

================================================================
== Vivado HLS Report for 'fully_connected'
================================================================
* Date:           Mon Mar 11 15:19:21 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fullyconnected
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  80401|  80401|  80401|  80401|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- LOOP1   |  80400|  80400|      1608|          -|          -|    50|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1609
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 
447 --> 448 
448 --> 449 
449 --> 450 
450 --> 451 
451 --> 452 
452 --> 453 
453 --> 454 
454 --> 455 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 460 
460 --> 461 
461 --> 462 
462 --> 463 
463 --> 464 
464 --> 465 
465 --> 466 
466 --> 467 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 471 
471 --> 472 
472 --> 473 
473 --> 474 
474 --> 475 
475 --> 476 
476 --> 477 
477 --> 478 
478 --> 479 
479 --> 480 
480 --> 481 
481 --> 482 
482 --> 483 
483 --> 484 
484 --> 485 
485 --> 486 
486 --> 487 
487 --> 488 
488 --> 489 
489 --> 490 
490 --> 491 
491 --> 492 
492 --> 493 
493 --> 494 
494 --> 495 
495 --> 496 
496 --> 497 
497 --> 498 
498 --> 499 
499 --> 500 
500 --> 501 
501 --> 502 
502 --> 503 
503 --> 504 
504 --> 505 
505 --> 506 
506 --> 507 
507 --> 508 
508 --> 509 
509 --> 510 
510 --> 511 
511 --> 512 
512 --> 513 
513 --> 514 
514 --> 515 
515 --> 516 
516 --> 517 
517 --> 518 
518 --> 519 
519 --> 520 
520 --> 521 
521 --> 522 
522 --> 523 
523 --> 524 
524 --> 525 
525 --> 526 
526 --> 527 
527 --> 528 
528 --> 529 
529 --> 530 
530 --> 531 
531 --> 532 
532 --> 533 
533 --> 534 
534 --> 535 
535 --> 536 
536 --> 537 
537 --> 538 
538 --> 539 
539 --> 540 
540 --> 541 
541 --> 542 
542 --> 543 
543 --> 544 
544 --> 545 
545 --> 546 
546 --> 547 
547 --> 548 
548 --> 549 
549 --> 550 
550 --> 551 
551 --> 552 
552 --> 553 
553 --> 554 
554 --> 555 
555 --> 556 
556 --> 557 
557 --> 558 
558 --> 559 
559 --> 560 
560 --> 561 
561 --> 562 
562 --> 563 
563 --> 564 
564 --> 565 
565 --> 566 
566 --> 567 
567 --> 568 
568 --> 569 
569 --> 570 
570 --> 571 
571 --> 572 
572 --> 573 
573 --> 574 
574 --> 575 
575 --> 576 
576 --> 577 
577 --> 578 
578 --> 579 
579 --> 580 
580 --> 581 
581 --> 582 
582 --> 583 
583 --> 584 
584 --> 585 
585 --> 586 
586 --> 587 
587 --> 588 
588 --> 589 
589 --> 590 
590 --> 591 
591 --> 592 
592 --> 593 
593 --> 594 
594 --> 595 
595 --> 596 
596 --> 597 
597 --> 598 
598 --> 599 
599 --> 600 
600 --> 601 
601 --> 602 
602 --> 603 
603 --> 604 
604 --> 605 
605 --> 606 
606 --> 607 
607 --> 608 
608 --> 609 
609 --> 610 
610 --> 611 
611 --> 612 
612 --> 613 
613 --> 614 
614 --> 615 
615 --> 616 
616 --> 617 
617 --> 618 
618 --> 619 
619 --> 620 
620 --> 621 
621 --> 622 
622 --> 623 
623 --> 624 
624 --> 625 
625 --> 626 
626 --> 627 
627 --> 628 
628 --> 629 
629 --> 630 
630 --> 631 
631 --> 632 
632 --> 633 
633 --> 634 
634 --> 635 
635 --> 636 
636 --> 637 
637 --> 638 
638 --> 639 
639 --> 640 
640 --> 641 
641 --> 642 
642 --> 643 
643 --> 644 
644 --> 645 
645 --> 646 
646 --> 647 
647 --> 648 
648 --> 649 
649 --> 650 
650 --> 651 
651 --> 652 
652 --> 653 
653 --> 654 
654 --> 655 
655 --> 656 
656 --> 657 
657 --> 658 
658 --> 659 
659 --> 660 
660 --> 661 
661 --> 662 
662 --> 663 
663 --> 664 
664 --> 665 
665 --> 666 
666 --> 667 
667 --> 668 
668 --> 669 
669 --> 670 
670 --> 671 
671 --> 672 
672 --> 673 
673 --> 674 
674 --> 675 
675 --> 676 
676 --> 677 
677 --> 678 
678 --> 679 
679 --> 680 
680 --> 681 
681 --> 682 
682 --> 683 
683 --> 684 
684 --> 685 
685 --> 686 
686 --> 687 
687 --> 688 
688 --> 689 
689 --> 690 
690 --> 691 
691 --> 692 
692 --> 693 
693 --> 694 
694 --> 695 
695 --> 696 
696 --> 697 
697 --> 698 
698 --> 699 
699 --> 700 
700 --> 701 
701 --> 702 
702 --> 703 
703 --> 704 
704 --> 705 
705 --> 706 
706 --> 707 
707 --> 708 
708 --> 709 
709 --> 710 
710 --> 711 
711 --> 712 
712 --> 713 
713 --> 714 
714 --> 715 
715 --> 716 
716 --> 717 
717 --> 718 
718 --> 719 
719 --> 720 
720 --> 721 
721 --> 722 
722 --> 723 
723 --> 724 
724 --> 725 
725 --> 726 
726 --> 727 
727 --> 728 
728 --> 729 
729 --> 730 
730 --> 731 
731 --> 732 
732 --> 733 
733 --> 734 
734 --> 735 
735 --> 736 
736 --> 737 
737 --> 738 
738 --> 739 
739 --> 740 
740 --> 741 
741 --> 742 
742 --> 743 
743 --> 744 
744 --> 745 
745 --> 746 
746 --> 747 
747 --> 748 
748 --> 749 
749 --> 750 
750 --> 751 
751 --> 752 
752 --> 753 
753 --> 754 
754 --> 755 
755 --> 756 
756 --> 757 
757 --> 758 
758 --> 759 
759 --> 760 
760 --> 761 
761 --> 762 
762 --> 763 
763 --> 764 
764 --> 765 
765 --> 766 
766 --> 767 
767 --> 768 
768 --> 769 
769 --> 770 
770 --> 771 
771 --> 772 
772 --> 773 
773 --> 774 
774 --> 775 
775 --> 776 
776 --> 777 
777 --> 778 
778 --> 779 
779 --> 780 
780 --> 781 
781 --> 782 
782 --> 783 
783 --> 784 
784 --> 785 
785 --> 786 
786 --> 787 
787 --> 788 
788 --> 789 
789 --> 790 
790 --> 791 
791 --> 792 
792 --> 793 
793 --> 794 
794 --> 795 
795 --> 796 
796 --> 797 
797 --> 798 
798 --> 799 
799 --> 800 
800 --> 801 
801 --> 802 
802 --> 803 
803 --> 804 
804 --> 805 
805 --> 806 
806 --> 807 
807 --> 808 
808 --> 809 
809 --> 810 
810 --> 811 
811 --> 812 
812 --> 813 
813 --> 814 
814 --> 815 
815 --> 816 
816 --> 817 
817 --> 818 
818 --> 819 
819 --> 820 
820 --> 821 
821 --> 822 
822 --> 823 
823 --> 824 
824 --> 825 
825 --> 826 
826 --> 827 
827 --> 828 
828 --> 829 
829 --> 830 
830 --> 831 
831 --> 832 
832 --> 833 
833 --> 834 
834 --> 835 
835 --> 836 
836 --> 837 
837 --> 838 
838 --> 839 
839 --> 840 
840 --> 841 
841 --> 842 
842 --> 843 
843 --> 844 
844 --> 845 
845 --> 846 
846 --> 847 
847 --> 848 
848 --> 849 
849 --> 850 
850 --> 851 
851 --> 852 
852 --> 853 
853 --> 854 
854 --> 855 
855 --> 856 
856 --> 857 
857 --> 858 
858 --> 859 
859 --> 860 
860 --> 861 
861 --> 862 
862 --> 863 
863 --> 864 
864 --> 865 
865 --> 866 
866 --> 867 
867 --> 868 
868 --> 869 
869 --> 870 
870 --> 871 
871 --> 872 
872 --> 873 
873 --> 874 
874 --> 875 
875 --> 876 
876 --> 877 
877 --> 878 
878 --> 879 
879 --> 880 
880 --> 881 
881 --> 882 
882 --> 883 
883 --> 884 
884 --> 885 
885 --> 886 
886 --> 887 
887 --> 888 
888 --> 889 
889 --> 890 
890 --> 891 
891 --> 892 
892 --> 893 
893 --> 894 
894 --> 895 
895 --> 896 
896 --> 897 
897 --> 898 
898 --> 899 
899 --> 900 
900 --> 901 
901 --> 902 
902 --> 903 
903 --> 904 
904 --> 905 
905 --> 906 
906 --> 907 
907 --> 908 
908 --> 909 
909 --> 910 
910 --> 911 
911 --> 912 
912 --> 913 
913 --> 914 
914 --> 915 
915 --> 916 
916 --> 917 
917 --> 918 
918 --> 919 
919 --> 920 
920 --> 921 
921 --> 922 
922 --> 923 
923 --> 924 
924 --> 925 
925 --> 926 
926 --> 927 
927 --> 928 
928 --> 929 
929 --> 930 
930 --> 931 
931 --> 932 
932 --> 933 
933 --> 934 
934 --> 935 
935 --> 936 
936 --> 937 
937 --> 938 
938 --> 939 
939 --> 940 
940 --> 941 
941 --> 942 
942 --> 943 
943 --> 944 
944 --> 945 
945 --> 946 
946 --> 947 
947 --> 948 
948 --> 949 
949 --> 950 
950 --> 951 
951 --> 952 
952 --> 953 
953 --> 954 
954 --> 955 
955 --> 956 
956 --> 957 
957 --> 958 
958 --> 959 
959 --> 960 
960 --> 961 
961 --> 962 
962 --> 963 
963 --> 964 
964 --> 965 
965 --> 966 
966 --> 967 
967 --> 968 
968 --> 969 
969 --> 970 
970 --> 971 
971 --> 972 
972 --> 973 
973 --> 974 
974 --> 975 
975 --> 976 
976 --> 977 
977 --> 978 
978 --> 979 
979 --> 980 
980 --> 981 
981 --> 982 
982 --> 983 
983 --> 984 
984 --> 985 
985 --> 986 
986 --> 987 
987 --> 988 
988 --> 989 
989 --> 990 
990 --> 991 
991 --> 992 
992 --> 993 
993 --> 994 
994 --> 995 
995 --> 996 
996 --> 997 
997 --> 998 
998 --> 999 
999 --> 1000 
1000 --> 1001 
1001 --> 1002 
1002 --> 1003 
1003 --> 1004 
1004 --> 1005 
1005 --> 1006 
1006 --> 1007 
1007 --> 1008 
1008 --> 1009 
1009 --> 1010 
1010 --> 1011 
1011 --> 1012 
1012 --> 1013 
1013 --> 1014 
1014 --> 1015 
1015 --> 1016 
1016 --> 1017 
1017 --> 1018 
1018 --> 1019 
1019 --> 1020 
1020 --> 1021 
1021 --> 1022 
1022 --> 1023 
1023 --> 1024 
1024 --> 1025 
1025 --> 1026 
1026 --> 1027 
1027 --> 1028 
1028 --> 1029 
1029 --> 1030 
1030 --> 1031 
1031 --> 1032 
1032 --> 1033 
1033 --> 1034 
1034 --> 1035 
1035 --> 1036 
1036 --> 1037 
1037 --> 1038 
1038 --> 1039 
1039 --> 1040 
1040 --> 1041 
1041 --> 1042 
1042 --> 1043 
1043 --> 1044 
1044 --> 1045 
1045 --> 1046 
1046 --> 1047 
1047 --> 1048 
1048 --> 1049 
1049 --> 1050 
1050 --> 1051 
1051 --> 1052 
1052 --> 1053 
1053 --> 1054 
1054 --> 1055 
1055 --> 1056 
1056 --> 1057 
1057 --> 1058 
1058 --> 1059 
1059 --> 1060 
1060 --> 1061 
1061 --> 1062 
1062 --> 1063 
1063 --> 1064 
1064 --> 1065 
1065 --> 1066 
1066 --> 1067 
1067 --> 1068 
1068 --> 1069 
1069 --> 1070 
1070 --> 1071 
1071 --> 1072 
1072 --> 1073 
1073 --> 1074 
1074 --> 1075 
1075 --> 1076 
1076 --> 1077 
1077 --> 1078 
1078 --> 1079 
1079 --> 1080 
1080 --> 1081 
1081 --> 1082 
1082 --> 1083 
1083 --> 1084 
1084 --> 1085 
1085 --> 1086 
1086 --> 1087 
1087 --> 1088 
1088 --> 1089 
1089 --> 1090 
1090 --> 1091 
1091 --> 1092 
1092 --> 1093 
1093 --> 1094 
1094 --> 1095 
1095 --> 1096 
1096 --> 1097 
1097 --> 1098 
1098 --> 1099 
1099 --> 1100 
1100 --> 1101 
1101 --> 1102 
1102 --> 1103 
1103 --> 1104 
1104 --> 1105 
1105 --> 1106 
1106 --> 1107 
1107 --> 1108 
1108 --> 1109 
1109 --> 1110 
1110 --> 1111 
1111 --> 1112 
1112 --> 1113 
1113 --> 1114 
1114 --> 1115 
1115 --> 1116 
1116 --> 1117 
1117 --> 1118 
1118 --> 1119 
1119 --> 1120 
1120 --> 1121 
1121 --> 1122 
1122 --> 1123 
1123 --> 1124 
1124 --> 1125 
1125 --> 1126 
1126 --> 1127 
1127 --> 1128 
1128 --> 1129 
1129 --> 1130 
1130 --> 1131 
1131 --> 1132 
1132 --> 1133 
1133 --> 1134 
1134 --> 1135 
1135 --> 1136 
1136 --> 1137 
1137 --> 1138 
1138 --> 1139 
1139 --> 1140 
1140 --> 1141 
1141 --> 1142 
1142 --> 1143 
1143 --> 1144 
1144 --> 1145 
1145 --> 1146 
1146 --> 1147 
1147 --> 1148 
1148 --> 1149 
1149 --> 1150 
1150 --> 1151 
1151 --> 1152 
1152 --> 1153 
1153 --> 1154 
1154 --> 1155 
1155 --> 1156 
1156 --> 1157 
1157 --> 1158 
1158 --> 1159 
1159 --> 1160 
1160 --> 1161 
1161 --> 1162 
1162 --> 1163 
1163 --> 1164 
1164 --> 1165 
1165 --> 1166 
1166 --> 1167 
1167 --> 1168 
1168 --> 1169 
1169 --> 1170 
1170 --> 1171 
1171 --> 1172 
1172 --> 1173 
1173 --> 1174 
1174 --> 1175 
1175 --> 1176 
1176 --> 1177 
1177 --> 1178 
1178 --> 1179 
1179 --> 1180 
1180 --> 1181 
1181 --> 1182 
1182 --> 1183 
1183 --> 1184 
1184 --> 1185 
1185 --> 1186 
1186 --> 1187 
1187 --> 1188 
1188 --> 1189 
1189 --> 1190 
1190 --> 1191 
1191 --> 1192 
1192 --> 1193 
1193 --> 1194 
1194 --> 1195 
1195 --> 1196 
1196 --> 1197 
1197 --> 1198 
1198 --> 1199 
1199 --> 1200 
1200 --> 1201 
1201 --> 1202 
1202 --> 1203 
1203 --> 1204 
1204 --> 1205 
1205 --> 1206 
1206 --> 1207 
1207 --> 1208 
1208 --> 1209 
1209 --> 1210 
1210 --> 1211 
1211 --> 1212 
1212 --> 1213 
1213 --> 1214 
1214 --> 1215 
1215 --> 1216 
1216 --> 1217 
1217 --> 1218 
1218 --> 1219 
1219 --> 1220 
1220 --> 1221 
1221 --> 1222 
1222 --> 1223 
1223 --> 1224 
1224 --> 1225 
1225 --> 1226 
1226 --> 1227 
1227 --> 1228 
1228 --> 1229 
1229 --> 1230 
1230 --> 1231 
1231 --> 1232 
1232 --> 1233 
1233 --> 1234 
1234 --> 1235 
1235 --> 1236 
1236 --> 1237 
1237 --> 1238 
1238 --> 1239 
1239 --> 1240 
1240 --> 1241 
1241 --> 1242 
1242 --> 1243 
1243 --> 1244 
1244 --> 1245 
1245 --> 1246 
1246 --> 1247 
1247 --> 1248 
1248 --> 1249 
1249 --> 1250 
1250 --> 1251 
1251 --> 1252 
1252 --> 1253 
1253 --> 1254 
1254 --> 1255 
1255 --> 1256 
1256 --> 1257 
1257 --> 1258 
1258 --> 1259 
1259 --> 1260 
1260 --> 1261 
1261 --> 1262 
1262 --> 1263 
1263 --> 1264 
1264 --> 1265 
1265 --> 1266 
1266 --> 1267 
1267 --> 1268 
1268 --> 1269 
1269 --> 1270 
1270 --> 1271 
1271 --> 1272 
1272 --> 1273 
1273 --> 1274 
1274 --> 1275 
1275 --> 1276 
1276 --> 1277 
1277 --> 1278 
1278 --> 1279 
1279 --> 1280 
1280 --> 1281 
1281 --> 1282 
1282 --> 1283 
1283 --> 1284 
1284 --> 1285 
1285 --> 1286 
1286 --> 1287 
1287 --> 1288 
1288 --> 1289 
1289 --> 1290 
1290 --> 1291 
1291 --> 1292 
1292 --> 1293 
1293 --> 1294 
1294 --> 1295 
1295 --> 1296 
1296 --> 1297 
1297 --> 1298 
1298 --> 1299 
1299 --> 1300 
1300 --> 1301 
1301 --> 1302 
1302 --> 1303 
1303 --> 1304 
1304 --> 1305 
1305 --> 1306 
1306 --> 1307 
1307 --> 1308 
1308 --> 1309 
1309 --> 1310 
1310 --> 1311 
1311 --> 1312 
1312 --> 1313 
1313 --> 1314 
1314 --> 1315 
1315 --> 1316 
1316 --> 1317 
1317 --> 1318 
1318 --> 1319 
1319 --> 1320 
1320 --> 1321 
1321 --> 1322 
1322 --> 1323 
1323 --> 1324 
1324 --> 1325 
1325 --> 1326 
1326 --> 1327 
1327 --> 1328 
1328 --> 1329 
1329 --> 1330 
1330 --> 1331 
1331 --> 1332 
1332 --> 1333 
1333 --> 1334 
1334 --> 1335 
1335 --> 1336 
1336 --> 1337 
1337 --> 1338 
1338 --> 1339 
1339 --> 1340 
1340 --> 1341 
1341 --> 1342 
1342 --> 1343 
1343 --> 1344 
1344 --> 1345 
1345 --> 1346 
1346 --> 1347 
1347 --> 1348 
1348 --> 1349 
1349 --> 1350 
1350 --> 1351 
1351 --> 1352 
1352 --> 1353 
1353 --> 1354 
1354 --> 1355 
1355 --> 1356 
1356 --> 1357 
1357 --> 1358 
1358 --> 1359 
1359 --> 1360 
1360 --> 1361 
1361 --> 1362 
1362 --> 1363 
1363 --> 1364 
1364 --> 1365 
1365 --> 1366 
1366 --> 1367 
1367 --> 1368 
1368 --> 1369 
1369 --> 1370 
1370 --> 1371 
1371 --> 1372 
1372 --> 1373 
1373 --> 1374 
1374 --> 1375 
1375 --> 1376 
1376 --> 1377 
1377 --> 1378 
1378 --> 1379 
1379 --> 1380 
1380 --> 1381 
1381 --> 1382 
1382 --> 1383 
1383 --> 1384 
1384 --> 1385 
1385 --> 1386 
1386 --> 1387 
1387 --> 1388 
1388 --> 1389 
1389 --> 1390 
1390 --> 1391 
1391 --> 1392 
1392 --> 1393 
1393 --> 1394 
1394 --> 1395 
1395 --> 1396 
1396 --> 1397 
1397 --> 1398 
1398 --> 1399 
1399 --> 1400 
1400 --> 1401 
1401 --> 1402 
1402 --> 1403 
1403 --> 1404 
1404 --> 1405 
1405 --> 1406 
1406 --> 1407 
1407 --> 1408 
1408 --> 1409 
1409 --> 1410 
1410 --> 1411 
1411 --> 1412 
1412 --> 1413 
1413 --> 1414 
1414 --> 1415 
1415 --> 1416 
1416 --> 1417 
1417 --> 1418 
1418 --> 1419 
1419 --> 1420 
1420 --> 1421 
1421 --> 1422 
1422 --> 1423 
1423 --> 1424 
1424 --> 1425 
1425 --> 1426 
1426 --> 1427 
1427 --> 1428 
1428 --> 1429 
1429 --> 1430 
1430 --> 1431 
1431 --> 1432 
1432 --> 1433 
1433 --> 1434 
1434 --> 1435 
1435 --> 1436 
1436 --> 1437 
1437 --> 1438 
1438 --> 1439 
1439 --> 1440 
1440 --> 1441 
1441 --> 1442 
1442 --> 1443 
1443 --> 1444 
1444 --> 1445 
1445 --> 1446 
1446 --> 1447 
1447 --> 1448 
1448 --> 1449 
1449 --> 1450 
1450 --> 1451 
1451 --> 1452 
1452 --> 1453 
1453 --> 1454 
1454 --> 1455 
1455 --> 1456 
1456 --> 1457 
1457 --> 1458 
1458 --> 1459 
1459 --> 1460 
1460 --> 1461 
1461 --> 1462 
1462 --> 1463 
1463 --> 1464 
1464 --> 1465 
1465 --> 1466 
1466 --> 1467 
1467 --> 1468 
1468 --> 1469 
1469 --> 1470 
1470 --> 1471 
1471 --> 1472 
1472 --> 1473 
1473 --> 1474 
1474 --> 1475 
1475 --> 1476 
1476 --> 1477 
1477 --> 1478 
1478 --> 1479 
1479 --> 1480 
1480 --> 1481 
1481 --> 1482 
1482 --> 1483 
1483 --> 1484 
1484 --> 1485 
1485 --> 1486 
1486 --> 1487 
1487 --> 1488 
1488 --> 1489 
1489 --> 1490 
1490 --> 1491 
1491 --> 1492 
1492 --> 1493 
1493 --> 1494 
1494 --> 1495 
1495 --> 1496 
1496 --> 1497 
1497 --> 1498 
1498 --> 1499 
1499 --> 1500 
1500 --> 1501 
1501 --> 1502 
1502 --> 1503 
1503 --> 1504 
1504 --> 1505 
1505 --> 1506 
1506 --> 1507 
1507 --> 1508 
1508 --> 1509 
1509 --> 1510 
1510 --> 1511 
1511 --> 1512 
1512 --> 1513 
1513 --> 1514 
1514 --> 1515 
1515 --> 1516 
1516 --> 1517 
1517 --> 1518 
1518 --> 1519 
1519 --> 1520 
1520 --> 1521 
1521 --> 1522 
1522 --> 1523 
1523 --> 1524 
1524 --> 1525 
1525 --> 1526 
1526 --> 1527 
1527 --> 1528 
1528 --> 1529 
1529 --> 1530 
1530 --> 1531 
1531 --> 1532 
1532 --> 1533 
1533 --> 1534 
1534 --> 1535 
1535 --> 1536 
1536 --> 1537 
1537 --> 1538 
1538 --> 1539 
1539 --> 1540 
1540 --> 1541 
1541 --> 1542 
1542 --> 1543 
1543 --> 1544 
1544 --> 1545 
1545 --> 1546 
1546 --> 1547 
1547 --> 1548 
1548 --> 1549 
1549 --> 1550 
1550 --> 1551 
1551 --> 1552 
1552 --> 1553 
1553 --> 1554 
1554 --> 1555 
1555 --> 1556 
1556 --> 1557 
1557 --> 1558 
1558 --> 1559 
1559 --> 1560 
1560 --> 1561 
1561 --> 1562 
1562 --> 1563 
1563 --> 1564 
1564 --> 1565 
1565 --> 1566 
1566 --> 1567 
1567 --> 1568 
1568 --> 1569 
1569 --> 1570 
1570 --> 1571 
1571 --> 1572 
1572 --> 1573 
1573 --> 1574 
1574 --> 1575 
1575 --> 1576 
1576 --> 1577 
1577 --> 1578 
1578 --> 1579 
1579 --> 1580 
1580 --> 1581 
1581 --> 1582 
1582 --> 1583 
1583 --> 1584 
1584 --> 1585 
1585 --> 1586 
1586 --> 1587 
1587 --> 1588 
1588 --> 1589 
1589 --> 1590 
1590 --> 1591 
1591 --> 1592 
1592 --> 1593 
1593 --> 1594 
1594 --> 1595 
1595 --> 1596 
1596 --> 1597 
1597 --> 1598 
1598 --> 1599 
1599 --> 1600 
1600 --> 1601 
1601 --> 1602 
1602 --> 1603 
1603 --> 1604 
1604 --> 1605 
1605 --> 1606 
1606 --> 1607 
1607 --> 1608 
1608 --> 1609 
1609 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 1610 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([400 x float]* %flat_array) nounwind, !map !7"   --->   Operation 1610 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1611 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([50 x float]* %dense_out) nounwind, !map !13"   --->   Operation 1611 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1612 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @fully_connected_str) nounwind"   --->   Operation 1612 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1613 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [400 x float]* %flat_array, i64 0, i64 0" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1613 'getelementptr' 'flat_array_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1614 [1/1] (0.00ns)   --->   "%flat_array_addr_1 = getelementptr [400 x float]* %flat_array, i64 0, i64 1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1614 'getelementptr' 'flat_array_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1615 [1/1] (0.00ns)   --->   "%flat_array_addr_2 = getelementptr [400 x float]* %flat_array, i64 0, i64 2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1615 'getelementptr' 'flat_array_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1616 [1/1] (0.00ns)   --->   "%flat_array_addr_3 = getelementptr [400 x float]* %flat_array, i64 0, i64 3" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1616 'getelementptr' 'flat_array_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1617 [1/1] (0.00ns)   --->   "%flat_array_addr_4 = getelementptr [400 x float]* %flat_array, i64 0, i64 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1617 'getelementptr' 'flat_array_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1618 [1/1] (0.00ns)   --->   "%flat_array_addr_5 = getelementptr [400 x float]* %flat_array, i64 0, i64 5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1618 'getelementptr' 'flat_array_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1619 [1/1] (0.00ns)   --->   "%flat_array_addr_6 = getelementptr [400 x float]* %flat_array, i64 0, i64 6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1619 'getelementptr' 'flat_array_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1620 [1/1] (0.00ns)   --->   "%flat_array_addr_7 = getelementptr [400 x float]* %flat_array, i64 0, i64 7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1620 'getelementptr' 'flat_array_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1621 [1/1] (0.00ns)   --->   "%flat_array_addr_8 = getelementptr [400 x float]* %flat_array, i64 0, i64 8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1621 'getelementptr' 'flat_array_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1622 [1/1] (0.00ns)   --->   "%flat_array_addr_9 = getelementptr [400 x float]* %flat_array, i64 0, i64 9" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1622 'getelementptr' 'flat_array_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1623 [1/1] (0.00ns)   --->   "%flat_array_addr_10 = getelementptr [400 x float]* %flat_array, i64 0, i64 10" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1623 'getelementptr' 'flat_array_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1624 [1/1] (0.00ns)   --->   "%flat_array_addr_11 = getelementptr [400 x float]* %flat_array, i64 0, i64 11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1624 'getelementptr' 'flat_array_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1625 [1/1] (0.00ns)   --->   "%flat_array_addr_12 = getelementptr [400 x float]* %flat_array, i64 0, i64 12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1625 'getelementptr' 'flat_array_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1626 [1/1] (0.00ns)   --->   "%flat_array_addr_13 = getelementptr [400 x float]* %flat_array, i64 0, i64 13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1626 'getelementptr' 'flat_array_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1627 [1/1] (0.00ns)   --->   "%flat_array_addr_14 = getelementptr [400 x float]* %flat_array, i64 0, i64 14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1627 'getelementptr' 'flat_array_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1628 [1/1] (0.00ns)   --->   "%flat_array_addr_15 = getelementptr [400 x float]* %flat_array, i64 0, i64 15" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1628 'getelementptr' 'flat_array_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1629 [1/1] (0.00ns)   --->   "%flat_array_addr_16 = getelementptr [400 x float]* %flat_array, i64 0, i64 16" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1629 'getelementptr' 'flat_array_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1630 [1/1] (0.00ns)   --->   "%flat_array_addr_17 = getelementptr [400 x float]* %flat_array, i64 0, i64 17" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1630 'getelementptr' 'flat_array_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1631 [1/1] (0.00ns)   --->   "%flat_array_addr_18 = getelementptr [400 x float]* %flat_array, i64 0, i64 18" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1631 'getelementptr' 'flat_array_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1632 [1/1] (0.00ns)   --->   "%flat_array_addr_19 = getelementptr [400 x float]* %flat_array, i64 0, i64 19" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1632 'getelementptr' 'flat_array_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1633 [1/1] (0.00ns)   --->   "%flat_array_addr_20 = getelementptr [400 x float]* %flat_array, i64 0, i64 20" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1633 'getelementptr' 'flat_array_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1634 [1/1] (0.00ns)   --->   "%flat_array_addr_21 = getelementptr [400 x float]* %flat_array, i64 0, i64 21" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1634 'getelementptr' 'flat_array_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1635 [1/1] (0.00ns)   --->   "%flat_array_addr_22 = getelementptr [400 x float]* %flat_array, i64 0, i64 22" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1635 'getelementptr' 'flat_array_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1636 [1/1] (0.00ns)   --->   "%flat_array_addr_23 = getelementptr [400 x float]* %flat_array, i64 0, i64 23" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1636 'getelementptr' 'flat_array_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1637 [1/1] (0.00ns)   --->   "%flat_array_addr_24 = getelementptr [400 x float]* %flat_array, i64 0, i64 24" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1637 'getelementptr' 'flat_array_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1638 [1/1] (0.00ns)   --->   "%flat_array_addr_25 = getelementptr [400 x float]* %flat_array, i64 0, i64 25" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1638 'getelementptr' 'flat_array_addr_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1639 [1/1] (0.00ns)   --->   "%flat_array_addr_26 = getelementptr [400 x float]* %flat_array, i64 0, i64 26" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1639 'getelementptr' 'flat_array_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1640 [1/1] (0.00ns)   --->   "%flat_array_addr_27 = getelementptr [400 x float]* %flat_array, i64 0, i64 27" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1640 'getelementptr' 'flat_array_addr_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1641 [1/1] (0.00ns)   --->   "%flat_array_addr_28 = getelementptr [400 x float]* %flat_array, i64 0, i64 28" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1641 'getelementptr' 'flat_array_addr_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1642 [1/1] (0.00ns)   --->   "%flat_array_addr_29 = getelementptr [400 x float]* %flat_array, i64 0, i64 29" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1642 'getelementptr' 'flat_array_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1643 [1/1] (0.00ns)   --->   "%flat_array_addr_30 = getelementptr [400 x float]* %flat_array, i64 0, i64 30" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1643 'getelementptr' 'flat_array_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1644 [1/1] (0.00ns)   --->   "%flat_array_addr_31 = getelementptr [400 x float]* %flat_array, i64 0, i64 31" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1644 'getelementptr' 'flat_array_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1645 [1/1] (0.00ns)   --->   "%flat_array_addr_32 = getelementptr [400 x float]* %flat_array, i64 0, i64 32" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1645 'getelementptr' 'flat_array_addr_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1646 [1/1] (0.00ns)   --->   "%flat_array_addr_33 = getelementptr [400 x float]* %flat_array, i64 0, i64 33" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1646 'getelementptr' 'flat_array_addr_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1647 [1/1] (0.00ns)   --->   "%flat_array_addr_34 = getelementptr [400 x float]* %flat_array, i64 0, i64 34" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1647 'getelementptr' 'flat_array_addr_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1648 [1/1] (0.00ns)   --->   "%flat_array_addr_35 = getelementptr [400 x float]* %flat_array, i64 0, i64 35" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1648 'getelementptr' 'flat_array_addr_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1649 [1/1] (0.00ns)   --->   "%flat_array_addr_36 = getelementptr [400 x float]* %flat_array, i64 0, i64 36" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1649 'getelementptr' 'flat_array_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1650 [1/1] (0.00ns)   --->   "%flat_array_addr_37 = getelementptr [400 x float]* %flat_array, i64 0, i64 37" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1650 'getelementptr' 'flat_array_addr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1651 [1/1] (0.00ns)   --->   "%flat_array_addr_38 = getelementptr [400 x float]* %flat_array, i64 0, i64 38" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1651 'getelementptr' 'flat_array_addr_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1652 [1/1] (0.00ns)   --->   "%flat_array_addr_39 = getelementptr [400 x float]* %flat_array, i64 0, i64 39" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1652 'getelementptr' 'flat_array_addr_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1653 [1/1] (0.00ns)   --->   "%flat_array_addr_40 = getelementptr [400 x float]* %flat_array, i64 0, i64 40" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1653 'getelementptr' 'flat_array_addr_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1654 [1/1] (0.00ns)   --->   "%flat_array_addr_41 = getelementptr [400 x float]* %flat_array, i64 0, i64 41" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1654 'getelementptr' 'flat_array_addr_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1655 [1/1] (0.00ns)   --->   "%flat_array_addr_42 = getelementptr [400 x float]* %flat_array, i64 0, i64 42" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1655 'getelementptr' 'flat_array_addr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1656 [1/1] (0.00ns)   --->   "%flat_array_addr_43 = getelementptr [400 x float]* %flat_array, i64 0, i64 43" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1656 'getelementptr' 'flat_array_addr_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1657 [1/1] (0.00ns)   --->   "%flat_array_addr_44 = getelementptr [400 x float]* %flat_array, i64 0, i64 44" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1657 'getelementptr' 'flat_array_addr_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1658 [1/1] (0.00ns)   --->   "%flat_array_addr_45 = getelementptr [400 x float]* %flat_array, i64 0, i64 45" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1658 'getelementptr' 'flat_array_addr_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1659 [1/1] (0.00ns)   --->   "%flat_array_addr_46 = getelementptr [400 x float]* %flat_array, i64 0, i64 46" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1659 'getelementptr' 'flat_array_addr_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1660 [1/1] (0.00ns)   --->   "%flat_array_addr_47 = getelementptr [400 x float]* %flat_array, i64 0, i64 47" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1660 'getelementptr' 'flat_array_addr_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1661 [1/1] (0.00ns)   --->   "%flat_array_addr_48 = getelementptr [400 x float]* %flat_array, i64 0, i64 48" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1661 'getelementptr' 'flat_array_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1662 [1/1] (0.00ns)   --->   "%flat_array_addr_49 = getelementptr [400 x float]* %flat_array, i64 0, i64 49" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1662 'getelementptr' 'flat_array_addr_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1663 [1/1] (0.00ns)   --->   "%flat_array_addr_50 = getelementptr [400 x float]* %flat_array, i64 0, i64 50" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1663 'getelementptr' 'flat_array_addr_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1664 [1/1] (0.00ns)   --->   "%flat_array_addr_51 = getelementptr [400 x float]* %flat_array, i64 0, i64 51" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1664 'getelementptr' 'flat_array_addr_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1665 [1/1] (0.00ns)   --->   "%flat_array_addr_52 = getelementptr [400 x float]* %flat_array, i64 0, i64 52" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1665 'getelementptr' 'flat_array_addr_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1666 [1/1] (0.00ns)   --->   "%flat_array_addr_53 = getelementptr [400 x float]* %flat_array, i64 0, i64 53" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1666 'getelementptr' 'flat_array_addr_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1667 [1/1] (0.00ns)   --->   "%flat_array_addr_54 = getelementptr [400 x float]* %flat_array, i64 0, i64 54" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1667 'getelementptr' 'flat_array_addr_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1668 [1/1] (0.00ns)   --->   "%flat_array_addr_55 = getelementptr [400 x float]* %flat_array, i64 0, i64 55" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1668 'getelementptr' 'flat_array_addr_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1669 [1/1] (0.00ns)   --->   "%flat_array_addr_56 = getelementptr [400 x float]* %flat_array, i64 0, i64 56" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1669 'getelementptr' 'flat_array_addr_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1670 [1/1] (0.00ns)   --->   "%flat_array_addr_57 = getelementptr [400 x float]* %flat_array, i64 0, i64 57" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1670 'getelementptr' 'flat_array_addr_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1671 [1/1] (0.00ns)   --->   "%flat_array_addr_58 = getelementptr [400 x float]* %flat_array, i64 0, i64 58" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1671 'getelementptr' 'flat_array_addr_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1672 [1/1] (0.00ns)   --->   "%flat_array_addr_59 = getelementptr [400 x float]* %flat_array, i64 0, i64 59" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1672 'getelementptr' 'flat_array_addr_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1673 [1/1] (0.00ns)   --->   "%flat_array_addr_60 = getelementptr [400 x float]* %flat_array, i64 0, i64 60" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1673 'getelementptr' 'flat_array_addr_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1674 [1/1] (0.00ns)   --->   "%flat_array_addr_61 = getelementptr [400 x float]* %flat_array, i64 0, i64 61" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1674 'getelementptr' 'flat_array_addr_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1675 [1/1] (0.00ns)   --->   "%flat_array_addr_62 = getelementptr [400 x float]* %flat_array, i64 0, i64 62" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1675 'getelementptr' 'flat_array_addr_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1676 [1/1] (0.00ns)   --->   "%flat_array_addr_63 = getelementptr [400 x float]* %flat_array, i64 0, i64 63" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1676 'getelementptr' 'flat_array_addr_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1677 [1/1] (0.00ns)   --->   "%flat_array_addr_64 = getelementptr [400 x float]* %flat_array, i64 0, i64 64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1677 'getelementptr' 'flat_array_addr_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1678 [1/1] (0.00ns)   --->   "%flat_array_addr_65 = getelementptr [400 x float]* %flat_array, i64 0, i64 65" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1678 'getelementptr' 'flat_array_addr_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1679 [1/1] (0.00ns)   --->   "%flat_array_addr_66 = getelementptr [400 x float]* %flat_array, i64 0, i64 66" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1679 'getelementptr' 'flat_array_addr_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1680 [1/1] (0.00ns)   --->   "%flat_array_addr_67 = getelementptr [400 x float]* %flat_array, i64 0, i64 67" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1680 'getelementptr' 'flat_array_addr_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1681 [1/1] (0.00ns)   --->   "%flat_array_addr_68 = getelementptr [400 x float]* %flat_array, i64 0, i64 68" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1681 'getelementptr' 'flat_array_addr_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1682 [1/1] (0.00ns)   --->   "%flat_array_addr_69 = getelementptr [400 x float]* %flat_array, i64 0, i64 69" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1682 'getelementptr' 'flat_array_addr_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1683 [1/1] (0.00ns)   --->   "%flat_array_addr_70 = getelementptr [400 x float]* %flat_array, i64 0, i64 70" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1683 'getelementptr' 'flat_array_addr_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1684 [1/1] (0.00ns)   --->   "%flat_array_addr_71 = getelementptr [400 x float]* %flat_array, i64 0, i64 71" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1684 'getelementptr' 'flat_array_addr_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1685 [1/1] (0.00ns)   --->   "%flat_array_addr_72 = getelementptr [400 x float]* %flat_array, i64 0, i64 72" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1685 'getelementptr' 'flat_array_addr_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1686 [1/1] (0.00ns)   --->   "%flat_array_addr_73 = getelementptr [400 x float]* %flat_array, i64 0, i64 73" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1686 'getelementptr' 'flat_array_addr_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1687 [1/1] (0.00ns)   --->   "%flat_array_addr_74 = getelementptr [400 x float]* %flat_array, i64 0, i64 74" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1687 'getelementptr' 'flat_array_addr_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1688 [1/1] (0.00ns)   --->   "%flat_array_addr_75 = getelementptr [400 x float]* %flat_array, i64 0, i64 75" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1688 'getelementptr' 'flat_array_addr_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1689 [1/1] (0.00ns)   --->   "%flat_array_addr_76 = getelementptr [400 x float]* %flat_array, i64 0, i64 76" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1689 'getelementptr' 'flat_array_addr_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1690 [1/1] (0.00ns)   --->   "%flat_array_addr_77 = getelementptr [400 x float]* %flat_array, i64 0, i64 77" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1690 'getelementptr' 'flat_array_addr_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1691 [1/1] (0.00ns)   --->   "%flat_array_addr_78 = getelementptr [400 x float]* %flat_array, i64 0, i64 78" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1691 'getelementptr' 'flat_array_addr_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1692 [1/1] (0.00ns)   --->   "%flat_array_addr_79 = getelementptr [400 x float]* %flat_array, i64 0, i64 79" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1692 'getelementptr' 'flat_array_addr_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1693 [1/1] (0.00ns)   --->   "%flat_array_addr_80 = getelementptr [400 x float]* %flat_array, i64 0, i64 80" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1693 'getelementptr' 'flat_array_addr_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1694 [1/1] (0.00ns)   --->   "%flat_array_addr_81 = getelementptr [400 x float]* %flat_array, i64 0, i64 81" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1694 'getelementptr' 'flat_array_addr_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1695 [1/1] (0.00ns)   --->   "%flat_array_addr_82 = getelementptr [400 x float]* %flat_array, i64 0, i64 82" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1695 'getelementptr' 'flat_array_addr_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1696 [1/1] (0.00ns)   --->   "%flat_array_addr_83 = getelementptr [400 x float]* %flat_array, i64 0, i64 83" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1696 'getelementptr' 'flat_array_addr_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1697 [1/1] (0.00ns)   --->   "%flat_array_addr_84 = getelementptr [400 x float]* %flat_array, i64 0, i64 84" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1697 'getelementptr' 'flat_array_addr_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1698 [1/1] (0.00ns)   --->   "%flat_array_addr_85 = getelementptr [400 x float]* %flat_array, i64 0, i64 85" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1698 'getelementptr' 'flat_array_addr_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1699 [1/1] (0.00ns)   --->   "%flat_array_addr_86 = getelementptr [400 x float]* %flat_array, i64 0, i64 86" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1699 'getelementptr' 'flat_array_addr_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1700 [1/1] (0.00ns)   --->   "%flat_array_addr_87 = getelementptr [400 x float]* %flat_array, i64 0, i64 87" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1700 'getelementptr' 'flat_array_addr_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1701 [1/1] (0.00ns)   --->   "%flat_array_addr_88 = getelementptr [400 x float]* %flat_array, i64 0, i64 88" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1701 'getelementptr' 'flat_array_addr_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1702 [1/1] (0.00ns)   --->   "%flat_array_addr_89 = getelementptr [400 x float]* %flat_array, i64 0, i64 89" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1702 'getelementptr' 'flat_array_addr_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1703 [1/1] (0.00ns)   --->   "%flat_array_addr_90 = getelementptr [400 x float]* %flat_array, i64 0, i64 90" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1703 'getelementptr' 'flat_array_addr_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1704 [1/1] (0.00ns)   --->   "%flat_array_addr_91 = getelementptr [400 x float]* %flat_array, i64 0, i64 91" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1704 'getelementptr' 'flat_array_addr_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1705 [1/1] (0.00ns)   --->   "%flat_array_addr_92 = getelementptr [400 x float]* %flat_array, i64 0, i64 92" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1705 'getelementptr' 'flat_array_addr_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1706 [1/1] (0.00ns)   --->   "%flat_array_addr_93 = getelementptr [400 x float]* %flat_array, i64 0, i64 93" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1706 'getelementptr' 'flat_array_addr_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1707 [1/1] (0.00ns)   --->   "%flat_array_addr_94 = getelementptr [400 x float]* %flat_array, i64 0, i64 94" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1707 'getelementptr' 'flat_array_addr_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1708 [1/1] (0.00ns)   --->   "%flat_array_addr_95 = getelementptr [400 x float]* %flat_array, i64 0, i64 95" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1708 'getelementptr' 'flat_array_addr_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1709 [1/1] (0.00ns)   --->   "%flat_array_addr_96 = getelementptr [400 x float]* %flat_array, i64 0, i64 96" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1709 'getelementptr' 'flat_array_addr_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1710 [1/1] (0.00ns)   --->   "%flat_array_addr_97 = getelementptr [400 x float]* %flat_array, i64 0, i64 97" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1710 'getelementptr' 'flat_array_addr_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1711 [1/1] (0.00ns)   --->   "%flat_array_addr_98 = getelementptr [400 x float]* %flat_array, i64 0, i64 98" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1711 'getelementptr' 'flat_array_addr_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1712 [1/1] (0.00ns)   --->   "%flat_array_addr_99 = getelementptr [400 x float]* %flat_array, i64 0, i64 99" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1712 'getelementptr' 'flat_array_addr_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1713 [1/1] (0.00ns)   --->   "%flat_array_addr_100 = getelementptr [400 x float]* %flat_array, i64 0, i64 100" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1713 'getelementptr' 'flat_array_addr_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1714 [1/1] (0.00ns)   --->   "%flat_array_addr_101 = getelementptr [400 x float]* %flat_array, i64 0, i64 101" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1714 'getelementptr' 'flat_array_addr_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1715 [1/1] (0.00ns)   --->   "%flat_array_addr_102 = getelementptr [400 x float]* %flat_array, i64 0, i64 102" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1715 'getelementptr' 'flat_array_addr_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1716 [1/1] (0.00ns)   --->   "%flat_array_addr_103 = getelementptr [400 x float]* %flat_array, i64 0, i64 103" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1716 'getelementptr' 'flat_array_addr_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1717 [1/1] (0.00ns)   --->   "%flat_array_addr_104 = getelementptr [400 x float]* %flat_array, i64 0, i64 104" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1717 'getelementptr' 'flat_array_addr_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1718 [1/1] (0.00ns)   --->   "%flat_array_addr_105 = getelementptr [400 x float]* %flat_array, i64 0, i64 105" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1718 'getelementptr' 'flat_array_addr_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1719 [1/1] (0.00ns)   --->   "%flat_array_addr_106 = getelementptr [400 x float]* %flat_array, i64 0, i64 106" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1719 'getelementptr' 'flat_array_addr_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1720 [1/1] (0.00ns)   --->   "%flat_array_addr_107 = getelementptr [400 x float]* %flat_array, i64 0, i64 107" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1720 'getelementptr' 'flat_array_addr_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1721 [1/1] (0.00ns)   --->   "%flat_array_addr_108 = getelementptr [400 x float]* %flat_array, i64 0, i64 108" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1721 'getelementptr' 'flat_array_addr_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1722 [1/1] (0.00ns)   --->   "%flat_array_addr_109 = getelementptr [400 x float]* %flat_array, i64 0, i64 109" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1722 'getelementptr' 'flat_array_addr_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1723 [1/1] (0.00ns)   --->   "%flat_array_addr_110 = getelementptr [400 x float]* %flat_array, i64 0, i64 110" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1723 'getelementptr' 'flat_array_addr_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1724 [1/1] (0.00ns)   --->   "%flat_array_addr_111 = getelementptr [400 x float]* %flat_array, i64 0, i64 111" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1724 'getelementptr' 'flat_array_addr_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1725 [1/1] (0.00ns)   --->   "%flat_array_addr_112 = getelementptr [400 x float]* %flat_array, i64 0, i64 112" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1725 'getelementptr' 'flat_array_addr_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1726 [1/1] (0.00ns)   --->   "%flat_array_addr_113 = getelementptr [400 x float]* %flat_array, i64 0, i64 113" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1726 'getelementptr' 'flat_array_addr_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1727 [1/1] (0.00ns)   --->   "%flat_array_addr_114 = getelementptr [400 x float]* %flat_array, i64 0, i64 114" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1727 'getelementptr' 'flat_array_addr_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1728 [1/1] (0.00ns)   --->   "%flat_array_addr_115 = getelementptr [400 x float]* %flat_array, i64 0, i64 115" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1728 'getelementptr' 'flat_array_addr_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1729 [1/1] (0.00ns)   --->   "%flat_array_addr_116 = getelementptr [400 x float]* %flat_array, i64 0, i64 116" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1729 'getelementptr' 'flat_array_addr_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1730 [1/1] (0.00ns)   --->   "%flat_array_addr_117 = getelementptr [400 x float]* %flat_array, i64 0, i64 117" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1730 'getelementptr' 'flat_array_addr_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1731 [1/1] (0.00ns)   --->   "%flat_array_addr_118 = getelementptr [400 x float]* %flat_array, i64 0, i64 118" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1731 'getelementptr' 'flat_array_addr_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1732 [1/1] (0.00ns)   --->   "%flat_array_addr_119 = getelementptr [400 x float]* %flat_array, i64 0, i64 119" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1732 'getelementptr' 'flat_array_addr_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1733 [1/1] (0.00ns)   --->   "%flat_array_addr_120 = getelementptr [400 x float]* %flat_array, i64 0, i64 120" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1733 'getelementptr' 'flat_array_addr_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1734 [1/1] (0.00ns)   --->   "%flat_array_addr_121 = getelementptr [400 x float]* %flat_array, i64 0, i64 121" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1734 'getelementptr' 'flat_array_addr_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1735 [1/1] (0.00ns)   --->   "%flat_array_addr_122 = getelementptr [400 x float]* %flat_array, i64 0, i64 122" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1735 'getelementptr' 'flat_array_addr_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1736 [1/1] (0.00ns)   --->   "%flat_array_addr_123 = getelementptr [400 x float]* %flat_array, i64 0, i64 123" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1736 'getelementptr' 'flat_array_addr_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1737 [1/1] (0.00ns)   --->   "%flat_array_addr_124 = getelementptr [400 x float]* %flat_array, i64 0, i64 124" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1737 'getelementptr' 'flat_array_addr_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1738 [1/1] (0.00ns)   --->   "%flat_array_addr_125 = getelementptr [400 x float]* %flat_array, i64 0, i64 125" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1738 'getelementptr' 'flat_array_addr_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1739 [1/1] (0.00ns)   --->   "%flat_array_addr_126 = getelementptr [400 x float]* %flat_array, i64 0, i64 126" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1739 'getelementptr' 'flat_array_addr_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1740 [1/1] (0.00ns)   --->   "%flat_array_addr_127 = getelementptr [400 x float]* %flat_array, i64 0, i64 127" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1740 'getelementptr' 'flat_array_addr_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1741 [1/1] (0.00ns)   --->   "%flat_array_addr_128 = getelementptr [400 x float]* %flat_array, i64 0, i64 128" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1741 'getelementptr' 'flat_array_addr_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1742 [1/1] (0.00ns)   --->   "%flat_array_addr_129 = getelementptr [400 x float]* %flat_array, i64 0, i64 129" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1742 'getelementptr' 'flat_array_addr_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1743 [1/1] (0.00ns)   --->   "%flat_array_addr_130 = getelementptr [400 x float]* %flat_array, i64 0, i64 130" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1743 'getelementptr' 'flat_array_addr_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1744 [1/1] (0.00ns)   --->   "%flat_array_addr_131 = getelementptr [400 x float]* %flat_array, i64 0, i64 131" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1744 'getelementptr' 'flat_array_addr_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1745 [1/1] (0.00ns)   --->   "%flat_array_addr_132 = getelementptr [400 x float]* %flat_array, i64 0, i64 132" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1745 'getelementptr' 'flat_array_addr_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1746 [1/1] (0.00ns)   --->   "%flat_array_addr_133 = getelementptr [400 x float]* %flat_array, i64 0, i64 133" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1746 'getelementptr' 'flat_array_addr_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1747 [1/1] (0.00ns)   --->   "%flat_array_addr_134 = getelementptr [400 x float]* %flat_array, i64 0, i64 134" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1747 'getelementptr' 'flat_array_addr_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1748 [1/1] (0.00ns)   --->   "%flat_array_addr_135 = getelementptr [400 x float]* %flat_array, i64 0, i64 135" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1748 'getelementptr' 'flat_array_addr_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1749 [1/1] (0.00ns)   --->   "%flat_array_addr_136 = getelementptr [400 x float]* %flat_array, i64 0, i64 136" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1749 'getelementptr' 'flat_array_addr_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1750 [1/1] (0.00ns)   --->   "%flat_array_addr_137 = getelementptr [400 x float]* %flat_array, i64 0, i64 137" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1750 'getelementptr' 'flat_array_addr_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1751 [1/1] (0.00ns)   --->   "%flat_array_addr_138 = getelementptr [400 x float]* %flat_array, i64 0, i64 138" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1751 'getelementptr' 'flat_array_addr_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1752 [1/1] (0.00ns)   --->   "%flat_array_addr_139 = getelementptr [400 x float]* %flat_array, i64 0, i64 139" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1752 'getelementptr' 'flat_array_addr_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1753 [1/1] (0.00ns)   --->   "%flat_array_addr_140 = getelementptr [400 x float]* %flat_array, i64 0, i64 140" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1753 'getelementptr' 'flat_array_addr_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1754 [1/1] (0.00ns)   --->   "%flat_array_addr_141 = getelementptr [400 x float]* %flat_array, i64 0, i64 141" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1754 'getelementptr' 'flat_array_addr_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1755 [1/1] (0.00ns)   --->   "%flat_array_addr_142 = getelementptr [400 x float]* %flat_array, i64 0, i64 142" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1755 'getelementptr' 'flat_array_addr_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1756 [1/1] (0.00ns)   --->   "%flat_array_addr_143 = getelementptr [400 x float]* %flat_array, i64 0, i64 143" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1756 'getelementptr' 'flat_array_addr_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1757 [1/1] (0.00ns)   --->   "%flat_array_addr_144 = getelementptr [400 x float]* %flat_array, i64 0, i64 144" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1757 'getelementptr' 'flat_array_addr_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1758 [1/1] (0.00ns)   --->   "%flat_array_addr_145 = getelementptr [400 x float]* %flat_array, i64 0, i64 145" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1758 'getelementptr' 'flat_array_addr_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1759 [1/1] (0.00ns)   --->   "%flat_array_addr_146 = getelementptr [400 x float]* %flat_array, i64 0, i64 146" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1759 'getelementptr' 'flat_array_addr_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1760 [1/1] (0.00ns)   --->   "%flat_array_addr_147 = getelementptr [400 x float]* %flat_array, i64 0, i64 147" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1760 'getelementptr' 'flat_array_addr_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1761 [1/1] (0.00ns)   --->   "%flat_array_addr_148 = getelementptr [400 x float]* %flat_array, i64 0, i64 148" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1761 'getelementptr' 'flat_array_addr_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1762 [1/1] (0.00ns)   --->   "%flat_array_addr_149 = getelementptr [400 x float]* %flat_array, i64 0, i64 149" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1762 'getelementptr' 'flat_array_addr_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1763 [1/1] (0.00ns)   --->   "%flat_array_addr_150 = getelementptr [400 x float]* %flat_array, i64 0, i64 150" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1763 'getelementptr' 'flat_array_addr_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1764 [1/1] (0.00ns)   --->   "%flat_array_addr_151 = getelementptr [400 x float]* %flat_array, i64 0, i64 151" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1764 'getelementptr' 'flat_array_addr_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1765 [1/1] (0.00ns)   --->   "%flat_array_addr_152 = getelementptr [400 x float]* %flat_array, i64 0, i64 152" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1765 'getelementptr' 'flat_array_addr_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1766 [1/1] (0.00ns)   --->   "%flat_array_addr_153 = getelementptr [400 x float]* %flat_array, i64 0, i64 153" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1766 'getelementptr' 'flat_array_addr_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1767 [1/1] (0.00ns)   --->   "%flat_array_addr_154 = getelementptr [400 x float]* %flat_array, i64 0, i64 154" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1767 'getelementptr' 'flat_array_addr_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1768 [1/1] (0.00ns)   --->   "%flat_array_addr_155 = getelementptr [400 x float]* %flat_array, i64 0, i64 155" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1768 'getelementptr' 'flat_array_addr_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1769 [1/1] (0.00ns)   --->   "%flat_array_addr_156 = getelementptr [400 x float]* %flat_array, i64 0, i64 156" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1769 'getelementptr' 'flat_array_addr_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1770 [1/1] (0.00ns)   --->   "%flat_array_addr_157 = getelementptr [400 x float]* %flat_array, i64 0, i64 157" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1770 'getelementptr' 'flat_array_addr_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1771 [1/1] (0.00ns)   --->   "%flat_array_addr_158 = getelementptr [400 x float]* %flat_array, i64 0, i64 158" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1771 'getelementptr' 'flat_array_addr_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1772 [1/1] (0.00ns)   --->   "%flat_array_addr_159 = getelementptr [400 x float]* %flat_array, i64 0, i64 159" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1772 'getelementptr' 'flat_array_addr_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1773 [1/1] (0.00ns)   --->   "%flat_array_addr_160 = getelementptr [400 x float]* %flat_array, i64 0, i64 160" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1773 'getelementptr' 'flat_array_addr_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1774 [1/1] (0.00ns)   --->   "%flat_array_addr_161 = getelementptr [400 x float]* %flat_array, i64 0, i64 161" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1774 'getelementptr' 'flat_array_addr_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1775 [1/1] (0.00ns)   --->   "%flat_array_addr_162 = getelementptr [400 x float]* %flat_array, i64 0, i64 162" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1775 'getelementptr' 'flat_array_addr_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1776 [1/1] (0.00ns)   --->   "%flat_array_addr_163 = getelementptr [400 x float]* %flat_array, i64 0, i64 163" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1776 'getelementptr' 'flat_array_addr_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1777 [1/1] (0.00ns)   --->   "%flat_array_addr_164 = getelementptr [400 x float]* %flat_array, i64 0, i64 164" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1777 'getelementptr' 'flat_array_addr_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1778 [1/1] (0.00ns)   --->   "%flat_array_addr_165 = getelementptr [400 x float]* %flat_array, i64 0, i64 165" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1778 'getelementptr' 'flat_array_addr_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1779 [1/1] (0.00ns)   --->   "%flat_array_addr_166 = getelementptr [400 x float]* %flat_array, i64 0, i64 166" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1779 'getelementptr' 'flat_array_addr_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1780 [1/1] (0.00ns)   --->   "%flat_array_addr_167 = getelementptr [400 x float]* %flat_array, i64 0, i64 167" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1780 'getelementptr' 'flat_array_addr_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1781 [1/1] (0.00ns)   --->   "%flat_array_addr_168 = getelementptr [400 x float]* %flat_array, i64 0, i64 168" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1781 'getelementptr' 'flat_array_addr_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1782 [1/1] (0.00ns)   --->   "%flat_array_addr_169 = getelementptr [400 x float]* %flat_array, i64 0, i64 169" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1782 'getelementptr' 'flat_array_addr_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1783 [1/1] (0.00ns)   --->   "%flat_array_addr_170 = getelementptr [400 x float]* %flat_array, i64 0, i64 170" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1783 'getelementptr' 'flat_array_addr_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1784 [1/1] (0.00ns)   --->   "%flat_array_addr_171 = getelementptr [400 x float]* %flat_array, i64 0, i64 171" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1784 'getelementptr' 'flat_array_addr_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1785 [1/1] (0.00ns)   --->   "%flat_array_addr_172 = getelementptr [400 x float]* %flat_array, i64 0, i64 172" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1785 'getelementptr' 'flat_array_addr_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1786 [1/1] (0.00ns)   --->   "%flat_array_addr_173 = getelementptr [400 x float]* %flat_array, i64 0, i64 173" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1786 'getelementptr' 'flat_array_addr_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1787 [1/1] (0.00ns)   --->   "%flat_array_addr_174 = getelementptr [400 x float]* %flat_array, i64 0, i64 174" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1787 'getelementptr' 'flat_array_addr_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1788 [1/1] (0.00ns)   --->   "%flat_array_addr_175 = getelementptr [400 x float]* %flat_array, i64 0, i64 175" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1788 'getelementptr' 'flat_array_addr_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1789 [1/1] (0.00ns)   --->   "%flat_array_addr_176 = getelementptr [400 x float]* %flat_array, i64 0, i64 176" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1789 'getelementptr' 'flat_array_addr_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1790 [1/1] (0.00ns)   --->   "%flat_array_addr_177 = getelementptr [400 x float]* %flat_array, i64 0, i64 177" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1790 'getelementptr' 'flat_array_addr_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1791 [1/1] (0.00ns)   --->   "%flat_array_addr_178 = getelementptr [400 x float]* %flat_array, i64 0, i64 178" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1791 'getelementptr' 'flat_array_addr_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1792 [1/1] (0.00ns)   --->   "%flat_array_addr_179 = getelementptr [400 x float]* %flat_array, i64 0, i64 179" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1792 'getelementptr' 'flat_array_addr_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1793 [1/1] (0.00ns)   --->   "%flat_array_addr_180 = getelementptr [400 x float]* %flat_array, i64 0, i64 180" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1793 'getelementptr' 'flat_array_addr_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1794 [1/1] (0.00ns)   --->   "%flat_array_addr_181 = getelementptr [400 x float]* %flat_array, i64 0, i64 181" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1794 'getelementptr' 'flat_array_addr_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1795 [1/1] (0.00ns)   --->   "%flat_array_addr_182 = getelementptr [400 x float]* %flat_array, i64 0, i64 182" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1795 'getelementptr' 'flat_array_addr_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1796 [1/1] (0.00ns)   --->   "%flat_array_addr_183 = getelementptr [400 x float]* %flat_array, i64 0, i64 183" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1796 'getelementptr' 'flat_array_addr_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1797 [1/1] (0.00ns)   --->   "%flat_array_addr_184 = getelementptr [400 x float]* %flat_array, i64 0, i64 184" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1797 'getelementptr' 'flat_array_addr_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1798 [1/1] (0.00ns)   --->   "%flat_array_addr_185 = getelementptr [400 x float]* %flat_array, i64 0, i64 185" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1798 'getelementptr' 'flat_array_addr_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1799 [1/1] (0.00ns)   --->   "%flat_array_addr_186 = getelementptr [400 x float]* %flat_array, i64 0, i64 186" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1799 'getelementptr' 'flat_array_addr_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1800 [1/1] (0.00ns)   --->   "%flat_array_addr_187 = getelementptr [400 x float]* %flat_array, i64 0, i64 187" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1800 'getelementptr' 'flat_array_addr_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1801 [1/1] (0.00ns)   --->   "%flat_array_addr_188 = getelementptr [400 x float]* %flat_array, i64 0, i64 188" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1801 'getelementptr' 'flat_array_addr_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1802 [1/1] (0.00ns)   --->   "%flat_array_addr_189 = getelementptr [400 x float]* %flat_array, i64 0, i64 189" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1802 'getelementptr' 'flat_array_addr_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1803 [1/1] (0.00ns)   --->   "%flat_array_addr_190 = getelementptr [400 x float]* %flat_array, i64 0, i64 190" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1803 'getelementptr' 'flat_array_addr_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1804 [1/1] (0.00ns)   --->   "%flat_array_addr_191 = getelementptr [400 x float]* %flat_array, i64 0, i64 191" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1804 'getelementptr' 'flat_array_addr_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1805 [1/1] (0.00ns)   --->   "%flat_array_addr_192 = getelementptr [400 x float]* %flat_array, i64 0, i64 192" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1805 'getelementptr' 'flat_array_addr_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1806 [1/1] (0.00ns)   --->   "%flat_array_addr_193 = getelementptr [400 x float]* %flat_array, i64 0, i64 193" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1806 'getelementptr' 'flat_array_addr_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1807 [1/1] (0.00ns)   --->   "%flat_array_addr_194 = getelementptr [400 x float]* %flat_array, i64 0, i64 194" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1807 'getelementptr' 'flat_array_addr_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1808 [1/1] (0.00ns)   --->   "%flat_array_addr_195 = getelementptr [400 x float]* %flat_array, i64 0, i64 195" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1808 'getelementptr' 'flat_array_addr_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1809 [1/1] (0.00ns)   --->   "%flat_array_addr_196 = getelementptr [400 x float]* %flat_array, i64 0, i64 196" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1809 'getelementptr' 'flat_array_addr_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1810 [1/1] (0.00ns)   --->   "%flat_array_addr_197 = getelementptr [400 x float]* %flat_array, i64 0, i64 197" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1810 'getelementptr' 'flat_array_addr_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1811 [1/1] (0.00ns)   --->   "%flat_array_addr_198 = getelementptr [400 x float]* %flat_array, i64 0, i64 198" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1811 'getelementptr' 'flat_array_addr_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1812 [1/1] (0.00ns)   --->   "%flat_array_addr_199 = getelementptr [400 x float]* %flat_array, i64 0, i64 199" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1812 'getelementptr' 'flat_array_addr_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1813 [1/1] (0.00ns)   --->   "%flat_array_addr_200 = getelementptr [400 x float]* %flat_array, i64 0, i64 200" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1813 'getelementptr' 'flat_array_addr_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1814 [1/1] (0.00ns)   --->   "%flat_array_addr_201 = getelementptr [400 x float]* %flat_array, i64 0, i64 201" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1814 'getelementptr' 'flat_array_addr_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1815 [1/1] (0.00ns)   --->   "%flat_array_addr_202 = getelementptr [400 x float]* %flat_array, i64 0, i64 202" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1815 'getelementptr' 'flat_array_addr_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1816 [1/1] (0.00ns)   --->   "%flat_array_addr_203 = getelementptr [400 x float]* %flat_array, i64 0, i64 203" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1816 'getelementptr' 'flat_array_addr_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1817 [1/1] (0.00ns)   --->   "%flat_array_addr_204 = getelementptr [400 x float]* %flat_array, i64 0, i64 204" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1817 'getelementptr' 'flat_array_addr_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1818 [1/1] (0.00ns)   --->   "%flat_array_addr_205 = getelementptr [400 x float]* %flat_array, i64 0, i64 205" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1818 'getelementptr' 'flat_array_addr_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1819 [1/1] (0.00ns)   --->   "%flat_array_addr_206 = getelementptr [400 x float]* %flat_array, i64 0, i64 206" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1819 'getelementptr' 'flat_array_addr_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1820 [1/1] (0.00ns)   --->   "%flat_array_addr_207 = getelementptr [400 x float]* %flat_array, i64 0, i64 207" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1820 'getelementptr' 'flat_array_addr_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1821 [1/1] (0.00ns)   --->   "%flat_array_addr_208 = getelementptr [400 x float]* %flat_array, i64 0, i64 208" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1821 'getelementptr' 'flat_array_addr_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1822 [1/1] (0.00ns)   --->   "%flat_array_addr_209 = getelementptr [400 x float]* %flat_array, i64 0, i64 209" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1822 'getelementptr' 'flat_array_addr_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1823 [1/1] (0.00ns)   --->   "%flat_array_addr_210 = getelementptr [400 x float]* %flat_array, i64 0, i64 210" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1823 'getelementptr' 'flat_array_addr_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1824 [1/1] (0.00ns)   --->   "%flat_array_addr_211 = getelementptr [400 x float]* %flat_array, i64 0, i64 211" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1824 'getelementptr' 'flat_array_addr_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1825 [1/1] (0.00ns)   --->   "%flat_array_addr_212 = getelementptr [400 x float]* %flat_array, i64 0, i64 212" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1825 'getelementptr' 'flat_array_addr_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1826 [1/1] (0.00ns)   --->   "%flat_array_addr_213 = getelementptr [400 x float]* %flat_array, i64 0, i64 213" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1826 'getelementptr' 'flat_array_addr_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1827 [1/1] (0.00ns)   --->   "%flat_array_addr_214 = getelementptr [400 x float]* %flat_array, i64 0, i64 214" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1827 'getelementptr' 'flat_array_addr_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1828 [1/1] (0.00ns)   --->   "%flat_array_addr_215 = getelementptr [400 x float]* %flat_array, i64 0, i64 215" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1828 'getelementptr' 'flat_array_addr_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1829 [1/1] (0.00ns)   --->   "%flat_array_addr_216 = getelementptr [400 x float]* %flat_array, i64 0, i64 216" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1829 'getelementptr' 'flat_array_addr_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1830 [1/1] (0.00ns)   --->   "%flat_array_addr_217 = getelementptr [400 x float]* %flat_array, i64 0, i64 217" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1830 'getelementptr' 'flat_array_addr_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1831 [1/1] (0.00ns)   --->   "%flat_array_addr_218 = getelementptr [400 x float]* %flat_array, i64 0, i64 218" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1831 'getelementptr' 'flat_array_addr_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1832 [1/1] (0.00ns)   --->   "%flat_array_addr_219 = getelementptr [400 x float]* %flat_array, i64 0, i64 219" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1832 'getelementptr' 'flat_array_addr_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1833 [1/1] (0.00ns)   --->   "%flat_array_addr_220 = getelementptr [400 x float]* %flat_array, i64 0, i64 220" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1833 'getelementptr' 'flat_array_addr_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1834 [1/1] (0.00ns)   --->   "%flat_array_addr_221 = getelementptr [400 x float]* %flat_array, i64 0, i64 221" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1834 'getelementptr' 'flat_array_addr_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1835 [1/1] (0.00ns)   --->   "%flat_array_addr_222 = getelementptr [400 x float]* %flat_array, i64 0, i64 222" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1835 'getelementptr' 'flat_array_addr_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1836 [1/1] (0.00ns)   --->   "%flat_array_addr_223 = getelementptr [400 x float]* %flat_array, i64 0, i64 223" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1836 'getelementptr' 'flat_array_addr_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1837 [1/1] (0.00ns)   --->   "%flat_array_addr_224 = getelementptr [400 x float]* %flat_array, i64 0, i64 224" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1837 'getelementptr' 'flat_array_addr_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1838 [1/1] (0.00ns)   --->   "%flat_array_addr_225 = getelementptr [400 x float]* %flat_array, i64 0, i64 225" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1838 'getelementptr' 'flat_array_addr_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1839 [1/1] (0.00ns)   --->   "%flat_array_addr_226 = getelementptr [400 x float]* %flat_array, i64 0, i64 226" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1839 'getelementptr' 'flat_array_addr_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1840 [1/1] (0.00ns)   --->   "%flat_array_addr_227 = getelementptr [400 x float]* %flat_array, i64 0, i64 227" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1840 'getelementptr' 'flat_array_addr_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1841 [1/1] (0.00ns)   --->   "%flat_array_addr_228 = getelementptr [400 x float]* %flat_array, i64 0, i64 228" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1841 'getelementptr' 'flat_array_addr_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1842 [1/1] (0.00ns)   --->   "%flat_array_addr_229 = getelementptr [400 x float]* %flat_array, i64 0, i64 229" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1842 'getelementptr' 'flat_array_addr_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1843 [1/1] (0.00ns)   --->   "%flat_array_addr_230 = getelementptr [400 x float]* %flat_array, i64 0, i64 230" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1843 'getelementptr' 'flat_array_addr_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1844 [1/1] (0.00ns)   --->   "%flat_array_addr_231 = getelementptr [400 x float]* %flat_array, i64 0, i64 231" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1844 'getelementptr' 'flat_array_addr_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1845 [1/1] (0.00ns)   --->   "%flat_array_addr_232 = getelementptr [400 x float]* %flat_array, i64 0, i64 232" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1845 'getelementptr' 'flat_array_addr_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1846 [1/1] (0.00ns)   --->   "%flat_array_addr_233 = getelementptr [400 x float]* %flat_array, i64 0, i64 233" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1846 'getelementptr' 'flat_array_addr_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1847 [1/1] (0.00ns)   --->   "%flat_array_addr_234 = getelementptr [400 x float]* %flat_array, i64 0, i64 234" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1847 'getelementptr' 'flat_array_addr_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1848 [1/1] (0.00ns)   --->   "%flat_array_addr_235 = getelementptr [400 x float]* %flat_array, i64 0, i64 235" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1848 'getelementptr' 'flat_array_addr_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1849 [1/1] (0.00ns)   --->   "%flat_array_addr_236 = getelementptr [400 x float]* %flat_array, i64 0, i64 236" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1849 'getelementptr' 'flat_array_addr_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1850 [1/1] (0.00ns)   --->   "%flat_array_addr_237 = getelementptr [400 x float]* %flat_array, i64 0, i64 237" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1850 'getelementptr' 'flat_array_addr_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1851 [1/1] (0.00ns)   --->   "%flat_array_addr_238 = getelementptr [400 x float]* %flat_array, i64 0, i64 238" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1851 'getelementptr' 'flat_array_addr_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1852 [1/1] (0.00ns)   --->   "%flat_array_addr_239 = getelementptr [400 x float]* %flat_array, i64 0, i64 239" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1852 'getelementptr' 'flat_array_addr_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1853 [1/1] (0.00ns)   --->   "%flat_array_addr_240 = getelementptr [400 x float]* %flat_array, i64 0, i64 240" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1853 'getelementptr' 'flat_array_addr_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1854 [1/1] (0.00ns)   --->   "%flat_array_addr_241 = getelementptr [400 x float]* %flat_array, i64 0, i64 241" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1854 'getelementptr' 'flat_array_addr_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1855 [1/1] (0.00ns)   --->   "%flat_array_addr_242 = getelementptr [400 x float]* %flat_array, i64 0, i64 242" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1855 'getelementptr' 'flat_array_addr_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1856 [1/1] (0.00ns)   --->   "%flat_array_addr_243 = getelementptr [400 x float]* %flat_array, i64 0, i64 243" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1856 'getelementptr' 'flat_array_addr_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1857 [1/1] (0.00ns)   --->   "%flat_array_addr_244 = getelementptr [400 x float]* %flat_array, i64 0, i64 244" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1857 'getelementptr' 'flat_array_addr_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1858 [1/1] (0.00ns)   --->   "%flat_array_addr_245 = getelementptr [400 x float]* %flat_array, i64 0, i64 245" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1858 'getelementptr' 'flat_array_addr_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1859 [1/1] (0.00ns)   --->   "%flat_array_addr_246 = getelementptr [400 x float]* %flat_array, i64 0, i64 246" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1859 'getelementptr' 'flat_array_addr_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1860 [1/1] (0.00ns)   --->   "%flat_array_addr_247 = getelementptr [400 x float]* %flat_array, i64 0, i64 247" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1860 'getelementptr' 'flat_array_addr_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1861 [1/1] (0.00ns)   --->   "%flat_array_addr_248 = getelementptr [400 x float]* %flat_array, i64 0, i64 248" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1861 'getelementptr' 'flat_array_addr_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1862 [1/1] (0.00ns)   --->   "%flat_array_addr_249 = getelementptr [400 x float]* %flat_array, i64 0, i64 249" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1862 'getelementptr' 'flat_array_addr_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1863 [1/1] (0.00ns)   --->   "%flat_array_addr_250 = getelementptr [400 x float]* %flat_array, i64 0, i64 250" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1863 'getelementptr' 'flat_array_addr_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1864 [1/1] (0.00ns)   --->   "%flat_array_addr_251 = getelementptr [400 x float]* %flat_array, i64 0, i64 251" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1864 'getelementptr' 'flat_array_addr_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1865 [1/1] (0.00ns)   --->   "%flat_array_addr_252 = getelementptr [400 x float]* %flat_array, i64 0, i64 252" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1865 'getelementptr' 'flat_array_addr_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1866 [1/1] (0.00ns)   --->   "%flat_array_addr_253 = getelementptr [400 x float]* %flat_array, i64 0, i64 253" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1866 'getelementptr' 'flat_array_addr_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1867 [1/1] (0.00ns)   --->   "%flat_array_addr_254 = getelementptr [400 x float]* %flat_array, i64 0, i64 254" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1867 'getelementptr' 'flat_array_addr_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1868 [1/1] (0.00ns)   --->   "%flat_array_addr_255 = getelementptr [400 x float]* %flat_array, i64 0, i64 255" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1868 'getelementptr' 'flat_array_addr_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1869 [1/1] (0.00ns)   --->   "%flat_array_addr_256 = getelementptr [400 x float]* %flat_array, i64 0, i64 256" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1869 'getelementptr' 'flat_array_addr_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1870 [1/1] (0.00ns)   --->   "%flat_array_addr_257 = getelementptr [400 x float]* %flat_array, i64 0, i64 257" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1870 'getelementptr' 'flat_array_addr_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1871 [1/1] (0.00ns)   --->   "%flat_array_addr_258 = getelementptr [400 x float]* %flat_array, i64 0, i64 258" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1871 'getelementptr' 'flat_array_addr_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1872 [1/1] (0.00ns)   --->   "%flat_array_addr_259 = getelementptr [400 x float]* %flat_array, i64 0, i64 259" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1872 'getelementptr' 'flat_array_addr_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1873 [1/1] (0.00ns)   --->   "%flat_array_addr_260 = getelementptr [400 x float]* %flat_array, i64 0, i64 260" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1873 'getelementptr' 'flat_array_addr_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1874 [1/1] (0.00ns)   --->   "%flat_array_addr_261 = getelementptr [400 x float]* %flat_array, i64 0, i64 261" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1874 'getelementptr' 'flat_array_addr_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1875 [1/1] (0.00ns)   --->   "%flat_array_addr_262 = getelementptr [400 x float]* %flat_array, i64 0, i64 262" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1875 'getelementptr' 'flat_array_addr_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1876 [1/1] (0.00ns)   --->   "%flat_array_addr_263 = getelementptr [400 x float]* %flat_array, i64 0, i64 263" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1876 'getelementptr' 'flat_array_addr_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1877 [1/1] (0.00ns)   --->   "%flat_array_addr_264 = getelementptr [400 x float]* %flat_array, i64 0, i64 264" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1877 'getelementptr' 'flat_array_addr_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1878 [1/1] (0.00ns)   --->   "%flat_array_addr_265 = getelementptr [400 x float]* %flat_array, i64 0, i64 265" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1878 'getelementptr' 'flat_array_addr_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1879 [1/1] (0.00ns)   --->   "%flat_array_addr_266 = getelementptr [400 x float]* %flat_array, i64 0, i64 266" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1879 'getelementptr' 'flat_array_addr_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1880 [1/1] (0.00ns)   --->   "%flat_array_addr_267 = getelementptr [400 x float]* %flat_array, i64 0, i64 267" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1880 'getelementptr' 'flat_array_addr_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1881 [1/1] (0.00ns)   --->   "%flat_array_addr_268 = getelementptr [400 x float]* %flat_array, i64 0, i64 268" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1881 'getelementptr' 'flat_array_addr_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1882 [1/1] (0.00ns)   --->   "%flat_array_addr_269 = getelementptr [400 x float]* %flat_array, i64 0, i64 269" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1882 'getelementptr' 'flat_array_addr_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1883 [1/1] (0.00ns)   --->   "%flat_array_addr_270 = getelementptr [400 x float]* %flat_array, i64 0, i64 270" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1883 'getelementptr' 'flat_array_addr_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1884 [1/1] (0.00ns)   --->   "%flat_array_addr_271 = getelementptr [400 x float]* %flat_array, i64 0, i64 271" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1884 'getelementptr' 'flat_array_addr_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1885 [1/1] (0.00ns)   --->   "%flat_array_addr_272 = getelementptr [400 x float]* %flat_array, i64 0, i64 272" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1885 'getelementptr' 'flat_array_addr_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1886 [1/1] (0.00ns)   --->   "%flat_array_addr_273 = getelementptr [400 x float]* %flat_array, i64 0, i64 273" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1886 'getelementptr' 'flat_array_addr_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1887 [1/1] (0.00ns)   --->   "%flat_array_addr_274 = getelementptr [400 x float]* %flat_array, i64 0, i64 274" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1887 'getelementptr' 'flat_array_addr_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1888 [1/1] (0.00ns)   --->   "%flat_array_addr_275 = getelementptr [400 x float]* %flat_array, i64 0, i64 275" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1888 'getelementptr' 'flat_array_addr_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1889 [1/1] (0.00ns)   --->   "%flat_array_addr_276 = getelementptr [400 x float]* %flat_array, i64 0, i64 276" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1889 'getelementptr' 'flat_array_addr_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1890 [1/1] (0.00ns)   --->   "%flat_array_addr_277 = getelementptr [400 x float]* %flat_array, i64 0, i64 277" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1890 'getelementptr' 'flat_array_addr_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1891 [1/1] (0.00ns)   --->   "%flat_array_addr_278 = getelementptr [400 x float]* %flat_array, i64 0, i64 278" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1891 'getelementptr' 'flat_array_addr_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1892 [1/1] (0.00ns)   --->   "%flat_array_addr_279 = getelementptr [400 x float]* %flat_array, i64 0, i64 279" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1892 'getelementptr' 'flat_array_addr_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1893 [1/1] (0.00ns)   --->   "%flat_array_addr_280 = getelementptr [400 x float]* %flat_array, i64 0, i64 280" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1893 'getelementptr' 'flat_array_addr_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1894 [1/1] (0.00ns)   --->   "%flat_array_addr_281 = getelementptr [400 x float]* %flat_array, i64 0, i64 281" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1894 'getelementptr' 'flat_array_addr_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1895 [1/1] (0.00ns)   --->   "%flat_array_addr_282 = getelementptr [400 x float]* %flat_array, i64 0, i64 282" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1895 'getelementptr' 'flat_array_addr_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1896 [1/1] (0.00ns)   --->   "%flat_array_addr_283 = getelementptr [400 x float]* %flat_array, i64 0, i64 283" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1896 'getelementptr' 'flat_array_addr_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1897 [1/1] (0.00ns)   --->   "%flat_array_addr_284 = getelementptr [400 x float]* %flat_array, i64 0, i64 284" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1897 'getelementptr' 'flat_array_addr_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1898 [1/1] (0.00ns)   --->   "%flat_array_addr_285 = getelementptr [400 x float]* %flat_array, i64 0, i64 285" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1898 'getelementptr' 'flat_array_addr_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1899 [1/1] (0.00ns)   --->   "%flat_array_addr_286 = getelementptr [400 x float]* %flat_array, i64 0, i64 286" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1899 'getelementptr' 'flat_array_addr_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1900 [1/1] (0.00ns)   --->   "%flat_array_addr_287 = getelementptr [400 x float]* %flat_array, i64 0, i64 287" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1900 'getelementptr' 'flat_array_addr_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1901 [1/1] (0.00ns)   --->   "%flat_array_addr_288 = getelementptr [400 x float]* %flat_array, i64 0, i64 288" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1901 'getelementptr' 'flat_array_addr_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1902 [1/1] (0.00ns)   --->   "%flat_array_addr_289 = getelementptr [400 x float]* %flat_array, i64 0, i64 289" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1902 'getelementptr' 'flat_array_addr_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1903 [1/1] (0.00ns)   --->   "%flat_array_addr_290 = getelementptr [400 x float]* %flat_array, i64 0, i64 290" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1903 'getelementptr' 'flat_array_addr_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1904 [1/1] (0.00ns)   --->   "%flat_array_addr_291 = getelementptr [400 x float]* %flat_array, i64 0, i64 291" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1904 'getelementptr' 'flat_array_addr_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1905 [1/1] (0.00ns)   --->   "%flat_array_addr_292 = getelementptr [400 x float]* %flat_array, i64 0, i64 292" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1905 'getelementptr' 'flat_array_addr_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1906 [1/1] (0.00ns)   --->   "%flat_array_addr_293 = getelementptr [400 x float]* %flat_array, i64 0, i64 293" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1906 'getelementptr' 'flat_array_addr_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1907 [1/1] (0.00ns)   --->   "%flat_array_addr_294 = getelementptr [400 x float]* %flat_array, i64 0, i64 294" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1907 'getelementptr' 'flat_array_addr_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1908 [1/1] (0.00ns)   --->   "%flat_array_addr_295 = getelementptr [400 x float]* %flat_array, i64 0, i64 295" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1908 'getelementptr' 'flat_array_addr_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1909 [1/1] (0.00ns)   --->   "%flat_array_addr_296 = getelementptr [400 x float]* %flat_array, i64 0, i64 296" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1909 'getelementptr' 'flat_array_addr_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1910 [1/1] (0.00ns)   --->   "%flat_array_addr_297 = getelementptr [400 x float]* %flat_array, i64 0, i64 297" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1910 'getelementptr' 'flat_array_addr_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1911 [1/1] (0.00ns)   --->   "%flat_array_addr_298 = getelementptr [400 x float]* %flat_array, i64 0, i64 298" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1911 'getelementptr' 'flat_array_addr_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1912 [1/1] (0.00ns)   --->   "%flat_array_addr_299 = getelementptr [400 x float]* %flat_array, i64 0, i64 299" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1912 'getelementptr' 'flat_array_addr_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1913 [1/1] (0.00ns)   --->   "%flat_array_addr_300 = getelementptr [400 x float]* %flat_array, i64 0, i64 300" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1913 'getelementptr' 'flat_array_addr_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1914 [1/1] (0.00ns)   --->   "%flat_array_addr_301 = getelementptr [400 x float]* %flat_array, i64 0, i64 301" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1914 'getelementptr' 'flat_array_addr_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1915 [1/1] (0.00ns)   --->   "%flat_array_addr_302 = getelementptr [400 x float]* %flat_array, i64 0, i64 302" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1915 'getelementptr' 'flat_array_addr_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1916 [1/1] (0.00ns)   --->   "%flat_array_addr_303 = getelementptr [400 x float]* %flat_array, i64 0, i64 303" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1916 'getelementptr' 'flat_array_addr_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1917 [1/1] (0.00ns)   --->   "%flat_array_addr_304 = getelementptr [400 x float]* %flat_array, i64 0, i64 304" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1917 'getelementptr' 'flat_array_addr_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1918 [1/1] (0.00ns)   --->   "%flat_array_addr_305 = getelementptr [400 x float]* %flat_array, i64 0, i64 305" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1918 'getelementptr' 'flat_array_addr_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1919 [1/1] (0.00ns)   --->   "%flat_array_addr_306 = getelementptr [400 x float]* %flat_array, i64 0, i64 306" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1919 'getelementptr' 'flat_array_addr_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1920 [1/1] (0.00ns)   --->   "%flat_array_addr_307 = getelementptr [400 x float]* %flat_array, i64 0, i64 307" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1920 'getelementptr' 'flat_array_addr_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1921 [1/1] (0.00ns)   --->   "%flat_array_addr_308 = getelementptr [400 x float]* %flat_array, i64 0, i64 308" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1921 'getelementptr' 'flat_array_addr_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1922 [1/1] (0.00ns)   --->   "%flat_array_addr_309 = getelementptr [400 x float]* %flat_array, i64 0, i64 309" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1922 'getelementptr' 'flat_array_addr_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1923 [1/1] (0.00ns)   --->   "%flat_array_addr_310 = getelementptr [400 x float]* %flat_array, i64 0, i64 310" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1923 'getelementptr' 'flat_array_addr_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1924 [1/1] (0.00ns)   --->   "%flat_array_addr_311 = getelementptr [400 x float]* %flat_array, i64 0, i64 311" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1924 'getelementptr' 'flat_array_addr_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1925 [1/1] (0.00ns)   --->   "%flat_array_addr_312 = getelementptr [400 x float]* %flat_array, i64 0, i64 312" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1925 'getelementptr' 'flat_array_addr_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1926 [1/1] (0.00ns)   --->   "%flat_array_addr_313 = getelementptr [400 x float]* %flat_array, i64 0, i64 313" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1926 'getelementptr' 'flat_array_addr_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1927 [1/1] (0.00ns)   --->   "%flat_array_addr_314 = getelementptr [400 x float]* %flat_array, i64 0, i64 314" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1927 'getelementptr' 'flat_array_addr_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1928 [1/1] (0.00ns)   --->   "%flat_array_addr_315 = getelementptr [400 x float]* %flat_array, i64 0, i64 315" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1928 'getelementptr' 'flat_array_addr_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1929 [1/1] (0.00ns)   --->   "%flat_array_addr_316 = getelementptr [400 x float]* %flat_array, i64 0, i64 316" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1929 'getelementptr' 'flat_array_addr_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1930 [1/1] (0.00ns)   --->   "%flat_array_addr_317 = getelementptr [400 x float]* %flat_array, i64 0, i64 317" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1930 'getelementptr' 'flat_array_addr_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1931 [1/1] (0.00ns)   --->   "%flat_array_addr_318 = getelementptr [400 x float]* %flat_array, i64 0, i64 318" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1931 'getelementptr' 'flat_array_addr_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1932 [1/1] (0.00ns)   --->   "%flat_array_addr_319 = getelementptr [400 x float]* %flat_array, i64 0, i64 319" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1932 'getelementptr' 'flat_array_addr_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1933 [1/1] (0.00ns)   --->   "%flat_array_addr_320 = getelementptr [400 x float]* %flat_array, i64 0, i64 320" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1933 'getelementptr' 'flat_array_addr_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1934 [1/1] (0.00ns)   --->   "%flat_array_addr_321 = getelementptr [400 x float]* %flat_array, i64 0, i64 321" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1934 'getelementptr' 'flat_array_addr_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1935 [1/1] (0.00ns)   --->   "%flat_array_addr_322 = getelementptr [400 x float]* %flat_array, i64 0, i64 322" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1935 'getelementptr' 'flat_array_addr_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1936 [1/1] (0.00ns)   --->   "%flat_array_addr_323 = getelementptr [400 x float]* %flat_array, i64 0, i64 323" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1936 'getelementptr' 'flat_array_addr_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1937 [1/1] (0.00ns)   --->   "%flat_array_addr_324 = getelementptr [400 x float]* %flat_array, i64 0, i64 324" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1937 'getelementptr' 'flat_array_addr_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1938 [1/1] (0.00ns)   --->   "%flat_array_addr_325 = getelementptr [400 x float]* %flat_array, i64 0, i64 325" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1938 'getelementptr' 'flat_array_addr_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1939 [1/1] (0.00ns)   --->   "%flat_array_addr_326 = getelementptr [400 x float]* %flat_array, i64 0, i64 326" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1939 'getelementptr' 'flat_array_addr_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1940 [1/1] (0.00ns)   --->   "%flat_array_addr_327 = getelementptr [400 x float]* %flat_array, i64 0, i64 327" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1940 'getelementptr' 'flat_array_addr_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1941 [1/1] (0.00ns)   --->   "%flat_array_addr_328 = getelementptr [400 x float]* %flat_array, i64 0, i64 328" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1941 'getelementptr' 'flat_array_addr_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1942 [1/1] (0.00ns)   --->   "%flat_array_addr_329 = getelementptr [400 x float]* %flat_array, i64 0, i64 329" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1942 'getelementptr' 'flat_array_addr_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1943 [1/1] (0.00ns)   --->   "%flat_array_addr_330 = getelementptr [400 x float]* %flat_array, i64 0, i64 330" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1943 'getelementptr' 'flat_array_addr_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1944 [1/1] (0.00ns)   --->   "%flat_array_addr_331 = getelementptr [400 x float]* %flat_array, i64 0, i64 331" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1944 'getelementptr' 'flat_array_addr_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1945 [1/1] (0.00ns)   --->   "%flat_array_addr_332 = getelementptr [400 x float]* %flat_array, i64 0, i64 332" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1945 'getelementptr' 'flat_array_addr_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1946 [1/1] (0.00ns)   --->   "%flat_array_addr_333 = getelementptr [400 x float]* %flat_array, i64 0, i64 333" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1946 'getelementptr' 'flat_array_addr_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1947 [1/1] (0.00ns)   --->   "%flat_array_addr_334 = getelementptr [400 x float]* %flat_array, i64 0, i64 334" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1947 'getelementptr' 'flat_array_addr_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1948 [1/1] (0.00ns)   --->   "%flat_array_addr_335 = getelementptr [400 x float]* %flat_array, i64 0, i64 335" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1948 'getelementptr' 'flat_array_addr_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1949 [1/1] (0.00ns)   --->   "%flat_array_addr_336 = getelementptr [400 x float]* %flat_array, i64 0, i64 336" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1949 'getelementptr' 'flat_array_addr_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1950 [1/1] (0.00ns)   --->   "%flat_array_addr_337 = getelementptr [400 x float]* %flat_array, i64 0, i64 337" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1950 'getelementptr' 'flat_array_addr_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1951 [1/1] (0.00ns)   --->   "%flat_array_addr_338 = getelementptr [400 x float]* %flat_array, i64 0, i64 338" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1951 'getelementptr' 'flat_array_addr_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1952 [1/1] (0.00ns)   --->   "%flat_array_addr_339 = getelementptr [400 x float]* %flat_array, i64 0, i64 339" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1952 'getelementptr' 'flat_array_addr_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1953 [1/1] (0.00ns)   --->   "%flat_array_addr_340 = getelementptr [400 x float]* %flat_array, i64 0, i64 340" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1953 'getelementptr' 'flat_array_addr_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1954 [1/1] (0.00ns)   --->   "%flat_array_addr_341 = getelementptr [400 x float]* %flat_array, i64 0, i64 341" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1954 'getelementptr' 'flat_array_addr_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1955 [1/1] (0.00ns)   --->   "%flat_array_addr_342 = getelementptr [400 x float]* %flat_array, i64 0, i64 342" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1955 'getelementptr' 'flat_array_addr_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1956 [1/1] (0.00ns)   --->   "%flat_array_addr_343 = getelementptr [400 x float]* %flat_array, i64 0, i64 343" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1956 'getelementptr' 'flat_array_addr_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1957 [1/1] (0.00ns)   --->   "%flat_array_addr_344 = getelementptr [400 x float]* %flat_array, i64 0, i64 344" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1957 'getelementptr' 'flat_array_addr_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1958 [1/1] (0.00ns)   --->   "%flat_array_addr_345 = getelementptr [400 x float]* %flat_array, i64 0, i64 345" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1958 'getelementptr' 'flat_array_addr_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1959 [1/1] (0.00ns)   --->   "%flat_array_addr_346 = getelementptr [400 x float]* %flat_array, i64 0, i64 346" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1959 'getelementptr' 'flat_array_addr_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1960 [1/1] (0.00ns)   --->   "%flat_array_addr_347 = getelementptr [400 x float]* %flat_array, i64 0, i64 347" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1960 'getelementptr' 'flat_array_addr_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1961 [1/1] (0.00ns)   --->   "%flat_array_addr_348 = getelementptr [400 x float]* %flat_array, i64 0, i64 348" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1961 'getelementptr' 'flat_array_addr_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1962 [1/1] (0.00ns)   --->   "%flat_array_addr_349 = getelementptr [400 x float]* %flat_array, i64 0, i64 349" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1962 'getelementptr' 'flat_array_addr_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1963 [1/1] (0.00ns)   --->   "%flat_array_addr_350 = getelementptr [400 x float]* %flat_array, i64 0, i64 350" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1963 'getelementptr' 'flat_array_addr_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1964 [1/1] (0.00ns)   --->   "%flat_array_addr_351 = getelementptr [400 x float]* %flat_array, i64 0, i64 351" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1964 'getelementptr' 'flat_array_addr_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1965 [1/1] (0.00ns)   --->   "%flat_array_addr_352 = getelementptr [400 x float]* %flat_array, i64 0, i64 352" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1965 'getelementptr' 'flat_array_addr_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1966 [1/1] (0.00ns)   --->   "%flat_array_addr_353 = getelementptr [400 x float]* %flat_array, i64 0, i64 353" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1966 'getelementptr' 'flat_array_addr_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1967 [1/1] (0.00ns)   --->   "%flat_array_addr_354 = getelementptr [400 x float]* %flat_array, i64 0, i64 354" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1967 'getelementptr' 'flat_array_addr_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1968 [1/1] (0.00ns)   --->   "%flat_array_addr_355 = getelementptr [400 x float]* %flat_array, i64 0, i64 355" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1968 'getelementptr' 'flat_array_addr_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1969 [1/1] (0.00ns)   --->   "%flat_array_addr_356 = getelementptr [400 x float]* %flat_array, i64 0, i64 356" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1969 'getelementptr' 'flat_array_addr_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1970 [1/1] (0.00ns)   --->   "%flat_array_addr_357 = getelementptr [400 x float]* %flat_array, i64 0, i64 357" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1970 'getelementptr' 'flat_array_addr_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1971 [1/1] (0.00ns)   --->   "%flat_array_addr_358 = getelementptr [400 x float]* %flat_array, i64 0, i64 358" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1971 'getelementptr' 'flat_array_addr_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1972 [1/1] (0.00ns)   --->   "%flat_array_addr_359 = getelementptr [400 x float]* %flat_array, i64 0, i64 359" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1972 'getelementptr' 'flat_array_addr_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1973 [1/1] (0.00ns)   --->   "%flat_array_addr_360 = getelementptr [400 x float]* %flat_array, i64 0, i64 360" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1973 'getelementptr' 'flat_array_addr_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1974 [1/1] (0.00ns)   --->   "%flat_array_addr_361 = getelementptr [400 x float]* %flat_array, i64 0, i64 361" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1974 'getelementptr' 'flat_array_addr_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1975 [1/1] (0.00ns)   --->   "%flat_array_addr_362 = getelementptr [400 x float]* %flat_array, i64 0, i64 362" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1975 'getelementptr' 'flat_array_addr_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1976 [1/1] (0.00ns)   --->   "%flat_array_addr_363 = getelementptr [400 x float]* %flat_array, i64 0, i64 363" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1976 'getelementptr' 'flat_array_addr_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1977 [1/1] (0.00ns)   --->   "%flat_array_addr_364 = getelementptr [400 x float]* %flat_array, i64 0, i64 364" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1977 'getelementptr' 'flat_array_addr_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1978 [1/1] (0.00ns)   --->   "%flat_array_addr_365 = getelementptr [400 x float]* %flat_array, i64 0, i64 365" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1978 'getelementptr' 'flat_array_addr_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1979 [1/1] (0.00ns)   --->   "%flat_array_addr_366 = getelementptr [400 x float]* %flat_array, i64 0, i64 366" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1979 'getelementptr' 'flat_array_addr_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1980 [1/1] (0.00ns)   --->   "%flat_array_addr_367 = getelementptr [400 x float]* %flat_array, i64 0, i64 367" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1980 'getelementptr' 'flat_array_addr_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1981 [1/1] (0.00ns)   --->   "%flat_array_addr_368 = getelementptr [400 x float]* %flat_array, i64 0, i64 368" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1981 'getelementptr' 'flat_array_addr_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1982 [1/1] (0.00ns)   --->   "%flat_array_addr_369 = getelementptr [400 x float]* %flat_array, i64 0, i64 369" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1982 'getelementptr' 'flat_array_addr_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1983 [1/1] (0.00ns)   --->   "%flat_array_addr_370 = getelementptr [400 x float]* %flat_array, i64 0, i64 370" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1983 'getelementptr' 'flat_array_addr_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1984 [1/1] (0.00ns)   --->   "%flat_array_addr_371 = getelementptr [400 x float]* %flat_array, i64 0, i64 371" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1984 'getelementptr' 'flat_array_addr_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1985 [1/1] (0.00ns)   --->   "%flat_array_addr_372 = getelementptr [400 x float]* %flat_array, i64 0, i64 372" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1985 'getelementptr' 'flat_array_addr_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1986 [1/1] (0.00ns)   --->   "%flat_array_addr_373 = getelementptr [400 x float]* %flat_array, i64 0, i64 373" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1986 'getelementptr' 'flat_array_addr_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1987 [1/1] (0.00ns)   --->   "%flat_array_addr_374 = getelementptr [400 x float]* %flat_array, i64 0, i64 374" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1987 'getelementptr' 'flat_array_addr_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1988 [1/1] (0.00ns)   --->   "%flat_array_addr_375 = getelementptr [400 x float]* %flat_array, i64 0, i64 375" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1988 'getelementptr' 'flat_array_addr_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1989 [1/1] (0.00ns)   --->   "%flat_array_addr_376 = getelementptr [400 x float]* %flat_array, i64 0, i64 376" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1989 'getelementptr' 'flat_array_addr_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1990 [1/1] (0.00ns)   --->   "%flat_array_addr_377 = getelementptr [400 x float]* %flat_array, i64 0, i64 377" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1990 'getelementptr' 'flat_array_addr_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1991 [1/1] (0.00ns)   --->   "%flat_array_addr_378 = getelementptr [400 x float]* %flat_array, i64 0, i64 378" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1991 'getelementptr' 'flat_array_addr_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1992 [1/1] (0.00ns)   --->   "%flat_array_addr_379 = getelementptr [400 x float]* %flat_array, i64 0, i64 379" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1992 'getelementptr' 'flat_array_addr_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1993 [1/1] (0.00ns)   --->   "%flat_array_addr_380 = getelementptr [400 x float]* %flat_array, i64 0, i64 380" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1993 'getelementptr' 'flat_array_addr_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1994 [1/1] (0.00ns)   --->   "%flat_array_addr_381 = getelementptr [400 x float]* %flat_array, i64 0, i64 381" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1994 'getelementptr' 'flat_array_addr_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1995 [1/1] (0.00ns)   --->   "%flat_array_addr_382 = getelementptr [400 x float]* %flat_array, i64 0, i64 382" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1995 'getelementptr' 'flat_array_addr_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1996 [1/1] (0.00ns)   --->   "%flat_array_addr_383 = getelementptr [400 x float]* %flat_array, i64 0, i64 383" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1996 'getelementptr' 'flat_array_addr_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1997 [1/1] (0.00ns)   --->   "%flat_array_addr_384 = getelementptr [400 x float]* %flat_array, i64 0, i64 384" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1997 'getelementptr' 'flat_array_addr_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1998 [1/1] (0.00ns)   --->   "%flat_array_addr_385 = getelementptr [400 x float]* %flat_array, i64 0, i64 385" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1998 'getelementptr' 'flat_array_addr_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1999 [1/1] (0.00ns)   --->   "%flat_array_addr_386 = getelementptr [400 x float]* %flat_array, i64 0, i64 386" [fullyconnected/fully_connected.cpp:15]   --->   Operation 1999 'getelementptr' 'flat_array_addr_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2000 [1/1] (0.00ns)   --->   "%flat_array_addr_387 = getelementptr [400 x float]* %flat_array, i64 0, i64 387" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2000 'getelementptr' 'flat_array_addr_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2001 [1/1] (0.00ns)   --->   "%flat_array_addr_388 = getelementptr [400 x float]* %flat_array, i64 0, i64 388" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2001 'getelementptr' 'flat_array_addr_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2002 [1/1] (0.00ns)   --->   "%flat_array_addr_389 = getelementptr [400 x float]* %flat_array, i64 0, i64 389" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2002 'getelementptr' 'flat_array_addr_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2003 [1/1] (0.00ns)   --->   "%flat_array_addr_390 = getelementptr [400 x float]* %flat_array, i64 0, i64 390" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2003 'getelementptr' 'flat_array_addr_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2004 [1/1] (0.00ns)   --->   "%flat_array_addr_391 = getelementptr [400 x float]* %flat_array, i64 0, i64 391" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2004 'getelementptr' 'flat_array_addr_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2005 [1/1] (0.00ns)   --->   "%flat_array_addr_392 = getelementptr [400 x float]* %flat_array, i64 0, i64 392" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2005 'getelementptr' 'flat_array_addr_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2006 [1/1] (0.00ns)   --->   "%flat_array_addr_393 = getelementptr [400 x float]* %flat_array, i64 0, i64 393" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2006 'getelementptr' 'flat_array_addr_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2007 [1/1] (0.00ns)   --->   "%flat_array_addr_394 = getelementptr [400 x float]* %flat_array, i64 0, i64 394" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2007 'getelementptr' 'flat_array_addr_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2008 [1/1] (0.00ns)   --->   "%flat_array_addr_395 = getelementptr [400 x float]* %flat_array, i64 0, i64 395" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2008 'getelementptr' 'flat_array_addr_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2009 [1/1] (0.00ns)   --->   "%flat_array_addr_396 = getelementptr [400 x float]* %flat_array, i64 0, i64 396" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2009 'getelementptr' 'flat_array_addr_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2010 [1/1] (0.00ns)   --->   "%flat_array_addr_397 = getelementptr [400 x float]* %flat_array, i64 0, i64 397" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2010 'getelementptr' 'flat_array_addr_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2011 [1/1] (0.00ns)   --->   "%flat_array_addr_398 = getelementptr [400 x float]* %flat_array, i64 0, i64 398" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2011 'getelementptr' 'flat_array_addr_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2012 [1/1] (0.00ns)   --->   "%flat_array_addr_399 = getelementptr [400 x float]* %flat_array, i64 0, i64 399" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2012 'getelementptr' 'flat_array_addr_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2013 [1/1] (1.76ns)   --->   "br label %1" [fullyconnected/fully_connected.cpp:9]   --->   Operation 2013 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 2014 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %._crit_edge ]"   --->   Operation 2014 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2015 [1/1] (1.42ns)   --->   "%icmp_ln9 = icmp eq i6 %i_0, -14" [fullyconnected/fully_connected.cpp:9]   --->   Operation 2015 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2016 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 2016 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2017 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [fullyconnected/fully_connected.cpp:9]   --->   Operation 2017 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2018 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %2, label %._crit_edge" [fullyconnected/fully_connected.cpp:9]   --->   Operation 2018 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2019 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i6 %i_0 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2019 'zext' 'zext_ln15' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 2020 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_1 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2020 'getelementptr' 'fullyconnected_weigh_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 2021 [2/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2021 'load' 'flat_array_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 2022 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_401 = load float* %fullyconnected_weigh_1, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2022 'load' 'fullyconnected_weigh_401' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_2 : Operation 2023 [1/1] (0.00ns)   --->   "ret void" [fullyconnected/fully_connected.cpp:24]   --->   Operation 2023 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 2024 [1/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2024 'load' 'flat_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 2025 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_401 = load float* %fullyconnected_weigh_1, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2025 'load' 'fullyconnected_weigh_401' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_3 : Operation 2026 [2/2] (12.3ns)   --->   "%tmp_2 = fmul float %flat_array_load, %fullyconnected_weigh_401" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2026 'fmul' 'tmp_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 12.3>
ST_4 : Operation 2027 [1/2] (12.3ns)   --->   "%tmp_2 = fmul float %flat_array_load, %fullyconnected_weigh_401" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2027 'fmul' 'tmp_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 10.5>
ST_5 : Operation 2028 [4/4] (10.5ns)   --->   "%sum_s = fadd float %tmp_2, 0.000000e+00" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2028 'fadd' 'sum_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 2029 [1/1] (0.00ns)   --->   "%zext_ln15_9 = zext i6 %i_0 to i7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2029 'zext' 'zext_ln15_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2030 [1/1] (1.87ns)   --->   "%add_ln15 = add i7 50, %zext_ln15_9" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2030 'add' 'add_ln15' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2031 [1/1] (0.00ns)   --->   "%zext_ln15_10 = zext i7 %add_ln15 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2031 'zext' 'zext_ln15_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2032 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_2 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_10" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2032 'getelementptr' 'fullyconnected_weigh_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2033 [3/4] (10.5ns)   --->   "%sum_s = fadd float %tmp_2, 0.000000e+00" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2033 'fadd' 'sum_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2034 [2/2] (3.25ns)   --->   "%flat_array_load_1 = load float* %flat_array_addr_1, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2034 'load' 'flat_array_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_6 : Operation 2035 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_402 = load float* %fullyconnected_weigh_2, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2035 'load' 'fullyconnected_weigh_402' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 7 <SV = 6> <Delay = 15.6>
ST_7 : Operation 2036 [2/4] (10.5ns)   --->   "%sum_s = fadd float %tmp_2, 0.000000e+00" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2036 'fadd' 'sum_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2037 [1/2] (3.25ns)   --->   "%flat_array_load_1 = load float* %flat_array_addr_1, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2037 'load' 'flat_array_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_7 : Operation 2038 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_402 = load float* %fullyconnected_weigh_2, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2038 'load' 'fullyconnected_weigh_402' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_7 : Operation 2039 [2/2] (12.3ns)   --->   "%tmp_2_1 = fmul float %flat_array_load_1, %fullyconnected_weigh_402" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2039 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 2040 [1/4] (10.5ns)   --->   "%sum_s = fadd float %tmp_2, 0.000000e+00" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2040 'fadd' 'sum_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2041 [1/2] (12.3ns)   --->   "%tmp_2_1 = fmul float %flat_array_load_1, %fullyconnected_weigh_402" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2041 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 2042 [4/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_s, %tmp_2_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2042 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 2043 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i6 %i_0 to i8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2043 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2044 [1/1] (1.91ns)   --->   "%add_ln15_1 = add i8 100, %zext_ln15_3" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2044 'add' 'add_ln15_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2045 [1/1] (0.00ns)   --->   "%zext_ln15_11 = zext i8 %add_ln15_1 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2045 'zext' 'zext_ln15_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2046 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_3 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2046 'getelementptr' 'fullyconnected_weigh_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2047 [3/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_s, %tmp_2_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2047 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2048 [2/2] (3.25ns)   --->   "%flat_array_load_2 = load float* %flat_array_addr_2, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2048 'load' 'flat_array_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_10 : Operation 2049 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_403 = load float* %fullyconnected_weigh_3, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2049 'load' 'fullyconnected_weigh_403' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 11 <SV = 10> <Delay = 15.6>
ST_11 : Operation 2050 [2/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_s, %tmp_2_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2050 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2051 [1/2] (3.25ns)   --->   "%flat_array_load_2 = load float* %flat_array_addr_2, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2051 'load' 'flat_array_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_11 : Operation 2052 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_403 = load float* %fullyconnected_weigh_3, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2052 'load' 'fullyconnected_weigh_403' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_11 : Operation 2053 [2/2] (12.3ns)   --->   "%tmp_2_2 = fmul float %flat_array_load_2, %fullyconnected_weigh_403" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2053 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.3>
ST_12 : Operation 2054 [1/4] (10.5ns)   --->   "%sum_1 = fadd float %sum_s, %tmp_2_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2054 'fadd' 'sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2055 [1/2] (12.3ns)   --->   "%tmp_2_2 = fmul float %flat_array_load_2, %fullyconnected_weigh_403" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2055 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 10.5>
ST_13 : Operation 2056 [4/4] (10.5ns)   --->   "%sum_2 = fadd float %sum_1, %tmp_2_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2056 'fadd' 'sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 10.5>
ST_14 : Operation 2057 [1/1] (1.91ns)   --->   "%add_ln15_2 = add i8 -106, %zext_ln15_3" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2057 'add' 'add_ln15_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2058 [1/1] (0.00ns)   --->   "%zext_ln15_12 = zext i8 %add_ln15_2 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2058 'zext' 'zext_ln15_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2059 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_4 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2059 'getelementptr' 'fullyconnected_weigh_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2060 [3/4] (10.5ns)   --->   "%sum_2 = fadd float %sum_1, %tmp_2_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2060 'fadd' 'sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2061 [2/2] (3.25ns)   --->   "%flat_array_load_3 = load float* %flat_array_addr_3, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2061 'load' 'flat_array_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_14 : Operation 2062 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_404 = load float* %fullyconnected_weigh_4, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2062 'load' 'fullyconnected_weigh_404' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 15 <SV = 14> <Delay = 15.6>
ST_15 : Operation 2063 [2/4] (10.5ns)   --->   "%sum_2 = fadd float %sum_1, %tmp_2_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2063 'fadd' 'sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2064 [1/2] (3.25ns)   --->   "%flat_array_load_3 = load float* %flat_array_addr_3, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2064 'load' 'flat_array_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_15 : Operation 2065 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_404 = load float* %fullyconnected_weigh_4, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2065 'load' 'fullyconnected_weigh_404' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_15 : Operation 2066 [2/2] (12.3ns)   --->   "%tmp_2_3 = fmul float %flat_array_load_3, %fullyconnected_weigh_404" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2066 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.3>
ST_16 : Operation 2067 [1/4] (10.5ns)   --->   "%sum_2 = fadd float %sum_1, %tmp_2_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2067 'fadd' 'sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2068 [1/2] (12.3ns)   --->   "%tmp_2_3 = fmul float %flat_array_load_3, %fullyconnected_weigh_404" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2068 'fmul' 'tmp_2_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 10.5>
ST_17 : Operation 2069 [4/4] (10.5ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_2_3" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2069 'fadd' 'sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 10.5>
ST_18 : Operation 2070 [1/1] (1.87ns)   --->   "%add_ln15_3 = add i7 -56, %zext_ln15_9" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2070 'add' 'add_ln15_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2071 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i7 %add_ln15_3 to i8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2071 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2072 [1/1] (0.00ns)   --->   "%zext_ln15_13 = zext i8 %sext_ln15 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2072 'zext' 'zext_ln15_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2073 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_5 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2073 'getelementptr' 'fullyconnected_weigh_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2074 [3/4] (10.5ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_2_3" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2074 'fadd' 'sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2075 [2/2] (3.25ns)   --->   "%flat_array_load_4 = load float* %flat_array_addr_4, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2075 'load' 'flat_array_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_18 : Operation 2076 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_405 = load float* %fullyconnected_weigh_5, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2076 'load' 'fullyconnected_weigh_405' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 19 <SV = 18> <Delay = 15.6>
ST_19 : Operation 2077 [2/4] (10.5ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_2_3" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2077 'fadd' 'sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2078 [1/2] (3.25ns)   --->   "%flat_array_load_4 = load float* %flat_array_addr_4, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2078 'load' 'flat_array_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_19 : Operation 2079 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_405 = load float* %fullyconnected_weigh_5, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2079 'load' 'fullyconnected_weigh_405' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_19 : Operation 2080 [2/2] (12.3ns)   --->   "%tmp_2_4 = fmul float %flat_array_load_4, %fullyconnected_weigh_405" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2080 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 12.3>
ST_20 : Operation 2081 [1/4] (10.5ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_2_3" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2081 'fadd' 'sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2082 [1/2] (12.3ns)   --->   "%tmp_2_4 = fmul float %flat_array_load_4, %fullyconnected_weigh_405" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2082 'fmul' 'tmp_2_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 10.5>
ST_21 : Operation 2083 [4/4] (10.5ns)   --->   "%sum_4 = fadd float %sum_3, %tmp_2_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2083 'fadd' 'sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 10.5>
ST_22 : Operation 2084 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i6 %i_0 to i9" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2084 'zext' 'zext_ln15_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2085 [1/1] (1.82ns)   --->   "%add_ln15_4 = add i9 250, %zext_ln15_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2085 'add' 'add_ln15_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2086 [1/1] (0.00ns)   --->   "%zext_ln15_14 = zext i9 %add_ln15_4 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2086 'zext' 'zext_ln15_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2087 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_6 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2087 'getelementptr' 'fullyconnected_weigh_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2088 [3/4] (10.5ns)   --->   "%sum_4 = fadd float %sum_3, %tmp_2_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2088 'fadd' 'sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2089 [2/2] (3.25ns)   --->   "%flat_array_load_5 = load float* %flat_array_addr_5, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2089 'load' 'flat_array_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_22 : Operation 2090 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_406 = load float* %fullyconnected_weigh_6, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2090 'load' 'fullyconnected_weigh_406' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 23 <SV = 22> <Delay = 15.6>
ST_23 : Operation 2091 [2/4] (10.5ns)   --->   "%sum_4 = fadd float %sum_3, %tmp_2_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2091 'fadd' 'sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2092 [1/2] (3.25ns)   --->   "%flat_array_load_5 = load float* %flat_array_addr_5, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2092 'load' 'flat_array_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_23 : Operation 2093 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_406 = load float* %fullyconnected_weigh_6, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2093 'load' 'fullyconnected_weigh_406' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_23 : Operation 2094 [2/2] (12.3ns)   --->   "%tmp_2_5 = fmul float %flat_array_load_5, %fullyconnected_weigh_406" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2094 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 12.3>
ST_24 : Operation 2095 [1/4] (10.5ns)   --->   "%sum_4 = fadd float %sum_3, %tmp_2_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2095 'fadd' 'sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2096 [1/2] (12.3ns)   --->   "%tmp_2_5 = fmul float %flat_array_load_5, %fullyconnected_weigh_406" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2096 'fmul' 'tmp_2_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 10.5>
ST_25 : Operation 2097 [4/4] (10.5ns)   --->   "%sum_5 = fadd float %sum_4, %tmp_2_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2097 'fadd' 'sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 10.5>
ST_26 : Operation 2098 [1/1] (1.82ns)   --->   "%add_ln15_5 = add i9 -212, %zext_ln15_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2098 'add' 'add_ln15_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2099 [1/1] (0.00ns)   --->   "%zext_ln15_15 = zext i9 %add_ln15_5 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2099 'zext' 'zext_ln15_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2100 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_7 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_15" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2100 'getelementptr' 'fullyconnected_weigh_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 2101 [3/4] (10.5ns)   --->   "%sum_5 = fadd float %sum_4, %tmp_2_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2101 'fadd' 'sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2102 [2/2] (3.25ns)   --->   "%flat_array_load_6 = load float* %flat_array_addr_6, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2102 'load' 'flat_array_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_26 : Operation 2103 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_407 = load float* %fullyconnected_weigh_7, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2103 'load' 'fullyconnected_weigh_407' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 27 <SV = 26> <Delay = 15.6>
ST_27 : Operation 2104 [2/4] (10.5ns)   --->   "%sum_5 = fadd float %sum_4, %tmp_2_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2104 'fadd' 'sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2105 [1/2] (3.25ns)   --->   "%flat_array_load_6 = load float* %flat_array_addr_6, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2105 'load' 'flat_array_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_27 : Operation 2106 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_407 = load float* %fullyconnected_weigh_7, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2106 'load' 'fullyconnected_weigh_407' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_27 : Operation 2107 [2/2] (12.3ns)   --->   "%tmp_2_6 = fmul float %flat_array_load_6, %fullyconnected_weigh_407" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2107 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 12.3>
ST_28 : Operation 2108 [1/4] (10.5ns)   --->   "%sum_5 = fadd float %sum_4, %tmp_2_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2108 'fadd' 'sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2109 [1/2] (12.3ns)   --->   "%tmp_2_6 = fmul float %flat_array_load_6, %fullyconnected_weigh_407" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2109 'fmul' 'tmp_2_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 10.5>
ST_29 : Operation 2110 [4/4] (10.5ns)   --->   "%sum_6 = fadd float %sum_5, %tmp_2_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2110 'fadd' 'sum_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 10.5>
ST_30 : Operation 2111 [1/1] (1.82ns)   --->   "%add_ln15_6 = add i9 -162, %zext_ln15_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2111 'add' 'add_ln15_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2112 [1/1] (0.00ns)   --->   "%zext_ln15_16 = zext i9 %add_ln15_6 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2112 'zext' 'zext_ln15_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2113 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_8 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_16" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2113 'getelementptr' 'fullyconnected_weigh_8' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 2114 [3/4] (10.5ns)   --->   "%sum_6 = fadd float %sum_5, %tmp_2_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2114 'fadd' 'sum_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2115 [2/2] (3.25ns)   --->   "%flat_array_load_7 = load float* %flat_array_addr_7, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2115 'load' 'flat_array_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_30 : Operation 2116 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_408 = load float* %fullyconnected_weigh_8, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2116 'load' 'fullyconnected_weigh_408' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 31 <SV = 30> <Delay = 15.6>
ST_31 : Operation 2117 [2/4] (10.5ns)   --->   "%sum_6 = fadd float %sum_5, %tmp_2_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2117 'fadd' 'sum_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2118 [1/2] (3.25ns)   --->   "%flat_array_load_7 = load float* %flat_array_addr_7, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2118 'load' 'flat_array_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_31 : Operation 2119 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_408 = load float* %fullyconnected_weigh_8, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2119 'load' 'fullyconnected_weigh_408' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_31 : Operation 2120 [2/2] (12.3ns)   --->   "%tmp_2_7 = fmul float %flat_array_load_7, %fullyconnected_weigh_408" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2120 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 12.3>
ST_32 : Operation 2121 [1/4] (10.5ns)   --->   "%sum_6 = fadd float %sum_5, %tmp_2_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2121 'fadd' 'sum_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2122 [1/2] (12.3ns)   --->   "%tmp_2_7 = fmul float %flat_array_load_7, %fullyconnected_weigh_408" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2122 'fmul' 'tmp_2_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 2123 [4/4] (10.5ns)   --->   "%sum_7 = fadd float %sum_6, %tmp_2_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2123 'fadd' 'sum_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 10.5>
ST_34 : Operation 2124 [1/1] (1.91ns)   --->   "%add_ln15_7 = add i8 -112, %zext_ln15_3" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2124 'add' 'add_ln15_7' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2125 [1/1] (0.00ns)   --->   "%sext_ln15_1 = sext i8 %add_ln15_7 to i9" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2125 'sext' 'sext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2126 [1/1] (0.00ns)   --->   "%zext_ln15_17 = zext i9 %sext_ln15_1 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2126 'zext' 'zext_ln15_17' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2127 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_9 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_17" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2127 'getelementptr' 'fullyconnected_weigh_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 2128 [3/4] (10.5ns)   --->   "%sum_7 = fadd float %sum_6, %tmp_2_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2128 'fadd' 'sum_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2129 [2/2] (3.25ns)   --->   "%flat_array_load_8 = load float* %flat_array_addr_8, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2129 'load' 'flat_array_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_34 : Operation 2130 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_409 = load float* %fullyconnected_weigh_9, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2130 'load' 'fullyconnected_weigh_409' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 35 <SV = 34> <Delay = 15.6>
ST_35 : Operation 2131 [2/4] (10.5ns)   --->   "%sum_7 = fadd float %sum_6, %tmp_2_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2131 'fadd' 'sum_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2132 [1/2] (3.25ns)   --->   "%flat_array_load_8 = load float* %flat_array_addr_8, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2132 'load' 'flat_array_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_35 : Operation 2133 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_409 = load float* %fullyconnected_weigh_9, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2133 'load' 'fullyconnected_weigh_409' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_35 : Operation 2134 [2/2] (12.3ns)   --->   "%tmp_2_8 = fmul float %flat_array_load_8, %fullyconnected_weigh_409" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2134 'fmul' 'tmp_2_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 12.3>
ST_36 : Operation 2135 [1/4] (10.5ns)   --->   "%sum_7 = fadd float %sum_6, %tmp_2_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2135 'fadd' 'sum_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2136 [1/2] (12.3ns)   --->   "%tmp_2_8 = fmul float %flat_array_load_8, %fullyconnected_weigh_409" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2136 'fmul' 'tmp_2_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 2137 [4/4] (10.5ns)   --->   "%sum_8 = fadd float %sum_7, %tmp_2_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2137 'fadd' 'sum_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 2138 [1/1] (1.87ns)   --->   "%add_ln15_8 = add i7 -62, %zext_ln15_9" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2138 'add' 'add_ln15_8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2139 [1/1] (0.00ns)   --->   "%sext_ln15_2 = sext i7 %add_ln15_8 to i9" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2139 'sext' 'sext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2140 [1/1] (0.00ns)   --->   "%zext_ln15_18 = zext i9 %sext_ln15_2 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2140 'zext' 'zext_ln15_18' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2141 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_10 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_18" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2141 'getelementptr' 'fullyconnected_weigh_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 2142 [3/4] (10.5ns)   --->   "%sum_8 = fadd float %sum_7, %tmp_2_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2142 'fadd' 'sum_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2143 [2/2] (3.25ns)   --->   "%flat_array_load_9 = load float* %flat_array_addr_9, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2143 'load' 'flat_array_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_38 : Operation 2144 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_410 = load float* %fullyconnected_weigh_10, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2144 'load' 'fullyconnected_weigh_410' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 39 <SV = 38> <Delay = 15.6>
ST_39 : Operation 2145 [2/4] (10.5ns)   --->   "%sum_8 = fadd float %sum_7, %tmp_2_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2145 'fadd' 'sum_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2146 [1/2] (3.25ns)   --->   "%flat_array_load_9 = load float* %flat_array_addr_9, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2146 'load' 'flat_array_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_39 : Operation 2147 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_410 = load float* %fullyconnected_weigh_10, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2147 'load' 'fullyconnected_weigh_410' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_39 : Operation 2148 [2/2] (12.3ns)   --->   "%tmp_2_9 = fmul float %flat_array_load_9, %fullyconnected_weigh_410" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2148 'fmul' 'tmp_2_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 12.3>
ST_40 : Operation 2149 [1/4] (10.5ns)   --->   "%sum_8 = fadd float %sum_7, %tmp_2_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2149 'fadd' 'sum_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2150 [1/2] (12.3ns)   --->   "%tmp_2_9 = fmul float %flat_array_load_9, %fullyconnected_weigh_410" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2150 'fmul' 'tmp_2_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 2151 [4/4] (10.5ns)   --->   "%sum_9 = fadd float %sum_8, %tmp_2_9" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2151 'fadd' 'sum_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 2152 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i6 %i_0 to i10" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2152 'zext' 'zext_ln15_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2153 [1/1] (1.73ns)   --->   "%add_ln15_9 = add i10 500, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2153 'add' 'add_ln15_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2154 [1/1] (0.00ns)   --->   "%zext_ln15_19 = zext i10 %add_ln15_9 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2154 'zext' 'zext_ln15_19' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2155 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_11 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_19" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2155 'getelementptr' 'fullyconnected_weigh_11' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2156 [3/4] (10.5ns)   --->   "%sum_9 = fadd float %sum_8, %tmp_2_9" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2156 'fadd' 'sum_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2157 [2/2] (3.25ns)   --->   "%flat_array_load_10 = load float* %flat_array_addr_10, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2157 'load' 'flat_array_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_42 : Operation 2158 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_411 = load float* %fullyconnected_weigh_11, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2158 'load' 'fullyconnected_weigh_411' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 43 <SV = 42> <Delay = 15.6>
ST_43 : Operation 2159 [2/4] (10.5ns)   --->   "%sum_9 = fadd float %sum_8, %tmp_2_9" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2159 'fadd' 'sum_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2160 [1/2] (3.25ns)   --->   "%flat_array_load_10 = load float* %flat_array_addr_10, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2160 'load' 'flat_array_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_43 : Operation 2161 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_411 = load float* %fullyconnected_weigh_11, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2161 'load' 'fullyconnected_weigh_411' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_43 : Operation 2162 [2/2] (12.3ns)   --->   "%tmp_2_s = fmul float %flat_array_load_10, %fullyconnected_weigh_411" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2162 'fmul' 'tmp_2_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 12.3>
ST_44 : Operation 2163 [1/4] (10.5ns)   --->   "%sum_9 = fadd float %sum_8, %tmp_2_9" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2163 'fadd' 'sum_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2164 [1/2] (12.3ns)   --->   "%tmp_2_s = fmul float %flat_array_load_10, %fullyconnected_weigh_411" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2164 'fmul' 'tmp_2_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 10.5>
ST_45 : Operation 2165 [4/4] (10.5ns)   --->   "%sum_10 = fadd float %sum_9, %tmp_2_s" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2165 'fadd' 'sum_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 10.5>
ST_46 : Operation 2166 [1/1] (1.73ns)   --->   "%add_ln15_10 = add i10 -474, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2166 'add' 'add_ln15_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2167 [1/1] (0.00ns)   --->   "%zext_ln15_20 = zext i10 %add_ln15_10 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2167 'zext' 'zext_ln15_20' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2168 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_12 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_20" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2168 'getelementptr' 'fullyconnected_weigh_12' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2169 [3/4] (10.5ns)   --->   "%sum_10 = fadd float %sum_9, %tmp_2_s" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2169 'fadd' 'sum_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2170 [2/2] (3.25ns)   --->   "%flat_array_load_11 = load float* %flat_array_addr_11, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2170 'load' 'flat_array_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_46 : Operation 2171 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_412 = load float* %fullyconnected_weigh_12, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2171 'load' 'fullyconnected_weigh_412' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 47 <SV = 46> <Delay = 15.6>
ST_47 : Operation 2172 [2/4] (10.5ns)   --->   "%sum_10 = fadd float %sum_9, %tmp_2_s" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2172 'fadd' 'sum_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2173 [1/2] (3.25ns)   --->   "%flat_array_load_11 = load float* %flat_array_addr_11, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2173 'load' 'flat_array_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_47 : Operation 2174 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_412 = load float* %fullyconnected_weigh_12, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2174 'load' 'fullyconnected_weigh_412' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_47 : Operation 2175 [2/2] (12.3ns)   --->   "%tmp_2_10 = fmul float %flat_array_load_11, %fullyconnected_weigh_412" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2175 'fmul' 'tmp_2_10' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 12.3>
ST_48 : Operation 2176 [1/4] (10.5ns)   --->   "%sum_10 = fadd float %sum_9, %tmp_2_s" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2176 'fadd' 'sum_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2177 [1/2] (12.3ns)   --->   "%tmp_2_10 = fmul float %flat_array_load_11, %fullyconnected_weigh_412" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2177 'fmul' 'tmp_2_10' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 10.5>
ST_49 : Operation 2178 [4/4] (10.5ns)   --->   "%sum_11 = fadd float %sum_10, %tmp_2_10" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2178 'fadd' 'sum_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 10.5>
ST_50 : Operation 2179 [1/1] (1.73ns)   --->   "%add_ln15_11 = add i10 -424, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2179 'add' 'add_ln15_11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2180 [1/1] (0.00ns)   --->   "%zext_ln15_21 = zext i10 %add_ln15_11 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2180 'zext' 'zext_ln15_21' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2181 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_13 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_21" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2181 'getelementptr' 'fullyconnected_weigh_13' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2182 [3/4] (10.5ns)   --->   "%sum_11 = fadd float %sum_10, %tmp_2_10" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2182 'fadd' 'sum_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2183 [2/2] (3.25ns)   --->   "%flat_array_load_12 = load float* %flat_array_addr_12, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2183 'load' 'flat_array_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_50 : Operation 2184 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_413 = load float* %fullyconnected_weigh_13, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2184 'load' 'fullyconnected_weigh_413' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 51 <SV = 50> <Delay = 15.6>
ST_51 : Operation 2185 [2/4] (10.5ns)   --->   "%sum_11 = fadd float %sum_10, %tmp_2_10" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2185 'fadd' 'sum_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2186 [1/2] (3.25ns)   --->   "%flat_array_load_12 = load float* %flat_array_addr_12, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2186 'load' 'flat_array_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_51 : Operation 2187 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_413 = load float* %fullyconnected_weigh_13, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2187 'load' 'fullyconnected_weigh_413' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_51 : Operation 2188 [2/2] (12.3ns)   --->   "%tmp_2_11 = fmul float %flat_array_load_12, %fullyconnected_weigh_413" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2188 'fmul' 'tmp_2_11' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 12.3>
ST_52 : Operation 2189 [1/4] (10.5ns)   --->   "%sum_11 = fadd float %sum_10, %tmp_2_10" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2189 'fadd' 'sum_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2190 [1/2] (12.3ns)   --->   "%tmp_2_11 = fmul float %flat_array_load_12, %fullyconnected_weigh_413" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2190 'fmul' 'tmp_2_11' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 10.5>
ST_53 : Operation 2191 [4/4] (10.5ns)   --->   "%sum_12 = fadd float %sum_11, %tmp_2_11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2191 'fadd' 'sum_12' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 10.5>
ST_54 : Operation 2192 [1/1] (1.73ns)   --->   "%add_ln15_12 = add i10 -374, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2192 'add' 'add_ln15_12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2193 [1/1] (0.00ns)   --->   "%zext_ln15_22 = zext i10 %add_ln15_12 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2193 'zext' 'zext_ln15_22' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2194 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_14 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_22" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2194 'getelementptr' 'fullyconnected_weigh_14' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2195 [3/4] (10.5ns)   --->   "%sum_12 = fadd float %sum_11, %tmp_2_11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2195 'fadd' 'sum_12' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2196 [2/2] (3.25ns)   --->   "%flat_array_load_13 = load float* %flat_array_addr_13, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2196 'load' 'flat_array_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_54 : Operation 2197 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_414 = load float* %fullyconnected_weigh_14, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2197 'load' 'fullyconnected_weigh_414' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 55 <SV = 54> <Delay = 15.6>
ST_55 : Operation 2198 [2/4] (10.5ns)   --->   "%sum_12 = fadd float %sum_11, %tmp_2_11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2198 'fadd' 'sum_12' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2199 [1/2] (3.25ns)   --->   "%flat_array_load_13 = load float* %flat_array_addr_13, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2199 'load' 'flat_array_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_55 : Operation 2200 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_414 = load float* %fullyconnected_weigh_14, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2200 'load' 'fullyconnected_weigh_414' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_55 : Operation 2201 [2/2] (12.3ns)   --->   "%tmp_2_12 = fmul float %flat_array_load_13, %fullyconnected_weigh_414" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2201 'fmul' 'tmp_2_12' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 12.3>
ST_56 : Operation 2202 [1/4] (10.5ns)   --->   "%sum_12 = fadd float %sum_11, %tmp_2_11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2202 'fadd' 'sum_12' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2203 [1/2] (12.3ns)   --->   "%tmp_2_12 = fmul float %flat_array_load_13, %fullyconnected_weigh_414" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2203 'fmul' 'tmp_2_12' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 10.5>
ST_57 : Operation 2204 [4/4] (10.5ns)   --->   "%sum_13 = fadd float %sum_12, %tmp_2_12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2204 'fadd' 'sum_13' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 10.5>
ST_58 : Operation 2205 [1/1] (1.73ns)   --->   "%add_ln15_13 = add i10 -324, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2205 'add' 'add_ln15_13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2206 [1/1] (0.00ns)   --->   "%zext_ln15_23 = zext i10 %add_ln15_13 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2206 'zext' 'zext_ln15_23' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2207 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_15 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_23" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2207 'getelementptr' 'fullyconnected_weigh_15' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2208 [3/4] (10.5ns)   --->   "%sum_13 = fadd float %sum_12, %tmp_2_12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2208 'fadd' 'sum_13' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2209 [2/2] (3.25ns)   --->   "%flat_array_load_14 = load float* %flat_array_addr_14, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2209 'load' 'flat_array_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_58 : Operation 2210 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_415 = load float* %fullyconnected_weigh_15, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2210 'load' 'fullyconnected_weigh_415' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 59 <SV = 58> <Delay = 15.6>
ST_59 : Operation 2211 [2/4] (10.5ns)   --->   "%sum_13 = fadd float %sum_12, %tmp_2_12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2211 'fadd' 'sum_13' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2212 [1/2] (3.25ns)   --->   "%flat_array_load_14 = load float* %flat_array_addr_14, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2212 'load' 'flat_array_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_59 : Operation 2213 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_415 = load float* %fullyconnected_weigh_15, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2213 'load' 'fullyconnected_weigh_415' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_59 : Operation 2214 [2/2] (12.3ns)   --->   "%tmp_2_13 = fmul float %flat_array_load_14, %fullyconnected_weigh_415" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2214 'fmul' 'tmp_2_13' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 12.3>
ST_60 : Operation 2215 [1/4] (10.5ns)   --->   "%sum_13 = fadd float %sum_12, %tmp_2_12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2215 'fadd' 'sum_13' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2216 [1/2] (12.3ns)   --->   "%tmp_2_13 = fmul float %flat_array_load_14, %fullyconnected_weigh_415" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2216 'fmul' 'tmp_2_13' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 10.5>
ST_61 : Operation 2217 [4/4] (10.5ns)   --->   "%sum_14 = fadd float %sum_13, %tmp_2_13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2217 'fadd' 'sum_14' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 10.5>
ST_62 : Operation 2218 [1/1] (1.73ns)   --->   "%add_ln15_14 = add i10 -274, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2218 'add' 'add_ln15_14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2219 [1/1] (0.00ns)   --->   "%zext_ln15_24 = zext i10 %add_ln15_14 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2219 'zext' 'zext_ln15_24' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2220 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_16 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_24" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2220 'getelementptr' 'fullyconnected_weigh_16' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2221 [3/4] (10.5ns)   --->   "%sum_14 = fadd float %sum_13, %tmp_2_13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2221 'fadd' 'sum_14' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2222 [2/2] (3.25ns)   --->   "%flat_array_load_15 = load float* %flat_array_addr_15, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2222 'load' 'flat_array_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_62 : Operation 2223 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_416 = load float* %fullyconnected_weigh_16, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2223 'load' 'fullyconnected_weigh_416' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 63 <SV = 62> <Delay = 15.6>
ST_63 : Operation 2224 [2/4] (10.5ns)   --->   "%sum_14 = fadd float %sum_13, %tmp_2_13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2224 'fadd' 'sum_14' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2225 [1/2] (3.25ns)   --->   "%flat_array_load_15 = load float* %flat_array_addr_15, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2225 'load' 'flat_array_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_63 : Operation 2226 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_416 = load float* %fullyconnected_weigh_16, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2226 'load' 'fullyconnected_weigh_416' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_63 : Operation 2227 [2/2] (12.3ns)   --->   "%tmp_2_14 = fmul float %flat_array_load_15, %fullyconnected_weigh_416" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2227 'fmul' 'tmp_2_14' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 12.3>
ST_64 : Operation 2228 [1/4] (10.5ns)   --->   "%sum_14 = fadd float %sum_13, %tmp_2_13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2228 'fadd' 'sum_14' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2229 [1/2] (12.3ns)   --->   "%tmp_2_14 = fmul float %flat_array_load_15, %fullyconnected_weigh_416" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2229 'fmul' 'tmp_2_14' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 10.5>
ST_65 : Operation 2230 [4/4] (10.5ns)   --->   "%sum_15 = fadd float %sum_14, %tmp_2_14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2230 'fadd' 'sum_15' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 10.5>
ST_66 : Operation 2231 [1/1] (1.82ns)   --->   "%add_ln15_15 = add i9 -224, %zext_ln15_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2231 'add' 'add_ln15_15' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2232 [1/1] (0.00ns)   --->   "%sext_ln15_3 = sext i9 %add_ln15_15 to i10" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2232 'sext' 'sext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2233 [1/1] (0.00ns)   --->   "%zext_ln15_25 = zext i10 %sext_ln15_3 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2233 'zext' 'zext_ln15_25' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2234 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_17 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_25" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2234 'getelementptr' 'fullyconnected_weigh_17' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2235 [3/4] (10.5ns)   --->   "%sum_15 = fadd float %sum_14, %tmp_2_14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2235 'fadd' 'sum_15' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2236 [2/2] (3.25ns)   --->   "%flat_array_load_16 = load float* %flat_array_addr_16, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2236 'load' 'flat_array_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_66 : Operation 2237 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_417 = load float* %fullyconnected_weigh_17, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2237 'load' 'fullyconnected_weigh_417' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 67 <SV = 66> <Delay = 15.6>
ST_67 : Operation 2238 [2/4] (10.5ns)   --->   "%sum_15 = fadd float %sum_14, %tmp_2_14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2238 'fadd' 'sum_15' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2239 [1/2] (3.25ns)   --->   "%flat_array_load_16 = load float* %flat_array_addr_16, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2239 'load' 'flat_array_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_67 : Operation 2240 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_417 = load float* %fullyconnected_weigh_17, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2240 'load' 'fullyconnected_weigh_417' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_67 : Operation 2241 [2/2] (12.3ns)   --->   "%tmp_2_15 = fmul float %flat_array_load_16, %fullyconnected_weigh_417" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2241 'fmul' 'tmp_2_15' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 12.3>
ST_68 : Operation 2242 [1/4] (10.5ns)   --->   "%sum_15 = fadd float %sum_14, %tmp_2_14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2242 'fadd' 'sum_15' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2243 [1/2] (12.3ns)   --->   "%tmp_2_15 = fmul float %flat_array_load_16, %fullyconnected_weigh_417" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2243 'fmul' 'tmp_2_15' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 10.5>
ST_69 : Operation 2244 [4/4] (10.5ns)   --->   "%sum_16 = fadd float %sum_15, %tmp_2_15" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2244 'fadd' 'sum_16' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 10.5>
ST_70 : Operation 2245 [1/1] (1.82ns)   --->   "%add_ln15_16 = add i9 -174, %zext_ln15_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2245 'add' 'add_ln15_16' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2246 [1/1] (0.00ns)   --->   "%sext_ln15_4 = sext i9 %add_ln15_16 to i10" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2246 'sext' 'sext_ln15_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 2247 [1/1] (0.00ns)   --->   "%zext_ln15_26 = zext i10 %sext_ln15_4 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2247 'zext' 'zext_ln15_26' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 2248 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_18 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_26" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2248 'getelementptr' 'fullyconnected_weigh_18' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 2249 [3/4] (10.5ns)   --->   "%sum_16 = fadd float %sum_15, %tmp_2_15" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2249 'fadd' 'sum_16' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2250 [2/2] (3.25ns)   --->   "%flat_array_load_17 = load float* %flat_array_addr_17, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2250 'load' 'flat_array_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_70 : Operation 2251 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_418 = load float* %fullyconnected_weigh_18, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2251 'load' 'fullyconnected_weigh_418' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 71 <SV = 70> <Delay = 15.6>
ST_71 : Operation 2252 [2/4] (10.5ns)   --->   "%sum_16 = fadd float %sum_15, %tmp_2_15" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2252 'fadd' 'sum_16' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2253 [1/2] (3.25ns)   --->   "%flat_array_load_17 = load float* %flat_array_addr_17, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2253 'load' 'flat_array_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_71 : Operation 2254 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_418 = load float* %fullyconnected_weigh_18, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2254 'load' 'fullyconnected_weigh_418' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_71 : Operation 2255 [2/2] (12.3ns)   --->   "%tmp_2_16 = fmul float %flat_array_load_17, %fullyconnected_weigh_418" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2255 'fmul' 'tmp_2_16' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 12.3>
ST_72 : Operation 2256 [1/4] (10.5ns)   --->   "%sum_16 = fadd float %sum_15, %tmp_2_15" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2256 'fadd' 'sum_16' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2257 [1/2] (12.3ns)   --->   "%tmp_2_16 = fmul float %flat_array_load_17, %fullyconnected_weigh_418" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2257 'fmul' 'tmp_2_16' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 10.5>
ST_73 : Operation 2258 [4/4] (10.5ns)   --->   "%sum_17 = fadd float %sum_16, %tmp_2_16" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2258 'fadd' 'sum_17' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 10.5>
ST_74 : Operation 2259 [1/1] (1.91ns)   --->   "%add_ln15_17 = add i8 -124, %zext_ln15_3" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2259 'add' 'add_ln15_17' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2260 [1/1] (0.00ns)   --->   "%sext_ln15_5 = sext i8 %add_ln15_17 to i10" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2260 'sext' 'sext_ln15_5' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2261 [1/1] (0.00ns)   --->   "%zext_ln15_27 = zext i10 %sext_ln15_5 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2261 'zext' 'zext_ln15_27' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2262 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_19 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_27" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2262 'getelementptr' 'fullyconnected_weigh_19' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2263 [3/4] (10.5ns)   --->   "%sum_17 = fadd float %sum_16, %tmp_2_16" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2263 'fadd' 'sum_17' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2264 [2/2] (3.25ns)   --->   "%flat_array_load_18 = load float* %flat_array_addr_18, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2264 'load' 'flat_array_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_74 : Operation 2265 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_419 = load float* %fullyconnected_weigh_19, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2265 'load' 'fullyconnected_weigh_419' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 75 <SV = 74> <Delay = 15.6>
ST_75 : Operation 2266 [2/4] (10.5ns)   --->   "%sum_17 = fadd float %sum_16, %tmp_2_16" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2266 'fadd' 'sum_17' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2267 [1/2] (3.25ns)   --->   "%flat_array_load_18 = load float* %flat_array_addr_18, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2267 'load' 'flat_array_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_75 : Operation 2268 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_419 = load float* %fullyconnected_weigh_19, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2268 'load' 'fullyconnected_weigh_419' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_75 : Operation 2269 [2/2] (12.3ns)   --->   "%tmp_2_17 = fmul float %flat_array_load_18, %fullyconnected_weigh_419" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2269 'fmul' 'tmp_2_17' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 12.3>
ST_76 : Operation 2270 [1/4] (10.5ns)   --->   "%sum_17 = fadd float %sum_16, %tmp_2_16" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2270 'fadd' 'sum_17' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2271 [1/2] (12.3ns)   --->   "%tmp_2_17 = fmul float %flat_array_load_18, %fullyconnected_weigh_419" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2271 'fmul' 'tmp_2_17' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 10.5>
ST_77 : Operation 2272 [4/4] (10.5ns)   --->   "%sum_18 = fadd float %sum_17, %tmp_2_17" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2272 'fadd' 'sum_18' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 10.5>
ST_78 : Operation 2273 [1/1] (1.91ns)   --->   "%add_ln15_18 = add i8 -74, %zext_ln15_3" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2273 'add' 'add_ln15_18' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2274 [1/1] (0.00ns)   --->   "%sext_ln15_6 = sext i8 %add_ln15_18 to i10" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2274 'sext' 'sext_ln15_6' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2275 [1/1] (0.00ns)   --->   "%zext_ln15_28 = zext i10 %sext_ln15_6 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2275 'zext' 'zext_ln15_28' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2276 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_20 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_28" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2276 'getelementptr' 'fullyconnected_weigh_20' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2277 [3/4] (10.5ns)   --->   "%sum_18 = fadd float %sum_17, %tmp_2_17" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2277 'fadd' 'sum_18' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2278 [2/2] (3.25ns)   --->   "%flat_array_load_19 = load float* %flat_array_addr_19, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2278 'load' 'flat_array_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_78 : Operation 2279 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_420 = load float* %fullyconnected_weigh_20, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2279 'load' 'fullyconnected_weigh_420' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 79 <SV = 78> <Delay = 15.6>
ST_79 : Operation 2280 [2/4] (10.5ns)   --->   "%sum_18 = fadd float %sum_17, %tmp_2_17" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2280 'fadd' 'sum_18' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2281 [1/2] (3.25ns)   --->   "%flat_array_load_19 = load float* %flat_array_addr_19, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2281 'load' 'flat_array_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_79 : Operation 2282 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_420 = load float* %fullyconnected_weigh_20, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2282 'load' 'fullyconnected_weigh_420' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_79 : Operation 2283 [2/2] (12.3ns)   --->   "%tmp_2_18 = fmul float %flat_array_load_19, %fullyconnected_weigh_420" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2283 'fmul' 'tmp_2_18' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 12.3>
ST_80 : Operation 2284 [1/4] (10.5ns)   --->   "%sum_18 = fadd float %sum_17, %tmp_2_17" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2284 'fadd' 'sum_18' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2285 [1/2] (12.3ns)   --->   "%tmp_2_18 = fmul float %flat_array_load_19, %fullyconnected_weigh_420" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2285 'fmul' 'tmp_2_18' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 10.5>
ST_81 : Operation 2286 [4/4] (10.5ns)   --->   "%sum_19 = fadd float %sum_18, %tmp_2_18" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2286 'fadd' 'sum_19' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 10.5>
ST_82 : Operation 2287 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i6 %i_0 to i11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2287 'zext' 'zext_ln15_6' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2288 [1/1] (1.63ns)   --->   "%add_ln15_19 = add i11 1000, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2288 'add' 'add_ln15_19' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2289 [1/1] (0.00ns)   --->   "%zext_ln15_29 = zext i11 %add_ln15_19 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2289 'zext' 'zext_ln15_29' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2290 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_21 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_29" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2290 'getelementptr' 'fullyconnected_weigh_21' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2291 [3/4] (10.5ns)   --->   "%sum_19 = fadd float %sum_18, %tmp_2_18" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2291 'fadd' 'sum_19' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2292 [2/2] (3.25ns)   --->   "%flat_array_load_20 = load float* %flat_array_addr_20, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2292 'load' 'flat_array_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_82 : Operation 2293 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_421 = load float* %fullyconnected_weigh_21, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2293 'load' 'fullyconnected_weigh_421' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 83 <SV = 82> <Delay = 15.6>
ST_83 : Operation 2294 [2/4] (10.5ns)   --->   "%sum_19 = fadd float %sum_18, %tmp_2_18" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2294 'fadd' 'sum_19' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2295 [1/2] (3.25ns)   --->   "%flat_array_load_20 = load float* %flat_array_addr_20, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2295 'load' 'flat_array_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_83 : Operation 2296 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_421 = load float* %fullyconnected_weigh_21, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2296 'load' 'fullyconnected_weigh_421' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_83 : Operation 2297 [2/2] (12.3ns)   --->   "%tmp_2_19 = fmul float %flat_array_load_20, %fullyconnected_weigh_421" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2297 'fmul' 'tmp_2_19' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 12.3>
ST_84 : Operation 2298 [1/4] (10.5ns)   --->   "%sum_19 = fadd float %sum_18, %tmp_2_18" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2298 'fadd' 'sum_19' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2299 [1/2] (12.3ns)   --->   "%tmp_2_19 = fmul float %flat_array_load_20, %fullyconnected_weigh_421" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2299 'fmul' 'tmp_2_19' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 10.5>
ST_85 : Operation 2300 [4/4] (10.5ns)   --->   "%sum_20 = fadd float %sum_19, %tmp_2_19" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2300 'fadd' 'sum_20' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 10.5>
ST_86 : Operation 2301 [1/1] (1.63ns)   --->   "%add_ln15_20 = add i11 -998, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2301 'add' 'add_ln15_20' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2302 [1/1] (0.00ns)   --->   "%zext_ln15_30 = zext i11 %add_ln15_20 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2302 'zext' 'zext_ln15_30' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2303 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_22 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_30" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2303 'getelementptr' 'fullyconnected_weigh_22' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2304 [3/4] (10.5ns)   --->   "%sum_20 = fadd float %sum_19, %tmp_2_19" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2304 'fadd' 'sum_20' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2305 [2/2] (3.25ns)   --->   "%flat_array_load_21 = load float* %flat_array_addr_21, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2305 'load' 'flat_array_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_86 : Operation 2306 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_422 = load float* %fullyconnected_weigh_22, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2306 'load' 'fullyconnected_weigh_422' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 87 <SV = 86> <Delay = 15.6>
ST_87 : Operation 2307 [2/4] (10.5ns)   --->   "%sum_20 = fadd float %sum_19, %tmp_2_19" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2307 'fadd' 'sum_20' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2308 [1/2] (3.25ns)   --->   "%flat_array_load_21 = load float* %flat_array_addr_21, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2308 'load' 'flat_array_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_87 : Operation 2309 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_422 = load float* %fullyconnected_weigh_22, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2309 'load' 'fullyconnected_weigh_422' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_87 : Operation 2310 [2/2] (12.3ns)   --->   "%tmp_2_20 = fmul float %flat_array_load_21, %fullyconnected_weigh_422" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2310 'fmul' 'tmp_2_20' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 12.3>
ST_88 : Operation 2311 [1/4] (10.5ns)   --->   "%sum_20 = fadd float %sum_19, %tmp_2_19" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2311 'fadd' 'sum_20' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2312 [1/2] (12.3ns)   --->   "%tmp_2_20 = fmul float %flat_array_load_21, %fullyconnected_weigh_422" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2312 'fmul' 'tmp_2_20' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 10.5>
ST_89 : Operation 2313 [4/4] (10.5ns)   --->   "%sum_21 = fadd float %sum_20, %tmp_2_20" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2313 'fadd' 'sum_21' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 10.5>
ST_90 : Operation 2314 [1/1] (1.63ns)   --->   "%add_ln15_21 = add i11 -948, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2314 'add' 'add_ln15_21' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2315 [1/1] (0.00ns)   --->   "%zext_ln15_31 = zext i11 %add_ln15_21 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2315 'zext' 'zext_ln15_31' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2316 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_23 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_31" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2316 'getelementptr' 'fullyconnected_weigh_23' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2317 [3/4] (10.5ns)   --->   "%sum_21 = fadd float %sum_20, %tmp_2_20" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2317 'fadd' 'sum_21' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2318 [2/2] (3.25ns)   --->   "%flat_array_load_22 = load float* %flat_array_addr_22, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2318 'load' 'flat_array_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_90 : Operation 2319 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_423 = load float* %fullyconnected_weigh_23, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2319 'load' 'fullyconnected_weigh_423' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 91 <SV = 90> <Delay = 15.6>
ST_91 : Operation 2320 [2/4] (10.5ns)   --->   "%sum_21 = fadd float %sum_20, %tmp_2_20" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2320 'fadd' 'sum_21' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2321 [1/2] (3.25ns)   --->   "%flat_array_load_22 = load float* %flat_array_addr_22, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2321 'load' 'flat_array_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_91 : Operation 2322 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_423 = load float* %fullyconnected_weigh_23, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2322 'load' 'fullyconnected_weigh_423' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_91 : Operation 2323 [2/2] (12.3ns)   --->   "%tmp_2_21 = fmul float %flat_array_load_22, %fullyconnected_weigh_423" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2323 'fmul' 'tmp_2_21' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 12.3>
ST_92 : Operation 2324 [1/4] (10.5ns)   --->   "%sum_21 = fadd float %sum_20, %tmp_2_20" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2324 'fadd' 'sum_21' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2325 [1/2] (12.3ns)   --->   "%tmp_2_21 = fmul float %flat_array_load_22, %fullyconnected_weigh_423" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2325 'fmul' 'tmp_2_21' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 10.5>
ST_93 : Operation 2326 [4/4] (10.5ns)   --->   "%sum_22 = fadd float %sum_21, %tmp_2_21" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2326 'fadd' 'sum_22' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 10.5>
ST_94 : Operation 2327 [1/1] (1.63ns)   --->   "%add_ln15_22 = add i11 -898, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2327 'add' 'add_ln15_22' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2328 [1/1] (0.00ns)   --->   "%zext_ln15_32 = zext i11 %add_ln15_22 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2328 'zext' 'zext_ln15_32' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2329 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_24 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_32" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2329 'getelementptr' 'fullyconnected_weigh_24' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 2330 [3/4] (10.5ns)   --->   "%sum_22 = fadd float %sum_21, %tmp_2_21" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2330 'fadd' 'sum_22' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2331 [2/2] (3.25ns)   --->   "%flat_array_load_23 = load float* %flat_array_addr_23, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2331 'load' 'flat_array_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_94 : Operation 2332 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_424 = load float* %fullyconnected_weigh_24, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2332 'load' 'fullyconnected_weigh_424' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 95 <SV = 94> <Delay = 15.6>
ST_95 : Operation 2333 [2/4] (10.5ns)   --->   "%sum_22 = fadd float %sum_21, %tmp_2_21" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2333 'fadd' 'sum_22' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2334 [1/2] (3.25ns)   --->   "%flat_array_load_23 = load float* %flat_array_addr_23, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2334 'load' 'flat_array_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_95 : Operation 2335 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_424 = load float* %fullyconnected_weigh_24, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2335 'load' 'fullyconnected_weigh_424' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_95 : Operation 2336 [2/2] (12.3ns)   --->   "%tmp_2_22 = fmul float %flat_array_load_23, %fullyconnected_weigh_424" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2336 'fmul' 'tmp_2_22' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 12.3>
ST_96 : Operation 2337 [1/4] (10.5ns)   --->   "%sum_22 = fadd float %sum_21, %tmp_2_21" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2337 'fadd' 'sum_22' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2338 [1/2] (12.3ns)   --->   "%tmp_2_22 = fmul float %flat_array_load_23, %fullyconnected_weigh_424" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2338 'fmul' 'tmp_2_22' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 10.5>
ST_97 : Operation 2339 [4/4] (10.5ns)   --->   "%sum_23 = fadd float %sum_22, %tmp_2_22" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2339 'fadd' 'sum_23' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 10.5>
ST_98 : Operation 2340 [1/1] (1.63ns)   --->   "%add_ln15_23 = add i11 -848, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2340 'add' 'add_ln15_23' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2341 [1/1] (0.00ns)   --->   "%zext_ln15_33 = zext i11 %add_ln15_23 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2341 'zext' 'zext_ln15_33' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2342 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_25 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_33" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2342 'getelementptr' 'fullyconnected_weigh_25' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 2343 [3/4] (10.5ns)   --->   "%sum_23 = fadd float %sum_22, %tmp_2_22" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2343 'fadd' 'sum_23' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2344 [2/2] (3.25ns)   --->   "%flat_array_load_24 = load float* %flat_array_addr_24, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2344 'load' 'flat_array_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_98 : Operation 2345 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_425 = load float* %fullyconnected_weigh_25, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2345 'load' 'fullyconnected_weigh_425' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 99 <SV = 98> <Delay = 15.6>
ST_99 : Operation 2346 [2/4] (10.5ns)   --->   "%sum_23 = fadd float %sum_22, %tmp_2_22" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2346 'fadd' 'sum_23' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2347 [1/2] (3.25ns)   --->   "%flat_array_load_24 = load float* %flat_array_addr_24, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2347 'load' 'flat_array_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_99 : Operation 2348 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_425 = load float* %fullyconnected_weigh_25, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2348 'load' 'fullyconnected_weigh_425' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_99 : Operation 2349 [2/2] (12.3ns)   --->   "%tmp_2_23 = fmul float %flat_array_load_24, %fullyconnected_weigh_425" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2349 'fmul' 'tmp_2_23' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 12.3>
ST_100 : Operation 2350 [1/4] (10.5ns)   --->   "%sum_23 = fadd float %sum_22, %tmp_2_22" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2350 'fadd' 'sum_23' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2351 [1/2] (12.3ns)   --->   "%tmp_2_23 = fmul float %flat_array_load_24, %fullyconnected_weigh_425" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2351 'fmul' 'tmp_2_23' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 10.5>
ST_101 : Operation 2352 [4/4] (10.5ns)   --->   "%sum_24 = fadd float %sum_23, %tmp_2_23" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2352 'fadd' 'sum_24' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 10.5>
ST_102 : Operation 2353 [1/1] (1.63ns)   --->   "%add_ln15_24 = add i11 -798, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2353 'add' 'add_ln15_24' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2354 [1/1] (0.00ns)   --->   "%zext_ln15_34 = zext i11 %add_ln15_24 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2354 'zext' 'zext_ln15_34' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2355 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_26 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_34" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2355 'getelementptr' 'fullyconnected_weigh_26' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2356 [3/4] (10.5ns)   --->   "%sum_24 = fadd float %sum_23, %tmp_2_23" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2356 'fadd' 'sum_24' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2357 [2/2] (3.25ns)   --->   "%flat_array_load_25 = load float* %flat_array_addr_25, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2357 'load' 'flat_array_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_102 : Operation 2358 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_426 = load float* %fullyconnected_weigh_26, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2358 'load' 'fullyconnected_weigh_426' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 103 <SV = 102> <Delay = 15.6>
ST_103 : Operation 2359 [2/4] (10.5ns)   --->   "%sum_24 = fadd float %sum_23, %tmp_2_23" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2359 'fadd' 'sum_24' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2360 [1/2] (3.25ns)   --->   "%flat_array_load_25 = load float* %flat_array_addr_25, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2360 'load' 'flat_array_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_103 : Operation 2361 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_426 = load float* %fullyconnected_weigh_26, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2361 'load' 'fullyconnected_weigh_426' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_103 : Operation 2362 [2/2] (12.3ns)   --->   "%tmp_2_24 = fmul float %flat_array_load_25, %fullyconnected_weigh_426" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2362 'fmul' 'tmp_2_24' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 12.3>
ST_104 : Operation 2363 [1/4] (10.5ns)   --->   "%sum_24 = fadd float %sum_23, %tmp_2_23" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2363 'fadd' 'sum_24' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2364 [1/2] (12.3ns)   --->   "%tmp_2_24 = fmul float %flat_array_load_25, %fullyconnected_weigh_426" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2364 'fmul' 'tmp_2_24' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 10.5>
ST_105 : Operation 2365 [4/4] (10.5ns)   --->   "%sum_25 = fadd float %sum_24, %tmp_2_24" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2365 'fadd' 'sum_25' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 10.5>
ST_106 : Operation 2366 [1/1] (1.63ns)   --->   "%add_ln15_25 = add i11 -748, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2366 'add' 'add_ln15_25' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2367 [1/1] (0.00ns)   --->   "%zext_ln15_35 = zext i11 %add_ln15_25 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2367 'zext' 'zext_ln15_35' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2368 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_27 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_35" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2368 'getelementptr' 'fullyconnected_weigh_27' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 2369 [3/4] (10.5ns)   --->   "%sum_25 = fadd float %sum_24, %tmp_2_24" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2369 'fadd' 'sum_25' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2370 [2/2] (3.25ns)   --->   "%flat_array_load_26 = load float* %flat_array_addr_26, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2370 'load' 'flat_array_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_106 : Operation 2371 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_427 = load float* %fullyconnected_weigh_27, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2371 'load' 'fullyconnected_weigh_427' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 107 <SV = 106> <Delay = 15.6>
ST_107 : Operation 2372 [2/4] (10.5ns)   --->   "%sum_25 = fadd float %sum_24, %tmp_2_24" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2372 'fadd' 'sum_25' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2373 [1/2] (3.25ns)   --->   "%flat_array_load_26 = load float* %flat_array_addr_26, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2373 'load' 'flat_array_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_107 : Operation 2374 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_427 = load float* %fullyconnected_weigh_27, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2374 'load' 'fullyconnected_weigh_427' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_107 : Operation 2375 [2/2] (12.3ns)   --->   "%tmp_2_25 = fmul float %flat_array_load_26, %fullyconnected_weigh_427" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2375 'fmul' 'tmp_2_25' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 12.3>
ST_108 : Operation 2376 [1/4] (10.5ns)   --->   "%sum_25 = fadd float %sum_24, %tmp_2_24" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2376 'fadd' 'sum_25' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2377 [1/2] (12.3ns)   --->   "%tmp_2_25 = fmul float %flat_array_load_26, %fullyconnected_weigh_427" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2377 'fmul' 'tmp_2_25' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 10.5>
ST_109 : Operation 2378 [4/4] (10.5ns)   --->   "%sum_26 = fadd float %sum_25, %tmp_2_25" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2378 'fadd' 'sum_26' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 10.5>
ST_110 : Operation 2379 [1/1] (1.63ns)   --->   "%add_ln15_26 = add i11 -698, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2379 'add' 'add_ln15_26' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2380 [1/1] (0.00ns)   --->   "%zext_ln15_36 = zext i11 %add_ln15_26 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2380 'zext' 'zext_ln15_36' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2381 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_28 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_36" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2381 'getelementptr' 'fullyconnected_weigh_28' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 2382 [3/4] (10.5ns)   --->   "%sum_26 = fadd float %sum_25, %tmp_2_25" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2382 'fadd' 'sum_26' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2383 [2/2] (3.25ns)   --->   "%flat_array_load_27 = load float* %flat_array_addr_27, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2383 'load' 'flat_array_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_110 : Operation 2384 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_428 = load float* %fullyconnected_weigh_28, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2384 'load' 'fullyconnected_weigh_428' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 111 <SV = 110> <Delay = 15.6>
ST_111 : Operation 2385 [2/4] (10.5ns)   --->   "%sum_26 = fadd float %sum_25, %tmp_2_25" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2385 'fadd' 'sum_26' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2386 [1/2] (3.25ns)   --->   "%flat_array_load_27 = load float* %flat_array_addr_27, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2386 'load' 'flat_array_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_111 : Operation 2387 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_428 = load float* %fullyconnected_weigh_28, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2387 'load' 'fullyconnected_weigh_428' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_111 : Operation 2388 [2/2] (12.3ns)   --->   "%tmp_2_26 = fmul float %flat_array_load_27, %fullyconnected_weigh_428" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2388 'fmul' 'tmp_2_26' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 12.3>
ST_112 : Operation 2389 [1/4] (10.5ns)   --->   "%sum_26 = fadd float %sum_25, %tmp_2_25" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2389 'fadd' 'sum_26' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2390 [1/2] (12.3ns)   --->   "%tmp_2_26 = fmul float %flat_array_load_27, %fullyconnected_weigh_428" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2390 'fmul' 'tmp_2_26' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 10.5>
ST_113 : Operation 2391 [4/4] (10.5ns)   --->   "%sum_27 = fadd float %sum_26, %tmp_2_26" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2391 'fadd' 'sum_27' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 10.5>
ST_114 : Operation 2392 [1/1] (1.63ns)   --->   "%add_ln15_27 = add i11 -648, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2392 'add' 'add_ln15_27' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2393 [1/1] (0.00ns)   --->   "%zext_ln15_37 = zext i11 %add_ln15_27 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2393 'zext' 'zext_ln15_37' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2394 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_29 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_37" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2394 'getelementptr' 'fullyconnected_weigh_29' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 2395 [3/4] (10.5ns)   --->   "%sum_27 = fadd float %sum_26, %tmp_2_26" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2395 'fadd' 'sum_27' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2396 [2/2] (3.25ns)   --->   "%flat_array_load_28 = load float* %flat_array_addr_28, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2396 'load' 'flat_array_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_114 : Operation 2397 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_429 = load float* %fullyconnected_weigh_29, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2397 'load' 'fullyconnected_weigh_429' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 115 <SV = 114> <Delay = 15.6>
ST_115 : Operation 2398 [2/4] (10.5ns)   --->   "%sum_27 = fadd float %sum_26, %tmp_2_26" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2398 'fadd' 'sum_27' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2399 [1/2] (3.25ns)   --->   "%flat_array_load_28 = load float* %flat_array_addr_28, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2399 'load' 'flat_array_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_115 : Operation 2400 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_429 = load float* %fullyconnected_weigh_29, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2400 'load' 'fullyconnected_weigh_429' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_115 : Operation 2401 [2/2] (12.3ns)   --->   "%tmp_2_27 = fmul float %flat_array_load_28, %fullyconnected_weigh_429" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2401 'fmul' 'tmp_2_27' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 12.3>
ST_116 : Operation 2402 [1/4] (10.5ns)   --->   "%sum_27 = fadd float %sum_26, %tmp_2_26" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2402 'fadd' 'sum_27' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2403 [1/2] (12.3ns)   --->   "%tmp_2_27 = fmul float %flat_array_load_28, %fullyconnected_weigh_429" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2403 'fmul' 'tmp_2_27' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 10.5>
ST_117 : Operation 2404 [4/4] (10.5ns)   --->   "%sum_28 = fadd float %sum_27, %tmp_2_27" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2404 'fadd' 'sum_28' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 10.5>
ST_118 : Operation 2405 [1/1] (1.63ns)   --->   "%add_ln15_28 = add i11 -598, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2405 'add' 'add_ln15_28' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2406 [1/1] (0.00ns)   --->   "%zext_ln15_38 = zext i11 %add_ln15_28 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2406 'zext' 'zext_ln15_38' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2407 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_30 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_38" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2407 'getelementptr' 'fullyconnected_weigh_30' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2408 [3/4] (10.5ns)   --->   "%sum_28 = fadd float %sum_27, %tmp_2_27" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2408 'fadd' 'sum_28' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2409 [2/2] (3.25ns)   --->   "%flat_array_load_29 = load float* %flat_array_addr_29, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2409 'load' 'flat_array_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_118 : Operation 2410 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_430 = load float* %fullyconnected_weigh_30, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2410 'load' 'fullyconnected_weigh_430' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 119 <SV = 118> <Delay = 15.6>
ST_119 : Operation 2411 [2/4] (10.5ns)   --->   "%sum_28 = fadd float %sum_27, %tmp_2_27" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2411 'fadd' 'sum_28' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2412 [1/2] (3.25ns)   --->   "%flat_array_load_29 = load float* %flat_array_addr_29, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2412 'load' 'flat_array_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_119 : Operation 2413 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_430 = load float* %fullyconnected_weigh_30, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2413 'load' 'fullyconnected_weigh_430' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_119 : Operation 2414 [2/2] (12.3ns)   --->   "%tmp_2_28 = fmul float %flat_array_load_29, %fullyconnected_weigh_430" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2414 'fmul' 'tmp_2_28' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 12.3>
ST_120 : Operation 2415 [1/4] (10.5ns)   --->   "%sum_28 = fadd float %sum_27, %tmp_2_27" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2415 'fadd' 'sum_28' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2416 [1/2] (12.3ns)   --->   "%tmp_2_28 = fmul float %flat_array_load_29, %fullyconnected_weigh_430" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2416 'fmul' 'tmp_2_28' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 10.5>
ST_121 : Operation 2417 [4/4] (10.5ns)   --->   "%sum_29 = fadd float %sum_28, %tmp_2_28" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2417 'fadd' 'sum_29' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 10.5>
ST_122 : Operation 2418 [1/1] (1.63ns)   --->   "%add_ln15_29 = add i11 -548, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2418 'add' 'add_ln15_29' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2419 [1/1] (0.00ns)   --->   "%zext_ln15_39 = zext i11 %add_ln15_29 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2419 'zext' 'zext_ln15_39' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2420 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_31 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_39" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2420 'getelementptr' 'fullyconnected_weigh_31' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2421 [3/4] (10.5ns)   --->   "%sum_29 = fadd float %sum_28, %tmp_2_28" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2421 'fadd' 'sum_29' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2422 [2/2] (3.25ns)   --->   "%flat_array_load_30 = load float* %flat_array_addr_30, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2422 'load' 'flat_array_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_122 : Operation 2423 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_431 = load float* %fullyconnected_weigh_31, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2423 'load' 'fullyconnected_weigh_431' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 123 <SV = 122> <Delay = 15.6>
ST_123 : Operation 2424 [2/4] (10.5ns)   --->   "%sum_29 = fadd float %sum_28, %tmp_2_28" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2424 'fadd' 'sum_29' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2425 [1/2] (3.25ns)   --->   "%flat_array_load_30 = load float* %flat_array_addr_30, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2425 'load' 'flat_array_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_123 : Operation 2426 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_431 = load float* %fullyconnected_weigh_31, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2426 'load' 'fullyconnected_weigh_431' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_123 : Operation 2427 [2/2] (12.3ns)   --->   "%tmp_2_29 = fmul float %flat_array_load_30, %fullyconnected_weigh_431" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2427 'fmul' 'tmp_2_29' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 12.3>
ST_124 : Operation 2428 [1/4] (10.5ns)   --->   "%sum_29 = fadd float %sum_28, %tmp_2_28" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2428 'fadd' 'sum_29' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2429 [1/2] (12.3ns)   --->   "%tmp_2_29 = fmul float %flat_array_load_30, %fullyconnected_weigh_431" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2429 'fmul' 'tmp_2_29' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 10.5>
ST_125 : Operation 2430 [4/4] (10.5ns)   --->   "%sum_30 = fadd float %sum_29, %tmp_2_29" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2430 'fadd' 'sum_30' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 10.5>
ST_126 : Operation 2431 [1/1] (1.73ns)   --->   "%add_ln15_30 = add i10 -498, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2431 'add' 'add_ln15_30' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2432 [1/1] (0.00ns)   --->   "%sext_ln15_7 = sext i10 %add_ln15_30 to i11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2432 'sext' 'sext_ln15_7' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2433 [1/1] (0.00ns)   --->   "%zext_ln15_40 = zext i11 %sext_ln15_7 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2433 'zext' 'zext_ln15_40' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2434 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_32 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_40" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2434 'getelementptr' 'fullyconnected_weigh_32' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 2435 [3/4] (10.5ns)   --->   "%sum_30 = fadd float %sum_29, %tmp_2_29" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2435 'fadd' 'sum_30' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2436 [2/2] (3.25ns)   --->   "%flat_array_load_31 = load float* %flat_array_addr_31, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2436 'load' 'flat_array_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_126 : Operation 2437 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_432 = load float* %fullyconnected_weigh_32, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2437 'load' 'fullyconnected_weigh_432' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 127 <SV = 126> <Delay = 15.6>
ST_127 : Operation 2438 [2/4] (10.5ns)   --->   "%sum_30 = fadd float %sum_29, %tmp_2_29" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2438 'fadd' 'sum_30' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2439 [1/2] (3.25ns)   --->   "%flat_array_load_31 = load float* %flat_array_addr_31, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2439 'load' 'flat_array_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_127 : Operation 2440 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_432 = load float* %fullyconnected_weigh_32, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2440 'load' 'fullyconnected_weigh_432' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_127 : Operation 2441 [2/2] (12.3ns)   --->   "%tmp_2_30 = fmul float %flat_array_load_31, %fullyconnected_weigh_432" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2441 'fmul' 'tmp_2_30' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 12.3>
ST_128 : Operation 2442 [1/4] (10.5ns)   --->   "%sum_30 = fadd float %sum_29, %tmp_2_29" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2442 'fadd' 'sum_30' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2443 [1/2] (12.3ns)   --->   "%tmp_2_30 = fmul float %flat_array_load_31, %fullyconnected_weigh_432" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2443 'fmul' 'tmp_2_30' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 10.5>
ST_129 : Operation 2444 [4/4] (10.5ns)   --->   "%sum_31 = fadd float %sum_30, %tmp_2_30" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2444 'fadd' 'sum_31' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 10.5>
ST_130 : Operation 2445 [1/1] (0.00ns)   --->   "%tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 25, i6 %i_0)" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2445 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2446 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_33 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %tmp_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2446 'getelementptr' 'fullyconnected_weigh_33' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 2447 [3/4] (10.5ns)   --->   "%sum_31 = fadd float %sum_30, %tmp_2_30" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2447 'fadd' 'sum_31' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2448 [2/2] (3.25ns)   --->   "%flat_array_load_32 = load float* %flat_array_addr_32, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2448 'load' 'flat_array_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_130 : Operation 2449 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_433 = load float* %fullyconnected_weigh_33, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2449 'load' 'fullyconnected_weigh_433' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 131 <SV = 130> <Delay = 15.6>
ST_131 : Operation 2450 [2/4] (10.5ns)   --->   "%sum_31 = fadd float %sum_30, %tmp_2_30" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2450 'fadd' 'sum_31' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2451 [1/2] (3.25ns)   --->   "%flat_array_load_32 = load float* %flat_array_addr_32, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2451 'load' 'flat_array_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_131 : Operation 2452 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_433 = load float* %fullyconnected_weigh_33, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2452 'load' 'fullyconnected_weigh_433' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_131 : Operation 2453 [2/2] (12.3ns)   --->   "%tmp_2_31 = fmul float %flat_array_load_32, %fullyconnected_weigh_433" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2453 'fmul' 'tmp_2_31' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 12.3>
ST_132 : Operation 2454 [1/4] (10.5ns)   --->   "%sum_31 = fadd float %sum_30, %tmp_2_30" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2454 'fadd' 'sum_31' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2455 [1/2] (12.3ns)   --->   "%tmp_2_31 = fmul float %flat_array_load_32, %fullyconnected_weigh_433" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2455 'fmul' 'tmp_2_31' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 10.5>
ST_133 : Operation 2456 [4/4] (10.5ns)   --->   "%sum_32 = fadd float %sum_31, %tmp_2_31" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2456 'fadd' 'sum_32' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 10.5>
ST_134 : Operation 2457 [1/1] (1.73ns)   --->   "%add_ln15_31 = add i10 -398, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2457 'add' 'add_ln15_31' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2458 [1/1] (0.00ns)   --->   "%sext_ln15_8 = sext i10 %add_ln15_31 to i11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2458 'sext' 'sext_ln15_8' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2459 [1/1] (0.00ns)   --->   "%zext_ln15_41 = zext i11 %sext_ln15_8 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2459 'zext' 'zext_ln15_41' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2460 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_34 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_41" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2460 'getelementptr' 'fullyconnected_weigh_34' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 2461 [3/4] (10.5ns)   --->   "%sum_32 = fadd float %sum_31, %tmp_2_31" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2461 'fadd' 'sum_32' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2462 [2/2] (3.25ns)   --->   "%flat_array_load_33 = load float* %flat_array_addr_33, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2462 'load' 'flat_array_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_134 : Operation 2463 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_434 = load float* %fullyconnected_weigh_34, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2463 'load' 'fullyconnected_weigh_434' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 135 <SV = 134> <Delay = 15.6>
ST_135 : Operation 2464 [2/4] (10.5ns)   --->   "%sum_32 = fadd float %sum_31, %tmp_2_31" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2464 'fadd' 'sum_32' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2465 [1/2] (3.25ns)   --->   "%flat_array_load_33 = load float* %flat_array_addr_33, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2465 'load' 'flat_array_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_135 : Operation 2466 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_434 = load float* %fullyconnected_weigh_34, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2466 'load' 'fullyconnected_weigh_434' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_135 : Operation 2467 [2/2] (12.3ns)   --->   "%tmp_2_32 = fmul float %flat_array_load_33, %fullyconnected_weigh_434" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2467 'fmul' 'tmp_2_32' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 12.3>
ST_136 : Operation 2468 [1/4] (10.5ns)   --->   "%sum_32 = fadd float %sum_31, %tmp_2_31" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2468 'fadd' 'sum_32' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2469 [1/2] (12.3ns)   --->   "%tmp_2_32 = fmul float %flat_array_load_33, %fullyconnected_weigh_434" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2469 'fmul' 'tmp_2_32' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 10.5>
ST_137 : Operation 2470 [4/4] (10.5ns)   --->   "%sum_33 = fadd float %sum_32, %tmp_2_32" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2470 'fadd' 'sum_33' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 10.5>
ST_138 : Operation 2471 [1/1] (1.73ns)   --->   "%add_ln15_32 = add i10 -348, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2471 'add' 'add_ln15_32' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2472 [1/1] (0.00ns)   --->   "%sext_ln15_9 = sext i10 %add_ln15_32 to i11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2472 'sext' 'sext_ln15_9' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2473 [1/1] (0.00ns)   --->   "%zext_ln15_42 = zext i11 %sext_ln15_9 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2473 'zext' 'zext_ln15_42' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2474 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_35 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_42" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2474 'getelementptr' 'fullyconnected_weigh_35' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 2475 [3/4] (10.5ns)   --->   "%sum_33 = fadd float %sum_32, %tmp_2_32" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2475 'fadd' 'sum_33' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2476 [2/2] (3.25ns)   --->   "%flat_array_load_34 = load float* %flat_array_addr_34, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2476 'load' 'flat_array_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_138 : Operation 2477 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_435 = load float* %fullyconnected_weigh_35, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2477 'load' 'fullyconnected_weigh_435' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 139 <SV = 138> <Delay = 15.6>
ST_139 : Operation 2478 [2/4] (10.5ns)   --->   "%sum_33 = fadd float %sum_32, %tmp_2_32" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2478 'fadd' 'sum_33' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 2479 [1/2] (3.25ns)   --->   "%flat_array_load_34 = load float* %flat_array_addr_34, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2479 'load' 'flat_array_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_139 : Operation 2480 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_435 = load float* %fullyconnected_weigh_35, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2480 'load' 'fullyconnected_weigh_435' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_139 : Operation 2481 [2/2] (12.3ns)   --->   "%tmp_2_33 = fmul float %flat_array_load_34, %fullyconnected_weigh_435" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2481 'fmul' 'tmp_2_33' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 12.3>
ST_140 : Operation 2482 [1/4] (10.5ns)   --->   "%sum_33 = fadd float %sum_32, %tmp_2_32" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2482 'fadd' 'sum_33' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2483 [1/2] (12.3ns)   --->   "%tmp_2_33 = fmul float %flat_array_load_34, %fullyconnected_weigh_435" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2483 'fmul' 'tmp_2_33' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 10.5>
ST_141 : Operation 2484 [4/4] (10.5ns)   --->   "%sum_34 = fadd float %sum_33, %tmp_2_33" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2484 'fadd' 'sum_34' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 10.5>
ST_142 : Operation 2485 [1/1] (1.73ns)   --->   "%add_ln15_33 = add i10 -298, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2485 'add' 'add_ln15_33' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2486 [1/1] (0.00ns)   --->   "%sext_ln15_10 = sext i10 %add_ln15_33 to i11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2486 'sext' 'sext_ln15_10' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2487 [1/1] (0.00ns)   --->   "%zext_ln15_43 = zext i11 %sext_ln15_10 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2487 'zext' 'zext_ln15_43' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2488 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_36 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_43" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2488 'getelementptr' 'fullyconnected_weigh_36' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 2489 [3/4] (10.5ns)   --->   "%sum_34 = fadd float %sum_33, %tmp_2_33" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2489 'fadd' 'sum_34' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2490 [2/2] (3.25ns)   --->   "%flat_array_load_35 = load float* %flat_array_addr_35, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2490 'load' 'flat_array_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_142 : Operation 2491 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_436 = load float* %fullyconnected_weigh_36, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2491 'load' 'fullyconnected_weigh_436' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 143 <SV = 142> <Delay = 15.6>
ST_143 : Operation 2492 [2/4] (10.5ns)   --->   "%sum_34 = fadd float %sum_33, %tmp_2_33" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2492 'fadd' 'sum_34' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 2493 [1/2] (3.25ns)   --->   "%flat_array_load_35 = load float* %flat_array_addr_35, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2493 'load' 'flat_array_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_143 : Operation 2494 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_436 = load float* %fullyconnected_weigh_36, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2494 'load' 'fullyconnected_weigh_436' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_143 : Operation 2495 [2/2] (12.3ns)   --->   "%tmp_2_34 = fmul float %flat_array_load_35, %fullyconnected_weigh_436" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2495 'fmul' 'tmp_2_34' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 12.3>
ST_144 : Operation 2496 [1/4] (10.5ns)   --->   "%sum_34 = fadd float %sum_33, %tmp_2_33" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2496 'fadd' 'sum_34' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2497 [1/2] (12.3ns)   --->   "%tmp_2_34 = fmul float %flat_array_load_35, %fullyconnected_weigh_436" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2497 'fmul' 'tmp_2_34' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 10.5>
ST_145 : Operation 2498 [4/4] (10.5ns)   --->   "%sum_35 = fadd float %sum_34, %tmp_2_34" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2498 'fadd' 'sum_35' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 10.5>
ST_146 : Operation 2499 [1/1] (1.82ns)   --->   "%add_ln15_34 = add i9 -248, %zext_ln15_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2499 'add' 'add_ln15_34' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2500 [1/1] (0.00ns)   --->   "%sext_ln15_11 = sext i9 %add_ln15_34 to i11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2500 'sext' 'sext_ln15_11' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 2501 [1/1] (0.00ns)   --->   "%zext_ln15_44 = zext i11 %sext_ln15_11 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2501 'zext' 'zext_ln15_44' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 2502 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_37 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_44" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2502 'getelementptr' 'fullyconnected_weigh_37' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 2503 [3/4] (10.5ns)   --->   "%sum_35 = fadd float %sum_34, %tmp_2_34" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2503 'fadd' 'sum_35' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2504 [2/2] (3.25ns)   --->   "%flat_array_load_36 = load float* %flat_array_addr_36, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2504 'load' 'flat_array_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_146 : Operation 2505 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_437 = load float* %fullyconnected_weigh_37, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2505 'load' 'fullyconnected_weigh_437' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 147 <SV = 146> <Delay = 15.6>
ST_147 : Operation 2506 [2/4] (10.5ns)   --->   "%sum_35 = fadd float %sum_34, %tmp_2_34" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2506 'fadd' 'sum_35' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2507 [1/2] (3.25ns)   --->   "%flat_array_load_36 = load float* %flat_array_addr_36, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2507 'load' 'flat_array_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_147 : Operation 2508 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_437 = load float* %fullyconnected_weigh_37, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2508 'load' 'fullyconnected_weigh_437' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_147 : Operation 2509 [2/2] (12.3ns)   --->   "%tmp_2_35 = fmul float %flat_array_load_36, %fullyconnected_weigh_437" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2509 'fmul' 'tmp_2_35' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 12.3>
ST_148 : Operation 2510 [1/4] (10.5ns)   --->   "%sum_35 = fadd float %sum_34, %tmp_2_34" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2510 'fadd' 'sum_35' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2511 [1/2] (12.3ns)   --->   "%tmp_2_35 = fmul float %flat_array_load_36, %fullyconnected_weigh_437" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2511 'fmul' 'tmp_2_35' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 10.5>
ST_149 : Operation 2512 [4/4] (10.5ns)   --->   "%sum_36 = fadd float %sum_35, %tmp_2_35" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2512 'fadd' 'sum_36' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 10.5>
ST_150 : Operation 2513 [1/1] (1.82ns)   --->   "%add_ln15_35 = add i9 -198, %zext_ln15_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2513 'add' 'add_ln15_35' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2514 [1/1] (0.00ns)   --->   "%sext_ln15_12 = sext i9 %add_ln15_35 to i11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2514 'sext' 'sext_ln15_12' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2515 [1/1] (0.00ns)   --->   "%zext_ln15_45 = zext i11 %sext_ln15_12 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2515 'zext' 'zext_ln15_45' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2516 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_38 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_45" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2516 'getelementptr' 'fullyconnected_weigh_38' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 2517 [3/4] (10.5ns)   --->   "%sum_36 = fadd float %sum_35, %tmp_2_35" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2517 'fadd' 'sum_36' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2518 [2/2] (3.25ns)   --->   "%flat_array_load_37 = load float* %flat_array_addr_37, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2518 'load' 'flat_array_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_150 : Operation 2519 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_438 = load float* %fullyconnected_weigh_38, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2519 'load' 'fullyconnected_weigh_438' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 151 <SV = 150> <Delay = 15.6>
ST_151 : Operation 2520 [2/4] (10.5ns)   --->   "%sum_36 = fadd float %sum_35, %tmp_2_35" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2520 'fadd' 'sum_36' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 2521 [1/2] (3.25ns)   --->   "%flat_array_load_37 = load float* %flat_array_addr_37, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2521 'load' 'flat_array_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_151 : Operation 2522 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_438 = load float* %fullyconnected_weigh_38, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2522 'load' 'fullyconnected_weigh_438' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_151 : Operation 2523 [2/2] (12.3ns)   --->   "%tmp_2_36 = fmul float %flat_array_load_37, %fullyconnected_weigh_438" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2523 'fmul' 'tmp_2_36' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 12.3>
ST_152 : Operation 2524 [1/4] (10.5ns)   --->   "%sum_36 = fadd float %sum_35, %tmp_2_35" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2524 'fadd' 'sum_36' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2525 [1/2] (12.3ns)   --->   "%tmp_2_36 = fmul float %flat_array_load_37, %fullyconnected_weigh_438" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2525 'fmul' 'tmp_2_36' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 10.5>
ST_153 : Operation 2526 [4/4] (10.5ns)   --->   "%sum_37 = fadd float %sum_36, %tmp_2_36" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2526 'fadd' 'sum_37' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 10.5>
ST_154 : Operation 2527 [1/1] (1.82ns)   --->   "%add_ln15_36 = add i9 -148, %zext_ln15_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2527 'add' 'add_ln15_36' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2528 [1/1] (0.00ns)   --->   "%sext_ln15_13 = sext i9 %add_ln15_36 to i11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2528 'sext' 'sext_ln15_13' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2529 [1/1] (0.00ns)   --->   "%zext_ln15_46 = zext i11 %sext_ln15_13 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2529 'zext' 'zext_ln15_46' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2530 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_39 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_46" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2530 'getelementptr' 'fullyconnected_weigh_39' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2531 [3/4] (10.5ns)   --->   "%sum_37 = fadd float %sum_36, %tmp_2_36" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2531 'fadd' 'sum_37' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2532 [2/2] (3.25ns)   --->   "%flat_array_load_38 = load float* %flat_array_addr_38, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2532 'load' 'flat_array_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_154 : Operation 2533 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_439 = load float* %fullyconnected_weigh_39, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2533 'load' 'fullyconnected_weigh_439' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 155 <SV = 154> <Delay = 15.6>
ST_155 : Operation 2534 [2/4] (10.5ns)   --->   "%sum_37 = fadd float %sum_36, %tmp_2_36" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2534 'fadd' 'sum_37' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2535 [1/2] (3.25ns)   --->   "%flat_array_load_38 = load float* %flat_array_addr_38, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2535 'load' 'flat_array_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_155 : Operation 2536 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_439 = load float* %fullyconnected_weigh_39, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2536 'load' 'fullyconnected_weigh_439' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_155 : Operation 2537 [2/2] (12.3ns)   --->   "%tmp_2_37 = fmul float %flat_array_load_38, %fullyconnected_weigh_439" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2537 'fmul' 'tmp_2_37' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 12.3>
ST_156 : Operation 2538 [1/4] (10.5ns)   --->   "%sum_37 = fadd float %sum_36, %tmp_2_36" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2538 'fadd' 'sum_37' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2539 [1/2] (12.3ns)   --->   "%tmp_2_37 = fmul float %flat_array_load_38, %fullyconnected_weigh_439" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2539 'fmul' 'tmp_2_37' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 10.5>
ST_157 : Operation 2540 [4/4] (10.5ns)   --->   "%sum_38 = fadd float %sum_37, %tmp_2_37" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2540 'fadd' 'sum_38' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 10.5>
ST_158 : Operation 2541 [1/1] (1.91ns)   --->   "%add_ln15_37 = add i8 -98, %zext_ln15_3" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2541 'add' 'add_ln15_37' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2542 [1/1] (0.00ns)   --->   "%sext_ln15_14 = sext i8 %add_ln15_37 to i11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2542 'sext' 'sext_ln15_14' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2543 [1/1] (0.00ns)   --->   "%zext_ln15_47 = zext i11 %sext_ln15_14 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2543 'zext' 'zext_ln15_47' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2544 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_40 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_47" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2544 'getelementptr' 'fullyconnected_weigh_40' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 2545 [3/4] (10.5ns)   --->   "%sum_38 = fadd float %sum_37, %tmp_2_37" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2545 'fadd' 'sum_38' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2546 [2/2] (3.25ns)   --->   "%flat_array_load_39 = load float* %flat_array_addr_39, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2546 'load' 'flat_array_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_158 : Operation 2547 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_440 = load float* %fullyconnected_weigh_40, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2547 'load' 'fullyconnected_weigh_440' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 159 <SV = 158> <Delay = 15.6>
ST_159 : Operation 2548 [2/4] (10.5ns)   --->   "%sum_38 = fadd float %sum_37, %tmp_2_37" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2548 'fadd' 'sum_38' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2549 [1/2] (3.25ns)   --->   "%flat_array_load_39 = load float* %flat_array_addr_39, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2549 'load' 'flat_array_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_159 : Operation 2550 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_440 = load float* %fullyconnected_weigh_40, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2550 'load' 'fullyconnected_weigh_440' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_159 : Operation 2551 [2/2] (12.3ns)   --->   "%tmp_2_38 = fmul float %flat_array_load_39, %fullyconnected_weigh_440" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2551 'fmul' 'tmp_2_38' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 12.3>
ST_160 : Operation 2552 [1/4] (10.5ns)   --->   "%sum_38 = fadd float %sum_37, %tmp_2_37" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2552 'fadd' 'sum_38' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2553 [1/2] (12.3ns)   --->   "%tmp_2_38 = fmul float %flat_array_load_39, %fullyconnected_weigh_440" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2553 'fmul' 'tmp_2_38' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 10.5>
ST_161 : Operation 2554 [4/4] (10.5ns)   --->   "%sum_39 = fadd float %sum_38, %tmp_2_38" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2554 'fadd' 'sum_39' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 10.5>
ST_162 : Operation 2555 [1/1] (0.00ns)   --->   "%zext_ln15_7 = zext i6 %i_0 to i12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2555 'zext' 'zext_ln15_7' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 2556 [1/1] (1.54ns)   --->   "%add_ln15_38 = add i12 2000, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2556 'add' 'add_ln15_38' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2557 [1/1] (0.00ns)   --->   "%zext_ln15_48 = zext i12 %add_ln15_38 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2557 'zext' 'zext_ln15_48' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 2558 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_41 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_48" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2558 'getelementptr' 'fullyconnected_weigh_41' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 2559 [3/4] (10.5ns)   --->   "%sum_39 = fadd float %sum_38, %tmp_2_38" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2559 'fadd' 'sum_39' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2560 [2/2] (3.25ns)   --->   "%flat_array_load_40 = load float* %flat_array_addr_40, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2560 'load' 'flat_array_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_162 : Operation 2561 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_441 = load float* %fullyconnected_weigh_41, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2561 'load' 'fullyconnected_weigh_441' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 163 <SV = 162> <Delay = 15.6>
ST_163 : Operation 2562 [2/4] (10.5ns)   --->   "%sum_39 = fadd float %sum_38, %tmp_2_38" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2562 'fadd' 'sum_39' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2563 [1/2] (3.25ns)   --->   "%flat_array_load_40 = load float* %flat_array_addr_40, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2563 'load' 'flat_array_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_163 : Operation 2564 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_441 = load float* %fullyconnected_weigh_41, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2564 'load' 'fullyconnected_weigh_441' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_163 : Operation 2565 [2/2] (12.3ns)   --->   "%tmp_2_39 = fmul float %flat_array_load_40, %fullyconnected_weigh_441" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2565 'fmul' 'tmp_2_39' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 12.3>
ST_164 : Operation 2566 [1/4] (10.5ns)   --->   "%sum_39 = fadd float %sum_38, %tmp_2_38" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2566 'fadd' 'sum_39' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2567 [1/2] (12.3ns)   --->   "%tmp_2_39 = fmul float %flat_array_load_40, %fullyconnected_weigh_441" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2567 'fmul' 'tmp_2_39' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 10.5>
ST_165 : Operation 2568 [4/4] (10.5ns)   --->   "%sum_40 = fadd float %sum_39, %tmp_2_39" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2568 'fadd' 'sum_40' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 10.5>
ST_166 : Operation 2569 [1/1] (1.54ns)   --->   "%add_ln15_39 = add i12 -2046, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2569 'add' 'add_ln15_39' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2570 [1/1] (0.00ns)   --->   "%zext_ln15_49 = zext i12 %add_ln15_39 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2570 'zext' 'zext_ln15_49' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2571 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_42 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_49" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2571 'getelementptr' 'fullyconnected_weigh_42' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 2572 [3/4] (10.5ns)   --->   "%sum_40 = fadd float %sum_39, %tmp_2_39" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2572 'fadd' 'sum_40' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2573 [2/2] (3.25ns)   --->   "%flat_array_load_41 = load float* %flat_array_addr_41, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2573 'load' 'flat_array_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_166 : Operation 2574 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_442 = load float* %fullyconnected_weigh_42, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2574 'load' 'fullyconnected_weigh_442' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 167 <SV = 166> <Delay = 15.6>
ST_167 : Operation 2575 [2/4] (10.5ns)   --->   "%sum_40 = fadd float %sum_39, %tmp_2_39" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2575 'fadd' 'sum_40' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2576 [1/2] (3.25ns)   --->   "%flat_array_load_41 = load float* %flat_array_addr_41, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2576 'load' 'flat_array_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_167 : Operation 2577 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_442 = load float* %fullyconnected_weigh_42, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2577 'load' 'fullyconnected_weigh_442' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_167 : Operation 2578 [2/2] (12.3ns)   --->   "%tmp_2_40 = fmul float %flat_array_load_41, %fullyconnected_weigh_442" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2578 'fmul' 'tmp_2_40' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 12.3>
ST_168 : Operation 2579 [1/4] (10.5ns)   --->   "%sum_40 = fadd float %sum_39, %tmp_2_39" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2579 'fadd' 'sum_40' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 2580 [1/2] (12.3ns)   --->   "%tmp_2_40 = fmul float %flat_array_load_41, %fullyconnected_weigh_442" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2580 'fmul' 'tmp_2_40' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 10.5>
ST_169 : Operation 2581 [4/4] (10.5ns)   --->   "%sum_41 = fadd float %sum_40, %tmp_2_40" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2581 'fadd' 'sum_41' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 10.5>
ST_170 : Operation 2582 [1/1] (1.54ns)   --->   "%add_ln15_40 = add i12 -1996, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2582 'add' 'add_ln15_40' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2583 [1/1] (0.00ns)   --->   "%zext_ln15_50 = zext i12 %add_ln15_40 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2583 'zext' 'zext_ln15_50' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2584 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_43 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_50" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2584 'getelementptr' 'fullyconnected_weigh_43' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2585 [3/4] (10.5ns)   --->   "%sum_41 = fadd float %sum_40, %tmp_2_40" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2585 'fadd' 'sum_41' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2586 [2/2] (3.25ns)   --->   "%flat_array_load_42 = load float* %flat_array_addr_42, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2586 'load' 'flat_array_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_170 : Operation 2587 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_443 = load float* %fullyconnected_weigh_43, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2587 'load' 'fullyconnected_weigh_443' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 171 <SV = 170> <Delay = 15.6>
ST_171 : Operation 2588 [2/4] (10.5ns)   --->   "%sum_41 = fadd float %sum_40, %tmp_2_40" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2588 'fadd' 'sum_41' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2589 [1/2] (3.25ns)   --->   "%flat_array_load_42 = load float* %flat_array_addr_42, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2589 'load' 'flat_array_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_171 : Operation 2590 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_443 = load float* %fullyconnected_weigh_43, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2590 'load' 'fullyconnected_weigh_443' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_171 : Operation 2591 [2/2] (12.3ns)   --->   "%tmp_2_41 = fmul float %flat_array_load_42, %fullyconnected_weigh_443" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2591 'fmul' 'tmp_2_41' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 12.3>
ST_172 : Operation 2592 [1/4] (10.5ns)   --->   "%sum_41 = fadd float %sum_40, %tmp_2_40" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2592 'fadd' 'sum_41' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2593 [1/2] (12.3ns)   --->   "%tmp_2_41 = fmul float %flat_array_load_42, %fullyconnected_weigh_443" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2593 'fmul' 'tmp_2_41' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 10.5>
ST_173 : Operation 2594 [4/4] (10.5ns)   --->   "%sum_42 = fadd float %sum_41, %tmp_2_41" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2594 'fadd' 'sum_42' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 10.5>
ST_174 : Operation 2595 [1/1] (1.54ns)   --->   "%add_ln15_41 = add i12 -1946, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2595 'add' 'add_ln15_41' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2596 [1/1] (0.00ns)   --->   "%zext_ln15_51 = zext i12 %add_ln15_41 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2596 'zext' 'zext_ln15_51' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 2597 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_44 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_51" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2597 'getelementptr' 'fullyconnected_weigh_44' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 2598 [3/4] (10.5ns)   --->   "%sum_42 = fadd float %sum_41, %tmp_2_41" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2598 'fadd' 'sum_42' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2599 [2/2] (3.25ns)   --->   "%flat_array_load_43 = load float* %flat_array_addr_43, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2599 'load' 'flat_array_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_174 : Operation 2600 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_444 = load float* %fullyconnected_weigh_44, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2600 'load' 'fullyconnected_weigh_444' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 175 <SV = 174> <Delay = 15.6>
ST_175 : Operation 2601 [2/4] (10.5ns)   --->   "%sum_42 = fadd float %sum_41, %tmp_2_41" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2601 'fadd' 'sum_42' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 2602 [1/2] (3.25ns)   --->   "%flat_array_load_43 = load float* %flat_array_addr_43, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2602 'load' 'flat_array_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_175 : Operation 2603 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_444 = load float* %fullyconnected_weigh_44, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2603 'load' 'fullyconnected_weigh_444' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_175 : Operation 2604 [2/2] (12.3ns)   --->   "%tmp_2_42 = fmul float %flat_array_load_43, %fullyconnected_weigh_444" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2604 'fmul' 'tmp_2_42' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 12.3>
ST_176 : Operation 2605 [1/4] (10.5ns)   --->   "%sum_42 = fadd float %sum_41, %tmp_2_41" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2605 'fadd' 'sum_42' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2606 [1/2] (12.3ns)   --->   "%tmp_2_42 = fmul float %flat_array_load_43, %fullyconnected_weigh_444" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2606 'fmul' 'tmp_2_42' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 10.5>
ST_177 : Operation 2607 [4/4] (10.5ns)   --->   "%sum_43 = fadd float %sum_42, %tmp_2_42" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2607 'fadd' 'sum_43' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 10.5>
ST_178 : Operation 2608 [1/1] (1.54ns)   --->   "%add_ln15_42 = add i12 -1896, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2608 'add' 'add_ln15_42' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2609 [1/1] (0.00ns)   --->   "%zext_ln15_52 = zext i12 %add_ln15_42 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2609 'zext' 'zext_ln15_52' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2610 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_45 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_52" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2610 'getelementptr' 'fullyconnected_weigh_45' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2611 [3/4] (10.5ns)   --->   "%sum_43 = fadd float %sum_42, %tmp_2_42" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2611 'fadd' 'sum_43' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2612 [2/2] (3.25ns)   --->   "%flat_array_load_44 = load float* %flat_array_addr_44, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2612 'load' 'flat_array_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_178 : Operation 2613 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_445 = load float* %fullyconnected_weigh_45, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2613 'load' 'fullyconnected_weigh_445' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 179 <SV = 178> <Delay = 15.6>
ST_179 : Operation 2614 [2/4] (10.5ns)   --->   "%sum_43 = fadd float %sum_42, %tmp_2_42" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2614 'fadd' 'sum_43' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2615 [1/2] (3.25ns)   --->   "%flat_array_load_44 = load float* %flat_array_addr_44, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2615 'load' 'flat_array_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_179 : Operation 2616 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_445 = load float* %fullyconnected_weigh_45, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2616 'load' 'fullyconnected_weigh_445' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_179 : Operation 2617 [2/2] (12.3ns)   --->   "%tmp_2_43 = fmul float %flat_array_load_44, %fullyconnected_weigh_445" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2617 'fmul' 'tmp_2_43' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 12.3>
ST_180 : Operation 2618 [1/4] (10.5ns)   --->   "%sum_43 = fadd float %sum_42, %tmp_2_42" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2618 'fadd' 'sum_43' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2619 [1/2] (12.3ns)   --->   "%tmp_2_43 = fmul float %flat_array_load_44, %fullyconnected_weigh_445" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2619 'fmul' 'tmp_2_43' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 10.5>
ST_181 : Operation 2620 [4/4] (10.5ns)   --->   "%sum_44 = fadd float %sum_43, %tmp_2_43" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2620 'fadd' 'sum_44' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 10.5>
ST_182 : Operation 2621 [1/1] (1.54ns)   --->   "%add_ln15_43 = add i12 -1846, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2621 'add' 'add_ln15_43' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2622 [1/1] (0.00ns)   --->   "%zext_ln15_53 = zext i12 %add_ln15_43 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2622 'zext' 'zext_ln15_53' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2623 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_46 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_53" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2623 'getelementptr' 'fullyconnected_weigh_46' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 2624 [3/4] (10.5ns)   --->   "%sum_44 = fadd float %sum_43, %tmp_2_43" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2624 'fadd' 'sum_44' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2625 [2/2] (3.25ns)   --->   "%flat_array_load_45 = load float* %flat_array_addr_45, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2625 'load' 'flat_array_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_182 : Operation 2626 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_446 = load float* %fullyconnected_weigh_46, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2626 'load' 'fullyconnected_weigh_446' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 183 <SV = 182> <Delay = 15.6>
ST_183 : Operation 2627 [2/4] (10.5ns)   --->   "%sum_44 = fadd float %sum_43, %tmp_2_43" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2627 'fadd' 'sum_44' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2628 [1/2] (3.25ns)   --->   "%flat_array_load_45 = load float* %flat_array_addr_45, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2628 'load' 'flat_array_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_183 : Operation 2629 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_446 = load float* %fullyconnected_weigh_46, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2629 'load' 'fullyconnected_weigh_446' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_183 : Operation 2630 [2/2] (12.3ns)   --->   "%tmp_2_44 = fmul float %flat_array_load_45, %fullyconnected_weigh_446" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2630 'fmul' 'tmp_2_44' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 12.3>
ST_184 : Operation 2631 [1/4] (10.5ns)   --->   "%sum_44 = fadd float %sum_43, %tmp_2_43" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2631 'fadd' 'sum_44' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2632 [1/2] (12.3ns)   --->   "%tmp_2_44 = fmul float %flat_array_load_45, %fullyconnected_weigh_446" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2632 'fmul' 'tmp_2_44' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 10.5>
ST_185 : Operation 2633 [4/4] (10.5ns)   --->   "%sum_45 = fadd float %sum_44, %tmp_2_44" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2633 'fadd' 'sum_45' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 10.5>
ST_186 : Operation 2634 [1/1] (1.54ns)   --->   "%add_ln15_44 = add i12 -1796, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2634 'add' 'add_ln15_44' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2635 [1/1] (0.00ns)   --->   "%zext_ln15_54 = zext i12 %add_ln15_44 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2635 'zext' 'zext_ln15_54' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2636 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_47 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_54" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2636 'getelementptr' 'fullyconnected_weigh_47' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2637 [3/4] (10.5ns)   --->   "%sum_45 = fadd float %sum_44, %tmp_2_44" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2637 'fadd' 'sum_45' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2638 [2/2] (3.25ns)   --->   "%flat_array_load_46 = load float* %flat_array_addr_46, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2638 'load' 'flat_array_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_186 : Operation 2639 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_447 = load float* %fullyconnected_weigh_47, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2639 'load' 'fullyconnected_weigh_447' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 187 <SV = 186> <Delay = 15.6>
ST_187 : Operation 2640 [2/4] (10.5ns)   --->   "%sum_45 = fadd float %sum_44, %tmp_2_44" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2640 'fadd' 'sum_45' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2641 [1/2] (3.25ns)   --->   "%flat_array_load_46 = load float* %flat_array_addr_46, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2641 'load' 'flat_array_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_187 : Operation 2642 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_447 = load float* %fullyconnected_weigh_47, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2642 'load' 'fullyconnected_weigh_447' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_187 : Operation 2643 [2/2] (12.3ns)   --->   "%tmp_2_45 = fmul float %flat_array_load_46, %fullyconnected_weigh_447" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2643 'fmul' 'tmp_2_45' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 12.3>
ST_188 : Operation 2644 [1/4] (10.5ns)   --->   "%sum_45 = fadd float %sum_44, %tmp_2_44" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2644 'fadd' 'sum_45' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2645 [1/2] (12.3ns)   --->   "%tmp_2_45 = fmul float %flat_array_load_46, %fullyconnected_weigh_447" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2645 'fmul' 'tmp_2_45' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 10.5>
ST_189 : Operation 2646 [4/4] (10.5ns)   --->   "%sum_46 = fadd float %sum_45, %tmp_2_45" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2646 'fadd' 'sum_46' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 10.5>
ST_190 : Operation 2647 [1/1] (1.54ns)   --->   "%add_ln15_45 = add i12 -1746, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2647 'add' 'add_ln15_45' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2648 [1/1] (0.00ns)   --->   "%zext_ln15_55 = zext i12 %add_ln15_45 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2648 'zext' 'zext_ln15_55' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2649 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_48 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_55" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2649 'getelementptr' 'fullyconnected_weigh_48' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2650 [3/4] (10.5ns)   --->   "%sum_46 = fadd float %sum_45, %tmp_2_45" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2650 'fadd' 'sum_46' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 2651 [2/2] (3.25ns)   --->   "%flat_array_load_47 = load float* %flat_array_addr_47, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2651 'load' 'flat_array_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_190 : Operation 2652 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_448 = load float* %fullyconnected_weigh_48, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2652 'load' 'fullyconnected_weigh_448' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 191 <SV = 190> <Delay = 15.6>
ST_191 : Operation 2653 [2/4] (10.5ns)   --->   "%sum_46 = fadd float %sum_45, %tmp_2_45" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2653 'fadd' 'sum_46' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2654 [1/2] (3.25ns)   --->   "%flat_array_load_47 = load float* %flat_array_addr_47, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2654 'load' 'flat_array_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_191 : Operation 2655 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_448 = load float* %fullyconnected_weigh_48, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2655 'load' 'fullyconnected_weigh_448' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_191 : Operation 2656 [2/2] (12.3ns)   --->   "%tmp_2_46 = fmul float %flat_array_load_47, %fullyconnected_weigh_448" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2656 'fmul' 'tmp_2_46' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 12.3>
ST_192 : Operation 2657 [1/4] (10.5ns)   --->   "%sum_46 = fadd float %sum_45, %tmp_2_45" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2657 'fadd' 'sum_46' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2658 [1/2] (12.3ns)   --->   "%tmp_2_46 = fmul float %flat_array_load_47, %fullyconnected_weigh_448" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2658 'fmul' 'tmp_2_46' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 10.5>
ST_193 : Operation 2659 [4/4] (10.5ns)   --->   "%sum_47 = fadd float %sum_46, %tmp_2_46" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2659 'fadd' 'sum_47' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 10.5>
ST_194 : Operation 2660 [1/1] (1.54ns)   --->   "%add_ln15_46 = add i12 -1696, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2660 'add' 'add_ln15_46' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2661 [1/1] (0.00ns)   --->   "%zext_ln15_56 = zext i12 %add_ln15_46 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2661 'zext' 'zext_ln15_56' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2662 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_49 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_56" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2662 'getelementptr' 'fullyconnected_weigh_49' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2663 [3/4] (10.5ns)   --->   "%sum_47 = fadd float %sum_46, %tmp_2_46" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2663 'fadd' 'sum_47' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2664 [2/2] (3.25ns)   --->   "%flat_array_load_48 = load float* %flat_array_addr_48, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2664 'load' 'flat_array_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_194 : Operation 2665 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_449 = load float* %fullyconnected_weigh_49, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2665 'load' 'fullyconnected_weigh_449' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 195 <SV = 194> <Delay = 15.6>
ST_195 : Operation 2666 [2/4] (10.5ns)   --->   "%sum_47 = fadd float %sum_46, %tmp_2_46" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2666 'fadd' 'sum_47' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2667 [1/2] (3.25ns)   --->   "%flat_array_load_48 = load float* %flat_array_addr_48, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2667 'load' 'flat_array_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_195 : Operation 2668 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_449 = load float* %fullyconnected_weigh_49, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2668 'load' 'fullyconnected_weigh_449' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_195 : Operation 2669 [2/2] (12.3ns)   --->   "%tmp_2_47 = fmul float %flat_array_load_48, %fullyconnected_weigh_449" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2669 'fmul' 'tmp_2_47' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 12.3>
ST_196 : Operation 2670 [1/4] (10.5ns)   --->   "%sum_47 = fadd float %sum_46, %tmp_2_46" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2670 'fadd' 'sum_47' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2671 [1/2] (12.3ns)   --->   "%tmp_2_47 = fmul float %flat_array_load_48, %fullyconnected_weigh_449" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2671 'fmul' 'tmp_2_47' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 10.5>
ST_197 : Operation 2672 [4/4] (10.5ns)   --->   "%sum_48 = fadd float %sum_47, %tmp_2_47" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2672 'fadd' 'sum_48' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 10.5>
ST_198 : Operation 2673 [1/1] (1.54ns)   --->   "%add_ln15_47 = add i12 -1646, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2673 'add' 'add_ln15_47' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 2674 [1/1] (0.00ns)   --->   "%zext_ln15_57 = zext i12 %add_ln15_47 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2674 'zext' 'zext_ln15_57' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2675 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_50 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_57" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2675 'getelementptr' 'fullyconnected_weigh_50' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2676 [3/4] (10.5ns)   --->   "%sum_48 = fadd float %sum_47, %tmp_2_47" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2676 'fadd' 'sum_48' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 2677 [2/2] (3.25ns)   --->   "%flat_array_load_49 = load float* %flat_array_addr_49, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2677 'load' 'flat_array_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_198 : Operation 2678 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_450 = load float* %fullyconnected_weigh_50, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2678 'load' 'fullyconnected_weigh_450' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 199 <SV = 198> <Delay = 15.6>
ST_199 : Operation 2679 [2/4] (10.5ns)   --->   "%sum_48 = fadd float %sum_47, %tmp_2_47" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2679 'fadd' 'sum_48' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2680 [1/2] (3.25ns)   --->   "%flat_array_load_49 = load float* %flat_array_addr_49, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2680 'load' 'flat_array_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_199 : Operation 2681 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_450 = load float* %fullyconnected_weigh_50, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2681 'load' 'fullyconnected_weigh_450' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_199 : Operation 2682 [2/2] (12.3ns)   --->   "%tmp_2_48 = fmul float %flat_array_load_49, %fullyconnected_weigh_450" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2682 'fmul' 'tmp_2_48' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 12.3>
ST_200 : Operation 2683 [1/4] (10.5ns)   --->   "%sum_48 = fadd float %sum_47, %tmp_2_47" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2683 'fadd' 'sum_48' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2684 [1/2] (12.3ns)   --->   "%tmp_2_48 = fmul float %flat_array_load_49, %fullyconnected_weigh_450" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2684 'fmul' 'tmp_2_48' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 10.5>
ST_201 : Operation 2685 [4/4] (10.5ns)   --->   "%sum_49 = fadd float %sum_48, %tmp_2_48" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2685 'fadd' 'sum_49' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 10.5>
ST_202 : Operation 2686 [1/1] (1.54ns)   --->   "%add_ln15_48 = add i12 -1596, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2686 'add' 'add_ln15_48' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2687 [1/1] (0.00ns)   --->   "%zext_ln15_58 = zext i12 %add_ln15_48 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2687 'zext' 'zext_ln15_58' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2688 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_51 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_58" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2688 'getelementptr' 'fullyconnected_weigh_51' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2689 [3/4] (10.5ns)   --->   "%sum_49 = fadd float %sum_48, %tmp_2_48" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2689 'fadd' 'sum_49' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2690 [2/2] (3.25ns)   --->   "%flat_array_load_50 = load float* %flat_array_addr_50, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2690 'load' 'flat_array_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_202 : Operation 2691 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_451 = load float* %fullyconnected_weigh_51, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2691 'load' 'fullyconnected_weigh_451' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 203 <SV = 202> <Delay = 15.6>
ST_203 : Operation 2692 [2/4] (10.5ns)   --->   "%sum_49 = fadd float %sum_48, %tmp_2_48" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2692 'fadd' 'sum_49' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2693 [1/2] (3.25ns)   --->   "%flat_array_load_50 = load float* %flat_array_addr_50, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2693 'load' 'flat_array_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_203 : Operation 2694 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_451 = load float* %fullyconnected_weigh_51, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2694 'load' 'fullyconnected_weigh_451' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_203 : Operation 2695 [2/2] (12.3ns)   --->   "%tmp_2_49 = fmul float %flat_array_load_50, %fullyconnected_weigh_451" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2695 'fmul' 'tmp_2_49' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 12.3>
ST_204 : Operation 2696 [1/4] (10.5ns)   --->   "%sum_49 = fadd float %sum_48, %tmp_2_48" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2696 'fadd' 'sum_49' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2697 [1/2] (12.3ns)   --->   "%tmp_2_49 = fmul float %flat_array_load_50, %fullyconnected_weigh_451" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2697 'fmul' 'tmp_2_49' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 10.5>
ST_205 : Operation 2698 [4/4] (10.5ns)   --->   "%sum_50 = fadd float %sum_49, %tmp_2_49" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2698 'fadd' 'sum_50' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 10.5>
ST_206 : Operation 2699 [1/1] (1.54ns)   --->   "%add_ln15_49 = add i12 -1546, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2699 'add' 'add_ln15_49' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2700 [1/1] (0.00ns)   --->   "%zext_ln15_59 = zext i12 %add_ln15_49 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2700 'zext' 'zext_ln15_59' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2701 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_52 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_59" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2701 'getelementptr' 'fullyconnected_weigh_52' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2702 [3/4] (10.5ns)   --->   "%sum_50 = fadd float %sum_49, %tmp_2_49" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2702 'fadd' 'sum_50' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2703 [2/2] (3.25ns)   --->   "%flat_array_load_51 = load float* %flat_array_addr_51, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2703 'load' 'flat_array_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_206 : Operation 2704 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_452 = load float* %fullyconnected_weigh_52, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2704 'load' 'fullyconnected_weigh_452' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 207 <SV = 206> <Delay = 15.6>
ST_207 : Operation 2705 [2/4] (10.5ns)   --->   "%sum_50 = fadd float %sum_49, %tmp_2_49" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2705 'fadd' 'sum_50' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2706 [1/2] (3.25ns)   --->   "%flat_array_load_51 = load float* %flat_array_addr_51, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2706 'load' 'flat_array_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_207 : Operation 2707 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_452 = load float* %fullyconnected_weigh_52, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2707 'load' 'fullyconnected_weigh_452' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_207 : Operation 2708 [2/2] (12.3ns)   --->   "%tmp_2_50 = fmul float %flat_array_load_51, %fullyconnected_weigh_452" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2708 'fmul' 'tmp_2_50' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 12.3>
ST_208 : Operation 2709 [1/4] (10.5ns)   --->   "%sum_50 = fadd float %sum_49, %tmp_2_49" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2709 'fadd' 'sum_50' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2710 [1/2] (12.3ns)   --->   "%tmp_2_50 = fmul float %flat_array_load_51, %fullyconnected_weigh_452" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2710 'fmul' 'tmp_2_50' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 10.5>
ST_209 : Operation 2711 [4/4] (10.5ns)   --->   "%sum_51 = fadd float %sum_50, %tmp_2_50" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2711 'fadd' 'sum_51' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 10.5>
ST_210 : Operation 2712 [1/1] (1.54ns)   --->   "%add_ln15_50 = add i12 -1496, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2712 'add' 'add_ln15_50' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2713 [1/1] (0.00ns)   --->   "%zext_ln15_60 = zext i12 %add_ln15_50 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2713 'zext' 'zext_ln15_60' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2714 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_53 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_60" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2714 'getelementptr' 'fullyconnected_weigh_53' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2715 [3/4] (10.5ns)   --->   "%sum_51 = fadd float %sum_50, %tmp_2_50" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2715 'fadd' 'sum_51' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2716 [2/2] (3.25ns)   --->   "%flat_array_load_52 = load float* %flat_array_addr_52, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2716 'load' 'flat_array_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_210 : Operation 2717 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_453 = load float* %fullyconnected_weigh_53, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2717 'load' 'fullyconnected_weigh_453' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 211 <SV = 210> <Delay = 15.6>
ST_211 : Operation 2718 [2/4] (10.5ns)   --->   "%sum_51 = fadd float %sum_50, %tmp_2_50" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2718 'fadd' 'sum_51' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2719 [1/2] (3.25ns)   --->   "%flat_array_load_52 = load float* %flat_array_addr_52, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2719 'load' 'flat_array_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_211 : Operation 2720 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_453 = load float* %fullyconnected_weigh_53, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2720 'load' 'fullyconnected_weigh_453' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_211 : Operation 2721 [2/2] (12.3ns)   --->   "%tmp_2_51 = fmul float %flat_array_load_52, %fullyconnected_weigh_453" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2721 'fmul' 'tmp_2_51' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 12.3>
ST_212 : Operation 2722 [1/4] (10.5ns)   --->   "%sum_51 = fadd float %sum_50, %tmp_2_50" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2722 'fadd' 'sum_51' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2723 [1/2] (12.3ns)   --->   "%tmp_2_51 = fmul float %flat_array_load_52, %fullyconnected_weigh_453" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2723 'fmul' 'tmp_2_51' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 10.5>
ST_213 : Operation 2724 [4/4] (10.5ns)   --->   "%sum_52 = fadd float %sum_51, %tmp_2_51" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2724 'fadd' 'sum_52' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 10.5>
ST_214 : Operation 2725 [1/1] (1.54ns)   --->   "%add_ln15_51 = add i12 -1446, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2725 'add' 'add_ln15_51' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2726 [1/1] (0.00ns)   --->   "%zext_ln15_61 = zext i12 %add_ln15_51 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2726 'zext' 'zext_ln15_61' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2727 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_54 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_61" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2727 'getelementptr' 'fullyconnected_weigh_54' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2728 [3/4] (10.5ns)   --->   "%sum_52 = fadd float %sum_51, %tmp_2_51" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2728 'fadd' 'sum_52' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2729 [2/2] (3.25ns)   --->   "%flat_array_load_53 = load float* %flat_array_addr_53, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2729 'load' 'flat_array_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_214 : Operation 2730 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_454 = load float* %fullyconnected_weigh_54, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2730 'load' 'fullyconnected_weigh_454' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 215 <SV = 214> <Delay = 15.6>
ST_215 : Operation 2731 [2/4] (10.5ns)   --->   "%sum_52 = fadd float %sum_51, %tmp_2_51" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2731 'fadd' 'sum_52' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2732 [1/2] (3.25ns)   --->   "%flat_array_load_53 = load float* %flat_array_addr_53, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2732 'load' 'flat_array_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_215 : Operation 2733 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_454 = load float* %fullyconnected_weigh_54, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2733 'load' 'fullyconnected_weigh_454' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_215 : Operation 2734 [2/2] (12.3ns)   --->   "%tmp_2_52 = fmul float %flat_array_load_53, %fullyconnected_weigh_454" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2734 'fmul' 'tmp_2_52' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 12.3>
ST_216 : Operation 2735 [1/4] (10.5ns)   --->   "%sum_52 = fadd float %sum_51, %tmp_2_51" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2735 'fadd' 'sum_52' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2736 [1/2] (12.3ns)   --->   "%tmp_2_52 = fmul float %flat_array_load_53, %fullyconnected_weigh_454" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2736 'fmul' 'tmp_2_52' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 10.5>
ST_217 : Operation 2737 [4/4] (10.5ns)   --->   "%sum_53 = fadd float %sum_52, %tmp_2_52" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2737 'fadd' 'sum_53' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 10.5>
ST_218 : Operation 2738 [1/1] (1.54ns)   --->   "%add_ln15_52 = add i12 -1396, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2738 'add' 'add_ln15_52' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2739 [1/1] (0.00ns)   --->   "%zext_ln15_62 = zext i12 %add_ln15_52 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2739 'zext' 'zext_ln15_62' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2740 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_55 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_62" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2740 'getelementptr' 'fullyconnected_weigh_55' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2741 [3/4] (10.5ns)   --->   "%sum_53 = fadd float %sum_52, %tmp_2_52" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2741 'fadd' 'sum_53' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2742 [2/2] (3.25ns)   --->   "%flat_array_load_54 = load float* %flat_array_addr_54, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2742 'load' 'flat_array_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_218 : Operation 2743 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_455 = load float* %fullyconnected_weigh_55, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2743 'load' 'fullyconnected_weigh_455' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 219 <SV = 218> <Delay = 15.6>
ST_219 : Operation 2744 [2/4] (10.5ns)   --->   "%sum_53 = fadd float %sum_52, %tmp_2_52" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2744 'fadd' 'sum_53' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2745 [1/2] (3.25ns)   --->   "%flat_array_load_54 = load float* %flat_array_addr_54, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2745 'load' 'flat_array_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_219 : Operation 2746 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_455 = load float* %fullyconnected_weigh_55, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2746 'load' 'fullyconnected_weigh_455' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_219 : Operation 2747 [2/2] (12.3ns)   --->   "%tmp_2_53 = fmul float %flat_array_load_54, %fullyconnected_weigh_455" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2747 'fmul' 'tmp_2_53' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 12.3>
ST_220 : Operation 2748 [1/4] (10.5ns)   --->   "%sum_53 = fadd float %sum_52, %tmp_2_52" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2748 'fadd' 'sum_53' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2749 [1/2] (12.3ns)   --->   "%tmp_2_53 = fmul float %flat_array_load_54, %fullyconnected_weigh_455" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2749 'fmul' 'tmp_2_53' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 10.5>
ST_221 : Operation 2750 [4/4] (10.5ns)   --->   "%sum_54 = fadd float %sum_53, %tmp_2_53" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2750 'fadd' 'sum_54' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 10.5>
ST_222 : Operation 2751 [1/1] (1.54ns)   --->   "%add_ln15_53 = add i12 -1346, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2751 'add' 'add_ln15_53' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2752 [1/1] (0.00ns)   --->   "%zext_ln15_63 = zext i12 %add_ln15_53 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2752 'zext' 'zext_ln15_63' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2753 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_56 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_63" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2753 'getelementptr' 'fullyconnected_weigh_56' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2754 [3/4] (10.5ns)   --->   "%sum_54 = fadd float %sum_53, %tmp_2_53" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2754 'fadd' 'sum_54' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2755 [2/2] (3.25ns)   --->   "%flat_array_load_55 = load float* %flat_array_addr_55, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2755 'load' 'flat_array_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_222 : Operation 2756 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_456 = load float* %fullyconnected_weigh_56, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2756 'load' 'fullyconnected_weigh_456' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 223 <SV = 222> <Delay = 15.6>
ST_223 : Operation 2757 [2/4] (10.5ns)   --->   "%sum_54 = fadd float %sum_53, %tmp_2_53" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2757 'fadd' 'sum_54' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2758 [1/2] (3.25ns)   --->   "%flat_array_load_55 = load float* %flat_array_addr_55, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2758 'load' 'flat_array_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_223 : Operation 2759 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_456 = load float* %fullyconnected_weigh_56, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2759 'load' 'fullyconnected_weigh_456' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_223 : Operation 2760 [2/2] (12.3ns)   --->   "%tmp_2_54 = fmul float %flat_array_load_55, %fullyconnected_weigh_456" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2760 'fmul' 'tmp_2_54' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 12.3>
ST_224 : Operation 2761 [1/4] (10.5ns)   --->   "%sum_54 = fadd float %sum_53, %tmp_2_53" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2761 'fadd' 'sum_54' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2762 [1/2] (12.3ns)   --->   "%tmp_2_54 = fmul float %flat_array_load_55, %fullyconnected_weigh_456" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2762 'fmul' 'tmp_2_54' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 10.5>
ST_225 : Operation 2763 [4/4] (10.5ns)   --->   "%sum_55 = fadd float %sum_54, %tmp_2_54" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2763 'fadd' 'sum_55' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 10.5>
ST_226 : Operation 2764 [1/1] (1.54ns)   --->   "%add_ln15_54 = add i12 -1296, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2764 'add' 'add_ln15_54' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2765 [1/1] (0.00ns)   --->   "%zext_ln15_64 = zext i12 %add_ln15_54 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2765 'zext' 'zext_ln15_64' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2766 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_57 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2766 'getelementptr' 'fullyconnected_weigh_57' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2767 [3/4] (10.5ns)   --->   "%sum_55 = fadd float %sum_54, %tmp_2_54" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2767 'fadd' 'sum_55' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2768 [2/2] (3.25ns)   --->   "%flat_array_load_56 = load float* %flat_array_addr_56, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2768 'load' 'flat_array_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_226 : Operation 2769 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_457 = load float* %fullyconnected_weigh_57, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2769 'load' 'fullyconnected_weigh_457' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 227 <SV = 226> <Delay = 15.6>
ST_227 : Operation 2770 [2/4] (10.5ns)   --->   "%sum_55 = fadd float %sum_54, %tmp_2_54" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2770 'fadd' 'sum_55' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2771 [1/2] (3.25ns)   --->   "%flat_array_load_56 = load float* %flat_array_addr_56, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2771 'load' 'flat_array_load_56' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_227 : Operation 2772 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_457 = load float* %fullyconnected_weigh_57, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2772 'load' 'fullyconnected_weigh_457' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_227 : Operation 2773 [2/2] (12.3ns)   --->   "%tmp_2_55 = fmul float %flat_array_load_56, %fullyconnected_weigh_457" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2773 'fmul' 'tmp_2_55' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 12.3>
ST_228 : Operation 2774 [1/4] (10.5ns)   --->   "%sum_55 = fadd float %sum_54, %tmp_2_54" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2774 'fadd' 'sum_55' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2775 [1/2] (12.3ns)   --->   "%tmp_2_55 = fmul float %flat_array_load_56, %fullyconnected_weigh_457" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2775 'fmul' 'tmp_2_55' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 10.5>
ST_229 : Operation 2776 [4/4] (10.5ns)   --->   "%sum_56 = fadd float %sum_55, %tmp_2_55" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2776 'fadd' 'sum_56' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 10.5>
ST_230 : Operation 2777 [1/1] (1.54ns)   --->   "%add_ln15_55 = add i12 -1246, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2777 'add' 'add_ln15_55' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2778 [1/1] (0.00ns)   --->   "%zext_ln15_65 = zext i12 %add_ln15_55 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2778 'zext' 'zext_ln15_65' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2779 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_58 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_65" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2779 'getelementptr' 'fullyconnected_weigh_58' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2780 [3/4] (10.5ns)   --->   "%sum_56 = fadd float %sum_55, %tmp_2_55" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2780 'fadd' 'sum_56' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2781 [2/2] (3.25ns)   --->   "%flat_array_load_57 = load float* %flat_array_addr_57, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2781 'load' 'flat_array_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_230 : Operation 2782 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_458 = load float* %fullyconnected_weigh_58, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2782 'load' 'fullyconnected_weigh_458' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 231 <SV = 230> <Delay = 15.6>
ST_231 : Operation 2783 [2/4] (10.5ns)   --->   "%sum_56 = fadd float %sum_55, %tmp_2_55" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2783 'fadd' 'sum_56' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2784 [1/2] (3.25ns)   --->   "%flat_array_load_57 = load float* %flat_array_addr_57, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2784 'load' 'flat_array_load_57' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_231 : Operation 2785 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_458 = load float* %fullyconnected_weigh_58, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2785 'load' 'fullyconnected_weigh_458' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_231 : Operation 2786 [2/2] (12.3ns)   --->   "%tmp_2_56 = fmul float %flat_array_load_57, %fullyconnected_weigh_458" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2786 'fmul' 'tmp_2_56' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 12.3>
ST_232 : Operation 2787 [1/4] (10.5ns)   --->   "%sum_56 = fadd float %sum_55, %tmp_2_55" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2787 'fadd' 'sum_56' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2788 [1/2] (12.3ns)   --->   "%tmp_2_56 = fmul float %flat_array_load_57, %fullyconnected_weigh_458" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2788 'fmul' 'tmp_2_56' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 10.5>
ST_233 : Operation 2789 [4/4] (10.5ns)   --->   "%sum_57 = fadd float %sum_56, %tmp_2_56" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2789 'fadd' 'sum_57' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 10.5>
ST_234 : Operation 2790 [1/1] (1.54ns)   --->   "%add_ln15_56 = add i12 -1196, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2790 'add' 'add_ln15_56' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2791 [1/1] (0.00ns)   --->   "%zext_ln15_66 = zext i12 %add_ln15_56 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2791 'zext' 'zext_ln15_66' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2792 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_59 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_66" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2792 'getelementptr' 'fullyconnected_weigh_59' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 2793 [3/4] (10.5ns)   --->   "%sum_57 = fadd float %sum_56, %tmp_2_56" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2793 'fadd' 'sum_57' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2794 [2/2] (3.25ns)   --->   "%flat_array_load_58 = load float* %flat_array_addr_58, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2794 'load' 'flat_array_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_234 : Operation 2795 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_459 = load float* %fullyconnected_weigh_59, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2795 'load' 'fullyconnected_weigh_459' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 235 <SV = 234> <Delay = 15.6>
ST_235 : Operation 2796 [2/4] (10.5ns)   --->   "%sum_57 = fadd float %sum_56, %tmp_2_56" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2796 'fadd' 'sum_57' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2797 [1/2] (3.25ns)   --->   "%flat_array_load_58 = load float* %flat_array_addr_58, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2797 'load' 'flat_array_load_58' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_235 : Operation 2798 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_459 = load float* %fullyconnected_weigh_59, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2798 'load' 'fullyconnected_weigh_459' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_235 : Operation 2799 [2/2] (12.3ns)   --->   "%tmp_2_57 = fmul float %flat_array_load_58, %fullyconnected_weigh_459" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2799 'fmul' 'tmp_2_57' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 12.3>
ST_236 : Operation 2800 [1/4] (10.5ns)   --->   "%sum_57 = fadd float %sum_56, %tmp_2_56" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2800 'fadd' 'sum_57' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 2801 [1/2] (12.3ns)   --->   "%tmp_2_57 = fmul float %flat_array_load_58, %fullyconnected_weigh_459" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2801 'fmul' 'tmp_2_57' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 10.5>
ST_237 : Operation 2802 [4/4] (10.5ns)   --->   "%sum_58 = fadd float %sum_57, %tmp_2_57" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2802 'fadd' 'sum_58' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 10.5>
ST_238 : Operation 2803 [1/1] (1.54ns)   --->   "%add_ln15_57 = add i12 -1146, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2803 'add' 'add_ln15_57' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 2804 [1/1] (0.00ns)   --->   "%zext_ln15_67 = zext i12 %add_ln15_57 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2804 'zext' 'zext_ln15_67' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2805 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_60 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_67" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2805 'getelementptr' 'fullyconnected_weigh_60' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 2806 [3/4] (10.5ns)   --->   "%sum_58 = fadd float %sum_57, %tmp_2_57" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2806 'fadd' 'sum_58' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 2807 [2/2] (3.25ns)   --->   "%flat_array_load_59 = load float* %flat_array_addr_59, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2807 'load' 'flat_array_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_238 : Operation 2808 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_460 = load float* %fullyconnected_weigh_60, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2808 'load' 'fullyconnected_weigh_460' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 239 <SV = 238> <Delay = 15.6>
ST_239 : Operation 2809 [2/4] (10.5ns)   --->   "%sum_58 = fadd float %sum_57, %tmp_2_57" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2809 'fadd' 'sum_58' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 2810 [1/2] (3.25ns)   --->   "%flat_array_load_59 = load float* %flat_array_addr_59, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2810 'load' 'flat_array_load_59' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_239 : Operation 2811 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_460 = load float* %fullyconnected_weigh_60, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2811 'load' 'fullyconnected_weigh_460' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_239 : Operation 2812 [2/2] (12.3ns)   --->   "%tmp_2_58 = fmul float %flat_array_load_59, %fullyconnected_weigh_460" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2812 'fmul' 'tmp_2_58' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 12.3>
ST_240 : Operation 2813 [1/4] (10.5ns)   --->   "%sum_58 = fadd float %sum_57, %tmp_2_57" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2813 'fadd' 'sum_58' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 2814 [1/2] (12.3ns)   --->   "%tmp_2_58 = fmul float %flat_array_load_59, %fullyconnected_weigh_460" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2814 'fmul' 'tmp_2_58' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 10.5>
ST_241 : Operation 2815 [4/4] (10.5ns)   --->   "%sum_59 = fadd float %sum_58, %tmp_2_58" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2815 'fadd' 'sum_59' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 10.5>
ST_242 : Operation 2816 [1/1] (1.54ns)   --->   "%add_ln15_58 = add i12 -1096, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2816 'add' 'add_ln15_58' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2817 [1/1] (0.00ns)   --->   "%zext_ln15_68 = zext i12 %add_ln15_58 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2817 'zext' 'zext_ln15_68' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2818 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_61 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_68" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2818 'getelementptr' 'fullyconnected_weigh_61' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 2819 [3/4] (10.5ns)   --->   "%sum_59 = fadd float %sum_58, %tmp_2_58" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2819 'fadd' 'sum_59' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 2820 [2/2] (3.25ns)   --->   "%flat_array_load_60 = load float* %flat_array_addr_60, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2820 'load' 'flat_array_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_242 : Operation 2821 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_461 = load float* %fullyconnected_weigh_61, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2821 'load' 'fullyconnected_weigh_461' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 243 <SV = 242> <Delay = 15.6>
ST_243 : Operation 2822 [2/4] (10.5ns)   --->   "%sum_59 = fadd float %sum_58, %tmp_2_58" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2822 'fadd' 'sum_59' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 2823 [1/2] (3.25ns)   --->   "%flat_array_load_60 = load float* %flat_array_addr_60, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2823 'load' 'flat_array_load_60' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_243 : Operation 2824 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_461 = load float* %fullyconnected_weigh_61, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2824 'load' 'fullyconnected_weigh_461' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_243 : Operation 2825 [2/2] (12.3ns)   --->   "%tmp_2_59 = fmul float %flat_array_load_60, %fullyconnected_weigh_461" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2825 'fmul' 'tmp_2_59' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 12.3>
ST_244 : Operation 2826 [1/4] (10.5ns)   --->   "%sum_59 = fadd float %sum_58, %tmp_2_58" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2826 'fadd' 'sum_59' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2827 [1/2] (12.3ns)   --->   "%tmp_2_59 = fmul float %flat_array_load_60, %fullyconnected_weigh_461" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2827 'fmul' 'tmp_2_59' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 10.5>
ST_245 : Operation 2828 [4/4] (10.5ns)   --->   "%sum_60 = fadd float %sum_59, %tmp_2_59" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2828 'fadd' 'sum_60' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 10.5>
ST_246 : Operation 2829 [1/1] (1.54ns)   --->   "%add_ln15_59 = add i12 -1046, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2829 'add' 'add_ln15_59' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 2830 [1/1] (0.00ns)   --->   "%zext_ln15_69 = zext i12 %add_ln15_59 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2830 'zext' 'zext_ln15_69' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2831 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_62 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_69" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2831 'getelementptr' 'fullyconnected_weigh_62' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 2832 [3/4] (10.5ns)   --->   "%sum_60 = fadd float %sum_59, %tmp_2_59" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2832 'fadd' 'sum_60' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 2833 [2/2] (3.25ns)   --->   "%flat_array_load_61 = load float* %flat_array_addr_61, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2833 'load' 'flat_array_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_246 : Operation 2834 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_462 = load float* %fullyconnected_weigh_62, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2834 'load' 'fullyconnected_weigh_462' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 247 <SV = 246> <Delay = 15.6>
ST_247 : Operation 2835 [2/4] (10.5ns)   --->   "%sum_60 = fadd float %sum_59, %tmp_2_59" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2835 'fadd' 'sum_60' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 2836 [1/2] (3.25ns)   --->   "%flat_array_load_61 = load float* %flat_array_addr_61, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2836 'load' 'flat_array_load_61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_247 : Operation 2837 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_462 = load float* %fullyconnected_weigh_62, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2837 'load' 'fullyconnected_weigh_462' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_247 : Operation 2838 [2/2] (12.3ns)   --->   "%tmp_2_60 = fmul float %flat_array_load_61, %fullyconnected_weigh_462" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2838 'fmul' 'tmp_2_60' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 12.3>
ST_248 : Operation 2839 [1/4] (10.5ns)   --->   "%sum_60 = fadd float %sum_59, %tmp_2_59" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2839 'fadd' 'sum_60' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 2840 [1/2] (12.3ns)   --->   "%tmp_2_60 = fmul float %flat_array_load_61, %fullyconnected_weigh_462" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2840 'fmul' 'tmp_2_60' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 10.5>
ST_249 : Operation 2841 [4/4] (10.5ns)   --->   "%sum_61 = fadd float %sum_60, %tmp_2_60" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2841 'fadd' 'sum_61' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 10.5>
ST_250 : Operation 2842 [1/1] (1.63ns)   --->   "%add_ln15_60 = add i11 -996, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2842 'add' 'add_ln15_60' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2843 [1/1] (0.00ns)   --->   "%sext_ln15_15 = sext i11 %add_ln15_60 to i12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2843 'sext' 'sext_ln15_15' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2844 [1/1] (0.00ns)   --->   "%zext_ln15_70 = zext i12 %sext_ln15_15 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2844 'zext' 'zext_ln15_70' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2845 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_63 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_70" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2845 'getelementptr' 'fullyconnected_weigh_63' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2846 [3/4] (10.5ns)   --->   "%sum_61 = fadd float %sum_60, %tmp_2_60" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2846 'fadd' 'sum_61' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2847 [2/2] (3.25ns)   --->   "%flat_array_load_62 = load float* %flat_array_addr_62, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2847 'load' 'flat_array_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_250 : Operation 2848 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_463 = load float* %fullyconnected_weigh_63, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2848 'load' 'fullyconnected_weigh_463' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 251 <SV = 250> <Delay = 15.6>
ST_251 : Operation 2849 [2/4] (10.5ns)   --->   "%sum_61 = fadd float %sum_60, %tmp_2_60" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2849 'fadd' 'sum_61' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2850 [1/2] (3.25ns)   --->   "%flat_array_load_62 = load float* %flat_array_addr_62, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2850 'load' 'flat_array_load_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_251 : Operation 2851 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_463 = load float* %fullyconnected_weigh_63, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2851 'load' 'fullyconnected_weigh_463' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_251 : Operation 2852 [2/2] (12.3ns)   --->   "%tmp_2_61 = fmul float %flat_array_load_62, %fullyconnected_weigh_463" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2852 'fmul' 'tmp_2_61' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 12.3>
ST_252 : Operation 2853 [1/4] (10.5ns)   --->   "%sum_61 = fadd float %sum_60, %tmp_2_60" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2853 'fadd' 'sum_61' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2854 [1/2] (12.3ns)   --->   "%tmp_2_61 = fmul float %flat_array_load_62, %fullyconnected_weigh_463" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2854 'fmul' 'tmp_2_61' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 10.5>
ST_253 : Operation 2855 [4/4] (10.5ns)   --->   "%sum_62 = fadd float %sum_61, %tmp_2_61" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2855 'fadd' 'sum_62' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 10.5>
ST_254 : Operation 2856 [1/1] (1.63ns)   --->   "%add_ln15_61 = add i11 -946, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2856 'add' 'add_ln15_61' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2857 [1/1] (0.00ns)   --->   "%sext_ln15_16 = sext i11 %add_ln15_61 to i12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2857 'sext' 'sext_ln15_16' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2858 [1/1] (0.00ns)   --->   "%zext_ln15_71 = zext i12 %sext_ln15_16 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2858 'zext' 'zext_ln15_71' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2859 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_64 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_71" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2859 'getelementptr' 'fullyconnected_weigh_64' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 2860 [3/4] (10.5ns)   --->   "%sum_62 = fadd float %sum_61, %tmp_2_61" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2860 'fadd' 'sum_62' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2861 [2/2] (3.25ns)   --->   "%flat_array_load_63 = load float* %flat_array_addr_63, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2861 'load' 'flat_array_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_254 : Operation 2862 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_464 = load float* %fullyconnected_weigh_64, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2862 'load' 'fullyconnected_weigh_464' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 255 <SV = 254> <Delay = 15.6>
ST_255 : Operation 2863 [2/4] (10.5ns)   --->   "%sum_62 = fadd float %sum_61, %tmp_2_61" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2863 'fadd' 'sum_62' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2864 [1/2] (3.25ns)   --->   "%flat_array_load_63 = load float* %flat_array_addr_63, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2864 'load' 'flat_array_load_63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_255 : Operation 2865 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_464 = load float* %fullyconnected_weigh_64, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2865 'load' 'fullyconnected_weigh_464' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_255 : Operation 2866 [2/2] (12.3ns)   --->   "%tmp_2_62 = fmul float %flat_array_load_63, %fullyconnected_weigh_464" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2866 'fmul' 'tmp_2_62' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 12.3>
ST_256 : Operation 2867 [1/4] (10.5ns)   --->   "%sum_62 = fadd float %sum_61, %tmp_2_61" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2867 'fadd' 'sum_62' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 2868 [1/2] (12.3ns)   --->   "%tmp_2_62 = fmul float %flat_array_load_63, %fullyconnected_weigh_464" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2868 'fmul' 'tmp_2_62' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 10.5>
ST_257 : Operation 2869 [4/4] (10.5ns)   --->   "%sum_63 = fadd float %sum_62, %tmp_2_62" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2869 'fadd' 'sum_63' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 10.5>
ST_258 : Operation 2870 [1/1] (0.00ns)   --->   "%tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 50, i6 %i_0)" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2870 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 2871 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_65 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %tmp_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2871 'getelementptr' 'fullyconnected_weigh_65' <Predicate = true> <Delay = 0.00>
ST_258 : Operation 2872 [3/4] (10.5ns)   --->   "%sum_63 = fadd float %sum_62, %tmp_2_62" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2872 'fadd' 'sum_63' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 2873 [2/2] (3.25ns)   --->   "%flat_array_load_64 = load float* %flat_array_addr_64, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2873 'load' 'flat_array_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_258 : Operation 2874 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_465 = load float* %fullyconnected_weigh_65, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2874 'load' 'fullyconnected_weigh_465' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 259 <SV = 258> <Delay = 15.6>
ST_259 : Operation 2875 [2/4] (10.5ns)   --->   "%sum_63 = fadd float %sum_62, %tmp_2_62" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2875 'fadd' 'sum_63' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 2876 [1/2] (3.25ns)   --->   "%flat_array_load_64 = load float* %flat_array_addr_64, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2876 'load' 'flat_array_load_64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_259 : Operation 2877 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_465 = load float* %fullyconnected_weigh_65, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2877 'load' 'fullyconnected_weigh_465' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_259 : Operation 2878 [2/2] (12.3ns)   --->   "%tmp_2_63 = fmul float %flat_array_load_64, %fullyconnected_weigh_465" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2878 'fmul' 'tmp_2_63' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 12.3>
ST_260 : Operation 2879 [1/4] (10.5ns)   --->   "%sum_63 = fadd float %sum_62, %tmp_2_62" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2879 'fadd' 'sum_63' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2880 [1/2] (12.3ns)   --->   "%tmp_2_63 = fmul float %flat_array_load_64, %fullyconnected_weigh_465" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2880 'fmul' 'tmp_2_63' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 10.5>
ST_261 : Operation 2881 [4/4] (10.5ns)   --->   "%sum_64 = fadd float %sum_63, %tmp_2_63" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2881 'fadd' 'sum_64' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 10.5>
ST_262 : Operation 2882 [1/1] (1.63ns)   --->   "%add_ln15_62 = add i11 -846, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2882 'add' 'add_ln15_62' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2883 [1/1] (0.00ns)   --->   "%sext_ln15_17 = sext i11 %add_ln15_62 to i12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2883 'sext' 'sext_ln15_17' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2884 [1/1] (0.00ns)   --->   "%zext_ln15_72 = zext i12 %sext_ln15_17 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2884 'zext' 'zext_ln15_72' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2885 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_66 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_72" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2885 'getelementptr' 'fullyconnected_weigh_66' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2886 [3/4] (10.5ns)   --->   "%sum_64 = fadd float %sum_63, %tmp_2_63" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2886 'fadd' 'sum_64' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2887 [2/2] (3.25ns)   --->   "%flat_array_load_65 = load float* %flat_array_addr_65, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2887 'load' 'flat_array_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_262 : Operation 2888 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_466 = load float* %fullyconnected_weigh_66, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2888 'load' 'fullyconnected_weigh_466' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 263 <SV = 262> <Delay = 15.6>
ST_263 : Operation 2889 [2/4] (10.5ns)   --->   "%sum_64 = fadd float %sum_63, %tmp_2_63" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2889 'fadd' 'sum_64' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2890 [1/2] (3.25ns)   --->   "%flat_array_load_65 = load float* %flat_array_addr_65, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2890 'load' 'flat_array_load_65' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_263 : Operation 2891 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_466 = load float* %fullyconnected_weigh_66, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2891 'load' 'fullyconnected_weigh_466' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_263 : Operation 2892 [2/2] (12.3ns)   --->   "%tmp_2_64 = fmul float %flat_array_load_65, %fullyconnected_weigh_466" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2892 'fmul' 'tmp_2_64' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 12.3>
ST_264 : Operation 2893 [1/4] (10.5ns)   --->   "%sum_64 = fadd float %sum_63, %tmp_2_63" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2893 'fadd' 'sum_64' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2894 [1/2] (12.3ns)   --->   "%tmp_2_64 = fmul float %flat_array_load_65, %fullyconnected_weigh_466" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2894 'fmul' 'tmp_2_64' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 10.5>
ST_265 : Operation 2895 [4/4] (10.5ns)   --->   "%sum_65 = fadd float %sum_64, %tmp_2_64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2895 'fadd' 'sum_65' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 10.5>
ST_266 : Operation 2896 [1/1] (1.63ns)   --->   "%add_ln15_63 = add i11 -796, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2896 'add' 'add_ln15_63' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 2897 [1/1] (0.00ns)   --->   "%sext_ln15_18 = sext i11 %add_ln15_63 to i12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2897 'sext' 'sext_ln15_18' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2898 [1/1] (0.00ns)   --->   "%zext_ln15_73 = zext i12 %sext_ln15_18 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2898 'zext' 'zext_ln15_73' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2899 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_67 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_73" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2899 'getelementptr' 'fullyconnected_weigh_67' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 2900 [3/4] (10.5ns)   --->   "%sum_65 = fadd float %sum_64, %tmp_2_64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2900 'fadd' 'sum_65' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 2901 [2/2] (3.25ns)   --->   "%flat_array_load_66 = load float* %flat_array_addr_66, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2901 'load' 'flat_array_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_266 : Operation 2902 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_467 = load float* %fullyconnected_weigh_67, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2902 'load' 'fullyconnected_weigh_467' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 267 <SV = 266> <Delay = 15.6>
ST_267 : Operation 2903 [2/4] (10.5ns)   --->   "%sum_65 = fadd float %sum_64, %tmp_2_64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2903 'fadd' 'sum_65' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2904 [1/2] (3.25ns)   --->   "%flat_array_load_66 = load float* %flat_array_addr_66, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2904 'load' 'flat_array_load_66' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_267 : Operation 2905 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_467 = load float* %fullyconnected_weigh_67, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2905 'load' 'fullyconnected_weigh_467' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_267 : Operation 2906 [2/2] (12.3ns)   --->   "%tmp_2_65 = fmul float %flat_array_load_66, %fullyconnected_weigh_467" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2906 'fmul' 'tmp_2_65' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 12.3>
ST_268 : Operation 2907 [1/4] (10.5ns)   --->   "%sum_65 = fadd float %sum_64, %tmp_2_64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2907 'fadd' 'sum_65' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 2908 [1/2] (12.3ns)   --->   "%tmp_2_65 = fmul float %flat_array_load_66, %fullyconnected_weigh_467" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2908 'fmul' 'tmp_2_65' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 10.5>
ST_269 : Operation 2909 [4/4] (10.5ns)   --->   "%sum_66 = fadd float %sum_65, %tmp_2_65" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2909 'fadd' 'sum_66' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 10.5>
ST_270 : Operation 2910 [1/1] (1.63ns)   --->   "%add_ln15_64 = add i11 -746, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2910 'add' 'add_ln15_64' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 2911 [1/1] (0.00ns)   --->   "%sext_ln15_19 = sext i11 %add_ln15_64 to i12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2911 'sext' 'sext_ln15_19' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2912 [1/1] (0.00ns)   --->   "%zext_ln15_74 = zext i12 %sext_ln15_19 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2912 'zext' 'zext_ln15_74' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2913 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_68 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_74" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2913 'getelementptr' 'fullyconnected_weigh_68' <Predicate = true> <Delay = 0.00>
ST_270 : Operation 2914 [3/4] (10.5ns)   --->   "%sum_66 = fadd float %sum_65, %tmp_2_65" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2914 'fadd' 'sum_66' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 2915 [2/2] (3.25ns)   --->   "%flat_array_load_67 = load float* %flat_array_addr_67, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2915 'load' 'flat_array_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_270 : Operation 2916 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_468 = load float* %fullyconnected_weigh_68, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2916 'load' 'fullyconnected_weigh_468' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 271 <SV = 270> <Delay = 15.6>
ST_271 : Operation 2917 [2/4] (10.5ns)   --->   "%sum_66 = fadd float %sum_65, %tmp_2_65" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2917 'fadd' 'sum_66' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2918 [1/2] (3.25ns)   --->   "%flat_array_load_67 = load float* %flat_array_addr_67, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2918 'load' 'flat_array_load_67' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_271 : Operation 2919 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_468 = load float* %fullyconnected_weigh_68, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2919 'load' 'fullyconnected_weigh_468' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_271 : Operation 2920 [2/2] (12.3ns)   --->   "%tmp_2_66 = fmul float %flat_array_load_67, %fullyconnected_weigh_468" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2920 'fmul' 'tmp_2_66' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 12.3>
ST_272 : Operation 2921 [1/4] (10.5ns)   --->   "%sum_66 = fadd float %sum_65, %tmp_2_65" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2921 'fadd' 'sum_66' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2922 [1/2] (12.3ns)   --->   "%tmp_2_66 = fmul float %flat_array_load_67, %fullyconnected_weigh_468" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2922 'fmul' 'tmp_2_66' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 10.5>
ST_273 : Operation 2923 [4/4] (10.5ns)   --->   "%sum_67 = fadd float %sum_66, %tmp_2_66" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2923 'fadd' 'sum_67' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 10.5>
ST_274 : Operation 2924 [1/1] (1.63ns)   --->   "%add_ln15_65 = add i11 -696, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2924 'add' 'add_ln15_65' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2925 [1/1] (0.00ns)   --->   "%sext_ln15_20 = sext i11 %add_ln15_65 to i12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2925 'sext' 'sext_ln15_20' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 2926 [1/1] (0.00ns)   --->   "%zext_ln15_75 = zext i12 %sext_ln15_20 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2926 'zext' 'zext_ln15_75' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 2927 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_69 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_75" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2927 'getelementptr' 'fullyconnected_weigh_69' <Predicate = true> <Delay = 0.00>
ST_274 : Operation 2928 [3/4] (10.5ns)   --->   "%sum_67 = fadd float %sum_66, %tmp_2_66" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2928 'fadd' 'sum_67' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2929 [2/2] (3.25ns)   --->   "%flat_array_load_68 = load float* %flat_array_addr_68, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2929 'load' 'flat_array_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_274 : Operation 2930 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_469 = load float* %fullyconnected_weigh_69, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2930 'load' 'fullyconnected_weigh_469' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 275 <SV = 274> <Delay = 15.6>
ST_275 : Operation 2931 [2/4] (10.5ns)   --->   "%sum_67 = fadd float %sum_66, %tmp_2_66" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2931 'fadd' 'sum_67' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 2932 [1/2] (3.25ns)   --->   "%flat_array_load_68 = load float* %flat_array_addr_68, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2932 'load' 'flat_array_load_68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_275 : Operation 2933 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_469 = load float* %fullyconnected_weigh_69, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2933 'load' 'fullyconnected_weigh_469' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_275 : Operation 2934 [2/2] (12.3ns)   --->   "%tmp_2_67 = fmul float %flat_array_load_68, %fullyconnected_weigh_469" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2934 'fmul' 'tmp_2_67' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 12.3>
ST_276 : Operation 2935 [1/4] (10.5ns)   --->   "%sum_67 = fadd float %sum_66, %tmp_2_66" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2935 'fadd' 'sum_67' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 2936 [1/2] (12.3ns)   --->   "%tmp_2_67 = fmul float %flat_array_load_68, %fullyconnected_weigh_469" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2936 'fmul' 'tmp_2_67' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 10.5>
ST_277 : Operation 2937 [4/4] (10.5ns)   --->   "%sum_68 = fadd float %sum_67, %tmp_2_67" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2937 'fadd' 'sum_68' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 277> <Delay = 10.5>
ST_278 : Operation 2938 [1/1] (1.63ns)   --->   "%add_ln15_66 = add i11 -646, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2938 'add' 'add_ln15_66' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 2939 [1/1] (0.00ns)   --->   "%sext_ln15_21 = sext i11 %add_ln15_66 to i12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2939 'sext' 'sext_ln15_21' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 2940 [1/1] (0.00ns)   --->   "%zext_ln15_76 = zext i12 %sext_ln15_21 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2940 'zext' 'zext_ln15_76' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 2941 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_70 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_76" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2941 'getelementptr' 'fullyconnected_weigh_70' <Predicate = true> <Delay = 0.00>
ST_278 : Operation 2942 [3/4] (10.5ns)   --->   "%sum_68 = fadd float %sum_67, %tmp_2_67" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2942 'fadd' 'sum_68' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 2943 [2/2] (3.25ns)   --->   "%flat_array_load_69 = load float* %flat_array_addr_69, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2943 'load' 'flat_array_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_278 : Operation 2944 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_470 = load float* %fullyconnected_weigh_70, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2944 'load' 'fullyconnected_weigh_470' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 279 <SV = 278> <Delay = 15.6>
ST_279 : Operation 2945 [2/4] (10.5ns)   --->   "%sum_68 = fadd float %sum_67, %tmp_2_67" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2945 'fadd' 'sum_68' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 2946 [1/2] (3.25ns)   --->   "%flat_array_load_69 = load float* %flat_array_addr_69, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2946 'load' 'flat_array_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_279 : Operation 2947 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_470 = load float* %fullyconnected_weigh_70, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2947 'load' 'fullyconnected_weigh_470' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_279 : Operation 2948 [2/2] (12.3ns)   --->   "%tmp_2_68 = fmul float %flat_array_load_69, %fullyconnected_weigh_470" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2948 'fmul' 'tmp_2_68' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 279> <Delay = 12.3>
ST_280 : Operation 2949 [1/4] (10.5ns)   --->   "%sum_68 = fadd float %sum_67, %tmp_2_67" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2949 'fadd' 'sum_68' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 2950 [1/2] (12.3ns)   --->   "%tmp_2_68 = fmul float %flat_array_load_69, %fullyconnected_weigh_470" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2950 'fmul' 'tmp_2_68' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 280> <Delay = 10.5>
ST_281 : Operation 2951 [4/4] (10.5ns)   --->   "%sum_69 = fadd float %sum_68, %tmp_2_68" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2951 'fadd' 'sum_69' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 281> <Delay = 10.5>
ST_282 : Operation 2952 [1/1] (1.63ns)   --->   "%add_ln15_67 = add i11 -596, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2952 'add' 'add_ln15_67' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 2953 [1/1] (0.00ns)   --->   "%sext_ln15_22 = sext i11 %add_ln15_67 to i12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2953 'sext' 'sext_ln15_22' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 2954 [1/1] (0.00ns)   --->   "%zext_ln15_77 = zext i12 %sext_ln15_22 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2954 'zext' 'zext_ln15_77' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 2955 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_71 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_77" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2955 'getelementptr' 'fullyconnected_weigh_71' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 2956 [3/4] (10.5ns)   --->   "%sum_69 = fadd float %sum_68, %tmp_2_68" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2956 'fadd' 'sum_69' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 2957 [2/2] (3.25ns)   --->   "%flat_array_load_70 = load float* %flat_array_addr_70, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2957 'load' 'flat_array_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_282 : Operation 2958 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_471 = load float* %fullyconnected_weigh_71, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2958 'load' 'fullyconnected_weigh_471' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 283 <SV = 282> <Delay = 15.6>
ST_283 : Operation 2959 [2/4] (10.5ns)   --->   "%sum_69 = fadd float %sum_68, %tmp_2_68" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2959 'fadd' 'sum_69' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 2960 [1/2] (3.25ns)   --->   "%flat_array_load_70 = load float* %flat_array_addr_70, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2960 'load' 'flat_array_load_70' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_283 : Operation 2961 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_471 = load float* %fullyconnected_weigh_71, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2961 'load' 'fullyconnected_weigh_471' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_283 : Operation 2962 [2/2] (12.3ns)   --->   "%tmp_2_69 = fmul float %flat_array_load_70, %fullyconnected_weigh_471" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2962 'fmul' 'tmp_2_69' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 283> <Delay = 12.3>
ST_284 : Operation 2963 [1/4] (10.5ns)   --->   "%sum_69 = fadd float %sum_68, %tmp_2_68" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2963 'fadd' 'sum_69' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 2964 [1/2] (12.3ns)   --->   "%tmp_2_69 = fmul float %flat_array_load_70, %fullyconnected_weigh_471" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2964 'fmul' 'tmp_2_69' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 284> <Delay = 10.5>
ST_285 : Operation 2965 [4/4] (10.5ns)   --->   "%sum_70 = fadd float %sum_69, %tmp_2_69" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2965 'fadd' 'sum_70' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 285> <Delay = 10.5>
ST_286 : Operation 2966 [1/1] (1.63ns)   --->   "%add_ln15_68 = add i11 -546, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2966 'add' 'add_ln15_68' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 2967 [1/1] (0.00ns)   --->   "%sext_ln15_23 = sext i11 %add_ln15_68 to i12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2967 'sext' 'sext_ln15_23' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2968 [1/1] (0.00ns)   --->   "%zext_ln15_78 = zext i12 %sext_ln15_23 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2968 'zext' 'zext_ln15_78' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2969 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_72 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_78" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2969 'getelementptr' 'fullyconnected_weigh_72' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 2970 [3/4] (10.5ns)   --->   "%sum_70 = fadd float %sum_69, %tmp_2_69" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2970 'fadd' 'sum_70' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 2971 [2/2] (3.25ns)   --->   "%flat_array_load_71 = load float* %flat_array_addr_71, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2971 'load' 'flat_array_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_286 : Operation 2972 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_472 = load float* %fullyconnected_weigh_72, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2972 'load' 'fullyconnected_weigh_472' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 287 <SV = 286> <Delay = 15.6>
ST_287 : Operation 2973 [2/4] (10.5ns)   --->   "%sum_70 = fadd float %sum_69, %tmp_2_69" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2973 'fadd' 'sum_70' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 2974 [1/2] (3.25ns)   --->   "%flat_array_load_71 = load float* %flat_array_addr_71, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2974 'load' 'flat_array_load_71' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_287 : Operation 2975 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_472 = load float* %fullyconnected_weigh_72, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2975 'load' 'fullyconnected_weigh_472' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_287 : Operation 2976 [2/2] (12.3ns)   --->   "%tmp_2_70 = fmul float %flat_array_load_71, %fullyconnected_weigh_472" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2976 'fmul' 'tmp_2_70' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 287> <Delay = 12.3>
ST_288 : Operation 2977 [1/4] (10.5ns)   --->   "%sum_70 = fadd float %sum_69, %tmp_2_69" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2977 'fadd' 'sum_70' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 2978 [1/2] (12.3ns)   --->   "%tmp_2_70 = fmul float %flat_array_load_71, %fullyconnected_weigh_472" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2978 'fmul' 'tmp_2_70' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 288> <Delay = 10.5>
ST_289 : Operation 2979 [4/4] (10.5ns)   --->   "%sum_71 = fadd float %sum_70, %tmp_2_70" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2979 'fadd' 'sum_71' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 289> <Delay = 10.5>
ST_290 : Operation 2980 [1/1] (1.73ns)   --->   "%add_ln15_69 = add i10 -496, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2980 'add' 'add_ln15_69' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 2981 [1/1] (0.00ns)   --->   "%sext_ln15_24 = sext i10 %add_ln15_69 to i12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2981 'sext' 'sext_ln15_24' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 2982 [1/1] (0.00ns)   --->   "%zext_ln15_79 = zext i12 %sext_ln15_24 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2982 'zext' 'zext_ln15_79' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 2983 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_73 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_79" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2983 'getelementptr' 'fullyconnected_weigh_73' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 2984 [3/4] (10.5ns)   --->   "%sum_71 = fadd float %sum_70, %tmp_2_70" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2984 'fadd' 'sum_71' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 2985 [2/2] (3.25ns)   --->   "%flat_array_load_72 = load float* %flat_array_addr_72, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2985 'load' 'flat_array_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_290 : Operation 2986 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_473 = load float* %fullyconnected_weigh_73, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2986 'load' 'fullyconnected_weigh_473' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 291 <SV = 290> <Delay = 15.6>
ST_291 : Operation 2987 [2/4] (10.5ns)   --->   "%sum_71 = fadd float %sum_70, %tmp_2_70" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2987 'fadd' 'sum_71' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 2988 [1/2] (3.25ns)   --->   "%flat_array_load_72 = load float* %flat_array_addr_72, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2988 'load' 'flat_array_load_72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_291 : Operation 2989 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_473 = load float* %fullyconnected_weigh_73, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2989 'load' 'fullyconnected_weigh_473' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_291 : Operation 2990 [2/2] (12.3ns)   --->   "%tmp_2_71 = fmul float %flat_array_load_72, %fullyconnected_weigh_473" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2990 'fmul' 'tmp_2_71' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 291> <Delay = 12.3>
ST_292 : Operation 2991 [1/4] (10.5ns)   --->   "%sum_71 = fadd float %sum_70, %tmp_2_70" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2991 'fadd' 'sum_71' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 2992 [1/2] (12.3ns)   --->   "%tmp_2_71 = fmul float %flat_array_load_72, %fullyconnected_weigh_473" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2992 'fmul' 'tmp_2_71' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 292> <Delay = 10.5>
ST_293 : Operation 2993 [4/4] (10.5ns)   --->   "%sum_72 = fadd float %sum_71, %tmp_2_71" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2993 'fadd' 'sum_72' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 293> <Delay = 10.5>
ST_294 : Operation 2994 [1/1] (1.73ns)   --->   "%add_ln15_70 = add i10 -446, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2994 'add' 'add_ln15_70' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 2995 [1/1] (0.00ns)   --->   "%sext_ln15_25 = sext i10 %add_ln15_70 to i12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2995 'sext' 'sext_ln15_25' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2996 [1/1] (0.00ns)   --->   "%zext_ln15_80 = zext i12 %sext_ln15_25 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2996 'zext' 'zext_ln15_80' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2997 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_74 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_80" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2997 'getelementptr' 'fullyconnected_weigh_74' <Predicate = true> <Delay = 0.00>
ST_294 : Operation 2998 [3/4] (10.5ns)   --->   "%sum_72 = fadd float %sum_71, %tmp_2_71" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2998 'fadd' 'sum_72' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 2999 [2/2] (3.25ns)   --->   "%flat_array_load_73 = load float* %flat_array_addr_73, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 2999 'load' 'flat_array_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_294 : Operation 3000 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_474 = load float* %fullyconnected_weigh_74, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3000 'load' 'fullyconnected_weigh_474' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 295 <SV = 294> <Delay = 15.6>
ST_295 : Operation 3001 [2/4] (10.5ns)   --->   "%sum_72 = fadd float %sum_71, %tmp_2_71" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3001 'fadd' 'sum_72' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 3002 [1/2] (3.25ns)   --->   "%flat_array_load_73 = load float* %flat_array_addr_73, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3002 'load' 'flat_array_load_73' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_295 : Operation 3003 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_474 = load float* %fullyconnected_weigh_74, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3003 'load' 'fullyconnected_weigh_474' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_295 : Operation 3004 [2/2] (12.3ns)   --->   "%tmp_2_72 = fmul float %flat_array_load_73, %fullyconnected_weigh_474" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3004 'fmul' 'tmp_2_72' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 295> <Delay = 12.3>
ST_296 : Operation 3005 [1/4] (10.5ns)   --->   "%sum_72 = fadd float %sum_71, %tmp_2_71" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3005 'fadd' 'sum_72' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 3006 [1/2] (12.3ns)   --->   "%tmp_2_72 = fmul float %flat_array_load_73, %fullyconnected_weigh_474" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3006 'fmul' 'tmp_2_72' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 296> <Delay = 10.5>
ST_297 : Operation 3007 [4/4] (10.5ns)   --->   "%sum_73 = fadd float %sum_72, %tmp_2_72" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3007 'fadd' 'sum_73' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 297> <Delay = 10.5>
ST_298 : Operation 3008 [1/1] (1.73ns)   --->   "%add_ln15_71 = add i10 -396, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3008 'add' 'add_ln15_71' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 3009 [1/1] (0.00ns)   --->   "%sext_ln15_26 = sext i10 %add_ln15_71 to i12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3009 'sext' 'sext_ln15_26' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 3010 [1/1] (0.00ns)   --->   "%zext_ln15_81 = zext i12 %sext_ln15_26 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3010 'zext' 'zext_ln15_81' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 3011 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_75 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_81" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3011 'getelementptr' 'fullyconnected_weigh_75' <Predicate = true> <Delay = 0.00>
ST_298 : Operation 3012 [3/4] (10.5ns)   --->   "%sum_73 = fadd float %sum_72, %tmp_2_72" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3012 'fadd' 'sum_73' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 3013 [2/2] (3.25ns)   --->   "%flat_array_load_74 = load float* %flat_array_addr_74, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3013 'load' 'flat_array_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_298 : Operation 3014 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_475 = load float* %fullyconnected_weigh_75, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3014 'load' 'fullyconnected_weigh_475' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 299 <SV = 298> <Delay = 15.6>
ST_299 : Operation 3015 [2/4] (10.5ns)   --->   "%sum_73 = fadd float %sum_72, %tmp_2_72" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3015 'fadd' 'sum_73' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 3016 [1/2] (3.25ns)   --->   "%flat_array_load_74 = load float* %flat_array_addr_74, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3016 'load' 'flat_array_load_74' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_299 : Operation 3017 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_475 = load float* %fullyconnected_weigh_75, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3017 'load' 'fullyconnected_weigh_475' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_299 : Operation 3018 [2/2] (12.3ns)   --->   "%tmp_2_73 = fmul float %flat_array_load_74, %fullyconnected_weigh_475" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3018 'fmul' 'tmp_2_73' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 299> <Delay = 12.3>
ST_300 : Operation 3019 [1/4] (10.5ns)   --->   "%sum_73 = fadd float %sum_72, %tmp_2_72" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3019 'fadd' 'sum_73' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 3020 [1/2] (12.3ns)   --->   "%tmp_2_73 = fmul float %flat_array_load_74, %fullyconnected_weigh_475" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3020 'fmul' 'tmp_2_73' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 300> <Delay = 10.5>
ST_301 : Operation 3021 [4/4] (10.5ns)   --->   "%sum_74 = fadd float %sum_73, %tmp_2_73" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3021 'fadd' 'sum_74' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 301> <Delay = 10.5>
ST_302 : Operation 3022 [1/1] (1.73ns)   --->   "%add_ln15_72 = add i10 -346, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3022 'add' 'add_ln15_72' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 3023 [1/1] (0.00ns)   --->   "%sext_ln15_27 = sext i10 %add_ln15_72 to i12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3023 'sext' 'sext_ln15_27' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 3024 [1/1] (0.00ns)   --->   "%zext_ln15_82 = zext i12 %sext_ln15_27 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3024 'zext' 'zext_ln15_82' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 3025 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_76 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_82" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3025 'getelementptr' 'fullyconnected_weigh_76' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 3026 [3/4] (10.5ns)   --->   "%sum_74 = fadd float %sum_73, %tmp_2_73" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3026 'fadd' 'sum_74' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 3027 [2/2] (3.25ns)   --->   "%flat_array_load_75 = load float* %flat_array_addr_75, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3027 'load' 'flat_array_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_302 : Operation 3028 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_476 = load float* %fullyconnected_weigh_76, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3028 'load' 'fullyconnected_weigh_476' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 303 <SV = 302> <Delay = 15.6>
ST_303 : Operation 3029 [2/4] (10.5ns)   --->   "%sum_74 = fadd float %sum_73, %tmp_2_73" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3029 'fadd' 'sum_74' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 3030 [1/2] (3.25ns)   --->   "%flat_array_load_75 = load float* %flat_array_addr_75, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3030 'load' 'flat_array_load_75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_303 : Operation 3031 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_476 = load float* %fullyconnected_weigh_76, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3031 'load' 'fullyconnected_weigh_476' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_303 : Operation 3032 [2/2] (12.3ns)   --->   "%tmp_2_74 = fmul float %flat_array_load_75, %fullyconnected_weigh_476" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3032 'fmul' 'tmp_2_74' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 303> <Delay = 12.3>
ST_304 : Operation 3033 [1/4] (10.5ns)   --->   "%sum_74 = fadd float %sum_73, %tmp_2_73" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3033 'fadd' 'sum_74' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 3034 [1/2] (12.3ns)   --->   "%tmp_2_74 = fmul float %flat_array_load_75, %fullyconnected_weigh_476" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3034 'fmul' 'tmp_2_74' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 304> <Delay = 10.5>
ST_305 : Operation 3035 [4/4] (10.5ns)   --->   "%sum_75 = fadd float %sum_74, %tmp_2_74" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3035 'fadd' 'sum_75' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 305> <Delay = 10.5>
ST_306 : Operation 3036 [1/1] (1.73ns)   --->   "%add_ln15_73 = add i10 -296, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3036 'add' 'add_ln15_73' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 3037 [1/1] (0.00ns)   --->   "%sext_ln15_28 = sext i10 %add_ln15_73 to i12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3037 'sext' 'sext_ln15_28' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 3038 [1/1] (0.00ns)   --->   "%zext_ln15_83 = zext i12 %sext_ln15_28 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3038 'zext' 'zext_ln15_83' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 3039 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_77 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_83" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3039 'getelementptr' 'fullyconnected_weigh_77' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 3040 [3/4] (10.5ns)   --->   "%sum_75 = fadd float %sum_74, %tmp_2_74" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3040 'fadd' 'sum_75' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 3041 [2/2] (3.25ns)   --->   "%flat_array_load_76 = load float* %flat_array_addr_76, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3041 'load' 'flat_array_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_306 : Operation 3042 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_477 = load float* %fullyconnected_weigh_77, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3042 'load' 'fullyconnected_weigh_477' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 307 <SV = 306> <Delay = 15.6>
ST_307 : Operation 3043 [2/4] (10.5ns)   --->   "%sum_75 = fadd float %sum_74, %tmp_2_74" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3043 'fadd' 'sum_75' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 3044 [1/2] (3.25ns)   --->   "%flat_array_load_76 = load float* %flat_array_addr_76, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3044 'load' 'flat_array_load_76' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_307 : Operation 3045 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_477 = load float* %fullyconnected_weigh_77, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3045 'load' 'fullyconnected_weigh_477' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_307 : Operation 3046 [2/2] (12.3ns)   --->   "%tmp_2_75 = fmul float %flat_array_load_76, %fullyconnected_weigh_477" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3046 'fmul' 'tmp_2_75' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 307> <Delay = 12.3>
ST_308 : Operation 3047 [1/4] (10.5ns)   --->   "%sum_75 = fadd float %sum_74, %tmp_2_74" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3047 'fadd' 'sum_75' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 3048 [1/2] (12.3ns)   --->   "%tmp_2_75 = fmul float %flat_array_load_76, %fullyconnected_weigh_477" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3048 'fmul' 'tmp_2_75' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 308> <Delay = 10.5>
ST_309 : Operation 3049 [4/4] (10.5ns)   --->   "%sum_76 = fadd float %sum_75, %tmp_2_75" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3049 'fadd' 'sum_76' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 309> <Delay = 10.5>
ST_310 : Operation 3050 [1/1] (1.82ns)   --->   "%add_ln15_74 = add i9 -246, %zext_ln15_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3050 'add' 'add_ln15_74' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 3051 [1/1] (0.00ns)   --->   "%sext_ln15_29 = sext i9 %add_ln15_74 to i12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3051 'sext' 'sext_ln15_29' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 3052 [1/1] (0.00ns)   --->   "%zext_ln15_84 = zext i12 %sext_ln15_29 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3052 'zext' 'zext_ln15_84' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 3053 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_78 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_84" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3053 'getelementptr' 'fullyconnected_weigh_78' <Predicate = true> <Delay = 0.00>
ST_310 : Operation 3054 [3/4] (10.5ns)   --->   "%sum_76 = fadd float %sum_75, %tmp_2_75" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3054 'fadd' 'sum_76' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 3055 [2/2] (3.25ns)   --->   "%flat_array_load_77 = load float* %flat_array_addr_77, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3055 'load' 'flat_array_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_310 : Operation 3056 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_478 = load float* %fullyconnected_weigh_78, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3056 'load' 'fullyconnected_weigh_478' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 311 <SV = 310> <Delay = 15.6>
ST_311 : Operation 3057 [2/4] (10.5ns)   --->   "%sum_76 = fadd float %sum_75, %tmp_2_75" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3057 'fadd' 'sum_76' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 3058 [1/2] (3.25ns)   --->   "%flat_array_load_77 = load float* %flat_array_addr_77, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3058 'load' 'flat_array_load_77' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_311 : Operation 3059 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_478 = load float* %fullyconnected_weigh_78, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3059 'load' 'fullyconnected_weigh_478' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_311 : Operation 3060 [2/2] (12.3ns)   --->   "%tmp_2_76 = fmul float %flat_array_load_77, %fullyconnected_weigh_478" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3060 'fmul' 'tmp_2_76' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 311> <Delay = 12.3>
ST_312 : Operation 3061 [1/4] (10.5ns)   --->   "%sum_76 = fadd float %sum_75, %tmp_2_75" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3061 'fadd' 'sum_76' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 3062 [1/2] (12.3ns)   --->   "%tmp_2_76 = fmul float %flat_array_load_77, %fullyconnected_weigh_478" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3062 'fmul' 'tmp_2_76' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 312> <Delay = 10.5>
ST_313 : Operation 3063 [4/4] (10.5ns)   --->   "%sum_77 = fadd float %sum_76, %tmp_2_76" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3063 'fadd' 'sum_77' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 313> <Delay = 10.5>
ST_314 : Operation 3064 [1/1] (1.82ns)   --->   "%add_ln15_75 = add i9 -196, %zext_ln15_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3064 'add' 'add_ln15_75' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 3065 [1/1] (0.00ns)   --->   "%sext_ln15_30 = sext i9 %add_ln15_75 to i12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3065 'sext' 'sext_ln15_30' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 3066 [1/1] (0.00ns)   --->   "%zext_ln15_85 = zext i12 %sext_ln15_30 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3066 'zext' 'zext_ln15_85' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 3067 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_79 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_85" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3067 'getelementptr' 'fullyconnected_weigh_79' <Predicate = true> <Delay = 0.00>
ST_314 : Operation 3068 [3/4] (10.5ns)   --->   "%sum_77 = fadd float %sum_76, %tmp_2_76" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3068 'fadd' 'sum_77' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 3069 [2/2] (3.25ns)   --->   "%flat_array_load_78 = load float* %flat_array_addr_78, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3069 'load' 'flat_array_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_314 : Operation 3070 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_479 = load float* %fullyconnected_weigh_79, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3070 'load' 'fullyconnected_weigh_479' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 315 <SV = 314> <Delay = 15.6>
ST_315 : Operation 3071 [2/4] (10.5ns)   --->   "%sum_77 = fadd float %sum_76, %tmp_2_76" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3071 'fadd' 'sum_77' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 3072 [1/2] (3.25ns)   --->   "%flat_array_load_78 = load float* %flat_array_addr_78, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3072 'load' 'flat_array_load_78' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_315 : Operation 3073 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_479 = load float* %fullyconnected_weigh_79, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3073 'load' 'fullyconnected_weigh_479' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_315 : Operation 3074 [2/2] (12.3ns)   --->   "%tmp_2_77 = fmul float %flat_array_load_78, %fullyconnected_weigh_479" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3074 'fmul' 'tmp_2_77' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 315> <Delay = 12.3>
ST_316 : Operation 3075 [1/4] (10.5ns)   --->   "%sum_77 = fadd float %sum_76, %tmp_2_76" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3075 'fadd' 'sum_77' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 3076 [1/2] (12.3ns)   --->   "%tmp_2_77 = fmul float %flat_array_load_78, %fullyconnected_weigh_479" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3076 'fmul' 'tmp_2_77' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 316> <Delay = 10.5>
ST_317 : Operation 3077 [4/4] (10.5ns)   --->   "%sum_78 = fadd float %sum_77, %tmp_2_77" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3077 'fadd' 'sum_78' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 317> <Delay = 10.5>
ST_318 : Operation 3078 [1/1] (1.82ns)   --->   "%add_ln15_76 = add i9 -146, %zext_ln15_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3078 'add' 'add_ln15_76' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 3079 [1/1] (0.00ns)   --->   "%sext_ln15_31 = sext i9 %add_ln15_76 to i12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3079 'sext' 'sext_ln15_31' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 3080 [1/1] (0.00ns)   --->   "%zext_ln15_86 = zext i12 %sext_ln15_31 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3080 'zext' 'zext_ln15_86' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 3081 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_80 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_86" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3081 'getelementptr' 'fullyconnected_weigh_80' <Predicate = true> <Delay = 0.00>
ST_318 : Operation 3082 [3/4] (10.5ns)   --->   "%sum_78 = fadd float %sum_77, %tmp_2_77" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3082 'fadd' 'sum_78' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 3083 [2/2] (3.25ns)   --->   "%flat_array_load_79 = load float* %flat_array_addr_79, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3083 'load' 'flat_array_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_318 : Operation 3084 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_480 = load float* %fullyconnected_weigh_80, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3084 'load' 'fullyconnected_weigh_480' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 319 <SV = 318> <Delay = 15.6>
ST_319 : Operation 3085 [2/4] (10.5ns)   --->   "%sum_78 = fadd float %sum_77, %tmp_2_77" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3085 'fadd' 'sum_78' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 3086 [1/2] (3.25ns)   --->   "%flat_array_load_79 = load float* %flat_array_addr_79, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3086 'load' 'flat_array_load_79' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_319 : Operation 3087 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_480 = load float* %fullyconnected_weigh_80, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3087 'load' 'fullyconnected_weigh_480' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_319 : Operation 3088 [2/2] (12.3ns)   --->   "%tmp_2_78 = fmul float %flat_array_load_79, %fullyconnected_weigh_480" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3088 'fmul' 'tmp_2_78' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 319> <Delay = 12.3>
ST_320 : Operation 3089 [1/4] (10.5ns)   --->   "%sum_78 = fadd float %sum_77, %tmp_2_77" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3089 'fadd' 'sum_78' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 3090 [1/2] (12.3ns)   --->   "%tmp_2_78 = fmul float %flat_array_load_79, %fullyconnected_weigh_480" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3090 'fmul' 'tmp_2_78' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 320> <Delay = 10.5>
ST_321 : Operation 3091 [4/4] (10.5ns)   --->   "%sum_79 = fadd float %sum_78, %tmp_2_78" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3091 'fadd' 'sum_79' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 321> <Delay = 10.5>
ST_322 : Operation 3092 [1/1] (1.91ns)   --->   "%add_ln15_77 = add i8 -96, %zext_ln15_3" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3092 'add' 'add_ln15_77' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 3093 [1/1] (0.00ns)   --->   "%sext_ln15_32 = sext i8 %add_ln15_77 to i12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3093 'sext' 'sext_ln15_32' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 3094 [1/1] (0.00ns)   --->   "%zext_ln15_87 = zext i12 %sext_ln15_32 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3094 'zext' 'zext_ln15_87' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 3095 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_81 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_87" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3095 'getelementptr' 'fullyconnected_weigh_81' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 3096 [3/4] (10.5ns)   --->   "%sum_79 = fadd float %sum_78, %tmp_2_78" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3096 'fadd' 'sum_79' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 3097 [2/2] (3.25ns)   --->   "%flat_array_load_80 = load float* %flat_array_addr_80, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3097 'load' 'flat_array_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_322 : Operation 3098 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_481 = load float* %fullyconnected_weigh_81, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3098 'load' 'fullyconnected_weigh_481' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 323 <SV = 322> <Delay = 15.6>
ST_323 : Operation 3099 [2/4] (10.5ns)   --->   "%sum_79 = fadd float %sum_78, %tmp_2_78" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3099 'fadd' 'sum_79' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 3100 [1/2] (3.25ns)   --->   "%flat_array_load_80 = load float* %flat_array_addr_80, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3100 'load' 'flat_array_load_80' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_323 : Operation 3101 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_481 = load float* %fullyconnected_weigh_81, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3101 'load' 'fullyconnected_weigh_481' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_323 : Operation 3102 [2/2] (12.3ns)   --->   "%tmp_2_79 = fmul float %flat_array_load_80, %fullyconnected_weigh_481" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3102 'fmul' 'tmp_2_79' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 323> <Delay = 12.3>
ST_324 : Operation 3103 [1/4] (10.5ns)   --->   "%sum_79 = fadd float %sum_78, %tmp_2_78" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3103 'fadd' 'sum_79' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 3104 [1/2] (12.3ns)   --->   "%tmp_2_79 = fmul float %flat_array_load_80, %fullyconnected_weigh_481" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3104 'fmul' 'tmp_2_79' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 324> <Delay = 10.5>
ST_325 : Operation 3105 [4/4] (10.5ns)   --->   "%sum_80 = fadd float %sum_79, %tmp_2_79" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3105 'fadd' 'sum_80' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 325> <Delay = 10.5>
ST_326 : Operation 3106 [1/1] (0.00ns)   --->   "%zext_ln15_8 = zext i6 %i_0 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3106 'zext' 'zext_ln15_8' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 3107 [1/1] (1.67ns)   --->   "%add_ln15_78 = add i13 4050, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3107 'add' 'add_ln15_78' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_326 : Operation 3108 [1/1] (0.00ns)   --->   "%zext_ln15_88 = zext i13 %add_ln15_78 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3108 'zext' 'zext_ln15_88' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 3109 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_82 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_88" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3109 'getelementptr' 'fullyconnected_weigh_82' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 3110 [3/4] (10.5ns)   --->   "%sum_80 = fadd float %sum_79, %tmp_2_79" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3110 'fadd' 'sum_80' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_326 : Operation 3111 [2/2] (3.25ns)   --->   "%flat_array_load_81 = load float* %flat_array_addr_81, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3111 'load' 'flat_array_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_326 : Operation 3112 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_482 = load float* %fullyconnected_weigh_82, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3112 'load' 'fullyconnected_weigh_482' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 327 <SV = 326> <Delay = 15.6>
ST_327 : Operation 3113 [2/4] (10.5ns)   --->   "%sum_80 = fadd float %sum_79, %tmp_2_79" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3113 'fadd' 'sum_80' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 3114 [1/2] (3.25ns)   --->   "%flat_array_load_81 = load float* %flat_array_addr_81, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3114 'load' 'flat_array_load_81' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_327 : Operation 3115 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_482 = load float* %fullyconnected_weigh_82, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3115 'load' 'fullyconnected_weigh_482' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_327 : Operation 3116 [2/2] (12.3ns)   --->   "%tmp_2_80 = fmul float %flat_array_load_81, %fullyconnected_weigh_482" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3116 'fmul' 'tmp_2_80' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 327> <Delay = 12.3>
ST_328 : Operation 3117 [1/4] (10.5ns)   --->   "%sum_80 = fadd float %sum_79, %tmp_2_79" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3117 'fadd' 'sum_80' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 3118 [1/2] (12.3ns)   --->   "%tmp_2_80 = fmul float %flat_array_load_81, %fullyconnected_weigh_482" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3118 'fmul' 'tmp_2_80' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 328> <Delay = 10.5>
ST_329 : Operation 3119 [4/4] (10.5ns)   --->   "%sum_81 = fadd float %sum_80, %tmp_2_80" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3119 'fadd' 'sum_81' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 329> <Delay = 10.5>
ST_330 : Operation 3120 [1/1] (1.67ns)   --->   "%add_ln15_79 = add i13 -4092, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3120 'add' 'add_ln15_79' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 3121 [1/1] (0.00ns)   --->   "%zext_ln15_89 = zext i13 %add_ln15_79 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3121 'zext' 'zext_ln15_89' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 3122 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_83 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_89" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3122 'getelementptr' 'fullyconnected_weigh_83' <Predicate = true> <Delay = 0.00>
ST_330 : Operation 3123 [3/4] (10.5ns)   --->   "%sum_81 = fadd float %sum_80, %tmp_2_80" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3123 'fadd' 'sum_81' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 3124 [2/2] (3.25ns)   --->   "%flat_array_load_82 = load float* %flat_array_addr_82, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3124 'load' 'flat_array_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_330 : Operation 3125 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_483 = load float* %fullyconnected_weigh_83, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3125 'load' 'fullyconnected_weigh_483' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 331 <SV = 330> <Delay = 15.6>
ST_331 : Operation 3126 [2/4] (10.5ns)   --->   "%sum_81 = fadd float %sum_80, %tmp_2_80" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3126 'fadd' 'sum_81' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 3127 [1/2] (3.25ns)   --->   "%flat_array_load_82 = load float* %flat_array_addr_82, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3127 'load' 'flat_array_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_331 : Operation 3128 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_483 = load float* %fullyconnected_weigh_83, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3128 'load' 'fullyconnected_weigh_483' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_331 : Operation 3129 [2/2] (12.3ns)   --->   "%tmp_2_81 = fmul float %flat_array_load_82, %fullyconnected_weigh_483" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3129 'fmul' 'tmp_2_81' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 331> <Delay = 12.3>
ST_332 : Operation 3130 [1/4] (10.5ns)   --->   "%sum_81 = fadd float %sum_80, %tmp_2_80" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3130 'fadd' 'sum_81' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 3131 [1/2] (12.3ns)   --->   "%tmp_2_81 = fmul float %flat_array_load_82, %fullyconnected_weigh_483" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3131 'fmul' 'tmp_2_81' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 332> <Delay = 10.5>
ST_333 : Operation 3132 [4/4] (10.5ns)   --->   "%sum_82 = fadd float %sum_81, %tmp_2_81" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3132 'fadd' 'sum_82' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 333> <Delay = 10.5>
ST_334 : Operation 3133 [1/1] (1.67ns)   --->   "%add_ln15_80 = add i13 -4042, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3133 'add' 'add_ln15_80' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 3134 [1/1] (0.00ns)   --->   "%zext_ln15_90 = zext i13 %add_ln15_80 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3134 'zext' 'zext_ln15_90' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 3135 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_84 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_90" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3135 'getelementptr' 'fullyconnected_weigh_84' <Predicate = true> <Delay = 0.00>
ST_334 : Operation 3136 [3/4] (10.5ns)   --->   "%sum_82 = fadd float %sum_81, %tmp_2_81" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3136 'fadd' 'sum_82' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_334 : Operation 3137 [2/2] (3.25ns)   --->   "%flat_array_load_83 = load float* %flat_array_addr_83, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3137 'load' 'flat_array_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_334 : Operation 3138 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_484 = load float* %fullyconnected_weigh_84, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3138 'load' 'fullyconnected_weigh_484' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 335 <SV = 334> <Delay = 15.6>
ST_335 : Operation 3139 [2/4] (10.5ns)   --->   "%sum_82 = fadd float %sum_81, %tmp_2_81" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3139 'fadd' 'sum_82' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 3140 [1/2] (3.25ns)   --->   "%flat_array_load_83 = load float* %flat_array_addr_83, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3140 'load' 'flat_array_load_83' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_335 : Operation 3141 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_484 = load float* %fullyconnected_weigh_84, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3141 'load' 'fullyconnected_weigh_484' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_335 : Operation 3142 [2/2] (12.3ns)   --->   "%tmp_2_82 = fmul float %flat_array_load_83, %fullyconnected_weigh_484" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3142 'fmul' 'tmp_2_82' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 335> <Delay = 12.3>
ST_336 : Operation 3143 [1/4] (10.5ns)   --->   "%sum_82 = fadd float %sum_81, %tmp_2_81" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3143 'fadd' 'sum_82' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_336 : Operation 3144 [1/2] (12.3ns)   --->   "%tmp_2_82 = fmul float %flat_array_load_83, %fullyconnected_weigh_484" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3144 'fmul' 'tmp_2_82' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 336> <Delay = 10.5>
ST_337 : Operation 3145 [4/4] (10.5ns)   --->   "%sum_83 = fadd float %sum_82, %tmp_2_82" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3145 'fadd' 'sum_83' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 337> <Delay = 10.5>
ST_338 : Operation 3146 [1/1] (1.67ns)   --->   "%add_ln15_81 = add i13 -3992, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3146 'add' 'add_ln15_81' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 3147 [1/1] (0.00ns)   --->   "%zext_ln15_91 = zext i13 %add_ln15_81 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3147 'zext' 'zext_ln15_91' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 3148 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_85 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_91" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3148 'getelementptr' 'fullyconnected_weigh_85' <Predicate = true> <Delay = 0.00>
ST_338 : Operation 3149 [3/4] (10.5ns)   --->   "%sum_83 = fadd float %sum_82, %tmp_2_82" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3149 'fadd' 'sum_83' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_338 : Operation 3150 [2/2] (3.25ns)   --->   "%flat_array_load_84 = load float* %flat_array_addr_84, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3150 'load' 'flat_array_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_338 : Operation 3151 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_485 = load float* %fullyconnected_weigh_85, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3151 'load' 'fullyconnected_weigh_485' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 339 <SV = 338> <Delay = 15.6>
ST_339 : Operation 3152 [2/4] (10.5ns)   --->   "%sum_83 = fadd float %sum_82, %tmp_2_82" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3152 'fadd' 'sum_83' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 3153 [1/2] (3.25ns)   --->   "%flat_array_load_84 = load float* %flat_array_addr_84, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3153 'load' 'flat_array_load_84' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_339 : Operation 3154 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_485 = load float* %fullyconnected_weigh_85, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3154 'load' 'fullyconnected_weigh_485' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_339 : Operation 3155 [2/2] (12.3ns)   --->   "%tmp_2_83 = fmul float %flat_array_load_84, %fullyconnected_weigh_485" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3155 'fmul' 'tmp_2_83' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 339> <Delay = 12.3>
ST_340 : Operation 3156 [1/4] (10.5ns)   --->   "%sum_83 = fadd float %sum_82, %tmp_2_82" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3156 'fadd' 'sum_83' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 3157 [1/2] (12.3ns)   --->   "%tmp_2_83 = fmul float %flat_array_load_84, %fullyconnected_weigh_485" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3157 'fmul' 'tmp_2_83' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 340> <Delay = 10.5>
ST_341 : Operation 3158 [4/4] (10.5ns)   --->   "%sum_84 = fadd float %sum_83, %tmp_2_83" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3158 'fadd' 'sum_84' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 341> <Delay = 10.5>
ST_342 : Operation 3159 [1/1] (1.67ns)   --->   "%add_ln15_82 = add i13 -3942, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3159 'add' 'add_ln15_82' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 3160 [1/1] (0.00ns)   --->   "%zext_ln15_92 = zext i13 %add_ln15_82 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3160 'zext' 'zext_ln15_92' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 3161 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_86 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_92" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3161 'getelementptr' 'fullyconnected_weigh_86' <Predicate = true> <Delay = 0.00>
ST_342 : Operation 3162 [3/4] (10.5ns)   --->   "%sum_84 = fadd float %sum_83, %tmp_2_83" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3162 'fadd' 'sum_84' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_342 : Operation 3163 [2/2] (3.25ns)   --->   "%flat_array_load_85 = load float* %flat_array_addr_85, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3163 'load' 'flat_array_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_342 : Operation 3164 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_486 = load float* %fullyconnected_weigh_86, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3164 'load' 'fullyconnected_weigh_486' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 343 <SV = 342> <Delay = 15.6>
ST_343 : Operation 3165 [2/4] (10.5ns)   --->   "%sum_84 = fadd float %sum_83, %tmp_2_83" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3165 'fadd' 'sum_84' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 3166 [1/2] (3.25ns)   --->   "%flat_array_load_85 = load float* %flat_array_addr_85, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3166 'load' 'flat_array_load_85' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_343 : Operation 3167 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_486 = load float* %fullyconnected_weigh_86, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3167 'load' 'fullyconnected_weigh_486' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_343 : Operation 3168 [2/2] (12.3ns)   --->   "%tmp_2_84 = fmul float %flat_array_load_85, %fullyconnected_weigh_486" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3168 'fmul' 'tmp_2_84' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 343> <Delay = 12.3>
ST_344 : Operation 3169 [1/4] (10.5ns)   --->   "%sum_84 = fadd float %sum_83, %tmp_2_83" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3169 'fadd' 'sum_84' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_344 : Operation 3170 [1/2] (12.3ns)   --->   "%tmp_2_84 = fmul float %flat_array_load_85, %fullyconnected_weigh_486" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3170 'fmul' 'tmp_2_84' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 344> <Delay = 10.5>
ST_345 : Operation 3171 [4/4] (10.5ns)   --->   "%sum_85 = fadd float %sum_84, %tmp_2_84" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3171 'fadd' 'sum_85' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 345> <Delay = 10.5>
ST_346 : Operation 3172 [1/1] (1.67ns)   --->   "%add_ln15_83 = add i13 -3892, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3172 'add' 'add_ln15_83' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 3173 [1/1] (0.00ns)   --->   "%zext_ln15_93 = zext i13 %add_ln15_83 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3173 'zext' 'zext_ln15_93' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 3174 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_87 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_93" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3174 'getelementptr' 'fullyconnected_weigh_87' <Predicate = true> <Delay = 0.00>
ST_346 : Operation 3175 [3/4] (10.5ns)   --->   "%sum_85 = fadd float %sum_84, %tmp_2_84" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3175 'fadd' 'sum_85' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_346 : Operation 3176 [2/2] (3.25ns)   --->   "%flat_array_load_86 = load float* %flat_array_addr_86, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3176 'load' 'flat_array_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_346 : Operation 3177 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_487 = load float* %fullyconnected_weigh_87, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3177 'load' 'fullyconnected_weigh_487' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 347 <SV = 346> <Delay = 15.6>
ST_347 : Operation 3178 [2/4] (10.5ns)   --->   "%sum_85 = fadd float %sum_84, %tmp_2_84" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3178 'fadd' 'sum_85' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 3179 [1/2] (3.25ns)   --->   "%flat_array_load_86 = load float* %flat_array_addr_86, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3179 'load' 'flat_array_load_86' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_347 : Operation 3180 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_487 = load float* %fullyconnected_weigh_87, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3180 'load' 'fullyconnected_weigh_487' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_347 : Operation 3181 [2/2] (12.3ns)   --->   "%tmp_2_85 = fmul float %flat_array_load_86, %fullyconnected_weigh_487" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3181 'fmul' 'tmp_2_85' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 347> <Delay = 12.3>
ST_348 : Operation 3182 [1/4] (10.5ns)   --->   "%sum_85 = fadd float %sum_84, %tmp_2_84" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3182 'fadd' 'sum_85' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 3183 [1/2] (12.3ns)   --->   "%tmp_2_85 = fmul float %flat_array_load_86, %fullyconnected_weigh_487" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3183 'fmul' 'tmp_2_85' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 348> <Delay = 10.5>
ST_349 : Operation 3184 [4/4] (10.5ns)   --->   "%sum_86 = fadd float %sum_85, %tmp_2_85" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3184 'fadd' 'sum_86' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 349> <Delay = 10.5>
ST_350 : Operation 3185 [1/1] (1.67ns)   --->   "%add_ln15_84 = add i13 -3842, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3185 'add' 'add_ln15_84' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3186 [1/1] (0.00ns)   --->   "%zext_ln15_94 = zext i13 %add_ln15_84 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3186 'zext' 'zext_ln15_94' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3187 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_88 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_94" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3187 'getelementptr' 'fullyconnected_weigh_88' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3188 [3/4] (10.5ns)   --->   "%sum_86 = fadd float %sum_85, %tmp_2_85" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3188 'fadd' 'sum_86' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3189 [2/2] (3.25ns)   --->   "%flat_array_load_87 = load float* %flat_array_addr_87, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3189 'load' 'flat_array_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_350 : Operation 3190 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_488 = load float* %fullyconnected_weigh_88, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3190 'load' 'fullyconnected_weigh_488' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 351 <SV = 350> <Delay = 15.6>
ST_351 : Operation 3191 [2/4] (10.5ns)   --->   "%sum_86 = fadd float %sum_85, %tmp_2_85" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3191 'fadd' 'sum_86' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 3192 [1/2] (3.25ns)   --->   "%flat_array_load_87 = load float* %flat_array_addr_87, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3192 'load' 'flat_array_load_87' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_351 : Operation 3193 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_488 = load float* %fullyconnected_weigh_88, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3193 'load' 'fullyconnected_weigh_488' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_351 : Operation 3194 [2/2] (12.3ns)   --->   "%tmp_2_86 = fmul float %flat_array_load_87, %fullyconnected_weigh_488" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3194 'fmul' 'tmp_2_86' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 351> <Delay = 12.3>
ST_352 : Operation 3195 [1/4] (10.5ns)   --->   "%sum_86 = fadd float %sum_85, %tmp_2_85" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3195 'fadd' 'sum_86' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 3196 [1/2] (12.3ns)   --->   "%tmp_2_86 = fmul float %flat_array_load_87, %fullyconnected_weigh_488" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3196 'fmul' 'tmp_2_86' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 352> <Delay = 10.5>
ST_353 : Operation 3197 [4/4] (10.5ns)   --->   "%sum_87 = fadd float %sum_86, %tmp_2_86" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3197 'fadd' 'sum_87' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 353> <Delay = 10.5>
ST_354 : Operation 3198 [1/1] (1.67ns)   --->   "%add_ln15_85 = add i13 -3792, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3198 'add' 'add_ln15_85' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 3199 [1/1] (0.00ns)   --->   "%zext_ln15_95 = zext i13 %add_ln15_85 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3199 'zext' 'zext_ln15_95' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 3200 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_89 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_95" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3200 'getelementptr' 'fullyconnected_weigh_89' <Predicate = true> <Delay = 0.00>
ST_354 : Operation 3201 [3/4] (10.5ns)   --->   "%sum_87 = fadd float %sum_86, %tmp_2_86" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3201 'fadd' 'sum_87' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 3202 [2/2] (3.25ns)   --->   "%flat_array_load_88 = load float* %flat_array_addr_88, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3202 'load' 'flat_array_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_354 : Operation 3203 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_489 = load float* %fullyconnected_weigh_89, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3203 'load' 'fullyconnected_weigh_489' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 355 <SV = 354> <Delay = 15.6>
ST_355 : Operation 3204 [2/4] (10.5ns)   --->   "%sum_87 = fadd float %sum_86, %tmp_2_86" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3204 'fadd' 'sum_87' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 3205 [1/2] (3.25ns)   --->   "%flat_array_load_88 = load float* %flat_array_addr_88, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3205 'load' 'flat_array_load_88' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_355 : Operation 3206 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_489 = load float* %fullyconnected_weigh_89, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3206 'load' 'fullyconnected_weigh_489' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_355 : Operation 3207 [2/2] (12.3ns)   --->   "%tmp_2_87 = fmul float %flat_array_load_88, %fullyconnected_weigh_489" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3207 'fmul' 'tmp_2_87' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 355> <Delay = 12.3>
ST_356 : Operation 3208 [1/4] (10.5ns)   --->   "%sum_87 = fadd float %sum_86, %tmp_2_86" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3208 'fadd' 'sum_87' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 3209 [1/2] (12.3ns)   --->   "%tmp_2_87 = fmul float %flat_array_load_88, %fullyconnected_weigh_489" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3209 'fmul' 'tmp_2_87' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 356> <Delay = 10.5>
ST_357 : Operation 3210 [4/4] (10.5ns)   --->   "%sum_88 = fadd float %sum_87, %tmp_2_87" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3210 'fadd' 'sum_88' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 357> <Delay = 10.5>
ST_358 : Operation 3211 [1/1] (1.67ns)   --->   "%add_ln15_86 = add i13 -3742, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3211 'add' 'add_ln15_86' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 3212 [1/1] (0.00ns)   --->   "%zext_ln15_96 = zext i13 %add_ln15_86 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3212 'zext' 'zext_ln15_96' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 3213 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_90 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_96" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3213 'getelementptr' 'fullyconnected_weigh_90' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 3214 [3/4] (10.5ns)   --->   "%sum_88 = fadd float %sum_87, %tmp_2_87" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3214 'fadd' 'sum_88' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 3215 [2/2] (3.25ns)   --->   "%flat_array_load_89 = load float* %flat_array_addr_89, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3215 'load' 'flat_array_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_358 : Operation 3216 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_490 = load float* %fullyconnected_weigh_90, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3216 'load' 'fullyconnected_weigh_490' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 359 <SV = 358> <Delay = 15.6>
ST_359 : Operation 3217 [2/4] (10.5ns)   --->   "%sum_88 = fadd float %sum_87, %tmp_2_87" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3217 'fadd' 'sum_88' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 3218 [1/2] (3.25ns)   --->   "%flat_array_load_89 = load float* %flat_array_addr_89, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3218 'load' 'flat_array_load_89' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_359 : Operation 3219 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_490 = load float* %fullyconnected_weigh_90, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3219 'load' 'fullyconnected_weigh_490' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_359 : Operation 3220 [2/2] (12.3ns)   --->   "%tmp_2_88 = fmul float %flat_array_load_89, %fullyconnected_weigh_490" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3220 'fmul' 'tmp_2_88' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 359> <Delay = 12.3>
ST_360 : Operation 3221 [1/4] (10.5ns)   --->   "%sum_88 = fadd float %sum_87, %tmp_2_87" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3221 'fadd' 'sum_88' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 3222 [1/2] (12.3ns)   --->   "%tmp_2_88 = fmul float %flat_array_load_89, %fullyconnected_weigh_490" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3222 'fmul' 'tmp_2_88' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 360> <Delay = 10.5>
ST_361 : Operation 3223 [4/4] (10.5ns)   --->   "%sum_89 = fadd float %sum_88, %tmp_2_88" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3223 'fadd' 'sum_89' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 361> <Delay = 10.5>
ST_362 : Operation 3224 [1/1] (1.67ns)   --->   "%add_ln15_87 = add i13 -3692, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3224 'add' 'add_ln15_87' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 3225 [1/1] (0.00ns)   --->   "%zext_ln15_97 = zext i13 %add_ln15_87 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3225 'zext' 'zext_ln15_97' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 3226 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_91 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_97" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3226 'getelementptr' 'fullyconnected_weigh_91' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 3227 [3/4] (10.5ns)   --->   "%sum_89 = fadd float %sum_88, %tmp_2_88" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3227 'fadd' 'sum_89' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 3228 [2/2] (3.25ns)   --->   "%flat_array_load_90 = load float* %flat_array_addr_90, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3228 'load' 'flat_array_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_362 : Operation 3229 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_491 = load float* %fullyconnected_weigh_91, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3229 'load' 'fullyconnected_weigh_491' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 363 <SV = 362> <Delay = 15.6>
ST_363 : Operation 3230 [2/4] (10.5ns)   --->   "%sum_89 = fadd float %sum_88, %tmp_2_88" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3230 'fadd' 'sum_89' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 3231 [1/2] (3.25ns)   --->   "%flat_array_load_90 = load float* %flat_array_addr_90, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3231 'load' 'flat_array_load_90' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_363 : Operation 3232 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_491 = load float* %fullyconnected_weigh_91, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3232 'load' 'fullyconnected_weigh_491' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_363 : Operation 3233 [2/2] (12.3ns)   --->   "%tmp_2_89 = fmul float %flat_array_load_90, %fullyconnected_weigh_491" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3233 'fmul' 'tmp_2_89' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 363> <Delay = 12.3>
ST_364 : Operation 3234 [1/4] (10.5ns)   --->   "%sum_89 = fadd float %sum_88, %tmp_2_88" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3234 'fadd' 'sum_89' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 3235 [1/2] (12.3ns)   --->   "%tmp_2_89 = fmul float %flat_array_load_90, %fullyconnected_weigh_491" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3235 'fmul' 'tmp_2_89' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 364> <Delay = 10.5>
ST_365 : Operation 3236 [4/4] (10.5ns)   --->   "%sum_90 = fadd float %sum_89, %tmp_2_89" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3236 'fadd' 'sum_90' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 365> <Delay = 10.5>
ST_366 : Operation 3237 [1/1] (1.67ns)   --->   "%add_ln15_88 = add i13 -3642, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3237 'add' 'add_ln15_88' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 3238 [1/1] (0.00ns)   --->   "%zext_ln15_98 = zext i13 %add_ln15_88 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3238 'zext' 'zext_ln15_98' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 3239 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_92 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_98" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3239 'getelementptr' 'fullyconnected_weigh_92' <Predicate = true> <Delay = 0.00>
ST_366 : Operation 3240 [3/4] (10.5ns)   --->   "%sum_90 = fadd float %sum_89, %tmp_2_89" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3240 'fadd' 'sum_90' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 3241 [2/2] (3.25ns)   --->   "%flat_array_load_91 = load float* %flat_array_addr_91, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3241 'load' 'flat_array_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_366 : Operation 3242 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_492 = load float* %fullyconnected_weigh_92, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3242 'load' 'fullyconnected_weigh_492' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 367 <SV = 366> <Delay = 15.6>
ST_367 : Operation 3243 [2/4] (10.5ns)   --->   "%sum_90 = fadd float %sum_89, %tmp_2_89" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3243 'fadd' 'sum_90' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 3244 [1/2] (3.25ns)   --->   "%flat_array_load_91 = load float* %flat_array_addr_91, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3244 'load' 'flat_array_load_91' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_367 : Operation 3245 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_492 = load float* %fullyconnected_weigh_92, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3245 'load' 'fullyconnected_weigh_492' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_367 : Operation 3246 [2/2] (12.3ns)   --->   "%tmp_2_90 = fmul float %flat_array_load_91, %fullyconnected_weigh_492" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3246 'fmul' 'tmp_2_90' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 367> <Delay = 12.3>
ST_368 : Operation 3247 [1/4] (10.5ns)   --->   "%sum_90 = fadd float %sum_89, %tmp_2_89" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3247 'fadd' 'sum_90' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 3248 [1/2] (12.3ns)   --->   "%tmp_2_90 = fmul float %flat_array_load_91, %fullyconnected_weigh_492" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3248 'fmul' 'tmp_2_90' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 368> <Delay = 10.5>
ST_369 : Operation 3249 [4/4] (10.5ns)   --->   "%sum_91 = fadd float %sum_90, %tmp_2_90" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3249 'fadd' 'sum_91' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 369> <Delay = 10.5>
ST_370 : Operation 3250 [1/1] (1.67ns)   --->   "%add_ln15_89 = add i13 -3592, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3250 'add' 'add_ln15_89' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_370 : Operation 3251 [1/1] (0.00ns)   --->   "%zext_ln15_99 = zext i13 %add_ln15_89 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3251 'zext' 'zext_ln15_99' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 3252 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_93 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_99" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3252 'getelementptr' 'fullyconnected_weigh_93' <Predicate = true> <Delay = 0.00>
ST_370 : Operation 3253 [3/4] (10.5ns)   --->   "%sum_91 = fadd float %sum_90, %tmp_2_90" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3253 'fadd' 'sum_91' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_370 : Operation 3254 [2/2] (3.25ns)   --->   "%flat_array_load_92 = load float* %flat_array_addr_92, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3254 'load' 'flat_array_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_370 : Operation 3255 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_493 = load float* %fullyconnected_weigh_93, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3255 'load' 'fullyconnected_weigh_493' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 371 <SV = 370> <Delay = 15.6>
ST_371 : Operation 3256 [2/4] (10.5ns)   --->   "%sum_91 = fadd float %sum_90, %tmp_2_90" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3256 'fadd' 'sum_91' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_371 : Operation 3257 [1/2] (3.25ns)   --->   "%flat_array_load_92 = load float* %flat_array_addr_92, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3257 'load' 'flat_array_load_92' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_371 : Operation 3258 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_493 = load float* %fullyconnected_weigh_93, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3258 'load' 'fullyconnected_weigh_493' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_371 : Operation 3259 [2/2] (12.3ns)   --->   "%tmp_2_91 = fmul float %flat_array_load_92, %fullyconnected_weigh_493" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3259 'fmul' 'tmp_2_91' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 371> <Delay = 12.3>
ST_372 : Operation 3260 [1/4] (10.5ns)   --->   "%sum_91 = fadd float %sum_90, %tmp_2_90" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3260 'fadd' 'sum_91' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_372 : Operation 3261 [1/2] (12.3ns)   --->   "%tmp_2_91 = fmul float %flat_array_load_92, %fullyconnected_weigh_493" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3261 'fmul' 'tmp_2_91' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 372> <Delay = 10.5>
ST_373 : Operation 3262 [4/4] (10.5ns)   --->   "%sum_92 = fadd float %sum_91, %tmp_2_91" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3262 'fadd' 'sum_92' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 373> <Delay = 10.5>
ST_374 : Operation 3263 [1/1] (1.67ns)   --->   "%add_ln15_90 = add i13 -3542, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3263 'add' 'add_ln15_90' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 3264 [1/1] (0.00ns)   --->   "%zext_ln15_100 = zext i13 %add_ln15_90 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3264 'zext' 'zext_ln15_100' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 3265 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_94 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_100" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3265 'getelementptr' 'fullyconnected_weigh_94' <Predicate = true> <Delay = 0.00>
ST_374 : Operation 3266 [3/4] (10.5ns)   --->   "%sum_92 = fadd float %sum_91, %tmp_2_91" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3266 'fadd' 'sum_92' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 3267 [2/2] (3.25ns)   --->   "%flat_array_load_93 = load float* %flat_array_addr_93, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3267 'load' 'flat_array_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_374 : Operation 3268 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_494 = load float* %fullyconnected_weigh_94, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3268 'load' 'fullyconnected_weigh_494' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 375 <SV = 374> <Delay = 15.6>
ST_375 : Operation 3269 [2/4] (10.5ns)   --->   "%sum_92 = fadd float %sum_91, %tmp_2_91" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3269 'fadd' 'sum_92' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 3270 [1/2] (3.25ns)   --->   "%flat_array_load_93 = load float* %flat_array_addr_93, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3270 'load' 'flat_array_load_93' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_375 : Operation 3271 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_494 = load float* %fullyconnected_weigh_94, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3271 'load' 'fullyconnected_weigh_494' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_375 : Operation 3272 [2/2] (12.3ns)   --->   "%tmp_2_92 = fmul float %flat_array_load_93, %fullyconnected_weigh_494" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3272 'fmul' 'tmp_2_92' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 375> <Delay = 12.3>
ST_376 : Operation 3273 [1/4] (10.5ns)   --->   "%sum_92 = fadd float %sum_91, %tmp_2_91" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3273 'fadd' 'sum_92' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 3274 [1/2] (12.3ns)   --->   "%tmp_2_92 = fmul float %flat_array_load_93, %fullyconnected_weigh_494" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3274 'fmul' 'tmp_2_92' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 376> <Delay = 10.5>
ST_377 : Operation 3275 [4/4] (10.5ns)   --->   "%sum_93 = fadd float %sum_92, %tmp_2_92" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3275 'fadd' 'sum_93' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 377> <Delay = 10.5>
ST_378 : Operation 3276 [1/1] (1.67ns)   --->   "%add_ln15_91 = add i13 -3492, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3276 'add' 'add_ln15_91' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 3277 [1/1] (0.00ns)   --->   "%zext_ln15_101 = zext i13 %add_ln15_91 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3277 'zext' 'zext_ln15_101' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 3278 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_95 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_101" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3278 'getelementptr' 'fullyconnected_weigh_95' <Predicate = true> <Delay = 0.00>
ST_378 : Operation 3279 [3/4] (10.5ns)   --->   "%sum_93 = fadd float %sum_92, %tmp_2_92" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3279 'fadd' 'sum_93' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 3280 [2/2] (3.25ns)   --->   "%flat_array_load_94 = load float* %flat_array_addr_94, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3280 'load' 'flat_array_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_378 : Operation 3281 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_495 = load float* %fullyconnected_weigh_95, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3281 'load' 'fullyconnected_weigh_495' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 379 <SV = 378> <Delay = 15.6>
ST_379 : Operation 3282 [2/4] (10.5ns)   --->   "%sum_93 = fadd float %sum_92, %tmp_2_92" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3282 'fadd' 'sum_93' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 3283 [1/2] (3.25ns)   --->   "%flat_array_load_94 = load float* %flat_array_addr_94, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3283 'load' 'flat_array_load_94' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_379 : Operation 3284 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_495 = load float* %fullyconnected_weigh_95, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3284 'load' 'fullyconnected_weigh_495' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_379 : Operation 3285 [2/2] (12.3ns)   --->   "%tmp_2_93 = fmul float %flat_array_load_94, %fullyconnected_weigh_495" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3285 'fmul' 'tmp_2_93' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 379> <Delay = 12.3>
ST_380 : Operation 3286 [1/4] (10.5ns)   --->   "%sum_93 = fadd float %sum_92, %tmp_2_92" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3286 'fadd' 'sum_93' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 3287 [1/2] (12.3ns)   --->   "%tmp_2_93 = fmul float %flat_array_load_94, %fullyconnected_weigh_495" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3287 'fmul' 'tmp_2_93' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 380> <Delay = 10.5>
ST_381 : Operation 3288 [4/4] (10.5ns)   --->   "%sum_94 = fadd float %sum_93, %tmp_2_93" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3288 'fadd' 'sum_94' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 381> <Delay = 10.5>
ST_382 : Operation 3289 [1/1] (1.67ns)   --->   "%add_ln15_92 = add i13 -3442, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3289 'add' 'add_ln15_92' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 3290 [1/1] (0.00ns)   --->   "%zext_ln15_102 = zext i13 %add_ln15_92 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3290 'zext' 'zext_ln15_102' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 3291 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_96 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_102" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3291 'getelementptr' 'fullyconnected_weigh_96' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 3292 [3/4] (10.5ns)   --->   "%sum_94 = fadd float %sum_93, %tmp_2_93" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3292 'fadd' 'sum_94' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 3293 [2/2] (3.25ns)   --->   "%flat_array_load_95 = load float* %flat_array_addr_95, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3293 'load' 'flat_array_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_382 : Operation 3294 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_496 = load float* %fullyconnected_weigh_96, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3294 'load' 'fullyconnected_weigh_496' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 383 <SV = 382> <Delay = 15.6>
ST_383 : Operation 3295 [2/4] (10.5ns)   --->   "%sum_94 = fadd float %sum_93, %tmp_2_93" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3295 'fadd' 'sum_94' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_383 : Operation 3296 [1/2] (3.25ns)   --->   "%flat_array_load_95 = load float* %flat_array_addr_95, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3296 'load' 'flat_array_load_95' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_383 : Operation 3297 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_496 = load float* %fullyconnected_weigh_96, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3297 'load' 'fullyconnected_weigh_496' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_383 : Operation 3298 [2/2] (12.3ns)   --->   "%tmp_2_94 = fmul float %flat_array_load_95, %fullyconnected_weigh_496" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3298 'fmul' 'tmp_2_94' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 383> <Delay = 12.3>
ST_384 : Operation 3299 [1/4] (10.5ns)   --->   "%sum_94 = fadd float %sum_93, %tmp_2_93" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3299 'fadd' 'sum_94' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 3300 [1/2] (12.3ns)   --->   "%tmp_2_94 = fmul float %flat_array_load_95, %fullyconnected_weigh_496" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3300 'fmul' 'tmp_2_94' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 384> <Delay = 10.5>
ST_385 : Operation 3301 [4/4] (10.5ns)   --->   "%sum_95 = fadd float %sum_94, %tmp_2_94" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3301 'fadd' 'sum_95' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 385> <Delay = 10.5>
ST_386 : Operation 3302 [1/1] (0.00ns)   --->   "%tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 75, i6 %i_0)" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3302 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 3303 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_97 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %tmp_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3303 'getelementptr' 'fullyconnected_weigh_97' <Predicate = true> <Delay = 0.00>
ST_386 : Operation 3304 [3/4] (10.5ns)   --->   "%sum_95 = fadd float %sum_94, %tmp_2_94" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3304 'fadd' 'sum_95' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 3305 [2/2] (3.25ns)   --->   "%flat_array_load_96 = load float* %flat_array_addr_96, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3305 'load' 'flat_array_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_386 : Operation 3306 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_497 = load float* %fullyconnected_weigh_97, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3306 'load' 'fullyconnected_weigh_497' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 387 <SV = 386> <Delay = 15.6>
ST_387 : Operation 3307 [2/4] (10.5ns)   --->   "%sum_95 = fadd float %sum_94, %tmp_2_94" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3307 'fadd' 'sum_95' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_387 : Operation 3308 [1/2] (3.25ns)   --->   "%flat_array_load_96 = load float* %flat_array_addr_96, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3308 'load' 'flat_array_load_96' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_387 : Operation 3309 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_497 = load float* %fullyconnected_weigh_97, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3309 'load' 'fullyconnected_weigh_497' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_387 : Operation 3310 [2/2] (12.3ns)   --->   "%tmp_2_95 = fmul float %flat_array_load_96, %fullyconnected_weigh_497" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3310 'fmul' 'tmp_2_95' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 387> <Delay = 12.3>
ST_388 : Operation 3311 [1/4] (10.5ns)   --->   "%sum_95 = fadd float %sum_94, %tmp_2_94" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3311 'fadd' 'sum_95' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_388 : Operation 3312 [1/2] (12.3ns)   --->   "%tmp_2_95 = fmul float %flat_array_load_96, %fullyconnected_weigh_497" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3312 'fmul' 'tmp_2_95' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 388> <Delay = 10.5>
ST_389 : Operation 3313 [4/4] (10.5ns)   --->   "%sum_96 = fadd float %sum_95, %tmp_2_95" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3313 'fadd' 'sum_96' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 389> <Delay = 10.5>
ST_390 : Operation 3314 [1/1] (1.67ns)   --->   "%add_ln15_93 = add i13 -3342, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3314 'add' 'add_ln15_93' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 3315 [1/1] (0.00ns)   --->   "%zext_ln15_103 = zext i13 %add_ln15_93 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3315 'zext' 'zext_ln15_103' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 3316 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_98 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_103" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3316 'getelementptr' 'fullyconnected_weigh_98' <Predicate = true> <Delay = 0.00>
ST_390 : Operation 3317 [3/4] (10.5ns)   --->   "%sum_96 = fadd float %sum_95, %tmp_2_95" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3317 'fadd' 'sum_96' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_390 : Operation 3318 [2/2] (3.25ns)   --->   "%flat_array_load_97 = load float* %flat_array_addr_97, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3318 'load' 'flat_array_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_390 : Operation 3319 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_498 = load float* %fullyconnected_weigh_98, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3319 'load' 'fullyconnected_weigh_498' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 391 <SV = 390> <Delay = 15.6>
ST_391 : Operation 3320 [2/4] (10.5ns)   --->   "%sum_96 = fadd float %sum_95, %tmp_2_95" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3320 'fadd' 'sum_96' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_391 : Operation 3321 [1/2] (3.25ns)   --->   "%flat_array_load_97 = load float* %flat_array_addr_97, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3321 'load' 'flat_array_load_97' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_391 : Operation 3322 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_498 = load float* %fullyconnected_weigh_98, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3322 'load' 'fullyconnected_weigh_498' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_391 : Operation 3323 [2/2] (12.3ns)   --->   "%tmp_2_96 = fmul float %flat_array_load_97, %fullyconnected_weigh_498" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3323 'fmul' 'tmp_2_96' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 391> <Delay = 12.3>
ST_392 : Operation 3324 [1/4] (10.5ns)   --->   "%sum_96 = fadd float %sum_95, %tmp_2_95" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3324 'fadd' 'sum_96' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_392 : Operation 3325 [1/2] (12.3ns)   --->   "%tmp_2_96 = fmul float %flat_array_load_97, %fullyconnected_weigh_498" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3325 'fmul' 'tmp_2_96' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 392> <Delay = 10.5>
ST_393 : Operation 3326 [4/4] (10.5ns)   --->   "%sum_97 = fadd float %sum_96, %tmp_2_96" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3326 'fadd' 'sum_97' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 393> <Delay = 10.5>
ST_394 : Operation 3327 [1/1] (1.67ns)   --->   "%add_ln15_94 = add i13 -3292, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3327 'add' 'add_ln15_94' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_394 : Operation 3328 [1/1] (0.00ns)   --->   "%zext_ln15_104 = zext i13 %add_ln15_94 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3328 'zext' 'zext_ln15_104' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 3329 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_99 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_104" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3329 'getelementptr' 'fullyconnected_weigh_99' <Predicate = true> <Delay = 0.00>
ST_394 : Operation 3330 [3/4] (10.5ns)   --->   "%sum_97 = fadd float %sum_96, %tmp_2_96" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3330 'fadd' 'sum_97' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_394 : Operation 3331 [2/2] (3.25ns)   --->   "%flat_array_load_98 = load float* %flat_array_addr_98, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3331 'load' 'flat_array_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_394 : Operation 3332 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_499 = load float* %fullyconnected_weigh_99, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3332 'load' 'fullyconnected_weigh_499' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 395 <SV = 394> <Delay = 15.6>
ST_395 : Operation 3333 [2/4] (10.5ns)   --->   "%sum_97 = fadd float %sum_96, %tmp_2_96" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3333 'fadd' 'sum_97' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_395 : Operation 3334 [1/2] (3.25ns)   --->   "%flat_array_load_98 = load float* %flat_array_addr_98, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3334 'load' 'flat_array_load_98' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_395 : Operation 3335 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_499 = load float* %fullyconnected_weigh_99, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3335 'load' 'fullyconnected_weigh_499' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_395 : Operation 3336 [2/2] (12.3ns)   --->   "%tmp_2_97 = fmul float %flat_array_load_98, %fullyconnected_weigh_499" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3336 'fmul' 'tmp_2_97' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 395> <Delay = 12.3>
ST_396 : Operation 3337 [1/4] (10.5ns)   --->   "%sum_97 = fadd float %sum_96, %tmp_2_96" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3337 'fadd' 'sum_97' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 3338 [1/2] (12.3ns)   --->   "%tmp_2_97 = fmul float %flat_array_load_98, %fullyconnected_weigh_499" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3338 'fmul' 'tmp_2_97' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 396> <Delay = 10.5>
ST_397 : Operation 3339 [4/4] (10.5ns)   --->   "%sum_98 = fadd float %sum_97, %tmp_2_97" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3339 'fadd' 'sum_98' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 398 <SV = 397> <Delay = 10.5>
ST_398 : Operation 3340 [1/1] (1.67ns)   --->   "%add_ln15_95 = add i13 -3242, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3340 'add' 'add_ln15_95' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 3341 [1/1] (0.00ns)   --->   "%zext_ln15_105 = zext i13 %add_ln15_95 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3341 'zext' 'zext_ln15_105' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3342 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_100 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_105" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3342 'getelementptr' 'fullyconnected_weigh_100' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3343 [3/4] (10.5ns)   --->   "%sum_98 = fadd float %sum_97, %tmp_2_97" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3343 'fadd' 'sum_98' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 3344 [2/2] (3.25ns)   --->   "%flat_array_load_99 = load float* %flat_array_addr_99, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3344 'load' 'flat_array_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_398 : Operation 3345 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_500 = load float* %fullyconnected_weigh_100, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3345 'load' 'fullyconnected_weigh_500' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 399 <SV = 398> <Delay = 15.6>
ST_399 : Operation 3346 [2/4] (10.5ns)   --->   "%sum_98 = fadd float %sum_97, %tmp_2_97" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3346 'fadd' 'sum_98' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 3347 [1/2] (3.25ns)   --->   "%flat_array_load_99 = load float* %flat_array_addr_99, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3347 'load' 'flat_array_load_99' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_399 : Operation 3348 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_500 = load float* %fullyconnected_weigh_100, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3348 'load' 'fullyconnected_weigh_500' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_399 : Operation 3349 [2/2] (12.3ns)   --->   "%tmp_2_98 = fmul float %flat_array_load_99, %fullyconnected_weigh_500" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3349 'fmul' 'tmp_2_98' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 399> <Delay = 12.3>
ST_400 : Operation 3350 [1/4] (10.5ns)   --->   "%sum_98 = fadd float %sum_97, %tmp_2_97" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3350 'fadd' 'sum_98' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 3351 [1/2] (12.3ns)   --->   "%tmp_2_98 = fmul float %flat_array_load_99, %fullyconnected_weigh_500" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3351 'fmul' 'tmp_2_98' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 401 <SV = 400> <Delay = 10.5>
ST_401 : Operation 3352 [4/4] (10.5ns)   --->   "%sum_99 = fadd float %sum_98, %tmp_2_98" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3352 'fadd' 'sum_99' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 401> <Delay = 10.5>
ST_402 : Operation 3353 [1/1] (1.67ns)   --->   "%add_ln15_96 = add i13 -3192, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3353 'add' 'add_ln15_96' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 3354 [1/1] (0.00ns)   --->   "%zext_ln15_106 = zext i13 %add_ln15_96 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3354 'zext' 'zext_ln15_106' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 3355 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_101 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_106" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3355 'getelementptr' 'fullyconnected_weigh_101' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 3356 [3/4] (10.5ns)   --->   "%sum_99 = fadd float %sum_98, %tmp_2_98" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3356 'fadd' 'sum_99' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 3357 [2/2] (3.25ns)   --->   "%flat_array_load_100 = load float* %flat_array_addr_100, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3357 'load' 'flat_array_load_100' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_402 : Operation 3358 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_501 = load float* %fullyconnected_weigh_101, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3358 'load' 'fullyconnected_weigh_501' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 403 <SV = 402> <Delay = 15.6>
ST_403 : Operation 3359 [2/4] (10.5ns)   --->   "%sum_99 = fadd float %sum_98, %tmp_2_98" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3359 'fadd' 'sum_99' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 3360 [1/2] (3.25ns)   --->   "%flat_array_load_100 = load float* %flat_array_addr_100, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3360 'load' 'flat_array_load_100' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_403 : Operation 3361 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_501 = load float* %fullyconnected_weigh_101, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3361 'load' 'fullyconnected_weigh_501' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_403 : Operation 3362 [2/2] (12.3ns)   --->   "%tmp_2_99 = fmul float %flat_array_load_100, %fullyconnected_weigh_501" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3362 'fmul' 'tmp_2_99' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 403> <Delay = 12.3>
ST_404 : Operation 3363 [1/4] (10.5ns)   --->   "%sum_99 = fadd float %sum_98, %tmp_2_98" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3363 'fadd' 'sum_99' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 3364 [1/2] (12.3ns)   --->   "%tmp_2_99 = fmul float %flat_array_load_100, %fullyconnected_weigh_501" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3364 'fmul' 'tmp_2_99' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 404> <Delay = 10.5>
ST_405 : Operation 3365 [4/4] (10.5ns)   --->   "%sum_100 = fadd float %sum_99, %tmp_2_99" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3365 'fadd' 'sum_100' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 405> <Delay = 10.5>
ST_406 : Operation 3366 [1/1] (1.67ns)   --->   "%add_ln15_97 = add i13 -3142, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3366 'add' 'add_ln15_97' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_406 : Operation 3367 [1/1] (0.00ns)   --->   "%zext_ln15_107 = zext i13 %add_ln15_97 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3367 'zext' 'zext_ln15_107' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 3368 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_102 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_107" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3368 'getelementptr' 'fullyconnected_weigh_102' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 3369 [3/4] (10.5ns)   --->   "%sum_100 = fadd float %sum_99, %tmp_2_99" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3369 'fadd' 'sum_100' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_406 : Operation 3370 [2/2] (3.25ns)   --->   "%flat_array_load_101 = load float* %flat_array_addr_101, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3370 'load' 'flat_array_load_101' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_406 : Operation 3371 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_502 = load float* %fullyconnected_weigh_102, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3371 'load' 'fullyconnected_weigh_502' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 407 <SV = 406> <Delay = 15.6>
ST_407 : Operation 3372 [2/4] (10.5ns)   --->   "%sum_100 = fadd float %sum_99, %tmp_2_99" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3372 'fadd' 'sum_100' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 3373 [1/2] (3.25ns)   --->   "%flat_array_load_101 = load float* %flat_array_addr_101, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3373 'load' 'flat_array_load_101' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_407 : Operation 3374 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_502 = load float* %fullyconnected_weigh_102, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3374 'load' 'fullyconnected_weigh_502' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_407 : Operation 3375 [2/2] (12.3ns)   --->   "%tmp_2_100 = fmul float %flat_array_load_101, %fullyconnected_weigh_502" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3375 'fmul' 'tmp_2_100' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 407> <Delay = 12.3>
ST_408 : Operation 3376 [1/4] (10.5ns)   --->   "%sum_100 = fadd float %sum_99, %tmp_2_99" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3376 'fadd' 'sum_100' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_408 : Operation 3377 [1/2] (12.3ns)   --->   "%tmp_2_100 = fmul float %flat_array_load_101, %fullyconnected_weigh_502" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3377 'fmul' 'tmp_2_100' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 409 <SV = 408> <Delay = 10.5>
ST_409 : Operation 3378 [4/4] (10.5ns)   --->   "%sum_101 = fadd float %sum_100, %tmp_2_100" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3378 'fadd' 'sum_101' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 409> <Delay = 10.5>
ST_410 : Operation 3379 [1/1] (1.67ns)   --->   "%add_ln15_98 = add i13 -3092, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3379 'add' 'add_ln15_98' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_410 : Operation 3380 [1/1] (0.00ns)   --->   "%zext_ln15_108 = zext i13 %add_ln15_98 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3380 'zext' 'zext_ln15_108' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 3381 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_103 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_108" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3381 'getelementptr' 'fullyconnected_weigh_103' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 3382 [3/4] (10.5ns)   --->   "%sum_101 = fadd float %sum_100, %tmp_2_100" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3382 'fadd' 'sum_101' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_410 : Operation 3383 [2/2] (3.25ns)   --->   "%flat_array_load_102 = load float* %flat_array_addr_102, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3383 'load' 'flat_array_load_102' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_410 : Operation 3384 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_503 = load float* %fullyconnected_weigh_103, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3384 'load' 'fullyconnected_weigh_503' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 411 <SV = 410> <Delay = 15.6>
ST_411 : Operation 3385 [2/4] (10.5ns)   --->   "%sum_101 = fadd float %sum_100, %tmp_2_100" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3385 'fadd' 'sum_101' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_411 : Operation 3386 [1/2] (3.25ns)   --->   "%flat_array_load_102 = load float* %flat_array_addr_102, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3386 'load' 'flat_array_load_102' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_411 : Operation 3387 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_503 = load float* %fullyconnected_weigh_103, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3387 'load' 'fullyconnected_weigh_503' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_411 : Operation 3388 [2/2] (12.3ns)   --->   "%tmp_2_101 = fmul float %flat_array_load_102, %fullyconnected_weigh_503" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3388 'fmul' 'tmp_2_101' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 411> <Delay = 12.3>
ST_412 : Operation 3389 [1/4] (10.5ns)   --->   "%sum_101 = fadd float %sum_100, %tmp_2_100" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3389 'fadd' 'sum_101' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_412 : Operation 3390 [1/2] (12.3ns)   --->   "%tmp_2_101 = fmul float %flat_array_load_102, %fullyconnected_weigh_503" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3390 'fmul' 'tmp_2_101' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 412> <Delay = 10.5>
ST_413 : Operation 3391 [4/4] (10.5ns)   --->   "%sum_102 = fadd float %sum_101, %tmp_2_101" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3391 'fadd' 'sum_102' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 413> <Delay = 10.5>
ST_414 : Operation 3392 [1/1] (1.67ns)   --->   "%add_ln15_99 = add i13 -3042, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3392 'add' 'add_ln15_99' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_414 : Operation 3393 [1/1] (0.00ns)   --->   "%zext_ln15_109 = zext i13 %add_ln15_99 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3393 'zext' 'zext_ln15_109' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 3394 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_104 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_109" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3394 'getelementptr' 'fullyconnected_weigh_104' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 3395 [3/4] (10.5ns)   --->   "%sum_102 = fadd float %sum_101, %tmp_2_101" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3395 'fadd' 'sum_102' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_414 : Operation 3396 [2/2] (3.25ns)   --->   "%flat_array_load_103 = load float* %flat_array_addr_103, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3396 'load' 'flat_array_load_103' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_414 : Operation 3397 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_504 = load float* %fullyconnected_weigh_104, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3397 'load' 'fullyconnected_weigh_504' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 415 <SV = 414> <Delay = 15.6>
ST_415 : Operation 3398 [2/4] (10.5ns)   --->   "%sum_102 = fadd float %sum_101, %tmp_2_101" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3398 'fadd' 'sum_102' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 3399 [1/2] (3.25ns)   --->   "%flat_array_load_103 = load float* %flat_array_addr_103, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3399 'load' 'flat_array_load_103' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_415 : Operation 3400 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_504 = load float* %fullyconnected_weigh_104, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3400 'load' 'fullyconnected_weigh_504' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_415 : Operation 3401 [2/2] (12.3ns)   --->   "%tmp_2_102 = fmul float %flat_array_load_103, %fullyconnected_weigh_504" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3401 'fmul' 'tmp_2_102' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 416 <SV = 415> <Delay = 12.3>
ST_416 : Operation 3402 [1/4] (10.5ns)   --->   "%sum_102 = fadd float %sum_101, %tmp_2_101" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3402 'fadd' 'sum_102' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_416 : Operation 3403 [1/2] (12.3ns)   --->   "%tmp_2_102 = fmul float %flat_array_load_103, %fullyconnected_weigh_504" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3403 'fmul' 'tmp_2_102' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 417 <SV = 416> <Delay = 10.5>
ST_417 : Operation 3404 [4/4] (10.5ns)   --->   "%sum_103 = fadd float %sum_102, %tmp_2_102" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3404 'fadd' 'sum_103' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 418 <SV = 417> <Delay = 10.5>
ST_418 : Operation 3405 [1/1] (1.67ns)   --->   "%add_ln15_100 = add i13 -2992, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3405 'add' 'add_ln15_100' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 3406 [1/1] (0.00ns)   --->   "%zext_ln15_110 = zext i13 %add_ln15_100 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3406 'zext' 'zext_ln15_110' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 3407 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_105 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_110" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3407 'getelementptr' 'fullyconnected_weigh_105' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 3408 [3/4] (10.5ns)   --->   "%sum_103 = fadd float %sum_102, %tmp_2_102" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3408 'fadd' 'sum_103' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 3409 [2/2] (3.25ns)   --->   "%flat_array_load_104 = load float* %flat_array_addr_104, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3409 'load' 'flat_array_load_104' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_418 : Operation 3410 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_505 = load float* %fullyconnected_weigh_105, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3410 'load' 'fullyconnected_weigh_505' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 419 <SV = 418> <Delay = 15.6>
ST_419 : Operation 3411 [2/4] (10.5ns)   --->   "%sum_103 = fadd float %sum_102, %tmp_2_102" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3411 'fadd' 'sum_103' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 3412 [1/2] (3.25ns)   --->   "%flat_array_load_104 = load float* %flat_array_addr_104, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3412 'load' 'flat_array_load_104' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_419 : Operation 3413 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_505 = load float* %fullyconnected_weigh_105, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3413 'load' 'fullyconnected_weigh_505' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_419 : Operation 3414 [2/2] (12.3ns)   --->   "%tmp_2_103 = fmul float %flat_array_load_104, %fullyconnected_weigh_505" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3414 'fmul' 'tmp_2_103' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 420 <SV = 419> <Delay = 12.3>
ST_420 : Operation 3415 [1/4] (10.5ns)   --->   "%sum_103 = fadd float %sum_102, %tmp_2_102" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3415 'fadd' 'sum_103' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_420 : Operation 3416 [1/2] (12.3ns)   --->   "%tmp_2_103 = fmul float %flat_array_load_104, %fullyconnected_weigh_505" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3416 'fmul' 'tmp_2_103' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 421 <SV = 420> <Delay = 10.5>
ST_421 : Operation 3417 [4/4] (10.5ns)   --->   "%sum_104 = fadd float %sum_103, %tmp_2_103" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3417 'fadd' 'sum_104' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 422 <SV = 421> <Delay = 10.5>
ST_422 : Operation 3418 [1/1] (1.67ns)   --->   "%add_ln15_101 = add i13 -2942, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3418 'add' 'add_ln15_101' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 3419 [1/1] (0.00ns)   --->   "%zext_ln15_111 = zext i13 %add_ln15_101 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3419 'zext' 'zext_ln15_111' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 3420 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_106 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_111" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3420 'getelementptr' 'fullyconnected_weigh_106' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 3421 [3/4] (10.5ns)   --->   "%sum_104 = fadd float %sum_103, %tmp_2_103" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3421 'fadd' 'sum_104' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 3422 [2/2] (3.25ns)   --->   "%flat_array_load_105 = load float* %flat_array_addr_105, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3422 'load' 'flat_array_load_105' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_422 : Operation 3423 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_506 = load float* %fullyconnected_weigh_106, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3423 'load' 'fullyconnected_weigh_506' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 423 <SV = 422> <Delay = 15.6>
ST_423 : Operation 3424 [2/4] (10.5ns)   --->   "%sum_104 = fadd float %sum_103, %tmp_2_103" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3424 'fadd' 'sum_104' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 3425 [1/2] (3.25ns)   --->   "%flat_array_load_105 = load float* %flat_array_addr_105, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3425 'load' 'flat_array_load_105' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_423 : Operation 3426 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_506 = load float* %fullyconnected_weigh_106, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3426 'load' 'fullyconnected_weigh_506' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_423 : Operation 3427 [2/2] (12.3ns)   --->   "%tmp_2_104 = fmul float %flat_array_load_105, %fullyconnected_weigh_506" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3427 'fmul' 'tmp_2_104' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 424 <SV = 423> <Delay = 12.3>
ST_424 : Operation 3428 [1/4] (10.5ns)   --->   "%sum_104 = fadd float %sum_103, %tmp_2_103" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3428 'fadd' 'sum_104' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_424 : Operation 3429 [1/2] (12.3ns)   --->   "%tmp_2_104 = fmul float %flat_array_load_105, %fullyconnected_weigh_506" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3429 'fmul' 'tmp_2_104' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 425 <SV = 424> <Delay = 10.5>
ST_425 : Operation 3430 [4/4] (10.5ns)   --->   "%sum_105 = fadd float %sum_104, %tmp_2_104" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3430 'fadd' 'sum_105' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 426 <SV = 425> <Delay = 10.5>
ST_426 : Operation 3431 [1/1] (1.67ns)   --->   "%add_ln15_102 = add i13 -2892, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3431 'add' 'add_ln15_102' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 3432 [1/1] (0.00ns)   --->   "%zext_ln15_112 = zext i13 %add_ln15_102 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3432 'zext' 'zext_ln15_112' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 3433 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_107 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_112" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3433 'getelementptr' 'fullyconnected_weigh_107' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 3434 [3/4] (10.5ns)   --->   "%sum_105 = fadd float %sum_104, %tmp_2_104" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3434 'fadd' 'sum_105' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 3435 [2/2] (3.25ns)   --->   "%flat_array_load_106 = load float* %flat_array_addr_106, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3435 'load' 'flat_array_load_106' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_426 : Operation 3436 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_507 = load float* %fullyconnected_weigh_107, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3436 'load' 'fullyconnected_weigh_507' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 427 <SV = 426> <Delay = 15.6>
ST_427 : Operation 3437 [2/4] (10.5ns)   --->   "%sum_105 = fadd float %sum_104, %tmp_2_104" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3437 'fadd' 'sum_105' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 3438 [1/2] (3.25ns)   --->   "%flat_array_load_106 = load float* %flat_array_addr_106, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3438 'load' 'flat_array_load_106' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_427 : Operation 3439 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_507 = load float* %fullyconnected_weigh_107, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3439 'load' 'fullyconnected_weigh_507' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_427 : Operation 3440 [2/2] (12.3ns)   --->   "%tmp_2_105 = fmul float %flat_array_load_106, %fullyconnected_weigh_507" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3440 'fmul' 'tmp_2_105' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 428 <SV = 427> <Delay = 12.3>
ST_428 : Operation 3441 [1/4] (10.5ns)   --->   "%sum_105 = fadd float %sum_104, %tmp_2_104" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3441 'fadd' 'sum_105' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_428 : Operation 3442 [1/2] (12.3ns)   --->   "%tmp_2_105 = fmul float %flat_array_load_106, %fullyconnected_weigh_507" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3442 'fmul' 'tmp_2_105' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 429 <SV = 428> <Delay = 10.5>
ST_429 : Operation 3443 [4/4] (10.5ns)   --->   "%sum_106 = fadd float %sum_105, %tmp_2_105" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3443 'fadd' 'sum_106' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 430 <SV = 429> <Delay = 10.5>
ST_430 : Operation 3444 [1/1] (1.67ns)   --->   "%add_ln15_103 = add i13 -2842, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3444 'add' 'add_ln15_103' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_430 : Operation 3445 [1/1] (0.00ns)   --->   "%zext_ln15_113 = zext i13 %add_ln15_103 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3445 'zext' 'zext_ln15_113' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 3446 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_108 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_113" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3446 'getelementptr' 'fullyconnected_weigh_108' <Predicate = true> <Delay = 0.00>
ST_430 : Operation 3447 [3/4] (10.5ns)   --->   "%sum_106 = fadd float %sum_105, %tmp_2_105" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3447 'fadd' 'sum_106' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_430 : Operation 3448 [2/2] (3.25ns)   --->   "%flat_array_load_107 = load float* %flat_array_addr_107, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3448 'load' 'flat_array_load_107' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_430 : Operation 3449 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_508 = load float* %fullyconnected_weigh_108, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3449 'load' 'fullyconnected_weigh_508' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 431 <SV = 430> <Delay = 15.6>
ST_431 : Operation 3450 [2/4] (10.5ns)   --->   "%sum_106 = fadd float %sum_105, %tmp_2_105" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3450 'fadd' 'sum_106' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_431 : Operation 3451 [1/2] (3.25ns)   --->   "%flat_array_load_107 = load float* %flat_array_addr_107, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3451 'load' 'flat_array_load_107' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_431 : Operation 3452 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_508 = load float* %fullyconnected_weigh_108, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3452 'load' 'fullyconnected_weigh_508' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_431 : Operation 3453 [2/2] (12.3ns)   --->   "%tmp_2_106 = fmul float %flat_array_load_107, %fullyconnected_weigh_508" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3453 'fmul' 'tmp_2_106' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 432 <SV = 431> <Delay = 12.3>
ST_432 : Operation 3454 [1/4] (10.5ns)   --->   "%sum_106 = fadd float %sum_105, %tmp_2_105" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3454 'fadd' 'sum_106' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_432 : Operation 3455 [1/2] (12.3ns)   --->   "%tmp_2_106 = fmul float %flat_array_load_107, %fullyconnected_weigh_508" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3455 'fmul' 'tmp_2_106' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 433 <SV = 432> <Delay = 10.5>
ST_433 : Operation 3456 [4/4] (10.5ns)   --->   "%sum_107 = fadd float %sum_106, %tmp_2_106" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3456 'fadd' 'sum_107' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 434 <SV = 433> <Delay = 10.5>
ST_434 : Operation 3457 [1/1] (1.67ns)   --->   "%add_ln15_104 = add i13 -2792, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3457 'add' 'add_ln15_104' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_434 : Operation 3458 [1/1] (0.00ns)   --->   "%zext_ln15_114 = zext i13 %add_ln15_104 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3458 'zext' 'zext_ln15_114' <Predicate = true> <Delay = 0.00>
ST_434 : Operation 3459 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_109 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_114" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3459 'getelementptr' 'fullyconnected_weigh_109' <Predicate = true> <Delay = 0.00>
ST_434 : Operation 3460 [3/4] (10.5ns)   --->   "%sum_107 = fadd float %sum_106, %tmp_2_106" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3460 'fadd' 'sum_107' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_434 : Operation 3461 [2/2] (3.25ns)   --->   "%flat_array_load_108 = load float* %flat_array_addr_108, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3461 'load' 'flat_array_load_108' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_434 : Operation 3462 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_509 = load float* %fullyconnected_weigh_109, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3462 'load' 'fullyconnected_weigh_509' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 435 <SV = 434> <Delay = 15.6>
ST_435 : Operation 3463 [2/4] (10.5ns)   --->   "%sum_107 = fadd float %sum_106, %tmp_2_106" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3463 'fadd' 'sum_107' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_435 : Operation 3464 [1/2] (3.25ns)   --->   "%flat_array_load_108 = load float* %flat_array_addr_108, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3464 'load' 'flat_array_load_108' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_435 : Operation 3465 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_509 = load float* %fullyconnected_weigh_109, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3465 'load' 'fullyconnected_weigh_509' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_435 : Operation 3466 [2/2] (12.3ns)   --->   "%tmp_2_107 = fmul float %flat_array_load_108, %fullyconnected_weigh_509" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3466 'fmul' 'tmp_2_107' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 436 <SV = 435> <Delay = 12.3>
ST_436 : Operation 3467 [1/4] (10.5ns)   --->   "%sum_107 = fadd float %sum_106, %tmp_2_106" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3467 'fadd' 'sum_107' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_436 : Operation 3468 [1/2] (12.3ns)   --->   "%tmp_2_107 = fmul float %flat_array_load_108, %fullyconnected_weigh_509" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3468 'fmul' 'tmp_2_107' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 437 <SV = 436> <Delay = 10.5>
ST_437 : Operation 3469 [4/4] (10.5ns)   --->   "%sum_108 = fadd float %sum_107, %tmp_2_107" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3469 'fadd' 'sum_108' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 438 <SV = 437> <Delay = 10.5>
ST_438 : Operation 3470 [1/1] (1.67ns)   --->   "%add_ln15_105 = add i13 -2742, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3470 'add' 'add_ln15_105' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_438 : Operation 3471 [1/1] (0.00ns)   --->   "%zext_ln15_115 = zext i13 %add_ln15_105 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3471 'zext' 'zext_ln15_115' <Predicate = true> <Delay = 0.00>
ST_438 : Operation 3472 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_110 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_115" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3472 'getelementptr' 'fullyconnected_weigh_110' <Predicate = true> <Delay = 0.00>
ST_438 : Operation 3473 [3/4] (10.5ns)   --->   "%sum_108 = fadd float %sum_107, %tmp_2_107" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3473 'fadd' 'sum_108' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_438 : Operation 3474 [2/2] (3.25ns)   --->   "%flat_array_load_109 = load float* %flat_array_addr_109, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3474 'load' 'flat_array_load_109' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_438 : Operation 3475 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_510 = load float* %fullyconnected_weigh_110, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3475 'load' 'fullyconnected_weigh_510' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 439 <SV = 438> <Delay = 15.6>
ST_439 : Operation 3476 [2/4] (10.5ns)   --->   "%sum_108 = fadd float %sum_107, %tmp_2_107" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3476 'fadd' 'sum_108' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_439 : Operation 3477 [1/2] (3.25ns)   --->   "%flat_array_load_109 = load float* %flat_array_addr_109, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3477 'load' 'flat_array_load_109' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_439 : Operation 3478 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_510 = load float* %fullyconnected_weigh_110, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3478 'load' 'fullyconnected_weigh_510' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_439 : Operation 3479 [2/2] (12.3ns)   --->   "%tmp_2_108 = fmul float %flat_array_load_109, %fullyconnected_weigh_510" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3479 'fmul' 'tmp_2_108' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 440 <SV = 439> <Delay = 12.3>
ST_440 : Operation 3480 [1/4] (10.5ns)   --->   "%sum_108 = fadd float %sum_107, %tmp_2_107" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3480 'fadd' 'sum_108' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_440 : Operation 3481 [1/2] (12.3ns)   --->   "%tmp_2_108 = fmul float %flat_array_load_109, %fullyconnected_weigh_510" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3481 'fmul' 'tmp_2_108' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 441 <SV = 440> <Delay = 10.5>
ST_441 : Operation 3482 [4/4] (10.5ns)   --->   "%sum_109 = fadd float %sum_108, %tmp_2_108" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3482 'fadd' 'sum_109' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 442 <SV = 441> <Delay = 10.5>
ST_442 : Operation 3483 [1/1] (1.67ns)   --->   "%add_ln15_106 = add i13 -2692, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3483 'add' 'add_ln15_106' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_442 : Operation 3484 [1/1] (0.00ns)   --->   "%zext_ln15_116 = zext i13 %add_ln15_106 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3484 'zext' 'zext_ln15_116' <Predicate = true> <Delay = 0.00>
ST_442 : Operation 3485 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_111 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_116" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3485 'getelementptr' 'fullyconnected_weigh_111' <Predicate = true> <Delay = 0.00>
ST_442 : Operation 3486 [3/4] (10.5ns)   --->   "%sum_109 = fadd float %sum_108, %tmp_2_108" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3486 'fadd' 'sum_109' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_442 : Operation 3487 [2/2] (3.25ns)   --->   "%flat_array_load_110 = load float* %flat_array_addr_110, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3487 'load' 'flat_array_load_110' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_442 : Operation 3488 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_511 = load float* %fullyconnected_weigh_111, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3488 'load' 'fullyconnected_weigh_511' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 443 <SV = 442> <Delay = 15.6>
ST_443 : Operation 3489 [2/4] (10.5ns)   --->   "%sum_109 = fadd float %sum_108, %tmp_2_108" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3489 'fadd' 'sum_109' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_443 : Operation 3490 [1/2] (3.25ns)   --->   "%flat_array_load_110 = load float* %flat_array_addr_110, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3490 'load' 'flat_array_load_110' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_443 : Operation 3491 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_511 = load float* %fullyconnected_weigh_111, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3491 'load' 'fullyconnected_weigh_511' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_443 : Operation 3492 [2/2] (12.3ns)   --->   "%tmp_2_109 = fmul float %flat_array_load_110, %fullyconnected_weigh_511" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3492 'fmul' 'tmp_2_109' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 444 <SV = 443> <Delay = 12.3>
ST_444 : Operation 3493 [1/4] (10.5ns)   --->   "%sum_109 = fadd float %sum_108, %tmp_2_108" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3493 'fadd' 'sum_109' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_444 : Operation 3494 [1/2] (12.3ns)   --->   "%tmp_2_109 = fmul float %flat_array_load_110, %fullyconnected_weigh_511" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3494 'fmul' 'tmp_2_109' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 445 <SV = 444> <Delay = 10.5>
ST_445 : Operation 3495 [4/4] (10.5ns)   --->   "%sum_110 = fadd float %sum_109, %tmp_2_109" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3495 'fadd' 'sum_110' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 446 <SV = 445> <Delay = 10.5>
ST_446 : Operation 3496 [1/1] (1.67ns)   --->   "%add_ln15_107 = add i13 -2642, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3496 'add' 'add_ln15_107' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_446 : Operation 3497 [1/1] (0.00ns)   --->   "%zext_ln15_117 = zext i13 %add_ln15_107 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3497 'zext' 'zext_ln15_117' <Predicate = true> <Delay = 0.00>
ST_446 : Operation 3498 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_112 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_117" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3498 'getelementptr' 'fullyconnected_weigh_112' <Predicate = true> <Delay = 0.00>
ST_446 : Operation 3499 [3/4] (10.5ns)   --->   "%sum_110 = fadd float %sum_109, %tmp_2_109" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3499 'fadd' 'sum_110' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_446 : Operation 3500 [2/2] (3.25ns)   --->   "%flat_array_load_111 = load float* %flat_array_addr_111, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3500 'load' 'flat_array_load_111' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_446 : Operation 3501 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_512 = load float* %fullyconnected_weigh_112, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3501 'load' 'fullyconnected_weigh_512' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 447 <SV = 446> <Delay = 15.6>
ST_447 : Operation 3502 [2/4] (10.5ns)   --->   "%sum_110 = fadd float %sum_109, %tmp_2_109" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3502 'fadd' 'sum_110' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_447 : Operation 3503 [1/2] (3.25ns)   --->   "%flat_array_load_111 = load float* %flat_array_addr_111, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3503 'load' 'flat_array_load_111' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_447 : Operation 3504 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_512 = load float* %fullyconnected_weigh_112, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3504 'load' 'fullyconnected_weigh_512' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_447 : Operation 3505 [2/2] (12.3ns)   --->   "%tmp_2_110 = fmul float %flat_array_load_111, %fullyconnected_weigh_512" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3505 'fmul' 'tmp_2_110' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 448 <SV = 447> <Delay = 12.3>
ST_448 : Operation 3506 [1/4] (10.5ns)   --->   "%sum_110 = fadd float %sum_109, %tmp_2_109" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3506 'fadd' 'sum_110' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 3507 [1/2] (12.3ns)   --->   "%tmp_2_110 = fmul float %flat_array_load_111, %fullyconnected_weigh_512" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3507 'fmul' 'tmp_2_110' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 449 <SV = 448> <Delay = 10.5>
ST_449 : Operation 3508 [4/4] (10.5ns)   --->   "%sum_111 = fadd float %sum_110, %tmp_2_110" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3508 'fadd' 'sum_111' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 450 <SV = 449> <Delay = 10.5>
ST_450 : Operation 3509 [1/1] (1.67ns)   --->   "%add_ln15_108 = add i13 -2592, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3509 'add' 'add_ln15_108' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_450 : Operation 3510 [1/1] (0.00ns)   --->   "%zext_ln15_118 = zext i13 %add_ln15_108 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3510 'zext' 'zext_ln15_118' <Predicate = true> <Delay = 0.00>
ST_450 : Operation 3511 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_113 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_118" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3511 'getelementptr' 'fullyconnected_weigh_113' <Predicate = true> <Delay = 0.00>
ST_450 : Operation 3512 [3/4] (10.5ns)   --->   "%sum_111 = fadd float %sum_110, %tmp_2_110" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3512 'fadd' 'sum_111' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_450 : Operation 3513 [2/2] (3.25ns)   --->   "%flat_array_load_112 = load float* %flat_array_addr_112, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3513 'load' 'flat_array_load_112' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_450 : Operation 3514 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_513 = load float* %fullyconnected_weigh_113, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3514 'load' 'fullyconnected_weigh_513' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 451 <SV = 450> <Delay = 15.6>
ST_451 : Operation 3515 [2/4] (10.5ns)   --->   "%sum_111 = fadd float %sum_110, %tmp_2_110" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3515 'fadd' 'sum_111' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_451 : Operation 3516 [1/2] (3.25ns)   --->   "%flat_array_load_112 = load float* %flat_array_addr_112, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3516 'load' 'flat_array_load_112' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_451 : Operation 3517 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_513 = load float* %fullyconnected_weigh_113, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3517 'load' 'fullyconnected_weigh_513' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_451 : Operation 3518 [2/2] (12.3ns)   --->   "%tmp_2_111 = fmul float %flat_array_load_112, %fullyconnected_weigh_513" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3518 'fmul' 'tmp_2_111' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 452 <SV = 451> <Delay = 12.3>
ST_452 : Operation 3519 [1/4] (10.5ns)   --->   "%sum_111 = fadd float %sum_110, %tmp_2_110" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3519 'fadd' 'sum_111' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 3520 [1/2] (12.3ns)   --->   "%tmp_2_111 = fmul float %flat_array_load_112, %fullyconnected_weigh_513" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3520 'fmul' 'tmp_2_111' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 453 <SV = 452> <Delay = 10.5>
ST_453 : Operation 3521 [4/4] (10.5ns)   --->   "%sum_112 = fadd float %sum_111, %tmp_2_111" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3521 'fadd' 'sum_112' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 454 <SV = 453> <Delay = 10.5>
ST_454 : Operation 3522 [1/1] (1.67ns)   --->   "%add_ln15_109 = add i13 -2542, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3522 'add' 'add_ln15_109' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_454 : Operation 3523 [1/1] (0.00ns)   --->   "%zext_ln15_119 = zext i13 %add_ln15_109 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3523 'zext' 'zext_ln15_119' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 3524 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_114 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_119" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3524 'getelementptr' 'fullyconnected_weigh_114' <Predicate = true> <Delay = 0.00>
ST_454 : Operation 3525 [3/4] (10.5ns)   --->   "%sum_112 = fadd float %sum_111, %tmp_2_111" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3525 'fadd' 'sum_112' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_454 : Operation 3526 [2/2] (3.25ns)   --->   "%flat_array_load_113 = load float* %flat_array_addr_113, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3526 'load' 'flat_array_load_113' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_454 : Operation 3527 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_514 = load float* %fullyconnected_weigh_114, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3527 'load' 'fullyconnected_weigh_514' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 455 <SV = 454> <Delay = 15.6>
ST_455 : Operation 3528 [2/4] (10.5ns)   --->   "%sum_112 = fadd float %sum_111, %tmp_2_111" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3528 'fadd' 'sum_112' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_455 : Operation 3529 [1/2] (3.25ns)   --->   "%flat_array_load_113 = load float* %flat_array_addr_113, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3529 'load' 'flat_array_load_113' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_455 : Operation 3530 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_514 = load float* %fullyconnected_weigh_114, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3530 'load' 'fullyconnected_weigh_514' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_455 : Operation 3531 [2/2] (12.3ns)   --->   "%tmp_2_112 = fmul float %flat_array_load_113, %fullyconnected_weigh_514" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3531 'fmul' 'tmp_2_112' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 456 <SV = 455> <Delay = 12.3>
ST_456 : Operation 3532 [1/4] (10.5ns)   --->   "%sum_112 = fadd float %sum_111, %tmp_2_111" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3532 'fadd' 'sum_112' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_456 : Operation 3533 [1/2] (12.3ns)   --->   "%tmp_2_112 = fmul float %flat_array_load_113, %fullyconnected_weigh_514" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3533 'fmul' 'tmp_2_112' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 457 <SV = 456> <Delay = 10.5>
ST_457 : Operation 3534 [4/4] (10.5ns)   --->   "%sum_113 = fadd float %sum_112, %tmp_2_112" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3534 'fadd' 'sum_113' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 458 <SV = 457> <Delay = 10.5>
ST_458 : Operation 3535 [1/1] (1.67ns)   --->   "%add_ln15_110 = add i13 -2492, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3535 'add' 'add_ln15_110' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_458 : Operation 3536 [1/1] (0.00ns)   --->   "%zext_ln15_120 = zext i13 %add_ln15_110 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3536 'zext' 'zext_ln15_120' <Predicate = true> <Delay = 0.00>
ST_458 : Operation 3537 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_115 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_120" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3537 'getelementptr' 'fullyconnected_weigh_115' <Predicate = true> <Delay = 0.00>
ST_458 : Operation 3538 [3/4] (10.5ns)   --->   "%sum_113 = fadd float %sum_112, %tmp_2_112" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3538 'fadd' 'sum_113' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_458 : Operation 3539 [2/2] (3.25ns)   --->   "%flat_array_load_114 = load float* %flat_array_addr_114, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3539 'load' 'flat_array_load_114' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_458 : Operation 3540 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_515 = load float* %fullyconnected_weigh_115, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3540 'load' 'fullyconnected_weigh_515' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 459 <SV = 458> <Delay = 15.6>
ST_459 : Operation 3541 [2/4] (10.5ns)   --->   "%sum_113 = fadd float %sum_112, %tmp_2_112" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3541 'fadd' 'sum_113' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_459 : Operation 3542 [1/2] (3.25ns)   --->   "%flat_array_load_114 = load float* %flat_array_addr_114, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3542 'load' 'flat_array_load_114' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_459 : Operation 3543 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_515 = load float* %fullyconnected_weigh_115, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3543 'load' 'fullyconnected_weigh_515' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_459 : Operation 3544 [2/2] (12.3ns)   --->   "%tmp_2_113 = fmul float %flat_array_load_114, %fullyconnected_weigh_515" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3544 'fmul' 'tmp_2_113' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 460 <SV = 459> <Delay = 12.3>
ST_460 : Operation 3545 [1/4] (10.5ns)   --->   "%sum_113 = fadd float %sum_112, %tmp_2_112" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3545 'fadd' 'sum_113' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_460 : Operation 3546 [1/2] (12.3ns)   --->   "%tmp_2_113 = fmul float %flat_array_load_114, %fullyconnected_weigh_515" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3546 'fmul' 'tmp_2_113' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 461 <SV = 460> <Delay = 10.5>
ST_461 : Operation 3547 [4/4] (10.5ns)   --->   "%sum_114 = fadd float %sum_113, %tmp_2_113" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3547 'fadd' 'sum_114' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 462 <SV = 461> <Delay = 10.5>
ST_462 : Operation 3548 [1/1] (1.67ns)   --->   "%add_ln15_111 = add i13 -2442, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3548 'add' 'add_ln15_111' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_462 : Operation 3549 [1/1] (0.00ns)   --->   "%zext_ln15_121 = zext i13 %add_ln15_111 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3549 'zext' 'zext_ln15_121' <Predicate = true> <Delay = 0.00>
ST_462 : Operation 3550 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_116 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_121" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3550 'getelementptr' 'fullyconnected_weigh_116' <Predicate = true> <Delay = 0.00>
ST_462 : Operation 3551 [3/4] (10.5ns)   --->   "%sum_114 = fadd float %sum_113, %tmp_2_113" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3551 'fadd' 'sum_114' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_462 : Operation 3552 [2/2] (3.25ns)   --->   "%flat_array_load_115 = load float* %flat_array_addr_115, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3552 'load' 'flat_array_load_115' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_462 : Operation 3553 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_516 = load float* %fullyconnected_weigh_116, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3553 'load' 'fullyconnected_weigh_516' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 463 <SV = 462> <Delay = 15.6>
ST_463 : Operation 3554 [2/4] (10.5ns)   --->   "%sum_114 = fadd float %sum_113, %tmp_2_113" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3554 'fadd' 'sum_114' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_463 : Operation 3555 [1/2] (3.25ns)   --->   "%flat_array_load_115 = load float* %flat_array_addr_115, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3555 'load' 'flat_array_load_115' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_463 : Operation 3556 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_516 = load float* %fullyconnected_weigh_116, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3556 'load' 'fullyconnected_weigh_516' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_463 : Operation 3557 [2/2] (12.3ns)   --->   "%tmp_2_114 = fmul float %flat_array_load_115, %fullyconnected_weigh_516" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3557 'fmul' 'tmp_2_114' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 464 <SV = 463> <Delay = 12.3>
ST_464 : Operation 3558 [1/4] (10.5ns)   --->   "%sum_114 = fadd float %sum_113, %tmp_2_113" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3558 'fadd' 'sum_114' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 3559 [1/2] (12.3ns)   --->   "%tmp_2_114 = fmul float %flat_array_load_115, %fullyconnected_weigh_516" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3559 'fmul' 'tmp_2_114' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 465 <SV = 464> <Delay = 10.5>
ST_465 : Operation 3560 [4/4] (10.5ns)   --->   "%sum_115 = fadd float %sum_114, %tmp_2_114" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3560 'fadd' 'sum_115' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 466 <SV = 465> <Delay = 10.5>
ST_466 : Operation 3561 [1/1] (1.67ns)   --->   "%add_ln15_112 = add i13 -2392, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3561 'add' 'add_ln15_112' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_466 : Operation 3562 [1/1] (0.00ns)   --->   "%zext_ln15_122 = zext i13 %add_ln15_112 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3562 'zext' 'zext_ln15_122' <Predicate = true> <Delay = 0.00>
ST_466 : Operation 3563 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_117 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_122" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3563 'getelementptr' 'fullyconnected_weigh_117' <Predicate = true> <Delay = 0.00>
ST_466 : Operation 3564 [3/4] (10.5ns)   --->   "%sum_115 = fadd float %sum_114, %tmp_2_114" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3564 'fadd' 'sum_115' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_466 : Operation 3565 [2/2] (3.25ns)   --->   "%flat_array_load_116 = load float* %flat_array_addr_116, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3565 'load' 'flat_array_load_116' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_466 : Operation 3566 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_517 = load float* %fullyconnected_weigh_117, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3566 'load' 'fullyconnected_weigh_517' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 467 <SV = 466> <Delay = 15.6>
ST_467 : Operation 3567 [2/4] (10.5ns)   --->   "%sum_115 = fadd float %sum_114, %tmp_2_114" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3567 'fadd' 'sum_115' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_467 : Operation 3568 [1/2] (3.25ns)   --->   "%flat_array_load_116 = load float* %flat_array_addr_116, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3568 'load' 'flat_array_load_116' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_467 : Operation 3569 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_517 = load float* %fullyconnected_weigh_117, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3569 'load' 'fullyconnected_weigh_517' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_467 : Operation 3570 [2/2] (12.3ns)   --->   "%tmp_2_115 = fmul float %flat_array_load_116, %fullyconnected_weigh_517" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3570 'fmul' 'tmp_2_115' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 468 <SV = 467> <Delay = 12.3>
ST_468 : Operation 3571 [1/4] (10.5ns)   --->   "%sum_115 = fadd float %sum_114, %tmp_2_114" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3571 'fadd' 'sum_115' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_468 : Operation 3572 [1/2] (12.3ns)   --->   "%tmp_2_115 = fmul float %flat_array_load_116, %fullyconnected_weigh_517" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3572 'fmul' 'tmp_2_115' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 469 <SV = 468> <Delay = 10.5>
ST_469 : Operation 3573 [4/4] (10.5ns)   --->   "%sum_116 = fadd float %sum_115, %tmp_2_115" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3573 'fadd' 'sum_116' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 470 <SV = 469> <Delay = 10.5>
ST_470 : Operation 3574 [1/1] (1.67ns)   --->   "%add_ln15_113 = add i13 -2342, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3574 'add' 'add_ln15_113' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_470 : Operation 3575 [1/1] (0.00ns)   --->   "%zext_ln15_123 = zext i13 %add_ln15_113 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3575 'zext' 'zext_ln15_123' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 3576 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_118 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_123" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3576 'getelementptr' 'fullyconnected_weigh_118' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 3577 [3/4] (10.5ns)   --->   "%sum_116 = fadd float %sum_115, %tmp_2_115" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3577 'fadd' 'sum_116' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_470 : Operation 3578 [2/2] (3.25ns)   --->   "%flat_array_load_117 = load float* %flat_array_addr_117, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3578 'load' 'flat_array_load_117' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_470 : Operation 3579 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_518 = load float* %fullyconnected_weigh_118, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3579 'load' 'fullyconnected_weigh_518' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 471 <SV = 470> <Delay = 15.6>
ST_471 : Operation 3580 [2/4] (10.5ns)   --->   "%sum_116 = fadd float %sum_115, %tmp_2_115" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3580 'fadd' 'sum_116' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_471 : Operation 3581 [1/2] (3.25ns)   --->   "%flat_array_load_117 = load float* %flat_array_addr_117, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3581 'load' 'flat_array_load_117' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_471 : Operation 3582 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_518 = load float* %fullyconnected_weigh_118, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3582 'load' 'fullyconnected_weigh_518' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_471 : Operation 3583 [2/2] (12.3ns)   --->   "%tmp_2_116 = fmul float %flat_array_load_117, %fullyconnected_weigh_518" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3583 'fmul' 'tmp_2_116' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 472 <SV = 471> <Delay = 12.3>
ST_472 : Operation 3584 [1/4] (10.5ns)   --->   "%sum_116 = fadd float %sum_115, %tmp_2_115" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3584 'fadd' 'sum_116' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 3585 [1/2] (12.3ns)   --->   "%tmp_2_116 = fmul float %flat_array_load_117, %fullyconnected_weigh_518" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3585 'fmul' 'tmp_2_116' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 473 <SV = 472> <Delay = 10.5>
ST_473 : Operation 3586 [4/4] (10.5ns)   --->   "%sum_117 = fadd float %sum_116, %tmp_2_116" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3586 'fadd' 'sum_117' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 474 <SV = 473> <Delay = 10.5>
ST_474 : Operation 3587 [1/1] (1.67ns)   --->   "%add_ln15_114 = add i13 -2292, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3587 'add' 'add_ln15_114' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_474 : Operation 3588 [1/1] (0.00ns)   --->   "%zext_ln15_124 = zext i13 %add_ln15_114 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3588 'zext' 'zext_ln15_124' <Predicate = true> <Delay = 0.00>
ST_474 : Operation 3589 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_119 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_124" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3589 'getelementptr' 'fullyconnected_weigh_119' <Predicate = true> <Delay = 0.00>
ST_474 : Operation 3590 [3/4] (10.5ns)   --->   "%sum_117 = fadd float %sum_116, %tmp_2_116" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3590 'fadd' 'sum_117' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_474 : Operation 3591 [2/2] (3.25ns)   --->   "%flat_array_load_118 = load float* %flat_array_addr_118, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3591 'load' 'flat_array_load_118' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_474 : Operation 3592 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_519 = load float* %fullyconnected_weigh_119, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3592 'load' 'fullyconnected_weigh_519' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 475 <SV = 474> <Delay = 15.6>
ST_475 : Operation 3593 [2/4] (10.5ns)   --->   "%sum_117 = fadd float %sum_116, %tmp_2_116" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3593 'fadd' 'sum_117' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_475 : Operation 3594 [1/2] (3.25ns)   --->   "%flat_array_load_118 = load float* %flat_array_addr_118, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3594 'load' 'flat_array_load_118' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_475 : Operation 3595 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_519 = load float* %fullyconnected_weigh_119, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3595 'load' 'fullyconnected_weigh_519' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_475 : Operation 3596 [2/2] (12.3ns)   --->   "%tmp_2_117 = fmul float %flat_array_load_118, %fullyconnected_weigh_519" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3596 'fmul' 'tmp_2_117' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 476 <SV = 475> <Delay = 12.3>
ST_476 : Operation 3597 [1/4] (10.5ns)   --->   "%sum_117 = fadd float %sum_116, %tmp_2_116" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3597 'fadd' 'sum_117' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_476 : Operation 3598 [1/2] (12.3ns)   --->   "%tmp_2_117 = fmul float %flat_array_load_118, %fullyconnected_weigh_519" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3598 'fmul' 'tmp_2_117' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 477 <SV = 476> <Delay = 10.5>
ST_477 : Operation 3599 [4/4] (10.5ns)   --->   "%sum_118 = fadd float %sum_117, %tmp_2_117" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3599 'fadd' 'sum_118' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 478 <SV = 477> <Delay = 10.5>
ST_478 : Operation 3600 [1/1] (1.67ns)   --->   "%add_ln15_115 = add i13 -2242, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3600 'add' 'add_ln15_115' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_478 : Operation 3601 [1/1] (0.00ns)   --->   "%zext_ln15_125 = zext i13 %add_ln15_115 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3601 'zext' 'zext_ln15_125' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 3602 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_120 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_125" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3602 'getelementptr' 'fullyconnected_weigh_120' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 3603 [3/4] (10.5ns)   --->   "%sum_118 = fadd float %sum_117, %tmp_2_117" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3603 'fadd' 'sum_118' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_478 : Operation 3604 [2/2] (3.25ns)   --->   "%flat_array_load_119 = load float* %flat_array_addr_119, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3604 'load' 'flat_array_load_119' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_478 : Operation 3605 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_520 = load float* %fullyconnected_weigh_120, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3605 'load' 'fullyconnected_weigh_520' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 479 <SV = 478> <Delay = 15.6>
ST_479 : Operation 3606 [2/4] (10.5ns)   --->   "%sum_118 = fadd float %sum_117, %tmp_2_117" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3606 'fadd' 'sum_118' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_479 : Operation 3607 [1/2] (3.25ns)   --->   "%flat_array_load_119 = load float* %flat_array_addr_119, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3607 'load' 'flat_array_load_119' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_479 : Operation 3608 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_520 = load float* %fullyconnected_weigh_120, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3608 'load' 'fullyconnected_weigh_520' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_479 : Operation 3609 [2/2] (12.3ns)   --->   "%tmp_2_118 = fmul float %flat_array_load_119, %fullyconnected_weigh_520" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3609 'fmul' 'tmp_2_118' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 480 <SV = 479> <Delay = 12.3>
ST_480 : Operation 3610 [1/4] (10.5ns)   --->   "%sum_118 = fadd float %sum_117, %tmp_2_117" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3610 'fadd' 'sum_118' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 3611 [1/2] (12.3ns)   --->   "%tmp_2_118 = fmul float %flat_array_load_119, %fullyconnected_weigh_520" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3611 'fmul' 'tmp_2_118' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 481 <SV = 480> <Delay = 10.5>
ST_481 : Operation 3612 [4/4] (10.5ns)   --->   "%sum_119 = fadd float %sum_118, %tmp_2_118" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3612 'fadd' 'sum_119' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 482 <SV = 481> <Delay = 10.5>
ST_482 : Operation 3613 [1/1] (1.67ns)   --->   "%add_ln15_116 = add i13 -2192, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3613 'add' 'add_ln15_116' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_482 : Operation 3614 [1/1] (0.00ns)   --->   "%zext_ln15_126 = zext i13 %add_ln15_116 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3614 'zext' 'zext_ln15_126' <Predicate = true> <Delay = 0.00>
ST_482 : Operation 3615 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_121 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_126" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3615 'getelementptr' 'fullyconnected_weigh_121' <Predicate = true> <Delay = 0.00>
ST_482 : Operation 3616 [3/4] (10.5ns)   --->   "%sum_119 = fadd float %sum_118, %tmp_2_118" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3616 'fadd' 'sum_119' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_482 : Operation 3617 [2/2] (3.25ns)   --->   "%flat_array_load_120 = load float* %flat_array_addr_120, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3617 'load' 'flat_array_load_120' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_482 : Operation 3618 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_521 = load float* %fullyconnected_weigh_121, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3618 'load' 'fullyconnected_weigh_521' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 483 <SV = 482> <Delay = 15.6>
ST_483 : Operation 3619 [2/4] (10.5ns)   --->   "%sum_119 = fadd float %sum_118, %tmp_2_118" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3619 'fadd' 'sum_119' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_483 : Operation 3620 [1/2] (3.25ns)   --->   "%flat_array_load_120 = load float* %flat_array_addr_120, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3620 'load' 'flat_array_load_120' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_483 : Operation 3621 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_521 = load float* %fullyconnected_weigh_121, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3621 'load' 'fullyconnected_weigh_521' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_483 : Operation 3622 [2/2] (12.3ns)   --->   "%tmp_2_119 = fmul float %flat_array_load_120, %fullyconnected_weigh_521" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3622 'fmul' 'tmp_2_119' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 484 <SV = 483> <Delay = 12.3>
ST_484 : Operation 3623 [1/4] (10.5ns)   --->   "%sum_119 = fadd float %sum_118, %tmp_2_118" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3623 'fadd' 'sum_119' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_484 : Operation 3624 [1/2] (12.3ns)   --->   "%tmp_2_119 = fmul float %flat_array_load_120, %fullyconnected_weigh_521" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3624 'fmul' 'tmp_2_119' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 485 <SV = 484> <Delay = 10.5>
ST_485 : Operation 3625 [4/4] (10.5ns)   --->   "%sum_120 = fadd float %sum_119, %tmp_2_119" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3625 'fadd' 'sum_120' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 486 <SV = 485> <Delay = 10.5>
ST_486 : Operation 3626 [1/1] (1.67ns)   --->   "%add_ln15_117 = add i13 -2142, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3626 'add' 'add_ln15_117' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_486 : Operation 3627 [1/1] (0.00ns)   --->   "%zext_ln15_127 = zext i13 %add_ln15_117 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3627 'zext' 'zext_ln15_127' <Predicate = true> <Delay = 0.00>
ST_486 : Operation 3628 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_122 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_127" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3628 'getelementptr' 'fullyconnected_weigh_122' <Predicate = true> <Delay = 0.00>
ST_486 : Operation 3629 [3/4] (10.5ns)   --->   "%sum_120 = fadd float %sum_119, %tmp_2_119" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3629 'fadd' 'sum_120' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_486 : Operation 3630 [2/2] (3.25ns)   --->   "%flat_array_load_121 = load float* %flat_array_addr_121, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3630 'load' 'flat_array_load_121' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_486 : Operation 3631 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_522 = load float* %fullyconnected_weigh_122, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3631 'load' 'fullyconnected_weigh_522' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 487 <SV = 486> <Delay = 15.6>
ST_487 : Operation 3632 [2/4] (10.5ns)   --->   "%sum_120 = fadd float %sum_119, %tmp_2_119" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3632 'fadd' 'sum_120' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_487 : Operation 3633 [1/2] (3.25ns)   --->   "%flat_array_load_121 = load float* %flat_array_addr_121, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3633 'load' 'flat_array_load_121' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_487 : Operation 3634 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_522 = load float* %fullyconnected_weigh_122, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3634 'load' 'fullyconnected_weigh_522' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_487 : Operation 3635 [2/2] (12.3ns)   --->   "%tmp_2_120 = fmul float %flat_array_load_121, %fullyconnected_weigh_522" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3635 'fmul' 'tmp_2_120' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 488 <SV = 487> <Delay = 12.3>
ST_488 : Operation 3636 [1/4] (10.5ns)   --->   "%sum_120 = fadd float %sum_119, %tmp_2_119" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3636 'fadd' 'sum_120' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_488 : Operation 3637 [1/2] (12.3ns)   --->   "%tmp_2_120 = fmul float %flat_array_load_121, %fullyconnected_weigh_522" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3637 'fmul' 'tmp_2_120' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 489 <SV = 488> <Delay = 10.5>
ST_489 : Operation 3638 [4/4] (10.5ns)   --->   "%sum_121 = fadd float %sum_120, %tmp_2_120" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3638 'fadd' 'sum_121' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 490 <SV = 489> <Delay = 10.5>
ST_490 : Operation 3639 [1/1] (1.67ns)   --->   "%add_ln15_118 = add i13 -2092, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3639 'add' 'add_ln15_118' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_490 : Operation 3640 [1/1] (0.00ns)   --->   "%zext_ln15_128 = zext i13 %add_ln15_118 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3640 'zext' 'zext_ln15_128' <Predicate = true> <Delay = 0.00>
ST_490 : Operation 3641 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_123 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_128" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3641 'getelementptr' 'fullyconnected_weigh_123' <Predicate = true> <Delay = 0.00>
ST_490 : Operation 3642 [3/4] (10.5ns)   --->   "%sum_121 = fadd float %sum_120, %tmp_2_120" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3642 'fadd' 'sum_121' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_490 : Operation 3643 [2/2] (3.25ns)   --->   "%flat_array_load_122 = load float* %flat_array_addr_122, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3643 'load' 'flat_array_load_122' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_490 : Operation 3644 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_523 = load float* %fullyconnected_weigh_123, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3644 'load' 'fullyconnected_weigh_523' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 491 <SV = 490> <Delay = 15.6>
ST_491 : Operation 3645 [2/4] (10.5ns)   --->   "%sum_121 = fadd float %sum_120, %tmp_2_120" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3645 'fadd' 'sum_121' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_491 : Operation 3646 [1/2] (3.25ns)   --->   "%flat_array_load_122 = load float* %flat_array_addr_122, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3646 'load' 'flat_array_load_122' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_491 : Operation 3647 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_523 = load float* %fullyconnected_weigh_123, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3647 'load' 'fullyconnected_weigh_523' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_491 : Operation 3648 [2/2] (12.3ns)   --->   "%tmp_2_121 = fmul float %flat_array_load_122, %fullyconnected_weigh_523" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3648 'fmul' 'tmp_2_121' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 492 <SV = 491> <Delay = 12.3>
ST_492 : Operation 3649 [1/4] (10.5ns)   --->   "%sum_121 = fadd float %sum_120, %tmp_2_120" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3649 'fadd' 'sum_121' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_492 : Operation 3650 [1/2] (12.3ns)   --->   "%tmp_2_121 = fmul float %flat_array_load_122, %fullyconnected_weigh_523" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3650 'fmul' 'tmp_2_121' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 493 <SV = 492> <Delay = 10.5>
ST_493 : Operation 3651 [4/4] (10.5ns)   --->   "%sum_122 = fadd float %sum_121, %tmp_2_121" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3651 'fadd' 'sum_122' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 494 <SV = 493> <Delay = 10.5>
ST_494 : Operation 3652 [1/1] (1.54ns)   --->   "%add_ln15_119 = add i12 -2042, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3652 'add' 'add_ln15_119' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_494 : Operation 3653 [1/1] (0.00ns)   --->   "%sext_ln15_33 = sext i12 %add_ln15_119 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3653 'sext' 'sext_ln15_33' <Predicate = true> <Delay = 0.00>
ST_494 : Operation 3654 [1/1] (0.00ns)   --->   "%zext_ln15_129 = zext i13 %sext_ln15_33 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3654 'zext' 'zext_ln15_129' <Predicate = true> <Delay = 0.00>
ST_494 : Operation 3655 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_124 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_129" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3655 'getelementptr' 'fullyconnected_weigh_124' <Predicate = true> <Delay = 0.00>
ST_494 : Operation 3656 [3/4] (10.5ns)   --->   "%sum_122 = fadd float %sum_121, %tmp_2_121" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3656 'fadd' 'sum_122' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_494 : Operation 3657 [2/2] (3.25ns)   --->   "%flat_array_load_123 = load float* %flat_array_addr_123, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3657 'load' 'flat_array_load_123' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_494 : Operation 3658 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_524 = load float* %fullyconnected_weigh_124, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3658 'load' 'fullyconnected_weigh_524' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 495 <SV = 494> <Delay = 15.6>
ST_495 : Operation 3659 [2/4] (10.5ns)   --->   "%sum_122 = fadd float %sum_121, %tmp_2_121" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3659 'fadd' 'sum_122' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_495 : Operation 3660 [1/2] (3.25ns)   --->   "%flat_array_load_123 = load float* %flat_array_addr_123, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3660 'load' 'flat_array_load_123' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_495 : Operation 3661 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_524 = load float* %fullyconnected_weigh_124, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3661 'load' 'fullyconnected_weigh_524' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_495 : Operation 3662 [2/2] (12.3ns)   --->   "%tmp_2_122 = fmul float %flat_array_load_123, %fullyconnected_weigh_524" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3662 'fmul' 'tmp_2_122' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 496 <SV = 495> <Delay = 12.3>
ST_496 : Operation 3663 [1/4] (10.5ns)   --->   "%sum_122 = fadd float %sum_121, %tmp_2_121" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3663 'fadd' 'sum_122' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 3664 [1/2] (12.3ns)   --->   "%tmp_2_122 = fmul float %flat_array_load_123, %fullyconnected_weigh_524" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3664 'fmul' 'tmp_2_122' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 497 <SV = 496> <Delay = 10.5>
ST_497 : Operation 3665 [4/4] (10.5ns)   --->   "%sum_123 = fadd float %sum_122, %tmp_2_122" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3665 'fadd' 'sum_123' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 498 <SV = 497> <Delay = 10.5>
ST_498 : Operation 3666 [1/1] (1.54ns)   --->   "%add_ln15_120 = add i12 -1992, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3666 'add' 'add_ln15_120' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_498 : Operation 3667 [1/1] (0.00ns)   --->   "%sext_ln15_34 = sext i12 %add_ln15_120 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3667 'sext' 'sext_ln15_34' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 3668 [1/1] (0.00ns)   --->   "%zext_ln15_130 = zext i13 %sext_ln15_34 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3668 'zext' 'zext_ln15_130' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 3669 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_125 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_130" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3669 'getelementptr' 'fullyconnected_weigh_125' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 3670 [3/4] (10.5ns)   --->   "%sum_123 = fadd float %sum_122, %tmp_2_122" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3670 'fadd' 'sum_123' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_498 : Operation 3671 [2/2] (3.25ns)   --->   "%flat_array_load_124 = load float* %flat_array_addr_124, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3671 'load' 'flat_array_load_124' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_498 : Operation 3672 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_525 = load float* %fullyconnected_weigh_125, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3672 'load' 'fullyconnected_weigh_525' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 499 <SV = 498> <Delay = 15.6>
ST_499 : Operation 3673 [2/4] (10.5ns)   --->   "%sum_123 = fadd float %sum_122, %tmp_2_122" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3673 'fadd' 'sum_123' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 3674 [1/2] (3.25ns)   --->   "%flat_array_load_124 = load float* %flat_array_addr_124, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3674 'load' 'flat_array_load_124' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_499 : Operation 3675 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_525 = load float* %fullyconnected_weigh_125, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3675 'load' 'fullyconnected_weigh_525' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_499 : Operation 3676 [2/2] (12.3ns)   --->   "%tmp_2_123 = fmul float %flat_array_load_124, %fullyconnected_weigh_525" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3676 'fmul' 'tmp_2_123' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 500 <SV = 499> <Delay = 12.3>
ST_500 : Operation 3677 [1/4] (10.5ns)   --->   "%sum_123 = fadd float %sum_122, %tmp_2_122" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3677 'fadd' 'sum_123' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_500 : Operation 3678 [1/2] (12.3ns)   --->   "%tmp_2_123 = fmul float %flat_array_load_124, %fullyconnected_weigh_525" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3678 'fmul' 'tmp_2_123' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 501 <SV = 500> <Delay = 10.5>
ST_501 : Operation 3679 [4/4] (10.5ns)   --->   "%sum_124 = fadd float %sum_123, %tmp_2_123" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3679 'fadd' 'sum_124' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 502 <SV = 501> <Delay = 10.5>
ST_502 : Operation 3680 [1/1] (1.54ns)   --->   "%add_ln15_121 = add i12 -1942, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3680 'add' 'add_ln15_121' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_502 : Operation 3681 [1/1] (0.00ns)   --->   "%sext_ln15_35 = sext i12 %add_ln15_121 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3681 'sext' 'sext_ln15_35' <Predicate = true> <Delay = 0.00>
ST_502 : Operation 3682 [1/1] (0.00ns)   --->   "%zext_ln15_131 = zext i13 %sext_ln15_35 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3682 'zext' 'zext_ln15_131' <Predicate = true> <Delay = 0.00>
ST_502 : Operation 3683 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_126 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_131" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3683 'getelementptr' 'fullyconnected_weigh_126' <Predicate = true> <Delay = 0.00>
ST_502 : Operation 3684 [3/4] (10.5ns)   --->   "%sum_124 = fadd float %sum_123, %tmp_2_123" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3684 'fadd' 'sum_124' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_502 : Operation 3685 [2/2] (3.25ns)   --->   "%flat_array_load_125 = load float* %flat_array_addr_125, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3685 'load' 'flat_array_load_125' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_502 : Operation 3686 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_526 = load float* %fullyconnected_weigh_126, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3686 'load' 'fullyconnected_weigh_526' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 503 <SV = 502> <Delay = 15.6>
ST_503 : Operation 3687 [2/4] (10.5ns)   --->   "%sum_124 = fadd float %sum_123, %tmp_2_123" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3687 'fadd' 'sum_124' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_503 : Operation 3688 [1/2] (3.25ns)   --->   "%flat_array_load_125 = load float* %flat_array_addr_125, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3688 'load' 'flat_array_load_125' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_503 : Operation 3689 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_526 = load float* %fullyconnected_weigh_126, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3689 'load' 'fullyconnected_weigh_526' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_503 : Operation 3690 [2/2] (12.3ns)   --->   "%tmp_2_124 = fmul float %flat_array_load_125, %fullyconnected_weigh_526" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3690 'fmul' 'tmp_2_124' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 504 <SV = 503> <Delay = 12.3>
ST_504 : Operation 3691 [1/4] (10.5ns)   --->   "%sum_124 = fadd float %sum_123, %tmp_2_123" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3691 'fadd' 'sum_124' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_504 : Operation 3692 [1/2] (12.3ns)   --->   "%tmp_2_124 = fmul float %flat_array_load_125, %fullyconnected_weigh_526" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3692 'fmul' 'tmp_2_124' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 505 <SV = 504> <Delay = 10.5>
ST_505 : Operation 3693 [4/4] (10.5ns)   --->   "%sum_125 = fadd float %sum_124, %tmp_2_124" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3693 'fadd' 'sum_125' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 506 <SV = 505> <Delay = 10.5>
ST_506 : Operation 3694 [1/1] (1.54ns)   --->   "%add_ln15_122 = add i12 -1892, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3694 'add' 'add_ln15_122' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_506 : Operation 3695 [1/1] (0.00ns)   --->   "%sext_ln15_36 = sext i12 %add_ln15_122 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3695 'sext' 'sext_ln15_36' <Predicate = true> <Delay = 0.00>
ST_506 : Operation 3696 [1/1] (0.00ns)   --->   "%zext_ln15_132 = zext i13 %sext_ln15_36 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3696 'zext' 'zext_ln15_132' <Predicate = true> <Delay = 0.00>
ST_506 : Operation 3697 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_127 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_132" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3697 'getelementptr' 'fullyconnected_weigh_127' <Predicate = true> <Delay = 0.00>
ST_506 : Operation 3698 [3/4] (10.5ns)   --->   "%sum_125 = fadd float %sum_124, %tmp_2_124" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3698 'fadd' 'sum_125' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_506 : Operation 3699 [2/2] (3.25ns)   --->   "%flat_array_load_126 = load float* %flat_array_addr_126, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3699 'load' 'flat_array_load_126' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_506 : Operation 3700 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_527 = load float* %fullyconnected_weigh_127, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3700 'load' 'fullyconnected_weigh_527' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 507 <SV = 506> <Delay = 15.6>
ST_507 : Operation 3701 [2/4] (10.5ns)   --->   "%sum_125 = fadd float %sum_124, %tmp_2_124" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3701 'fadd' 'sum_125' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 3702 [1/2] (3.25ns)   --->   "%flat_array_load_126 = load float* %flat_array_addr_126, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3702 'load' 'flat_array_load_126' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_507 : Operation 3703 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_527 = load float* %fullyconnected_weigh_127, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3703 'load' 'fullyconnected_weigh_527' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_507 : Operation 3704 [2/2] (12.3ns)   --->   "%tmp_2_125 = fmul float %flat_array_load_126, %fullyconnected_weigh_527" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3704 'fmul' 'tmp_2_125' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 508 <SV = 507> <Delay = 12.3>
ST_508 : Operation 3705 [1/4] (10.5ns)   --->   "%sum_125 = fadd float %sum_124, %tmp_2_124" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3705 'fadd' 'sum_125' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_508 : Operation 3706 [1/2] (12.3ns)   --->   "%tmp_2_125 = fmul float %flat_array_load_126, %fullyconnected_weigh_527" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3706 'fmul' 'tmp_2_125' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 509 <SV = 508> <Delay = 10.5>
ST_509 : Operation 3707 [4/4] (10.5ns)   --->   "%sum_126 = fadd float %sum_125, %tmp_2_125" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3707 'fadd' 'sum_126' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 510 <SV = 509> <Delay = 10.5>
ST_510 : Operation 3708 [1/1] (1.54ns)   --->   "%add_ln15_123 = add i12 -1842, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3708 'add' 'add_ln15_123' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_510 : Operation 3709 [1/1] (0.00ns)   --->   "%sext_ln15_37 = sext i12 %add_ln15_123 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3709 'sext' 'sext_ln15_37' <Predicate = true> <Delay = 0.00>
ST_510 : Operation 3710 [1/1] (0.00ns)   --->   "%zext_ln15_133 = zext i13 %sext_ln15_37 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3710 'zext' 'zext_ln15_133' <Predicate = true> <Delay = 0.00>
ST_510 : Operation 3711 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_128 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_133" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3711 'getelementptr' 'fullyconnected_weigh_128' <Predicate = true> <Delay = 0.00>
ST_510 : Operation 3712 [3/4] (10.5ns)   --->   "%sum_126 = fadd float %sum_125, %tmp_2_125" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3712 'fadd' 'sum_126' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_510 : Operation 3713 [2/2] (3.25ns)   --->   "%flat_array_load_127 = load float* %flat_array_addr_127, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3713 'load' 'flat_array_load_127' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_510 : Operation 3714 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_528 = load float* %fullyconnected_weigh_128, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3714 'load' 'fullyconnected_weigh_528' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 511 <SV = 510> <Delay = 15.6>
ST_511 : Operation 3715 [2/4] (10.5ns)   --->   "%sum_126 = fadd float %sum_125, %tmp_2_125" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3715 'fadd' 'sum_126' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_511 : Operation 3716 [1/2] (3.25ns)   --->   "%flat_array_load_127 = load float* %flat_array_addr_127, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3716 'load' 'flat_array_load_127' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_511 : Operation 3717 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_528 = load float* %fullyconnected_weigh_128, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3717 'load' 'fullyconnected_weigh_528' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_511 : Operation 3718 [2/2] (12.3ns)   --->   "%tmp_2_126 = fmul float %flat_array_load_127, %fullyconnected_weigh_528" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3718 'fmul' 'tmp_2_126' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 512 <SV = 511> <Delay = 12.3>
ST_512 : Operation 3719 [1/4] (10.5ns)   --->   "%sum_126 = fadd float %sum_125, %tmp_2_125" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3719 'fadd' 'sum_126' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_512 : Operation 3720 [1/2] (12.3ns)   --->   "%tmp_2_126 = fmul float %flat_array_load_127, %fullyconnected_weigh_528" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3720 'fmul' 'tmp_2_126' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 513 <SV = 512> <Delay = 10.5>
ST_513 : Operation 3721 [4/4] (10.5ns)   --->   "%sum_127 = fadd float %sum_126, %tmp_2_126" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3721 'fadd' 'sum_127' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 514 <SV = 513> <Delay = 10.5>
ST_514 : Operation 3722 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 100, i6 %i_0)" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3722 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_514 : Operation 3723 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_129 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %tmp_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3723 'getelementptr' 'fullyconnected_weigh_129' <Predicate = true> <Delay = 0.00>
ST_514 : Operation 3724 [3/4] (10.5ns)   --->   "%sum_127 = fadd float %sum_126, %tmp_2_126" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3724 'fadd' 'sum_127' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_514 : Operation 3725 [2/2] (3.25ns)   --->   "%flat_array_load_128 = load float* %flat_array_addr_128, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3725 'load' 'flat_array_load_128' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_514 : Operation 3726 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_529 = load float* %fullyconnected_weigh_129, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3726 'load' 'fullyconnected_weigh_529' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 515 <SV = 514> <Delay = 15.6>
ST_515 : Operation 3727 [2/4] (10.5ns)   --->   "%sum_127 = fadd float %sum_126, %tmp_2_126" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3727 'fadd' 'sum_127' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_515 : Operation 3728 [1/2] (3.25ns)   --->   "%flat_array_load_128 = load float* %flat_array_addr_128, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3728 'load' 'flat_array_load_128' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_515 : Operation 3729 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_529 = load float* %fullyconnected_weigh_129, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3729 'load' 'fullyconnected_weigh_529' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_515 : Operation 3730 [2/2] (12.3ns)   --->   "%tmp_2_127 = fmul float %flat_array_load_128, %fullyconnected_weigh_529" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3730 'fmul' 'tmp_2_127' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 516 <SV = 515> <Delay = 12.3>
ST_516 : Operation 3731 [1/4] (10.5ns)   --->   "%sum_127 = fadd float %sum_126, %tmp_2_126" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3731 'fadd' 'sum_127' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_516 : Operation 3732 [1/2] (12.3ns)   --->   "%tmp_2_127 = fmul float %flat_array_load_128, %fullyconnected_weigh_529" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3732 'fmul' 'tmp_2_127' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 517 <SV = 516> <Delay = 10.5>
ST_517 : Operation 3733 [4/4] (10.5ns)   --->   "%sum_128 = fadd float %sum_127, %tmp_2_127" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3733 'fadd' 'sum_128' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 518 <SV = 517> <Delay = 10.5>
ST_518 : Operation 3734 [1/1] (1.54ns)   --->   "%add_ln15_124 = add i12 -1742, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3734 'add' 'add_ln15_124' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_518 : Operation 3735 [1/1] (0.00ns)   --->   "%sext_ln15_38 = sext i12 %add_ln15_124 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3735 'sext' 'sext_ln15_38' <Predicate = true> <Delay = 0.00>
ST_518 : Operation 3736 [1/1] (0.00ns)   --->   "%zext_ln15_134 = zext i13 %sext_ln15_38 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3736 'zext' 'zext_ln15_134' <Predicate = true> <Delay = 0.00>
ST_518 : Operation 3737 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_130 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_134" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3737 'getelementptr' 'fullyconnected_weigh_130' <Predicate = true> <Delay = 0.00>
ST_518 : Operation 3738 [3/4] (10.5ns)   --->   "%sum_128 = fadd float %sum_127, %tmp_2_127" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3738 'fadd' 'sum_128' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_518 : Operation 3739 [2/2] (3.25ns)   --->   "%flat_array_load_129 = load float* %flat_array_addr_129, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3739 'load' 'flat_array_load_129' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_518 : Operation 3740 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_530 = load float* %fullyconnected_weigh_130, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3740 'load' 'fullyconnected_weigh_530' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 519 <SV = 518> <Delay = 15.6>
ST_519 : Operation 3741 [2/4] (10.5ns)   --->   "%sum_128 = fadd float %sum_127, %tmp_2_127" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3741 'fadd' 'sum_128' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_519 : Operation 3742 [1/2] (3.25ns)   --->   "%flat_array_load_129 = load float* %flat_array_addr_129, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3742 'load' 'flat_array_load_129' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_519 : Operation 3743 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_530 = load float* %fullyconnected_weigh_130, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3743 'load' 'fullyconnected_weigh_530' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_519 : Operation 3744 [2/2] (12.3ns)   --->   "%tmp_2_128 = fmul float %flat_array_load_129, %fullyconnected_weigh_530" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3744 'fmul' 'tmp_2_128' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 520 <SV = 519> <Delay = 12.3>
ST_520 : Operation 3745 [1/4] (10.5ns)   --->   "%sum_128 = fadd float %sum_127, %tmp_2_127" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3745 'fadd' 'sum_128' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_520 : Operation 3746 [1/2] (12.3ns)   --->   "%tmp_2_128 = fmul float %flat_array_load_129, %fullyconnected_weigh_530" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3746 'fmul' 'tmp_2_128' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 521 <SV = 520> <Delay = 10.5>
ST_521 : Operation 3747 [4/4] (10.5ns)   --->   "%sum_129 = fadd float %sum_128, %tmp_2_128" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3747 'fadd' 'sum_129' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 522 <SV = 521> <Delay = 10.5>
ST_522 : Operation 3748 [1/1] (1.54ns)   --->   "%add_ln15_125 = add i12 -1692, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3748 'add' 'add_ln15_125' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_522 : Operation 3749 [1/1] (0.00ns)   --->   "%sext_ln15_39 = sext i12 %add_ln15_125 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3749 'sext' 'sext_ln15_39' <Predicate = true> <Delay = 0.00>
ST_522 : Operation 3750 [1/1] (0.00ns)   --->   "%zext_ln15_135 = zext i13 %sext_ln15_39 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3750 'zext' 'zext_ln15_135' <Predicate = true> <Delay = 0.00>
ST_522 : Operation 3751 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_131 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_135" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3751 'getelementptr' 'fullyconnected_weigh_131' <Predicate = true> <Delay = 0.00>
ST_522 : Operation 3752 [3/4] (10.5ns)   --->   "%sum_129 = fadd float %sum_128, %tmp_2_128" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3752 'fadd' 'sum_129' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_522 : Operation 3753 [2/2] (3.25ns)   --->   "%flat_array_load_130 = load float* %flat_array_addr_130, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3753 'load' 'flat_array_load_130' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_522 : Operation 3754 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_531 = load float* %fullyconnected_weigh_131, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3754 'load' 'fullyconnected_weigh_531' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 523 <SV = 522> <Delay = 15.6>
ST_523 : Operation 3755 [2/4] (10.5ns)   --->   "%sum_129 = fadd float %sum_128, %tmp_2_128" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3755 'fadd' 'sum_129' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_523 : Operation 3756 [1/2] (3.25ns)   --->   "%flat_array_load_130 = load float* %flat_array_addr_130, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3756 'load' 'flat_array_load_130' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_523 : Operation 3757 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_531 = load float* %fullyconnected_weigh_131, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3757 'load' 'fullyconnected_weigh_531' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_523 : Operation 3758 [2/2] (12.3ns)   --->   "%tmp_2_129 = fmul float %flat_array_load_130, %fullyconnected_weigh_531" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3758 'fmul' 'tmp_2_129' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 524 <SV = 523> <Delay = 12.3>
ST_524 : Operation 3759 [1/4] (10.5ns)   --->   "%sum_129 = fadd float %sum_128, %tmp_2_128" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3759 'fadd' 'sum_129' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_524 : Operation 3760 [1/2] (12.3ns)   --->   "%tmp_2_129 = fmul float %flat_array_load_130, %fullyconnected_weigh_531" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3760 'fmul' 'tmp_2_129' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 525 <SV = 524> <Delay = 10.5>
ST_525 : Operation 3761 [4/4] (10.5ns)   --->   "%sum_130 = fadd float %sum_129, %tmp_2_129" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3761 'fadd' 'sum_130' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 526 <SV = 525> <Delay = 10.5>
ST_526 : Operation 3762 [1/1] (1.54ns)   --->   "%add_ln15_126 = add i12 -1642, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3762 'add' 'add_ln15_126' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_526 : Operation 3763 [1/1] (0.00ns)   --->   "%sext_ln15_40 = sext i12 %add_ln15_126 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3763 'sext' 'sext_ln15_40' <Predicate = true> <Delay = 0.00>
ST_526 : Operation 3764 [1/1] (0.00ns)   --->   "%zext_ln15_136 = zext i13 %sext_ln15_40 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3764 'zext' 'zext_ln15_136' <Predicate = true> <Delay = 0.00>
ST_526 : Operation 3765 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_132 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_136" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3765 'getelementptr' 'fullyconnected_weigh_132' <Predicate = true> <Delay = 0.00>
ST_526 : Operation 3766 [3/4] (10.5ns)   --->   "%sum_130 = fadd float %sum_129, %tmp_2_129" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3766 'fadd' 'sum_130' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_526 : Operation 3767 [2/2] (3.25ns)   --->   "%flat_array_load_131 = load float* %flat_array_addr_131, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3767 'load' 'flat_array_load_131' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_526 : Operation 3768 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_532 = load float* %fullyconnected_weigh_132, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3768 'load' 'fullyconnected_weigh_532' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 527 <SV = 526> <Delay = 15.6>
ST_527 : Operation 3769 [2/4] (10.5ns)   --->   "%sum_130 = fadd float %sum_129, %tmp_2_129" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3769 'fadd' 'sum_130' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_527 : Operation 3770 [1/2] (3.25ns)   --->   "%flat_array_load_131 = load float* %flat_array_addr_131, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3770 'load' 'flat_array_load_131' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_527 : Operation 3771 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_532 = load float* %fullyconnected_weigh_132, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3771 'load' 'fullyconnected_weigh_532' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_527 : Operation 3772 [2/2] (12.3ns)   --->   "%tmp_2_130 = fmul float %flat_array_load_131, %fullyconnected_weigh_532" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3772 'fmul' 'tmp_2_130' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 528 <SV = 527> <Delay = 12.3>
ST_528 : Operation 3773 [1/4] (10.5ns)   --->   "%sum_130 = fadd float %sum_129, %tmp_2_129" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3773 'fadd' 'sum_130' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_528 : Operation 3774 [1/2] (12.3ns)   --->   "%tmp_2_130 = fmul float %flat_array_load_131, %fullyconnected_weigh_532" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3774 'fmul' 'tmp_2_130' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 529 <SV = 528> <Delay = 10.5>
ST_529 : Operation 3775 [4/4] (10.5ns)   --->   "%sum_131 = fadd float %sum_130, %tmp_2_130" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3775 'fadd' 'sum_131' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 530 <SV = 529> <Delay = 10.5>
ST_530 : Operation 3776 [1/1] (1.54ns)   --->   "%add_ln15_127 = add i12 -1592, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3776 'add' 'add_ln15_127' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_530 : Operation 3777 [1/1] (0.00ns)   --->   "%sext_ln15_41 = sext i12 %add_ln15_127 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3777 'sext' 'sext_ln15_41' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 3778 [1/1] (0.00ns)   --->   "%zext_ln15_137 = zext i13 %sext_ln15_41 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3778 'zext' 'zext_ln15_137' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 3779 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_133 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_137" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3779 'getelementptr' 'fullyconnected_weigh_133' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 3780 [3/4] (10.5ns)   --->   "%sum_131 = fadd float %sum_130, %tmp_2_130" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3780 'fadd' 'sum_131' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_530 : Operation 3781 [2/2] (3.25ns)   --->   "%flat_array_load_132 = load float* %flat_array_addr_132, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3781 'load' 'flat_array_load_132' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_530 : Operation 3782 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_533 = load float* %fullyconnected_weigh_133, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3782 'load' 'fullyconnected_weigh_533' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 531 <SV = 530> <Delay = 15.6>
ST_531 : Operation 3783 [2/4] (10.5ns)   --->   "%sum_131 = fadd float %sum_130, %tmp_2_130" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3783 'fadd' 'sum_131' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_531 : Operation 3784 [1/2] (3.25ns)   --->   "%flat_array_load_132 = load float* %flat_array_addr_132, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3784 'load' 'flat_array_load_132' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_531 : Operation 3785 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_533 = load float* %fullyconnected_weigh_133, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3785 'load' 'fullyconnected_weigh_533' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_531 : Operation 3786 [2/2] (12.3ns)   --->   "%tmp_2_131 = fmul float %flat_array_load_132, %fullyconnected_weigh_533" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3786 'fmul' 'tmp_2_131' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 532 <SV = 531> <Delay = 12.3>
ST_532 : Operation 3787 [1/4] (10.5ns)   --->   "%sum_131 = fadd float %sum_130, %tmp_2_130" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3787 'fadd' 'sum_131' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_532 : Operation 3788 [1/2] (12.3ns)   --->   "%tmp_2_131 = fmul float %flat_array_load_132, %fullyconnected_weigh_533" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3788 'fmul' 'tmp_2_131' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 533 <SV = 532> <Delay = 10.5>
ST_533 : Operation 3789 [4/4] (10.5ns)   --->   "%sum_132 = fadd float %sum_131, %tmp_2_131" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3789 'fadd' 'sum_132' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 534 <SV = 533> <Delay = 10.5>
ST_534 : Operation 3790 [1/1] (1.54ns)   --->   "%add_ln15_128 = add i12 -1542, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3790 'add' 'add_ln15_128' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_534 : Operation 3791 [1/1] (0.00ns)   --->   "%sext_ln15_42 = sext i12 %add_ln15_128 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3791 'sext' 'sext_ln15_42' <Predicate = true> <Delay = 0.00>
ST_534 : Operation 3792 [1/1] (0.00ns)   --->   "%zext_ln15_138 = zext i13 %sext_ln15_42 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3792 'zext' 'zext_ln15_138' <Predicate = true> <Delay = 0.00>
ST_534 : Operation 3793 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_134 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_138" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3793 'getelementptr' 'fullyconnected_weigh_134' <Predicate = true> <Delay = 0.00>
ST_534 : Operation 3794 [3/4] (10.5ns)   --->   "%sum_132 = fadd float %sum_131, %tmp_2_131" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3794 'fadd' 'sum_132' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_534 : Operation 3795 [2/2] (3.25ns)   --->   "%flat_array_load_133 = load float* %flat_array_addr_133, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3795 'load' 'flat_array_load_133' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_534 : Operation 3796 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_534 = load float* %fullyconnected_weigh_134, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3796 'load' 'fullyconnected_weigh_534' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 535 <SV = 534> <Delay = 15.6>
ST_535 : Operation 3797 [2/4] (10.5ns)   --->   "%sum_132 = fadd float %sum_131, %tmp_2_131" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3797 'fadd' 'sum_132' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_535 : Operation 3798 [1/2] (3.25ns)   --->   "%flat_array_load_133 = load float* %flat_array_addr_133, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3798 'load' 'flat_array_load_133' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_535 : Operation 3799 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_534 = load float* %fullyconnected_weigh_134, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3799 'load' 'fullyconnected_weigh_534' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_535 : Operation 3800 [2/2] (12.3ns)   --->   "%tmp_2_132 = fmul float %flat_array_load_133, %fullyconnected_weigh_534" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3800 'fmul' 'tmp_2_132' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 536 <SV = 535> <Delay = 12.3>
ST_536 : Operation 3801 [1/4] (10.5ns)   --->   "%sum_132 = fadd float %sum_131, %tmp_2_131" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3801 'fadd' 'sum_132' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_536 : Operation 3802 [1/2] (12.3ns)   --->   "%tmp_2_132 = fmul float %flat_array_load_133, %fullyconnected_weigh_534" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3802 'fmul' 'tmp_2_132' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 537 <SV = 536> <Delay = 10.5>
ST_537 : Operation 3803 [4/4] (10.5ns)   --->   "%sum_133 = fadd float %sum_132, %tmp_2_132" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3803 'fadd' 'sum_133' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 538 <SV = 537> <Delay = 10.5>
ST_538 : Operation 3804 [1/1] (1.54ns)   --->   "%add_ln15_129 = add i12 -1492, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3804 'add' 'add_ln15_129' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_538 : Operation 3805 [1/1] (0.00ns)   --->   "%sext_ln15_43 = sext i12 %add_ln15_129 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3805 'sext' 'sext_ln15_43' <Predicate = true> <Delay = 0.00>
ST_538 : Operation 3806 [1/1] (0.00ns)   --->   "%zext_ln15_139 = zext i13 %sext_ln15_43 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3806 'zext' 'zext_ln15_139' <Predicate = true> <Delay = 0.00>
ST_538 : Operation 3807 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_135 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_139" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3807 'getelementptr' 'fullyconnected_weigh_135' <Predicate = true> <Delay = 0.00>
ST_538 : Operation 3808 [3/4] (10.5ns)   --->   "%sum_133 = fadd float %sum_132, %tmp_2_132" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3808 'fadd' 'sum_133' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_538 : Operation 3809 [2/2] (3.25ns)   --->   "%flat_array_load_134 = load float* %flat_array_addr_134, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3809 'load' 'flat_array_load_134' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_538 : Operation 3810 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_535 = load float* %fullyconnected_weigh_135, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3810 'load' 'fullyconnected_weigh_535' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 539 <SV = 538> <Delay = 15.6>
ST_539 : Operation 3811 [2/4] (10.5ns)   --->   "%sum_133 = fadd float %sum_132, %tmp_2_132" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3811 'fadd' 'sum_133' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_539 : Operation 3812 [1/2] (3.25ns)   --->   "%flat_array_load_134 = load float* %flat_array_addr_134, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3812 'load' 'flat_array_load_134' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_539 : Operation 3813 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_535 = load float* %fullyconnected_weigh_135, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3813 'load' 'fullyconnected_weigh_535' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_539 : Operation 3814 [2/2] (12.3ns)   --->   "%tmp_2_133 = fmul float %flat_array_load_134, %fullyconnected_weigh_535" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3814 'fmul' 'tmp_2_133' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 540 <SV = 539> <Delay = 12.3>
ST_540 : Operation 3815 [1/4] (10.5ns)   --->   "%sum_133 = fadd float %sum_132, %tmp_2_132" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3815 'fadd' 'sum_133' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 3816 [1/2] (12.3ns)   --->   "%tmp_2_133 = fmul float %flat_array_load_134, %fullyconnected_weigh_535" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3816 'fmul' 'tmp_2_133' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 541 <SV = 540> <Delay = 10.5>
ST_541 : Operation 3817 [4/4] (10.5ns)   --->   "%sum_134 = fadd float %sum_133, %tmp_2_133" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3817 'fadd' 'sum_134' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 542 <SV = 541> <Delay = 10.5>
ST_542 : Operation 3818 [1/1] (1.54ns)   --->   "%add_ln15_130 = add i12 -1442, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3818 'add' 'add_ln15_130' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_542 : Operation 3819 [1/1] (0.00ns)   --->   "%sext_ln15_44 = sext i12 %add_ln15_130 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3819 'sext' 'sext_ln15_44' <Predicate = true> <Delay = 0.00>
ST_542 : Operation 3820 [1/1] (0.00ns)   --->   "%zext_ln15_140 = zext i13 %sext_ln15_44 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3820 'zext' 'zext_ln15_140' <Predicate = true> <Delay = 0.00>
ST_542 : Operation 3821 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_136 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_140" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3821 'getelementptr' 'fullyconnected_weigh_136' <Predicate = true> <Delay = 0.00>
ST_542 : Operation 3822 [3/4] (10.5ns)   --->   "%sum_134 = fadd float %sum_133, %tmp_2_133" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3822 'fadd' 'sum_134' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_542 : Operation 3823 [2/2] (3.25ns)   --->   "%flat_array_load_135 = load float* %flat_array_addr_135, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3823 'load' 'flat_array_load_135' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_542 : Operation 3824 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_536 = load float* %fullyconnected_weigh_136, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3824 'load' 'fullyconnected_weigh_536' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 543 <SV = 542> <Delay = 15.6>
ST_543 : Operation 3825 [2/4] (10.5ns)   --->   "%sum_134 = fadd float %sum_133, %tmp_2_133" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3825 'fadd' 'sum_134' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_543 : Operation 3826 [1/2] (3.25ns)   --->   "%flat_array_load_135 = load float* %flat_array_addr_135, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3826 'load' 'flat_array_load_135' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_543 : Operation 3827 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_536 = load float* %fullyconnected_weigh_136, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3827 'load' 'fullyconnected_weigh_536' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_543 : Operation 3828 [2/2] (12.3ns)   --->   "%tmp_2_134 = fmul float %flat_array_load_135, %fullyconnected_weigh_536" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3828 'fmul' 'tmp_2_134' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 544 <SV = 543> <Delay = 12.3>
ST_544 : Operation 3829 [1/4] (10.5ns)   --->   "%sum_134 = fadd float %sum_133, %tmp_2_133" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3829 'fadd' 'sum_134' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 3830 [1/2] (12.3ns)   --->   "%tmp_2_134 = fmul float %flat_array_load_135, %fullyconnected_weigh_536" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3830 'fmul' 'tmp_2_134' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 545 <SV = 544> <Delay = 10.5>
ST_545 : Operation 3831 [4/4] (10.5ns)   --->   "%sum_135 = fadd float %sum_134, %tmp_2_134" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3831 'fadd' 'sum_135' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 546 <SV = 545> <Delay = 10.5>
ST_546 : Operation 3832 [1/1] (1.54ns)   --->   "%add_ln15_131 = add i12 -1392, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3832 'add' 'add_ln15_131' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 3833 [1/1] (0.00ns)   --->   "%sext_ln15_45 = sext i12 %add_ln15_131 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3833 'sext' 'sext_ln15_45' <Predicate = true> <Delay = 0.00>
ST_546 : Operation 3834 [1/1] (0.00ns)   --->   "%zext_ln15_141 = zext i13 %sext_ln15_45 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3834 'zext' 'zext_ln15_141' <Predicate = true> <Delay = 0.00>
ST_546 : Operation 3835 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_137 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_141" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3835 'getelementptr' 'fullyconnected_weigh_137' <Predicate = true> <Delay = 0.00>
ST_546 : Operation 3836 [3/4] (10.5ns)   --->   "%sum_135 = fadd float %sum_134, %tmp_2_134" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3836 'fadd' 'sum_135' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 3837 [2/2] (3.25ns)   --->   "%flat_array_load_136 = load float* %flat_array_addr_136, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3837 'load' 'flat_array_load_136' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_546 : Operation 3838 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_537 = load float* %fullyconnected_weigh_137, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3838 'load' 'fullyconnected_weigh_537' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 547 <SV = 546> <Delay = 15.6>
ST_547 : Operation 3839 [2/4] (10.5ns)   --->   "%sum_135 = fadd float %sum_134, %tmp_2_134" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3839 'fadd' 'sum_135' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_547 : Operation 3840 [1/2] (3.25ns)   --->   "%flat_array_load_136 = load float* %flat_array_addr_136, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3840 'load' 'flat_array_load_136' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_547 : Operation 3841 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_537 = load float* %fullyconnected_weigh_137, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3841 'load' 'fullyconnected_weigh_537' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_547 : Operation 3842 [2/2] (12.3ns)   --->   "%tmp_2_135 = fmul float %flat_array_load_136, %fullyconnected_weigh_537" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3842 'fmul' 'tmp_2_135' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 548 <SV = 547> <Delay = 12.3>
ST_548 : Operation 3843 [1/4] (10.5ns)   --->   "%sum_135 = fadd float %sum_134, %tmp_2_134" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3843 'fadd' 'sum_135' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_548 : Operation 3844 [1/2] (12.3ns)   --->   "%tmp_2_135 = fmul float %flat_array_load_136, %fullyconnected_weigh_537" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3844 'fmul' 'tmp_2_135' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 549 <SV = 548> <Delay = 10.5>
ST_549 : Operation 3845 [4/4] (10.5ns)   --->   "%sum_136 = fadd float %sum_135, %tmp_2_135" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3845 'fadd' 'sum_136' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 550 <SV = 549> <Delay = 10.5>
ST_550 : Operation 3846 [1/1] (1.54ns)   --->   "%add_ln15_132 = add i12 -1342, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3846 'add' 'add_ln15_132' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_550 : Operation 3847 [1/1] (0.00ns)   --->   "%sext_ln15_46 = sext i12 %add_ln15_132 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3847 'sext' 'sext_ln15_46' <Predicate = true> <Delay = 0.00>
ST_550 : Operation 3848 [1/1] (0.00ns)   --->   "%zext_ln15_142 = zext i13 %sext_ln15_46 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3848 'zext' 'zext_ln15_142' <Predicate = true> <Delay = 0.00>
ST_550 : Operation 3849 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_138 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_142" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3849 'getelementptr' 'fullyconnected_weigh_138' <Predicate = true> <Delay = 0.00>
ST_550 : Operation 3850 [3/4] (10.5ns)   --->   "%sum_136 = fadd float %sum_135, %tmp_2_135" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3850 'fadd' 'sum_136' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_550 : Operation 3851 [2/2] (3.25ns)   --->   "%flat_array_load_137 = load float* %flat_array_addr_137, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3851 'load' 'flat_array_load_137' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_550 : Operation 3852 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_538 = load float* %fullyconnected_weigh_138, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3852 'load' 'fullyconnected_weigh_538' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 551 <SV = 550> <Delay = 15.6>
ST_551 : Operation 3853 [2/4] (10.5ns)   --->   "%sum_136 = fadd float %sum_135, %tmp_2_135" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3853 'fadd' 'sum_136' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_551 : Operation 3854 [1/2] (3.25ns)   --->   "%flat_array_load_137 = load float* %flat_array_addr_137, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3854 'load' 'flat_array_load_137' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_551 : Operation 3855 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_538 = load float* %fullyconnected_weigh_138, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3855 'load' 'fullyconnected_weigh_538' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_551 : Operation 3856 [2/2] (12.3ns)   --->   "%tmp_2_136 = fmul float %flat_array_load_137, %fullyconnected_weigh_538" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3856 'fmul' 'tmp_2_136' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 552 <SV = 551> <Delay = 12.3>
ST_552 : Operation 3857 [1/4] (10.5ns)   --->   "%sum_136 = fadd float %sum_135, %tmp_2_135" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3857 'fadd' 'sum_136' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_552 : Operation 3858 [1/2] (12.3ns)   --->   "%tmp_2_136 = fmul float %flat_array_load_137, %fullyconnected_weigh_538" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3858 'fmul' 'tmp_2_136' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 553 <SV = 552> <Delay = 10.5>
ST_553 : Operation 3859 [4/4] (10.5ns)   --->   "%sum_137 = fadd float %sum_136, %tmp_2_136" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3859 'fadd' 'sum_137' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 554 <SV = 553> <Delay = 10.5>
ST_554 : Operation 3860 [1/1] (1.54ns)   --->   "%add_ln15_133 = add i12 -1292, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3860 'add' 'add_ln15_133' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 3861 [1/1] (0.00ns)   --->   "%sext_ln15_47 = sext i12 %add_ln15_133 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3861 'sext' 'sext_ln15_47' <Predicate = true> <Delay = 0.00>
ST_554 : Operation 3862 [1/1] (0.00ns)   --->   "%zext_ln15_143 = zext i13 %sext_ln15_47 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3862 'zext' 'zext_ln15_143' <Predicate = true> <Delay = 0.00>
ST_554 : Operation 3863 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_139 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_143" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3863 'getelementptr' 'fullyconnected_weigh_139' <Predicate = true> <Delay = 0.00>
ST_554 : Operation 3864 [3/4] (10.5ns)   --->   "%sum_137 = fadd float %sum_136, %tmp_2_136" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3864 'fadd' 'sum_137' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 3865 [2/2] (3.25ns)   --->   "%flat_array_load_138 = load float* %flat_array_addr_138, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3865 'load' 'flat_array_load_138' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_554 : Operation 3866 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_539 = load float* %fullyconnected_weigh_139, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3866 'load' 'fullyconnected_weigh_539' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 555 <SV = 554> <Delay = 15.6>
ST_555 : Operation 3867 [2/4] (10.5ns)   --->   "%sum_137 = fadd float %sum_136, %tmp_2_136" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3867 'fadd' 'sum_137' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_555 : Operation 3868 [1/2] (3.25ns)   --->   "%flat_array_load_138 = load float* %flat_array_addr_138, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3868 'load' 'flat_array_load_138' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_555 : Operation 3869 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_539 = load float* %fullyconnected_weigh_139, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3869 'load' 'fullyconnected_weigh_539' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_555 : Operation 3870 [2/2] (12.3ns)   --->   "%tmp_2_137 = fmul float %flat_array_load_138, %fullyconnected_weigh_539" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3870 'fmul' 'tmp_2_137' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 556 <SV = 555> <Delay = 12.3>
ST_556 : Operation 3871 [1/4] (10.5ns)   --->   "%sum_137 = fadd float %sum_136, %tmp_2_136" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3871 'fadd' 'sum_137' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_556 : Operation 3872 [1/2] (12.3ns)   --->   "%tmp_2_137 = fmul float %flat_array_load_138, %fullyconnected_weigh_539" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3872 'fmul' 'tmp_2_137' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 557 <SV = 556> <Delay = 10.5>
ST_557 : Operation 3873 [4/4] (10.5ns)   --->   "%sum_138 = fadd float %sum_137, %tmp_2_137" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3873 'fadd' 'sum_138' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 558 <SV = 557> <Delay = 10.5>
ST_558 : Operation 3874 [1/1] (1.54ns)   --->   "%add_ln15_134 = add i12 -1242, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3874 'add' 'add_ln15_134' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_558 : Operation 3875 [1/1] (0.00ns)   --->   "%sext_ln15_48 = sext i12 %add_ln15_134 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3875 'sext' 'sext_ln15_48' <Predicate = true> <Delay = 0.00>
ST_558 : Operation 3876 [1/1] (0.00ns)   --->   "%zext_ln15_144 = zext i13 %sext_ln15_48 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3876 'zext' 'zext_ln15_144' <Predicate = true> <Delay = 0.00>
ST_558 : Operation 3877 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_140 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_144" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3877 'getelementptr' 'fullyconnected_weigh_140' <Predicate = true> <Delay = 0.00>
ST_558 : Operation 3878 [3/4] (10.5ns)   --->   "%sum_138 = fadd float %sum_137, %tmp_2_137" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3878 'fadd' 'sum_138' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_558 : Operation 3879 [2/2] (3.25ns)   --->   "%flat_array_load_139 = load float* %flat_array_addr_139, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3879 'load' 'flat_array_load_139' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_558 : Operation 3880 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_540 = load float* %fullyconnected_weigh_140, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3880 'load' 'fullyconnected_weigh_540' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 559 <SV = 558> <Delay = 15.6>
ST_559 : Operation 3881 [2/4] (10.5ns)   --->   "%sum_138 = fadd float %sum_137, %tmp_2_137" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3881 'fadd' 'sum_138' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_559 : Operation 3882 [1/2] (3.25ns)   --->   "%flat_array_load_139 = load float* %flat_array_addr_139, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3882 'load' 'flat_array_load_139' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_559 : Operation 3883 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_540 = load float* %fullyconnected_weigh_140, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3883 'load' 'fullyconnected_weigh_540' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_559 : Operation 3884 [2/2] (12.3ns)   --->   "%tmp_2_138 = fmul float %flat_array_load_139, %fullyconnected_weigh_540" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3884 'fmul' 'tmp_2_138' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 560 <SV = 559> <Delay = 12.3>
ST_560 : Operation 3885 [1/4] (10.5ns)   --->   "%sum_138 = fadd float %sum_137, %tmp_2_137" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3885 'fadd' 'sum_138' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_560 : Operation 3886 [1/2] (12.3ns)   --->   "%tmp_2_138 = fmul float %flat_array_load_139, %fullyconnected_weigh_540" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3886 'fmul' 'tmp_2_138' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 561 <SV = 560> <Delay = 10.5>
ST_561 : Operation 3887 [4/4] (10.5ns)   --->   "%sum_139 = fadd float %sum_138, %tmp_2_138" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3887 'fadd' 'sum_139' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 562 <SV = 561> <Delay = 10.5>
ST_562 : Operation 3888 [1/1] (1.54ns)   --->   "%add_ln15_135 = add i12 -1192, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3888 'add' 'add_ln15_135' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 3889 [1/1] (0.00ns)   --->   "%sext_ln15_49 = sext i12 %add_ln15_135 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3889 'sext' 'sext_ln15_49' <Predicate = true> <Delay = 0.00>
ST_562 : Operation 3890 [1/1] (0.00ns)   --->   "%zext_ln15_145 = zext i13 %sext_ln15_49 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3890 'zext' 'zext_ln15_145' <Predicate = true> <Delay = 0.00>
ST_562 : Operation 3891 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_141 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_145" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3891 'getelementptr' 'fullyconnected_weigh_141' <Predicate = true> <Delay = 0.00>
ST_562 : Operation 3892 [3/4] (10.5ns)   --->   "%sum_139 = fadd float %sum_138, %tmp_2_138" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3892 'fadd' 'sum_139' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 3893 [2/2] (3.25ns)   --->   "%flat_array_load_140 = load float* %flat_array_addr_140, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3893 'load' 'flat_array_load_140' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_562 : Operation 3894 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_541 = load float* %fullyconnected_weigh_141, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3894 'load' 'fullyconnected_weigh_541' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 563 <SV = 562> <Delay = 15.6>
ST_563 : Operation 3895 [2/4] (10.5ns)   --->   "%sum_139 = fadd float %sum_138, %tmp_2_138" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3895 'fadd' 'sum_139' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_563 : Operation 3896 [1/2] (3.25ns)   --->   "%flat_array_load_140 = load float* %flat_array_addr_140, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3896 'load' 'flat_array_load_140' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_563 : Operation 3897 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_541 = load float* %fullyconnected_weigh_141, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3897 'load' 'fullyconnected_weigh_541' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_563 : Operation 3898 [2/2] (12.3ns)   --->   "%tmp_2_139 = fmul float %flat_array_load_140, %fullyconnected_weigh_541" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3898 'fmul' 'tmp_2_139' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 564 <SV = 563> <Delay = 12.3>
ST_564 : Operation 3899 [1/4] (10.5ns)   --->   "%sum_139 = fadd float %sum_138, %tmp_2_138" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3899 'fadd' 'sum_139' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_564 : Operation 3900 [1/2] (12.3ns)   --->   "%tmp_2_139 = fmul float %flat_array_load_140, %fullyconnected_weigh_541" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3900 'fmul' 'tmp_2_139' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 565 <SV = 564> <Delay = 10.5>
ST_565 : Operation 3901 [4/4] (10.5ns)   --->   "%sum_140 = fadd float %sum_139, %tmp_2_139" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3901 'fadd' 'sum_140' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 566 <SV = 565> <Delay = 10.5>
ST_566 : Operation 3902 [1/1] (1.54ns)   --->   "%add_ln15_136 = add i12 -1142, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3902 'add' 'add_ln15_136' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_566 : Operation 3903 [1/1] (0.00ns)   --->   "%sext_ln15_50 = sext i12 %add_ln15_136 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3903 'sext' 'sext_ln15_50' <Predicate = true> <Delay = 0.00>
ST_566 : Operation 3904 [1/1] (0.00ns)   --->   "%zext_ln15_146 = zext i13 %sext_ln15_50 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3904 'zext' 'zext_ln15_146' <Predicate = true> <Delay = 0.00>
ST_566 : Operation 3905 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_142 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_146" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3905 'getelementptr' 'fullyconnected_weigh_142' <Predicate = true> <Delay = 0.00>
ST_566 : Operation 3906 [3/4] (10.5ns)   --->   "%sum_140 = fadd float %sum_139, %tmp_2_139" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3906 'fadd' 'sum_140' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_566 : Operation 3907 [2/2] (3.25ns)   --->   "%flat_array_load_141 = load float* %flat_array_addr_141, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3907 'load' 'flat_array_load_141' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_566 : Operation 3908 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_542 = load float* %fullyconnected_weigh_142, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3908 'load' 'fullyconnected_weigh_542' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 567 <SV = 566> <Delay = 15.6>
ST_567 : Operation 3909 [2/4] (10.5ns)   --->   "%sum_140 = fadd float %sum_139, %tmp_2_139" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3909 'fadd' 'sum_140' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_567 : Operation 3910 [1/2] (3.25ns)   --->   "%flat_array_load_141 = load float* %flat_array_addr_141, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3910 'load' 'flat_array_load_141' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_567 : Operation 3911 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_542 = load float* %fullyconnected_weigh_142, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3911 'load' 'fullyconnected_weigh_542' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_567 : Operation 3912 [2/2] (12.3ns)   --->   "%tmp_2_140 = fmul float %flat_array_load_141, %fullyconnected_weigh_542" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3912 'fmul' 'tmp_2_140' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 568 <SV = 567> <Delay = 12.3>
ST_568 : Operation 3913 [1/4] (10.5ns)   --->   "%sum_140 = fadd float %sum_139, %tmp_2_139" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3913 'fadd' 'sum_140' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_568 : Operation 3914 [1/2] (12.3ns)   --->   "%tmp_2_140 = fmul float %flat_array_load_141, %fullyconnected_weigh_542" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3914 'fmul' 'tmp_2_140' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 569 <SV = 568> <Delay = 10.5>
ST_569 : Operation 3915 [4/4] (10.5ns)   --->   "%sum_141 = fadd float %sum_140, %tmp_2_140" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3915 'fadd' 'sum_141' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 570 <SV = 569> <Delay = 10.5>
ST_570 : Operation 3916 [1/1] (1.54ns)   --->   "%add_ln15_137 = add i12 -1092, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3916 'add' 'add_ln15_137' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 3917 [1/1] (0.00ns)   --->   "%sext_ln15_51 = sext i12 %add_ln15_137 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3917 'sext' 'sext_ln15_51' <Predicate = true> <Delay = 0.00>
ST_570 : Operation 3918 [1/1] (0.00ns)   --->   "%zext_ln15_147 = zext i13 %sext_ln15_51 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3918 'zext' 'zext_ln15_147' <Predicate = true> <Delay = 0.00>
ST_570 : Operation 3919 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_143 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_147" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3919 'getelementptr' 'fullyconnected_weigh_143' <Predicate = true> <Delay = 0.00>
ST_570 : Operation 3920 [3/4] (10.5ns)   --->   "%sum_141 = fadd float %sum_140, %tmp_2_140" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3920 'fadd' 'sum_141' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 3921 [2/2] (3.25ns)   --->   "%flat_array_load_142 = load float* %flat_array_addr_142, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3921 'load' 'flat_array_load_142' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_570 : Operation 3922 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_543 = load float* %fullyconnected_weigh_143, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3922 'load' 'fullyconnected_weigh_543' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 571 <SV = 570> <Delay = 15.6>
ST_571 : Operation 3923 [2/4] (10.5ns)   --->   "%sum_141 = fadd float %sum_140, %tmp_2_140" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3923 'fadd' 'sum_141' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_571 : Operation 3924 [1/2] (3.25ns)   --->   "%flat_array_load_142 = load float* %flat_array_addr_142, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3924 'load' 'flat_array_load_142' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_571 : Operation 3925 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_543 = load float* %fullyconnected_weigh_143, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3925 'load' 'fullyconnected_weigh_543' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_571 : Operation 3926 [2/2] (12.3ns)   --->   "%tmp_2_141 = fmul float %flat_array_load_142, %fullyconnected_weigh_543" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3926 'fmul' 'tmp_2_141' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 572 <SV = 571> <Delay = 12.3>
ST_572 : Operation 3927 [1/4] (10.5ns)   --->   "%sum_141 = fadd float %sum_140, %tmp_2_140" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3927 'fadd' 'sum_141' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_572 : Operation 3928 [1/2] (12.3ns)   --->   "%tmp_2_141 = fmul float %flat_array_load_142, %fullyconnected_weigh_543" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3928 'fmul' 'tmp_2_141' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 573 <SV = 572> <Delay = 10.5>
ST_573 : Operation 3929 [4/4] (10.5ns)   --->   "%sum_142 = fadd float %sum_141, %tmp_2_141" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3929 'fadd' 'sum_142' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 574 <SV = 573> <Delay = 10.5>
ST_574 : Operation 3930 [1/1] (1.54ns)   --->   "%add_ln15_138 = add i12 -1042, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3930 'add' 'add_ln15_138' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 3931 [1/1] (0.00ns)   --->   "%sext_ln15_52 = sext i12 %add_ln15_138 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3931 'sext' 'sext_ln15_52' <Predicate = true> <Delay = 0.00>
ST_574 : Operation 3932 [1/1] (0.00ns)   --->   "%zext_ln15_148 = zext i13 %sext_ln15_52 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3932 'zext' 'zext_ln15_148' <Predicate = true> <Delay = 0.00>
ST_574 : Operation 3933 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_144 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_148" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3933 'getelementptr' 'fullyconnected_weigh_144' <Predicate = true> <Delay = 0.00>
ST_574 : Operation 3934 [3/4] (10.5ns)   --->   "%sum_142 = fadd float %sum_141, %tmp_2_141" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3934 'fadd' 'sum_142' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 3935 [2/2] (3.25ns)   --->   "%flat_array_load_143 = load float* %flat_array_addr_143, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3935 'load' 'flat_array_load_143' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_574 : Operation 3936 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_544 = load float* %fullyconnected_weigh_144, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3936 'load' 'fullyconnected_weigh_544' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 575 <SV = 574> <Delay = 15.6>
ST_575 : Operation 3937 [2/4] (10.5ns)   --->   "%sum_142 = fadd float %sum_141, %tmp_2_141" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3937 'fadd' 'sum_142' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_575 : Operation 3938 [1/2] (3.25ns)   --->   "%flat_array_load_143 = load float* %flat_array_addr_143, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3938 'load' 'flat_array_load_143' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_575 : Operation 3939 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_544 = load float* %fullyconnected_weigh_144, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3939 'load' 'fullyconnected_weigh_544' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_575 : Operation 3940 [2/2] (12.3ns)   --->   "%tmp_2_142 = fmul float %flat_array_load_143, %fullyconnected_weigh_544" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3940 'fmul' 'tmp_2_142' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 576 <SV = 575> <Delay = 12.3>
ST_576 : Operation 3941 [1/4] (10.5ns)   --->   "%sum_142 = fadd float %sum_141, %tmp_2_141" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3941 'fadd' 'sum_142' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_576 : Operation 3942 [1/2] (12.3ns)   --->   "%tmp_2_142 = fmul float %flat_array_load_143, %fullyconnected_weigh_544" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3942 'fmul' 'tmp_2_142' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 577 <SV = 576> <Delay = 10.5>
ST_577 : Operation 3943 [4/4] (10.5ns)   --->   "%sum_143 = fadd float %sum_142, %tmp_2_142" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3943 'fadd' 'sum_143' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 578 <SV = 577> <Delay = 10.5>
ST_578 : Operation 3944 [1/1] (1.63ns)   --->   "%add_ln15_139 = add i11 -992, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3944 'add' 'add_ln15_139' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_578 : Operation 3945 [1/1] (0.00ns)   --->   "%sext_ln15_53 = sext i11 %add_ln15_139 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3945 'sext' 'sext_ln15_53' <Predicate = true> <Delay = 0.00>
ST_578 : Operation 3946 [1/1] (0.00ns)   --->   "%zext_ln15_149 = zext i13 %sext_ln15_53 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3946 'zext' 'zext_ln15_149' <Predicate = true> <Delay = 0.00>
ST_578 : Operation 3947 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_145 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_149" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3947 'getelementptr' 'fullyconnected_weigh_145' <Predicate = true> <Delay = 0.00>
ST_578 : Operation 3948 [3/4] (10.5ns)   --->   "%sum_143 = fadd float %sum_142, %tmp_2_142" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3948 'fadd' 'sum_143' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_578 : Operation 3949 [2/2] (3.25ns)   --->   "%flat_array_load_144 = load float* %flat_array_addr_144, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3949 'load' 'flat_array_load_144' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_578 : Operation 3950 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_545 = load float* %fullyconnected_weigh_145, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3950 'load' 'fullyconnected_weigh_545' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 579 <SV = 578> <Delay = 15.6>
ST_579 : Operation 3951 [2/4] (10.5ns)   --->   "%sum_143 = fadd float %sum_142, %tmp_2_142" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3951 'fadd' 'sum_143' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_579 : Operation 3952 [1/2] (3.25ns)   --->   "%flat_array_load_144 = load float* %flat_array_addr_144, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3952 'load' 'flat_array_load_144' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_579 : Operation 3953 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_545 = load float* %fullyconnected_weigh_145, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3953 'load' 'fullyconnected_weigh_545' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_579 : Operation 3954 [2/2] (12.3ns)   --->   "%tmp_2_143 = fmul float %flat_array_load_144, %fullyconnected_weigh_545" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3954 'fmul' 'tmp_2_143' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 580 <SV = 579> <Delay = 12.3>
ST_580 : Operation 3955 [1/4] (10.5ns)   --->   "%sum_143 = fadd float %sum_142, %tmp_2_142" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3955 'fadd' 'sum_143' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_580 : Operation 3956 [1/2] (12.3ns)   --->   "%tmp_2_143 = fmul float %flat_array_load_144, %fullyconnected_weigh_545" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3956 'fmul' 'tmp_2_143' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 581 <SV = 580> <Delay = 10.5>
ST_581 : Operation 3957 [4/4] (10.5ns)   --->   "%sum_144 = fadd float %sum_143, %tmp_2_143" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3957 'fadd' 'sum_144' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 582 <SV = 581> <Delay = 10.5>
ST_582 : Operation 3958 [1/1] (1.63ns)   --->   "%add_ln15_140 = add i11 -942, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3958 'add' 'add_ln15_140' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_582 : Operation 3959 [1/1] (0.00ns)   --->   "%sext_ln15_54 = sext i11 %add_ln15_140 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3959 'sext' 'sext_ln15_54' <Predicate = true> <Delay = 0.00>
ST_582 : Operation 3960 [1/1] (0.00ns)   --->   "%zext_ln15_150 = zext i13 %sext_ln15_54 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3960 'zext' 'zext_ln15_150' <Predicate = true> <Delay = 0.00>
ST_582 : Operation 3961 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_146 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_150" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3961 'getelementptr' 'fullyconnected_weigh_146' <Predicate = true> <Delay = 0.00>
ST_582 : Operation 3962 [3/4] (10.5ns)   --->   "%sum_144 = fadd float %sum_143, %tmp_2_143" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3962 'fadd' 'sum_144' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_582 : Operation 3963 [2/2] (3.25ns)   --->   "%flat_array_load_145 = load float* %flat_array_addr_145, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3963 'load' 'flat_array_load_145' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_582 : Operation 3964 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_546 = load float* %fullyconnected_weigh_146, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3964 'load' 'fullyconnected_weigh_546' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 583 <SV = 582> <Delay = 15.6>
ST_583 : Operation 3965 [2/4] (10.5ns)   --->   "%sum_144 = fadd float %sum_143, %tmp_2_143" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3965 'fadd' 'sum_144' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_583 : Operation 3966 [1/2] (3.25ns)   --->   "%flat_array_load_145 = load float* %flat_array_addr_145, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3966 'load' 'flat_array_load_145' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_583 : Operation 3967 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_546 = load float* %fullyconnected_weigh_146, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3967 'load' 'fullyconnected_weigh_546' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_583 : Operation 3968 [2/2] (12.3ns)   --->   "%tmp_2_144 = fmul float %flat_array_load_145, %fullyconnected_weigh_546" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3968 'fmul' 'tmp_2_144' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 584 <SV = 583> <Delay = 12.3>
ST_584 : Operation 3969 [1/4] (10.5ns)   --->   "%sum_144 = fadd float %sum_143, %tmp_2_143" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3969 'fadd' 'sum_144' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_584 : Operation 3970 [1/2] (12.3ns)   --->   "%tmp_2_144 = fmul float %flat_array_load_145, %fullyconnected_weigh_546" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3970 'fmul' 'tmp_2_144' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 585 <SV = 584> <Delay = 10.5>
ST_585 : Operation 3971 [4/4] (10.5ns)   --->   "%sum_145 = fadd float %sum_144, %tmp_2_144" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3971 'fadd' 'sum_145' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 586 <SV = 585> <Delay = 10.5>
ST_586 : Operation 3972 [1/1] (1.63ns)   --->   "%add_ln15_141 = add i11 -892, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3972 'add' 'add_ln15_141' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_586 : Operation 3973 [1/1] (0.00ns)   --->   "%sext_ln15_55 = sext i11 %add_ln15_141 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3973 'sext' 'sext_ln15_55' <Predicate = true> <Delay = 0.00>
ST_586 : Operation 3974 [1/1] (0.00ns)   --->   "%zext_ln15_151 = zext i13 %sext_ln15_55 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3974 'zext' 'zext_ln15_151' <Predicate = true> <Delay = 0.00>
ST_586 : Operation 3975 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_147 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_151" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3975 'getelementptr' 'fullyconnected_weigh_147' <Predicate = true> <Delay = 0.00>
ST_586 : Operation 3976 [3/4] (10.5ns)   --->   "%sum_145 = fadd float %sum_144, %tmp_2_144" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3976 'fadd' 'sum_145' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_586 : Operation 3977 [2/2] (3.25ns)   --->   "%flat_array_load_146 = load float* %flat_array_addr_146, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3977 'load' 'flat_array_load_146' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_586 : Operation 3978 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_547 = load float* %fullyconnected_weigh_147, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3978 'load' 'fullyconnected_weigh_547' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 587 <SV = 586> <Delay = 15.6>
ST_587 : Operation 3979 [2/4] (10.5ns)   --->   "%sum_145 = fadd float %sum_144, %tmp_2_144" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3979 'fadd' 'sum_145' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_587 : Operation 3980 [1/2] (3.25ns)   --->   "%flat_array_load_146 = load float* %flat_array_addr_146, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3980 'load' 'flat_array_load_146' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_587 : Operation 3981 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_547 = load float* %fullyconnected_weigh_147, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3981 'load' 'fullyconnected_weigh_547' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_587 : Operation 3982 [2/2] (12.3ns)   --->   "%tmp_2_145 = fmul float %flat_array_load_146, %fullyconnected_weigh_547" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3982 'fmul' 'tmp_2_145' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 588 <SV = 587> <Delay = 12.3>
ST_588 : Operation 3983 [1/4] (10.5ns)   --->   "%sum_145 = fadd float %sum_144, %tmp_2_144" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3983 'fadd' 'sum_145' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_588 : Operation 3984 [1/2] (12.3ns)   --->   "%tmp_2_145 = fmul float %flat_array_load_146, %fullyconnected_weigh_547" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3984 'fmul' 'tmp_2_145' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 589 <SV = 588> <Delay = 10.5>
ST_589 : Operation 3985 [4/4] (10.5ns)   --->   "%sum_146 = fadd float %sum_145, %tmp_2_145" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3985 'fadd' 'sum_146' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 590 <SV = 589> <Delay = 10.5>
ST_590 : Operation 3986 [1/1] (1.63ns)   --->   "%add_ln15_142 = add i11 -842, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3986 'add' 'add_ln15_142' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_590 : Operation 3987 [1/1] (0.00ns)   --->   "%sext_ln15_56 = sext i11 %add_ln15_142 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3987 'sext' 'sext_ln15_56' <Predicate = true> <Delay = 0.00>
ST_590 : Operation 3988 [1/1] (0.00ns)   --->   "%zext_ln15_152 = zext i13 %sext_ln15_56 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3988 'zext' 'zext_ln15_152' <Predicate = true> <Delay = 0.00>
ST_590 : Operation 3989 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_148 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_152" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3989 'getelementptr' 'fullyconnected_weigh_148' <Predicate = true> <Delay = 0.00>
ST_590 : Operation 3990 [3/4] (10.5ns)   --->   "%sum_146 = fadd float %sum_145, %tmp_2_145" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3990 'fadd' 'sum_146' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_590 : Operation 3991 [2/2] (3.25ns)   --->   "%flat_array_load_147 = load float* %flat_array_addr_147, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3991 'load' 'flat_array_load_147' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_590 : Operation 3992 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_548 = load float* %fullyconnected_weigh_148, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3992 'load' 'fullyconnected_weigh_548' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 591 <SV = 590> <Delay = 15.6>
ST_591 : Operation 3993 [2/4] (10.5ns)   --->   "%sum_146 = fadd float %sum_145, %tmp_2_145" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3993 'fadd' 'sum_146' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_591 : Operation 3994 [1/2] (3.25ns)   --->   "%flat_array_load_147 = load float* %flat_array_addr_147, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3994 'load' 'flat_array_load_147' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_591 : Operation 3995 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_548 = load float* %fullyconnected_weigh_148, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3995 'load' 'fullyconnected_weigh_548' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_591 : Operation 3996 [2/2] (12.3ns)   --->   "%tmp_2_146 = fmul float %flat_array_load_147, %fullyconnected_weigh_548" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3996 'fmul' 'tmp_2_146' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 592 <SV = 591> <Delay = 12.3>
ST_592 : Operation 3997 [1/4] (10.5ns)   --->   "%sum_146 = fadd float %sum_145, %tmp_2_145" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3997 'fadd' 'sum_146' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_592 : Operation 3998 [1/2] (12.3ns)   --->   "%tmp_2_146 = fmul float %flat_array_load_147, %fullyconnected_weigh_548" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3998 'fmul' 'tmp_2_146' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 593 <SV = 592> <Delay = 10.5>
ST_593 : Operation 3999 [4/4] (10.5ns)   --->   "%sum_147 = fadd float %sum_146, %tmp_2_146" [fullyconnected/fully_connected.cpp:15]   --->   Operation 3999 'fadd' 'sum_147' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 594 <SV = 593> <Delay = 10.5>
ST_594 : Operation 4000 [1/1] (1.63ns)   --->   "%add_ln15_143 = add i11 -792, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4000 'add' 'add_ln15_143' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_594 : Operation 4001 [1/1] (0.00ns)   --->   "%sext_ln15_57 = sext i11 %add_ln15_143 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4001 'sext' 'sext_ln15_57' <Predicate = true> <Delay = 0.00>
ST_594 : Operation 4002 [1/1] (0.00ns)   --->   "%zext_ln15_153 = zext i13 %sext_ln15_57 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4002 'zext' 'zext_ln15_153' <Predicate = true> <Delay = 0.00>
ST_594 : Operation 4003 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_149 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_153" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4003 'getelementptr' 'fullyconnected_weigh_149' <Predicate = true> <Delay = 0.00>
ST_594 : Operation 4004 [3/4] (10.5ns)   --->   "%sum_147 = fadd float %sum_146, %tmp_2_146" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4004 'fadd' 'sum_147' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_594 : Operation 4005 [2/2] (3.25ns)   --->   "%flat_array_load_148 = load float* %flat_array_addr_148, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4005 'load' 'flat_array_load_148' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_594 : Operation 4006 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_549 = load float* %fullyconnected_weigh_149, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4006 'load' 'fullyconnected_weigh_549' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 595 <SV = 594> <Delay = 15.6>
ST_595 : Operation 4007 [2/4] (10.5ns)   --->   "%sum_147 = fadd float %sum_146, %tmp_2_146" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4007 'fadd' 'sum_147' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 4008 [1/2] (3.25ns)   --->   "%flat_array_load_148 = load float* %flat_array_addr_148, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4008 'load' 'flat_array_load_148' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_595 : Operation 4009 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_549 = load float* %fullyconnected_weigh_149, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4009 'load' 'fullyconnected_weigh_549' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_595 : Operation 4010 [2/2] (12.3ns)   --->   "%tmp_2_147 = fmul float %flat_array_load_148, %fullyconnected_weigh_549" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4010 'fmul' 'tmp_2_147' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 596 <SV = 595> <Delay = 12.3>
ST_596 : Operation 4011 [1/4] (10.5ns)   --->   "%sum_147 = fadd float %sum_146, %tmp_2_146" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4011 'fadd' 'sum_147' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_596 : Operation 4012 [1/2] (12.3ns)   --->   "%tmp_2_147 = fmul float %flat_array_load_148, %fullyconnected_weigh_549" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4012 'fmul' 'tmp_2_147' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 597 <SV = 596> <Delay = 10.5>
ST_597 : Operation 4013 [4/4] (10.5ns)   --->   "%sum_148 = fadd float %sum_147, %tmp_2_147" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4013 'fadd' 'sum_148' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 598 <SV = 597> <Delay = 10.5>
ST_598 : Operation 4014 [1/1] (1.63ns)   --->   "%add_ln15_144 = add i11 -742, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4014 'add' 'add_ln15_144' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 4015 [1/1] (0.00ns)   --->   "%sext_ln15_58 = sext i11 %add_ln15_144 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4015 'sext' 'sext_ln15_58' <Predicate = true> <Delay = 0.00>
ST_598 : Operation 4016 [1/1] (0.00ns)   --->   "%zext_ln15_154 = zext i13 %sext_ln15_58 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4016 'zext' 'zext_ln15_154' <Predicate = true> <Delay = 0.00>
ST_598 : Operation 4017 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_150 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_154" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4017 'getelementptr' 'fullyconnected_weigh_150' <Predicate = true> <Delay = 0.00>
ST_598 : Operation 4018 [3/4] (10.5ns)   --->   "%sum_148 = fadd float %sum_147, %tmp_2_147" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4018 'fadd' 'sum_148' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 4019 [2/2] (3.25ns)   --->   "%flat_array_load_149 = load float* %flat_array_addr_149, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4019 'load' 'flat_array_load_149' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_598 : Operation 4020 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_550 = load float* %fullyconnected_weigh_150, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4020 'load' 'fullyconnected_weigh_550' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 599 <SV = 598> <Delay = 15.6>
ST_599 : Operation 4021 [2/4] (10.5ns)   --->   "%sum_148 = fadd float %sum_147, %tmp_2_147" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4021 'fadd' 'sum_148' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 4022 [1/2] (3.25ns)   --->   "%flat_array_load_149 = load float* %flat_array_addr_149, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4022 'load' 'flat_array_load_149' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_599 : Operation 4023 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_550 = load float* %fullyconnected_weigh_150, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4023 'load' 'fullyconnected_weigh_550' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_599 : Operation 4024 [2/2] (12.3ns)   --->   "%tmp_2_148 = fmul float %flat_array_load_149, %fullyconnected_weigh_550" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4024 'fmul' 'tmp_2_148' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 600 <SV = 599> <Delay = 12.3>
ST_600 : Operation 4025 [1/4] (10.5ns)   --->   "%sum_148 = fadd float %sum_147, %tmp_2_147" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4025 'fadd' 'sum_148' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 4026 [1/2] (12.3ns)   --->   "%tmp_2_148 = fmul float %flat_array_load_149, %fullyconnected_weigh_550" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4026 'fmul' 'tmp_2_148' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 601 <SV = 600> <Delay = 10.5>
ST_601 : Operation 4027 [4/4] (10.5ns)   --->   "%sum_149 = fadd float %sum_148, %tmp_2_148" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4027 'fadd' 'sum_149' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 602 <SV = 601> <Delay = 10.5>
ST_602 : Operation 4028 [1/1] (1.63ns)   --->   "%add_ln15_145 = add i11 -692, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4028 'add' 'add_ln15_145' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 4029 [1/1] (0.00ns)   --->   "%sext_ln15_59 = sext i11 %add_ln15_145 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4029 'sext' 'sext_ln15_59' <Predicate = true> <Delay = 0.00>
ST_602 : Operation 4030 [1/1] (0.00ns)   --->   "%zext_ln15_155 = zext i13 %sext_ln15_59 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4030 'zext' 'zext_ln15_155' <Predicate = true> <Delay = 0.00>
ST_602 : Operation 4031 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_151 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_155" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4031 'getelementptr' 'fullyconnected_weigh_151' <Predicate = true> <Delay = 0.00>
ST_602 : Operation 4032 [3/4] (10.5ns)   --->   "%sum_149 = fadd float %sum_148, %tmp_2_148" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4032 'fadd' 'sum_149' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 4033 [2/2] (3.25ns)   --->   "%flat_array_load_150 = load float* %flat_array_addr_150, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4033 'load' 'flat_array_load_150' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_602 : Operation 4034 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_551 = load float* %fullyconnected_weigh_151, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4034 'load' 'fullyconnected_weigh_551' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 603 <SV = 602> <Delay = 15.6>
ST_603 : Operation 4035 [2/4] (10.5ns)   --->   "%sum_149 = fadd float %sum_148, %tmp_2_148" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4035 'fadd' 'sum_149' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 4036 [1/2] (3.25ns)   --->   "%flat_array_load_150 = load float* %flat_array_addr_150, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4036 'load' 'flat_array_load_150' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_603 : Operation 4037 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_551 = load float* %fullyconnected_weigh_151, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4037 'load' 'fullyconnected_weigh_551' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_603 : Operation 4038 [2/2] (12.3ns)   --->   "%tmp_2_149 = fmul float %flat_array_load_150, %fullyconnected_weigh_551" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4038 'fmul' 'tmp_2_149' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 604 <SV = 603> <Delay = 12.3>
ST_604 : Operation 4039 [1/4] (10.5ns)   --->   "%sum_149 = fadd float %sum_148, %tmp_2_148" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4039 'fadd' 'sum_149' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 4040 [1/2] (12.3ns)   --->   "%tmp_2_149 = fmul float %flat_array_load_150, %fullyconnected_weigh_551" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4040 'fmul' 'tmp_2_149' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 605 <SV = 604> <Delay = 10.5>
ST_605 : Operation 4041 [4/4] (10.5ns)   --->   "%sum_150 = fadd float %sum_149, %tmp_2_149" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4041 'fadd' 'sum_150' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 606 <SV = 605> <Delay = 10.5>
ST_606 : Operation 4042 [1/1] (1.63ns)   --->   "%add_ln15_146 = add i11 -642, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4042 'add' 'add_ln15_146' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 4043 [1/1] (0.00ns)   --->   "%sext_ln15_60 = sext i11 %add_ln15_146 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4043 'sext' 'sext_ln15_60' <Predicate = true> <Delay = 0.00>
ST_606 : Operation 4044 [1/1] (0.00ns)   --->   "%zext_ln15_156 = zext i13 %sext_ln15_60 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4044 'zext' 'zext_ln15_156' <Predicate = true> <Delay = 0.00>
ST_606 : Operation 4045 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_152 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_156" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4045 'getelementptr' 'fullyconnected_weigh_152' <Predicate = true> <Delay = 0.00>
ST_606 : Operation 4046 [3/4] (10.5ns)   --->   "%sum_150 = fadd float %sum_149, %tmp_2_149" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4046 'fadd' 'sum_150' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 4047 [2/2] (3.25ns)   --->   "%flat_array_load_151 = load float* %flat_array_addr_151, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4047 'load' 'flat_array_load_151' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_606 : Operation 4048 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_552 = load float* %fullyconnected_weigh_152, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4048 'load' 'fullyconnected_weigh_552' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 607 <SV = 606> <Delay = 15.6>
ST_607 : Operation 4049 [2/4] (10.5ns)   --->   "%sum_150 = fadd float %sum_149, %tmp_2_149" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4049 'fadd' 'sum_150' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_607 : Operation 4050 [1/2] (3.25ns)   --->   "%flat_array_load_151 = load float* %flat_array_addr_151, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4050 'load' 'flat_array_load_151' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_607 : Operation 4051 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_552 = load float* %fullyconnected_weigh_152, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4051 'load' 'fullyconnected_weigh_552' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_607 : Operation 4052 [2/2] (12.3ns)   --->   "%tmp_2_150 = fmul float %flat_array_load_151, %fullyconnected_weigh_552" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4052 'fmul' 'tmp_2_150' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 608 <SV = 607> <Delay = 12.3>
ST_608 : Operation 4053 [1/4] (10.5ns)   --->   "%sum_150 = fadd float %sum_149, %tmp_2_149" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4053 'fadd' 'sum_150' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_608 : Operation 4054 [1/2] (12.3ns)   --->   "%tmp_2_150 = fmul float %flat_array_load_151, %fullyconnected_weigh_552" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4054 'fmul' 'tmp_2_150' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 609 <SV = 608> <Delay = 10.5>
ST_609 : Operation 4055 [4/4] (10.5ns)   --->   "%sum_151 = fadd float %sum_150, %tmp_2_150" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4055 'fadd' 'sum_151' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 610 <SV = 609> <Delay = 10.5>
ST_610 : Operation 4056 [1/1] (1.63ns)   --->   "%add_ln15_147 = add i11 -592, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4056 'add' 'add_ln15_147' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_610 : Operation 4057 [1/1] (0.00ns)   --->   "%sext_ln15_61 = sext i11 %add_ln15_147 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4057 'sext' 'sext_ln15_61' <Predicate = true> <Delay = 0.00>
ST_610 : Operation 4058 [1/1] (0.00ns)   --->   "%zext_ln15_157 = zext i13 %sext_ln15_61 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4058 'zext' 'zext_ln15_157' <Predicate = true> <Delay = 0.00>
ST_610 : Operation 4059 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_153 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_157" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4059 'getelementptr' 'fullyconnected_weigh_153' <Predicate = true> <Delay = 0.00>
ST_610 : Operation 4060 [3/4] (10.5ns)   --->   "%sum_151 = fadd float %sum_150, %tmp_2_150" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4060 'fadd' 'sum_151' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_610 : Operation 4061 [2/2] (3.25ns)   --->   "%flat_array_load_152 = load float* %flat_array_addr_152, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4061 'load' 'flat_array_load_152' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_610 : Operation 4062 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_553 = load float* %fullyconnected_weigh_153, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4062 'load' 'fullyconnected_weigh_553' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 611 <SV = 610> <Delay = 15.6>
ST_611 : Operation 4063 [2/4] (10.5ns)   --->   "%sum_151 = fadd float %sum_150, %tmp_2_150" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4063 'fadd' 'sum_151' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 4064 [1/2] (3.25ns)   --->   "%flat_array_load_152 = load float* %flat_array_addr_152, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4064 'load' 'flat_array_load_152' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_611 : Operation 4065 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_553 = load float* %fullyconnected_weigh_153, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4065 'load' 'fullyconnected_weigh_553' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_611 : Operation 4066 [2/2] (12.3ns)   --->   "%tmp_2_151 = fmul float %flat_array_load_152, %fullyconnected_weigh_553" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4066 'fmul' 'tmp_2_151' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 612 <SV = 611> <Delay = 12.3>
ST_612 : Operation 4067 [1/4] (10.5ns)   --->   "%sum_151 = fadd float %sum_150, %tmp_2_150" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4067 'fadd' 'sum_151' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_612 : Operation 4068 [1/2] (12.3ns)   --->   "%tmp_2_151 = fmul float %flat_array_load_152, %fullyconnected_weigh_553" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4068 'fmul' 'tmp_2_151' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 613 <SV = 612> <Delay = 10.5>
ST_613 : Operation 4069 [4/4] (10.5ns)   --->   "%sum_152 = fadd float %sum_151, %tmp_2_151" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4069 'fadd' 'sum_152' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 614 <SV = 613> <Delay = 10.5>
ST_614 : Operation 4070 [1/1] (1.63ns)   --->   "%add_ln15_148 = add i11 -542, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4070 'add' 'add_ln15_148' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_614 : Operation 4071 [1/1] (0.00ns)   --->   "%sext_ln15_62 = sext i11 %add_ln15_148 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4071 'sext' 'sext_ln15_62' <Predicate = true> <Delay = 0.00>
ST_614 : Operation 4072 [1/1] (0.00ns)   --->   "%zext_ln15_158 = zext i13 %sext_ln15_62 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4072 'zext' 'zext_ln15_158' <Predicate = true> <Delay = 0.00>
ST_614 : Operation 4073 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_154 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_158" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4073 'getelementptr' 'fullyconnected_weigh_154' <Predicate = true> <Delay = 0.00>
ST_614 : Operation 4074 [3/4] (10.5ns)   --->   "%sum_152 = fadd float %sum_151, %tmp_2_151" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4074 'fadd' 'sum_152' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_614 : Operation 4075 [2/2] (3.25ns)   --->   "%flat_array_load_153 = load float* %flat_array_addr_153, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4075 'load' 'flat_array_load_153' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_614 : Operation 4076 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_554 = load float* %fullyconnected_weigh_154, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4076 'load' 'fullyconnected_weigh_554' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 615 <SV = 614> <Delay = 15.6>
ST_615 : Operation 4077 [2/4] (10.5ns)   --->   "%sum_152 = fadd float %sum_151, %tmp_2_151" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4077 'fadd' 'sum_152' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_615 : Operation 4078 [1/2] (3.25ns)   --->   "%flat_array_load_153 = load float* %flat_array_addr_153, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4078 'load' 'flat_array_load_153' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_615 : Operation 4079 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_554 = load float* %fullyconnected_weigh_154, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4079 'load' 'fullyconnected_weigh_554' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_615 : Operation 4080 [2/2] (12.3ns)   --->   "%tmp_2_152 = fmul float %flat_array_load_153, %fullyconnected_weigh_554" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4080 'fmul' 'tmp_2_152' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 616 <SV = 615> <Delay = 12.3>
ST_616 : Operation 4081 [1/4] (10.5ns)   --->   "%sum_152 = fadd float %sum_151, %tmp_2_151" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4081 'fadd' 'sum_152' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_616 : Operation 4082 [1/2] (12.3ns)   --->   "%tmp_2_152 = fmul float %flat_array_load_153, %fullyconnected_weigh_554" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4082 'fmul' 'tmp_2_152' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 617 <SV = 616> <Delay = 10.5>
ST_617 : Operation 4083 [4/4] (10.5ns)   --->   "%sum_153 = fadd float %sum_152, %tmp_2_152" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4083 'fadd' 'sum_153' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 618 <SV = 617> <Delay = 10.5>
ST_618 : Operation 4084 [1/1] (1.73ns)   --->   "%add_ln15_149 = add i10 -492, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4084 'add' 'add_ln15_149' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_618 : Operation 4085 [1/1] (0.00ns)   --->   "%sext_ln15_63 = sext i10 %add_ln15_149 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4085 'sext' 'sext_ln15_63' <Predicate = true> <Delay = 0.00>
ST_618 : Operation 4086 [1/1] (0.00ns)   --->   "%zext_ln15_159 = zext i13 %sext_ln15_63 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4086 'zext' 'zext_ln15_159' <Predicate = true> <Delay = 0.00>
ST_618 : Operation 4087 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_155 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_159" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4087 'getelementptr' 'fullyconnected_weigh_155' <Predicate = true> <Delay = 0.00>
ST_618 : Operation 4088 [3/4] (10.5ns)   --->   "%sum_153 = fadd float %sum_152, %tmp_2_152" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4088 'fadd' 'sum_153' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_618 : Operation 4089 [2/2] (3.25ns)   --->   "%flat_array_load_154 = load float* %flat_array_addr_154, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4089 'load' 'flat_array_load_154' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_618 : Operation 4090 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_555 = load float* %fullyconnected_weigh_155, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4090 'load' 'fullyconnected_weigh_555' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 619 <SV = 618> <Delay = 15.6>
ST_619 : Operation 4091 [2/4] (10.5ns)   --->   "%sum_153 = fadd float %sum_152, %tmp_2_152" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4091 'fadd' 'sum_153' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 4092 [1/2] (3.25ns)   --->   "%flat_array_load_154 = load float* %flat_array_addr_154, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4092 'load' 'flat_array_load_154' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_619 : Operation 4093 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_555 = load float* %fullyconnected_weigh_155, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4093 'load' 'fullyconnected_weigh_555' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_619 : Operation 4094 [2/2] (12.3ns)   --->   "%tmp_2_153 = fmul float %flat_array_load_154, %fullyconnected_weigh_555" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4094 'fmul' 'tmp_2_153' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 620 <SV = 619> <Delay = 12.3>
ST_620 : Operation 4095 [1/4] (10.5ns)   --->   "%sum_153 = fadd float %sum_152, %tmp_2_152" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4095 'fadd' 'sum_153' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_620 : Operation 4096 [1/2] (12.3ns)   --->   "%tmp_2_153 = fmul float %flat_array_load_154, %fullyconnected_weigh_555" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4096 'fmul' 'tmp_2_153' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 621 <SV = 620> <Delay = 10.5>
ST_621 : Operation 4097 [4/4] (10.5ns)   --->   "%sum_154 = fadd float %sum_153, %tmp_2_153" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4097 'fadd' 'sum_154' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 622 <SV = 621> <Delay = 10.5>
ST_622 : Operation 4098 [1/1] (1.73ns)   --->   "%add_ln15_150 = add i10 -442, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4098 'add' 'add_ln15_150' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 4099 [1/1] (0.00ns)   --->   "%sext_ln15_64 = sext i10 %add_ln15_150 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4099 'sext' 'sext_ln15_64' <Predicate = true> <Delay = 0.00>
ST_622 : Operation 4100 [1/1] (0.00ns)   --->   "%zext_ln15_160 = zext i13 %sext_ln15_64 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4100 'zext' 'zext_ln15_160' <Predicate = true> <Delay = 0.00>
ST_622 : Operation 4101 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_156 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_160" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4101 'getelementptr' 'fullyconnected_weigh_156' <Predicate = true> <Delay = 0.00>
ST_622 : Operation 4102 [3/4] (10.5ns)   --->   "%sum_154 = fadd float %sum_153, %tmp_2_153" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4102 'fadd' 'sum_154' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 4103 [2/2] (3.25ns)   --->   "%flat_array_load_155 = load float* %flat_array_addr_155, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4103 'load' 'flat_array_load_155' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_622 : Operation 4104 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_556 = load float* %fullyconnected_weigh_156, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4104 'load' 'fullyconnected_weigh_556' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 623 <SV = 622> <Delay = 15.6>
ST_623 : Operation 4105 [2/4] (10.5ns)   --->   "%sum_154 = fadd float %sum_153, %tmp_2_153" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4105 'fadd' 'sum_154' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 4106 [1/2] (3.25ns)   --->   "%flat_array_load_155 = load float* %flat_array_addr_155, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4106 'load' 'flat_array_load_155' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_623 : Operation 4107 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_556 = load float* %fullyconnected_weigh_156, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4107 'load' 'fullyconnected_weigh_556' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_623 : Operation 4108 [2/2] (12.3ns)   --->   "%tmp_2_154 = fmul float %flat_array_load_155, %fullyconnected_weigh_556" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4108 'fmul' 'tmp_2_154' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 624 <SV = 623> <Delay = 12.3>
ST_624 : Operation 4109 [1/4] (10.5ns)   --->   "%sum_154 = fadd float %sum_153, %tmp_2_153" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4109 'fadd' 'sum_154' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_624 : Operation 4110 [1/2] (12.3ns)   --->   "%tmp_2_154 = fmul float %flat_array_load_155, %fullyconnected_weigh_556" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4110 'fmul' 'tmp_2_154' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 625 <SV = 624> <Delay = 10.5>
ST_625 : Operation 4111 [4/4] (10.5ns)   --->   "%sum_155 = fadd float %sum_154, %tmp_2_154" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4111 'fadd' 'sum_155' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 626 <SV = 625> <Delay = 10.5>
ST_626 : Operation 4112 [1/1] (1.73ns)   --->   "%add_ln15_151 = add i10 -392, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4112 'add' 'add_ln15_151' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_626 : Operation 4113 [1/1] (0.00ns)   --->   "%sext_ln15_65 = sext i10 %add_ln15_151 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4113 'sext' 'sext_ln15_65' <Predicate = true> <Delay = 0.00>
ST_626 : Operation 4114 [1/1] (0.00ns)   --->   "%zext_ln15_161 = zext i13 %sext_ln15_65 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4114 'zext' 'zext_ln15_161' <Predicate = true> <Delay = 0.00>
ST_626 : Operation 4115 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_157 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_161" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4115 'getelementptr' 'fullyconnected_weigh_157' <Predicate = true> <Delay = 0.00>
ST_626 : Operation 4116 [3/4] (10.5ns)   --->   "%sum_155 = fadd float %sum_154, %tmp_2_154" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4116 'fadd' 'sum_155' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_626 : Operation 4117 [2/2] (3.25ns)   --->   "%flat_array_load_156 = load float* %flat_array_addr_156, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4117 'load' 'flat_array_load_156' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_626 : Operation 4118 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_557 = load float* %fullyconnected_weigh_157, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4118 'load' 'fullyconnected_weigh_557' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 627 <SV = 626> <Delay = 15.6>
ST_627 : Operation 4119 [2/4] (10.5ns)   --->   "%sum_155 = fadd float %sum_154, %tmp_2_154" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4119 'fadd' 'sum_155' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_627 : Operation 4120 [1/2] (3.25ns)   --->   "%flat_array_load_156 = load float* %flat_array_addr_156, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4120 'load' 'flat_array_load_156' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_627 : Operation 4121 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_557 = load float* %fullyconnected_weigh_157, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4121 'load' 'fullyconnected_weigh_557' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_627 : Operation 4122 [2/2] (12.3ns)   --->   "%tmp_2_155 = fmul float %flat_array_load_156, %fullyconnected_weigh_557" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4122 'fmul' 'tmp_2_155' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 628 <SV = 627> <Delay = 12.3>
ST_628 : Operation 4123 [1/4] (10.5ns)   --->   "%sum_155 = fadd float %sum_154, %tmp_2_154" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4123 'fadd' 'sum_155' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_628 : Operation 4124 [1/2] (12.3ns)   --->   "%tmp_2_155 = fmul float %flat_array_load_156, %fullyconnected_weigh_557" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4124 'fmul' 'tmp_2_155' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 629 <SV = 628> <Delay = 10.5>
ST_629 : Operation 4125 [4/4] (10.5ns)   --->   "%sum_156 = fadd float %sum_155, %tmp_2_155" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4125 'fadd' 'sum_156' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 630 <SV = 629> <Delay = 10.5>
ST_630 : Operation 4126 [1/1] (1.73ns)   --->   "%add_ln15_152 = add i10 -342, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4126 'add' 'add_ln15_152' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_630 : Operation 4127 [1/1] (0.00ns)   --->   "%sext_ln15_66 = sext i10 %add_ln15_152 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4127 'sext' 'sext_ln15_66' <Predicate = true> <Delay = 0.00>
ST_630 : Operation 4128 [1/1] (0.00ns)   --->   "%zext_ln15_162 = zext i13 %sext_ln15_66 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4128 'zext' 'zext_ln15_162' <Predicate = true> <Delay = 0.00>
ST_630 : Operation 4129 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_158 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_162" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4129 'getelementptr' 'fullyconnected_weigh_158' <Predicate = true> <Delay = 0.00>
ST_630 : Operation 4130 [3/4] (10.5ns)   --->   "%sum_156 = fadd float %sum_155, %tmp_2_155" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4130 'fadd' 'sum_156' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_630 : Operation 4131 [2/2] (3.25ns)   --->   "%flat_array_load_157 = load float* %flat_array_addr_157, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4131 'load' 'flat_array_load_157' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_630 : Operation 4132 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_558 = load float* %fullyconnected_weigh_158, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4132 'load' 'fullyconnected_weigh_558' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 631 <SV = 630> <Delay = 15.6>
ST_631 : Operation 4133 [2/4] (10.5ns)   --->   "%sum_156 = fadd float %sum_155, %tmp_2_155" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4133 'fadd' 'sum_156' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_631 : Operation 4134 [1/2] (3.25ns)   --->   "%flat_array_load_157 = load float* %flat_array_addr_157, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4134 'load' 'flat_array_load_157' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_631 : Operation 4135 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_558 = load float* %fullyconnected_weigh_158, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4135 'load' 'fullyconnected_weigh_558' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_631 : Operation 4136 [2/2] (12.3ns)   --->   "%tmp_2_156 = fmul float %flat_array_load_157, %fullyconnected_weigh_558" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4136 'fmul' 'tmp_2_156' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 632 <SV = 631> <Delay = 12.3>
ST_632 : Operation 4137 [1/4] (10.5ns)   --->   "%sum_156 = fadd float %sum_155, %tmp_2_155" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4137 'fadd' 'sum_156' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_632 : Operation 4138 [1/2] (12.3ns)   --->   "%tmp_2_156 = fmul float %flat_array_load_157, %fullyconnected_weigh_558" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4138 'fmul' 'tmp_2_156' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 633 <SV = 632> <Delay = 10.5>
ST_633 : Operation 4139 [4/4] (10.5ns)   --->   "%sum_157 = fadd float %sum_156, %tmp_2_156" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4139 'fadd' 'sum_157' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 634 <SV = 633> <Delay = 10.5>
ST_634 : Operation 4140 [1/1] (1.73ns)   --->   "%add_ln15_153 = add i10 -292, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4140 'add' 'add_ln15_153' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 4141 [1/1] (0.00ns)   --->   "%sext_ln15_67 = sext i10 %add_ln15_153 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4141 'sext' 'sext_ln15_67' <Predicate = true> <Delay = 0.00>
ST_634 : Operation 4142 [1/1] (0.00ns)   --->   "%zext_ln15_163 = zext i13 %sext_ln15_67 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4142 'zext' 'zext_ln15_163' <Predicate = true> <Delay = 0.00>
ST_634 : Operation 4143 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_159 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_163" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4143 'getelementptr' 'fullyconnected_weigh_159' <Predicate = true> <Delay = 0.00>
ST_634 : Operation 4144 [3/4] (10.5ns)   --->   "%sum_157 = fadd float %sum_156, %tmp_2_156" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4144 'fadd' 'sum_157' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 4145 [2/2] (3.25ns)   --->   "%flat_array_load_158 = load float* %flat_array_addr_158, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4145 'load' 'flat_array_load_158' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_634 : Operation 4146 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_559 = load float* %fullyconnected_weigh_159, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4146 'load' 'fullyconnected_weigh_559' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 635 <SV = 634> <Delay = 15.6>
ST_635 : Operation 4147 [2/4] (10.5ns)   --->   "%sum_157 = fadd float %sum_156, %tmp_2_156" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4147 'fadd' 'sum_157' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_635 : Operation 4148 [1/2] (3.25ns)   --->   "%flat_array_load_158 = load float* %flat_array_addr_158, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4148 'load' 'flat_array_load_158' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_635 : Operation 4149 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_559 = load float* %fullyconnected_weigh_159, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4149 'load' 'fullyconnected_weigh_559' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_635 : Operation 4150 [2/2] (12.3ns)   --->   "%tmp_2_157 = fmul float %flat_array_load_158, %fullyconnected_weigh_559" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4150 'fmul' 'tmp_2_157' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 636 <SV = 635> <Delay = 12.3>
ST_636 : Operation 4151 [1/4] (10.5ns)   --->   "%sum_157 = fadd float %sum_156, %tmp_2_156" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4151 'fadd' 'sum_157' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 4152 [1/2] (12.3ns)   --->   "%tmp_2_157 = fmul float %flat_array_load_158, %fullyconnected_weigh_559" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4152 'fmul' 'tmp_2_157' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 637 <SV = 636> <Delay = 10.5>
ST_637 : Operation 4153 [4/4] (10.5ns)   --->   "%sum_158 = fadd float %sum_157, %tmp_2_157" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4153 'fadd' 'sum_158' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 638 <SV = 637> <Delay = 10.5>
ST_638 : Operation 4154 [1/1] (1.82ns)   --->   "%add_ln15_154 = add i9 -242, %zext_ln15_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4154 'add' 'add_ln15_154' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 4155 [1/1] (0.00ns)   --->   "%sext_ln15_68 = sext i9 %add_ln15_154 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4155 'sext' 'sext_ln15_68' <Predicate = true> <Delay = 0.00>
ST_638 : Operation 4156 [1/1] (0.00ns)   --->   "%zext_ln15_164 = zext i13 %sext_ln15_68 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4156 'zext' 'zext_ln15_164' <Predicate = true> <Delay = 0.00>
ST_638 : Operation 4157 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_160 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_164" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4157 'getelementptr' 'fullyconnected_weigh_160' <Predicate = true> <Delay = 0.00>
ST_638 : Operation 4158 [3/4] (10.5ns)   --->   "%sum_158 = fadd float %sum_157, %tmp_2_157" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4158 'fadd' 'sum_158' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 4159 [2/2] (3.25ns)   --->   "%flat_array_load_159 = load float* %flat_array_addr_159, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4159 'load' 'flat_array_load_159' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_638 : Operation 4160 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_560 = load float* %fullyconnected_weigh_160, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4160 'load' 'fullyconnected_weigh_560' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 639 <SV = 638> <Delay = 15.6>
ST_639 : Operation 4161 [2/4] (10.5ns)   --->   "%sum_158 = fadd float %sum_157, %tmp_2_157" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4161 'fadd' 'sum_158' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_639 : Operation 4162 [1/2] (3.25ns)   --->   "%flat_array_load_159 = load float* %flat_array_addr_159, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4162 'load' 'flat_array_load_159' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_639 : Operation 4163 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_560 = load float* %fullyconnected_weigh_160, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4163 'load' 'fullyconnected_weigh_560' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_639 : Operation 4164 [2/2] (12.3ns)   --->   "%tmp_2_158 = fmul float %flat_array_load_159, %fullyconnected_weigh_560" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4164 'fmul' 'tmp_2_158' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 640 <SV = 639> <Delay = 12.3>
ST_640 : Operation 4165 [1/4] (10.5ns)   --->   "%sum_158 = fadd float %sum_157, %tmp_2_157" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4165 'fadd' 'sum_158' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_640 : Operation 4166 [1/2] (12.3ns)   --->   "%tmp_2_158 = fmul float %flat_array_load_159, %fullyconnected_weigh_560" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4166 'fmul' 'tmp_2_158' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 641 <SV = 640> <Delay = 10.5>
ST_641 : Operation 4167 [4/4] (10.5ns)   --->   "%sum_159 = fadd float %sum_158, %tmp_2_158" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4167 'fadd' 'sum_159' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 642 <SV = 641> <Delay = 10.5>
ST_642 : Operation 4168 [1/1] (0.00ns)   --->   "%tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 125, i6 %i_0)" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4168 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_642 : Operation 4169 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_161 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %tmp_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4169 'getelementptr' 'fullyconnected_weigh_161' <Predicate = true> <Delay = 0.00>
ST_642 : Operation 4170 [3/4] (10.5ns)   --->   "%sum_159 = fadd float %sum_158, %tmp_2_158" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4170 'fadd' 'sum_159' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 4171 [2/2] (3.25ns)   --->   "%flat_array_load_160 = load float* %flat_array_addr_160, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4171 'load' 'flat_array_load_160' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_642 : Operation 4172 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_561 = load float* %fullyconnected_weigh_161, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4172 'load' 'fullyconnected_weigh_561' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 643 <SV = 642> <Delay = 15.6>
ST_643 : Operation 4173 [2/4] (10.5ns)   --->   "%sum_159 = fadd float %sum_158, %tmp_2_158" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4173 'fadd' 'sum_159' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 4174 [1/2] (3.25ns)   --->   "%flat_array_load_160 = load float* %flat_array_addr_160, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4174 'load' 'flat_array_load_160' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_643 : Operation 4175 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_561 = load float* %fullyconnected_weigh_161, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4175 'load' 'fullyconnected_weigh_561' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_643 : Operation 4176 [2/2] (12.3ns)   --->   "%tmp_2_159 = fmul float %flat_array_load_160, %fullyconnected_weigh_561" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4176 'fmul' 'tmp_2_159' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 644 <SV = 643> <Delay = 12.3>
ST_644 : Operation 4177 [1/4] (10.5ns)   --->   "%sum_159 = fadd float %sum_158, %tmp_2_158" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4177 'fadd' 'sum_159' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 4178 [1/2] (12.3ns)   --->   "%tmp_2_159 = fmul float %flat_array_load_160, %fullyconnected_weigh_561" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4178 'fmul' 'tmp_2_159' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 645 <SV = 644> <Delay = 10.5>
ST_645 : Operation 4179 [4/4] (10.5ns)   --->   "%sum_160 = fadd float %sum_159, %tmp_2_159" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4179 'fadd' 'sum_160' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 646 <SV = 645> <Delay = 10.5>
ST_646 : Operation 4180 [1/1] (1.82ns)   --->   "%add_ln15_155 = add i9 -142, %zext_ln15_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4180 'add' 'add_ln15_155' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 4181 [1/1] (0.00ns)   --->   "%sext_ln15_69 = sext i9 %add_ln15_155 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4181 'sext' 'sext_ln15_69' <Predicate = true> <Delay = 0.00>
ST_646 : Operation 4182 [1/1] (0.00ns)   --->   "%zext_ln15_165 = zext i13 %sext_ln15_69 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4182 'zext' 'zext_ln15_165' <Predicate = true> <Delay = 0.00>
ST_646 : Operation 4183 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_162 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_165" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4183 'getelementptr' 'fullyconnected_weigh_162' <Predicate = true> <Delay = 0.00>
ST_646 : Operation 4184 [3/4] (10.5ns)   --->   "%sum_160 = fadd float %sum_159, %tmp_2_159" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4184 'fadd' 'sum_160' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 4185 [2/2] (3.25ns)   --->   "%flat_array_load_161 = load float* %flat_array_addr_161, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4185 'load' 'flat_array_load_161' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_646 : Operation 4186 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_562 = load float* %fullyconnected_weigh_162, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4186 'load' 'fullyconnected_weigh_562' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 647 <SV = 646> <Delay = 15.6>
ST_647 : Operation 4187 [2/4] (10.5ns)   --->   "%sum_160 = fadd float %sum_159, %tmp_2_159" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4187 'fadd' 'sum_160' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 4188 [1/2] (3.25ns)   --->   "%flat_array_load_161 = load float* %flat_array_addr_161, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4188 'load' 'flat_array_load_161' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_647 : Operation 4189 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_562 = load float* %fullyconnected_weigh_162, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4189 'load' 'fullyconnected_weigh_562' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_647 : Operation 4190 [2/2] (12.3ns)   --->   "%tmp_2_160 = fmul float %flat_array_load_161, %fullyconnected_weigh_562" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4190 'fmul' 'tmp_2_160' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 648 <SV = 647> <Delay = 12.3>
ST_648 : Operation 4191 [1/4] (10.5ns)   --->   "%sum_160 = fadd float %sum_159, %tmp_2_159" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4191 'fadd' 'sum_160' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 4192 [1/2] (12.3ns)   --->   "%tmp_2_160 = fmul float %flat_array_load_161, %fullyconnected_weigh_562" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4192 'fmul' 'tmp_2_160' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 649 <SV = 648> <Delay = 10.5>
ST_649 : Operation 4193 [4/4] (10.5ns)   --->   "%sum_161 = fadd float %sum_160, %tmp_2_160" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4193 'fadd' 'sum_161' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 650 <SV = 649> <Delay = 10.5>
ST_650 : Operation 4194 [1/1] (1.91ns)   --->   "%add_ln15_156 = add i8 -92, %zext_ln15_3" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4194 'add' 'add_ln15_156' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_650 : Operation 4195 [1/1] (0.00ns)   --->   "%sext_ln15_70 = sext i8 %add_ln15_156 to i13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4195 'sext' 'sext_ln15_70' <Predicate = true> <Delay = 0.00>
ST_650 : Operation 4196 [1/1] (0.00ns)   --->   "%zext_ln15_166 = zext i13 %sext_ln15_70 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4196 'zext' 'zext_ln15_166' <Predicate = true> <Delay = 0.00>
ST_650 : Operation 4197 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_163 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_166" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4197 'getelementptr' 'fullyconnected_weigh_163' <Predicate = true> <Delay = 0.00>
ST_650 : Operation 4198 [3/4] (10.5ns)   --->   "%sum_161 = fadd float %sum_160, %tmp_2_160" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4198 'fadd' 'sum_161' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_650 : Operation 4199 [2/2] (3.25ns)   --->   "%flat_array_load_162 = load float* %flat_array_addr_162, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4199 'load' 'flat_array_load_162' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_650 : Operation 4200 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_563 = load float* %fullyconnected_weigh_163, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4200 'load' 'fullyconnected_weigh_563' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 651 <SV = 650> <Delay = 15.6>
ST_651 : Operation 4201 [2/4] (10.5ns)   --->   "%sum_161 = fadd float %sum_160, %tmp_2_160" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4201 'fadd' 'sum_161' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 4202 [1/2] (3.25ns)   --->   "%flat_array_load_162 = load float* %flat_array_addr_162, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4202 'load' 'flat_array_load_162' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_651 : Operation 4203 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_563 = load float* %fullyconnected_weigh_163, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4203 'load' 'fullyconnected_weigh_563' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_651 : Operation 4204 [2/2] (12.3ns)   --->   "%tmp_2_161 = fmul float %flat_array_load_162, %fullyconnected_weigh_563" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4204 'fmul' 'tmp_2_161' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 652 <SV = 651> <Delay = 12.3>
ST_652 : Operation 4205 [1/4] (10.5ns)   --->   "%sum_161 = fadd float %sum_160, %tmp_2_160" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4205 'fadd' 'sum_161' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 4206 [1/2] (12.3ns)   --->   "%tmp_2_161 = fmul float %flat_array_load_162, %fullyconnected_weigh_563" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4206 'fmul' 'tmp_2_161' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 653 <SV = 652> <Delay = 10.5>
ST_653 : Operation 4207 [4/4] (10.5ns)   --->   "%sum_162 = fadd float %sum_161, %tmp_2_161" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4207 'fadd' 'sum_162' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 654 <SV = 653> <Delay = 10.5>
ST_654 : Operation 4208 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i6 %i_0 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4208 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_654 : Operation 4209 [1/1] (1.81ns)   --->   "%add_ln15_157 = add i14 8150, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4209 'add' 'add_ln15_157' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 4210 [1/1] (0.00ns)   --->   "%zext_ln15_167 = zext i14 %add_ln15_157 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4210 'zext' 'zext_ln15_167' <Predicate = true> <Delay = 0.00>
ST_654 : Operation 4211 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_164 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_167" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4211 'getelementptr' 'fullyconnected_weigh_164' <Predicate = true> <Delay = 0.00>
ST_654 : Operation 4212 [3/4] (10.5ns)   --->   "%sum_162 = fadd float %sum_161, %tmp_2_161" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4212 'fadd' 'sum_162' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 4213 [2/2] (3.25ns)   --->   "%flat_array_load_163 = load float* %flat_array_addr_163, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4213 'load' 'flat_array_load_163' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_654 : Operation 4214 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_564 = load float* %fullyconnected_weigh_164, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4214 'load' 'fullyconnected_weigh_564' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 655 <SV = 654> <Delay = 15.6>
ST_655 : Operation 4215 [2/4] (10.5ns)   --->   "%sum_162 = fadd float %sum_161, %tmp_2_161" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4215 'fadd' 'sum_162' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 4216 [1/2] (3.25ns)   --->   "%flat_array_load_163 = load float* %flat_array_addr_163, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4216 'load' 'flat_array_load_163' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_655 : Operation 4217 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_564 = load float* %fullyconnected_weigh_164, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4217 'load' 'fullyconnected_weigh_564' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_655 : Operation 4218 [2/2] (12.3ns)   --->   "%tmp_2_162 = fmul float %flat_array_load_163, %fullyconnected_weigh_564" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4218 'fmul' 'tmp_2_162' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 656 <SV = 655> <Delay = 12.3>
ST_656 : Operation 4219 [1/4] (10.5ns)   --->   "%sum_162 = fadd float %sum_161, %tmp_2_161" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4219 'fadd' 'sum_162' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 4220 [1/2] (12.3ns)   --->   "%tmp_2_162 = fmul float %flat_array_load_163, %fullyconnected_weigh_564" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4220 'fmul' 'tmp_2_162' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 657 <SV = 656> <Delay = 10.5>
ST_657 : Operation 4221 [4/4] (10.5ns)   --->   "%sum_163 = fadd float %sum_162, %tmp_2_162" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4221 'fadd' 'sum_163' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 658 <SV = 657> <Delay = 10.5>
ST_658 : Operation 4222 [1/1] (1.81ns)   --->   "%add_ln15_158 = add i14 -8184, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4222 'add' 'add_ln15_158' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 4223 [1/1] (0.00ns)   --->   "%zext_ln15_168 = zext i14 %add_ln15_158 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4223 'zext' 'zext_ln15_168' <Predicate = true> <Delay = 0.00>
ST_658 : Operation 4224 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_165 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_168" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4224 'getelementptr' 'fullyconnected_weigh_165' <Predicate = true> <Delay = 0.00>
ST_658 : Operation 4225 [3/4] (10.5ns)   --->   "%sum_163 = fadd float %sum_162, %tmp_2_162" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4225 'fadd' 'sum_163' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 4226 [2/2] (3.25ns)   --->   "%flat_array_load_164 = load float* %flat_array_addr_164, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4226 'load' 'flat_array_load_164' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_658 : Operation 4227 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_565 = load float* %fullyconnected_weigh_165, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4227 'load' 'fullyconnected_weigh_565' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 659 <SV = 658> <Delay = 15.6>
ST_659 : Operation 4228 [2/4] (10.5ns)   --->   "%sum_163 = fadd float %sum_162, %tmp_2_162" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4228 'fadd' 'sum_163' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_659 : Operation 4229 [1/2] (3.25ns)   --->   "%flat_array_load_164 = load float* %flat_array_addr_164, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4229 'load' 'flat_array_load_164' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_659 : Operation 4230 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_565 = load float* %fullyconnected_weigh_165, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4230 'load' 'fullyconnected_weigh_565' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_659 : Operation 4231 [2/2] (12.3ns)   --->   "%tmp_2_163 = fmul float %flat_array_load_164, %fullyconnected_weigh_565" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4231 'fmul' 'tmp_2_163' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 660 <SV = 659> <Delay = 12.3>
ST_660 : Operation 4232 [1/4] (10.5ns)   --->   "%sum_163 = fadd float %sum_162, %tmp_2_162" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4232 'fadd' 'sum_163' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 4233 [1/2] (12.3ns)   --->   "%tmp_2_163 = fmul float %flat_array_load_164, %fullyconnected_weigh_565" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4233 'fmul' 'tmp_2_163' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 661 <SV = 660> <Delay = 10.5>
ST_661 : Operation 4234 [4/4] (10.5ns)   --->   "%sum_164 = fadd float %sum_163, %tmp_2_163" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4234 'fadd' 'sum_164' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 662 <SV = 661> <Delay = 10.5>
ST_662 : Operation 4235 [1/1] (1.81ns)   --->   "%add_ln15_159 = add i14 -8134, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4235 'add' 'add_ln15_159' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_662 : Operation 4236 [1/1] (0.00ns)   --->   "%zext_ln15_169 = zext i14 %add_ln15_159 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4236 'zext' 'zext_ln15_169' <Predicate = true> <Delay = 0.00>
ST_662 : Operation 4237 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_166 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_169" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4237 'getelementptr' 'fullyconnected_weigh_166' <Predicate = true> <Delay = 0.00>
ST_662 : Operation 4238 [3/4] (10.5ns)   --->   "%sum_164 = fadd float %sum_163, %tmp_2_163" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4238 'fadd' 'sum_164' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_662 : Operation 4239 [2/2] (3.25ns)   --->   "%flat_array_load_165 = load float* %flat_array_addr_165, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4239 'load' 'flat_array_load_165' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_662 : Operation 4240 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_566 = load float* %fullyconnected_weigh_166, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4240 'load' 'fullyconnected_weigh_566' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 663 <SV = 662> <Delay = 15.6>
ST_663 : Operation 4241 [2/4] (10.5ns)   --->   "%sum_164 = fadd float %sum_163, %tmp_2_163" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4241 'fadd' 'sum_164' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_663 : Operation 4242 [1/2] (3.25ns)   --->   "%flat_array_load_165 = load float* %flat_array_addr_165, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4242 'load' 'flat_array_load_165' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_663 : Operation 4243 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_566 = load float* %fullyconnected_weigh_166, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4243 'load' 'fullyconnected_weigh_566' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_663 : Operation 4244 [2/2] (12.3ns)   --->   "%tmp_2_164 = fmul float %flat_array_load_165, %fullyconnected_weigh_566" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4244 'fmul' 'tmp_2_164' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 664 <SV = 663> <Delay = 12.3>
ST_664 : Operation 4245 [1/4] (10.5ns)   --->   "%sum_164 = fadd float %sum_163, %tmp_2_163" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4245 'fadd' 'sum_164' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 4246 [1/2] (12.3ns)   --->   "%tmp_2_164 = fmul float %flat_array_load_165, %fullyconnected_weigh_566" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4246 'fmul' 'tmp_2_164' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 665 <SV = 664> <Delay = 10.5>
ST_665 : Operation 4247 [4/4] (10.5ns)   --->   "%sum_165 = fadd float %sum_164, %tmp_2_164" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4247 'fadd' 'sum_165' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 666 <SV = 665> <Delay = 10.5>
ST_666 : Operation 4248 [1/1] (1.81ns)   --->   "%add_ln15_160 = add i14 -8084, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4248 'add' 'add_ln15_160' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_666 : Operation 4249 [1/1] (0.00ns)   --->   "%zext_ln15_170 = zext i14 %add_ln15_160 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4249 'zext' 'zext_ln15_170' <Predicate = true> <Delay = 0.00>
ST_666 : Operation 4250 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_167 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_170" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4250 'getelementptr' 'fullyconnected_weigh_167' <Predicate = true> <Delay = 0.00>
ST_666 : Operation 4251 [3/4] (10.5ns)   --->   "%sum_165 = fadd float %sum_164, %tmp_2_164" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4251 'fadd' 'sum_165' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_666 : Operation 4252 [2/2] (3.25ns)   --->   "%flat_array_load_166 = load float* %flat_array_addr_166, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4252 'load' 'flat_array_load_166' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_666 : Operation 4253 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_567 = load float* %fullyconnected_weigh_167, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4253 'load' 'fullyconnected_weigh_567' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 667 <SV = 666> <Delay = 15.6>
ST_667 : Operation 4254 [2/4] (10.5ns)   --->   "%sum_165 = fadd float %sum_164, %tmp_2_164" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4254 'fadd' 'sum_165' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_667 : Operation 4255 [1/2] (3.25ns)   --->   "%flat_array_load_166 = load float* %flat_array_addr_166, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4255 'load' 'flat_array_load_166' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_667 : Operation 4256 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_567 = load float* %fullyconnected_weigh_167, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4256 'load' 'fullyconnected_weigh_567' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_667 : Operation 4257 [2/2] (12.3ns)   --->   "%tmp_2_165 = fmul float %flat_array_load_166, %fullyconnected_weigh_567" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4257 'fmul' 'tmp_2_165' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 668 <SV = 667> <Delay = 12.3>
ST_668 : Operation 4258 [1/4] (10.5ns)   --->   "%sum_165 = fadd float %sum_164, %tmp_2_164" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4258 'fadd' 'sum_165' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 4259 [1/2] (12.3ns)   --->   "%tmp_2_165 = fmul float %flat_array_load_166, %fullyconnected_weigh_567" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4259 'fmul' 'tmp_2_165' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 669 <SV = 668> <Delay = 10.5>
ST_669 : Operation 4260 [4/4] (10.5ns)   --->   "%sum_166 = fadd float %sum_165, %tmp_2_165" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4260 'fadd' 'sum_166' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 670 <SV = 669> <Delay = 10.5>
ST_670 : Operation 4261 [1/1] (1.81ns)   --->   "%add_ln15_161 = add i14 -8034, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4261 'add' 'add_ln15_161' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 4262 [1/1] (0.00ns)   --->   "%zext_ln15_171 = zext i14 %add_ln15_161 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4262 'zext' 'zext_ln15_171' <Predicate = true> <Delay = 0.00>
ST_670 : Operation 4263 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_168 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_171" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4263 'getelementptr' 'fullyconnected_weigh_168' <Predicate = true> <Delay = 0.00>
ST_670 : Operation 4264 [3/4] (10.5ns)   --->   "%sum_166 = fadd float %sum_165, %tmp_2_165" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4264 'fadd' 'sum_166' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 4265 [2/2] (3.25ns)   --->   "%flat_array_load_167 = load float* %flat_array_addr_167, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4265 'load' 'flat_array_load_167' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_670 : Operation 4266 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_568 = load float* %fullyconnected_weigh_168, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4266 'load' 'fullyconnected_weigh_568' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 671 <SV = 670> <Delay = 15.6>
ST_671 : Operation 4267 [2/4] (10.5ns)   --->   "%sum_166 = fadd float %sum_165, %tmp_2_165" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4267 'fadd' 'sum_166' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 4268 [1/2] (3.25ns)   --->   "%flat_array_load_167 = load float* %flat_array_addr_167, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4268 'load' 'flat_array_load_167' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_671 : Operation 4269 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_568 = load float* %fullyconnected_weigh_168, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4269 'load' 'fullyconnected_weigh_568' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_671 : Operation 4270 [2/2] (12.3ns)   --->   "%tmp_2_166 = fmul float %flat_array_load_167, %fullyconnected_weigh_568" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4270 'fmul' 'tmp_2_166' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 672 <SV = 671> <Delay = 12.3>
ST_672 : Operation 4271 [1/4] (10.5ns)   --->   "%sum_166 = fadd float %sum_165, %tmp_2_165" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4271 'fadd' 'sum_166' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 4272 [1/2] (12.3ns)   --->   "%tmp_2_166 = fmul float %flat_array_load_167, %fullyconnected_weigh_568" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4272 'fmul' 'tmp_2_166' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 673 <SV = 672> <Delay = 10.5>
ST_673 : Operation 4273 [4/4] (10.5ns)   --->   "%sum_167 = fadd float %sum_166, %tmp_2_166" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4273 'fadd' 'sum_167' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 674 <SV = 673> <Delay = 10.5>
ST_674 : Operation 4274 [1/1] (1.81ns)   --->   "%add_ln15_162 = add i14 -7984, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4274 'add' 'add_ln15_162' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_674 : Operation 4275 [1/1] (0.00ns)   --->   "%zext_ln15_172 = zext i14 %add_ln15_162 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4275 'zext' 'zext_ln15_172' <Predicate = true> <Delay = 0.00>
ST_674 : Operation 4276 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_169 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_172" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4276 'getelementptr' 'fullyconnected_weigh_169' <Predicate = true> <Delay = 0.00>
ST_674 : Operation 4277 [3/4] (10.5ns)   --->   "%sum_167 = fadd float %sum_166, %tmp_2_166" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4277 'fadd' 'sum_167' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_674 : Operation 4278 [2/2] (3.25ns)   --->   "%flat_array_load_168 = load float* %flat_array_addr_168, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4278 'load' 'flat_array_load_168' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_674 : Operation 4279 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_569 = load float* %fullyconnected_weigh_169, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4279 'load' 'fullyconnected_weigh_569' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 675 <SV = 674> <Delay = 15.6>
ST_675 : Operation 4280 [2/4] (10.5ns)   --->   "%sum_167 = fadd float %sum_166, %tmp_2_166" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4280 'fadd' 'sum_167' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_675 : Operation 4281 [1/2] (3.25ns)   --->   "%flat_array_load_168 = load float* %flat_array_addr_168, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4281 'load' 'flat_array_load_168' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_675 : Operation 4282 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_569 = load float* %fullyconnected_weigh_169, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4282 'load' 'fullyconnected_weigh_569' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_675 : Operation 4283 [2/2] (12.3ns)   --->   "%tmp_2_167 = fmul float %flat_array_load_168, %fullyconnected_weigh_569" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4283 'fmul' 'tmp_2_167' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 676 <SV = 675> <Delay = 12.3>
ST_676 : Operation 4284 [1/4] (10.5ns)   --->   "%sum_167 = fadd float %sum_166, %tmp_2_166" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4284 'fadd' 'sum_167' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_676 : Operation 4285 [1/2] (12.3ns)   --->   "%tmp_2_167 = fmul float %flat_array_load_168, %fullyconnected_weigh_569" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4285 'fmul' 'tmp_2_167' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 677 <SV = 676> <Delay = 10.5>
ST_677 : Operation 4286 [4/4] (10.5ns)   --->   "%sum_168 = fadd float %sum_167, %tmp_2_167" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4286 'fadd' 'sum_168' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 678 <SV = 677> <Delay = 10.5>
ST_678 : Operation 4287 [1/1] (1.81ns)   --->   "%add_ln15_163 = add i14 -7934, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4287 'add' 'add_ln15_163' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_678 : Operation 4288 [1/1] (0.00ns)   --->   "%zext_ln15_173 = zext i14 %add_ln15_163 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4288 'zext' 'zext_ln15_173' <Predicate = true> <Delay = 0.00>
ST_678 : Operation 4289 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_170 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_173" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4289 'getelementptr' 'fullyconnected_weigh_170' <Predicate = true> <Delay = 0.00>
ST_678 : Operation 4290 [3/4] (10.5ns)   --->   "%sum_168 = fadd float %sum_167, %tmp_2_167" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4290 'fadd' 'sum_168' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_678 : Operation 4291 [2/2] (3.25ns)   --->   "%flat_array_load_169 = load float* %flat_array_addr_169, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4291 'load' 'flat_array_load_169' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_678 : Operation 4292 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_570 = load float* %fullyconnected_weigh_170, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4292 'load' 'fullyconnected_weigh_570' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 679 <SV = 678> <Delay = 15.6>
ST_679 : Operation 4293 [2/4] (10.5ns)   --->   "%sum_168 = fadd float %sum_167, %tmp_2_167" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4293 'fadd' 'sum_168' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_679 : Operation 4294 [1/2] (3.25ns)   --->   "%flat_array_load_169 = load float* %flat_array_addr_169, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4294 'load' 'flat_array_load_169' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_679 : Operation 4295 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_570 = load float* %fullyconnected_weigh_170, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4295 'load' 'fullyconnected_weigh_570' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_679 : Operation 4296 [2/2] (12.3ns)   --->   "%tmp_2_168 = fmul float %flat_array_load_169, %fullyconnected_weigh_570" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4296 'fmul' 'tmp_2_168' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 680 <SV = 679> <Delay = 12.3>
ST_680 : Operation 4297 [1/4] (10.5ns)   --->   "%sum_168 = fadd float %sum_167, %tmp_2_167" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4297 'fadd' 'sum_168' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_680 : Operation 4298 [1/2] (12.3ns)   --->   "%tmp_2_168 = fmul float %flat_array_load_169, %fullyconnected_weigh_570" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4298 'fmul' 'tmp_2_168' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 681 <SV = 680> <Delay = 10.5>
ST_681 : Operation 4299 [4/4] (10.5ns)   --->   "%sum_169 = fadd float %sum_168, %tmp_2_168" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4299 'fadd' 'sum_169' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 682 <SV = 681> <Delay = 10.5>
ST_682 : Operation 4300 [1/1] (1.81ns)   --->   "%add_ln15_164 = add i14 -7884, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4300 'add' 'add_ln15_164' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_682 : Operation 4301 [1/1] (0.00ns)   --->   "%zext_ln15_174 = zext i14 %add_ln15_164 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4301 'zext' 'zext_ln15_174' <Predicate = true> <Delay = 0.00>
ST_682 : Operation 4302 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_171 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_174" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4302 'getelementptr' 'fullyconnected_weigh_171' <Predicate = true> <Delay = 0.00>
ST_682 : Operation 4303 [3/4] (10.5ns)   --->   "%sum_169 = fadd float %sum_168, %tmp_2_168" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4303 'fadd' 'sum_169' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_682 : Operation 4304 [2/2] (3.25ns)   --->   "%flat_array_load_170 = load float* %flat_array_addr_170, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4304 'load' 'flat_array_load_170' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_682 : Operation 4305 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_571 = load float* %fullyconnected_weigh_171, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4305 'load' 'fullyconnected_weigh_571' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 683 <SV = 682> <Delay = 15.6>
ST_683 : Operation 4306 [2/4] (10.5ns)   --->   "%sum_169 = fadd float %sum_168, %tmp_2_168" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4306 'fadd' 'sum_169' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_683 : Operation 4307 [1/2] (3.25ns)   --->   "%flat_array_load_170 = load float* %flat_array_addr_170, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4307 'load' 'flat_array_load_170' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_683 : Operation 4308 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_571 = load float* %fullyconnected_weigh_171, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4308 'load' 'fullyconnected_weigh_571' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_683 : Operation 4309 [2/2] (12.3ns)   --->   "%tmp_2_169 = fmul float %flat_array_load_170, %fullyconnected_weigh_571" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4309 'fmul' 'tmp_2_169' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 684 <SV = 683> <Delay = 12.3>
ST_684 : Operation 4310 [1/4] (10.5ns)   --->   "%sum_169 = fadd float %sum_168, %tmp_2_168" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4310 'fadd' 'sum_169' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_684 : Operation 4311 [1/2] (12.3ns)   --->   "%tmp_2_169 = fmul float %flat_array_load_170, %fullyconnected_weigh_571" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4311 'fmul' 'tmp_2_169' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 685 <SV = 684> <Delay = 10.5>
ST_685 : Operation 4312 [4/4] (10.5ns)   --->   "%sum_170 = fadd float %sum_169, %tmp_2_169" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4312 'fadd' 'sum_170' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 686 <SV = 685> <Delay = 10.5>
ST_686 : Operation 4313 [1/1] (1.81ns)   --->   "%add_ln15_165 = add i14 -7834, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4313 'add' 'add_ln15_165' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_686 : Operation 4314 [1/1] (0.00ns)   --->   "%zext_ln15_175 = zext i14 %add_ln15_165 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4314 'zext' 'zext_ln15_175' <Predicate = true> <Delay = 0.00>
ST_686 : Operation 4315 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_172 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_175" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4315 'getelementptr' 'fullyconnected_weigh_172' <Predicate = true> <Delay = 0.00>
ST_686 : Operation 4316 [3/4] (10.5ns)   --->   "%sum_170 = fadd float %sum_169, %tmp_2_169" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4316 'fadd' 'sum_170' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_686 : Operation 4317 [2/2] (3.25ns)   --->   "%flat_array_load_171 = load float* %flat_array_addr_171, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4317 'load' 'flat_array_load_171' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_686 : Operation 4318 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_572 = load float* %fullyconnected_weigh_172, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4318 'load' 'fullyconnected_weigh_572' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 687 <SV = 686> <Delay = 15.6>
ST_687 : Operation 4319 [2/4] (10.5ns)   --->   "%sum_170 = fadd float %sum_169, %tmp_2_169" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4319 'fadd' 'sum_170' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_687 : Operation 4320 [1/2] (3.25ns)   --->   "%flat_array_load_171 = load float* %flat_array_addr_171, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4320 'load' 'flat_array_load_171' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_687 : Operation 4321 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_572 = load float* %fullyconnected_weigh_172, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4321 'load' 'fullyconnected_weigh_572' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_687 : Operation 4322 [2/2] (12.3ns)   --->   "%tmp_2_170 = fmul float %flat_array_load_171, %fullyconnected_weigh_572" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4322 'fmul' 'tmp_2_170' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 688 <SV = 687> <Delay = 12.3>
ST_688 : Operation 4323 [1/4] (10.5ns)   --->   "%sum_170 = fadd float %sum_169, %tmp_2_169" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4323 'fadd' 'sum_170' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_688 : Operation 4324 [1/2] (12.3ns)   --->   "%tmp_2_170 = fmul float %flat_array_load_171, %fullyconnected_weigh_572" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4324 'fmul' 'tmp_2_170' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 689 <SV = 688> <Delay = 10.5>
ST_689 : Operation 4325 [4/4] (10.5ns)   --->   "%sum_171 = fadd float %sum_170, %tmp_2_170" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4325 'fadd' 'sum_171' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 690 <SV = 689> <Delay = 10.5>
ST_690 : Operation 4326 [1/1] (1.81ns)   --->   "%add_ln15_166 = add i14 -7784, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4326 'add' 'add_ln15_166' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_690 : Operation 4327 [1/1] (0.00ns)   --->   "%zext_ln15_176 = zext i14 %add_ln15_166 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4327 'zext' 'zext_ln15_176' <Predicate = true> <Delay = 0.00>
ST_690 : Operation 4328 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_173 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_176" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4328 'getelementptr' 'fullyconnected_weigh_173' <Predicate = true> <Delay = 0.00>
ST_690 : Operation 4329 [3/4] (10.5ns)   --->   "%sum_171 = fadd float %sum_170, %tmp_2_170" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4329 'fadd' 'sum_171' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_690 : Operation 4330 [2/2] (3.25ns)   --->   "%flat_array_load_172 = load float* %flat_array_addr_172, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4330 'load' 'flat_array_load_172' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_690 : Operation 4331 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_573 = load float* %fullyconnected_weigh_173, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4331 'load' 'fullyconnected_weigh_573' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 691 <SV = 690> <Delay = 15.6>
ST_691 : Operation 4332 [2/4] (10.5ns)   --->   "%sum_171 = fadd float %sum_170, %tmp_2_170" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4332 'fadd' 'sum_171' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 4333 [1/2] (3.25ns)   --->   "%flat_array_load_172 = load float* %flat_array_addr_172, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4333 'load' 'flat_array_load_172' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_691 : Operation 4334 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_573 = load float* %fullyconnected_weigh_173, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4334 'load' 'fullyconnected_weigh_573' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_691 : Operation 4335 [2/2] (12.3ns)   --->   "%tmp_2_171 = fmul float %flat_array_load_172, %fullyconnected_weigh_573" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4335 'fmul' 'tmp_2_171' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 692 <SV = 691> <Delay = 12.3>
ST_692 : Operation 4336 [1/4] (10.5ns)   --->   "%sum_171 = fadd float %sum_170, %tmp_2_170" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4336 'fadd' 'sum_171' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 4337 [1/2] (12.3ns)   --->   "%tmp_2_171 = fmul float %flat_array_load_172, %fullyconnected_weigh_573" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4337 'fmul' 'tmp_2_171' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 693 <SV = 692> <Delay = 10.5>
ST_693 : Operation 4338 [4/4] (10.5ns)   --->   "%sum_172 = fadd float %sum_171, %tmp_2_171" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4338 'fadd' 'sum_172' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 694 <SV = 693> <Delay = 10.5>
ST_694 : Operation 4339 [1/1] (1.81ns)   --->   "%add_ln15_167 = add i14 -7734, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4339 'add' 'add_ln15_167' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_694 : Operation 4340 [1/1] (0.00ns)   --->   "%zext_ln15_177 = zext i14 %add_ln15_167 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4340 'zext' 'zext_ln15_177' <Predicate = true> <Delay = 0.00>
ST_694 : Operation 4341 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_174 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_177" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4341 'getelementptr' 'fullyconnected_weigh_174' <Predicate = true> <Delay = 0.00>
ST_694 : Operation 4342 [3/4] (10.5ns)   --->   "%sum_172 = fadd float %sum_171, %tmp_2_171" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4342 'fadd' 'sum_172' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_694 : Operation 4343 [2/2] (3.25ns)   --->   "%flat_array_load_173 = load float* %flat_array_addr_173, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4343 'load' 'flat_array_load_173' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_694 : Operation 4344 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_574 = load float* %fullyconnected_weigh_174, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4344 'load' 'fullyconnected_weigh_574' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 695 <SV = 694> <Delay = 15.6>
ST_695 : Operation 4345 [2/4] (10.5ns)   --->   "%sum_172 = fadd float %sum_171, %tmp_2_171" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4345 'fadd' 'sum_172' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 4346 [1/2] (3.25ns)   --->   "%flat_array_load_173 = load float* %flat_array_addr_173, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4346 'load' 'flat_array_load_173' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_695 : Operation 4347 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_574 = load float* %fullyconnected_weigh_174, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4347 'load' 'fullyconnected_weigh_574' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_695 : Operation 4348 [2/2] (12.3ns)   --->   "%tmp_2_172 = fmul float %flat_array_load_173, %fullyconnected_weigh_574" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4348 'fmul' 'tmp_2_172' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 696 <SV = 695> <Delay = 12.3>
ST_696 : Operation 4349 [1/4] (10.5ns)   --->   "%sum_172 = fadd float %sum_171, %tmp_2_171" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4349 'fadd' 'sum_172' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_696 : Operation 4350 [1/2] (12.3ns)   --->   "%tmp_2_172 = fmul float %flat_array_load_173, %fullyconnected_weigh_574" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4350 'fmul' 'tmp_2_172' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 697 <SV = 696> <Delay = 10.5>
ST_697 : Operation 4351 [4/4] (10.5ns)   --->   "%sum_173 = fadd float %sum_172, %tmp_2_172" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4351 'fadd' 'sum_173' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 698 <SV = 697> <Delay = 10.5>
ST_698 : Operation 4352 [1/1] (1.81ns)   --->   "%add_ln15_168 = add i14 -7684, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4352 'add' 'add_ln15_168' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_698 : Operation 4353 [1/1] (0.00ns)   --->   "%zext_ln15_178 = zext i14 %add_ln15_168 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4353 'zext' 'zext_ln15_178' <Predicate = true> <Delay = 0.00>
ST_698 : Operation 4354 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_175 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_178" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4354 'getelementptr' 'fullyconnected_weigh_175' <Predicate = true> <Delay = 0.00>
ST_698 : Operation 4355 [3/4] (10.5ns)   --->   "%sum_173 = fadd float %sum_172, %tmp_2_172" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4355 'fadd' 'sum_173' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_698 : Operation 4356 [2/2] (3.25ns)   --->   "%flat_array_load_174 = load float* %flat_array_addr_174, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4356 'load' 'flat_array_load_174' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_698 : Operation 4357 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_575 = load float* %fullyconnected_weigh_175, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4357 'load' 'fullyconnected_weigh_575' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 699 <SV = 698> <Delay = 15.6>
ST_699 : Operation 4358 [2/4] (10.5ns)   --->   "%sum_173 = fadd float %sum_172, %tmp_2_172" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4358 'fadd' 'sum_173' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_699 : Operation 4359 [1/2] (3.25ns)   --->   "%flat_array_load_174 = load float* %flat_array_addr_174, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4359 'load' 'flat_array_load_174' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_699 : Operation 4360 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_575 = load float* %fullyconnected_weigh_175, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4360 'load' 'fullyconnected_weigh_575' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_699 : Operation 4361 [2/2] (12.3ns)   --->   "%tmp_2_173 = fmul float %flat_array_load_174, %fullyconnected_weigh_575" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4361 'fmul' 'tmp_2_173' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 700 <SV = 699> <Delay = 12.3>
ST_700 : Operation 4362 [1/4] (10.5ns)   --->   "%sum_173 = fadd float %sum_172, %tmp_2_172" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4362 'fadd' 'sum_173' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_700 : Operation 4363 [1/2] (12.3ns)   --->   "%tmp_2_173 = fmul float %flat_array_load_174, %fullyconnected_weigh_575" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4363 'fmul' 'tmp_2_173' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 701 <SV = 700> <Delay = 10.5>
ST_701 : Operation 4364 [4/4] (10.5ns)   --->   "%sum_174 = fadd float %sum_173, %tmp_2_173" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4364 'fadd' 'sum_174' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 702 <SV = 701> <Delay = 10.5>
ST_702 : Operation 4365 [1/1] (1.81ns)   --->   "%add_ln15_169 = add i14 -7634, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4365 'add' 'add_ln15_169' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_702 : Operation 4366 [1/1] (0.00ns)   --->   "%zext_ln15_179 = zext i14 %add_ln15_169 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4366 'zext' 'zext_ln15_179' <Predicate = true> <Delay = 0.00>
ST_702 : Operation 4367 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_176 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_179" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4367 'getelementptr' 'fullyconnected_weigh_176' <Predicate = true> <Delay = 0.00>
ST_702 : Operation 4368 [3/4] (10.5ns)   --->   "%sum_174 = fadd float %sum_173, %tmp_2_173" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4368 'fadd' 'sum_174' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_702 : Operation 4369 [2/2] (3.25ns)   --->   "%flat_array_load_175 = load float* %flat_array_addr_175, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4369 'load' 'flat_array_load_175' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_702 : Operation 4370 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_576 = load float* %fullyconnected_weigh_176, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4370 'load' 'fullyconnected_weigh_576' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 703 <SV = 702> <Delay = 15.6>
ST_703 : Operation 4371 [2/4] (10.5ns)   --->   "%sum_174 = fadd float %sum_173, %tmp_2_173" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4371 'fadd' 'sum_174' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_703 : Operation 4372 [1/2] (3.25ns)   --->   "%flat_array_load_175 = load float* %flat_array_addr_175, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4372 'load' 'flat_array_load_175' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_703 : Operation 4373 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_576 = load float* %fullyconnected_weigh_176, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4373 'load' 'fullyconnected_weigh_576' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_703 : Operation 4374 [2/2] (12.3ns)   --->   "%tmp_2_174 = fmul float %flat_array_load_175, %fullyconnected_weigh_576" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4374 'fmul' 'tmp_2_174' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 704 <SV = 703> <Delay = 12.3>
ST_704 : Operation 4375 [1/4] (10.5ns)   --->   "%sum_174 = fadd float %sum_173, %tmp_2_173" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4375 'fadd' 'sum_174' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_704 : Operation 4376 [1/2] (12.3ns)   --->   "%tmp_2_174 = fmul float %flat_array_load_175, %fullyconnected_weigh_576" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4376 'fmul' 'tmp_2_174' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 705 <SV = 704> <Delay = 10.5>
ST_705 : Operation 4377 [4/4] (10.5ns)   --->   "%sum_175 = fadd float %sum_174, %tmp_2_174" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4377 'fadd' 'sum_175' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 706 <SV = 705> <Delay = 10.5>
ST_706 : Operation 4378 [1/1] (1.81ns)   --->   "%add_ln15_170 = add i14 -7584, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4378 'add' 'add_ln15_170' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_706 : Operation 4379 [1/1] (0.00ns)   --->   "%zext_ln15_180 = zext i14 %add_ln15_170 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4379 'zext' 'zext_ln15_180' <Predicate = true> <Delay = 0.00>
ST_706 : Operation 4380 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_177 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_180" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4380 'getelementptr' 'fullyconnected_weigh_177' <Predicate = true> <Delay = 0.00>
ST_706 : Operation 4381 [3/4] (10.5ns)   --->   "%sum_175 = fadd float %sum_174, %tmp_2_174" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4381 'fadd' 'sum_175' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_706 : Operation 4382 [2/2] (3.25ns)   --->   "%flat_array_load_176 = load float* %flat_array_addr_176, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4382 'load' 'flat_array_load_176' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_706 : Operation 4383 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_577 = load float* %fullyconnected_weigh_177, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4383 'load' 'fullyconnected_weigh_577' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 707 <SV = 706> <Delay = 15.6>
ST_707 : Operation 4384 [2/4] (10.5ns)   --->   "%sum_175 = fadd float %sum_174, %tmp_2_174" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4384 'fadd' 'sum_175' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_707 : Operation 4385 [1/2] (3.25ns)   --->   "%flat_array_load_176 = load float* %flat_array_addr_176, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4385 'load' 'flat_array_load_176' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_707 : Operation 4386 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_577 = load float* %fullyconnected_weigh_177, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4386 'load' 'fullyconnected_weigh_577' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_707 : Operation 4387 [2/2] (12.3ns)   --->   "%tmp_2_175 = fmul float %flat_array_load_176, %fullyconnected_weigh_577" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4387 'fmul' 'tmp_2_175' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 708 <SV = 707> <Delay = 12.3>
ST_708 : Operation 4388 [1/4] (10.5ns)   --->   "%sum_175 = fadd float %sum_174, %tmp_2_174" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4388 'fadd' 'sum_175' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_708 : Operation 4389 [1/2] (12.3ns)   --->   "%tmp_2_175 = fmul float %flat_array_load_176, %fullyconnected_weigh_577" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4389 'fmul' 'tmp_2_175' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 709 <SV = 708> <Delay = 10.5>
ST_709 : Operation 4390 [4/4] (10.5ns)   --->   "%sum_176 = fadd float %sum_175, %tmp_2_175" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4390 'fadd' 'sum_176' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 710 <SV = 709> <Delay = 10.5>
ST_710 : Operation 4391 [1/1] (1.81ns)   --->   "%add_ln15_171 = add i14 -7534, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4391 'add' 'add_ln15_171' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_710 : Operation 4392 [1/1] (0.00ns)   --->   "%zext_ln15_181 = zext i14 %add_ln15_171 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4392 'zext' 'zext_ln15_181' <Predicate = true> <Delay = 0.00>
ST_710 : Operation 4393 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_178 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_181" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4393 'getelementptr' 'fullyconnected_weigh_178' <Predicate = true> <Delay = 0.00>
ST_710 : Operation 4394 [3/4] (10.5ns)   --->   "%sum_176 = fadd float %sum_175, %tmp_2_175" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4394 'fadd' 'sum_176' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_710 : Operation 4395 [2/2] (3.25ns)   --->   "%flat_array_load_177 = load float* %flat_array_addr_177, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4395 'load' 'flat_array_load_177' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_710 : Operation 4396 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_578 = load float* %fullyconnected_weigh_178, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4396 'load' 'fullyconnected_weigh_578' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 711 <SV = 710> <Delay = 15.6>
ST_711 : Operation 4397 [2/4] (10.5ns)   --->   "%sum_176 = fadd float %sum_175, %tmp_2_175" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4397 'fadd' 'sum_176' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_711 : Operation 4398 [1/2] (3.25ns)   --->   "%flat_array_load_177 = load float* %flat_array_addr_177, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4398 'load' 'flat_array_load_177' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_711 : Operation 4399 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_578 = load float* %fullyconnected_weigh_178, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4399 'load' 'fullyconnected_weigh_578' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_711 : Operation 4400 [2/2] (12.3ns)   --->   "%tmp_2_176 = fmul float %flat_array_load_177, %fullyconnected_weigh_578" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4400 'fmul' 'tmp_2_176' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 712 <SV = 711> <Delay = 12.3>
ST_712 : Operation 4401 [1/4] (10.5ns)   --->   "%sum_176 = fadd float %sum_175, %tmp_2_175" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4401 'fadd' 'sum_176' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_712 : Operation 4402 [1/2] (12.3ns)   --->   "%tmp_2_176 = fmul float %flat_array_load_177, %fullyconnected_weigh_578" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4402 'fmul' 'tmp_2_176' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 713 <SV = 712> <Delay = 10.5>
ST_713 : Operation 4403 [4/4] (10.5ns)   --->   "%sum_177 = fadd float %sum_176, %tmp_2_176" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4403 'fadd' 'sum_177' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 714 <SV = 713> <Delay = 10.5>
ST_714 : Operation 4404 [1/1] (1.81ns)   --->   "%add_ln15_172 = add i14 -7484, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4404 'add' 'add_ln15_172' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_714 : Operation 4405 [1/1] (0.00ns)   --->   "%zext_ln15_182 = zext i14 %add_ln15_172 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4405 'zext' 'zext_ln15_182' <Predicate = true> <Delay = 0.00>
ST_714 : Operation 4406 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_179 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_182" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4406 'getelementptr' 'fullyconnected_weigh_179' <Predicate = true> <Delay = 0.00>
ST_714 : Operation 4407 [3/4] (10.5ns)   --->   "%sum_177 = fadd float %sum_176, %tmp_2_176" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4407 'fadd' 'sum_177' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_714 : Operation 4408 [2/2] (3.25ns)   --->   "%flat_array_load_178 = load float* %flat_array_addr_178, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4408 'load' 'flat_array_load_178' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_714 : Operation 4409 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_579 = load float* %fullyconnected_weigh_179, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4409 'load' 'fullyconnected_weigh_579' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 715 <SV = 714> <Delay = 15.6>
ST_715 : Operation 4410 [2/4] (10.5ns)   --->   "%sum_177 = fadd float %sum_176, %tmp_2_176" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4410 'fadd' 'sum_177' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_715 : Operation 4411 [1/2] (3.25ns)   --->   "%flat_array_load_178 = load float* %flat_array_addr_178, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4411 'load' 'flat_array_load_178' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_715 : Operation 4412 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_579 = load float* %fullyconnected_weigh_179, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4412 'load' 'fullyconnected_weigh_579' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_715 : Operation 4413 [2/2] (12.3ns)   --->   "%tmp_2_177 = fmul float %flat_array_load_178, %fullyconnected_weigh_579" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4413 'fmul' 'tmp_2_177' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 716 <SV = 715> <Delay = 12.3>
ST_716 : Operation 4414 [1/4] (10.5ns)   --->   "%sum_177 = fadd float %sum_176, %tmp_2_176" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4414 'fadd' 'sum_177' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_716 : Operation 4415 [1/2] (12.3ns)   --->   "%tmp_2_177 = fmul float %flat_array_load_178, %fullyconnected_weigh_579" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4415 'fmul' 'tmp_2_177' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 717 <SV = 716> <Delay = 10.5>
ST_717 : Operation 4416 [4/4] (10.5ns)   --->   "%sum_178 = fadd float %sum_177, %tmp_2_177" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4416 'fadd' 'sum_178' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 718 <SV = 717> <Delay = 10.5>
ST_718 : Operation 4417 [1/1] (1.81ns)   --->   "%add_ln15_173 = add i14 -7434, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4417 'add' 'add_ln15_173' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_718 : Operation 4418 [1/1] (0.00ns)   --->   "%zext_ln15_183 = zext i14 %add_ln15_173 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4418 'zext' 'zext_ln15_183' <Predicate = true> <Delay = 0.00>
ST_718 : Operation 4419 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_180 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_183" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4419 'getelementptr' 'fullyconnected_weigh_180' <Predicate = true> <Delay = 0.00>
ST_718 : Operation 4420 [3/4] (10.5ns)   --->   "%sum_178 = fadd float %sum_177, %tmp_2_177" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4420 'fadd' 'sum_178' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_718 : Operation 4421 [2/2] (3.25ns)   --->   "%flat_array_load_179 = load float* %flat_array_addr_179, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4421 'load' 'flat_array_load_179' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_718 : Operation 4422 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_580 = load float* %fullyconnected_weigh_180, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4422 'load' 'fullyconnected_weigh_580' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 719 <SV = 718> <Delay = 15.6>
ST_719 : Operation 4423 [2/4] (10.5ns)   --->   "%sum_178 = fadd float %sum_177, %tmp_2_177" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4423 'fadd' 'sum_178' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_719 : Operation 4424 [1/2] (3.25ns)   --->   "%flat_array_load_179 = load float* %flat_array_addr_179, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4424 'load' 'flat_array_load_179' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_719 : Operation 4425 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_580 = load float* %fullyconnected_weigh_180, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4425 'load' 'fullyconnected_weigh_580' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_719 : Operation 4426 [2/2] (12.3ns)   --->   "%tmp_2_178 = fmul float %flat_array_load_179, %fullyconnected_weigh_580" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4426 'fmul' 'tmp_2_178' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 720 <SV = 719> <Delay = 12.3>
ST_720 : Operation 4427 [1/4] (10.5ns)   --->   "%sum_178 = fadd float %sum_177, %tmp_2_177" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4427 'fadd' 'sum_178' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_720 : Operation 4428 [1/2] (12.3ns)   --->   "%tmp_2_178 = fmul float %flat_array_load_179, %fullyconnected_weigh_580" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4428 'fmul' 'tmp_2_178' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 721 <SV = 720> <Delay = 10.5>
ST_721 : Operation 4429 [4/4] (10.5ns)   --->   "%sum_179 = fadd float %sum_178, %tmp_2_178" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4429 'fadd' 'sum_179' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 722 <SV = 721> <Delay = 10.5>
ST_722 : Operation 4430 [1/1] (1.81ns)   --->   "%add_ln15_174 = add i14 -7384, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4430 'add' 'add_ln15_174' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_722 : Operation 4431 [1/1] (0.00ns)   --->   "%zext_ln15_184 = zext i14 %add_ln15_174 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4431 'zext' 'zext_ln15_184' <Predicate = true> <Delay = 0.00>
ST_722 : Operation 4432 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_181 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_184" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4432 'getelementptr' 'fullyconnected_weigh_181' <Predicate = true> <Delay = 0.00>
ST_722 : Operation 4433 [3/4] (10.5ns)   --->   "%sum_179 = fadd float %sum_178, %tmp_2_178" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4433 'fadd' 'sum_179' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_722 : Operation 4434 [2/2] (3.25ns)   --->   "%flat_array_load_180 = load float* %flat_array_addr_180, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4434 'load' 'flat_array_load_180' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_722 : Operation 4435 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_581 = load float* %fullyconnected_weigh_181, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4435 'load' 'fullyconnected_weigh_581' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 723 <SV = 722> <Delay = 15.6>
ST_723 : Operation 4436 [2/4] (10.5ns)   --->   "%sum_179 = fadd float %sum_178, %tmp_2_178" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4436 'fadd' 'sum_179' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_723 : Operation 4437 [1/2] (3.25ns)   --->   "%flat_array_load_180 = load float* %flat_array_addr_180, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4437 'load' 'flat_array_load_180' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_723 : Operation 4438 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_581 = load float* %fullyconnected_weigh_181, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4438 'load' 'fullyconnected_weigh_581' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_723 : Operation 4439 [2/2] (12.3ns)   --->   "%tmp_2_179 = fmul float %flat_array_load_180, %fullyconnected_weigh_581" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4439 'fmul' 'tmp_2_179' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 724 <SV = 723> <Delay = 12.3>
ST_724 : Operation 4440 [1/4] (10.5ns)   --->   "%sum_179 = fadd float %sum_178, %tmp_2_178" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4440 'fadd' 'sum_179' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_724 : Operation 4441 [1/2] (12.3ns)   --->   "%tmp_2_179 = fmul float %flat_array_load_180, %fullyconnected_weigh_581" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4441 'fmul' 'tmp_2_179' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 725 <SV = 724> <Delay = 10.5>
ST_725 : Operation 4442 [4/4] (10.5ns)   --->   "%sum_180 = fadd float %sum_179, %tmp_2_179" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4442 'fadd' 'sum_180' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 726 <SV = 725> <Delay = 10.5>
ST_726 : Operation 4443 [1/1] (1.81ns)   --->   "%add_ln15_175 = add i14 -7334, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4443 'add' 'add_ln15_175' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_726 : Operation 4444 [1/1] (0.00ns)   --->   "%zext_ln15_185 = zext i14 %add_ln15_175 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4444 'zext' 'zext_ln15_185' <Predicate = true> <Delay = 0.00>
ST_726 : Operation 4445 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_182 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_185" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4445 'getelementptr' 'fullyconnected_weigh_182' <Predicate = true> <Delay = 0.00>
ST_726 : Operation 4446 [3/4] (10.5ns)   --->   "%sum_180 = fadd float %sum_179, %tmp_2_179" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4446 'fadd' 'sum_180' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_726 : Operation 4447 [2/2] (3.25ns)   --->   "%flat_array_load_181 = load float* %flat_array_addr_181, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4447 'load' 'flat_array_load_181' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_726 : Operation 4448 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_582 = load float* %fullyconnected_weigh_182, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4448 'load' 'fullyconnected_weigh_582' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 727 <SV = 726> <Delay = 15.6>
ST_727 : Operation 4449 [2/4] (10.5ns)   --->   "%sum_180 = fadd float %sum_179, %tmp_2_179" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4449 'fadd' 'sum_180' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_727 : Operation 4450 [1/2] (3.25ns)   --->   "%flat_array_load_181 = load float* %flat_array_addr_181, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4450 'load' 'flat_array_load_181' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_727 : Operation 4451 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_582 = load float* %fullyconnected_weigh_182, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4451 'load' 'fullyconnected_weigh_582' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_727 : Operation 4452 [2/2] (12.3ns)   --->   "%tmp_2_180 = fmul float %flat_array_load_181, %fullyconnected_weigh_582" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4452 'fmul' 'tmp_2_180' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 728 <SV = 727> <Delay = 12.3>
ST_728 : Operation 4453 [1/4] (10.5ns)   --->   "%sum_180 = fadd float %sum_179, %tmp_2_179" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4453 'fadd' 'sum_180' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_728 : Operation 4454 [1/2] (12.3ns)   --->   "%tmp_2_180 = fmul float %flat_array_load_181, %fullyconnected_weigh_582" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4454 'fmul' 'tmp_2_180' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 729 <SV = 728> <Delay = 10.5>
ST_729 : Operation 4455 [4/4] (10.5ns)   --->   "%sum_181 = fadd float %sum_180, %tmp_2_180" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4455 'fadd' 'sum_181' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 730 <SV = 729> <Delay = 10.5>
ST_730 : Operation 4456 [1/1] (1.81ns)   --->   "%add_ln15_176 = add i14 -7284, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4456 'add' 'add_ln15_176' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_730 : Operation 4457 [1/1] (0.00ns)   --->   "%zext_ln15_186 = zext i14 %add_ln15_176 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4457 'zext' 'zext_ln15_186' <Predicate = true> <Delay = 0.00>
ST_730 : Operation 4458 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_183 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_186" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4458 'getelementptr' 'fullyconnected_weigh_183' <Predicate = true> <Delay = 0.00>
ST_730 : Operation 4459 [3/4] (10.5ns)   --->   "%sum_181 = fadd float %sum_180, %tmp_2_180" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4459 'fadd' 'sum_181' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_730 : Operation 4460 [2/2] (3.25ns)   --->   "%flat_array_load_182 = load float* %flat_array_addr_182, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4460 'load' 'flat_array_load_182' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_730 : Operation 4461 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_583 = load float* %fullyconnected_weigh_183, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4461 'load' 'fullyconnected_weigh_583' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 731 <SV = 730> <Delay = 15.6>
ST_731 : Operation 4462 [2/4] (10.5ns)   --->   "%sum_181 = fadd float %sum_180, %tmp_2_180" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4462 'fadd' 'sum_181' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_731 : Operation 4463 [1/2] (3.25ns)   --->   "%flat_array_load_182 = load float* %flat_array_addr_182, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4463 'load' 'flat_array_load_182' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_731 : Operation 4464 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_583 = load float* %fullyconnected_weigh_183, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4464 'load' 'fullyconnected_weigh_583' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_731 : Operation 4465 [2/2] (12.3ns)   --->   "%tmp_2_181 = fmul float %flat_array_load_182, %fullyconnected_weigh_583" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4465 'fmul' 'tmp_2_181' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 732 <SV = 731> <Delay = 12.3>
ST_732 : Operation 4466 [1/4] (10.5ns)   --->   "%sum_181 = fadd float %sum_180, %tmp_2_180" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4466 'fadd' 'sum_181' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_732 : Operation 4467 [1/2] (12.3ns)   --->   "%tmp_2_181 = fmul float %flat_array_load_182, %fullyconnected_weigh_583" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4467 'fmul' 'tmp_2_181' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 733 <SV = 732> <Delay = 10.5>
ST_733 : Operation 4468 [4/4] (10.5ns)   --->   "%sum_182 = fadd float %sum_181, %tmp_2_181" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4468 'fadd' 'sum_182' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 734 <SV = 733> <Delay = 10.5>
ST_734 : Operation 4469 [1/1] (1.81ns)   --->   "%add_ln15_177 = add i14 -7234, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4469 'add' 'add_ln15_177' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_734 : Operation 4470 [1/1] (0.00ns)   --->   "%zext_ln15_187 = zext i14 %add_ln15_177 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4470 'zext' 'zext_ln15_187' <Predicate = true> <Delay = 0.00>
ST_734 : Operation 4471 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_184 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_187" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4471 'getelementptr' 'fullyconnected_weigh_184' <Predicate = true> <Delay = 0.00>
ST_734 : Operation 4472 [3/4] (10.5ns)   --->   "%sum_182 = fadd float %sum_181, %tmp_2_181" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4472 'fadd' 'sum_182' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_734 : Operation 4473 [2/2] (3.25ns)   --->   "%flat_array_load_183 = load float* %flat_array_addr_183, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4473 'load' 'flat_array_load_183' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_734 : Operation 4474 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_584 = load float* %fullyconnected_weigh_184, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4474 'load' 'fullyconnected_weigh_584' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 735 <SV = 734> <Delay = 15.6>
ST_735 : Operation 4475 [2/4] (10.5ns)   --->   "%sum_182 = fadd float %sum_181, %tmp_2_181" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4475 'fadd' 'sum_182' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_735 : Operation 4476 [1/2] (3.25ns)   --->   "%flat_array_load_183 = load float* %flat_array_addr_183, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4476 'load' 'flat_array_load_183' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_735 : Operation 4477 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_584 = load float* %fullyconnected_weigh_184, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4477 'load' 'fullyconnected_weigh_584' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_735 : Operation 4478 [2/2] (12.3ns)   --->   "%tmp_2_182 = fmul float %flat_array_load_183, %fullyconnected_weigh_584" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4478 'fmul' 'tmp_2_182' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 736 <SV = 735> <Delay = 12.3>
ST_736 : Operation 4479 [1/4] (10.5ns)   --->   "%sum_182 = fadd float %sum_181, %tmp_2_181" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4479 'fadd' 'sum_182' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_736 : Operation 4480 [1/2] (12.3ns)   --->   "%tmp_2_182 = fmul float %flat_array_load_183, %fullyconnected_weigh_584" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4480 'fmul' 'tmp_2_182' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 737 <SV = 736> <Delay = 10.5>
ST_737 : Operation 4481 [4/4] (10.5ns)   --->   "%sum_183 = fadd float %sum_182, %tmp_2_182" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4481 'fadd' 'sum_183' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 738 <SV = 737> <Delay = 10.5>
ST_738 : Operation 4482 [1/1] (1.81ns)   --->   "%add_ln15_178 = add i14 -7184, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4482 'add' 'add_ln15_178' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_738 : Operation 4483 [1/1] (0.00ns)   --->   "%zext_ln15_188 = zext i14 %add_ln15_178 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4483 'zext' 'zext_ln15_188' <Predicate = true> <Delay = 0.00>
ST_738 : Operation 4484 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_185 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_188" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4484 'getelementptr' 'fullyconnected_weigh_185' <Predicate = true> <Delay = 0.00>
ST_738 : Operation 4485 [3/4] (10.5ns)   --->   "%sum_183 = fadd float %sum_182, %tmp_2_182" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4485 'fadd' 'sum_183' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_738 : Operation 4486 [2/2] (3.25ns)   --->   "%flat_array_load_184 = load float* %flat_array_addr_184, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4486 'load' 'flat_array_load_184' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_738 : Operation 4487 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_585 = load float* %fullyconnected_weigh_185, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4487 'load' 'fullyconnected_weigh_585' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 739 <SV = 738> <Delay = 15.6>
ST_739 : Operation 4488 [2/4] (10.5ns)   --->   "%sum_183 = fadd float %sum_182, %tmp_2_182" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4488 'fadd' 'sum_183' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_739 : Operation 4489 [1/2] (3.25ns)   --->   "%flat_array_load_184 = load float* %flat_array_addr_184, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4489 'load' 'flat_array_load_184' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_739 : Operation 4490 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_585 = load float* %fullyconnected_weigh_185, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4490 'load' 'fullyconnected_weigh_585' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_739 : Operation 4491 [2/2] (12.3ns)   --->   "%tmp_2_183 = fmul float %flat_array_load_184, %fullyconnected_weigh_585" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4491 'fmul' 'tmp_2_183' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 740 <SV = 739> <Delay = 12.3>
ST_740 : Operation 4492 [1/4] (10.5ns)   --->   "%sum_183 = fadd float %sum_182, %tmp_2_182" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4492 'fadd' 'sum_183' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_740 : Operation 4493 [1/2] (12.3ns)   --->   "%tmp_2_183 = fmul float %flat_array_load_184, %fullyconnected_weigh_585" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4493 'fmul' 'tmp_2_183' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 741 <SV = 740> <Delay = 10.5>
ST_741 : Operation 4494 [4/4] (10.5ns)   --->   "%sum_184 = fadd float %sum_183, %tmp_2_183" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4494 'fadd' 'sum_184' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 742 <SV = 741> <Delay = 10.5>
ST_742 : Operation 4495 [1/1] (1.81ns)   --->   "%add_ln15_179 = add i14 -7134, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4495 'add' 'add_ln15_179' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 4496 [1/1] (0.00ns)   --->   "%zext_ln15_189 = zext i14 %add_ln15_179 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4496 'zext' 'zext_ln15_189' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 4497 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_186 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_189" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4497 'getelementptr' 'fullyconnected_weigh_186' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 4498 [3/4] (10.5ns)   --->   "%sum_184 = fadd float %sum_183, %tmp_2_183" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4498 'fadd' 'sum_184' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 4499 [2/2] (3.25ns)   --->   "%flat_array_load_185 = load float* %flat_array_addr_185, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4499 'load' 'flat_array_load_185' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_742 : Operation 4500 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_586 = load float* %fullyconnected_weigh_186, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4500 'load' 'fullyconnected_weigh_586' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 743 <SV = 742> <Delay = 15.6>
ST_743 : Operation 4501 [2/4] (10.5ns)   --->   "%sum_184 = fadd float %sum_183, %tmp_2_183" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4501 'fadd' 'sum_184' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 4502 [1/2] (3.25ns)   --->   "%flat_array_load_185 = load float* %flat_array_addr_185, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4502 'load' 'flat_array_load_185' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_743 : Operation 4503 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_586 = load float* %fullyconnected_weigh_186, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4503 'load' 'fullyconnected_weigh_586' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_743 : Operation 4504 [2/2] (12.3ns)   --->   "%tmp_2_184 = fmul float %flat_array_load_185, %fullyconnected_weigh_586" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4504 'fmul' 'tmp_2_184' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 744 <SV = 743> <Delay = 12.3>
ST_744 : Operation 4505 [1/4] (10.5ns)   --->   "%sum_184 = fadd float %sum_183, %tmp_2_183" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4505 'fadd' 'sum_184' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 4506 [1/2] (12.3ns)   --->   "%tmp_2_184 = fmul float %flat_array_load_185, %fullyconnected_weigh_586" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4506 'fmul' 'tmp_2_184' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 745 <SV = 744> <Delay = 10.5>
ST_745 : Operation 4507 [4/4] (10.5ns)   --->   "%sum_185 = fadd float %sum_184, %tmp_2_184" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4507 'fadd' 'sum_185' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 746 <SV = 745> <Delay = 10.5>
ST_746 : Operation 4508 [1/1] (1.81ns)   --->   "%add_ln15_180 = add i14 -7084, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4508 'add' 'add_ln15_180' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 4509 [1/1] (0.00ns)   --->   "%zext_ln15_190 = zext i14 %add_ln15_180 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4509 'zext' 'zext_ln15_190' <Predicate = true> <Delay = 0.00>
ST_746 : Operation 4510 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_187 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_190" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4510 'getelementptr' 'fullyconnected_weigh_187' <Predicate = true> <Delay = 0.00>
ST_746 : Operation 4511 [3/4] (10.5ns)   --->   "%sum_185 = fadd float %sum_184, %tmp_2_184" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4511 'fadd' 'sum_185' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 4512 [2/2] (3.25ns)   --->   "%flat_array_load_186 = load float* %flat_array_addr_186, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4512 'load' 'flat_array_load_186' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_746 : Operation 4513 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_587 = load float* %fullyconnected_weigh_187, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4513 'load' 'fullyconnected_weigh_587' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 747 <SV = 746> <Delay = 15.6>
ST_747 : Operation 4514 [2/4] (10.5ns)   --->   "%sum_185 = fadd float %sum_184, %tmp_2_184" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4514 'fadd' 'sum_185' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 4515 [1/2] (3.25ns)   --->   "%flat_array_load_186 = load float* %flat_array_addr_186, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4515 'load' 'flat_array_load_186' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_747 : Operation 4516 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_587 = load float* %fullyconnected_weigh_187, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4516 'load' 'fullyconnected_weigh_587' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_747 : Operation 4517 [2/2] (12.3ns)   --->   "%tmp_2_185 = fmul float %flat_array_load_186, %fullyconnected_weigh_587" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4517 'fmul' 'tmp_2_185' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 748 <SV = 747> <Delay = 12.3>
ST_748 : Operation 4518 [1/4] (10.5ns)   --->   "%sum_185 = fadd float %sum_184, %tmp_2_184" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4518 'fadd' 'sum_185' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_748 : Operation 4519 [1/2] (12.3ns)   --->   "%tmp_2_185 = fmul float %flat_array_load_186, %fullyconnected_weigh_587" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4519 'fmul' 'tmp_2_185' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 749 <SV = 748> <Delay = 10.5>
ST_749 : Operation 4520 [4/4] (10.5ns)   --->   "%sum_186 = fadd float %sum_185, %tmp_2_185" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4520 'fadd' 'sum_186' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 750 <SV = 749> <Delay = 10.5>
ST_750 : Operation 4521 [1/1] (1.81ns)   --->   "%add_ln15_181 = add i14 -7034, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4521 'add' 'add_ln15_181' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4522 [1/1] (0.00ns)   --->   "%zext_ln15_191 = zext i14 %add_ln15_181 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4522 'zext' 'zext_ln15_191' <Predicate = true> <Delay = 0.00>
ST_750 : Operation 4523 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_188 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_191" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4523 'getelementptr' 'fullyconnected_weigh_188' <Predicate = true> <Delay = 0.00>
ST_750 : Operation 4524 [3/4] (10.5ns)   --->   "%sum_186 = fadd float %sum_185, %tmp_2_185" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4524 'fadd' 'sum_186' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 4525 [2/2] (3.25ns)   --->   "%flat_array_load_187 = load float* %flat_array_addr_187, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4525 'load' 'flat_array_load_187' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_750 : Operation 4526 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_588 = load float* %fullyconnected_weigh_188, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4526 'load' 'fullyconnected_weigh_588' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 751 <SV = 750> <Delay = 15.6>
ST_751 : Operation 4527 [2/4] (10.5ns)   --->   "%sum_186 = fadd float %sum_185, %tmp_2_185" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4527 'fadd' 'sum_186' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_751 : Operation 4528 [1/2] (3.25ns)   --->   "%flat_array_load_187 = load float* %flat_array_addr_187, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4528 'load' 'flat_array_load_187' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_751 : Operation 4529 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_588 = load float* %fullyconnected_weigh_188, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4529 'load' 'fullyconnected_weigh_588' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_751 : Operation 4530 [2/2] (12.3ns)   --->   "%tmp_2_186 = fmul float %flat_array_load_187, %fullyconnected_weigh_588" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4530 'fmul' 'tmp_2_186' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 752 <SV = 751> <Delay = 12.3>
ST_752 : Operation 4531 [1/4] (10.5ns)   --->   "%sum_186 = fadd float %sum_185, %tmp_2_185" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4531 'fadd' 'sum_186' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_752 : Operation 4532 [1/2] (12.3ns)   --->   "%tmp_2_186 = fmul float %flat_array_load_187, %fullyconnected_weigh_588" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4532 'fmul' 'tmp_2_186' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 753 <SV = 752> <Delay = 10.5>
ST_753 : Operation 4533 [4/4] (10.5ns)   --->   "%sum_187 = fadd float %sum_186, %tmp_2_186" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4533 'fadd' 'sum_187' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 754 <SV = 753> <Delay = 10.5>
ST_754 : Operation 4534 [1/1] (1.81ns)   --->   "%add_ln15_182 = add i14 -6984, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4534 'add' 'add_ln15_182' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4535 [1/1] (0.00ns)   --->   "%zext_ln15_192 = zext i14 %add_ln15_182 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4535 'zext' 'zext_ln15_192' <Predicate = true> <Delay = 0.00>
ST_754 : Operation 4536 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_189 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_192" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4536 'getelementptr' 'fullyconnected_weigh_189' <Predicate = true> <Delay = 0.00>
ST_754 : Operation 4537 [3/4] (10.5ns)   --->   "%sum_187 = fadd float %sum_186, %tmp_2_186" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4537 'fadd' 'sum_187' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 4538 [2/2] (3.25ns)   --->   "%flat_array_load_188 = load float* %flat_array_addr_188, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4538 'load' 'flat_array_load_188' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_754 : Operation 4539 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_589 = load float* %fullyconnected_weigh_189, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4539 'load' 'fullyconnected_weigh_589' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 755 <SV = 754> <Delay = 15.6>
ST_755 : Operation 4540 [2/4] (10.5ns)   --->   "%sum_187 = fadd float %sum_186, %tmp_2_186" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4540 'fadd' 'sum_187' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_755 : Operation 4541 [1/2] (3.25ns)   --->   "%flat_array_load_188 = load float* %flat_array_addr_188, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4541 'load' 'flat_array_load_188' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_755 : Operation 4542 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_589 = load float* %fullyconnected_weigh_189, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4542 'load' 'fullyconnected_weigh_589' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_755 : Operation 4543 [2/2] (12.3ns)   --->   "%tmp_2_187 = fmul float %flat_array_load_188, %fullyconnected_weigh_589" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4543 'fmul' 'tmp_2_187' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 756 <SV = 755> <Delay = 12.3>
ST_756 : Operation 4544 [1/4] (10.5ns)   --->   "%sum_187 = fadd float %sum_186, %tmp_2_186" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4544 'fadd' 'sum_187' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_756 : Operation 4545 [1/2] (12.3ns)   --->   "%tmp_2_187 = fmul float %flat_array_load_188, %fullyconnected_weigh_589" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4545 'fmul' 'tmp_2_187' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 757 <SV = 756> <Delay = 10.5>
ST_757 : Operation 4546 [4/4] (10.5ns)   --->   "%sum_188 = fadd float %sum_187, %tmp_2_187" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4546 'fadd' 'sum_188' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 758 <SV = 757> <Delay = 10.5>
ST_758 : Operation 4547 [1/1] (1.81ns)   --->   "%add_ln15_183 = add i14 -6934, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4547 'add' 'add_ln15_183' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4548 [1/1] (0.00ns)   --->   "%zext_ln15_193 = zext i14 %add_ln15_183 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4548 'zext' 'zext_ln15_193' <Predicate = true> <Delay = 0.00>
ST_758 : Operation 4549 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_190 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_193" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4549 'getelementptr' 'fullyconnected_weigh_190' <Predicate = true> <Delay = 0.00>
ST_758 : Operation 4550 [3/4] (10.5ns)   --->   "%sum_188 = fadd float %sum_187, %tmp_2_187" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4550 'fadd' 'sum_188' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 4551 [2/2] (3.25ns)   --->   "%flat_array_load_189 = load float* %flat_array_addr_189, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4551 'load' 'flat_array_load_189' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_758 : Operation 4552 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_590 = load float* %fullyconnected_weigh_190, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4552 'load' 'fullyconnected_weigh_590' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 759 <SV = 758> <Delay = 15.6>
ST_759 : Operation 4553 [2/4] (10.5ns)   --->   "%sum_188 = fadd float %sum_187, %tmp_2_187" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4553 'fadd' 'sum_188' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_759 : Operation 4554 [1/2] (3.25ns)   --->   "%flat_array_load_189 = load float* %flat_array_addr_189, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4554 'load' 'flat_array_load_189' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_759 : Operation 4555 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_590 = load float* %fullyconnected_weigh_190, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4555 'load' 'fullyconnected_weigh_590' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_759 : Operation 4556 [2/2] (12.3ns)   --->   "%tmp_2_188 = fmul float %flat_array_load_189, %fullyconnected_weigh_590" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4556 'fmul' 'tmp_2_188' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 760 <SV = 759> <Delay = 12.3>
ST_760 : Operation 4557 [1/4] (10.5ns)   --->   "%sum_188 = fadd float %sum_187, %tmp_2_187" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4557 'fadd' 'sum_188' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_760 : Operation 4558 [1/2] (12.3ns)   --->   "%tmp_2_188 = fmul float %flat_array_load_189, %fullyconnected_weigh_590" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4558 'fmul' 'tmp_2_188' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 761 <SV = 760> <Delay = 10.5>
ST_761 : Operation 4559 [4/4] (10.5ns)   --->   "%sum_189 = fadd float %sum_188, %tmp_2_188" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4559 'fadd' 'sum_189' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 762 <SV = 761> <Delay = 10.5>
ST_762 : Operation 4560 [1/1] (1.81ns)   --->   "%add_ln15_184 = add i14 -6884, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4560 'add' 'add_ln15_184' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4561 [1/1] (0.00ns)   --->   "%zext_ln15_194 = zext i14 %add_ln15_184 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4561 'zext' 'zext_ln15_194' <Predicate = true> <Delay = 0.00>
ST_762 : Operation 4562 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_191 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_194" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4562 'getelementptr' 'fullyconnected_weigh_191' <Predicate = true> <Delay = 0.00>
ST_762 : Operation 4563 [3/4] (10.5ns)   --->   "%sum_189 = fadd float %sum_188, %tmp_2_188" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4563 'fadd' 'sum_189' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 4564 [2/2] (3.25ns)   --->   "%flat_array_load_190 = load float* %flat_array_addr_190, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4564 'load' 'flat_array_load_190' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_762 : Operation 4565 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_591 = load float* %fullyconnected_weigh_191, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4565 'load' 'fullyconnected_weigh_591' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 763 <SV = 762> <Delay = 15.6>
ST_763 : Operation 4566 [2/4] (10.5ns)   --->   "%sum_189 = fadd float %sum_188, %tmp_2_188" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4566 'fadd' 'sum_189' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_763 : Operation 4567 [1/2] (3.25ns)   --->   "%flat_array_load_190 = load float* %flat_array_addr_190, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4567 'load' 'flat_array_load_190' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_763 : Operation 4568 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_591 = load float* %fullyconnected_weigh_191, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4568 'load' 'fullyconnected_weigh_591' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_763 : Operation 4569 [2/2] (12.3ns)   --->   "%tmp_2_189 = fmul float %flat_array_load_190, %fullyconnected_weigh_591" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4569 'fmul' 'tmp_2_189' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 764 <SV = 763> <Delay = 12.3>
ST_764 : Operation 4570 [1/4] (10.5ns)   --->   "%sum_189 = fadd float %sum_188, %tmp_2_188" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4570 'fadd' 'sum_189' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_764 : Operation 4571 [1/2] (12.3ns)   --->   "%tmp_2_189 = fmul float %flat_array_load_190, %fullyconnected_weigh_591" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4571 'fmul' 'tmp_2_189' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 765 <SV = 764> <Delay = 10.5>
ST_765 : Operation 4572 [4/4] (10.5ns)   --->   "%sum_190 = fadd float %sum_189, %tmp_2_189" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4572 'fadd' 'sum_190' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 766 <SV = 765> <Delay = 10.5>
ST_766 : Operation 4573 [1/1] (1.81ns)   --->   "%add_ln15_185 = add i14 -6834, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4573 'add' 'add_ln15_185' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 4574 [1/1] (0.00ns)   --->   "%zext_ln15_195 = zext i14 %add_ln15_185 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4574 'zext' 'zext_ln15_195' <Predicate = true> <Delay = 0.00>
ST_766 : Operation 4575 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_192 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_195" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4575 'getelementptr' 'fullyconnected_weigh_192' <Predicate = true> <Delay = 0.00>
ST_766 : Operation 4576 [3/4] (10.5ns)   --->   "%sum_190 = fadd float %sum_189, %tmp_2_189" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4576 'fadd' 'sum_190' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 4577 [2/2] (3.25ns)   --->   "%flat_array_load_191 = load float* %flat_array_addr_191, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4577 'load' 'flat_array_load_191' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_766 : Operation 4578 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_592 = load float* %fullyconnected_weigh_192, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4578 'load' 'fullyconnected_weigh_592' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 767 <SV = 766> <Delay = 15.6>
ST_767 : Operation 4579 [2/4] (10.5ns)   --->   "%sum_190 = fadd float %sum_189, %tmp_2_189" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4579 'fadd' 'sum_190' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_767 : Operation 4580 [1/2] (3.25ns)   --->   "%flat_array_load_191 = load float* %flat_array_addr_191, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4580 'load' 'flat_array_load_191' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_767 : Operation 4581 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_592 = load float* %fullyconnected_weigh_192, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4581 'load' 'fullyconnected_weigh_592' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_767 : Operation 4582 [2/2] (12.3ns)   --->   "%tmp_2_190 = fmul float %flat_array_load_191, %fullyconnected_weigh_592" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4582 'fmul' 'tmp_2_190' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 768 <SV = 767> <Delay = 12.3>
ST_768 : Operation 4583 [1/4] (10.5ns)   --->   "%sum_190 = fadd float %sum_189, %tmp_2_189" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4583 'fadd' 'sum_190' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_768 : Operation 4584 [1/2] (12.3ns)   --->   "%tmp_2_190 = fmul float %flat_array_load_191, %fullyconnected_weigh_592" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4584 'fmul' 'tmp_2_190' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 769 <SV = 768> <Delay = 10.5>
ST_769 : Operation 4585 [4/4] (10.5ns)   --->   "%sum_191 = fadd float %sum_190, %tmp_2_190" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4585 'fadd' 'sum_191' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 770 <SV = 769> <Delay = 10.5>
ST_770 : Operation 4586 [1/1] (0.00ns)   --->   "%tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 150, i6 %i_0)" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4586 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_770 : Operation 4587 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_193 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %tmp_9" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4587 'getelementptr' 'fullyconnected_weigh_193' <Predicate = true> <Delay = 0.00>
ST_770 : Operation 4588 [3/4] (10.5ns)   --->   "%sum_191 = fadd float %sum_190, %tmp_2_190" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4588 'fadd' 'sum_191' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 4589 [2/2] (3.25ns)   --->   "%flat_array_load_192 = load float* %flat_array_addr_192, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4589 'load' 'flat_array_load_192' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_770 : Operation 4590 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_593 = load float* %fullyconnected_weigh_193, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4590 'load' 'fullyconnected_weigh_593' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 771 <SV = 770> <Delay = 15.6>
ST_771 : Operation 4591 [2/4] (10.5ns)   --->   "%sum_191 = fadd float %sum_190, %tmp_2_190" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4591 'fadd' 'sum_191' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_771 : Operation 4592 [1/2] (3.25ns)   --->   "%flat_array_load_192 = load float* %flat_array_addr_192, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4592 'load' 'flat_array_load_192' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_771 : Operation 4593 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_593 = load float* %fullyconnected_weigh_193, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4593 'load' 'fullyconnected_weigh_593' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_771 : Operation 4594 [2/2] (12.3ns)   --->   "%tmp_2_191 = fmul float %flat_array_load_192, %fullyconnected_weigh_593" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4594 'fmul' 'tmp_2_191' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 772 <SV = 771> <Delay = 12.3>
ST_772 : Operation 4595 [1/4] (10.5ns)   --->   "%sum_191 = fadd float %sum_190, %tmp_2_190" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4595 'fadd' 'sum_191' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_772 : Operation 4596 [1/2] (12.3ns)   --->   "%tmp_2_191 = fmul float %flat_array_load_192, %fullyconnected_weigh_593" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4596 'fmul' 'tmp_2_191' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 773 <SV = 772> <Delay = 10.5>
ST_773 : Operation 4597 [4/4] (10.5ns)   --->   "%sum_192 = fadd float %sum_191, %tmp_2_191" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4597 'fadd' 'sum_192' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 774 <SV = 773> <Delay = 10.5>
ST_774 : Operation 4598 [1/1] (1.81ns)   --->   "%add_ln15_186 = add i14 -6734, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4598 'add' 'add_ln15_186' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 4599 [1/1] (0.00ns)   --->   "%zext_ln15_196 = zext i14 %add_ln15_186 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4599 'zext' 'zext_ln15_196' <Predicate = true> <Delay = 0.00>
ST_774 : Operation 4600 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_194 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_196" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4600 'getelementptr' 'fullyconnected_weigh_194' <Predicate = true> <Delay = 0.00>
ST_774 : Operation 4601 [3/4] (10.5ns)   --->   "%sum_192 = fadd float %sum_191, %tmp_2_191" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4601 'fadd' 'sum_192' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 4602 [2/2] (3.25ns)   --->   "%flat_array_load_193 = load float* %flat_array_addr_193, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4602 'load' 'flat_array_load_193' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_774 : Operation 4603 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_594 = load float* %fullyconnected_weigh_194, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4603 'load' 'fullyconnected_weigh_594' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 775 <SV = 774> <Delay = 15.6>
ST_775 : Operation 4604 [2/4] (10.5ns)   --->   "%sum_192 = fadd float %sum_191, %tmp_2_191" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4604 'fadd' 'sum_192' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_775 : Operation 4605 [1/2] (3.25ns)   --->   "%flat_array_load_193 = load float* %flat_array_addr_193, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4605 'load' 'flat_array_load_193' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_775 : Operation 4606 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_594 = load float* %fullyconnected_weigh_194, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4606 'load' 'fullyconnected_weigh_594' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_775 : Operation 4607 [2/2] (12.3ns)   --->   "%tmp_2_192 = fmul float %flat_array_load_193, %fullyconnected_weigh_594" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4607 'fmul' 'tmp_2_192' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 776 <SV = 775> <Delay = 12.3>
ST_776 : Operation 4608 [1/4] (10.5ns)   --->   "%sum_192 = fadd float %sum_191, %tmp_2_191" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4608 'fadd' 'sum_192' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_776 : Operation 4609 [1/2] (12.3ns)   --->   "%tmp_2_192 = fmul float %flat_array_load_193, %fullyconnected_weigh_594" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4609 'fmul' 'tmp_2_192' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 777 <SV = 776> <Delay = 10.5>
ST_777 : Operation 4610 [4/4] (10.5ns)   --->   "%sum_193 = fadd float %sum_192, %tmp_2_192" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4610 'fadd' 'sum_193' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 778 <SV = 777> <Delay = 10.5>
ST_778 : Operation 4611 [1/1] (1.81ns)   --->   "%add_ln15_187 = add i14 -6684, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4611 'add' 'add_ln15_187' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 4612 [1/1] (0.00ns)   --->   "%zext_ln15_197 = zext i14 %add_ln15_187 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4612 'zext' 'zext_ln15_197' <Predicate = true> <Delay = 0.00>
ST_778 : Operation 4613 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_195 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_197" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4613 'getelementptr' 'fullyconnected_weigh_195' <Predicate = true> <Delay = 0.00>
ST_778 : Operation 4614 [3/4] (10.5ns)   --->   "%sum_193 = fadd float %sum_192, %tmp_2_192" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4614 'fadd' 'sum_193' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_778 : Operation 4615 [2/2] (3.25ns)   --->   "%flat_array_load_194 = load float* %flat_array_addr_194, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4615 'load' 'flat_array_load_194' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_778 : Operation 4616 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_595 = load float* %fullyconnected_weigh_195, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4616 'load' 'fullyconnected_weigh_595' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 779 <SV = 778> <Delay = 15.6>
ST_779 : Operation 4617 [2/4] (10.5ns)   --->   "%sum_193 = fadd float %sum_192, %tmp_2_192" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4617 'fadd' 'sum_193' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_779 : Operation 4618 [1/2] (3.25ns)   --->   "%flat_array_load_194 = load float* %flat_array_addr_194, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4618 'load' 'flat_array_load_194' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_779 : Operation 4619 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_595 = load float* %fullyconnected_weigh_195, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4619 'load' 'fullyconnected_weigh_595' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_779 : Operation 4620 [2/2] (12.3ns)   --->   "%tmp_2_193 = fmul float %flat_array_load_194, %fullyconnected_weigh_595" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4620 'fmul' 'tmp_2_193' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 780 <SV = 779> <Delay = 12.3>
ST_780 : Operation 4621 [1/4] (10.5ns)   --->   "%sum_193 = fadd float %sum_192, %tmp_2_192" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4621 'fadd' 'sum_193' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_780 : Operation 4622 [1/2] (12.3ns)   --->   "%tmp_2_193 = fmul float %flat_array_load_194, %fullyconnected_weigh_595" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4622 'fmul' 'tmp_2_193' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 781 <SV = 780> <Delay = 10.5>
ST_781 : Operation 4623 [4/4] (10.5ns)   --->   "%sum_194 = fadd float %sum_193, %tmp_2_193" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4623 'fadd' 'sum_194' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 782 <SV = 781> <Delay = 10.5>
ST_782 : Operation 4624 [1/1] (1.81ns)   --->   "%add_ln15_188 = add i14 -6634, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4624 'add' 'add_ln15_188' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 4625 [1/1] (0.00ns)   --->   "%zext_ln15_198 = zext i14 %add_ln15_188 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4625 'zext' 'zext_ln15_198' <Predicate = true> <Delay = 0.00>
ST_782 : Operation 4626 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_196 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_198" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4626 'getelementptr' 'fullyconnected_weigh_196' <Predicate = true> <Delay = 0.00>
ST_782 : Operation 4627 [3/4] (10.5ns)   --->   "%sum_194 = fadd float %sum_193, %tmp_2_193" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4627 'fadd' 'sum_194' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_782 : Operation 4628 [2/2] (3.25ns)   --->   "%flat_array_load_195 = load float* %flat_array_addr_195, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4628 'load' 'flat_array_load_195' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_782 : Operation 4629 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_596 = load float* %fullyconnected_weigh_196, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4629 'load' 'fullyconnected_weigh_596' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 783 <SV = 782> <Delay = 15.6>
ST_783 : Operation 4630 [2/4] (10.5ns)   --->   "%sum_194 = fadd float %sum_193, %tmp_2_193" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4630 'fadd' 'sum_194' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_783 : Operation 4631 [1/2] (3.25ns)   --->   "%flat_array_load_195 = load float* %flat_array_addr_195, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4631 'load' 'flat_array_load_195' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_783 : Operation 4632 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_596 = load float* %fullyconnected_weigh_196, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4632 'load' 'fullyconnected_weigh_596' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_783 : Operation 4633 [2/2] (12.3ns)   --->   "%tmp_2_194 = fmul float %flat_array_load_195, %fullyconnected_weigh_596" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4633 'fmul' 'tmp_2_194' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 784 <SV = 783> <Delay = 12.3>
ST_784 : Operation 4634 [1/4] (10.5ns)   --->   "%sum_194 = fadd float %sum_193, %tmp_2_193" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4634 'fadd' 'sum_194' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 4635 [1/2] (12.3ns)   --->   "%tmp_2_194 = fmul float %flat_array_load_195, %fullyconnected_weigh_596" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4635 'fmul' 'tmp_2_194' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 785 <SV = 784> <Delay = 10.5>
ST_785 : Operation 4636 [4/4] (10.5ns)   --->   "%sum_195 = fadd float %sum_194, %tmp_2_194" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4636 'fadd' 'sum_195' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 786 <SV = 785> <Delay = 10.5>
ST_786 : Operation 4637 [1/1] (1.81ns)   --->   "%add_ln15_189 = add i14 -6584, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4637 'add' 'add_ln15_189' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 4638 [1/1] (0.00ns)   --->   "%zext_ln15_199 = zext i14 %add_ln15_189 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4638 'zext' 'zext_ln15_199' <Predicate = true> <Delay = 0.00>
ST_786 : Operation 4639 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_197 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_199" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4639 'getelementptr' 'fullyconnected_weigh_197' <Predicate = true> <Delay = 0.00>
ST_786 : Operation 4640 [3/4] (10.5ns)   --->   "%sum_195 = fadd float %sum_194, %tmp_2_194" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4640 'fadd' 'sum_195' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_786 : Operation 4641 [2/2] (3.25ns)   --->   "%flat_array_load_196 = load float* %flat_array_addr_196, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4641 'load' 'flat_array_load_196' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_786 : Operation 4642 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_597 = load float* %fullyconnected_weigh_197, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4642 'load' 'fullyconnected_weigh_597' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 787 <SV = 786> <Delay = 15.6>
ST_787 : Operation 4643 [2/4] (10.5ns)   --->   "%sum_195 = fadd float %sum_194, %tmp_2_194" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4643 'fadd' 'sum_195' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 4644 [1/2] (3.25ns)   --->   "%flat_array_load_196 = load float* %flat_array_addr_196, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4644 'load' 'flat_array_load_196' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_787 : Operation 4645 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_597 = load float* %fullyconnected_weigh_197, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4645 'load' 'fullyconnected_weigh_597' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_787 : Operation 4646 [2/2] (12.3ns)   --->   "%tmp_2_195 = fmul float %flat_array_load_196, %fullyconnected_weigh_597" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4646 'fmul' 'tmp_2_195' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 788 <SV = 787> <Delay = 12.3>
ST_788 : Operation 4647 [1/4] (10.5ns)   --->   "%sum_195 = fadd float %sum_194, %tmp_2_194" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4647 'fadd' 'sum_195' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 4648 [1/2] (12.3ns)   --->   "%tmp_2_195 = fmul float %flat_array_load_196, %fullyconnected_weigh_597" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4648 'fmul' 'tmp_2_195' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 789 <SV = 788> <Delay = 10.5>
ST_789 : Operation 4649 [4/4] (10.5ns)   --->   "%sum_196 = fadd float %sum_195, %tmp_2_195" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4649 'fadd' 'sum_196' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 790 <SV = 789> <Delay = 10.5>
ST_790 : Operation 4650 [1/1] (1.81ns)   --->   "%add_ln15_190 = add i14 -6534, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4650 'add' 'add_ln15_190' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 4651 [1/1] (0.00ns)   --->   "%zext_ln15_200 = zext i14 %add_ln15_190 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4651 'zext' 'zext_ln15_200' <Predicate = true> <Delay = 0.00>
ST_790 : Operation 4652 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_198 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_200" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4652 'getelementptr' 'fullyconnected_weigh_198' <Predicate = true> <Delay = 0.00>
ST_790 : Operation 4653 [3/4] (10.5ns)   --->   "%sum_196 = fadd float %sum_195, %tmp_2_195" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4653 'fadd' 'sum_196' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_790 : Operation 4654 [2/2] (3.25ns)   --->   "%flat_array_load_197 = load float* %flat_array_addr_197, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4654 'load' 'flat_array_load_197' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_790 : Operation 4655 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_598 = load float* %fullyconnected_weigh_198, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4655 'load' 'fullyconnected_weigh_598' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 791 <SV = 790> <Delay = 15.6>
ST_791 : Operation 4656 [2/4] (10.5ns)   --->   "%sum_196 = fadd float %sum_195, %tmp_2_195" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4656 'fadd' 'sum_196' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_791 : Operation 4657 [1/2] (3.25ns)   --->   "%flat_array_load_197 = load float* %flat_array_addr_197, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4657 'load' 'flat_array_load_197' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_791 : Operation 4658 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_598 = load float* %fullyconnected_weigh_198, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4658 'load' 'fullyconnected_weigh_598' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_791 : Operation 4659 [2/2] (12.3ns)   --->   "%tmp_2_196 = fmul float %flat_array_load_197, %fullyconnected_weigh_598" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4659 'fmul' 'tmp_2_196' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 792 <SV = 791> <Delay = 12.3>
ST_792 : Operation 4660 [1/4] (10.5ns)   --->   "%sum_196 = fadd float %sum_195, %tmp_2_195" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4660 'fadd' 'sum_196' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_792 : Operation 4661 [1/2] (12.3ns)   --->   "%tmp_2_196 = fmul float %flat_array_load_197, %fullyconnected_weigh_598" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4661 'fmul' 'tmp_2_196' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 793 <SV = 792> <Delay = 10.5>
ST_793 : Operation 4662 [4/4] (10.5ns)   --->   "%sum_197 = fadd float %sum_196, %tmp_2_196" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4662 'fadd' 'sum_197' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 794 <SV = 793> <Delay = 10.5>
ST_794 : Operation 4663 [1/1] (1.81ns)   --->   "%add_ln15_191 = add i14 -6484, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4663 'add' 'add_ln15_191' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 4664 [1/1] (0.00ns)   --->   "%zext_ln15_201 = zext i14 %add_ln15_191 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4664 'zext' 'zext_ln15_201' <Predicate = true> <Delay = 0.00>
ST_794 : Operation 4665 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_199 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_201" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4665 'getelementptr' 'fullyconnected_weigh_199' <Predicate = true> <Delay = 0.00>
ST_794 : Operation 4666 [3/4] (10.5ns)   --->   "%sum_197 = fadd float %sum_196, %tmp_2_196" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4666 'fadd' 'sum_197' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_794 : Operation 4667 [2/2] (3.25ns)   --->   "%flat_array_load_198 = load float* %flat_array_addr_198, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4667 'load' 'flat_array_load_198' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_794 : Operation 4668 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_599 = load float* %fullyconnected_weigh_199, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4668 'load' 'fullyconnected_weigh_599' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 795 <SV = 794> <Delay = 15.6>
ST_795 : Operation 4669 [2/4] (10.5ns)   --->   "%sum_197 = fadd float %sum_196, %tmp_2_196" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4669 'fadd' 'sum_197' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_795 : Operation 4670 [1/2] (3.25ns)   --->   "%flat_array_load_198 = load float* %flat_array_addr_198, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4670 'load' 'flat_array_load_198' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_795 : Operation 4671 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_599 = load float* %fullyconnected_weigh_199, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4671 'load' 'fullyconnected_weigh_599' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_795 : Operation 4672 [2/2] (12.3ns)   --->   "%tmp_2_197 = fmul float %flat_array_load_198, %fullyconnected_weigh_599" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4672 'fmul' 'tmp_2_197' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 796 <SV = 795> <Delay = 12.3>
ST_796 : Operation 4673 [1/4] (10.5ns)   --->   "%sum_197 = fadd float %sum_196, %tmp_2_196" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4673 'fadd' 'sum_197' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_796 : Operation 4674 [1/2] (12.3ns)   --->   "%tmp_2_197 = fmul float %flat_array_load_198, %fullyconnected_weigh_599" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4674 'fmul' 'tmp_2_197' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 797 <SV = 796> <Delay = 10.5>
ST_797 : Operation 4675 [4/4] (10.5ns)   --->   "%sum_198 = fadd float %sum_197, %tmp_2_197" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4675 'fadd' 'sum_198' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 798 <SV = 797> <Delay = 10.5>
ST_798 : Operation 4676 [1/1] (1.81ns)   --->   "%add_ln15_192 = add i14 -6434, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4676 'add' 'add_ln15_192' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 4677 [1/1] (0.00ns)   --->   "%zext_ln15_202 = zext i14 %add_ln15_192 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4677 'zext' 'zext_ln15_202' <Predicate = true> <Delay = 0.00>
ST_798 : Operation 4678 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_200 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_202" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4678 'getelementptr' 'fullyconnected_weigh_200' <Predicate = true> <Delay = 0.00>
ST_798 : Operation 4679 [3/4] (10.5ns)   --->   "%sum_198 = fadd float %sum_197, %tmp_2_197" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4679 'fadd' 'sum_198' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_798 : Operation 4680 [2/2] (3.25ns)   --->   "%flat_array_load_199 = load float* %flat_array_addr_199, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4680 'load' 'flat_array_load_199' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_798 : Operation 4681 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_600 = load float* %fullyconnected_weigh_200, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4681 'load' 'fullyconnected_weigh_600' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 799 <SV = 798> <Delay = 15.6>
ST_799 : Operation 4682 [2/4] (10.5ns)   --->   "%sum_198 = fadd float %sum_197, %tmp_2_197" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4682 'fadd' 'sum_198' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_799 : Operation 4683 [1/2] (3.25ns)   --->   "%flat_array_load_199 = load float* %flat_array_addr_199, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4683 'load' 'flat_array_load_199' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_799 : Operation 4684 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_600 = load float* %fullyconnected_weigh_200, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4684 'load' 'fullyconnected_weigh_600' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_799 : Operation 4685 [2/2] (12.3ns)   --->   "%tmp_2_198 = fmul float %flat_array_load_199, %fullyconnected_weigh_600" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4685 'fmul' 'tmp_2_198' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 800 <SV = 799> <Delay = 12.3>
ST_800 : Operation 4686 [1/4] (10.5ns)   --->   "%sum_198 = fadd float %sum_197, %tmp_2_197" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4686 'fadd' 'sum_198' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_800 : Operation 4687 [1/2] (12.3ns)   --->   "%tmp_2_198 = fmul float %flat_array_load_199, %fullyconnected_weigh_600" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4687 'fmul' 'tmp_2_198' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 801 <SV = 800> <Delay = 10.5>
ST_801 : Operation 4688 [4/4] (10.5ns)   --->   "%sum_199 = fadd float %sum_198, %tmp_2_198" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4688 'fadd' 'sum_199' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 802 <SV = 801> <Delay = 10.5>
ST_802 : Operation 4689 [1/1] (1.81ns)   --->   "%add_ln15_193 = add i14 -6384, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4689 'add' 'add_ln15_193' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 4690 [1/1] (0.00ns)   --->   "%zext_ln15_203 = zext i14 %add_ln15_193 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4690 'zext' 'zext_ln15_203' <Predicate = true> <Delay = 0.00>
ST_802 : Operation 4691 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_201 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_203" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4691 'getelementptr' 'fullyconnected_weigh_201' <Predicate = true> <Delay = 0.00>
ST_802 : Operation 4692 [3/4] (10.5ns)   --->   "%sum_199 = fadd float %sum_198, %tmp_2_198" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4692 'fadd' 'sum_199' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 4693 [2/2] (3.25ns)   --->   "%flat_array_load_200 = load float* %flat_array_addr_200, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4693 'load' 'flat_array_load_200' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_802 : Operation 4694 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_601 = load float* %fullyconnected_weigh_201, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4694 'load' 'fullyconnected_weigh_601' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 803 <SV = 802> <Delay = 15.6>
ST_803 : Operation 4695 [2/4] (10.5ns)   --->   "%sum_199 = fadd float %sum_198, %tmp_2_198" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4695 'fadd' 'sum_199' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 4696 [1/2] (3.25ns)   --->   "%flat_array_load_200 = load float* %flat_array_addr_200, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4696 'load' 'flat_array_load_200' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_803 : Operation 4697 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_601 = load float* %fullyconnected_weigh_201, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4697 'load' 'fullyconnected_weigh_601' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_803 : Operation 4698 [2/2] (12.3ns)   --->   "%tmp_2_199 = fmul float %flat_array_load_200, %fullyconnected_weigh_601" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4698 'fmul' 'tmp_2_199' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 804 <SV = 803> <Delay = 12.3>
ST_804 : Operation 4699 [1/4] (10.5ns)   --->   "%sum_199 = fadd float %sum_198, %tmp_2_198" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4699 'fadd' 'sum_199' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_804 : Operation 4700 [1/2] (12.3ns)   --->   "%tmp_2_199 = fmul float %flat_array_load_200, %fullyconnected_weigh_601" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4700 'fmul' 'tmp_2_199' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 805 <SV = 804> <Delay = 10.5>
ST_805 : Operation 4701 [4/4] (10.5ns)   --->   "%sum_200 = fadd float %sum_199, %tmp_2_199" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4701 'fadd' 'sum_200' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 806 <SV = 805> <Delay = 10.5>
ST_806 : Operation 4702 [1/1] (1.81ns)   --->   "%add_ln15_194 = add i14 -6334, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4702 'add' 'add_ln15_194' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 4703 [1/1] (0.00ns)   --->   "%zext_ln15_204 = zext i14 %add_ln15_194 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4703 'zext' 'zext_ln15_204' <Predicate = true> <Delay = 0.00>
ST_806 : Operation 4704 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_202 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_204" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4704 'getelementptr' 'fullyconnected_weigh_202' <Predicate = true> <Delay = 0.00>
ST_806 : Operation 4705 [3/4] (10.5ns)   --->   "%sum_200 = fadd float %sum_199, %tmp_2_199" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4705 'fadd' 'sum_200' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 4706 [2/2] (3.25ns)   --->   "%flat_array_load_201 = load float* %flat_array_addr_201, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4706 'load' 'flat_array_load_201' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_806 : Operation 4707 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_602 = load float* %fullyconnected_weigh_202, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4707 'load' 'fullyconnected_weigh_602' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 807 <SV = 806> <Delay = 15.6>
ST_807 : Operation 4708 [2/4] (10.5ns)   --->   "%sum_200 = fadd float %sum_199, %tmp_2_199" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4708 'fadd' 'sum_200' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_807 : Operation 4709 [1/2] (3.25ns)   --->   "%flat_array_load_201 = load float* %flat_array_addr_201, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4709 'load' 'flat_array_load_201' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_807 : Operation 4710 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_602 = load float* %fullyconnected_weigh_202, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4710 'load' 'fullyconnected_weigh_602' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_807 : Operation 4711 [2/2] (12.3ns)   --->   "%tmp_2_200 = fmul float %flat_array_load_201, %fullyconnected_weigh_602" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4711 'fmul' 'tmp_2_200' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 808 <SV = 807> <Delay = 12.3>
ST_808 : Operation 4712 [1/4] (10.5ns)   --->   "%sum_200 = fadd float %sum_199, %tmp_2_199" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4712 'fadd' 'sum_200' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_808 : Operation 4713 [1/2] (12.3ns)   --->   "%tmp_2_200 = fmul float %flat_array_load_201, %fullyconnected_weigh_602" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4713 'fmul' 'tmp_2_200' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 809 <SV = 808> <Delay = 10.5>
ST_809 : Operation 4714 [4/4] (10.5ns)   --->   "%sum_201 = fadd float %sum_200, %tmp_2_200" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4714 'fadd' 'sum_201' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 810 <SV = 809> <Delay = 10.5>
ST_810 : Operation 4715 [1/1] (1.81ns)   --->   "%add_ln15_195 = add i14 -6284, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4715 'add' 'add_ln15_195' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 4716 [1/1] (0.00ns)   --->   "%zext_ln15_205 = zext i14 %add_ln15_195 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4716 'zext' 'zext_ln15_205' <Predicate = true> <Delay = 0.00>
ST_810 : Operation 4717 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_203 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_205" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4717 'getelementptr' 'fullyconnected_weigh_203' <Predicate = true> <Delay = 0.00>
ST_810 : Operation 4718 [3/4] (10.5ns)   --->   "%sum_201 = fadd float %sum_200, %tmp_2_200" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4718 'fadd' 'sum_201' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_810 : Operation 4719 [2/2] (3.25ns)   --->   "%flat_array_load_202 = load float* %flat_array_addr_202, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4719 'load' 'flat_array_load_202' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_810 : Operation 4720 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_603 = load float* %fullyconnected_weigh_203, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4720 'load' 'fullyconnected_weigh_603' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 811 <SV = 810> <Delay = 15.6>
ST_811 : Operation 4721 [2/4] (10.5ns)   --->   "%sum_201 = fadd float %sum_200, %tmp_2_200" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4721 'fadd' 'sum_201' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_811 : Operation 4722 [1/2] (3.25ns)   --->   "%flat_array_load_202 = load float* %flat_array_addr_202, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4722 'load' 'flat_array_load_202' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_811 : Operation 4723 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_603 = load float* %fullyconnected_weigh_203, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4723 'load' 'fullyconnected_weigh_603' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_811 : Operation 4724 [2/2] (12.3ns)   --->   "%tmp_2_201 = fmul float %flat_array_load_202, %fullyconnected_weigh_603" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4724 'fmul' 'tmp_2_201' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 812 <SV = 811> <Delay = 12.3>
ST_812 : Operation 4725 [1/4] (10.5ns)   --->   "%sum_201 = fadd float %sum_200, %tmp_2_200" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4725 'fadd' 'sum_201' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_812 : Operation 4726 [1/2] (12.3ns)   --->   "%tmp_2_201 = fmul float %flat_array_load_202, %fullyconnected_weigh_603" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4726 'fmul' 'tmp_2_201' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 813 <SV = 812> <Delay = 10.5>
ST_813 : Operation 4727 [4/4] (10.5ns)   --->   "%sum_202 = fadd float %sum_201, %tmp_2_201" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4727 'fadd' 'sum_202' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 814 <SV = 813> <Delay = 10.5>
ST_814 : Operation 4728 [1/1] (1.81ns)   --->   "%add_ln15_196 = add i14 -6234, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4728 'add' 'add_ln15_196' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 4729 [1/1] (0.00ns)   --->   "%zext_ln15_206 = zext i14 %add_ln15_196 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4729 'zext' 'zext_ln15_206' <Predicate = true> <Delay = 0.00>
ST_814 : Operation 4730 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_204 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_206" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4730 'getelementptr' 'fullyconnected_weigh_204' <Predicate = true> <Delay = 0.00>
ST_814 : Operation 4731 [3/4] (10.5ns)   --->   "%sum_202 = fadd float %sum_201, %tmp_2_201" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4731 'fadd' 'sum_202' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_814 : Operation 4732 [2/2] (3.25ns)   --->   "%flat_array_load_203 = load float* %flat_array_addr_203, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4732 'load' 'flat_array_load_203' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_814 : Operation 4733 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_604 = load float* %fullyconnected_weigh_204, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4733 'load' 'fullyconnected_weigh_604' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 815 <SV = 814> <Delay = 15.6>
ST_815 : Operation 4734 [2/4] (10.5ns)   --->   "%sum_202 = fadd float %sum_201, %tmp_2_201" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4734 'fadd' 'sum_202' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_815 : Operation 4735 [1/2] (3.25ns)   --->   "%flat_array_load_203 = load float* %flat_array_addr_203, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4735 'load' 'flat_array_load_203' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_815 : Operation 4736 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_604 = load float* %fullyconnected_weigh_204, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4736 'load' 'fullyconnected_weigh_604' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_815 : Operation 4737 [2/2] (12.3ns)   --->   "%tmp_2_202 = fmul float %flat_array_load_203, %fullyconnected_weigh_604" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4737 'fmul' 'tmp_2_202' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 816 <SV = 815> <Delay = 12.3>
ST_816 : Operation 4738 [1/4] (10.5ns)   --->   "%sum_202 = fadd float %sum_201, %tmp_2_201" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4738 'fadd' 'sum_202' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_816 : Operation 4739 [1/2] (12.3ns)   --->   "%tmp_2_202 = fmul float %flat_array_load_203, %fullyconnected_weigh_604" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4739 'fmul' 'tmp_2_202' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 817 <SV = 816> <Delay = 10.5>
ST_817 : Operation 4740 [4/4] (10.5ns)   --->   "%sum_203 = fadd float %sum_202, %tmp_2_202" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4740 'fadd' 'sum_203' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 818 <SV = 817> <Delay = 10.5>
ST_818 : Operation 4741 [1/1] (1.81ns)   --->   "%add_ln15_197 = add i14 -6184, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4741 'add' 'add_ln15_197' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 4742 [1/1] (0.00ns)   --->   "%zext_ln15_207 = zext i14 %add_ln15_197 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4742 'zext' 'zext_ln15_207' <Predicate = true> <Delay = 0.00>
ST_818 : Operation 4743 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_205 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_207" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4743 'getelementptr' 'fullyconnected_weigh_205' <Predicate = true> <Delay = 0.00>
ST_818 : Operation 4744 [3/4] (10.5ns)   --->   "%sum_203 = fadd float %sum_202, %tmp_2_202" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4744 'fadd' 'sum_203' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_818 : Operation 4745 [2/2] (3.25ns)   --->   "%flat_array_load_204 = load float* %flat_array_addr_204, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4745 'load' 'flat_array_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_818 : Operation 4746 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_605 = load float* %fullyconnected_weigh_205, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4746 'load' 'fullyconnected_weigh_605' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 819 <SV = 818> <Delay = 15.6>
ST_819 : Operation 4747 [2/4] (10.5ns)   --->   "%sum_203 = fadd float %sum_202, %tmp_2_202" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4747 'fadd' 'sum_203' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_819 : Operation 4748 [1/2] (3.25ns)   --->   "%flat_array_load_204 = load float* %flat_array_addr_204, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4748 'load' 'flat_array_load_204' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_819 : Operation 4749 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_605 = load float* %fullyconnected_weigh_205, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4749 'load' 'fullyconnected_weigh_605' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_819 : Operation 4750 [2/2] (12.3ns)   --->   "%tmp_2_203 = fmul float %flat_array_load_204, %fullyconnected_weigh_605" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4750 'fmul' 'tmp_2_203' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 820 <SV = 819> <Delay = 12.3>
ST_820 : Operation 4751 [1/4] (10.5ns)   --->   "%sum_203 = fadd float %sum_202, %tmp_2_202" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4751 'fadd' 'sum_203' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_820 : Operation 4752 [1/2] (12.3ns)   --->   "%tmp_2_203 = fmul float %flat_array_load_204, %fullyconnected_weigh_605" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4752 'fmul' 'tmp_2_203' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 821 <SV = 820> <Delay = 10.5>
ST_821 : Operation 4753 [4/4] (10.5ns)   --->   "%sum_204 = fadd float %sum_203, %tmp_2_203" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4753 'fadd' 'sum_204' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 822 <SV = 821> <Delay = 10.5>
ST_822 : Operation 4754 [1/1] (1.81ns)   --->   "%add_ln15_198 = add i14 -6134, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4754 'add' 'add_ln15_198' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 4755 [1/1] (0.00ns)   --->   "%zext_ln15_208 = zext i14 %add_ln15_198 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4755 'zext' 'zext_ln15_208' <Predicate = true> <Delay = 0.00>
ST_822 : Operation 4756 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_206 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_208" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4756 'getelementptr' 'fullyconnected_weigh_206' <Predicate = true> <Delay = 0.00>
ST_822 : Operation 4757 [3/4] (10.5ns)   --->   "%sum_204 = fadd float %sum_203, %tmp_2_203" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4757 'fadd' 'sum_204' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_822 : Operation 4758 [2/2] (3.25ns)   --->   "%flat_array_load_205 = load float* %flat_array_addr_205, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4758 'load' 'flat_array_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_822 : Operation 4759 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_606 = load float* %fullyconnected_weigh_206, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4759 'load' 'fullyconnected_weigh_606' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 823 <SV = 822> <Delay = 15.6>
ST_823 : Operation 4760 [2/4] (10.5ns)   --->   "%sum_204 = fadd float %sum_203, %tmp_2_203" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4760 'fadd' 'sum_204' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_823 : Operation 4761 [1/2] (3.25ns)   --->   "%flat_array_load_205 = load float* %flat_array_addr_205, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4761 'load' 'flat_array_load_205' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_823 : Operation 4762 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_606 = load float* %fullyconnected_weigh_206, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4762 'load' 'fullyconnected_weigh_606' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_823 : Operation 4763 [2/2] (12.3ns)   --->   "%tmp_2_204 = fmul float %flat_array_load_205, %fullyconnected_weigh_606" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4763 'fmul' 'tmp_2_204' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 824 <SV = 823> <Delay = 12.3>
ST_824 : Operation 4764 [1/4] (10.5ns)   --->   "%sum_204 = fadd float %sum_203, %tmp_2_203" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4764 'fadd' 'sum_204' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_824 : Operation 4765 [1/2] (12.3ns)   --->   "%tmp_2_204 = fmul float %flat_array_load_205, %fullyconnected_weigh_606" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4765 'fmul' 'tmp_2_204' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 825 <SV = 824> <Delay = 10.5>
ST_825 : Operation 4766 [4/4] (10.5ns)   --->   "%sum_205 = fadd float %sum_204, %tmp_2_204" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4766 'fadd' 'sum_205' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 826 <SV = 825> <Delay = 10.5>
ST_826 : Operation 4767 [1/1] (1.81ns)   --->   "%add_ln15_199 = add i14 -6084, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4767 'add' 'add_ln15_199' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 4768 [1/1] (0.00ns)   --->   "%zext_ln15_209 = zext i14 %add_ln15_199 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4768 'zext' 'zext_ln15_209' <Predicate = true> <Delay = 0.00>
ST_826 : Operation 4769 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_207 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_209" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4769 'getelementptr' 'fullyconnected_weigh_207' <Predicate = true> <Delay = 0.00>
ST_826 : Operation 4770 [3/4] (10.5ns)   --->   "%sum_205 = fadd float %sum_204, %tmp_2_204" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4770 'fadd' 'sum_205' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_826 : Operation 4771 [2/2] (3.25ns)   --->   "%flat_array_load_206 = load float* %flat_array_addr_206, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4771 'load' 'flat_array_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_826 : Operation 4772 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_607 = load float* %fullyconnected_weigh_207, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4772 'load' 'fullyconnected_weigh_607' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 827 <SV = 826> <Delay = 15.6>
ST_827 : Operation 4773 [2/4] (10.5ns)   --->   "%sum_205 = fadd float %sum_204, %tmp_2_204" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4773 'fadd' 'sum_205' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_827 : Operation 4774 [1/2] (3.25ns)   --->   "%flat_array_load_206 = load float* %flat_array_addr_206, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4774 'load' 'flat_array_load_206' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_827 : Operation 4775 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_607 = load float* %fullyconnected_weigh_207, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4775 'load' 'fullyconnected_weigh_607' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_827 : Operation 4776 [2/2] (12.3ns)   --->   "%tmp_2_205 = fmul float %flat_array_load_206, %fullyconnected_weigh_607" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4776 'fmul' 'tmp_2_205' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 828 <SV = 827> <Delay = 12.3>
ST_828 : Operation 4777 [1/4] (10.5ns)   --->   "%sum_205 = fadd float %sum_204, %tmp_2_204" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4777 'fadd' 'sum_205' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_828 : Operation 4778 [1/2] (12.3ns)   --->   "%tmp_2_205 = fmul float %flat_array_load_206, %fullyconnected_weigh_607" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4778 'fmul' 'tmp_2_205' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 829 <SV = 828> <Delay = 10.5>
ST_829 : Operation 4779 [4/4] (10.5ns)   --->   "%sum_206 = fadd float %sum_205, %tmp_2_205" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4779 'fadd' 'sum_206' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 830 <SV = 829> <Delay = 10.5>
ST_830 : Operation 4780 [1/1] (1.81ns)   --->   "%add_ln15_200 = add i14 -6034, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4780 'add' 'add_ln15_200' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 4781 [1/1] (0.00ns)   --->   "%zext_ln15_210 = zext i14 %add_ln15_200 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4781 'zext' 'zext_ln15_210' <Predicate = true> <Delay = 0.00>
ST_830 : Operation 4782 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_208 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_210" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4782 'getelementptr' 'fullyconnected_weigh_208' <Predicate = true> <Delay = 0.00>
ST_830 : Operation 4783 [3/4] (10.5ns)   --->   "%sum_206 = fadd float %sum_205, %tmp_2_205" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4783 'fadd' 'sum_206' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_830 : Operation 4784 [2/2] (3.25ns)   --->   "%flat_array_load_207 = load float* %flat_array_addr_207, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4784 'load' 'flat_array_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_830 : Operation 4785 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_608 = load float* %fullyconnected_weigh_208, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4785 'load' 'fullyconnected_weigh_608' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 831 <SV = 830> <Delay = 15.6>
ST_831 : Operation 4786 [2/4] (10.5ns)   --->   "%sum_206 = fadd float %sum_205, %tmp_2_205" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4786 'fadd' 'sum_206' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_831 : Operation 4787 [1/2] (3.25ns)   --->   "%flat_array_load_207 = load float* %flat_array_addr_207, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4787 'load' 'flat_array_load_207' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_831 : Operation 4788 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_608 = load float* %fullyconnected_weigh_208, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4788 'load' 'fullyconnected_weigh_608' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_831 : Operation 4789 [2/2] (12.3ns)   --->   "%tmp_2_206 = fmul float %flat_array_load_207, %fullyconnected_weigh_608" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4789 'fmul' 'tmp_2_206' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 832 <SV = 831> <Delay = 12.3>
ST_832 : Operation 4790 [1/4] (10.5ns)   --->   "%sum_206 = fadd float %sum_205, %tmp_2_205" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4790 'fadd' 'sum_206' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_832 : Operation 4791 [1/2] (12.3ns)   --->   "%tmp_2_206 = fmul float %flat_array_load_207, %fullyconnected_weigh_608" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4791 'fmul' 'tmp_2_206' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 833 <SV = 832> <Delay = 10.5>
ST_833 : Operation 4792 [4/4] (10.5ns)   --->   "%sum_207 = fadd float %sum_206, %tmp_2_206" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4792 'fadd' 'sum_207' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 834 <SV = 833> <Delay = 10.5>
ST_834 : Operation 4793 [1/1] (1.81ns)   --->   "%add_ln15_201 = add i14 -5984, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4793 'add' 'add_ln15_201' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 4794 [1/1] (0.00ns)   --->   "%zext_ln15_211 = zext i14 %add_ln15_201 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4794 'zext' 'zext_ln15_211' <Predicate = true> <Delay = 0.00>
ST_834 : Operation 4795 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_209 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_211" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4795 'getelementptr' 'fullyconnected_weigh_209' <Predicate = true> <Delay = 0.00>
ST_834 : Operation 4796 [3/4] (10.5ns)   --->   "%sum_207 = fadd float %sum_206, %tmp_2_206" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4796 'fadd' 'sum_207' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_834 : Operation 4797 [2/2] (3.25ns)   --->   "%flat_array_load_208 = load float* %flat_array_addr_208, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4797 'load' 'flat_array_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_834 : Operation 4798 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_609 = load float* %fullyconnected_weigh_209, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4798 'load' 'fullyconnected_weigh_609' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 835 <SV = 834> <Delay = 15.6>
ST_835 : Operation 4799 [2/4] (10.5ns)   --->   "%sum_207 = fadd float %sum_206, %tmp_2_206" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4799 'fadd' 'sum_207' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_835 : Operation 4800 [1/2] (3.25ns)   --->   "%flat_array_load_208 = load float* %flat_array_addr_208, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4800 'load' 'flat_array_load_208' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_835 : Operation 4801 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_609 = load float* %fullyconnected_weigh_209, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4801 'load' 'fullyconnected_weigh_609' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_835 : Operation 4802 [2/2] (12.3ns)   --->   "%tmp_2_207 = fmul float %flat_array_load_208, %fullyconnected_weigh_609" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4802 'fmul' 'tmp_2_207' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 836 <SV = 835> <Delay = 12.3>
ST_836 : Operation 4803 [1/4] (10.5ns)   --->   "%sum_207 = fadd float %sum_206, %tmp_2_206" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4803 'fadd' 'sum_207' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_836 : Operation 4804 [1/2] (12.3ns)   --->   "%tmp_2_207 = fmul float %flat_array_load_208, %fullyconnected_weigh_609" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4804 'fmul' 'tmp_2_207' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 837 <SV = 836> <Delay = 10.5>
ST_837 : Operation 4805 [4/4] (10.5ns)   --->   "%sum_208 = fadd float %sum_207, %tmp_2_207" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4805 'fadd' 'sum_208' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 838 <SV = 837> <Delay = 10.5>
ST_838 : Operation 4806 [1/1] (1.81ns)   --->   "%add_ln15_202 = add i14 -5934, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4806 'add' 'add_ln15_202' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 4807 [1/1] (0.00ns)   --->   "%zext_ln15_212 = zext i14 %add_ln15_202 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4807 'zext' 'zext_ln15_212' <Predicate = true> <Delay = 0.00>
ST_838 : Operation 4808 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_210 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_212" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4808 'getelementptr' 'fullyconnected_weigh_210' <Predicate = true> <Delay = 0.00>
ST_838 : Operation 4809 [3/4] (10.5ns)   --->   "%sum_208 = fadd float %sum_207, %tmp_2_207" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4809 'fadd' 'sum_208' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_838 : Operation 4810 [2/2] (3.25ns)   --->   "%flat_array_load_209 = load float* %flat_array_addr_209, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4810 'load' 'flat_array_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_838 : Operation 4811 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_610 = load float* %fullyconnected_weigh_210, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4811 'load' 'fullyconnected_weigh_610' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 839 <SV = 838> <Delay = 15.6>
ST_839 : Operation 4812 [2/4] (10.5ns)   --->   "%sum_208 = fadd float %sum_207, %tmp_2_207" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4812 'fadd' 'sum_208' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 4813 [1/2] (3.25ns)   --->   "%flat_array_load_209 = load float* %flat_array_addr_209, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4813 'load' 'flat_array_load_209' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_839 : Operation 4814 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_610 = load float* %fullyconnected_weigh_210, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4814 'load' 'fullyconnected_weigh_610' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_839 : Operation 4815 [2/2] (12.3ns)   --->   "%tmp_2_208 = fmul float %flat_array_load_209, %fullyconnected_weigh_610" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4815 'fmul' 'tmp_2_208' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 840 <SV = 839> <Delay = 12.3>
ST_840 : Operation 4816 [1/4] (10.5ns)   --->   "%sum_208 = fadd float %sum_207, %tmp_2_207" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4816 'fadd' 'sum_208' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 4817 [1/2] (12.3ns)   --->   "%tmp_2_208 = fmul float %flat_array_load_209, %fullyconnected_weigh_610" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4817 'fmul' 'tmp_2_208' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 841 <SV = 840> <Delay = 10.5>
ST_841 : Operation 4818 [4/4] (10.5ns)   --->   "%sum_209 = fadd float %sum_208, %tmp_2_208" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4818 'fadd' 'sum_209' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 842 <SV = 841> <Delay = 10.5>
ST_842 : Operation 4819 [1/1] (1.81ns)   --->   "%add_ln15_203 = add i14 -5884, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4819 'add' 'add_ln15_203' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 4820 [1/1] (0.00ns)   --->   "%zext_ln15_213 = zext i14 %add_ln15_203 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4820 'zext' 'zext_ln15_213' <Predicate = true> <Delay = 0.00>
ST_842 : Operation 4821 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_211 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_213" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4821 'getelementptr' 'fullyconnected_weigh_211' <Predicate = true> <Delay = 0.00>
ST_842 : Operation 4822 [3/4] (10.5ns)   --->   "%sum_209 = fadd float %sum_208, %tmp_2_208" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4822 'fadd' 'sum_209' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_842 : Operation 4823 [2/2] (3.25ns)   --->   "%flat_array_load_210 = load float* %flat_array_addr_210, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4823 'load' 'flat_array_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_842 : Operation 4824 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_611 = load float* %fullyconnected_weigh_211, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4824 'load' 'fullyconnected_weigh_611' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 843 <SV = 842> <Delay = 15.6>
ST_843 : Operation 4825 [2/4] (10.5ns)   --->   "%sum_209 = fadd float %sum_208, %tmp_2_208" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4825 'fadd' 'sum_209' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 4826 [1/2] (3.25ns)   --->   "%flat_array_load_210 = load float* %flat_array_addr_210, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4826 'load' 'flat_array_load_210' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_843 : Operation 4827 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_611 = load float* %fullyconnected_weigh_211, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4827 'load' 'fullyconnected_weigh_611' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_843 : Operation 4828 [2/2] (12.3ns)   --->   "%tmp_2_209 = fmul float %flat_array_load_210, %fullyconnected_weigh_611" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4828 'fmul' 'tmp_2_209' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 844 <SV = 843> <Delay = 12.3>
ST_844 : Operation 4829 [1/4] (10.5ns)   --->   "%sum_209 = fadd float %sum_208, %tmp_2_208" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4829 'fadd' 'sum_209' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_844 : Operation 4830 [1/2] (12.3ns)   --->   "%tmp_2_209 = fmul float %flat_array_load_210, %fullyconnected_weigh_611" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4830 'fmul' 'tmp_2_209' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 845 <SV = 844> <Delay = 10.5>
ST_845 : Operation 4831 [4/4] (10.5ns)   --->   "%sum_210 = fadd float %sum_209, %tmp_2_209" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4831 'fadd' 'sum_210' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 846 <SV = 845> <Delay = 10.5>
ST_846 : Operation 4832 [1/1] (1.81ns)   --->   "%add_ln15_204 = add i14 -5834, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4832 'add' 'add_ln15_204' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 4833 [1/1] (0.00ns)   --->   "%zext_ln15_214 = zext i14 %add_ln15_204 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4833 'zext' 'zext_ln15_214' <Predicate = true> <Delay = 0.00>
ST_846 : Operation 4834 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_212 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_214" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4834 'getelementptr' 'fullyconnected_weigh_212' <Predicate = true> <Delay = 0.00>
ST_846 : Operation 4835 [3/4] (10.5ns)   --->   "%sum_210 = fadd float %sum_209, %tmp_2_209" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4835 'fadd' 'sum_210' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_846 : Operation 4836 [2/2] (3.25ns)   --->   "%flat_array_load_211 = load float* %flat_array_addr_211, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4836 'load' 'flat_array_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_846 : Operation 4837 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_612 = load float* %fullyconnected_weigh_212, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4837 'load' 'fullyconnected_weigh_612' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 847 <SV = 846> <Delay = 15.6>
ST_847 : Operation 4838 [2/4] (10.5ns)   --->   "%sum_210 = fadd float %sum_209, %tmp_2_209" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4838 'fadd' 'sum_210' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_847 : Operation 4839 [1/2] (3.25ns)   --->   "%flat_array_load_211 = load float* %flat_array_addr_211, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4839 'load' 'flat_array_load_211' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_847 : Operation 4840 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_612 = load float* %fullyconnected_weigh_212, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4840 'load' 'fullyconnected_weigh_612' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_847 : Operation 4841 [2/2] (12.3ns)   --->   "%tmp_2_210 = fmul float %flat_array_load_211, %fullyconnected_weigh_612" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4841 'fmul' 'tmp_2_210' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 848 <SV = 847> <Delay = 12.3>
ST_848 : Operation 4842 [1/4] (10.5ns)   --->   "%sum_210 = fadd float %sum_209, %tmp_2_209" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4842 'fadd' 'sum_210' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_848 : Operation 4843 [1/2] (12.3ns)   --->   "%tmp_2_210 = fmul float %flat_array_load_211, %fullyconnected_weigh_612" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4843 'fmul' 'tmp_2_210' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 849 <SV = 848> <Delay = 10.5>
ST_849 : Operation 4844 [4/4] (10.5ns)   --->   "%sum_211 = fadd float %sum_210, %tmp_2_210" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4844 'fadd' 'sum_211' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 850 <SV = 849> <Delay = 10.5>
ST_850 : Operation 4845 [1/1] (1.81ns)   --->   "%add_ln15_205 = add i14 -5784, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4845 'add' 'add_ln15_205' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_850 : Operation 4846 [1/1] (0.00ns)   --->   "%zext_ln15_215 = zext i14 %add_ln15_205 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4846 'zext' 'zext_ln15_215' <Predicate = true> <Delay = 0.00>
ST_850 : Operation 4847 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_213 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_215" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4847 'getelementptr' 'fullyconnected_weigh_213' <Predicate = true> <Delay = 0.00>
ST_850 : Operation 4848 [3/4] (10.5ns)   --->   "%sum_211 = fadd float %sum_210, %tmp_2_210" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4848 'fadd' 'sum_211' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_850 : Operation 4849 [2/2] (3.25ns)   --->   "%flat_array_load_212 = load float* %flat_array_addr_212, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4849 'load' 'flat_array_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_850 : Operation 4850 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_613 = load float* %fullyconnected_weigh_213, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4850 'load' 'fullyconnected_weigh_613' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 851 <SV = 850> <Delay = 15.6>
ST_851 : Operation 4851 [2/4] (10.5ns)   --->   "%sum_211 = fadd float %sum_210, %tmp_2_210" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4851 'fadd' 'sum_211' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_851 : Operation 4852 [1/2] (3.25ns)   --->   "%flat_array_load_212 = load float* %flat_array_addr_212, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4852 'load' 'flat_array_load_212' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_851 : Operation 4853 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_613 = load float* %fullyconnected_weigh_213, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4853 'load' 'fullyconnected_weigh_613' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_851 : Operation 4854 [2/2] (12.3ns)   --->   "%tmp_2_211 = fmul float %flat_array_load_212, %fullyconnected_weigh_613" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4854 'fmul' 'tmp_2_211' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 852 <SV = 851> <Delay = 12.3>
ST_852 : Operation 4855 [1/4] (10.5ns)   --->   "%sum_211 = fadd float %sum_210, %tmp_2_210" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4855 'fadd' 'sum_211' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_852 : Operation 4856 [1/2] (12.3ns)   --->   "%tmp_2_211 = fmul float %flat_array_load_212, %fullyconnected_weigh_613" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4856 'fmul' 'tmp_2_211' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 853 <SV = 852> <Delay = 10.5>
ST_853 : Operation 4857 [4/4] (10.5ns)   --->   "%sum_212 = fadd float %sum_211, %tmp_2_211" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4857 'fadd' 'sum_212' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 854 <SV = 853> <Delay = 10.5>
ST_854 : Operation 4858 [1/1] (1.81ns)   --->   "%add_ln15_206 = add i14 -5734, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4858 'add' 'add_ln15_206' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_854 : Operation 4859 [1/1] (0.00ns)   --->   "%zext_ln15_216 = zext i14 %add_ln15_206 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4859 'zext' 'zext_ln15_216' <Predicate = true> <Delay = 0.00>
ST_854 : Operation 4860 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_214 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_216" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4860 'getelementptr' 'fullyconnected_weigh_214' <Predicate = true> <Delay = 0.00>
ST_854 : Operation 4861 [3/4] (10.5ns)   --->   "%sum_212 = fadd float %sum_211, %tmp_2_211" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4861 'fadd' 'sum_212' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_854 : Operation 4862 [2/2] (3.25ns)   --->   "%flat_array_load_213 = load float* %flat_array_addr_213, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4862 'load' 'flat_array_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_854 : Operation 4863 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_614 = load float* %fullyconnected_weigh_214, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4863 'load' 'fullyconnected_weigh_614' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 855 <SV = 854> <Delay = 15.6>
ST_855 : Operation 4864 [2/4] (10.5ns)   --->   "%sum_212 = fadd float %sum_211, %tmp_2_211" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4864 'fadd' 'sum_212' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_855 : Operation 4865 [1/2] (3.25ns)   --->   "%flat_array_load_213 = load float* %flat_array_addr_213, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4865 'load' 'flat_array_load_213' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_855 : Operation 4866 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_614 = load float* %fullyconnected_weigh_214, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4866 'load' 'fullyconnected_weigh_614' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_855 : Operation 4867 [2/2] (12.3ns)   --->   "%tmp_2_212 = fmul float %flat_array_load_213, %fullyconnected_weigh_614" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4867 'fmul' 'tmp_2_212' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 856 <SV = 855> <Delay = 12.3>
ST_856 : Operation 4868 [1/4] (10.5ns)   --->   "%sum_212 = fadd float %sum_211, %tmp_2_211" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4868 'fadd' 'sum_212' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_856 : Operation 4869 [1/2] (12.3ns)   --->   "%tmp_2_212 = fmul float %flat_array_load_213, %fullyconnected_weigh_614" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4869 'fmul' 'tmp_2_212' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 857 <SV = 856> <Delay = 10.5>
ST_857 : Operation 4870 [4/4] (10.5ns)   --->   "%sum_213 = fadd float %sum_212, %tmp_2_212" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4870 'fadd' 'sum_213' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 858 <SV = 857> <Delay = 10.5>
ST_858 : Operation 4871 [1/1] (1.81ns)   --->   "%add_ln15_207 = add i14 -5684, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4871 'add' 'add_ln15_207' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_858 : Operation 4872 [1/1] (0.00ns)   --->   "%zext_ln15_217 = zext i14 %add_ln15_207 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4872 'zext' 'zext_ln15_217' <Predicate = true> <Delay = 0.00>
ST_858 : Operation 4873 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_215 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_217" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4873 'getelementptr' 'fullyconnected_weigh_215' <Predicate = true> <Delay = 0.00>
ST_858 : Operation 4874 [3/4] (10.5ns)   --->   "%sum_213 = fadd float %sum_212, %tmp_2_212" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4874 'fadd' 'sum_213' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_858 : Operation 4875 [2/2] (3.25ns)   --->   "%flat_array_load_214 = load float* %flat_array_addr_214, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4875 'load' 'flat_array_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_858 : Operation 4876 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_615 = load float* %fullyconnected_weigh_215, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4876 'load' 'fullyconnected_weigh_615' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 859 <SV = 858> <Delay = 15.6>
ST_859 : Operation 4877 [2/4] (10.5ns)   --->   "%sum_213 = fadd float %sum_212, %tmp_2_212" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4877 'fadd' 'sum_213' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_859 : Operation 4878 [1/2] (3.25ns)   --->   "%flat_array_load_214 = load float* %flat_array_addr_214, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4878 'load' 'flat_array_load_214' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_859 : Operation 4879 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_615 = load float* %fullyconnected_weigh_215, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4879 'load' 'fullyconnected_weigh_615' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_859 : Operation 4880 [2/2] (12.3ns)   --->   "%tmp_2_213 = fmul float %flat_array_load_214, %fullyconnected_weigh_615" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4880 'fmul' 'tmp_2_213' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 860 <SV = 859> <Delay = 12.3>
ST_860 : Operation 4881 [1/4] (10.5ns)   --->   "%sum_213 = fadd float %sum_212, %tmp_2_212" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4881 'fadd' 'sum_213' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_860 : Operation 4882 [1/2] (12.3ns)   --->   "%tmp_2_213 = fmul float %flat_array_load_214, %fullyconnected_weigh_615" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4882 'fmul' 'tmp_2_213' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 861 <SV = 860> <Delay = 10.5>
ST_861 : Operation 4883 [4/4] (10.5ns)   --->   "%sum_214 = fadd float %sum_213, %tmp_2_213" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4883 'fadd' 'sum_214' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 862 <SV = 861> <Delay = 10.5>
ST_862 : Operation 4884 [1/1] (1.81ns)   --->   "%add_ln15_208 = add i14 -5634, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4884 'add' 'add_ln15_208' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_862 : Operation 4885 [1/1] (0.00ns)   --->   "%zext_ln15_218 = zext i14 %add_ln15_208 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4885 'zext' 'zext_ln15_218' <Predicate = true> <Delay = 0.00>
ST_862 : Operation 4886 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_216 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_218" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4886 'getelementptr' 'fullyconnected_weigh_216' <Predicate = true> <Delay = 0.00>
ST_862 : Operation 4887 [3/4] (10.5ns)   --->   "%sum_214 = fadd float %sum_213, %tmp_2_213" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4887 'fadd' 'sum_214' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_862 : Operation 4888 [2/2] (3.25ns)   --->   "%flat_array_load_215 = load float* %flat_array_addr_215, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4888 'load' 'flat_array_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_862 : Operation 4889 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_616 = load float* %fullyconnected_weigh_216, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4889 'load' 'fullyconnected_weigh_616' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 863 <SV = 862> <Delay = 15.6>
ST_863 : Operation 4890 [2/4] (10.5ns)   --->   "%sum_214 = fadd float %sum_213, %tmp_2_213" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4890 'fadd' 'sum_214' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_863 : Operation 4891 [1/2] (3.25ns)   --->   "%flat_array_load_215 = load float* %flat_array_addr_215, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4891 'load' 'flat_array_load_215' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_863 : Operation 4892 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_616 = load float* %fullyconnected_weigh_216, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4892 'load' 'fullyconnected_weigh_616' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_863 : Operation 4893 [2/2] (12.3ns)   --->   "%tmp_2_214 = fmul float %flat_array_load_215, %fullyconnected_weigh_616" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4893 'fmul' 'tmp_2_214' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 864 <SV = 863> <Delay = 12.3>
ST_864 : Operation 4894 [1/4] (10.5ns)   --->   "%sum_214 = fadd float %sum_213, %tmp_2_213" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4894 'fadd' 'sum_214' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_864 : Operation 4895 [1/2] (12.3ns)   --->   "%tmp_2_214 = fmul float %flat_array_load_215, %fullyconnected_weigh_616" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4895 'fmul' 'tmp_2_214' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 865 <SV = 864> <Delay = 10.5>
ST_865 : Operation 4896 [4/4] (10.5ns)   --->   "%sum_215 = fadd float %sum_214, %tmp_2_214" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4896 'fadd' 'sum_215' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 866 <SV = 865> <Delay = 10.5>
ST_866 : Operation 4897 [1/1] (1.81ns)   --->   "%add_ln15_209 = add i14 -5584, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4897 'add' 'add_ln15_209' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_866 : Operation 4898 [1/1] (0.00ns)   --->   "%zext_ln15_219 = zext i14 %add_ln15_209 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4898 'zext' 'zext_ln15_219' <Predicate = true> <Delay = 0.00>
ST_866 : Operation 4899 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_217 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_219" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4899 'getelementptr' 'fullyconnected_weigh_217' <Predicate = true> <Delay = 0.00>
ST_866 : Operation 4900 [3/4] (10.5ns)   --->   "%sum_215 = fadd float %sum_214, %tmp_2_214" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4900 'fadd' 'sum_215' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_866 : Operation 4901 [2/2] (3.25ns)   --->   "%flat_array_load_216 = load float* %flat_array_addr_216, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4901 'load' 'flat_array_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_866 : Operation 4902 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_617 = load float* %fullyconnected_weigh_217, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4902 'load' 'fullyconnected_weigh_617' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 867 <SV = 866> <Delay = 15.6>
ST_867 : Operation 4903 [2/4] (10.5ns)   --->   "%sum_215 = fadd float %sum_214, %tmp_2_214" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4903 'fadd' 'sum_215' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_867 : Operation 4904 [1/2] (3.25ns)   --->   "%flat_array_load_216 = load float* %flat_array_addr_216, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4904 'load' 'flat_array_load_216' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_867 : Operation 4905 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_617 = load float* %fullyconnected_weigh_217, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4905 'load' 'fullyconnected_weigh_617' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_867 : Operation 4906 [2/2] (12.3ns)   --->   "%tmp_2_215 = fmul float %flat_array_load_216, %fullyconnected_weigh_617" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4906 'fmul' 'tmp_2_215' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 868 <SV = 867> <Delay = 12.3>
ST_868 : Operation 4907 [1/4] (10.5ns)   --->   "%sum_215 = fadd float %sum_214, %tmp_2_214" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4907 'fadd' 'sum_215' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_868 : Operation 4908 [1/2] (12.3ns)   --->   "%tmp_2_215 = fmul float %flat_array_load_216, %fullyconnected_weigh_617" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4908 'fmul' 'tmp_2_215' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 869 <SV = 868> <Delay = 10.5>
ST_869 : Operation 4909 [4/4] (10.5ns)   --->   "%sum_216 = fadd float %sum_215, %tmp_2_215" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4909 'fadd' 'sum_216' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 870 <SV = 869> <Delay = 10.5>
ST_870 : Operation 4910 [1/1] (1.81ns)   --->   "%add_ln15_210 = add i14 -5534, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4910 'add' 'add_ln15_210' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_870 : Operation 4911 [1/1] (0.00ns)   --->   "%zext_ln15_220 = zext i14 %add_ln15_210 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4911 'zext' 'zext_ln15_220' <Predicate = true> <Delay = 0.00>
ST_870 : Operation 4912 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_218 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_220" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4912 'getelementptr' 'fullyconnected_weigh_218' <Predicate = true> <Delay = 0.00>
ST_870 : Operation 4913 [3/4] (10.5ns)   --->   "%sum_216 = fadd float %sum_215, %tmp_2_215" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4913 'fadd' 'sum_216' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_870 : Operation 4914 [2/2] (3.25ns)   --->   "%flat_array_load_217 = load float* %flat_array_addr_217, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4914 'load' 'flat_array_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_870 : Operation 4915 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_618 = load float* %fullyconnected_weigh_218, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4915 'load' 'fullyconnected_weigh_618' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 871 <SV = 870> <Delay = 15.6>
ST_871 : Operation 4916 [2/4] (10.5ns)   --->   "%sum_216 = fadd float %sum_215, %tmp_2_215" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4916 'fadd' 'sum_216' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_871 : Operation 4917 [1/2] (3.25ns)   --->   "%flat_array_load_217 = load float* %flat_array_addr_217, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4917 'load' 'flat_array_load_217' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_871 : Operation 4918 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_618 = load float* %fullyconnected_weigh_218, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4918 'load' 'fullyconnected_weigh_618' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_871 : Operation 4919 [2/2] (12.3ns)   --->   "%tmp_2_216 = fmul float %flat_array_load_217, %fullyconnected_weigh_618" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4919 'fmul' 'tmp_2_216' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 872 <SV = 871> <Delay = 12.3>
ST_872 : Operation 4920 [1/4] (10.5ns)   --->   "%sum_216 = fadd float %sum_215, %tmp_2_215" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4920 'fadd' 'sum_216' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_872 : Operation 4921 [1/2] (12.3ns)   --->   "%tmp_2_216 = fmul float %flat_array_load_217, %fullyconnected_weigh_618" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4921 'fmul' 'tmp_2_216' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 873 <SV = 872> <Delay = 10.5>
ST_873 : Operation 4922 [4/4] (10.5ns)   --->   "%sum_217 = fadd float %sum_216, %tmp_2_216" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4922 'fadd' 'sum_217' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 874 <SV = 873> <Delay = 10.5>
ST_874 : Operation 4923 [1/1] (1.81ns)   --->   "%add_ln15_211 = add i14 -5484, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4923 'add' 'add_ln15_211' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_874 : Operation 4924 [1/1] (0.00ns)   --->   "%zext_ln15_221 = zext i14 %add_ln15_211 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4924 'zext' 'zext_ln15_221' <Predicate = true> <Delay = 0.00>
ST_874 : Operation 4925 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_219 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_221" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4925 'getelementptr' 'fullyconnected_weigh_219' <Predicate = true> <Delay = 0.00>
ST_874 : Operation 4926 [3/4] (10.5ns)   --->   "%sum_217 = fadd float %sum_216, %tmp_2_216" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4926 'fadd' 'sum_217' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_874 : Operation 4927 [2/2] (3.25ns)   --->   "%flat_array_load_218 = load float* %flat_array_addr_218, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4927 'load' 'flat_array_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_874 : Operation 4928 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_619 = load float* %fullyconnected_weigh_219, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4928 'load' 'fullyconnected_weigh_619' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 875 <SV = 874> <Delay = 15.6>
ST_875 : Operation 4929 [2/4] (10.5ns)   --->   "%sum_217 = fadd float %sum_216, %tmp_2_216" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4929 'fadd' 'sum_217' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_875 : Operation 4930 [1/2] (3.25ns)   --->   "%flat_array_load_218 = load float* %flat_array_addr_218, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4930 'load' 'flat_array_load_218' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_875 : Operation 4931 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_619 = load float* %fullyconnected_weigh_219, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4931 'load' 'fullyconnected_weigh_619' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_875 : Operation 4932 [2/2] (12.3ns)   --->   "%tmp_2_217 = fmul float %flat_array_load_218, %fullyconnected_weigh_619" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4932 'fmul' 'tmp_2_217' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 876 <SV = 875> <Delay = 12.3>
ST_876 : Operation 4933 [1/4] (10.5ns)   --->   "%sum_217 = fadd float %sum_216, %tmp_2_216" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4933 'fadd' 'sum_217' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_876 : Operation 4934 [1/2] (12.3ns)   --->   "%tmp_2_217 = fmul float %flat_array_load_218, %fullyconnected_weigh_619" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4934 'fmul' 'tmp_2_217' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 877 <SV = 876> <Delay = 10.5>
ST_877 : Operation 4935 [4/4] (10.5ns)   --->   "%sum_218 = fadd float %sum_217, %tmp_2_217" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4935 'fadd' 'sum_218' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 878 <SV = 877> <Delay = 10.5>
ST_878 : Operation 4936 [1/1] (1.81ns)   --->   "%add_ln15_212 = add i14 -5434, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4936 'add' 'add_ln15_212' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_878 : Operation 4937 [1/1] (0.00ns)   --->   "%zext_ln15_222 = zext i14 %add_ln15_212 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4937 'zext' 'zext_ln15_222' <Predicate = true> <Delay = 0.00>
ST_878 : Operation 4938 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_220 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_222" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4938 'getelementptr' 'fullyconnected_weigh_220' <Predicate = true> <Delay = 0.00>
ST_878 : Operation 4939 [3/4] (10.5ns)   --->   "%sum_218 = fadd float %sum_217, %tmp_2_217" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4939 'fadd' 'sum_218' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_878 : Operation 4940 [2/2] (3.25ns)   --->   "%flat_array_load_219 = load float* %flat_array_addr_219, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4940 'load' 'flat_array_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_878 : Operation 4941 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_620 = load float* %fullyconnected_weigh_220, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4941 'load' 'fullyconnected_weigh_620' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 879 <SV = 878> <Delay = 15.6>
ST_879 : Operation 4942 [2/4] (10.5ns)   --->   "%sum_218 = fadd float %sum_217, %tmp_2_217" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4942 'fadd' 'sum_218' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_879 : Operation 4943 [1/2] (3.25ns)   --->   "%flat_array_load_219 = load float* %flat_array_addr_219, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4943 'load' 'flat_array_load_219' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_879 : Operation 4944 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_620 = load float* %fullyconnected_weigh_220, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4944 'load' 'fullyconnected_weigh_620' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_879 : Operation 4945 [2/2] (12.3ns)   --->   "%tmp_2_218 = fmul float %flat_array_load_219, %fullyconnected_weigh_620" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4945 'fmul' 'tmp_2_218' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 880 <SV = 879> <Delay = 12.3>
ST_880 : Operation 4946 [1/4] (10.5ns)   --->   "%sum_218 = fadd float %sum_217, %tmp_2_217" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4946 'fadd' 'sum_218' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_880 : Operation 4947 [1/2] (12.3ns)   --->   "%tmp_2_218 = fmul float %flat_array_load_219, %fullyconnected_weigh_620" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4947 'fmul' 'tmp_2_218' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 881 <SV = 880> <Delay = 10.5>
ST_881 : Operation 4948 [4/4] (10.5ns)   --->   "%sum_219 = fadd float %sum_218, %tmp_2_218" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4948 'fadd' 'sum_219' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 882 <SV = 881> <Delay = 10.5>
ST_882 : Operation 4949 [1/1] (1.81ns)   --->   "%add_ln15_213 = add i14 -5384, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4949 'add' 'add_ln15_213' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_882 : Operation 4950 [1/1] (0.00ns)   --->   "%zext_ln15_223 = zext i14 %add_ln15_213 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4950 'zext' 'zext_ln15_223' <Predicate = true> <Delay = 0.00>
ST_882 : Operation 4951 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_221 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_223" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4951 'getelementptr' 'fullyconnected_weigh_221' <Predicate = true> <Delay = 0.00>
ST_882 : Operation 4952 [3/4] (10.5ns)   --->   "%sum_219 = fadd float %sum_218, %tmp_2_218" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4952 'fadd' 'sum_219' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_882 : Operation 4953 [2/2] (3.25ns)   --->   "%flat_array_load_220 = load float* %flat_array_addr_220, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4953 'load' 'flat_array_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_882 : Operation 4954 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_621 = load float* %fullyconnected_weigh_221, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4954 'load' 'fullyconnected_weigh_621' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 883 <SV = 882> <Delay = 15.6>
ST_883 : Operation 4955 [2/4] (10.5ns)   --->   "%sum_219 = fadd float %sum_218, %tmp_2_218" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4955 'fadd' 'sum_219' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_883 : Operation 4956 [1/2] (3.25ns)   --->   "%flat_array_load_220 = load float* %flat_array_addr_220, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4956 'load' 'flat_array_load_220' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_883 : Operation 4957 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_621 = load float* %fullyconnected_weigh_221, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4957 'load' 'fullyconnected_weigh_621' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_883 : Operation 4958 [2/2] (12.3ns)   --->   "%tmp_2_219 = fmul float %flat_array_load_220, %fullyconnected_weigh_621" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4958 'fmul' 'tmp_2_219' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 884 <SV = 883> <Delay = 12.3>
ST_884 : Operation 4959 [1/4] (10.5ns)   --->   "%sum_219 = fadd float %sum_218, %tmp_2_218" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4959 'fadd' 'sum_219' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_884 : Operation 4960 [1/2] (12.3ns)   --->   "%tmp_2_219 = fmul float %flat_array_load_220, %fullyconnected_weigh_621" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4960 'fmul' 'tmp_2_219' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 885 <SV = 884> <Delay = 10.5>
ST_885 : Operation 4961 [4/4] (10.5ns)   --->   "%sum_220 = fadd float %sum_219, %tmp_2_219" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4961 'fadd' 'sum_220' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 886 <SV = 885> <Delay = 10.5>
ST_886 : Operation 4962 [1/1] (1.81ns)   --->   "%add_ln15_214 = add i14 -5334, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4962 'add' 'add_ln15_214' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_886 : Operation 4963 [1/1] (0.00ns)   --->   "%zext_ln15_224 = zext i14 %add_ln15_214 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4963 'zext' 'zext_ln15_224' <Predicate = true> <Delay = 0.00>
ST_886 : Operation 4964 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_222 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_224" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4964 'getelementptr' 'fullyconnected_weigh_222' <Predicate = true> <Delay = 0.00>
ST_886 : Operation 4965 [3/4] (10.5ns)   --->   "%sum_220 = fadd float %sum_219, %tmp_2_219" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4965 'fadd' 'sum_220' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_886 : Operation 4966 [2/2] (3.25ns)   --->   "%flat_array_load_221 = load float* %flat_array_addr_221, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4966 'load' 'flat_array_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_886 : Operation 4967 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_622 = load float* %fullyconnected_weigh_222, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4967 'load' 'fullyconnected_weigh_622' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 887 <SV = 886> <Delay = 15.6>
ST_887 : Operation 4968 [2/4] (10.5ns)   --->   "%sum_220 = fadd float %sum_219, %tmp_2_219" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4968 'fadd' 'sum_220' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_887 : Operation 4969 [1/2] (3.25ns)   --->   "%flat_array_load_221 = load float* %flat_array_addr_221, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4969 'load' 'flat_array_load_221' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_887 : Operation 4970 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_622 = load float* %fullyconnected_weigh_222, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4970 'load' 'fullyconnected_weigh_622' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_887 : Operation 4971 [2/2] (12.3ns)   --->   "%tmp_2_220 = fmul float %flat_array_load_221, %fullyconnected_weigh_622" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4971 'fmul' 'tmp_2_220' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 888 <SV = 887> <Delay = 12.3>
ST_888 : Operation 4972 [1/4] (10.5ns)   --->   "%sum_220 = fadd float %sum_219, %tmp_2_219" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4972 'fadd' 'sum_220' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_888 : Operation 4973 [1/2] (12.3ns)   --->   "%tmp_2_220 = fmul float %flat_array_load_221, %fullyconnected_weigh_622" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4973 'fmul' 'tmp_2_220' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 889 <SV = 888> <Delay = 10.5>
ST_889 : Operation 4974 [4/4] (10.5ns)   --->   "%sum_221 = fadd float %sum_220, %tmp_2_220" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4974 'fadd' 'sum_221' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 890 <SV = 889> <Delay = 10.5>
ST_890 : Operation 4975 [1/1] (1.81ns)   --->   "%add_ln15_215 = add i14 -5284, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4975 'add' 'add_ln15_215' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_890 : Operation 4976 [1/1] (0.00ns)   --->   "%zext_ln15_225 = zext i14 %add_ln15_215 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4976 'zext' 'zext_ln15_225' <Predicate = true> <Delay = 0.00>
ST_890 : Operation 4977 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_223 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_225" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4977 'getelementptr' 'fullyconnected_weigh_223' <Predicate = true> <Delay = 0.00>
ST_890 : Operation 4978 [3/4] (10.5ns)   --->   "%sum_221 = fadd float %sum_220, %tmp_2_220" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4978 'fadd' 'sum_221' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_890 : Operation 4979 [2/2] (3.25ns)   --->   "%flat_array_load_222 = load float* %flat_array_addr_222, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4979 'load' 'flat_array_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_890 : Operation 4980 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_623 = load float* %fullyconnected_weigh_223, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4980 'load' 'fullyconnected_weigh_623' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 891 <SV = 890> <Delay = 15.6>
ST_891 : Operation 4981 [2/4] (10.5ns)   --->   "%sum_221 = fadd float %sum_220, %tmp_2_220" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4981 'fadd' 'sum_221' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_891 : Operation 4982 [1/2] (3.25ns)   --->   "%flat_array_load_222 = load float* %flat_array_addr_222, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4982 'load' 'flat_array_load_222' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_891 : Operation 4983 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_623 = load float* %fullyconnected_weigh_223, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4983 'load' 'fullyconnected_weigh_623' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_891 : Operation 4984 [2/2] (12.3ns)   --->   "%tmp_2_221 = fmul float %flat_array_load_222, %fullyconnected_weigh_623" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4984 'fmul' 'tmp_2_221' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 892 <SV = 891> <Delay = 12.3>
ST_892 : Operation 4985 [1/4] (10.5ns)   --->   "%sum_221 = fadd float %sum_220, %tmp_2_220" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4985 'fadd' 'sum_221' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_892 : Operation 4986 [1/2] (12.3ns)   --->   "%tmp_2_221 = fmul float %flat_array_load_222, %fullyconnected_weigh_623" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4986 'fmul' 'tmp_2_221' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 893 <SV = 892> <Delay = 10.5>
ST_893 : Operation 4987 [4/4] (10.5ns)   --->   "%sum_222 = fadd float %sum_221, %tmp_2_221" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4987 'fadd' 'sum_222' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 894 <SV = 893> <Delay = 10.5>
ST_894 : Operation 4988 [1/1] (1.81ns)   --->   "%add_ln15_216 = add i14 -5234, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4988 'add' 'add_ln15_216' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_894 : Operation 4989 [1/1] (0.00ns)   --->   "%zext_ln15_226 = zext i14 %add_ln15_216 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4989 'zext' 'zext_ln15_226' <Predicate = true> <Delay = 0.00>
ST_894 : Operation 4990 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_224 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_226" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4990 'getelementptr' 'fullyconnected_weigh_224' <Predicate = true> <Delay = 0.00>
ST_894 : Operation 4991 [3/4] (10.5ns)   --->   "%sum_222 = fadd float %sum_221, %tmp_2_221" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4991 'fadd' 'sum_222' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_894 : Operation 4992 [2/2] (3.25ns)   --->   "%flat_array_load_223 = load float* %flat_array_addr_223, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4992 'load' 'flat_array_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_894 : Operation 4993 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_624 = load float* %fullyconnected_weigh_224, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4993 'load' 'fullyconnected_weigh_624' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 895 <SV = 894> <Delay = 15.6>
ST_895 : Operation 4994 [2/4] (10.5ns)   --->   "%sum_222 = fadd float %sum_221, %tmp_2_221" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4994 'fadd' 'sum_222' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_895 : Operation 4995 [1/2] (3.25ns)   --->   "%flat_array_load_223 = load float* %flat_array_addr_223, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4995 'load' 'flat_array_load_223' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_895 : Operation 4996 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_624 = load float* %fullyconnected_weigh_224, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4996 'load' 'fullyconnected_weigh_624' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_895 : Operation 4997 [2/2] (12.3ns)   --->   "%tmp_2_222 = fmul float %flat_array_load_223, %fullyconnected_weigh_624" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4997 'fmul' 'tmp_2_222' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 896 <SV = 895> <Delay = 12.3>
ST_896 : Operation 4998 [1/4] (10.5ns)   --->   "%sum_222 = fadd float %sum_221, %tmp_2_221" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4998 'fadd' 'sum_222' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_896 : Operation 4999 [1/2] (12.3ns)   --->   "%tmp_2_222 = fmul float %flat_array_load_223, %fullyconnected_weigh_624" [fullyconnected/fully_connected.cpp:15]   --->   Operation 4999 'fmul' 'tmp_2_222' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 897 <SV = 896> <Delay = 10.5>
ST_897 : Operation 5000 [4/4] (10.5ns)   --->   "%sum_223 = fadd float %sum_222, %tmp_2_222" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5000 'fadd' 'sum_223' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 898 <SV = 897> <Delay = 10.5>
ST_898 : Operation 5001 [1/1] (0.00ns)   --->   "%tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 175, i6 %i_0)" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5001 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_898 : Operation 5002 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_225 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %tmp_s" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5002 'getelementptr' 'fullyconnected_weigh_225' <Predicate = true> <Delay = 0.00>
ST_898 : Operation 5003 [3/4] (10.5ns)   --->   "%sum_223 = fadd float %sum_222, %tmp_2_222" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5003 'fadd' 'sum_223' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_898 : Operation 5004 [2/2] (3.25ns)   --->   "%flat_array_load_224 = load float* %flat_array_addr_224, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5004 'load' 'flat_array_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_898 : Operation 5005 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_625 = load float* %fullyconnected_weigh_225, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5005 'load' 'fullyconnected_weigh_625' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 899 <SV = 898> <Delay = 15.6>
ST_899 : Operation 5006 [2/4] (10.5ns)   --->   "%sum_223 = fadd float %sum_222, %tmp_2_222" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5006 'fadd' 'sum_223' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_899 : Operation 5007 [1/2] (3.25ns)   --->   "%flat_array_load_224 = load float* %flat_array_addr_224, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5007 'load' 'flat_array_load_224' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_899 : Operation 5008 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_625 = load float* %fullyconnected_weigh_225, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5008 'load' 'fullyconnected_weigh_625' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_899 : Operation 5009 [2/2] (12.3ns)   --->   "%tmp_2_223 = fmul float %flat_array_load_224, %fullyconnected_weigh_625" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5009 'fmul' 'tmp_2_223' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 900 <SV = 899> <Delay = 12.3>
ST_900 : Operation 5010 [1/4] (10.5ns)   --->   "%sum_223 = fadd float %sum_222, %tmp_2_222" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5010 'fadd' 'sum_223' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_900 : Operation 5011 [1/2] (12.3ns)   --->   "%tmp_2_223 = fmul float %flat_array_load_224, %fullyconnected_weigh_625" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5011 'fmul' 'tmp_2_223' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 901 <SV = 900> <Delay = 10.5>
ST_901 : Operation 5012 [4/4] (10.5ns)   --->   "%sum_224 = fadd float %sum_223, %tmp_2_223" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5012 'fadd' 'sum_224' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 902 <SV = 901> <Delay = 10.5>
ST_902 : Operation 5013 [1/1] (1.81ns)   --->   "%add_ln15_217 = add i14 -5134, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5013 'add' 'add_ln15_217' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_902 : Operation 5014 [1/1] (0.00ns)   --->   "%zext_ln15_227 = zext i14 %add_ln15_217 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5014 'zext' 'zext_ln15_227' <Predicate = true> <Delay = 0.00>
ST_902 : Operation 5015 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_226 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_227" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5015 'getelementptr' 'fullyconnected_weigh_226' <Predicate = true> <Delay = 0.00>
ST_902 : Operation 5016 [3/4] (10.5ns)   --->   "%sum_224 = fadd float %sum_223, %tmp_2_223" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5016 'fadd' 'sum_224' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_902 : Operation 5017 [2/2] (3.25ns)   --->   "%flat_array_load_225 = load float* %flat_array_addr_225, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5017 'load' 'flat_array_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_902 : Operation 5018 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_626 = load float* %fullyconnected_weigh_226, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5018 'load' 'fullyconnected_weigh_626' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 903 <SV = 902> <Delay = 15.6>
ST_903 : Operation 5019 [2/4] (10.5ns)   --->   "%sum_224 = fadd float %sum_223, %tmp_2_223" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5019 'fadd' 'sum_224' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_903 : Operation 5020 [1/2] (3.25ns)   --->   "%flat_array_load_225 = load float* %flat_array_addr_225, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5020 'load' 'flat_array_load_225' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_903 : Operation 5021 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_626 = load float* %fullyconnected_weigh_226, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5021 'load' 'fullyconnected_weigh_626' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_903 : Operation 5022 [2/2] (12.3ns)   --->   "%tmp_2_224 = fmul float %flat_array_load_225, %fullyconnected_weigh_626" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5022 'fmul' 'tmp_2_224' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 904 <SV = 903> <Delay = 12.3>
ST_904 : Operation 5023 [1/4] (10.5ns)   --->   "%sum_224 = fadd float %sum_223, %tmp_2_223" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5023 'fadd' 'sum_224' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_904 : Operation 5024 [1/2] (12.3ns)   --->   "%tmp_2_224 = fmul float %flat_array_load_225, %fullyconnected_weigh_626" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5024 'fmul' 'tmp_2_224' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 905 <SV = 904> <Delay = 10.5>
ST_905 : Operation 5025 [4/4] (10.5ns)   --->   "%sum_225 = fadd float %sum_224, %tmp_2_224" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5025 'fadd' 'sum_225' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 906 <SV = 905> <Delay = 10.5>
ST_906 : Operation 5026 [1/1] (1.81ns)   --->   "%add_ln15_218 = add i14 -5084, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5026 'add' 'add_ln15_218' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_906 : Operation 5027 [1/1] (0.00ns)   --->   "%zext_ln15_228 = zext i14 %add_ln15_218 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5027 'zext' 'zext_ln15_228' <Predicate = true> <Delay = 0.00>
ST_906 : Operation 5028 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_227 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_228" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5028 'getelementptr' 'fullyconnected_weigh_227' <Predicate = true> <Delay = 0.00>
ST_906 : Operation 5029 [3/4] (10.5ns)   --->   "%sum_225 = fadd float %sum_224, %tmp_2_224" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5029 'fadd' 'sum_225' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_906 : Operation 5030 [2/2] (3.25ns)   --->   "%flat_array_load_226 = load float* %flat_array_addr_226, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5030 'load' 'flat_array_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_906 : Operation 5031 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_627 = load float* %fullyconnected_weigh_227, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5031 'load' 'fullyconnected_weigh_627' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 907 <SV = 906> <Delay = 15.6>
ST_907 : Operation 5032 [2/4] (10.5ns)   --->   "%sum_225 = fadd float %sum_224, %tmp_2_224" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5032 'fadd' 'sum_225' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_907 : Operation 5033 [1/2] (3.25ns)   --->   "%flat_array_load_226 = load float* %flat_array_addr_226, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5033 'load' 'flat_array_load_226' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_907 : Operation 5034 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_627 = load float* %fullyconnected_weigh_227, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5034 'load' 'fullyconnected_weigh_627' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_907 : Operation 5035 [2/2] (12.3ns)   --->   "%tmp_2_225 = fmul float %flat_array_load_226, %fullyconnected_weigh_627" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5035 'fmul' 'tmp_2_225' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 908 <SV = 907> <Delay = 12.3>
ST_908 : Operation 5036 [1/4] (10.5ns)   --->   "%sum_225 = fadd float %sum_224, %tmp_2_224" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5036 'fadd' 'sum_225' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_908 : Operation 5037 [1/2] (12.3ns)   --->   "%tmp_2_225 = fmul float %flat_array_load_226, %fullyconnected_weigh_627" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5037 'fmul' 'tmp_2_225' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 909 <SV = 908> <Delay = 10.5>
ST_909 : Operation 5038 [4/4] (10.5ns)   --->   "%sum_226 = fadd float %sum_225, %tmp_2_225" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5038 'fadd' 'sum_226' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 910 <SV = 909> <Delay = 10.5>
ST_910 : Operation 5039 [1/1] (1.81ns)   --->   "%add_ln15_219 = add i14 -5034, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5039 'add' 'add_ln15_219' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_910 : Operation 5040 [1/1] (0.00ns)   --->   "%zext_ln15_229 = zext i14 %add_ln15_219 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5040 'zext' 'zext_ln15_229' <Predicate = true> <Delay = 0.00>
ST_910 : Operation 5041 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_228 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_229" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5041 'getelementptr' 'fullyconnected_weigh_228' <Predicate = true> <Delay = 0.00>
ST_910 : Operation 5042 [3/4] (10.5ns)   --->   "%sum_226 = fadd float %sum_225, %tmp_2_225" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5042 'fadd' 'sum_226' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_910 : Operation 5043 [2/2] (3.25ns)   --->   "%flat_array_load_227 = load float* %flat_array_addr_227, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5043 'load' 'flat_array_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_910 : Operation 5044 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_628 = load float* %fullyconnected_weigh_228, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5044 'load' 'fullyconnected_weigh_628' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 911 <SV = 910> <Delay = 15.6>
ST_911 : Operation 5045 [2/4] (10.5ns)   --->   "%sum_226 = fadd float %sum_225, %tmp_2_225" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5045 'fadd' 'sum_226' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_911 : Operation 5046 [1/2] (3.25ns)   --->   "%flat_array_load_227 = load float* %flat_array_addr_227, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5046 'load' 'flat_array_load_227' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_911 : Operation 5047 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_628 = load float* %fullyconnected_weigh_228, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5047 'load' 'fullyconnected_weigh_628' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_911 : Operation 5048 [2/2] (12.3ns)   --->   "%tmp_2_226 = fmul float %flat_array_load_227, %fullyconnected_weigh_628" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5048 'fmul' 'tmp_2_226' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 912 <SV = 911> <Delay = 12.3>
ST_912 : Operation 5049 [1/4] (10.5ns)   --->   "%sum_226 = fadd float %sum_225, %tmp_2_225" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5049 'fadd' 'sum_226' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_912 : Operation 5050 [1/2] (12.3ns)   --->   "%tmp_2_226 = fmul float %flat_array_load_227, %fullyconnected_weigh_628" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5050 'fmul' 'tmp_2_226' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 913 <SV = 912> <Delay = 10.5>
ST_913 : Operation 5051 [4/4] (10.5ns)   --->   "%sum_227 = fadd float %sum_226, %tmp_2_226" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5051 'fadd' 'sum_227' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 914 <SV = 913> <Delay = 10.5>
ST_914 : Operation 5052 [1/1] (1.81ns)   --->   "%add_ln15_220 = add i14 -4984, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5052 'add' 'add_ln15_220' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_914 : Operation 5053 [1/1] (0.00ns)   --->   "%zext_ln15_230 = zext i14 %add_ln15_220 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5053 'zext' 'zext_ln15_230' <Predicate = true> <Delay = 0.00>
ST_914 : Operation 5054 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_229 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_230" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5054 'getelementptr' 'fullyconnected_weigh_229' <Predicate = true> <Delay = 0.00>
ST_914 : Operation 5055 [3/4] (10.5ns)   --->   "%sum_227 = fadd float %sum_226, %tmp_2_226" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5055 'fadd' 'sum_227' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_914 : Operation 5056 [2/2] (3.25ns)   --->   "%flat_array_load_228 = load float* %flat_array_addr_228, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5056 'load' 'flat_array_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_914 : Operation 5057 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_629 = load float* %fullyconnected_weigh_229, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5057 'load' 'fullyconnected_weigh_629' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 915 <SV = 914> <Delay = 15.6>
ST_915 : Operation 5058 [2/4] (10.5ns)   --->   "%sum_227 = fadd float %sum_226, %tmp_2_226" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5058 'fadd' 'sum_227' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_915 : Operation 5059 [1/2] (3.25ns)   --->   "%flat_array_load_228 = load float* %flat_array_addr_228, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5059 'load' 'flat_array_load_228' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_915 : Operation 5060 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_629 = load float* %fullyconnected_weigh_229, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5060 'load' 'fullyconnected_weigh_629' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_915 : Operation 5061 [2/2] (12.3ns)   --->   "%tmp_2_227 = fmul float %flat_array_load_228, %fullyconnected_weigh_629" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5061 'fmul' 'tmp_2_227' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 916 <SV = 915> <Delay = 12.3>
ST_916 : Operation 5062 [1/4] (10.5ns)   --->   "%sum_227 = fadd float %sum_226, %tmp_2_226" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5062 'fadd' 'sum_227' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_916 : Operation 5063 [1/2] (12.3ns)   --->   "%tmp_2_227 = fmul float %flat_array_load_228, %fullyconnected_weigh_629" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5063 'fmul' 'tmp_2_227' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 917 <SV = 916> <Delay = 10.5>
ST_917 : Operation 5064 [4/4] (10.5ns)   --->   "%sum_228 = fadd float %sum_227, %tmp_2_227" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5064 'fadd' 'sum_228' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 918 <SV = 917> <Delay = 10.5>
ST_918 : Operation 5065 [1/1] (1.81ns)   --->   "%add_ln15_221 = add i14 -4934, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5065 'add' 'add_ln15_221' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_918 : Operation 5066 [1/1] (0.00ns)   --->   "%zext_ln15_231 = zext i14 %add_ln15_221 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5066 'zext' 'zext_ln15_231' <Predicate = true> <Delay = 0.00>
ST_918 : Operation 5067 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_230 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_231" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5067 'getelementptr' 'fullyconnected_weigh_230' <Predicate = true> <Delay = 0.00>
ST_918 : Operation 5068 [3/4] (10.5ns)   --->   "%sum_228 = fadd float %sum_227, %tmp_2_227" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5068 'fadd' 'sum_228' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_918 : Operation 5069 [2/2] (3.25ns)   --->   "%flat_array_load_229 = load float* %flat_array_addr_229, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5069 'load' 'flat_array_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_918 : Operation 5070 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_630 = load float* %fullyconnected_weigh_230, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5070 'load' 'fullyconnected_weigh_630' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 919 <SV = 918> <Delay = 15.6>
ST_919 : Operation 5071 [2/4] (10.5ns)   --->   "%sum_228 = fadd float %sum_227, %tmp_2_227" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5071 'fadd' 'sum_228' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_919 : Operation 5072 [1/2] (3.25ns)   --->   "%flat_array_load_229 = load float* %flat_array_addr_229, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5072 'load' 'flat_array_load_229' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_919 : Operation 5073 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_630 = load float* %fullyconnected_weigh_230, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5073 'load' 'fullyconnected_weigh_630' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_919 : Operation 5074 [2/2] (12.3ns)   --->   "%tmp_2_228 = fmul float %flat_array_load_229, %fullyconnected_weigh_630" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5074 'fmul' 'tmp_2_228' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 920 <SV = 919> <Delay = 12.3>
ST_920 : Operation 5075 [1/4] (10.5ns)   --->   "%sum_228 = fadd float %sum_227, %tmp_2_227" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5075 'fadd' 'sum_228' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_920 : Operation 5076 [1/2] (12.3ns)   --->   "%tmp_2_228 = fmul float %flat_array_load_229, %fullyconnected_weigh_630" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5076 'fmul' 'tmp_2_228' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 921 <SV = 920> <Delay = 10.5>
ST_921 : Operation 5077 [4/4] (10.5ns)   --->   "%sum_229 = fadd float %sum_228, %tmp_2_228" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5077 'fadd' 'sum_229' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 922 <SV = 921> <Delay = 10.5>
ST_922 : Operation 5078 [1/1] (1.81ns)   --->   "%add_ln15_222 = add i14 -4884, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5078 'add' 'add_ln15_222' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_922 : Operation 5079 [1/1] (0.00ns)   --->   "%zext_ln15_232 = zext i14 %add_ln15_222 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5079 'zext' 'zext_ln15_232' <Predicate = true> <Delay = 0.00>
ST_922 : Operation 5080 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_231 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_232" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5080 'getelementptr' 'fullyconnected_weigh_231' <Predicate = true> <Delay = 0.00>
ST_922 : Operation 5081 [3/4] (10.5ns)   --->   "%sum_229 = fadd float %sum_228, %tmp_2_228" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5081 'fadd' 'sum_229' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_922 : Operation 5082 [2/2] (3.25ns)   --->   "%flat_array_load_230 = load float* %flat_array_addr_230, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5082 'load' 'flat_array_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_922 : Operation 5083 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_631 = load float* %fullyconnected_weigh_231, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5083 'load' 'fullyconnected_weigh_631' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 923 <SV = 922> <Delay = 15.6>
ST_923 : Operation 5084 [2/4] (10.5ns)   --->   "%sum_229 = fadd float %sum_228, %tmp_2_228" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5084 'fadd' 'sum_229' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_923 : Operation 5085 [1/2] (3.25ns)   --->   "%flat_array_load_230 = load float* %flat_array_addr_230, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5085 'load' 'flat_array_load_230' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_923 : Operation 5086 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_631 = load float* %fullyconnected_weigh_231, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5086 'load' 'fullyconnected_weigh_631' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_923 : Operation 5087 [2/2] (12.3ns)   --->   "%tmp_2_229 = fmul float %flat_array_load_230, %fullyconnected_weigh_631" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5087 'fmul' 'tmp_2_229' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 924 <SV = 923> <Delay = 12.3>
ST_924 : Operation 5088 [1/4] (10.5ns)   --->   "%sum_229 = fadd float %sum_228, %tmp_2_228" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5088 'fadd' 'sum_229' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_924 : Operation 5089 [1/2] (12.3ns)   --->   "%tmp_2_229 = fmul float %flat_array_load_230, %fullyconnected_weigh_631" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5089 'fmul' 'tmp_2_229' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 925 <SV = 924> <Delay = 10.5>
ST_925 : Operation 5090 [4/4] (10.5ns)   --->   "%sum_230 = fadd float %sum_229, %tmp_2_229" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5090 'fadd' 'sum_230' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 926 <SV = 925> <Delay = 10.5>
ST_926 : Operation 5091 [1/1] (1.81ns)   --->   "%add_ln15_223 = add i14 -4834, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5091 'add' 'add_ln15_223' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_926 : Operation 5092 [1/1] (0.00ns)   --->   "%zext_ln15_233 = zext i14 %add_ln15_223 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5092 'zext' 'zext_ln15_233' <Predicate = true> <Delay = 0.00>
ST_926 : Operation 5093 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_232 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_233" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5093 'getelementptr' 'fullyconnected_weigh_232' <Predicate = true> <Delay = 0.00>
ST_926 : Operation 5094 [3/4] (10.5ns)   --->   "%sum_230 = fadd float %sum_229, %tmp_2_229" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5094 'fadd' 'sum_230' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_926 : Operation 5095 [2/2] (3.25ns)   --->   "%flat_array_load_231 = load float* %flat_array_addr_231, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5095 'load' 'flat_array_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_926 : Operation 5096 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_632 = load float* %fullyconnected_weigh_232, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5096 'load' 'fullyconnected_weigh_632' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 927 <SV = 926> <Delay = 15.6>
ST_927 : Operation 5097 [2/4] (10.5ns)   --->   "%sum_230 = fadd float %sum_229, %tmp_2_229" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5097 'fadd' 'sum_230' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_927 : Operation 5098 [1/2] (3.25ns)   --->   "%flat_array_load_231 = load float* %flat_array_addr_231, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5098 'load' 'flat_array_load_231' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_927 : Operation 5099 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_632 = load float* %fullyconnected_weigh_232, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5099 'load' 'fullyconnected_weigh_632' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_927 : Operation 5100 [2/2] (12.3ns)   --->   "%tmp_2_230 = fmul float %flat_array_load_231, %fullyconnected_weigh_632" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5100 'fmul' 'tmp_2_230' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 928 <SV = 927> <Delay = 12.3>
ST_928 : Operation 5101 [1/4] (10.5ns)   --->   "%sum_230 = fadd float %sum_229, %tmp_2_229" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5101 'fadd' 'sum_230' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_928 : Operation 5102 [1/2] (12.3ns)   --->   "%tmp_2_230 = fmul float %flat_array_load_231, %fullyconnected_weigh_632" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5102 'fmul' 'tmp_2_230' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 929 <SV = 928> <Delay = 10.5>
ST_929 : Operation 5103 [4/4] (10.5ns)   --->   "%sum_231 = fadd float %sum_230, %tmp_2_230" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5103 'fadd' 'sum_231' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 930 <SV = 929> <Delay = 10.5>
ST_930 : Operation 5104 [1/1] (1.81ns)   --->   "%add_ln15_224 = add i14 -4784, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5104 'add' 'add_ln15_224' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 5105 [1/1] (0.00ns)   --->   "%zext_ln15_234 = zext i14 %add_ln15_224 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5105 'zext' 'zext_ln15_234' <Predicate = true> <Delay = 0.00>
ST_930 : Operation 5106 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_233 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_234" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5106 'getelementptr' 'fullyconnected_weigh_233' <Predicate = true> <Delay = 0.00>
ST_930 : Operation 5107 [3/4] (10.5ns)   --->   "%sum_231 = fadd float %sum_230, %tmp_2_230" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5107 'fadd' 'sum_231' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_930 : Operation 5108 [2/2] (3.25ns)   --->   "%flat_array_load_232 = load float* %flat_array_addr_232, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5108 'load' 'flat_array_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_930 : Operation 5109 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_633 = load float* %fullyconnected_weigh_233, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5109 'load' 'fullyconnected_weigh_633' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 931 <SV = 930> <Delay = 15.6>
ST_931 : Operation 5110 [2/4] (10.5ns)   --->   "%sum_231 = fadd float %sum_230, %tmp_2_230" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5110 'fadd' 'sum_231' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_931 : Operation 5111 [1/2] (3.25ns)   --->   "%flat_array_load_232 = load float* %flat_array_addr_232, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5111 'load' 'flat_array_load_232' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_931 : Operation 5112 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_633 = load float* %fullyconnected_weigh_233, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5112 'load' 'fullyconnected_weigh_633' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_931 : Operation 5113 [2/2] (12.3ns)   --->   "%tmp_2_231 = fmul float %flat_array_load_232, %fullyconnected_weigh_633" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5113 'fmul' 'tmp_2_231' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 932 <SV = 931> <Delay = 12.3>
ST_932 : Operation 5114 [1/4] (10.5ns)   --->   "%sum_231 = fadd float %sum_230, %tmp_2_230" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5114 'fadd' 'sum_231' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 5115 [1/2] (12.3ns)   --->   "%tmp_2_231 = fmul float %flat_array_load_232, %fullyconnected_weigh_633" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5115 'fmul' 'tmp_2_231' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 933 <SV = 932> <Delay = 10.5>
ST_933 : Operation 5116 [4/4] (10.5ns)   --->   "%sum_232 = fadd float %sum_231, %tmp_2_231" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5116 'fadd' 'sum_232' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 934 <SV = 933> <Delay = 10.5>
ST_934 : Operation 5117 [1/1] (1.81ns)   --->   "%add_ln15_225 = add i14 -4734, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5117 'add' 'add_ln15_225' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 5118 [1/1] (0.00ns)   --->   "%zext_ln15_235 = zext i14 %add_ln15_225 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5118 'zext' 'zext_ln15_235' <Predicate = true> <Delay = 0.00>
ST_934 : Operation 5119 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_234 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_235" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5119 'getelementptr' 'fullyconnected_weigh_234' <Predicate = true> <Delay = 0.00>
ST_934 : Operation 5120 [3/4] (10.5ns)   --->   "%sum_232 = fadd float %sum_231, %tmp_2_231" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5120 'fadd' 'sum_232' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_934 : Operation 5121 [2/2] (3.25ns)   --->   "%flat_array_load_233 = load float* %flat_array_addr_233, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5121 'load' 'flat_array_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_934 : Operation 5122 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_634 = load float* %fullyconnected_weigh_234, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5122 'load' 'fullyconnected_weigh_634' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 935 <SV = 934> <Delay = 15.6>
ST_935 : Operation 5123 [2/4] (10.5ns)   --->   "%sum_232 = fadd float %sum_231, %tmp_2_231" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5123 'fadd' 'sum_232' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_935 : Operation 5124 [1/2] (3.25ns)   --->   "%flat_array_load_233 = load float* %flat_array_addr_233, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5124 'load' 'flat_array_load_233' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_935 : Operation 5125 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_634 = load float* %fullyconnected_weigh_234, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5125 'load' 'fullyconnected_weigh_634' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_935 : Operation 5126 [2/2] (12.3ns)   --->   "%tmp_2_232 = fmul float %flat_array_load_233, %fullyconnected_weigh_634" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5126 'fmul' 'tmp_2_232' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 936 <SV = 935> <Delay = 12.3>
ST_936 : Operation 5127 [1/4] (10.5ns)   --->   "%sum_232 = fadd float %sum_231, %tmp_2_231" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5127 'fadd' 'sum_232' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_936 : Operation 5128 [1/2] (12.3ns)   --->   "%tmp_2_232 = fmul float %flat_array_load_233, %fullyconnected_weigh_634" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5128 'fmul' 'tmp_2_232' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 937 <SV = 936> <Delay = 10.5>
ST_937 : Operation 5129 [4/4] (10.5ns)   --->   "%sum_233 = fadd float %sum_232, %tmp_2_232" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5129 'fadd' 'sum_233' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 938 <SV = 937> <Delay = 10.5>
ST_938 : Operation 5130 [1/1] (1.81ns)   --->   "%add_ln15_226 = add i14 -4684, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5130 'add' 'add_ln15_226' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_938 : Operation 5131 [1/1] (0.00ns)   --->   "%zext_ln15_236 = zext i14 %add_ln15_226 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5131 'zext' 'zext_ln15_236' <Predicate = true> <Delay = 0.00>
ST_938 : Operation 5132 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_235 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_236" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5132 'getelementptr' 'fullyconnected_weigh_235' <Predicate = true> <Delay = 0.00>
ST_938 : Operation 5133 [3/4] (10.5ns)   --->   "%sum_233 = fadd float %sum_232, %tmp_2_232" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5133 'fadd' 'sum_233' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_938 : Operation 5134 [2/2] (3.25ns)   --->   "%flat_array_load_234 = load float* %flat_array_addr_234, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5134 'load' 'flat_array_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_938 : Operation 5135 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_635 = load float* %fullyconnected_weigh_235, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5135 'load' 'fullyconnected_weigh_635' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 939 <SV = 938> <Delay = 15.6>
ST_939 : Operation 5136 [2/4] (10.5ns)   --->   "%sum_233 = fadd float %sum_232, %tmp_2_232" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5136 'fadd' 'sum_233' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_939 : Operation 5137 [1/2] (3.25ns)   --->   "%flat_array_load_234 = load float* %flat_array_addr_234, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5137 'load' 'flat_array_load_234' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_939 : Operation 5138 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_635 = load float* %fullyconnected_weigh_235, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5138 'load' 'fullyconnected_weigh_635' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_939 : Operation 5139 [2/2] (12.3ns)   --->   "%tmp_2_233 = fmul float %flat_array_load_234, %fullyconnected_weigh_635" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5139 'fmul' 'tmp_2_233' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 940 <SV = 939> <Delay = 12.3>
ST_940 : Operation 5140 [1/4] (10.5ns)   --->   "%sum_233 = fadd float %sum_232, %tmp_2_232" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5140 'fadd' 'sum_233' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_940 : Operation 5141 [1/2] (12.3ns)   --->   "%tmp_2_233 = fmul float %flat_array_load_234, %fullyconnected_weigh_635" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5141 'fmul' 'tmp_2_233' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 941 <SV = 940> <Delay = 10.5>
ST_941 : Operation 5142 [4/4] (10.5ns)   --->   "%sum_234 = fadd float %sum_233, %tmp_2_233" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5142 'fadd' 'sum_234' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 942 <SV = 941> <Delay = 10.5>
ST_942 : Operation 5143 [1/1] (1.81ns)   --->   "%add_ln15_227 = add i14 -4634, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5143 'add' 'add_ln15_227' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_942 : Operation 5144 [1/1] (0.00ns)   --->   "%zext_ln15_237 = zext i14 %add_ln15_227 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5144 'zext' 'zext_ln15_237' <Predicate = true> <Delay = 0.00>
ST_942 : Operation 5145 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_236 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_237" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5145 'getelementptr' 'fullyconnected_weigh_236' <Predicate = true> <Delay = 0.00>
ST_942 : Operation 5146 [3/4] (10.5ns)   --->   "%sum_234 = fadd float %sum_233, %tmp_2_233" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5146 'fadd' 'sum_234' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_942 : Operation 5147 [2/2] (3.25ns)   --->   "%flat_array_load_235 = load float* %flat_array_addr_235, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5147 'load' 'flat_array_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_942 : Operation 5148 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_636 = load float* %fullyconnected_weigh_236, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5148 'load' 'fullyconnected_weigh_636' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 943 <SV = 942> <Delay = 15.6>
ST_943 : Operation 5149 [2/4] (10.5ns)   --->   "%sum_234 = fadd float %sum_233, %tmp_2_233" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5149 'fadd' 'sum_234' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_943 : Operation 5150 [1/2] (3.25ns)   --->   "%flat_array_load_235 = load float* %flat_array_addr_235, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5150 'load' 'flat_array_load_235' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_943 : Operation 5151 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_636 = load float* %fullyconnected_weigh_236, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5151 'load' 'fullyconnected_weigh_636' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_943 : Operation 5152 [2/2] (12.3ns)   --->   "%tmp_2_234 = fmul float %flat_array_load_235, %fullyconnected_weigh_636" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5152 'fmul' 'tmp_2_234' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 944 <SV = 943> <Delay = 12.3>
ST_944 : Operation 5153 [1/4] (10.5ns)   --->   "%sum_234 = fadd float %sum_233, %tmp_2_233" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5153 'fadd' 'sum_234' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_944 : Operation 5154 [1/2] (12.3ns)   --->   "%tmp_2_234 = fmul float %flat_array_load_235, %fullyconnected_weigh_636" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5154 'fmul' 'tmp_2_234' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 945 <SV = 944> <Delay = 10.5>
ST_945 : Operation 5155 [4/4] (10.5ns)   --->   "%sum_235 = fadd float %sum_234, %tmp_2_234" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5155 'fadd' 'sum_235' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 946 <SV = 945> <Delay = 10.5>
ST_946 : Operation 5156 [1/1] (1.81ns)   --->   "%add_ln15_228 = add i14 -4584, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5156 'add' 'add_ln15_228' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_946 : Operation 5157 [1/1] (0.00ns)   --->   "%zext_ln15_238 = zext i14 %add_ln15_228 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5157 'zext' 'zext_ln15_238' <Predicate = true> <Delay = 0.00>
ST_946 : Operation 5158 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_237 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_238" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5158 'getelementptr' 'fullyconnected_weigh_237' <Predicate = true> <Delay = 0.00>
ST_946 : Operation 5159 [3/4] (10.5ns)   --->   "%sum_235 = fadd float %sum_234, %tmp_2_234" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5159 'fadd' 'sum_235' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_946 : Operation 5160 [2/2] (3.25ns)   --->   "%flat_array_load_236 = load float* %flat_array_addr_236, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5160 'load' 'flat_array_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_946 : Operation 5161 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_637 = load float* %fullyconnected_weigh_237, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5161 'load' 'fullyconnected_weigh_637' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 947 <SV = 946> <Delay = 15.6>
ST_947 : Operation 5162 [2/4] (10.5ns)   --->   "%sum_235 = fadd float %sum_234, %tmp_2_234" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5162 'fadd' 'sum_235' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_947 : Operation 5163 [1/2] (3.25ns)   --->   "%flat_array_load_236 = load float* %flat_array_addr_236, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5163 'load' 'flat_array_load_236' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_947 : Operation 5164 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_637 = load float* %fullyconnected_weigh_237, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5164 'load' 'fullyconnected_weigh_637' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_947 : Operation 5165 [2/2] (12.3ns)   --->   "%tmp_2_235 = fmul float %flat_array_load_236, %fullyconnected_weigh_637" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5165 'fmul' 'tmp_2_235' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 948 <SV = 947> <Delay = 12.3>
ST_948 : Operation 5166 [1/4] (10.5ns)   --->   "%sum_235 = fadd float %sum_234, %tmp_2_234" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5166 'fadd' 'sum_235' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_948 : Operation 5167 [1/2] (12.3ns)   --->   "%tmp_2_235 = fmul float %flat_array_load_236, %fullyconnected_weigh_637" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5167 'fmul' 'tmp_2_235' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 949 <SV = 948> <Delay = 10.5>
ST_949 : Operation 5168 [4/4] (10.5ns)   --->   "%sum_236 = fadd float %sum_235, %tmp_2_235" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5168 'fadd' 'sum_236' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 950 <SV = 949> <Delay = 10.5>
ST_950 : Operation 5169 [1/1] (1.81ns)   --->   "%add_ln15_229 = add i14 -4534, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5169 'add' 'add_ln15_229' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_950 : Operation 5170 [1/1] (0.00ns)   --->   "%zext_ln15_239 = zext i14 %add_ln15_229 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5170 'zext' 'zext_ln15_239' <Predicate = true> <Delay = 0.00>
ST_950 : Operation 5171 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_238 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_239" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5171 'getelementptr' 'fullyconnected_weigh_238' <Predicate = true> <Delay = 0.00>
ST_950 : Operation 5172 [3/4] (10.5ns)   --->   "%sum_236 = fadd float %sum_235, %tmp_2_235" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5172 'fadd' 'sum_236' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_950 : Operation 5173 [2/2] (3.25ns)   --->   "%flat_array_load_237 = load float* %flat_array_addr_237, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5173 'load' 'flat_array_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_950 : Operation 5174 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_638 = load float* %fullyconnected_weigh_238, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5174 'load' 'fullyconnected_weigh_638' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 951 <SV = 950> <Delay = 15.6>
ST_951 : Operation 5175 [2/4] (10.5ns)   --->   "%sum_236 = fadd float %sum_235, %tmp_2_235" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5175 'fadd' 'sum_236' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_951 : Operation 5176 [1/2] (3.25ns)   --->   "%flat_array_load_237 = load float* %flat_array_addr_237, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5176 'load' 'flat_array_load_237' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_951 : Operation 5177 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_638 = load float* %fullyconnected_weigh_238, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5177 'load' 'fullyconnected_weigh_638' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_951 : Operation 5178 [2/2] (12.3ns)   --->   "%tmp_2_236 = fmul float %flat_array_load_237, %fullyconnected_weigh_638" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5178 'fmul' 'tmp_2_236' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 952 <SV = 951> <Delay = 12.3>
ST_952 : Operation 5179 [1/4] (10.5ns)   --->   "%sum_236 = fadd float %sum_235, %tmp_2_235" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5179 'fadd' 'sum_236' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_952 : Operation 5180 [1/2] (12.3ns)   --->   "%tmp_2_236 = fmul float %flat_array_load_237, %fullyconnected_weigh_638" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5180 'fmul' 'tmp_2_236' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 953 <SV = 952> <Delay = 10.5>
ST_953 : Operation 5181 [4/4] (10.5ns)   --->   "%sum_237 = fadd float %sum_236, %tmp_2_236" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5181 'fadd' 'sum_237' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 954 <SV = 953> <Delay = 10.5>
ST_954 : Operation 5182 [1/1] (1.81ns)   --->   "%add_ln15_230 = add i14 -4484, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5182 'add' 'add_ln15_230' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_954 : Operation 5183 [1/1] (0.00ns)   --->   "%zext_ln15_240 = zext i14 %add_ln15_230 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5183 'zext' 'zext_ln15_240' <Predicate = true> <Delay = 0.00>
ST_954 : Operation 5184 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_239 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_240" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5184 'getelementptr' 'fullyconnected_weigh_239' <Predicate = true> <Delay = 0.00>
ST_954 : Operation 5185 [3/4] (10.5ns)   --->   "%sum_237 = fadd float %sum_236, %tmp_2_236" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5185 'fadd' 'sum_237' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_954 : Operation 5186 [2/2] (3.25ns)   --->   "%flat_array_load_238 = load float* %flat_array_addr_238, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5186 'load' 'flat_array_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_954 : Operation 5187 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_639 = load float* %fullyconnected_weigh_239, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5187 'load' 'fullyconnected_weigh_639' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 955 <SV = 954> <Delay = 15.6>
ST_955 : Operation 5188 [2/4] (10.5ns)   --->   "%sum_237 = fadd float %sum_236, %tmp_2_236" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5188 'fadd' 'sum_237' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_955 : Operation 5189 [1/2] (3.25ns)   --->   "%flat_array_load_238 = load float* %flat_array_addr_238, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5189 'load' 'flat_array_load_238' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_955 : Operation 5190 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_639 = load float* %fullyconnected_weigh_239, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5190 'load' 'fullyconnected_weigh_639' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_955 : Operation 5191 [2/2] (12.3ns)   --->   "%tmp_2_237 = fmul float %flat_array_load_238, %fullyconnected_weigh_639" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5191 'fmul' 'tmp_2_237' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 956 <SV = 955> <Delay = 12.3>
ST_956 : Operation 5192 [1/4] (10.5ns)   --->   "%sum_237 = fadd float %sum_236, %tmp_2_236" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5192 'fadd' 'sum_237' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_956 : Operation 5193 [1/2] (12.3ns)   --->   "%tmp_2_237 = fmul float %flat_array_load_238, %fullyconnected_weigh_639" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5193 'fmul' 'tmp_2_237' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 957 <SV = 956> <Delay = 10.5>
ST_957 : Operation 5194 [4/4] (10.5ns)   --->   "%sum_238 = fadd float %sum_237, %tmp_2_237" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5194 'fadd' 'sum_238' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 958 <SV = 957> <Delay = 10.5>
ST_958 : Operation 5195 [1/1] (1.81ns)   --->   "%add_ln15_231 = add i14 -4434, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5195 'add' 'add_ln15_231' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_958 : Operation 5196 [1/1] (0.00ns)   --->   "%zext_ln15_241 = zext i14 %add_ln15_231 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5196 'zext' 'zext_ln15_241' <Predicate = true> <Delay = 0.00>
ST_958 : Operation 5197 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_240 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_241" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5197 'getelementptr' 'fullyconnected_weigh_240' <Predicate = true> <Delay = 0.00>
ST_958 : Operation 5198 [3/4] (10.5ns)   --->   "%sum_238 = fadd float %sum_237, %tmp_2_237" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5198 'fadd' 'sum_238' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_958 : Operation 5199 [2/2] (3.25ns)   --->   "%flat_array_load_239 = load float* %flat_array_addr_239, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5199 'load' 'flat_array_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_958 : Operation 5200 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_640 = load float* %fullyconnected_weigh_240, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5200 'load' 'fullyconnected_weigh_640' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 959 <SV = 958> <Delay = 15.6>
ST_959 : Operation 5201 [2/4] (10.5ns)   --->   "%sum_238 = fadd float %sum_237, %tmp_2_237" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5201 'fadd' 'sum_238' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_959 : Operation 5202 [1/2] (3.25ns)   --->   "%flat_array_load_239 = load float* %flat_array_addr_239, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5202 'load' 'flat_array_load_239' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_959 : Operation 5203 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_640 = load float* %fullyconnected_weigh_240, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5203 'load' 'fullyconnected_weigh_640' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_959 : Operation 5204 [2/2] (12.3ns)   --->   "%tmp_2_238 = fmul float %flat_array_load_239, %fullyconnected_weigh_640" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5204 'fmul' 'tmp_2_238' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 960 <SV = 959> <Delay = 12.3>
ST_960 : Operation 5205 [1/4] (10.5ns)   --->   "%sum_238 = fadd float %sum_237, %tmp_2_237" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5205 'fadd' 'sum_238' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_960 : Operation 5206 [1/2] (12.3ns)   --->   "%tmp_2_238 = fmul float %flat_array_load_239, %fullyconnected_weigh_640" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5206 'fmul' 'tmp_2_238' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 961 <SV = 960> <Delay = 10.5>
ST_961 : Operation 5207 [4/4] (10.5ns)   --->   "%sum_239 = fadd float %sum_238, %tmp_2_238" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5207 'fadd' 'sum_239' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 962 <SV = 961> <Delay = 10.5>
ST_962 : Operation 5208 [1/1] (1.81ns)   --->   "%add_ln15_232 = add i14 -4384, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5208 'add' 'add_ln15_232' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_962 : Operation 5209 [1/1] (0.00ns)   --->   "%zext_ln15_242 = zext i14 %add_ln15_232 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5209 'zext' 'zext_ln15_242' <Predicate = true> <Delay = 0.00>
ST_962 : Operation 5210 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_241 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_242" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5210 'getelementptr' 'fullyconnected_weigh_241' <Predicate = true> <Delay = 0.00>
ST_962 : Operation 5211 [3/4] (10.5ns)   --->   "%sum_239 = fadd float %sum_238, %tmp_2_238" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5211 'fadd' 'sum_239' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_962 : Operation 5212 [2/2] (3.25ns)   --->   "%flat_array_load_240 = load float* %flat_array_addr_240, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5212 'load' 'flat_array_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_962 : Operation 5213 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_641 = load float* %fullyconnected_weigh_241, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5213 'load' 'fullyconnected_weigh_641' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 963 <SV = 962> <Delay = 15.6>
ST_963 : Operation 5214 [2/4] (10.5ns)   --->   "%sum_239 = fadd float %sum_238, %tmp_2_238" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5214 'fadd' 'sum_239' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_963 : Operation 5215 [1/2] (3.25ns)   --->   "%flat_array_load_240 = load float* %flat_array_addr_240, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5215 'load' 'flat_array_load_240' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_963 : Operation 5216 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_641 = load float* %fullyconnected_weigh_241, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5216 'load' 'fullyconnected_weigh_641' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_963 : Operation 5217 [2/2] (12.3ns)   --->   "%tmp_2_239 = fmul float %flat_array_load_240, %fullyconnected_weigh_641" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5217 'fmul' 'tmp_2_239' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 964 <SV = 963> <Delay = 12.3>
ST_964 : Operation 5218 [1/4] (10.5ns)   --->   "%sum_239 = fadd float %sum_238, %tmp_2_238" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5218 'fadd' 'sum_239' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_964 : Operation 5219 [1/2] (12.3ns)   --->   "%tmp_2_239 = fmul float %flat_array_load_240, %fullyconnected_weigh_641" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5219 'fmul' 'tmp_2_239' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 965 <SV = 964> <Delay = 10.5>
ST_965 : Operation 5220 [4/4] (10.5ns)   --->   "%sum_240 = fadd float %sum_239, %tmp_2_239" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5220 'fadd' 'sum_240' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 966 <SV = 965> <Delay = 10.5>
ST_966 : Operation 5221 [1/1] (1.81ns)   --->   "%add_ln15_233 = add i14 -4334, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5221 'add' 'add_ln15_233' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_966 : Operation 5222 [1/1] (0.00ns)   --->   "%zext_ln15_243 = zext i14 %add_ln15_233 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5222 'zext' 'zext_ln15_243' <Predicate = true> <Delay = 0.00>
ST_966 : Operation 5223 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_242 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_243" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5223 'getelementptr' 'fullyconnected_weigh_242' <Predicate = true> <Delay = 0.00>
ST_966 : Operation 5224 [3/4] (10.5ns)   --->   "%sum_240 = fadd float %sum_239, %tmp_2_239" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5224 'fadd' 'sum_240' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_966 : Operation 5225 [2/2] (3.25ns)   --->   "%flat_array_load_241 = load float* %flat_array_addr_241, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5225 'load' 'flat_array_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_966 : Operation 5226 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_642 = load float* %fullyconnected_weigh_242, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5226 'load' 'fullyconnected_weigh_642' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 967 <SV = 966> <Delay = 15.6>
ST_967 : Operation 5227 [2/4] (10.5ns)   --->   "%sum_240 = fadd float %sum_239, %tmp_2_239" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5227 'fadd' 'sum_240' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_967 : Operation 5228 [1/2] (3.25ns)   --->   "%flat_array_load_241 = load float* %flat_array_addr_241, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5228 'load' 'flat_array_load_241' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_967 : Operation 5229 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_642 = load float* %fullyconnected_weigh_242, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5229 'load' 'fullyconnected_weigh_642' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_967 : Operation 5230 [2/2] (12.3ns)   --->   "%tmp_2_240 = fmul float %flat_array_load_241, %fullyconnected_weigh_642" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5230 'fmul' 'tmp_2_240' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 968 <SV = 967> <Delay = 12.3>
ST_968 : Operation 5231 [1/4] (10.5ns)   --->   "%sum_240 = fadd float %sum_239, %tmp_2_239" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5231 'fadd' 'sum_240' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_968 : Operation 5232 [1/2] (12.3ns)   --->   "%tmp_2_240 = fmul float %flat_array_load_241, %fullyconnected_weigh_642" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5232 'fmul' 'tmp_2_240' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 969 <SV = 968> <Delay = 10.5>
ST_969 : Operation 5233 [4/4] (10.5ns)   --->   "%sum_241 = fadd float %sum_240, %tmp_2_240" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5233 'fadd' 'sum_241' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 970 <SV = 969> <Delay = 10.5>
ST_970 : Operation 5234 [1/1] (1.81ns)   --->   "%add_ln15_234 = add i14 -4284, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5234 'add' 'add_ln15_234' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_970 : Operation 5235 [1/1] (0.00ns)   --->   "%zext_ln15_244 = zext i14 %add_ln15_234 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5235 'zext' 'zext_ln15_244' <Predicate = true> <Delay = 0.00>
ST_970 : Operation 5236 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_243 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_244" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5236 'getelementptr' 'fullyconnected_weigh_243' <Predicate = true> <Delay = 0.00>
ST_970 : Operation 5237 [3/4] (10.5ns)   --->   "%sum_241 = fadd float %sum_240, %tmp_2_240" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5237 'fadd' 'sum_241' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_970 : Operation 5238 [2/2] (3.25ns)   --->   "%flat_array_load_242 = load float* %flat_array_addr_242, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5238 'load' 'flat_array_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_970 : Operation 5239 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_643 = load float* %fullyconnected_weigh_243, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5239 'load' 'fullyconnected_weigh_643' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 971 <SV = 970> <Delay = 15.6>
ST_971 : Operation 5240 [2/4] (10.5ns)   --->   "%sum_241 = fadd float %sum_240, %tmp_2_240" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5240 'fadd' 'sum_241' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_971 : Operation 5241 [1/2] (3.25ns)   --->   "%flat_array_load_242 = load float* %flat_array_addr_242, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5241 'load' 'flat_array_load_242' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_971 : Operation 5242 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_643 = load float* %fullyconnected_weigh_243, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5242 'load' 'fullyconnected_weigh_643' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_971 : Operation 5243 [2/2] (12.3ns)   --->   "%tmp_2_241 = fmul float %flat_array_load_242, %fullyconnected_weigh_643" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5243 'fmul' 'tmp_2_241' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 972 <SV = 971> <Delay = 12.3>
ST_972 : Operation 5244 [1/4] (10.5ns)   --->   "%sum_241 = fadd float %sum_240, %tmp_2_240" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5244 'fadd' 'sum_241' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_972 : Operation 5245 [1/2] (12.3ns)   --->   "%tmp_2_241 = fmul float %flat_array_load_242, %fullyconnected_weigh_643" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5245 'fmul' 'tmp_2_241' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 973 <SV = 972> <Delay = 10.5>
ST_973 : Operation 5246 [4/4] (10.5ns)   --->   "%sum_242 = fadd float %sum_241, %tmp_2_241" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5246 'fadd' 'sum_242' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 974 <SV = 973> <Delay = 10.5>
ST_974 : Operation 5247 [1/1] (1.81ns)   --->   "%add_ln15_235 = add i14 -4234, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5247 'add' 'add_ln15_235' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_974 : Operation 5248 [1/1] (0.00ns)   --->   "%zext_ln15_245 = zext i14 %add_ln15_235 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5248 'zext' 'zext_ln15_245' <Predicate = true> <Delay = 0.00>
ST_974 : Operation 5249 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_244 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_245" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5249 'getelementptr' 'fullyconnected_weigh_244' <Predicate = true> <Delay = 0.00>
ST_974 : Operation 5250 [3/4] (10.5ns)   --->   "%sum_242 = fadd float %sum_241, %tmp_2_241" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5250 'fadd' 'sum_242' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_974 : Operation 5251 [2/2] (3.25ns)   --->   "%flat_array_load_243 = load float* %flat_array_addr_243, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5251 'load' 'flat_array_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_974 : Operation 5252 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_644 = load float* %fullyconnected_weigh_244, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5252 'load' 'fullyconnected_weigh_644' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 975 <SV = 974> <Delay = 15.6>
ST_975 : Operation 5253 [2/4] (10.5ns)   --->   "%sum_242 = fadd float %sum_241, %tmp_2_241" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5253 'fadd' 'sum_242' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_975 : Operation 5254 [1/2] (3.25ns)   --->   "%flat_array_load_243 = load float* %flat_array_addr_243, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5254 'load' 'flat_array_load_243' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_975 : Operation 5255 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_644 = load float* %fullyconnected_weigh_244, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5255 'load' 'fullyconnected_weigh_644' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_975 : Operation 5256 [2/2] (12.3ns)   --->   "%tmp_2_242 = fmul float %flat_array_load_243, %fullyconnected_weigh_644" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5256 'fmul' 'tmp_2_242' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 976 <SV = 975> <Delay = 12.3>
ST_976 : Operation 5257 [1/4] (10.5ns)   --->   "%sum_242 = fadd float %sum_241, %tmp_2_241" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5257 'fadd' 'sum_242' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_976 : Operation 5258 [1/2] (12.3ns)   --->   "%tmp_2_242 = fmul float %flat_array_load_243, %fullyconnected_weigh_644" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5258 'fmul' 'tmp_2_242' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 977 <SV = 976> <Delay = 10.5>
ST_977 : Operation 5259 [4/4] (10.5ns)   --->   "%sum_243 = fadd float %sum_242, %tmp_2_242" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5259 'fadd' 'sum_243' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 978 <SV = 977> <Delay = 10.5>
ST_978 : Operation 5260 [1/1] (1.81ns)   --->   "%add_ln15_236 = add i14 -4184, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5260 'add' 'add_ln15_236' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_978 : Operation 5261 [1/1] (0.00ns)   --->   "%zext_ln15_246 = zext i14 %add_ln15_236 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5261 'zext' 'zext_ln15_246' <Predicate = true> <Delay = 0.00>
ST_978 : Operation 5262 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_245 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_246" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5262 'getelementptr' 'fullyconnected_weigh_245' <Predicate = true> <Delay = 0.00>
ST_978 : Operation 5263 [3/4] (10.5ns)   --->   "%sum_243 = fadd float %sum_242, %tmp_2_242" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5263 'fadd' 'sum_243' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_978 : Operation 5264 [2/2] (3.25ns)   --->   "%flat_array_load_244 = load float* %flat_array_addr_244, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5264 'load' 'flat_array_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_978 : Operation 5265 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_645 = load float* %fullyconnected_weigh_245, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5265 'load' 'fullyconnected_weigh_645' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 979 <SV = 978> <Delay = 15.6>
ST_979 : Operation 5266 [2/4] (10.5ns)   --->   "%sum_243 = fadd float %sum_242, %tmp_2_242" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5266 'fadd' 'sum_243' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_979 : Operation 5267 [1/2] (3.25ns)   --->   "%flat_array_load_244 = load float* %flat_array_addr_244, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5267 'load' 'flat_array_load_244' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_979 : Operation 5268 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_645 = load float* %fullyconnected_weigh_245, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5268 'load' 'fullyconnected_weigh_645' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_979 : Operation 5269 [2/2] (12.3ns)   --->   "%tmp_2_243 = fmul float %flat_array_load_244, %fullyconnected_weigh_645" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5269 'fmul' 'tmp_2_243' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 980 <SV = 979> <Delay = 12.3>
ST_980 : Operation 5270 [1/4] (10.5ns)   --->   "%sum_243 = fadd float %sum_242, %tmp_2_242" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5270 'fadd' 'sum_243' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_980 : Operation 5271 [1/2] (12.3ns)   --->   "%tmp_2_243 = fmul float %flat_array_load_244, %fullyconnected_weigh_645" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5271 'fmul' 'tmp_2_243' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 981 <SV = 980> <Delay = 10.5>
ST_981 : Operation 5272 [4/4] (10.5ns)   --->   "%sum_244 = fadd float %sum_243, %tmp_2_243" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5272 'fadd' 'sum_244' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 982 <SV = 981> <Delay = 10.5>
ST_982 : Operation 5273 [1/1] (1.81ns)   --->   "%add_ln15_237 = add i14 -4134, %zext_ln15_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5273 'add' 'add_ln15_237' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_982 : Operation 5274 [1/1] (0.00ns)   --->   "%zext_ln15_247 = zext i14 %add_ln15_237 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5274 'zext' 'zext_ln15_247' <Predicate = true> <Delay = 0.00>
ST_982 : Operation 5275 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_246 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_247" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5275 'getelementptr' 'fullyconnected_weigh_246' <Predicate = true> <Delay = 0.00>
ST_982 : Operation 5276 [3/4] (10.5ns)   --->   "%sum_244 = fadd float %sum_243, %tmp_2_243" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5276 'fadd' 'sum_244' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_982 : Operation 5277 [2/2] (3.25ns)   --->   "%flat_array_load_245 = load float* %flat_array_addr_245, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5277 'load' 'flat_array_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_982 : Operation 5278 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_646 = load float* %fullyconnected_weigh_246, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5278 'load' 'fullyconnected_weigh_646' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 983 <SV = 982> <Delay = 15.6>
ST_983 : Operation 5279 [2/4] (10.5ns)   --->   "%sum_244 = fadd float %sum_243, %tmp_2_243" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5279 'fadd' 'sum_244' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_983 : Operation 5280 [1/2] (3.25ns)   --->   "%flat_array_load_245 = load float* %flat_array_addr_245, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5280 'load' 'flat_array_load_245' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_983 : Operation 5281 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_646 = load float* %fullyconnected_weigh_246, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5281 'load' 'fullyconnected_weigh_646' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_983 : Operation 5282 [2/2] (12.3ns)   --->   "%tmp_2_244 = fmul float %flat_array_load_245, %fullyconnected_weigh_646" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5282 'fmul' 'tmp_2_244' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 984 <SV = 983> <Delay = 12.3>
ST_984 : Operation 5283 [1/4] (10.5ns)   --->   "%sum_244 = fadd float %sum_243, %tmp_2_243" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5283 'fadd' 'sum_244' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_984 : Operation 5284 [1/2] (12.3ns)   --->   "%tmp_2_244 = fmul float %flat_array_load_245, %fullyconnected_weigh_646" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5284 'fmul' 'tmp_2_244' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 985 <SV = 984> <Delay = 10.5>
ST_985 : Operation 5285 [4/4] (10.5ns)   --->   "%sum_245 = fadd float %sum_244, %tmp_2_244" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5285 'fadd' 'sum_245' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 986 <SV = 985> <Delay = 10.5>
ST_986 : Operation 5286 [1/1] (1.67ns)   --->   "%add_ln15_238 = add i13 -4084, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5286 'add' 'add_ln15_238' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_986 : Operation 5287 [1/1] (0.00ns)   --->   "%sext_ln15_71 = sext i13 %add_ln15_238 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5287 'sext' 'sext_ln15_71' <Predicate = true> <Delay = 0.00>
ST_986 : Operation 5288 [1/1] (0.00ns)   --->   "%zext_ln15_248 = zext i14 %sext_ln15_71 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5288 'zext' 'zext_ln15_248' <Predicate = true> <Delay = 0.00>
ST_986 : Operation 5289 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_247 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_248" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5289 'getelementptr' 'fullyconnected_weigh_247' <Predicate = true> <Delay = 0.00>
ST_986 : Operation 5290 [3/4] (10.5ns)   --->   "%sum_245 = fadd float %sum_244, %tmp_2_244" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5290 'fadd' 'sum_245' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_986 : Operation 5291 [2/2] (3.25ns)   --->   "%flat_array_load_246 = load float* %flat_array_addr_246, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5291 'load' 'flat_array_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_986 : Operation 5292 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_647 = load float* %fullyconnected_weigh_247, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5292 'load' 'fullyconnected_weigh_647' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 987 <SV = 986> <Delay = 15.6>
ST_987 : Operation 5293 [2/4] (10.5ns)   --->   "%sum_245 = fadd float %sum_244, %tmp_2_244" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5293 'fadd' 'sum_245' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_987 : Operation 5294 [1/2] (3.25ns)   --->   "%flat_array_load_246 = load float* %flat_array_addr_246, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5294 'load' 'flat_array_load_246' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_987 : Operation 5295 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_647 = load float* %fullyconnected_weigh_247, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5295 'load' 'fullyconnected_weigh_647' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_987 : Operation 5296 [2/2] (12.3ns)   --->   "%tmp_2_245 = fmul float %flat_array_load_246, %fullyconnected_weigh_647" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5296 'fmul' 'tmp_2_245' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 988 <SV = 987> <Delay = 12.3>
ST_988 : Operation 5297 [1/4] (10.5ns)   --->   "%sum_245 = fadd float %sum_244, %tmp_2_244" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5297 'fadd' 'sum_245' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_988 : Operation 5298 [1/2] (12.3ns)   --->   "%tmp_2_245 = fmul float %flat_array_load_246, %fullyconnected_weigh_647" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5298 'fmul' 'tmp_2_245' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 989 <SV = 988> <Delay = 10.5>
ST_989 : Operation 5299 [4/4] (10.5ns)   --->   "%sum_246 = fadd float %sum_245, %tmp_2_245" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5299 'fadd' 'sum_246' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 990 <SV = 989> <Delay = 10.5>
ST_990 : Operation 5300 [1/1] (1.67ns)   --->   "%add_ln15_239 = add i13 -4034, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5300 'add' 'add_ln15_239' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_990 : Operation 5301 [1/1] (0.00ns)   --->   "%sext_ln15_72 = sext i13 %add_ln15_239 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5301 'sext' 'sext_ln15_72' <Predicate = true> <Delay = 0.00>
ST_990 : Operation 5302 [1/1] (0.00ns)   --->   "%zext_ln15_249 = zext i14 %sext_ln15_72 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5302 'zext' 'zext_ln15_249' <Predicate = true> <Delay = 0.00>
ST_990 : Operation 5303 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_248 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_249" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5303 'getelementptr' 'fullyconnected_weigh_248' <Predicate = true> <Delay = 0.00>
ST_990 : Operation 5304 [3/4] (10.5ns)   --->   "%sum_246 = fadd float %sum_245, %tmp_2_245" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5304 'fadd' 'sum_246' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_990 : Operation 5305 [2/2] (3.25ns)   --->   "%flat_array_load_247 = load float* %flat_array_addr_247, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5305 'load' 'flat_array_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_990 : Operation 5306 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_648 = load float* %fullyconnected_weigh_248, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5306 'load' 'fullyconnected_weigh_648' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 991 <SV = 990> <Delay = 15.6>
ST_991 : Operation 5307 [2/4] (10.5ns)   --->   "%sum_246 = fadd float %sum_245, %tmp_2_245" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5307 'fadd' 'sum_246' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_991 : Operation 5308 [1/2] (3.25ns)   --->   "%flat_array_load_247 = load float* %flat_array_addr_247, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5308 'load' 'flat_array_load_247' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_991 : Operation 5309 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_648 = load float* %fullyconnected_weigh_248, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5309 'load' 'fullyconnected_weigh_648' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_991 : Operation 5310 [2/2] (12.3ns)   --->   "%tmp_2_246 = fmul float %flat_array_load_247, %fullyconnected_weigh_648" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5310 'fmul' 'tmp_2_246' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 992 <SV = 991> <Delay = 12.3>
ST_992 : Operation 5311 [1/4] (10.5ns)   --->   "%sum_246 = fadd float %sum_245, %tmp_2_245" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5311 'fadd' 'sum_246' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_992 : Operation 5312 [1/2] (12.3ns)   --->   "%tmp_2_246 = fmul float %flat_array_load_247, %fullyconnected_weigh_648" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5312 'fmul' 'tmp_2_246' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 993 <SV = 992> <Delay = 10.5>
ST_993 : Operation 5313 [4/4] (10.5ns)   --->   "%sum_247 = fadd float %sum_246, %tmp_2_246" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5313 'fadd' 'sum_247' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 994 <SV = 993> <Delay = 10.5>
ST_994 : Operation 5314 [1/1] (1.67ns)   --->   "%add_ln15_240 = add i13 -3984, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5314 'add' 'add_ln15_240' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_994 : Operation 5315 [1/1] (0.00ns)   --->   "%sext_ln15_73 = sext i13 %add_ln15_240 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5315 'sext' 'sext_ln15_73' <Predicate = true> <Delay = 0.00>
ST_994 : Operation 5316 [1/1] (0.00ns)   --->   "%zext_ln15_250 = zext i14 %sext_ln15_73 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5316 'zext' 'zext_ln15_250' <Predicate = true> <Delay = 0.00>
ST_994 : Operation 5317 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_249 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_250" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5317 'getelementptr' 'fullyconnected_weigh_249' <Predicate = true> <Delay = 0.00>
ST_994 : Operation 5318 [3/4] (10.5ns)   --->   "%sum_247 = fadd float %sum_246, %tmp_2_246" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5318 'fadd' 'sum_247' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_994 : Operation 5319 [2/2] (3.25ns)   --->   "%flat_array_load_248 = load float* %flat_array_addr_248, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5319 'load' 'flat_array_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_994 : Operation 5320 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_649 = load float* %fullyconnected_weigh_249, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5320 'load' 'fullyconnected_weigh_649' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 995 <SV = 994> <Delay = 15.6>
ST_995 : Operation 5321 [2/4] (10.5ns)   --->   "%sum_247 = fadd float %sum_246, %tmp_2_246" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5321 'fadd' 'sum_247' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_995 : Operation 5322 [1/2] (3.25ns)   --->   "%flat_array_load_248 = load float* %flat_array_addr_248, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5322 'load' 'flat_array_load_248' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_995 : Operation 5323 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_649 = load float* %fullyconnected_weigh_249, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5323 'load' 'fullyconnected_weigh_649' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_995 : Operation 5324 [2/2] (12.3ns)   --->   "%tmp_2_247 = fmul float %flat_array_load_248, %fullyconnected_weigh_649" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5324 'fmul' 'tmp_2_247' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 996 <SV = 995> <Delay = 12.3>
ST_996 : Operation 5325 [1/4] (10.5ns)   --->   "%sum_247 = fadd float %sum_246, %tmp_2_246" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5325 'fadd' 'sum_247' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_996 : Operation 5326 [1/2] (12.3ns)   --->   "%tmp_2_247 = fmul float %flat_array_load_248, %fullyconnected_weigh_649" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5326 'fmul' 'tmp_2_247' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 997 <SV = 996> <Delay = 10.5>
ST_997 : Operation 5327 [4/4] (10.5ns)   --->   "%sum_248 = fadd float %sum_247, %tmp_2_247" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5327 'fadd' 'sum_248' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 998 <SV = 997> <Delay = 10.5>
ST_998 : Operation 5328 [1/1] (1.67ns)   --->   "%add_ln15_241 = add i13 -3934, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5328 'add' 'add_ln15_241' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_998 : Operation 5329 [1/1] (0.00ns)   --->   "%sext_ln15_74 = sext i13 %add_ln15_241 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5329 'sext' 'sext_ln15_74' <Predicate = true> <Delay = 0.00>
ST_998 : Operation 5330 [1/1] (0.00ns)   --->   "%zext_ln15_251 = zext i14 %sext_ln15_74 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5330 'zext' 'zext_ln15_251' <Predicate = true> <Delay = 0.00>
ST_998 : Operation 5331 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_250 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_251" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5331 'getelementptr' 'fullyconnected_weigh_250' <Predicate = true> <Delay = 0.00>
ST_998 : Operation 5332 [3/4] (10.5ns)   --->   "%sum_248 = fadd float %sum_247, %tmp_2_247" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5332 'fadd' 'sum_248' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_998 : Operation 5333 [2/2] (3.25ns)   --->   "%flat_array_load_249 = load float* %flat_array_addr_249, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5333 'load' 'flat_array_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_998 : Operation 5334 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_650 = load float* %fullyconnected_weigh_250, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5334 'load' 'fullyconnected_weigh_650' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 999 <SV = 998> <Delay = 15.6>
ST_999 : Operation 5335 [2/4] (10.5ns)   --->   "%sum_248 = fadd float %sum_247, %tmp_2_247" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5335 'fadd' 'sum_248' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_999 : Operation 5336 [1/2] (3.25ns)   --->   "%flat_array_load_249 = load float* %flat_array_addr_249, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5336 'load' 'flat_array_load_249' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_999 : Operation 5337 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_650 = load float* %fullyconnected_weigh_250, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5337 'load' 'fullyconnected_weigh_650' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_999 : Operation 5338 [2/2] (12.3ns)   --->   "%tmp_2_248 = fmul float %flat_array_load_249, %fullyconnected_weigh_650" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5338 'fmul' 'tmp_2_248' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1000 <SV = 999> <Delay = 12.3>
ST_1000 : Operation 5339 [1/4] (10.5ns)   --->   "%sum_248 = fadd float %sum_247, %tmp_2_247" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5339 'fadd' 'sum_248' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1000 : Operation 5340 [1/2] (12.3ns)   --->   "%tmp_2_248 = fmul float %flat_array_load_249, %fullyconnected_weigh_650" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5340 'fmul' 'tmp_2_248' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1001 <SV = 1000> <Delay = 10.5>
ST_1001 : Operation 5341 [4/4] (10.5ns)   --->   "%sum_249 = fadd float %sum_248, %tmp_2_248" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5341 'fadd' 'sum_249' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1002 <SV = 1001> <Delay = 10.5>
ST_1002 : Operation 5342 [1/1] (1.67ns)   --->   "%add_ln15_242 = add i13 -3884, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5342 'add' 'add_ln15_242' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1002 : Operation 5343 [1/1] (0.00ns)   --->   "%sext_ln15_75 = sext i13 %add_ln15_242 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5343 'sext' 'sext_ln15_75' <Predicate = true> <Delay = 0.00>
ST_1002 : Operation 5344 [1/1] (0.00ns)   --->   "%zext_ln15_252 = zext i14 %sext_ln15_75 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5344 'zext' 'zext_ln15_252' <Predicate = true> <Delay = 0.00>
ST_1002 : Operation 5345 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_251 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_252" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5345 'getelementptr' 'fullyconnected_weigh_251' <Predicate = true> <Delay = 0.00>
ST_1002 : Operation 5346 [3/4] (10.5ns)   --->   "%sum_249 = fadd float %sum_248, %tmp_2_248" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5346 'fadd' 'sum_249' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1002 : Operation 5347 [2/2] (3.25ns)   --->   "%flat_array_load_250 = load float* %flat_array_addr_250, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5347 'load' 'flat_array_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1002 : Operation 5348 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_651 = load float* %fullyconnected_weigh_251, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5348 'load' 'fullyconnected_weigh_651' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1003 <SV = 1002> <Delay = 15.6>
ST_1003 : Operation 5349 [2/4] (10.5ns)   --->   "%sum_249 = fadd float %sum_248, %tmp_2_248" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5349 'fadd' 'sum_249' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1003 : Operation 5350 [1/2] (3.25ns)   --->   "%flat_array_load_250 = load float* %flat_array_addr_250, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5350 'load' 'flat_array_load_250' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1003 : Operation 5351 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_651 = load float* %fullyconnected_weigh_251, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5351 'load' 'fullyconnected_weigh_651' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1003 : Operation 5352 [2/2] (12.3ns)   --->   "%tmp_2_249 = fmul float %flat_array_load_250, %fullyconnected_weigh_651" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5352 'fmul' 'tmp_2_249' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1004 <SV = 1003> <Delay = 12.3>
ST_1004 : Operation 5353 [1/4] (10.5ns)   --->   "%sum_249 = fadd float %sum_248, %tmp_2_248" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5353 'fadd' 'sum_249' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1004 : Operation 5354 [1/2] (12.3ns)   --->   "%tmp_2_249 = fmul float %flat_array_load_250, %fullyconnected_weigh_651" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5354 'fmul' 'tmp_2_249' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1005 <SV = 1004> <Delay = 10.5>
ST_1005 : Operation 5355 [4/4] (10.5ns)   --->   "%sum_250 = fadd float %sum_249, %tmp_2_249" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5355 'fadd' 'sum_250' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1006 <SV = 1005> <Delay = 10.5>
ST_1006 : Operation 5356 [1/1] (1.67ns)   --->   "%add_ln15_243 = add i13 -3834, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5356 'add' 'add_ln15_243' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1006 : Operation 5357 [1/1] (0.00ns)   --->   "%sext_ln15_76 = sext i13 %add_ln15_243 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5357 'sext' 'sext_ln15_76' <Predicate = true> <Delay = 0.00>
ST_1006 : Operation 5358 [1/1] (0.00ns)   --->   "%zext_ln15_253 = zext i14 %sext_ln15_76 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5358 'zext' 'zext_ln15_253' <Predicate = true> <Delay = 0.00>
ST_1006 : Operation 5359 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_252 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_253" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5359 'getelementptr' 'fullyconnected_weigh_252' <Predicate = true> <Delay = 0.00>
ST_1006 : Operation 5360 [3/4] (10.5ns)   --->   "%sum_250 = fadd float %sum_249, %tmp_2_249" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5360 'fadd' 'sum_250' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1006 : Operation 5361 [2/2] (3.25ns)   --->   "%flat_array_load_251 = load float* %flat_array_addr_251, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5361 'load' 'flat_array_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1006 : Operation 5362 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_652 = load float* %fullyconnected_weigh_252, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5362 'load' 'fullyconnected_weigh_652' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1007 <SV = 1006> <Delay = 15.6>
ST_1007 : Operation 5363 [2/4] (10.5ns)   --->   "%sum_250 = fadd float %sum_249, %tmp_2_249" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5363 'fadd' 'sum_250' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1007 : Operation 5364 [1/2] (3.25ns)   --->   "%flat_array_load_251 = load float* %flat_array_addr_251, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5364 'load' 'flat_array_load_251' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1007 : Operation 5365 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_652 = load float* %fullyconnected_weigh_252, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5365 'load' 'fullyconnected_weigh_652' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1007 : Operation 5366 [2/2] (12.3ns)   --->   "%tmp_2_250 = fmul float %flat_array_load_251, %fullyconnected_weigh_652" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5366 'fmul' 'tmp_2_250' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1008 <SV = 1007> <Delay = 12.3>
ST_1008 : Operation 5367 [1/4] (10.5ns)   --->   "%sum_250 = fadd float %sum_249, %tmp_2_249" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5367 'fadd' 'sum_250' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1008 : Operation 5368 [1/2] (12.3ns)   --->   "%tmp_2_250 = fmul float %flat_array_load_251, %fullyconnected_weigh_652" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5368 'fmul' 'tmp_2_250' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1009 <SV = 1008> <Delay = 10.5>
ST_1009 : Operation 5369 [4/4] (10.5ns)   --->   "%sum_251 = fadd float %sum_250, %tmp_2_250" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5369 'fadd' 'sum_251' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1010 <SV = 1009> <Delay = 10.5>
ST_1010 : Operation 5370 [1/1] (1.67ns)   --->   "%add_ln15_244 = add i13 -3784, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5370 'add' 'add_ln15_244' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1010 : Operation 5371 [1/1] (0.00ns)   --->   "%sext_ln15_77 = sext i13 %add_ln15_244 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5371 'sext' 'sext_ln15_77' <Predicate = true> <Delay = 0.00>
ST_1010 : Operation 5372 [1/1] (0.00ns)   --->   "%zext_ln15_254 = zext i14 %sext_ln15_77 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5372 'zext' 'zext_ln15_254' <Predicate = true> <Delay = 0.00>
ST_1010 : Operation 5373 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_253 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_254" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5373 'getelementptr' 'fullyconnected_weigh_253' <Predicate = true> <Delay = 0.00>
ST_1010 : Operation 5374 [3/4] (10.5ns)   --->   "%sum_251 = fadd float %sum_250, %tmp_2_250" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5374 'fadd' 'sum_251' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1010 : Operation 5375 [2/2] (3.25ns)   --->   "%flat_array_load_252 = load float* %flat_array_addr_252, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5375 'load' 'flat_array_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1010 : Operation 5376 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_653 = load float* %fullyconnected_weigh_253, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5376 'load' 'fullyconnected_weigh_653' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1011 <SV = 1010> <Delay = 15.6>
ST_1011 : Operation 5377 [2/4] (10.5ns)   --->   "%sum_251 = fadd float %sum_250, %tmp_2_250" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5377 'fadd' 'sum_251' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1011 : Operation 5378 [1/2] (3.25ns)   --->   "%flat_array_load_252 = load float* %flat_array_addr_252, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5378 'load' 'flat_array_load_252' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1011 : Operation 5379 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_653 = load float* %fullyconnected_weigh_253, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5379 'load' 'fullyconnected_weigh_653' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1011 : Operation 5380 [2/2] (12.3ns)   --->   "%tmp_2_251 = fmul float %flat_array_load_252, %fullyconnected_weigh_653" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5380 'fmul' 'tmp_2_251' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1012 <SV = 1011> <Delay = 12.3>
ST_1012 : Operation 5381 [1/4] (10.5ns)   --->   "%sum_251 = fadd float %sum_250, %tmp_2_250" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5381 'fadd' 'sum_251' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1012 : Operation 5382 [1/2] (12.3ns)   --->   "%tmp_2_251 = fmul float %flat_array_load_252, %fullyconnected_weigh_653" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5382 'fmul' 'tmp_2_251' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1013 <SV = 1012> <Delay = 10.5>
ST_1013 : Operation 5383 [4/4] (10.5ns)   --->   "%sum_252 = fadd float %sum_251, %tmp_2_251" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5383 'fadd' 'sum_252' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1014 <SV = 1013> <Delay = 10.5>
ST_1014 : Operation 5384 [1/1] (1.67ns)   --->   "%add_ln15_245 = add i13 -3734, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5384 'add' 'add_ln15_245' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1014 : Operation 5385 [1/1] (0.00ns)   --->   "%sext_ln15_78 = sext i13 %add_ln15_245 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5385 'sext' 'sext_ln15_78' <Predicate = true> <Delay = 0.00>
ST_1014 : Operation 5386 [1/1] (0.00ns)   --->   "%zext_ln15_255 = zext i14 %sext_ln15_78 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5386 'zext' 'zext_ln15_255' <Predicate = true> <Delay = 0.00>
ST_1014 : Operation 5387 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_254 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_255" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5387 'getelementptr' 'fullyconnected_weigh_254' <Predicate = true> <Delay = 0.00>
ST_1014 : Operation 5388 [3/4] (10.5ns)   --->   "%sum_252 = fadd float %sum_251, %tmp_2_251" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5388 'fadd' 'sum_252' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1014 : Operation 5389 [2/2] (3.25ns)   --->   "%flat_array_load_253 = load float* %flat_array_addr_253, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5389 'load' 'flat_array_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1014 : Operation 5390 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_654 = load float* %fullyconnected_weigh_254, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5390 'load' 'fullyconnected_weigh_654' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1015 <SV = 1014> <Delay = 15.6>
ST_1015 : Operation 5391 [2/4] (10.5ns)   --->   "%sum_252 = fadd float %sum_251, %tmp_2_251" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5391 'fadd' 'sum_252' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1015 : Operation 5392 [1/2] (3.25ns)   --->   "%flat_array_load_253 = load float* %flat_array_addr_253, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5392 'load' 'flat_array_load_253' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1015 : Operation 5393 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_654 = load float* %fullyconnected_weigh_254, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5393 'load' 'fullyconnected_weigh_654' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1015 : Operation 5394 [2/2] (12.3ns)   --->   "%tmp_2_252 = fmul float %flat_array_load_253, %fullyconnected_weigh_654" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5394 'fmul' 'tmp_2_252' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1016 <SV = 1015> <Delay = 12.3>
ST_1016 : Operation 5395 [1/4] (10.5ns)   --->   "%sum_252 = fadd float %sum_251, %tmp_2_251" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5395 'fadd' 'sum_252' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1016 : Operation 5396 [1/2] (12.3ns)   --->   "%tmp_2_252 = fmul float %flat_array_load_253, %fullyconnected_weigh_654" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5396 'fmul' 'tmp_2_252' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1017 <SV = 1016> <Delay = 10.5>
ST_1017 : Operation 5397 [4/4] (10.5ns)   --->   "%sum_253 = fadd float %sum_252, %tmp_2_252" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5397 'fadd' 'sum_253' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1018 <SV = 1017> <Delay = 10.5>
ST_1018 : Operation 5398 [1/1] (1.67ns)   --->   "%add_ln15_246 = add i13 -3684, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5398 'add' 'add_ln15_246' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1018 : Operation 5399 [1/1] (0.00ns)   --->   "%sext_ln15_79 = sext i13 %add_ln15_246 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5399 'sext' 'sext_ln15_79' <Predicate = true> <Delay = 0.00>
ST_1018 : Operation 5400 [1/1] (0.00ns)   --->   "%zext_ln15_256 = zext i14 %sext_ln15_79 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5400 'zext' 'zext_ln15_256' <Predicate = true> <Delay = 0.00>
ST_1018 : Operation 5401 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_255 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_256" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5401 'getelementptr' 'fullyconnected_weigh_255' <Predicate = true> <Delay = 0.00>
ST_1018 : Operation 5402 [3/4] (10.5ns)   --->   "%sum_253 = fadd float %sum_252, %tmp_2_252" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5402 'fadd' 'sum_253' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1018 : Operation 5403 [2/2] (3.25ns)   --->   "%flat_array_load_254 = load float* %flat_array_addr_254, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5403 'load' 'flat_array_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1018 : Operation 5404 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_655 = load float* %fullyconnected_weigh_255, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5404 'load' 'fullyconnected_weigh_655' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1019 <SV = 1018> <Delay = 15.6>
ST_1019 : Operation 5405 [2/4] (10.5ns)   --->   "%sum_253 = fadd float %sum_252, %tmp_2_252" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5405 'fadd' 'sum_253' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1019 : Operation 5406 [1/2] (3.25ns)   --->   "%flat_array_load_254 = load float* %flat_array_addr_254, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5406 'load' 'flat_array_load_254' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1019 : Operation 5407 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_655 = load float* %fullyconnected_weigh_255, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5407 'load' 'fullyconnected_weigh_655' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1019 : Operation 5408 [2/2] (12.3ns)   --->   "%tmp_2_253 = fmul float %flat_array_load_254, %fullyconnected_weigh_655" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5408 'fmul' 'tmp_2_253' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1020 <SV = 1019> <Delay = 12.3>
ST_1020 : Operation 5409 [1/4] (10.5ns)   --->   "%sum_253 = fadd float %sum_252, %tmp_2_252" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5409 'fadd' 'sum_253' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1020 : Operation 5410 [1/2] (12.3ns)   --->   "%tmp_2_253 = fmul float %flat_array_load_254, %fullyconnected_weigh_655" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5410 'fmul' 'tmp_2_253' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1021 <SV = 1020> <Delay = 10.5>
ST_1021 : Operation 5411 [4/4] (10.5ns)   --->   "%sum_254 = fadd float %sum_253, %tmp_2_253" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5411 'fadd' 'sum_254' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1022 <SV = 1021> <Delay = 10.5>
ST_1022 : Operation 5412 [1/1] (1.67ns)   --->   "%add_ln15_247 = add i13 -3634, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5412 'add' 'add_ln15_247' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1022 : Operation 5413 [1/1] (0.00ns)   --->   "%sext_ln15_80 = sext i13 %add_ln15_247 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5413 'sext' 'sext_ln15_80' <Predicate = true> <Delay = 0.00>
ST_1022 : Operation 5414 [1/1] (0.00ns)   --->   "%zext_ln15_257 = zext i14 %sext_ln15_80 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5414 'zext' 'zext_ln15_257' <Predicate = true> <Delay = 0.00>
ST_1022 : Operation 5415 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_256 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_257" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5415 'getelementptr' 'fullyconnected_weigh_256' <Predicate = true> <Delay = 0.00>
ST_1022 : Operation 5416 [3/4] (10.5ns)   --->   "%sum_254 = fadd float %sum_253, %tmp_2_253" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5416 'fadd' 'sum_254' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1022 : Operation 5417 [2/2] (3.25ns)   --->   "%flat_array_load_255 = load float* %flat_array_addr_255, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5417 'load' 'flat_array_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1022 : Operation 5418 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_656 = load float* %fullyconnected_weigh_256, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5418 'load' 'fullyconnected_weigh_656' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1023 <SV = 1022> <Delay = 15.6>
ST_1023 : Operation 5419 [2/4] (10.5ns)   --->   "%sum_254 = fadd float %sum_253, %tmp_2_253" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5419 'fadd' 'sum_254' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1023 : Operation 5420 [1/2] (3.25ns)   --->   "%flat_array_load_255 = load float* %flat_array_addr_255, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5420 'load' 'flat_array_load_255' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1023 : Operation 5421 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_656 = load float* %fullyconnected_weigh_256, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5421 'load' 'fullyconnected_weigh_656' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1023 : Operation 5422 [2/2] (12.3ns)   --->   "%tmp_2_254 = fmul float %flat_array_load_255, %fullyconnected_weigh_656" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5422 'fmul' 'tmp_2_254' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1024 <SV = 1023> <Delay = 12.3>
ST_1024 : Operation 5423 [1/4] (10.5ns)   --->   "%sum_254 = fadd float %sum_253, %tmp_2_253" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5423 'fadd' 'sum_254' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1024 : Operation 5424 [1/2] (12.3ns)   --->   "%tmp_2_254 = fmul float %flat_array_load_255, %fullyconnected_weigh_656" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5424 'fmul' 'tmp_2_254' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1025 <SV = 1024> <Delay = 10.5>
ST_1025 : Operation 5425 [4/4] (10.5ns)   --->   "%sum_255 = fadd float %sum_254, %tmp_2_254" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5425 'fadd' 'sum_255' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1026 <SV = 1025> <Delay = 10.5>
ST_1026 : Operation 5426 [1/1] (0.00ns)   --->   "%tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 200, i6 %i_0)" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5426 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1026 : Operation 5427 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_257 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %tmp_10" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5427 'getelementptr' 'fullyconnected_weigh_257' <Predicate = true> <Delay = 0.00>
ST_1026 : Operation 5428 [3/4] (10.5ns)   --->   "%sum_255 = fadd float %sum_254, %tmp_2_254" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5428 'fadd' 'sum_255' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1026 : Operation 5429 [2/2] (3.25ns)   --->   "%flat_array_load_256 = load float* %flat_array_addr_256, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5429 'load' 'flat_array_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1026 : Operation 5430 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_657 = load float* %fullyconnected_weigh_257, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5430 'load' 'fullyconnected_weigh_657' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1027 <SV = 1026> <Delay = 15.6>
ST_1027 : Operation 5431 [2/4] (10.5ns)   --->   "%sum_255 = fadd float %sum_254, %tmp_2_254" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5431 'fadd' 'sum_255' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1027 : Operation 5432 [1/2] (3.25ns)   --->   "%flat_array_load_256 = load float* %flat_array_addr_256, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5432 'load' 'flat_array_load_256' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1027 : Operation 5433 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_657 = load float* %fullyconnected_weigh_257, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5433 'load' 'fullyconnected_weigh_657' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1027 : Operation 5434 [2/2] (12.3ns)   --->   "%tmp_2_255 = fmul float %flat_array_load_256, %fullyconnected_weigh_657" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5434 'fmul' 'tmp_2_255' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1028 <SV = 1027> <Delay = 12.3>
ST_1028 : Operation 5435 [1/4] (10.5ns)   --->   "%sum_255 = fadd float %sum_254, %tmp_2_254" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5435 'fadd' 'sum_255' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1028 : Operation 5436 [1/2] (12.3ns)   --->   "%tmp_2_255 = fmul float %flat_array_load_256, %fullyconnected_weigh_657" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5436 'fmul' 'tmp_2_255' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1029 <SV = 1028> <Delay = 10.5>
ST_1029 : Operation 5437 [4/4] (10.5ns)   --->   "%sum_256 = fadd float %sum_255, %tmp_2_255" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5437 'fadd' 'sum_256' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1030 <SV = 1029> <Delay = 10.5>
ST_1030 : Operation 5438 [1/1] (1.67ns)   --->   "%add_ln15_248 = add i13 -3534, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5438 'add' 'add_ln15_248' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1030 : Operation 5439 [1/1] (0.00ns)   --->   "%sext_ln15_81 = sext i13 %add_ln15_248 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5439 'sext' 'sext_ln15_81' <Predicate = true> <Delay = 0.00>
ST_1030 : Operation 5440 [1/1] (0.00ns)   --->   "%zext_ln15_258 = zext i14 %sext_ln15_81 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5440 'zext' 'zext_ln15_258' <Predicate = true> <Delay = 0.00>
ST_1030 : Operation 5441 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_258 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_258" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5441 'getelementptr' 'fullyconnected_weigh_258' <Predicate = true> <Delay = 0.00>
ST_1030 : Operation 5442 [3/4] (10.5ns)   --->   "%sum_256 = fadd float %sum_255, %tmp_2_255" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5442 'fadd' 'sum_256' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1030 : Operation 5443 [2/2] (3.25ns)   --->   "%flat_array_load_257 = load float* %flat_array_addr_257, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5443 'load' 'flat_array_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1030 : Operation 5444 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_658 = load float* %fullyconnected_weigh_258, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5444 'load' 'fullyconnected_weigh_658' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1031 <SV = 1030> <Delay = 15.6>
ST_1031 : Operation 5445 [2/4] (10.5ns)   --->   "%sum_256 = fadd float %sum_255, %tmp_2_255" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5445 'fadd' 'sum_256' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1031 : Operation 5446 [1/2] (3.25ns)   --->   "%flat_array_load_257 = load float* %flat_array_addr_257, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5446 'load' 'flat_array_load_257' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1031 : Operation 5447 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_658 = load float* %fullyconnected_weigh_258, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5447 'load' 'fullyconnected_weigh_658' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1031 : Operation 5448 [2/2] (12.3ns)   --->   "%tmp_2_256 = fmul float %flat_array_load_257, %fullyconnected_weigh_658" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5448 'fmul' 'tmp_2_256' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1032 <SV = 1031> <Delay = 12.3>
ST_1032 : Operation 5449 [1/4] (10.5ns)   --->   "%sum_256 = fadd float %sum_255, %tmp_2_255" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5449 'fadd' 'sum_256' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1032 : Operation 5450 [1/2] (12.3ns)   --->   "%tmp_2_256 = fmul float %flat_array_load_257, %fullyconnected_weigh_658" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5450 'fmul' 'tmp_2_256' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1033 <SV = 1032> <Delay = 10.5>
ST_1033 : Operation 5451 [4/4] (10.5ns)   --->   "%sum_257 = fadd float %sum_256, %tmp_2_256" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5451 'fadd' 'sum_257' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1034 <SV = 1033> <Delay = 10.5>
ST_1034 : Operation 5452 [1/1] (1.67ns)   --->   "%add_ln15_249 = add i13 -3484, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5452 'add' 'add_ln15_249' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1034 : Operation 5453 [1/1] (0.00ns)   --->   "%sext_ln15_82 = sext i13 %add_ln15_249 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5453 'sext' 'sext_ln15_82' <Predicate = true> <Delay = 0.00>
ST_1034 : Operation 5454 [1/1] (0.00ns)   --->   "%zext_ln15_259 = zext i14 %sext_ln15_82 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5454 'zext' 'zext_ln15_259' <Predicate = true> <Delay = 0.00>
ST_1034 : Operation 5455 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_259 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_259" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5455 'getelementptr' 'fullyconnected_weigh_259' <Predicate = true> <Delay = 0.00>
ST_1034 : Operation 5456 [3/4] (10.5ns)   --->   "%sum_257 = fadd float %sum_256, %tmp_2_256" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5456 'fadd' 'sum_257' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1034 : Operation 5457 [2/2] (3.25ns)   --->   "%flat_array_load_258 = load float* %flat_array_addr_258, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5457 'load' 'flat_array_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1034 : Operation 5458 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_659 = load float* %fullyconnected_weigh_259, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5458 'load' 'fullyconnected_weigh_659' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1035 <SV = 1034> <Delay = 15.6>
ST_1035 : Operation 5459 [2/4] (10.5ns)   --->   "%sum_257 = fadd float %sum_256, %tmp_2_256" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5459 'fadd' 'sum_257' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1035 : Operation 5460 [1/2] (3.25ns)   --->   "%flat_array_load_258 = load float* %flat_array_addr_258, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5460 'load' 'flat_array_load_258' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1035 : Operation 5461 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_659 = load float* %fullyconnected_weigh_259, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5461 'load' 'fullyconnected_weigh_659' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1035 : Operation 5462 [2/2] (12.3ns)   --->   "%tmp_2_257 = fmul float %flat_array_load_258, %fullyconnected_weigh_659" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5462 'fmul' 'tmp_2_257' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1036 <SV = 1035> <Delay = 12.3>
ST_1036 : Operation 5463 [1/4] (10.5ns)   --->   "%sum_257 = fadd float %sum_256, %tmp_2_256" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5463 'fadd' 'sum_257' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1036 : Operation 5464 [1/2] (12.3ns)   --->   "%tmp_2_257 = fmul float %flat_array_load_258, %fullyconnected_weigh_659" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5464 'fmul' 'tmp_2_257' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1037 <SV = 1036> <Delay = 10.5>
ST_1037 : Operation 5465 [4/4] (10.5ns)   --->   "%sum_258 = fadd float %sum_257, %tmp_2_257" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5465 'fadd' 'sum_258' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1038 <SV = 1037> <Delay = 10.5>
ST_1038 : Operation 5466 [1/1] (1.67ns)   --->   "%add_ln15_250 = add i13 -3434, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5466 'add' 'add_ln15_250' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1038 : Operation 5467 [1/1] (0.00ns)   --->   "%sext_ln15_83 = sext i13 %add_ln15_250 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5467 'sext' 'sext_ln15_83' <Predicate = true> <Delay = 0.00>
ST_1038 : Operation 5468 [1/1] (0.00ns)   --->   "%zext_ln15_260 = zext i14 %sext_ln15_83 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5468 'zext' 'zext_ln15_260' <Predicate = true> <Delay = 0.00>
ST_1038 : Operation 5469 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_260 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_260" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5469 'getelementptr' 'fullyconnected_weigh_260' <Predicate = true> <Delay = 0.00>
ST_1038 : Operation 5470 [3/4] (10.5ns)   --->   "%sum_258 = fadd float %sum_257, %tmp_2_257" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5470 'fadd' 'sum_258' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1038 : Operation 5471 [2/2] (3.25ns)   --->   "%flat_array_load_259 = load float* %flat_array_addr_259, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5471 'load' 'flat_array_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1038 : Operation 5472 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_660 = load float* %fullyconnected_weigh_260, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5472 'load' 'fullyconnected_weigh_660' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1039 <SV = 1038> <Delay = 15.6>
ST_1039 : Operation 5473 [2/4] (10.5ns)   --->   "%sum_258 = fadd float %sum_257, %tmp_2_257" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5473 'fadd' 'sum_258' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1039 : Operation 5474 [1/2] (3.25ns)   --->   "%flat_array_load_259 = load float* %flat_array_addr_259, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5474 'load' 'flat_array_load_259' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1039 : Operation 5475 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_660 = load float* %fullyconnected_weigh_260, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5475 'load' 'fullyconnected_weigh_660' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1039 : Operation 5476 [2/2] (12.3ns)   --->   "%tmp_2_258 = fmul float %flat_array_load_259, %fullyconnected_weigh_660" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5476 'fmul' 'tmp_2_258' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1040 <SV = 1039> <Delay = 12.3>
ST_1040 : Operation 5477 [1/4] (10.5ns)   --->   "%sum_258 = fadd float %sum_257, %tmp_2_257" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5477 'fadd' 'sum_258' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1040 : Operation 5478 [1/2] (12.3ns)   --->   "%tmp_2_258 = fmul float %flat_array_load_259, %fullyconnected_weigh_660" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5478 'fmul' 'tmp_2_258' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1041 <SV = 1040> <Delay = 10.5>
ST_1041 : Operation 5479 [4/4] (10.5ns)   --->   "%sum_259 = fadd float %sum_258, %tmp_2_258" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5479 'fadd' 'sum_259' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1042 <SV = 1041> <Delay = 10.5>
ST_1042 : Operation 5480 [1/1] (1.67ns)   --->   "%add_ln15_251 = add i13 -3384, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5480 'add' 'add_ln15_251' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1042 : Operation 5481 [1/1] (0.00ns)   --->   "%sext_ln15_84 = sext i13 %add_ln15_251 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5481 'sext' 'sext_ln15_84' <Predicate = true> <Delay = 0.00>
ST_1042 : Operation 5482 [1/1] (0.00ns)   --->   "%zext_ln15_261 = zext i14 %sext_ln15_84 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5482 'zext' 'zext_ln15_261' <Predicate = true> <Delay = 0.00>
ST_1042 : Operation 5483 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_261 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_261" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5483 'getelementptr' 'fullyconnected_weigh_261' <Predicate = true> <Delay = 0.00>
ST_1042 : Operation 5484 [3/4] (10.5ns)   --->   "%sum_259 = fadd float %sum_258, %tmp_2_258" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5484 'fadd' 'sum_259' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1042 : Operation 5485 [2/2] (3.25ns)   --->   "%flat_array_load_260 = load float* %flat_array_addr_260, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5485 'load' 'flat_array_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1042 : Operation 5486 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_661 = load float* %fullyconnected_weigh_261, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5486 'load' 'fullyconnected_weigh_661' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1043 <SV = 1042> <Delay = 15.6>
ST_1043 : Operation 5487 [2/4] (10.5ns)   --->   "%sum_259 = fadd float %sum_258, %tmp_2_258" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5487 'fadd' 'sum_259' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1043 : Operation 5488 [1/2] (3.25ns)   --->   "%flat_array_load_260 = load float* %flat_array_addr_260, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5488 'load' 'flat_array_load_260' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1043 : Operation 5489 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_661 = load float* %fullyconnected_weigh_261, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5489 'load' 'fullyconnected_weigh_661' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1043 : Operation 5490 [2/2] (12.3ns)   --->   "%tmp_2_259 = fmul float %flat_array_load_260, %fullyconnected_weigh_661" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5490 'fmul' 'tmp_2_259' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1044 <SV = 1043> <Delay = 12.3>
ST_1044 : Operation 5491 [1/4] (10.5ns)   --->   "%sum_259 = fadd float %sum_258, %tmp_2_258" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5491 'fadd' 'sum_259' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1044 : Operation 5492 [1/2] (12.3ns)   --->   "%tmp_2_259 = fmul float %flat_array_load_260, %fullyconnected_weigh_661" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5492 'fmul' 'tmp_2_259' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1045 <SV = 1044> <Delay = 10.5>
ST_1045 : Operation 5493 [4/4] (10.5ns)   --->   "%sum_260 = fadd float %sum_259, %tmp_2_259" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5493 'fadd' 'sum_260' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1046 <SV = 1045> <Delay = 10.5>
ST_1046 : Operation 5494 [1/1] (1.67ns)   --->   "%add_ln15_252 = add i13 -3334, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5494 'add' 'add_ln15_252' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1046 : Operation 5495 [1/1] (0.00ns)   --->   "%sext_ln15_85 = sext i13 %add_ln15_252 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5495 'sext' 'sext_ln15_85' <Predicate = true> <Delay = 0.00>
ST_1046 : Operation 5496 [1/1] (0.00ns)   --->   "%zext_ln15_262 = zext i14 %sext_ln15_85 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5496 'zext' 'zext_ln15_262' <Predicate = true> <Delay = 0.00>
ST_1046 : Operation 5497 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_262 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_262" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5497 'getelementptr' 'fullyconnected_weigh_262' <Predicate = true> <Delay = 0.00>
ST_1046 : Operation 5498 [3/4] (10.5ns)   --->   "%sum_260 = fadd float %sum_259, %tmp_2_259" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5498 'fadd' 'sum_260' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1046 : Operation 5499 [2/2] (3.25ns)   --->   "%flat_array_load_261 = load float* %flat_array_addr_261, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5499 'load' 'flat_array_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1046 : Operation 5500 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_662 = load float* %fullyconnected_weigh_262, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5500 'load' 'fullyconnected_weigh_662' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1047 <SV = 1046> <Delay = 15.6>
ST_1047 : Operation 5501 [2/4] (10.5ns)   --->   "%sum_260 = fadd float %sum_259, %tmp_2_259" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5501 'fadd' 'sum_260' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1047 : Operation 5502 [1/2] (3.25ns)   --->   "%flat_array_load_261 = load float* %flat_array_addr_261, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5502 'load' 'flat_array_load_261' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1047 : Operation 5503 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_662 = load float* %fullyconnected_weigh_262, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5503 'load' 'fullyconnected_weigh_662' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1047 : Operation 5504 [2/2] (12.3ns)   --->   "%tmp_2_260 = fmul float %flat_array_load_261, %fullyconnected_weigh_662" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5504 'fmul' 'tmp_2_260' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1048 <SV = 1047> <Delay = 12.3>
ST_1048 : Operation 5505 [1/4] (10.5ns)   --->   "%sum_260 = fadd float %sum_259, %tmp_2_259" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5505 'fadd' 'sum_260' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1048 : Operation 5506 [1/2] (12.3ns)   --->   "%tmp_2_260 = fmul float %flat_array_load_261, %fullyconnected_weigh_662" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5506 'fmul' 'tmp_2_260' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1049 <SV = 1048> <Delay = 10.5>
ST_1049 : Operation 5507 [4/4] (10.5ns)   --->   "%sum_261 = fadd float %sum_260, %tmp_2_260" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5507 'fadd' 'sum_261' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1050 <SV = 1049> <Delay = 10.5>
ST_1050 : Operation 5508 [1/1] (1.67ns)   --->   "%add_ln15_253 = add i13 -3284, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5508 'add' 'add_ln15_253' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1050 : Operation 5509 [1/1] (0.00ns)   --->   "%sext_ln15_86 = sext i13 %add_ln15_253 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5509 'sext' 'sext_ln15_86' <Predicate = true> <Delay = 0.00>
ST_1050 : Operation 5510 [1/1] (0.00ns)   --->   "%zext_ln15_263 = zext i14 %sext_ln15_86 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5510 'zext' 'zext_ln15_263' <Predicate = true> <Delay = 0.00>
ST_1050 : Operation 5511 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_263 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_263" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5511 'getelementptr' 'fullyconnected_weigh_263' <Predicate = true> <Delay = 0.00>
ST_1050 : Operation 5512 [3/4] (10.5ns)   --->   "%sum_261 = fadd float %sum_260, %tmp_2_260" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5512 'fadd' 'sum_261' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1050 : Operation 5513 [2/2] (3.25ns)   --->   "%flat_array_load_262 = load float* %flat_array_addr_262, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5513 'load' 'flat_array_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1050 : Operation 5514 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_663 = load float* %fullyconnected_weigh_263, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5514 'load' 'fullyconnected_weigh_663' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1051 <SV = 1050> <Delay = 15.6>
ST_1051 : Operation 5515 [2/4] (10.5ns)   --->   "%sum_261 = fadd float %sum_260, %tmp_2_260" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5515 'fadd' 'sum_261' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1051 : Operation 5516 [1/2] (3.25ns)   --->   "%flat_array_load_262 = load float* %flat_array_addr_262, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5516 'load' 'flat_array_load_262' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1051 : Operation 5517 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_663 = load float* %fullyconnected_weigh_263, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5517 'load' 'fullyconnected_weigh_663' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1051 : Operation 5518 [2/2] (12.3ns)   --->   "%tmp_2_261 = fmul float %flat_array_load_262, %fullyconnected_weigh_663" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5518 'fmul' 'tmp_2_261' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1052 <SV = 1051> <Delay = 12.3>
ST_1052 : Operation 5519 [1/4] (10.5ns)   --->   "%sum_261 = fadd float %sum_260, %tmp_2_260" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5519 'fadd' 'sum_261' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1052 : Operation 5520 [1/2] (12.3ns)   --->   "%tmp_2_261 = fmul float %flat_array_load_262, %fullyconnected_weigh_663" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5520 'fmul' 'tmp_2_261' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1053 <SV = 1052> <Delay = 10.5>
ST_1053 : Operation 5521 [4/4] (10.5ns)   --->   "%sum_262 = fadd float %sum_261, %tmp_2_261" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5521 'fadd' 'sum_262' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1054 <SV = 1053> <Delay = 10.5>
ST_1054 : Operation 5522 [1/1] (1.67ns)   --->   "%add_ln15_254 = add i13 -3234, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5522 'add' 'add_ln15_254' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1054 : Operation 5523 [1/1] (0.00ns)   --->   "%sext_ln15_87 = sext i13 %add_ln15_254 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5523 'sext' 'sext_ln15_87' <Predicate = true> <Delay = 0.00>
ST_1054 : Operation 5524 [1/1] (0.00ns)   --->   "%zext_ln15_264 = zext i14 %sext_ln15_87 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5524 'zext' 'zext_ln15_264' <Predicate = true> <Delay = 0.00>
ST_1054 : Operation 5525 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_264 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_264" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5525 'getelementptr' 'fullyconnected_weigh_264' <Predicate = true> <Delay = 0.00>
ST_1054 : Operation 5526 [3/4] (10.5ns)   --->   "%sum_262 = fadd float %sum_261, %tmp_2_261" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5526 'fadd' 'sum_262' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1054 : Operation 5527 [2/2] (3.25ns)   --->   "%flat_array_load_263 = load float* %flat_array_addr_263, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5527 'load' 'flat_array_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1054 : Operation 5528 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_664 = load float* %fullyconnected_weigh_264, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5528 'load' 'fullyconnected_weigh_664' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1055 <SV = 1054> <Delay = 15.6>
ST_1055 : Operation 5529 [2/4] (10.5ns)   --->   "%sum_262 = fadd float %sum_261, %tmp_2_261" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5529 'fadd' 'sum_262' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1055 : Operation 5530 [1/2] (3.25ns)   --->   "%flat_array_load_263 = load float* %flat_array_addr_263, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5530 'load' 'flat_array_load_263' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1055 : Operation 5531 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_664 = load float* %fullyconnected_weigh_264, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5531 'load' 'fullyconnected_weigh_664' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1055 : Operation 5532 [2/2] (12.3ns)   --->   "%tmp_2_262 = fmul float %flat_array_load_263, %fullyconnected_weigh_664" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5532 'fmul' 'tmp_2_262' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1056 <SV = 1055> <Delay = 12.3>
ST_1056 : Operation 5533 [1/4] (10.5ns)   --->   "%sum_262 = fadd float %sum_261, %tmp_2_261" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5533 'fadd' 'sum_262' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1056 : Operation 5534 [1/2] (12.3ns)   --->   "%tmp_2_262 = fmul float %flat_array_load_263, %fullyconnected_weigh_664" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5534 'fmul' 'tmp_2_262' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1057 <SV = 1056> <Delay = 10.5>
ST_1057 : Operation 5535 [4/4] (10.5ns)   --->   "%sum_263 = fadd float %sum_262, %tmp_2_262" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5535 'fadd' 'sum_263' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1058 <SV = 1057> <Delay = 10.5>
ST_1058 : Operation 5536 [1/1] (1.67ns)   --->   "%add_ln15_255 = add i13 -3184, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5536 'add' 'add_ln15_255' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1058 : Operation 5537 [1/1] (0.00ns)   --->   "%sext_ln15_88 = sext i13 %add_ln15_255 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5537 'sext' 'sext_ln15_88' <Predicate = true> <Delay = 0.00>
ST_1058 : Operation 5538 [1/1] (0.00ns)   --->   "%zext_ln15_265 = zext i14 %sext_ln15_88 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5538 'zext' 'zext_ln15_265' <Predicate = true> <Delay = 0.00>
ST_1058 : Operation 5539 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_265 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_265" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5539 'getelementptr' 'fullyconnected_weigh_265' <Predicate = true> <Delay = 0.00>
ST_1058 : Operation 5540 [3/4] (10.5ns)   --->   "%sum_263 = fadd float %sum_262, %tmp_2_262" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5540 'fadd' 'sum_263' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1058 : Operation 5541 [2/2] (3.25ns)   --->   "%flat_array_load_264 = load float* %flat_array_addr_264, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5541 'load' 'flat_array_load_264' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1058 : Operation 5542 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_665 = load float* %fullyconnected_weigh_265, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5542 'load' 'fullyconnected_weigh_665' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1059 <SV = 1058> <Delay = 15.6>
ST_1059 : Operation 5543 [2/4] (10.5ns)   --->   "%sum_263 = fadd float %sum_262, %tmp_2_262" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5543 'fadd' 'sum_263' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1059 : Operation 5544 [1/2] (3.25ns)   --->   "%flat_array_load_264 = load float* %flat_array_addr_264, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5544 'load' 'flat_array_load_264' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1059 : Operation 5545 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_665 = load float* %fullyconnected_weigh_265, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5545 'load' 'fullyconnected_weigh_665' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1059 : Operation 5546 [2/2] (12.3ns)   --->   "%tmp_2_263 = fmul float %flat_array_load_264, %fullyconnected_weigh_665" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5546 'fmul' 'tmp_2_263' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1060 <SV = 1059> <Delay = 12.3>
ST_1060 : Operation 5547 [1/4] (10.5ns)   --->   "%sum_263 = fadd float %sum_262, %tmp_2_262" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5547 'fadd' 'sum_263' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1060 : Operation 5548 [1/2] (12.3ns)   --->   "%tmp_2_263 = fmul float %flat_array_load_264, %fullyconnected_weigh_665" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5548 'fmul' 'tmp_2_263' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1061 <SV = 1060> <Delay = 10.5>
ST_1061 : Operation 5549 [4/4] (10.5ns)   --->   "%sum_264 = fadd float %sum_263, %tmp_2_263" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5549 'fadd' 'sum_264' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1062 <SV = 1061> <Delay = 10.5>
ST_1062 : Operation 5550 [1/1] (1.67ns)   --->   "%add_ln15_256 = add i13 -3134, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5550 'add' 'add_ln15_256' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1062 : Operation 5551 [1/1] (0.00ns)   --->   "%sext_ln15_89 = sext i13 %add_ln15_256 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5551 'sext' 'sext_ln15_89' <Predicate = true> <Delay = 0.00>
ST_1062 : Operation 5552 [1/1] (0.00ns)   --->   "%zext_ln15_266 = zext i14 %sext_ln15_89 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5552 'zext' 'zext_ln15_266' <Predicate = true> <Delay = 0.00>
ST_1062 : Operation 5553 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_266 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_266" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5553 'getelementptr' 'fullyconnected_weigh_266' <Predicate = true> <Delay = 0.00>
ST_1062 : Operation 5554 [3/4] (10.5ns)   --->   "%sum_264 = fadd float %sum_263, %tmp_2_263" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5554 'fadd' 'sum_264' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1062 : Operation 5555 [2/2] (3.25ns)   --->   "%flat_array_load_265 = load float* %flat_array_addr_265, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5555 'load' 'flat_array_load_265' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1062 : Operation 5556 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_666 = load float* %fullyconnected_weigh_266, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5556 'load' 'fullyconnected_weigh_666' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1063 <SV = 1062> <Delay = 15.6>
ST_1063 : Operation 5557 [2/4] (10.5ns)   --->   "%sum_264 = fadd float %sum_263, %tmp_2_263" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5557 'fadd' 'sum_264' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1063 : Operation 5558 [1/2] (3.25ns)   --->   "%flat_array_load_265 = load float* %flat_array_addr_265, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5558 'load' 'flat_array_load_265' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1063 : Operation 5559 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_666 = load float* %fullyconnected_weigh_266, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5559 'load' 'fullyconnected_weigh_666' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1063 : Operation 5560 [2/2] (12.3ns)   --->   "%tmp_2_264 = fmul float %flat_array_load_265, %fullyconnected_weigh_666" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5560 'fmul' 'tmp_2_264' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1064 <SV = 1063> <Delay = 12.3>
ST_1064 : Operation 5561 [1/4] (10.5ns)   --->   "%sum_264 = fadd float %sum_263, %tmp_2_263" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5561 'fadd' 'sum_264' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1064 : Operation 5562 [1/2] (12.3ns)   --->   "%tmp_2_264 = fmul float %flat_array_load_265, %fullyconnected_weigh_666" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5562 'fmul' 'tmp_2_264' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1065 <SV = 1064> <Delay = 10.5>
ST_1065 : Operation 5563 [4/4] (10.5ns)   --->   "%sum_265 = fadd float %sum_264, %tmp_2_264" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5563 'fadd' 'sum_265' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1066 <SV = 1065> <Delay = 10.5>
ST_1066 : Operation 5564 [1/1] (1.67ns)   --->   "%add_ln15_257 = add i13 -3084, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5564 'add' 'add_ln15_257' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1066 : Operation 5565 [1/1] (0.00ns)   --->   "%sext_ln15_90 = sext i13 %add_ln15_257 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5565 'sext' 'sext_ln15_90' <Predicate = true> <Delay = 0.00>
ST_1066 : Operation 5566 [1/1] (0.00ns)   --->   "%zext_ln15_267 = zext i14 %sext_ln15_90 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5566 'zext' 'zext_ln15_267' <Predicate = true> <Delay = 0.00>
ST_1066 : Operation 5567 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_267 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_267" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5567 'getelementptr' 'fullyconnected_weigh_267' <Predicate = true> <Delay = 0.00>
ST_1066 : Operation 5568 [3/4] (10.5ns)   --->   "%sum_265 = fadd float %sum_264, %tmp_2_264" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5568 'fadd' 'sum_265' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1066 : Operation 5569 [2/2] (3.25ns)   --->   "%flat_array_load_266 = load float* %flat_array_addr_266, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5569 'load' 'flat_array_load_266' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1066 : Operation 5570 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_667 = load float* %fullyconnected_weigh_267, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5570 'load' 'fullyconnected_weigh_667' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1067 <SV = 1066> <Delay = 15.6>
ST_1067 : Operation 5571 [2/4] (10.5ns)   --->   "%sum_265 = fadd float %sum_264, %tmp_2_264" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5571 'fadd' 'sum_265' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1067 : Operation 5572 [1/2] (3.25ns)   --->   "%flat_array_load_266 = load float* %flat_array_addr_266, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5572 'load' 'flat_array_load_266' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1067 : Operation 5573 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_667 = load float* %fullyconnected_weigh_267, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5573 'load' 'fullyconnected_weigh_667' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1067 : Operation 5574 [2/2] (12.3ns)   --->   "%tmp_2_265 = fmul float %flat_array_load_266, %fullyconnected_weigh_667" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5574 'fmul' 'tmp_2_265' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1068 <SV = 1067> <Delay = 12.3>
ST_1068 : Operation 5575 [1/4] (10.5ns)   --->   "%sum_265 = fadd float %sum_264, %tmp_2_264" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5575 'fadd' 'sum_265' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1068 : Operation 5576 [1/2] (12.3ns)   --->   "%tmp_2_265 = fmul float %flat_array_load_266, %fullyconnected_weigh_667" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5576 'fmul' 'tmp_2_265' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1069 <SV = 1068> <Delay = 10.5>
ST_1069 : Operation 5577 [4/4] (10.5ns)   --->   "%sum_266 = fadd float %sum_265, %tmp_2_265" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5577 'fadd' 'sum_266' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1070 <SV = 1069> <Delay = 10.5>
ST_1070 : Operation 5578 [1/1] (1.67ns)   --->   "%add_ln15_258 = add i13 -3034, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5578 'add' 'add_ln15_258' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1070 : Operation 5579 [1/1] (0.00ns)   --->   "%sext_ln15_91 = sext i13 %add_ln15_258 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5579 'sext' 'sext_ln15_91' <Predicate = true> <Delay = 0.00>
ST_1070 : Operation 5580 [1/1] (0.00ns)   --->   "%zext_ln15_268 = zext i14 %sext_ln15_91 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5580 'zext' 'zext_ln15_268' <Predicate = true> <Delay = 0.00>
ST_1070 : Operation 5581 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_268 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_268" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5581 'getelementptr' 'fullyconnected_weigh_268' <Predicate = true> <Delay = 0.00>
ST_1070 : Operation 5582 [3/4] (10.5ns)   --->   "%sum_266 = fadd float %sum_265, %tmp_2_265" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5582 'fadd' 'sum_266' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1070 : Operation 5583 [2/2] (3.25ns)   --->   "%flat_array_load_267 = load float* %flat_array_addr_267, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5583 'load' 'flat_array_load_267' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1070 : Operation 5584 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_668 = load float* %fullyconnected_weigh_268, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5584 'load' 'fullyconnected_weigh_668' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1071 <SV = 1070> <Delay = 15.6>
ST_1071 : Operation 5585 [2/4] (10.5ns)   --->   "%sum_266 = fadd float %sum_265, %tmp_2_265" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5585 'fadd' 'sum_266' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1071 : Operation 5586 [1/2] (3.25ns)   --->   "%flat_array_load_267 = load float* %flat_array_addr_267, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5586 'load' 'flat_array_load_267' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1071 : Operation 5587 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_668 = load float* %fullyconnected_weigh_268, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5587 'load' 'fullyconnected_weigh_668' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1071 : Operation 5588 [2/2] (12.3ns)   --->   "%tmp_2_266 = fmul float %flat_array_load_267, %fullyconnected_weigh_668" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5588 'fmul' 'tmp_2_266' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1072 <SV = 1071> <Delay = 12.3>
ST_1072 : Operation 5589 [1/4] (10.5ns)   --->   "%sum_266 = fadd float %sum_265, %tmp_2_265" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5589 'fadd' 'sum_266' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1072 : Operation 5590 [1/2] (12.3ns)   --->   "%tmp_2_266 = fmul float %flat_array_load_267, %fullyconnected_weigh_668" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5590 'fmul' 'tmp_2_266' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1073 <SV = 1072> <Delay = 10.5>
ST_1073 : Operation 5591 [4/4] (10.5ns)   --->   "%sum_267 = fadd float %sum_266, %tmp_2_266" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5591 'fadd' 'sum_267' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1074 <SV = 1073> <Delay = 10.5>
ST_1074 : Operation 5592 [1/1] (1.67ns)   --->   "%add_ln15_259 = add i13 -2984, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5592 'add' 'add_ln15_259' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1074 : Operation 5593 [1/1] (0.00ns)   --->   "%sext_ln15_92 = sext i13 %add_ln15_259 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5593 'sext' 'sext_ln15_92' <Predicate = true> <Delay = 0.00>
ST_1074 : Operation 5594 [1/1] (0.00ns)   --->   "%zext_ln15_269 = zext i14 %sext_ln15_92 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5594 'zext' 'zext_ln15_269' <Predicate = true> <Delay = 0.00>
ST_1074 : Operation 5595 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_269 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_269" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5595 'getelementptr' 'fullyconnected_weigh_269' <Predicate = true> <Delay = 0.00>
ST_1074 : Operation 5596 [3/4] (10.5ns)   --->   "%sum_267 = fadd float %sum_266, %tmp_2_266" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5596 'fadd' 'sum_267' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1074 : Operation 5597 [2/2] (3.25ns)   --->   "%flat_array_load_268 = load float* %flat_array_addr_268, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5597 'load' 'flat_array_load_268' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1074 : Operation 5598 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_669 = load float* %fullyconnected_weigh_269, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5598 'load' 'fullyconnected_weigh_669' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1075 <SV = 1074> <Delay = 15.6>
ST_1075 : Operation 5599 [2/4] (10.5ns)   --->   "%sum_267 = fadd float %sum_266, %tmp_2_266" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5599 'fadd' 'sum_267' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1075 : Operation 5600 [1/2] (3.25ns)   --->   "%flat_array_load_268 = load float* %flat_array_addr_268, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5600 'load' 'flat_array_load_268' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1075 : Operation 5601 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_669 = load float* %fullyconnected_weigh_269, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5601 'load' 'fullyconnected_weigh_669' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1075 : Operation 5602 [2/2] (12.3ns)   --->   "%tmp_2_267 = fmul float %flat_array_load_268, %fullyconnected_weigh_669" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5602 'fmul' 'tmp_2_267' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1076 <SV = 1075> <Delay = 12.3>
ST_1076 : Operation 5603 [1/4] (10.5ns)   --->   "%sum_267 = fadd float %sum_266, %tmp_2_266" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5603 'fadd' 'sum_267' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1076 : Operation 5604 [1/2] (12.3ns)   --->   "%tmp_2_267 = fmul float %flat_array_load_268, %fullyconnected_weigh_669" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5604 'fmul' 'tmp_2_267' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1077 <SV = 1076> <Delay = 10.5>
ST_1077 : Operation 5605 [4/4] (10.5ns)   --->   "%sum_268 = fadd float %sum_267, %tmp_2_267" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5605 'fadd' 'sum_268' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1078 <SV = 1077> <Delay = 10.5>
ST_1078 : Operation 5606 [1/1] (1.67ns)   --->   "%add_ln15_260 = add i13 -2934, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5606 'add' 'add_ln15_260' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1078 : Operation 5607 [1/1] (0.00ns)   --->   "%sext_ln15_93 = sext i13 %add_ln15_260 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5607 'sext' 'sext_ln15_93' <Predicate = true> <Delay = 0.00>
ST_1078 : Operation 5608 [1/1] (0.00ns)   --->   "%zext_ln15_270 = zext i14 %sext_ln15_93 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5608 'zext' 'zext_ln15_270' <Predicate = true> <Delay = 0.00>
ST_1078 : Operation 5609 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_270 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_270" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5609 'getelementptr' 'fullyconnected_weigh_270' <Predicate = true> <Delay = 0.00>
ST_1078 : Operation 5610 [3/4] (10.5ns)   --->   "%sum_268 = fadd float %sum_267, %tmp_2_267" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5610 'fadd' 'sum_268' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1078 : Operation 5611 [2/2] (3.25ns)   --->   "%flat_array_load_269 = load float* %flat_array_addr_269, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5611 'load' 'flat_array_load_269' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1078 : Operation 5612 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_670 = load float* %fullyconnected_weigh_270, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5612 'load' 'fullyconnected_weigh_670' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1079 <SV = 1078> <Delay = 15.6>
ST_1079 : Operation 5613 [2/4] (10.5ns)   --->   "%sum_268 = fadd float %sum_267, %tmp_2_267" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5613 'fadd' 'sum_268' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1079 : Operation 5614 [1/2] (3.25ns)   --->   "%flat_array_load_269 = load float* %flat_array_addr_269, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5614 'load' 'flat_array_load_269' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1079 : Operation 5615 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_670 = load float* %fullyconnected_weigh_270, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5615 'load' 'fullyconnected_weigh_670' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1079 : Operation 5616 [2/2] (12.3ns)   --->   "%tmp_2_268 = fmul float %flat_array_load_269, %fullyconnected_weigh_670" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5616 'fmul' 'tmp_2_268' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1080 <SV = 1079> <Delay = 12.3>
ST_1080 : Operation 5617 [1/4] (10.5ns)   --->   "%sum_268 = fadd float %sum_267, %tmp_2_267" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5617 'fadd' 'sum_268' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1080 : Operation 5618 [1/2] (12.3ns)   --->   "%tmp_2_268 = fmul float %flat_array_load_269, %fullyconnected_weigh_670" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5618 'fmul' 'tmp_2_268' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1081 <SV = 1080> <Delay = 10.5>
ST_1081 : Operation 5619 [4/4] (10.5ns)   --->   "%sum_269 = fadd float %sum_268, %tmp_2_268" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5619 'fadd' 'sum_269' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1082 <SV = 1081> <Delay = 10.5>
ST_1082 : Operation 5620 [1/1] (1.67ns)   --->   "%add_ln15_261 = add i13 -2884, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5620 'add' 'add_ln15_261' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1082 : Operation 5621 [1/1] (0.00ns)   --->   "%sext_ln15_94 = sext i13 %add_ln15_261 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5621 'sext' 'sext_ln15_94' <Predicate = true> <Delay = 0.00>
ST_1082 : Operation 5622 [1/1] (0.00ns)   --->   "%zext_ln15_271 = zext i14 %sext_ln15_94 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5622 'zext' 'zext_ln15_271' <Predicate = true> <Delay = 0.00>
ST_1082 : Operation 5623 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_271 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_271" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5623 'getelementptr' 'fullyconnected_weigh_271' <Predicate = true> <Delay = 0.00>
ST_1082 : Operation 5624 [3/4] (10.5ns)   --->   "%sum_269 = fadd float %sum_268, %tmp_2_268" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5624 'fadd' 'sum_269' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1082 : Operation 5625 [2/2] (3.25ns)   --->   "%flat_array_load_270 = load float* %flat_array_addr_270, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5625 'load' 'flat_array_load_270' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1082 : Operation 5626 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_671 = load float* %fullyconnected_weigh_271, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5626 'load' 'fullyconnected_weigh_671' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1083 <SV = 1082> <Delay = 15.6>
ST_1083 : Operation 5627 [2/4] (10.5ns)   --->   "%sum_269 = fadd float %sum_268, %tmp_2_268" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5627 'fadd' 'sum_269' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1083 : Operation 5628 [1/2] (3.25ns)   --->   "%flat_array_load_270 = load float* %flat_array_addr_270, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5628 'load' 'flat_array_load_270' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1083 : Operation 5629 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_671 = load float* %fullyconnected_weigh_271, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5629 'load' 'fullyconnected_weigh_671' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1083 : Operation 5630 [2/2] (12.3ns)   --->   "%tmp_2_269 = fmul float %flat_array_load_270, %fullyconnected_weigh_671" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5630 'fmul' 'tmp_2_269' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1084 <SV = 1083> <Delay = 12.3>
ST_1084 : Operation 5631 [1/4] (10.5ns)   --->   "%sum_269 = fadd float %sum_268, %tmp_2_268" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5631 'fadd' 'sum_269' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1084 : Operation 5632 [1/2] (12.3ns)   --->   "%tmp_2_269 = fmul float %flat_array_load_270, %fullyconnected_weigh_671" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5632 'fmul' 'tmp_2_269' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1085 <SV = 1084> <Delay = 10.5>
ST_1085 : Operation 5633 [4/4] (10.5ns)   --->   "%sum_270 = fadd float %sum_269, %tmp_2_269" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5633 'fadd' 'sum_270' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1086 <SV = 1085> <Delay = 10.5>
ST_1086 : Operation 5634 [1/1] (1.67ns)   --->   "%add_ln15_262 = add i13 -2834, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5634 'add' 'add_ln15_262' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1086 : Operation 5635 [1/1] (0.00ns)   --->   "%sext_ln15_95 = sext i13 %add_ln15_262 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5635 'sext' 'sext_ln15_95' <Predicate = true> <Delay = 0.00>
ST_1086 : Operation 5636 [1/1] (0.00ns)   --->   "%zext_ln15_272 = zext i14 %sext_ln15_95 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5636 'zext' 'zext_ln15_272' <Predicate = true> <Delay = 0.00>
ST_1086 : Operation 5637 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_272 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_272" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5637 'getelementptr' 'fullyconnected_weigh_272' <Predicate = true> <Delay = 0.00>
ST_1086 : Operation 5638 [3/4] (10.5ns)   --->   "%sum_270 = fadd float %sum_269, %tmp_2_269" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5638 'fadd' 'sum_270' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1086 : Operation 5639 [2/2] (3.25ns)   --->   "%flat_array_load_271 = load float* %flat_array_addr_271, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5639 'load' 'flat_array_load_271' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1086 : Operation 5640 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_672 = load float* %fullyconnected_weigh_272, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5640 'load' 'fullyconnected_weigh_672' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1087 <SV = 1086> <Delay = 15.6>
ST_1087 : Operation 5641 [2/4] (10.5ns)   --->   "%sum_270 = fadd float %sum_269, %tmp_2_269" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5641 'fadd' 'sum_270' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1087 : Operation 5642 [1/2] (3.25ns)   --->   "%flat_array_load_271 = load float* %flat_array_addr_271, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5642 'load' 'flat_array_load_271' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1087 : Operation 5643 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_672 = load float* %fullyconnected_weigh_272, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5643 'load' 'fullyconnected_weigh_672' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1087 : Operation 5644 [2/2] (12.3ns)   --->   "%tmp_2_270 = fmul float %flat_array_load_271, %fullyconnected_weigh_672" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5644 'fmul' 'tmp_2_270' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1088 <SV = 1087> <Delay = 12.3>
ST_1088 : Operation 5645 [1/4] (10.5ns)   --->   "%sum_270 = fadd float %sum_269, %tmp_2_269" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5645 'fadd' 'sum_270' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1088 : Operation 5646 [1/2] (12.3ns)   --->   "%tmp_2_270 = fmul float %flat_array_load_271, %fullyconnected_weigh_672" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5646 'fmul' 'tmp_2_270' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1089 <SV = 1088> <Delay = 10.5>
ST_1089 : Operation 5647 [4/4] (10.5ns)   --->   "%sum_271 = fadd float %sum_270, %tmp_2_270" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5647 'fadd' 'sum_271' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1090 <SV = 1089> <Delay = 10.5>
ST_1090 : Operation 5648 [1/1] (1.67ns)   --->   "%add_ln15_263 = add i13 -2784, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5648 'add' 'add_ln15_263' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1090 : Operation 5649 [1/1] (0.00ns)   --->   "%sext_ln15_96 = sext i13 %add_ln15_263 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5649 'sext' 'sext_ln15_96' <Predicate = true> <Delay = 0.00>
ST_1090 : Operation 5650 [1/1] (0.00ns)   --->   "%zext_ln15_273 = zext i14 %sext_ln15_96 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5650 'zext' 'zext_ln15_273' <Predicate = true> <Delay = 0.00>
ST_1090 : Operation 5651 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_273 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_273" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5651 'getelementptr' 'fullyconnected_weigh_273' <Predicate = true> <Delay = 0.00>
ST_1090 : Operation 5652 [3/4] (10.5ns)   --->   "%sum_271 = fadd float %sum_270, %tmp_2_270" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5652 'fadd' 'sum_271' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1090 : Operation 5653 [2/2] (3.25ns)   --->   "%flat_array_load_272 = load float* %flat_array_addr_272, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5653 'load' 'flat_array_load_272' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1090 : Operation 5654 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_673 = load float* %fullyconnected_weigh_273, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5654 'load' 'fullyconnected_weigh_673' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1091 <SV = 1090> <Delay = 15.6>
ST_1091 : Operation 5655 [2/4] (10.5ns)   --->   "%sum_271 = fadd float %sum_270, %tmp_2_270" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5655 'fadd' 'sum_271' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1091 : Operation 5656 [1/2] (3.25ns)   --->   "%flat_array_load_272 = load float* %flat_array_addr_272, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5656 'load' 'flat_array_load_272' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1091 : Operation 5657 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_673 = load float* %fullyconnected_weigh_273, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5657 'load' 'fullyconnected_weigh_673' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1091 : Operation 5658 [2/2] (12.3ns)   --->   "%tmp_2_271 = fmul float %flat_array_load_272, %fullyconnected_weigh_673" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5658 'fmul' 'tmp_2_271' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1092 <SV = 1091> <Delay = 12.3>
ST_1092 : Operation 5659 [1/4] (10.5ns)   --->   "%sum_271 = fadd float %sum_270, %tmp_2_270" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5659 'fadd' 'sum_271' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1092 : Operation 5660 [1/2] (12.3ns)   --->   "%tmp_2_271 = fmul float %flat_array_load_272, %fullyconnected_weigh_673" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5660 'fmul' 'tmp_2_271' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1093 <SV = 1092> <Delay = 10.5>
ST_1093 : Operation 5661 [4/4] (10.5ns)   --->   "%sum_272 = fadd float %sum_271, %tmp_2_271" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5661 'fadd' 'sum_272' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1094 <SV = 1093> <Delay = 10.5>
ST_1094 : Operation 5662 [1/1] (1.67ns)   --->   "%add_ln15_264 = add i13 -2734, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5662 'add' 'add_ln15_264' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1094 : Operation 5663 [1/1] (0.00ns)   --->   "%sext_ln15_97 = sext i13 %add_ln15_264 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5663 'sext' 'sext_ln15_97' <Predicate = true> <Delay = 0.00>
ST_1094 : Operation 5664 [1/1] (0.00ns)   --->   "%zext_ln15_274 = zext i14 %sext_ln15_97 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5664 'zext' 'zext_ln15_274' <Predicate = true> <Delay = 0.00>
ST_1094 : Operation 5665 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_274 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_274" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5665 'getelementptr' 'fullyconnected_weigh_274' <Predicate = true> <Delay = 0.00>
ST_1094 : Operation 5666 [3/4] (10.5ns)   --->   "%sum_272 = fadd float %sum_271, %tmp_2_271" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5666 'fadd' 'sum_272' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1094 : Operation 5667 [2/2] (3.25ns)   --->   "%flat_array_load_273 = load float* %flat_array_addr_273, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5667 'load' 'flat_array_load_273' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1094 : Operation 5668 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_674 = load float* %fullyconnected_weigh_274, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5668 'load' 'fullyconnected_weigh_674' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1095 <SV = 1094> <Delay = 15.6>
ST_1095 : Operation 5669 [2/4] (10.5ns)   --->   "%sum_272 = fadd float %sum_271, %tmp_2_271" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5669 'fadd' 'sum_272' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1095 : Operation 5670 [1/2] (3.25ns)   --->   "%flat_array_load_273 = load float* %flat_array_addr_273, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5670 'load' 'flat_array_load_273' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1095 : Operation 5671 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_674 = load float* %fullyconnected_weigh_274, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5671 'load' 'fullyconnected_weigh_674' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1095 : Operation 5672 [2/2] (12.3ns)   --->   "%tmp_2_272 = fmul float %flat_array_load_273, %fullyconnected_weigh_674" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5672 'fmul' 'tmp_2_272' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1096 <SV = 1095> <Delay = 12.3>
ST_1096 : Operation 5673 [1/4] (10.5ns)   --->   "%sum_272 = fadd float %sum_271, %tmp_2_271" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5673 'fadd' 'sum_272' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1096 : Operation 5674 [1/2] (12.3ns)   --->   "%tmp_2_272 = fmul float %flat_array_load_273, %fullyconnected_weigh_674" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5674 'fmul' 'tmp_2_272' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1097 <SV = 1096> <Delay = 10.5>
ST_1097 : Operation 5675 [4/4] (10.5ns)   --->   "%sum_273 = fadd float %sum_272, %tmp_2_272" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5675 'fadd' 'sum_273' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1098 <SV = 1097> <Delay = 10.5>
ST_1098 : Operation 5676 [1/1] (1.67ns)   --->   "%add_ln15_265 = add i13 -2684, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5676 'add' 'add_ln15_265' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1098 : Operation 5677 [1/1] (0.00ns)   --->   "%sext_ln15_98 = sext i13 %add_ln15_265 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5677 'sext' 'sext_ln15_98' <Predicate = true> <Delay = 0.00>
ST_1098 : Operation 5678 [1/1] (0.00ns)   --->   "%zext_ln15_275 = zext i14 %sext_ln15_98 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5678 'zext' 'zext_ln15_275' <Predicate = true> <Delay = 0.00>
ST_1098 : Operation 5679 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_275 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_275" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5679 'getelementptr' 'fullyconnected_weigh_275' <Predicate = true> <Delay = 0.00>
ST_1098 : Operation 5680 [3/4] (10.5ns)   --->   "%sum_273 = fadd float %sum_272, %tmp_2_272" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5680 'fadd' 'sum_273' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1098 : Operation 5681 [2/2] (3.25ns)   --->   "%flat_array_load_274 = load float* %flat_array_addr_274, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5681 'load' 'flat_array_load_274' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1098 : Operation 5682 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_675 = load float* %fullyconnected_weigh_275, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5682 'load' 'fullyconnected_weigh_675' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1099 <SV = 1098> <Delay = 15.6>
ST_1099 : Operation 5683 [2/4] (10.5ns)   --->   "%sum_273 = fadd float %sum_272, %tmp_2_272" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5683 'fadd' 'sum_273' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1099 : Operation 5684 [1/2] (3.25ns)   --->   "%flat_array_load_274 = load float* %flat_array_addr_274, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5684 'load' 'flat_array_load_274' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1099 : Operation 5685 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_675 = load float* %fullyconnected_weigh_275, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5685 'load' 'fullyconnected_weigh_675' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1099 : Operation 5686 [2/2] (12.3ns)   --->   "%tmp_2_273 = fmul float %flat_array_load_274, %fullyconnected_weigh_675" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5686 'fmul' 'tmp_2_273' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1100 <SV = 1099> <Delay = 12.3>
ST_1100 : Operation 5687 [1/4] (10.5ns)   --->   "%sum_273 = fadd float %sum_272, %tmp_2_272" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5687 'fadd' 'sum_273' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1100 : Operation 5688 [1/2] (12.3ns)   --->   "%tmp_2_273 = fmul float %flat_array_load_274, %fullyconnected_weigh_675" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5688 'fmul' 'tmp_2_273' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1101 <SV = 1100> <Delay = 10.5>
ST_1101 : Operation 5689 [4/4] (10.5ns)   --->   "%sum_274 = fadd float %sum_273, %tmp_2_273" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5689 'fadd' 'sum_274' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1102 <SV = 1101> <Delay = 10.5>
ST_1102 : Operation 5690 [1/1] (1.67ns)   --->   "%add_ln15_266 = add i13 -2634, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5690 'add' 'add_ln15_266' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1102 : Operation 5691 [1/1] (0.00ns)   --->   "%sext_ln15_99 = sext i13 %add_ln15_266 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5691 'sext' 'sext_ln15_99' <Predicate = true> <Delay = 0.00>
ST_1102 : Operation 5692 [1/1] (0.00ns)   --->   "%zext_ln15_276 = zext i14 %sext_ln15_99 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5692 'zext' 'zext_ln15_276' <Predicate = true> <Delay = 0.00>
ST_1102 : Operation 5693 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_276 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_276" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5693 'getelementptr' 'fullyconnected_weigh_276' <Predicate = true> <Delay = 0.00>
ST_1102 : Operation 5694 [3/4] (10.5ns)   --->   "%sum_274 = fadd float %sum_273, %tmp_2_273" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5694 'fadd' 'sum_274' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1102 : Operation 5695 [2/2] (3.25ns)   --->   "%flat_array_load_275 = load float* %flat_array_addr_275, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5695 'load' 'flat_array_load_275' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1102 : Operation 5696 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_676 = load float* %fullyconnected_weigh_276, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5696 'load' 'fullyconnected_weigh_676' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1103 <SV = 1102> <Delay = 15.6>
ST_1103 : Operation 5697 [2/4] (10.5ns)   --->   "%sum_274 = fadd float %sum_273, %tmp_2_273" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5697 'fadd' 'sum_274' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1103 : Operation 5698 [1/2] (3.25ns)   --->   "%flat_array_load_275 = load float* %flat_array_addr_275, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5698 'load' 'flat_array_load_275' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1103 : Operation 5699 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_676 = load float* %fullyconnected_weigh_276, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5699 'load' 'fullyconnected_weigh_676' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1103 : Operation 5700 [2/2] (12.3ns)   --->   "%tmp_2_274 = fmul float %flat_array_load_275, %fullyconnected_weigh_676" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5700 'fmul' 'tmp_2_274' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1104 <SV = 1103> <Delay = 12.3>
ST_1104 : Operation 5701 [1/4] (10.5ns)   --->   "%sum_274 = fadd float %sum_273, %tmp_2_273" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5701 'fadd' 'sum_274' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1104 : Operation 5702 [1/2] (12.3ns)   --->   "%tmp_2_274 = fmul float %flat_array_load_275, %fullyconnected_weigh_676" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5702 'fmul' 'tmp_2_274' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1105 <SV = 1104> <Delay = 10.5>
ST_1105 : Operation 5703 [4/4] (10.5ns)   --->   "%sum_275 = fadd float %sum_274, %tmp_2_274" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5703 'fadd' 'sum_275' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1106 <SV = 1105> <Delay = 10.5>
ST_1106 : Operation 5704 [1/1] (1.67ns)   --->   "%add_ln15_267 = add i13 -2584, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5704 'add' 'add_ln15_267' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1106 : Operation 5705 [1/1] (0.00ns)   --->   "%sext_ln15_100 = sext i13 %add_ln15_267 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5705 'sext' 'sext_ln15_100' <Predicate = true> <Delay = 0.00>
ST_1106 : Operation 5706 [1/1] (0.00ns)   --->   "%zext_ln15_277 = zext i14 %sext_ln15_100 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5706 'zext' 'zext_ln15_277' <Predicate = true> <Delay = 0.00>
ST_1106 : Operation 5707 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_277 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_277" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5707 'getelementptr' 'fullyconnected_weigh_277' <Predicate = true> <Delay = 0.00>
ST_1106 : Operation 5708 [3/4] (10.5ns)   --->   "%sum_275 = fadd float %sum_274, %tmp_2_274" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5708 'fadd' 'sum_275' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1106 : Operation 5709 [2/2] (3.25ns)   --->   "%flat_array_load_276 = load float* %flat_array_addr_276, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5709 'load' 'flat_array_load_276' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1106 : Operation 5710 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_677 = load float* %fullyconnected_weigh_277, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5710 'load' 'fullyconnected_weigh_677' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1107 <SV = 1106> <Delay = 15.6>
ST_1107 : Operation 5711 [2/4] (10.5ns)   --->   "%sum_275 = fadd float %sum_274, %tmp_2_274" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5711 'fadd' 'sum_275' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1107 : Operation 5712 [1/2] (3.25ns)   --->   "%flat_array_load_276 = load float* %flat_array_addr_276, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5712 'load' 'flat_array_load_276' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1107 : Operation 5713 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_677 = load float* %fullyconnected_weigh_277, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5713 'load' 'fullyconnected_weigh_677' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1107 : Operation 5714 [2/2] (12.3ns)   --->   "%tmp_2_275 = fmul float %flat_array_load_276, %fullyconnected_weigh_677" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5714 'fmul' 'tmp_2_275' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1108 <SV = 1107> <Delay = 12.3>
ST_1108 : Operation 5715 [1/4] (10.5ns)   --->   "%sum_275 = fadd float %sum_274, %tmp_2_274" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5715 'fadd' 'sum_275' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1108 : Operation 5716 [1/2] (12.3ns)   --->   "%tmp_2_275 = fmul float %flat_array_load_276, %fullyconnected_weigh_677" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5716 'fmul' 'tmp_2_275' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1109 <SV = 1108> <Delay = 10.5>
ST_1109 : Operation 5717 [4/4] (10.5ns)   --->   "%sum_276 = fadd float %sum_275, %tmp_2_275" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5717 'fadd' 'sum_276' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1110 <SV = 1109> <Delay = 10.5>
ST_1110 : Operation 5718 [1/1] (1.67ns)   --->   "%add_ln15_268 = add i13 -2534, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5718 'add' 'add_ln15_268' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1110 : Operation 5719 [1/1] (0.00ns)   --->   "%sext_ln15_101 = sext i13 %add_ln15_268 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5719 'sext' 'sext_ln15_101' <Predicate = true> <Delay = 0.00>
ST_1110 : Operation 5720 [1/1] (0.00ns)   --->   "%zext_ln15_278 = zext i14 %sext_ln15_101 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5720 'zext' 'zext_ln15_278' <Predicate = true> <Delay = 0.00>
ST_1110 : Operation 5721 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_278 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_278" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5721 'getelementptr' 'fullyconnected_weigh_278' <Predicate = true> <Delay = 0.00>
ST_1110 : Operation 5722 [3/4] (10.5ns)   --->   "%sum_276 = fadd float %sum_275, %tmp_2_275" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5722 'fadd' 'sum_276' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1110 : Operation 5723 [2/2] (3.25ns)   --->   "%flat_array_load_277 = load float* %flat_array_addr_277, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5723 'load' 'flat_array_load_277' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1110 : Operation 5724 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_678 = load float* %fullyconnected_weigh_278, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5724 'load' 'fullyconnected_weigh_678' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1111 <SV = 1110> <Delay = 15.6>
ST_1111 : Operation 5725 [2/4] (10.5ns)   --->   "%sum_276 = fadd float %sum_275, %tmp_2_275" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5725 'fadd' 'sum_276' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1111 : Operation 5726 [1/2] (3.25ns)   --->   "%flat_array_load_277 = load float* %flat_array_addr_277, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5726 'load' 'flat_array_load_277' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1111 : Operation 5727 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_678 = load float* %fullyconnected_weigh_278, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5727 'load' 'fullyconnected_weigh_678' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1111 : Operation 5728 [2/2] (12.3ns)   --->   "%tmp_2_276 = fmul float %flat_array_load_277, %fullyconnected_weigh_678" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5728 'fmul' 'tmp_2_276' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1112 <SV = 1111> <Delay = 12.3>
ST_1112 : Operation 5729 [1/4] (10.5ns)   --->   "%sum_276 = fadd float %sum_275, %tmp_2_275" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5729 'fadd' 'sum_276' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1112 : Operation 5730 [1/2] (12.3ns)   --->   "%tmp_2_276 = fmul float %flat_array_load_277, %fullyconnected_weigh_678" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5730 'fmul' 'tmp_2_276' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1113 <SV = 1112> <Delay = 10.5>
ST_1113 : Operation 5731 [4/4] (10.5ns)   --->   "%sum_277 = fadd float %sum_276, %tmp_2_276" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5731 'fadd' 'sum_277' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1114 <SV = 1113> <Delay = 10.5>
ST_1114 : Operation 5732 [1/1] (1.67ns)   --->   "%add_ln15_269 = add i13 -2484, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5732 'add' 'add_ln15_269' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1114 : Operation 5733 [1/1] (0.00ns)   --->   "%sext_ln15_102 = sext i13 %add_ln15_269 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5733 'sext' 'sext_ln15_102' <Predicate = true> <Delay = 0.00>
ST_1114 : Operation 5734 [1/1] (0.00ns)   --->   "%zext_ln15_279 = zext i14 %sext_ln15_102 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5734 'zext' 'zext_ln15_279' <Predicate = true> <Delay = 0.00>
ST_1114 : Operation 5735 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_279 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_279" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5735 'getelementptr' 'fullyconnected_weigh_279' <Predicate = true> <Delay = 0.00>
ST_1114 : Operation 5736 [3/4] (10.5ns)   --->   "%sum_277 = fadd float %sum_276, %tmp_2_276" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5736 'fadd' 'sum_277' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1114 : Operation 5737 [2/2] (3.25ns)   --->   "%flat_array_load_278 = load float* %flat_array_addr_278, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5737 'load' 'flat_array_load_278' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1114 : Operation 5738 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_679 = load float* %fullyconnected_weigh_279, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5738 'load' 'fullyconnected_weigh_679' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1115 <SV = 1114> <Delay = 15.6>
ST_1115 : Operation 5739 [2/4] (10.5ns)   --->   "%sum_277 = fadd float %sum_276, %tmp_2_276" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5739 'fadd' 'sum_277' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1115 : Operation 5740 [1/2] (3.25ns)   --->   "%flat_array_load_278 = load float* %flat_array_addr_278, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5740 'load' 'flat_array_load_278' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1115 : Operation 5741 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_679 = load float* %fullyconnected_weigh_279, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5741 'load' 'fullyconnected_weigh_679' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1115 : Operation 5742 [2/2] (12.3ns)   --->   "%tmp_2_277 = fmul float %flat_array_load_278, %fullyconnected_weigh_679" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5742 'fmul' 'tmp_2_277' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1116 <SV = 1115> <Delay = 12.3>
ST_1116 : Operation 5743 [1/4] (10.5ns)   --->   "%sum_277 = fadd float %sum_276, %tmp_2_276" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5743 'fadd' 'sum_277' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1116 : Operation 5744 [1/2] (12.3ns)   --->   "%tmp_2_277 = fmul float %flat_array_load_278, %fullyconnected_weigh_679" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5744 'fmul' 'tmp_2_277' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1117 <SV = 1116> <Delay = 10.5>
ST_1117 : Operation 5745 [4/4] (10.5ns)   --->   "%sum_278 = fadd float %sum_277, %tmp_2_277" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5745 'fadd' 'sum_278' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1118 <SV = 1117> <Delay = 10.5>
ST_1118 : Operation 5746 [1/1] (1.67ns)   --->   "%add_ln15_270 = add i13 -2434, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5746 'add' 'add_ln15_270' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1118 : Operation 5747 [1/1] (0.00ns)   --->   "%sext_ln15_103 = sext i13 %add_ln15_270 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5747 'sext' 'sext_ln15_103' <Predicate = true> <Delay = 0.00>
ST_1118 : Operation 5748 [1/1] (0.00ns)   --->   "%zext_ln15_280 = zext i14 %sext_ln15_103 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5748 'zext' 'zext_ln15_280' <Predicate = true> <Delay = 0.00>
ST_1118 : Operation 5749 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_280 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_280" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5749 'getelementptr' 'fullyconnected_weigh_280' <Predicate = true> <Delay = 0.00>
ST_1118 : Operation 5750 [3/4] (10.5ns)   --->   "%sum_278 = fadd float %sum_277, %tmp_2_277" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5750 'fadd' 'sum_278' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1118 : Operation 5751 [2/2] (3.25ns)   --->   "%flat_array_load_279 = load float* %flat_array_addr_279, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5751 'load' 'flat_array_load_279' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1118 : Operation 5752 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_680 = load float* %fullyconnected_weigh_280, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5752 'load' 'fullyconnected_weigh_680' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1119 <SV = 1118> <Delay = 15.6>
ST_1119 : Operation 5753 [2/4] (10.5ns)   --->   "%sum_278 = fadd float %sum_277, %tmp_2_277" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5753 'fadd' 'sum_278' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1119 : Operation 5754 [1/2] (3.25ns)   --->   "%flat_array_load_279 = load float* %flat_array_addr_279, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5754 'load' 'flat_array_load_279' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1119 : Operation 5755 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_680 = load float* %fullyconnected_weigh_280, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5755 'load' 'fullyconnected_weigh_680' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1119 : Operation 5756 [2/2] (12.3ns)   --->   "%tmp_2_278 = fmul float %flat_array_load_279, %fullyconnected_weigh_680" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5756 'fmul' 'tmp_2_278' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1120 <SV = 1119> <Delay = 12.3>
ST_1120 : Operation 5757 [1/4] (10.5ns)   --->   "%sum_278 = fadd float %sum_277, %tmp_2_277" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5757 'fadd' 'sum_278' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1120 : Operation 5758 [1/2] (12.3ns)   --->   "%tmp_2_278 = fmul float %flat_array_load_279, %fullyconnected_weigh_680" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5758 'fmul' 'tmp_2_278' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1121 <SV = 1120> <Delay = 10.5>
ST_1121 : Operation 5759 [4/4] (10.5ns)   --->   "%sum_279 = fadd float %sum_278, %tmp_2_278" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5759 'fadd' 'sum_279' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1122 <SV = 1121> <Delay = 10.5>
ST_1122 : Operation 5760 [1/1] (1.67ns)   --->   "%add_ln15_271 = add i13 -2384, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5760 'add' 'add_ln15_271' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1122 : Operation 5761 [1/1] (0.00ns)   --->   "%sext_ln15_104 = sext i13 %add_ln15_271 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5761 'sext' 'sext_ln15_104' <Predicate = true> <Delay = 0.00>
ST_1122 : Operation 5762 [1/1] (0.00ns)   --->   "%zext_ln15_281 = zext i14 %sext_ln15_104 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5762 'zext' 'zext_ln15_281' <Predicate = true> <Delay = 0.00>
ST_1122 : Operation 5763 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_281 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_281" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5763 'getelementptr' 'fullyconnected_weigh_281' <Predicate = true> <Delay = 0.00>
ST_1122 : Operation 5764 [3/4] (10.5ns)   --->   "%sum_279 = fadd float %sum_278, %tmp_2_278" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5764 'fadd' 'sum_279' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1122 : Operation 5765 [2/2] (3.25ns)   --->   "%flat_array_load_280 = load float* %flat_array_addr_280, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5765 'load' 'flat_array_load_280' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1122 : Operation 5766 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_681 = load float* %fullyconnected_weigh_281, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5766 'load' 'fullyconnected_weigh_681' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1123 <SV = 1122> <Delay = 15.6>
ST_1123 : Operation 5767 [2/4] (10.5ns)   --->   "%sum_279 = fadd float %sum_278, %tmp_2_278" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5767 'fadd' 'sum_279' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1123 : Operation 5768 [1/2] (3.25ns)   --->   "%flat_array_load_280 = load float* %flat_array_addr_280, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5768 'load' 'flat_array_load_280' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1123 : Operation 5769 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_681 = load float* %fullyconnected_weigh_281, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5769 'load' 'fullyconnected_weigh_681' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1123 : Operation 5770 [2/2] (12.3ns)   --->   "%tmp_2_279 = fmul float %flat_array_load_280, %fullyconnected_weigh_681" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5770 'fmul' 'tmp_2_279' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1124 <SV = 1123> <Delay = 12.3>
ST_1124 : Operation 5771 [1/4] (10.5ns)   --->   "%sum_279 = fadd float %sum_278, %tmp_2_278" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5771 'fadd' 'sum_279' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1124 : Operation 5772 [1/2] (12.3ns)   --->   "%tmp_2_279 = fmul float %flat_array_load_280, %fullyconnected_weigh_681" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5772 'fmul' 'tmp_2_279' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1125 <SV = 1124> <Delay = 10.5>
ST_1125 : Operation 5773 [4/4] (10.5ns)   --->   "%sum_280 = fadd float %sum_279, %tmp_2_279" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5773 'fadd' 'sum_280' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1126 <SV = 1125> <Delay = 10.5>
ST_1126 : Operation 5774 [1/1] (1.67ns)   --->   "%add_ln15_272 = add i13 -2334, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5774 'add' 'add_ln15_272' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1126 : Operation 5775 [1/1] (0.00ns)   --->   "%sext_ln15_105 = sext i13 %add_ln15_272 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5775 'sext' 'sext_ln15_105' <Predicate = true> <Delay = 0.00>
ST_1126 : Operation 5776 [1/1] (0.00ns)   --->   "%zext_ln15_282 = zext i14 %sext_ln15_105 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5776 'zext' 'zext_ln15_282' <Predicate = true> <Delay = 0.00>
ST_1126 : Operation 5777 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_282 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_282" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5777 'getelementptr' 'fullyconnected_weigh_282' <Predicate = true> <Delay = 0.00>
ST_1126 : Operation 5778 [3/4] (10.5ns)   --->   "%sum_280 = fadd float %sum_279, %tmp_2_279" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5778 'fadd' 'sum_280' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1126 : Operation 5779 [2/2] (3.25ns)   --->   "%flat_array_load_281 = load float* %flat_array_addr_281, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5779 'load' 'flat_array_load_281' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1126 : Operation 5780 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_682 = load float* %fullyconnected_weigh_282, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5780 'load' 'fullyconnected_weigh_682' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1127 <SV = 1126> <Delay = 15.6>
ST_1127 : Operation 5781 [2/4] (10.5ns)   --->   "%sum_280 = fadd float %sum_279, %tmp_2_279" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5781 'fadd' 'sum_280' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1127 : Operation 5782 [1/2] (3.25ns)   --->   "%flat_array_load_281 = load float* %flat_array_addr_281, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5782 'load' 'flat_array_load_281' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1127 : Operation 5783 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_682 = load float* %fullyconnected_weigh_282, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5783 'load' 'fullyconnected_weigh_682' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1127 : Operation 5784 [2/2] (12.3ns)   --->   "%tmp_2_280 = fmul float %flat_array_load_281, %fullyconnected_weigh_682" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5784 'fmul' 'tmp_2_280' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1128 <SV = 1127> <Delay = 12.3>
ST_1128 : Operation 5785 [1/4] (10.5ns)   --->   "%sum_280 = fadd float %sum_279, %tmp_2_279" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5785 'fadd' 'sum_280' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1128 : Operation 5786 [1/2] (12.3ns)   --->   "%tmp_2_280 = fmul float %flat_array_load_281, %fullyconnected_weigh_682" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5786 'fmul' 'tmp_2_280' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1129 <SV = 1128> <Delay = 10.5>
ST_1129 : Operation 5787 [4/4] (10.5ns)   --->   "%sum_281 = fadd float %sum_280, %tmp_2_280" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5787 'fadd' 'sum_281' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1130 <SV = 1129> <Delay = 10.5>
ST_1130 : Operation 5788 [1/1] (1.67ns)   --->   "%add_ln15_273 = add i13 -2284, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5788 'add' 'add_ln15_273' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1130 : Operation 5789 [1/1] (0.00ns)   --->   "%sext_ln15_106 = sext i13 %add_ln15_273 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5789 'sext' 'sext_ln15_106' <Predicate = true> <Delay = 0.00>
ST_1130 : Operation 5790 [1/1] (0.00ns)   --->   "%zext_ln15_283 = zext i14 %sext_ln15_106 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5790 'zext' 'zext_ln15_283' <Predicate = true> <Delay = 0.00>
ST_1130 : Operation 5791 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_283 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_283" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5791 'getelementptr' 'fullyconnected_weigh_283' <Predicate = true> <Delay = 0.00>
ST_1130 : Operation 5792 [3/4] (10.5ns)   --->   "%sum_281 = fadd float %sum_280, %tmp_2_280" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5792 'fadd' 'sum_281' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1130 : Operation 5793 [2/2] (3.25ns)   --->   "%flat_array_load_282 = load float* %flat_array_addr_282, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5793 'load' 'flat_array_load_282' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1130 : Operation 5794 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_683 = load float* %fullyconnected_weigh_283, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5794 'load' 'fullyconnected_weigh_683' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1131 <SV = 1130> <Delay = 15.6>
ST_1131 : Operation 5795 [2/4] (10.5ns)   --->   "%sum_281 = fadd float %sum_280, %tmp_2_280" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5795 'fadd' 'sum_281' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1131 : Operation 5796 [1/2] (3.25ns)   --->   "%flat_array_load_282 = load float* %flat_array_addr_282, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5796 'load' 'flat_array_load_282' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1131 : Operation 5797 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_683 = load float* %fullyconnected_weigh_283, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5797 'load' 'fullyconnected_weigh_683' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1131 : Operation 5798 [2/2] (12.3ns)   --->   "%tmp_2_281 = fmul float %flat_array_load_282, %fullyconnected_weigh_683" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5798 'fmul' 'tmp_2_281' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1132 <SV = 1131> <Delay = 12.3>
ST_1132 : Operation 5799 [1/4] (10.5ns)   --->   "%sum_281 = fadd float %sum_280, %tmp_2_280" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5799 'fadd' 'sum_281' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1132 : Operation 5800 [1/2] (12.3ns)   --->   "%tmp_2_281 = fmul float %flat_array_load_282, %fullyconnected_weigh_683" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5800 'fmul' 'tmp_2_281' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1133 <SV = 1132> <Delay = 10.5>
ST_1133 : Operation 5801 [4/4] (10.5ns)   --->   "%sum_282 = fadd float %sum_281, %tmp_2_281" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5801 'fadd' 'sum_282' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1134 <SV = 1133> <Delay = 10.5>
ST_1134 : Operation 5802 [1/1] (1.67ns)   --->   "%add_ln15_274 = add i13 -2234, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5802 'add' 'add_ln15_274' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1134 : Operation 5803 [1/1] (0.00ns)   --->   "%sext_ln15_107 = sext i13 %add_ln15_274 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5803 'sext' 'sext_ln15_107' <Predicate = true> <Delay = 0.00>
ST_1134 : Operation 5804 [1/1] (0.00ns)   --->   "%zext_ln15_284 = zext i14 %sext_ln15_107 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5804 'zext' 'zext_ln15_284' <Predicate = true> <Delay = 0.00>
ST_1134 : Operation 5805 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_284 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_284" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5805 'getelementptr' 'fullyconnected_weigh_284' <Predicate = true> <Delay = 0.00>
ST_1134 : Operation 5806 [3/4] (10.5ns)   --->   "%sum_282 = fadd float %sum_281, %tmp_2_281" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5806 'fadd' 'sum_282' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1134 : Operation 5807 [2/2] (3.25ns)   --->   "%flat_array_load_283 = load float* %flat_array_addr_283, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5807 'load' 'flat_array_load_283' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1134 : Operation 5808 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_684 = load float* %fullyconnected_weigh_284, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5808 'load' 'fullyconnected_weigh_684' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1135 <SV = 1134> <Delay = 15.6>
ST_1135 : Operation 5809 [2/4] (10.5ns)   --->   "%sum_282 = fadd float %sum_281, %tmp_2_281" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5809 'fadd' 'sum_282' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1135 : Operation 5810 [1/2] (3.25ns)   --->   "%flat_array_load_283 = load float* %flat_array_addr_283, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5810 'load' 'flat_array_load_283' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1135 : Operation 5811 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_684 = load float* %fullyconnected_weigh_284, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5811 'load' 'fullyconnected_weigh_684' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1135 : Operation 5812 [2/2] (12.3ns)   --->   "%tmp_2_282 = fmul float %flat_array_load_283, %fullyconnected_weigh_684" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5812 'fmul' 'tmp_2_282' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1136 <SV = 1135> <Delay = 12.3>
ST_1136 : Operation 5813 [1/4] (10.5ns)   --->   "%sum_282 = fadd float %sum_281, %tmp_2_281" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5813 'fadd' 'sum_282' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1136 : Operation 5814 [1/2] (12.3ns)   --->   "%tmp_2_282 = fmul float %flat_array_load_283, %fullyconnected_weigh_684" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5814 'fmul' 'tmp_2_282' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1137 <SV = 1136> <Delay = 10.5>
ST_1137 : Operation 5815 [4/4] (10.5ns)   --->   "%sum_283 = fadd float %sum_282, %tmp_2_282" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5815 'fadd' 'sum_283' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1138 <SV = 1137> <Delay = 10.5>
ST_1138 : Operation 5816 [1/1] (1.67ns)   --->   "%add_ln15_275 = add i13 -2184, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5816 'add' 'add_ln15_275' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1138 : Operation 5817 [1/1] (0.00ns)   --->   "%sext_ln15_108 = sext i13 %add_ln15_275 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5817 'sext' 'sext_ln15_108' <Predicate = true> <Delay = 0.00>
ST_1138 : Operation 5818 [1/1] (0.00ns)   --->   "%zext_ln15_285 = zext i14 %sext_ln15_108 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5818 'zext' 'zext_ln15_285' <Predicate = true> <Delay = 0.00>
ST_1138 : Operation 5819 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_285 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_285" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5819 'getelementptr' 'fullyconnected_weigh_285' <Predicate = true> <Delay = 0.00>
ST_1138 : Operation 5820 [3/4] (10.5ns)   --->   "%sum_283 = fadd float %sum_282, %tmp_2_282" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5820 'fadd' 'sum_283' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1138 : Operation 5821 [2/2] (3.25ns)   --->   "%flat_array_load_284 = load float* %flat_array_addr_284, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5821 'load' 'flat_array_load_284' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1138 : Operation 5822 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_685 = load float* %fullyconnected_weigh_285, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5822 'load' 'fullyconnected_weigh_685' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1139 <SV = 1138> <Delay = 15.6>
ST_1139 : Operation 5823 [2/4] (10.5ns)   --->   "%sum_283 = fadd float %sum_282, %tmp_2_282" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5823 'fadd' 'sum_283' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1139 : Operation 5824 [1/2] (3.25ns)   --->   "%flat_array_load_284 = load float* %flat_array_addr_284, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5824 'load' 'flat_array_load_284' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1139 : Operation 5825 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_685 = load float* %fullyconnected_weigh_285, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5825 'load' 'fullyconnected_weigh_685' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1139 : Operation 5826 [2/2] (12.3ns)   --->   "%tmp_2_283 = fmul float %flat_array_load_284, %fullyconnected_weigh_685" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5826 'fmul' 'tmp_2_283' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1140 <SV = 1139> <Delay = 12.3>
ST_1140 : Operation 5827 [1/4] (10.5ns)   --->   "%sum_283 = fadd float %sum_282, %tmp_2_282" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5827 'fadd' 'sum_283' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1140 : Operation 5828 [1/2] (12.3ns)   --->   "%tmp_2_283 = fmul float %flat_array_load_284, %fullyconnected_weigh_685" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5828 'fmul' 'tmp_2_283' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1141 <SV = 1140> <Delay = 10.5>
ST_1141 : Operation 5829 [4/4] (10.5ns)   --->   "%sum_284 = fadd float %sum_283, %tmp_2_283" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5829 'fadd' 'sum_284' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1142 <SV = 1141> <Delay = 10.5>
ST_1142 : Operation 5830 [1/1] (1.67ns)   --->   "%add_ln15_276 = add i13 -2134, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5830 'add' 'add_ln15_276' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1142 : Operation 5831 [1/1] (0.00ns)   --->   "%sext_ln15_109 = sext i13 %add_ln15_276 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5831 'sext' 'sext_ln15_109' <Predicate = true> <Delay = 0.00>
ST_1142 : Operation 5832 [1/1] (0.00ns)   --->   "%zext_ln15_286 = zext i14 %sext_ln15_109 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5832 'zext' 'zext_ln15_286' <Predicate = true> <Delay = 0.00>
ST_1142 : Operation 5833 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_286 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_286" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5833 'getelementptr' 'fullyconnected_weigh_286' <Predicate = true> <Delay = 0.00>
ST_1142 : Operation 5834 [3/4] (10.5ns)   --->   "%sum_284 = fadd float %sum_283, %tmp_2_283" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5834 'fadd' 'sum_284' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1142 : Operation 5835 [2/2] (3.25ns)   --->   "%flat_array_load_285 = load float* %flat_array_addr_285, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5835 'load' 'flat_array_load_285' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1142 : Operation 5836 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_686 = load float* %fullyconnected_weigh_286, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5836 'load' 'fullyconnected_weigh_686' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1143 <SV = 1142> <Delay = 15.6>
ST_1143 : Operation 5837 [2/4] (10.5ns)   --->   "%sum_284 = fadd float %sum_283, %tmp_2_283" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5837 'fadd' 'sum_284' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1143 : Operation 5838 [1/2] (3.25ns)   --->   "%flat_array_load_285 = load float* %flat_array_addr_285, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5838 'load' 'flat_array_load_285' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1143 : Operation 5839 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_686 = load float* %fullyconnected_weigh_286, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5839 'load' 'fullyconnected_weigh_686' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1143 : Operation 5840 [2/2] (12.3ns)   --->   "%tmp_2_284 = fmul float %flat_array_load_285, %fullyconnected_weigh_686" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5840 'fmul' 'tmp_2_284' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1144 <SV = 1143> <Delay = 12.3>
ST_1144 : Operation 5841 [1/4] (10.5ns)   --->   "%sum_284 = fadd float %sum_283, %tmp_2_283" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5841 'fadd' 'sum_284' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1144 : Operation 5842 [1/2] (12.3ns)   --->   "%tmp_2_284 = fmul float %flat_array_load_285, %fullyconnected_weigh_686" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5842 'fmul' 'tmp_2_284' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1145 <SV = 1144> <Delay = 10.5>
ST_1145 : Operation 5843 [4/4] (10.5ns)   --->   "%sum_285 = fadd float %sum_284, %tmp_2_284" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5843 'fadd' 'sum_285' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1146 <SV = 1145> <Delay = 10.5>
ST_1146 : Operation 5844 [1/1] (1.67ns)   --->   "%add_ln15_277 = add i13 -2084, %zext_ln15_8" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5844 'add' 'add_ln15_277' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1146 : Operation 5845 [1/1] (0.00ns)   --->   "%sext_ln15_110 = sext i13 %add_ln15_277 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5845 'sext' 'sext_ln15_110' <Predicate = true> <Delay = 0.00>
ST_1146 : Operation 5846 [1/1] (0.00ns)   --->   "%zext_ln15_287 = zext i14 %sext_ln15_110 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5846 'zext' 'zext_ln15_287' <Predicate = true> <Delay = 0.00>
ST_1146 : Operation 5847 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_287 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_287" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5847 'getelementptr' 'fullyconnected_weigh_287' <Predicate = true> <Delay = 0.00>
ST_1146 : Operation 5848 [3/4] (10.5ns)   --->   "%sum_285 = fadd float %sum_284, %tmp_2_284" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5848 'fadd' 'sum_285' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1146 : Operation 5849 [2/2] (3.25ns)   --->   "%flat_array_load_286 = load float* %flat_array_addr_286, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5849 'load' 'flat_array_load_286' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1146 : Operation 5850 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_687 = load float* %fullyconnected_weigh_287, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5850 'load' 'fullyconnected_weigh_687' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1147 <SV = 1146> <Delay = 15.6>
ST_1147 : Operation 5851 [2/4] (10.5ns)   --->   "%sum_285 = fadd float %sum_284, %tmp_2_284" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5851 'fadd' 'sum_285' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1147 : Operation 5852 [1/2] (3.25ns)   --->   "%flat_array_load_286 = load float* %flat_array_addr_286, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5852 'load' 'flat_array_load_286' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1147 : Operation 5853 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_687 = load float* %fullyconnected_weigh_287, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5853 'load' 'fullyconnected_weigh_687' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1147 : Operation 5854 [2/2] (12.3ns)   --->   "%tmp_2_285 = fmul float %flat_array_load_286, %fullyconnected_weigh_687" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5854 'fmul' 'tmp_2_285' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1148 <SV = 1147> <Delay = 12.3>
ST_1148 : Operation 5855 [1/4] (10.5ns)   --->   "%sum_285 = fadd float %sum_284, %tmp_2_284" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5855 'fadd' 'sum_285' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1148 : Operation 5856 [1/2] (12.3ns)   --->   "%tmp_2_285 = fmul float %flat_array_load_286, %fullyconnected_weigh_687" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5856 'fmul' 'tmp_2_285' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1149 <SV = 1148> <Delay = 10.5>
ST_1149 : Operation 5857 [4/4] (10.5ns)   --->   "%sum_286 = fadd float %sum_285, %tmp_2_285" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5857 'fadd' 'sum_286' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1150 <SV = 1149> <Delay = 10.5>
ST_1150 : Operation 5858 [1/1] (1.54ns)   --->   "%add_ln15_278 = add i12 -2034, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5858 'add' 'add_ln15_278' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1150 : Operation 5859 [1/1] (0.00ns)   --->   "%sext_ln15_111 = sext i12 %add_ln15_278 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5859 'sext' 'sext_ln15_111' <Predicate = true> <Delay = 0.00>
ST_1150 : Operation 5860 [1/1] (0.00ns)   --->   "%zext_ln15_288 = zext i14 %sext_ln15_111 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5860 'zext' 'zext_ln15_288' <Predicate = true> <Delay = 0.00>
ST_1150 : Operation 5861 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_288 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_288" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5861 'getelementptr' 'fullyconnected_weigh_288' <Predicate = true> <Delay = 0.00>
ST_1150 : Operation 5862 [3/4] (10.5ns)   --->   "%sum_286 = fadd float %sum_285, %tmp_2_285" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5862 'fadd' 'sum_286' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1150 : Operation 5863 [2/2] (3.25ns)   --->   "%flat_array_load_287 = load float* %flat_array_addr_287, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5863 'load' 'flat_array_load_287' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1150 : Operation 5864 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_688 = load float* %fullyconnected_weigh_288, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5864 'load' 'fullyconnected_weigh_688' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1151 <SV = 1150> <Delay = 15.6>
ST_1151 : Operation 5865 [2/4] (10.5ns)   --->   "%sum_286 = fadd float %sum_285, %tmp_2_285" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5865 'fadd' 'sum_286' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1151 : Operation 5866 [1/2] (3.25ns)   --->   "%flat_array_load_287 = load float* %flat_array_addr_287, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5866 'load' 'flat_array_load_287' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1151 : Operation 5867 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_688 = load float* %fullyconnected_weigh_288, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5867 'load' 'fullyconnected_weigh_688' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1151 : Operation 5868 [2/2] (12.3ns)   --->   "%tmp_2_286 = fmul float %flat_array_load_287, %fullyconnected_weigh_688" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5868 'fmul' 'tmp_2_286' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1152 <SV = 1151> <Delay = 12.3>
ST_1152 : Operation 5869 [1/4] (10.5ns)   --->   "%sum_286 = fadd float %sum_285, %tmp_2_285" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5869 'fadd' 'sum_286' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1152 : Operation 5870 [1/2] (12.3ns)   --->   "%tmp_2_286 = fmul float %flat_array_load_287, %fullyconnected_weigh_688" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5870 'fmul' 'tmp_2_286' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1153 <SV = 1152> <Delay = 10.5>
ST_1153 : Operation 5871 [4/4] (10.5ns)   --->   "%sum_287 = fadd float %sum_286, %tmp_2_286" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5871 'fadd' 'sum_287' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1154 <SV = 1153> <Delay = 10.5>
ST_1154 : Operation 5872 [1/1] (0.00ns)   --->   "%tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 225, i6 %i_0)" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5872 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1154 : Operation 5873 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_289 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %tmp_11" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5873 'getelementptr' 'fullyconnected_weigh_289' <Predicate = true> <Delay = 0.00>
ST_1154 : Operation 5874 [3/4] (10.5ns)   --->   "%sum_287 = fadd float %sum_286, %tmp_2_286" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5874 'fadd' 'sum_287' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1154 : Operation 5875 [2/2] (3.25ns)   --->   "%flat_array_load_288 = load float* %flat_array_addr_288, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5875 'load' 'flat_array_load_288' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1154 : Operation 5876 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_689 = load float* %fullyconnected_weigh_289, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5876 'load' 'fullyconnected_weigh_689' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1155 <SV = 1154> <Delay = 15.6>
ST_1155 : Operation 5877 [2/4] (10.5ns)   --->   "%sum_287 = fadd float %sum_286, %tmp_2_286" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5877 'fadd' 'sum_287' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1155 : Operation 5878 [1/2] (3.25ns)   --->   "%flat_array_load_288 = load float* %flat_array_addr_288, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5878 'load' 'flat_array_load_288' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1155 : Operation 5879 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_689 = load float* %fullyconnected_weigh_289, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5879 'load' 'fullyconnected_weigh_689' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1155 : Operation 5880 [2/2] (12.3ns)   --->   "%tmp_2_287 = fmul float %flat_array_load_288, %fullyconnected_weigh_689" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5880 'fmul' 'tmp_2_287' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1156 <SV = 1155> <Delay = 12.3>
ST_1156 : Operation 5881 [1/4] (10.5ns)   --->   "%sum_287 = fadd float %sum_286, %tmp_2_286" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5881 'fadd' 'sum_287' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1156 : Operation 5882 [1/2] (12.3ns)   --->   "%tmp_2_287 = fmul float %flat_array_load_288, %fullyconnected_weigh_689" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5882 'fmul' 'tmp_2_287' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1157 <SV = 1156> <Delay = 10.5>
ST_1157 : Operation 5883 [4/4] (10.5ns)   --->   "%sum_288 = fadd float %sum_287, %tmp_2_287" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5883 'fadd' 'sum_288' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1158 <SV = 1157> <Delay = 10.5>
ST_1158 : Operation 5884 [1/1] (1.54ns)   --->   "%add_ln15_279 = add i12 -1934, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5884 'add' 'add_ln15_279' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1158 : Operation 5885 [1/1] (0.00ns)   --->   "%sext_ln15_112 = sext i12 %add_ln15_279 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5885 'sext' 'sext_ln15_112' <Predicate = true> <Delay = 0.00>
ST_1158 : Operation 5886 [1/1] (0.00ns)   --->   "%zext_ln15_289 = zext i14 %sext_ln15_112 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5886 'zext' 'zext_ln15_289' <Predicate = true> <Delay = 0.00>
ST_1158 : Operation 5887 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_290 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_289" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5887 'getelementptr' 'fullyconnected_weigh_290' <Predicate = true> <Delay = 0.00>
ST_1158 : Operation 5888 [3/4] (10.5ns)   --->   "%sum_288 = fadd float %sum_287, %tmp_2_287" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5888 'fadd' 'sum_288' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1158 : Operation 5889 [2/2] (3.25ns)   --->   "%flat_array_load_289 = load float* %flat_array_addr_289, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5889 'load' 'flat_array_load_289' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1158 : Operation 5890 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_690 = load float* %fullyconnected_weigh_290, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5890 'load' 'fullyconnected_weigh_690' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1159 <SV = 1158> <Delay = 15.6>
ST_1159 : Operation 5891 [2/4] (10.5ns)   --->   "%sum_288 = fadd float %sum_287, %tmp_2_287" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5891 'fadd' 'sum_288' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1159 : Operation 5892 [1/2] (3.25ns)   --->   "%flat_array_load_289 = load float* %flat_array_addr_289, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5892 'load' 'flat_array_load_289' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1159 : Operation 5893 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_690 = load float* %fullyconnected_weigh_290, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5893 'load' 'fullyconnected_weigh_690' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1159 : Operation 5894 [2/2] (12.3ns)   --->   "%tmp_2_288 = fmul float %flat_array_load_289, %fullyconnected_weigh_690" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5894 'fmul' 'tmp_2_288' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1160 <SV = 1159> <Delay = 12.3>
ST_1160 : Operation 5895 [1/4] (10.5ns)   --->   "%sum_288 = fadd float %sum_287, %tmp_2_287" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5895 'fadd' 'sum_288' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1160 : Operation 5896 [1/2] (12.3ns)   --->   "%tmp_2_288 = fmul float %flat_array_load_289, %fullyconnected_weigh_690" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5896 'fmul' 'tmp_2_288' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1161 <SV = 1160> <Delay = 10.5>
ST_1161 : Operation 5897 [4/4] (10.5ns)   --->   "%sum_289 = fadd float %sum_288, %tmp_2_288" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5897 'fadd' 'sum_289' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1162 <SV = 1161> <Delay = 10.5>
ST_1162 : Operation 5898 [1/1] (1.54ns)   --->   "%add_ln15_280 = add i12 -1884, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5898 'add' 'add_ln15_280' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1162 : Operation 5899 [1/1] (0.00ns)   --->   "%sext_ln15_113 = sext i12 %add_ln15_280 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5899 'sext' 'sext_ln15_113' <Predicate = true> <Delay = 0.00>
ST_1162 : Operation 5900 [1/1] (0.00ns)   --->   "%zext_ln15_290 = zext i14 %sext_ln15_113 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5900 'zext' 'zext_ln15_290' <Predicate = true> <Delay = 0.00>
ST_1162 : Operation 5901 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_291 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_290" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5901 'getelementptr' 'fullyconnected_weigh_291' <Predicate = true> <Delay = 0.00>
ST_1162 : Operation 5902 [3/4] (10.5ns)   --->   "%sum_289 = fadd float %sum_288, %tmp_2_288" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5902 'fadd' 'sum_289' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1162 : Operation 5903 [2/2] (3.25ns)   --->   "%flat_array_load_290 = load float* %flat_array_addr_290, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5903 'load' 'flat_array_load_290' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1162 : Operation 5904 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_691 = load float* %fullyconnected_weigh_291, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5904 'load' 'fullyconnected_weigh_691' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1163 <SV = 1162> <Delay = 15.6>
ST_1163 : Operation 5905 [2/4] (10.5ns)   --->   "%sum_289 = fadd float %sum_288, %tmp_2_288" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5905 'fadd' 'sum_289' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1163 : Operation 5906 [1/2] (3.25ns)   --->   "%flat_array_load_290 = load float* %flat_array_addr_290, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5906 'load' 'flat_array_load_290' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1163 : Operation 5907 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_691 = load float* %fullyconnected_weigh_291, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5907 'load' 'fullyconnected_weigh_691' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1163 : Operation 5908 [2/2] (12.3ns)   --->   "%tmp_2_289 = fmul float %flat_array_load_290, %fullyconnected_weigh_691" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5908 'fmul' 'tmp_2_289' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1164 <SV = 1163> <Delay = 12.3>
ST_1164 : Operation 5909 [1/4] (10.5ns)   --->   "%sum_289 = fadd float %sum_288, %tmp_2_288" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5909 'fadd' 'sum_289' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1164 : Operation 5910 [1/2] (12.3ns)   --->   "%tmp_2_289 = fmul float %flat_array_load_290, %fullyconnected_weigh_691" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5910 'fmul' 'tmp_2_289' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1165 <SV = 1164> <Delay = 10.5>
ST_1165 : Operation 5911 [4/4] (10.5ns)   --->   "%sum_290 = fadd float %sum_289, %tmp_2_289" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5911 'fadd' 'sum_290' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1166 <SV = 1165> <Delay = 10.5>
ST_1166 : Operation 5912 [1/1] (1.54ns)   --->   "%add_ln15_281 = add i12 -1834, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5912 'add' 'add_ln15_281' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1166 : Operation 5913 [1/1] (0.00ns)   --->   "%sext_ln15_114 = sext i12 %add_ln15_281 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5913 'sext' 'sext_ln15_114' <Predicate = true> <Delay = 0.00>
ST_1166 : Operation 5914 [1/1] (0.00ns)   --->   "%zext_ln15_291 = zext i14 %sext_ln15_114 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5914 'zext' 'zext_ln15_291' <Predicate = true> <Delay = 0.00>
ST_1166 : Operation 5915 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_292 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_291" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5915 'getelementptr' 'fullyconnected_weigh_292' <Predicate = true> <Delay = 0.00>
ST_1166 : Operation 5916 [3/4] (10.5ns)   --->   "%sum_290 = fadd float %sum_289, %tmp_2_289" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5916 'fadd' 'sum_290' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1166 : Operation 5917 [2/2] (3.25ns)   --->   "%flat_array_load_291 = load float* %flat_array_addr_291, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5917 'load' 'flat_array_load_291' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1166 : Operation 5918 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_692 = load float* %fullyconnected_weigh_292, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5918 'load' 'fullyconnected_weigh_692' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1167 <SV = 1166> <Delay = 15.6>
ST_1167 : Operation 5919 [2/4] (10.5ns)   --->   "%sum_290 = fadd float %sum_289, %tmp_2_289" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5919 'fadd' 'sum_290' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1167 : Operation 5920 [1/2] (3.25ns)   --->   "%flat_array_load_291 = load float* %flat_array_addr_291, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5920 'load' 'flat_array_load_291' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1167 : Operation 5921 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_692 = load float* %fullyconnected_weigh_292, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5921 'load' 'fullyconnected_weigh_692' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1167 : Operation 5922 [2/2] (12.3ns)   --->   "%tmp_2_290 = fmul float %flat_array_load_291, %fullyconnected_weigh_692" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5922 'fmul' 'tmp_2_290' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1168 <SV = 1167> <Delay = 12.3>
ST_1168 : Operation 5923 [1/4] (10.5ns)   --->   "%sum_290 = fadd float %sum_289, %tmp_2_289" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5923 'fadd' 'sum_290' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1168 : Operation 5924 [1/2] (12.3ns)   --->   "%tmp_2_290 = fmul float %flat_array_load_291, %fullyconnected_weigh_692" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5924 'fmul' 'tmp_2_290' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1169 <SV = 1168> <Delay = 10.5>
ST_1169 : Operation 5925 [4/4] (10.5ns)   --->   "%sum_291 = fadd float %sum_290, %tmp_2_290" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5925 'fadd' 'sum_291' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1170 <SV = 1169> <Delay = 10.5>
ST_1170 : Operation 5926 [1/1] (1.54ns)   --->   "%add_ln15_282 = add i12 -1784, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5926 'add' 'add_ln15_282' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1170 : Operation 5927 [1/1] (0.00ns)   --->   "%sext_ln15_115 = sext i12 %add_ln15_282 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5927 'sext' 'sext_ln15_115' <Predicate = true> <Delay = 0.00>
ST_1170 : Operation 5928 [1/1] (0.00ns)   --->   "%zext_ln15_292 = zext i14 %sext_ln15_115 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5928 'zext' 'zext_ln15_292' <Predicate = true> <Delay = 0.00>
ST_1170 : Operation 5929 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_293 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_292" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5929 'getelementptr' 'fullyconnected_weigh_293' <Predicate = true> <Delay = 0.00>
ST_1170 : Operation 5930 [3/4] (10.5ns)   --->   "%sum_291 = fadd float %sum_290, %tmp_2_290" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5930 'fadd' 'sum_291' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1170 : Operation 5931 [2/2] (3.25ns)   --->   "%flat_array_load_292 = load float* %flat_array_addr_292, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5931 'load' 'flat_array_load_292' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1170 : Operation 5932 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_693 = load float* %fullyconnected_weigh_293, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5932 'load' 'fullyconnected_weigh_693' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1171 <SV = 1170> <Delay = 15.6>
ST_1171 : Operation 5933 [2/4] (10.5ns)   --->   "%sum_291 = fadd float %sum_290, %tmp_2_290" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5933 'fadd' 'sum_291' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1171 : Operation 5934 [1/2] (3.25ns)   --->   "%flat_array_load_292 = load float* %flat_array_addr_292, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5934 'load' 'flat_array_load_292' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1171 : Operation 5935 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_693 = load float* %fullyconnected_weigh_293, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5935 'load' 'fullyconnected_weigh_693' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1171 : Operation 5936 [2/2] (12.3ns)   --->   "%tmp_2_291 = fmul float %flat_array_load_292, %fullyconnected_weigh_693" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5936 'fmul' 'tmp_2_291' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1172 <SV = 1171> <Delay = 12.3>
ST_1172 : Operation 5937 [1/4] (10.5ns)   --->   "%sum_291 = fadd float %sum_290, %tmp_2_290" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5937 'fadd' 'sum_291' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1172 : Operation 5938 [1/2] (12.3ns)   --->   "%tmp_2_291 = fmul float %flat_array_load_292, %fullyconnected_weigh_693" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5938 'fmul' 'tmp_2_291' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1173 <SV = 1172> <Delay = 10.5>
ST_1173 : Operation 5939 [4/4] (10.5ns)   --->   "%sum_292 = fadd float %sum_291, %tmp_2_291" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5939 'fadd' 'sum_292' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1174 <SV = 1173> <Delay = 10.5>
ST_1174 : Operation 5940 [1/1] (1.54ns)   --->   "%add_ln15_283 = add i12 -1734, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5940 'add' 'add_ln15_283' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1174 : Operation 5941 [1/1] (0.00ns)   --->   "%sext_ln15_116 = sext i12 %add_ln15_283 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5941 'sext' 'sext_ln15_116' <Predicate = true> <Delay = 0.00>
ST_1174 : Operation 5942 [1/1] (0.00ns)   --->   "%zext_ln15_293 = zext i14 %sext_ln15_116 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5942 'zext' 'zext_ln15_293' <Predicate = true> <Delay = 0.00>
ST_1174 : Operation 5943 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_294 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_293" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5943 'getelementptr' 'fullyconnected_weigh_294' <Predicate = true> <Delay = 0.00>
ST_1174 : Operation 5944 [3/4] (10.5ns)   --->   "%sum_292 = fadd float %sum_291, %tmp_2_291" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5944 'fadd' 'sum_292' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1174 : Operation 5945 [2/2] (3.25ns)   --->   "%flat_array_load_293 = load float* %flat_array_addr_293, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5945 'load' 'flat_array_load_293' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1174 : Operation 5946 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_694 = load float* %fullyconnected_weigh_294, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5946 'load' 'fullyconnected_weigh_694' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1175 <SV = 1174> <Delay = 15.6>
ST_1175 : Operation 5947 [2/4] (10.5ns)   --->   "%sum_292 = fadd float %sum_291, %tmp_2_291" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5947 'fadd' 'sum_292' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1175 : Operation 5948 [1/2] (3.25ns)   --->   "%flat_array_load_293 = load float* %flat_array_addr_293, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5948 'load' 'flat_array_load_293' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1175 : Operation 5949 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_694 = load float* %fullyconnected_weigh_294, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5949 'load' 'fullyconnected_weigh_694' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1175 : Operation 5950 [2/2] (12.3ns)   --->   "%tmp_2_292 = fmul float %flat_array_load_293, %fullyconnected_weigh_694" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5950 'fmul' 'tmp_2_292' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1176 <SV = 1175> <Delay = 12.3>
ST_1176 : Operation 5951 [1/4] (10.5ns)   --->   "%sum_292 = fadd float %sum_291, %tmp_2_291" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5951 'fadd' 'sum_292' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1176 : Operation 5952 [1/2] (12.3ns)   --->   "%tmp_2_292 = fmul float %flat_array_load_293, %fullyconnected_weigh_694" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5952 'fmul' 'tmp_2_292' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1177 <SV = 1176> <Delay = 10.5>
ST_1177 : Operation 5953 [4/4] (10.5ns)   --->   "%sum_293 = fadd float %sum_292, %tmp_2_292" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5953 'fadd' 'sum_293' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1178 <SV = 1177> <Delay = 10.5>
ST_1178 : Operation 5954 [1/1] (1.54ns)   --->   "%add_ln15_284 = add i12 -1684, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5954 'add' 'add_ln15_284' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1178 : Operation 5955 [1/1] (0.00ns)   --->   "%sext_ln15_117 = sext i12 %add_ln15_284 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5955 'sext' 'sext_ln15_117' <Predicate = true> <Delay = 0.00>
ST_1178 : Operation 5956 [1/1] (0.00ns)   --->   "%zext_ln15_294 = zext i14 %sext_ln15_117 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5956 'zext' 'zext_ln15_294' <Predicate = true> <Delay = 0.00>
ST_1178 : Operation 5957 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_295 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_294" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5957 'getelementptr' 'fullyconnected_weigh_295' <Predicate = true> <Delay = 0.00>
ST_1178 : Operation 5958 [3/4] (10.5ns)   --->   "%sum_293 = fadd float %sum_292, %tmp_2_292" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5958 'fadd' 'sum_293' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1178 : Operation 5959 [2/2] (3.25ns)   --->   "%flat_array_load_294 = load float* %flat_array_addr_294, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5959 'load' 'flat_array_load_294' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1178 : Operation 5960 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_695 = load float* %fullyconnected_weigh_295, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5960 'load' 'fullyconnected_weigh_695' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1179 <SV = 1178> <Delay = 15.6>
ST_1179 : Operation 5961 [2/4] (10.5ns)   --->   "%sum_293 = fadd float %sum_292, %tmp_2_292" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5961 'fadd' 'sum_293' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1179 : Operation 5962 [1/2] (3.25ns)   --->   "%flat_array_load_294 = load float* %flat_array_addr_294, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5962 'load' 'flat_array_load_294' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1179 : Operation 5963 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_695 = load float* %fullyconnected_weigh_295, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5963 'load' 'fullyconnected_weigh_695' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1179 : Operation 5964 [2/2] (12.3ns)   --->   "%tmp_2_293 = fmul float %flat_array_load_294, %fullyconnected_weigh_695" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5964 'fmul' 'tmp_2_293' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1180 <SV = 1179> <Delay = 12.3>
ST_1180 : Operation 5965 [1/4] (10.5ns)   --->   "%sum_293 = fadd float %sum_292, %tmp_2_292" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5965 'fadd' 'sum_293' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1180 : Operation 5966 [1/2] (12.3ns)   --->   "%tmp_2_293 = fmul float %flat_array_load_294, %fullyconnected_weigh_695" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5966 'fmul' 'tmp_2_293' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1181 <SV = 1180> <Delay = 10.5>
ST_1181 : Operation 5967 [4/4] (10.5ns)   --->   "%sum_294 = fadd float %sum_293, %tmp_2_293" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5967 'fadd' 'sum_294' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1182 <SV = 1181> <Delay = 10.5>
ST_1182 : Operation 5968 [1/1] (1.54ns)   --->   "%add_ln15_285 = add i12 -1634, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5968 'add' 'add_ln15_285' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1182 : Operation 5969 [1/1] (0.00ns)   --->   "%sext_ln15_118 = sext i12 %add_ln15_285 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5969 'sext' 'sext_ln15_118' <Predicate = true> <Delay = 0.00>
ST_1182 : Operation 5970 [1/1] (0.00ns)   --->   "%zext_ln15_295 = zext i14 %sext_ln15_118 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5970 'zext' 'zext_ln15_295' <Predicate = true> <Delay = 0.00>
ST_1182 : Operation 5971 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_296 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_295" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5971 'getelementptr' 'fullyconnected_weigh_296' <Predicate = true> <Delay = 0.00>
ST_1182 : Operation 5972 [3/4] (10.5ns)   --->   "%sum_294 = fadd float %sum_293, %tmp_2_293" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5972 'fadd' 'sum_294' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1182 : Operation 5973 [2/2] (3.25ns)   --->   "%flat_array_load_295 = load float* %flat_array_addr_295, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5973 'load' 'flat_array_load_295' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1182 : Operation 5974 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_696 = load float* %fullyconnected_weigh_296, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5974 'load' 'fullyconnected_weigh_696' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1183 <SV = 1182> <Delay = 15.6>
ST_1183 : Operation 5975 [2/4] (10.5ns)   --->   "%sum_294 = fadd float %sum_293, %tmp_2_293" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5975 'fadd' 'sum_294' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1183 : Operation 5976 [1/2] (3.25ns)   --->   "%flat_array_load_295 = load float* %flat_array_addr_295, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5976 'load' 'flat_array_load_295' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1183 : Operation 5977 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_696 = load float* %fullyconnected_weigh_296, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5977 'load' 'fullyconnected_weigh_696' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1183 : Operation 5978 [2/2] (12.3ns)   --->   "%tmp_2_294 = fmul float %flat_array_load_295, %fullyconnected_weigh_696" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5978 'fmul' 'tmp_2_294' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1184 <SV = 1183> <Delay = 12.3>
ST_1184 : Operation 5979 [1/4] (10.5ns)   --->   "%sum_294 = fadd float %sum_293, %tmp_2_293" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5979 'fadd' 'sum_294' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1184 : Operation 5980 [1/2] (12.3ns)   --->   "%tmp_2_294 = fmul float %flat_array_load_295, %fullyconnected_weigh_696" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5980 'fmul' 'tmp_2_294' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1185 <SV = 1184> <Delay = 10.5>
ST_1185 : Operation 5981 [4/4] (10.5ns)   --->   "%sum_295 = fadd float %sum_294, %tmp_2_294" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5981 'fadd' 'sum_295' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1186 <SV = 1185> <Delay = 10.5>
ST_1186 : Operation 5982 [1/1] (1.54ns)   --->   "%add_ln15_286 = add i12 -1584, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5982 'add' 'add_ln15_286' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1186 : Operation 5983 [1/1] (0.00ns)   --->   "%sext_ln15_119 = sext i12 %add_ln15_286 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5983 'sext' 'sext_ln15_119' <Predicate = true> <Delay = 0.00>
ST_1186 : Operation 5984 [1/1] (0.00ns)   --->   "%zext_ln15_296 = zext i14 %sext_ln15_119 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5984 'zext' 'zext_ln15_296' <Predicate = true> <Delay = 0.00>
ST_1186 : Operation 5985 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_297 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_296" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5985 'getelementptr' 'fullyconnected_weigh_297' <Predicate = true> <Delay = 0.00>
ST_1186 : Operation 5986 [3/4] (10.5ns)   --->   "%sum_295 = fadd float %sum_294, %tmp_2_294" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5986 'fadd' 'sum_295' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1186 : Operation 5987 [2/2] (3.25ns)   --->   "%flat_array_load_296 = load float* %flat_array_addr_296, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5987 'load' 'flat_array_load_296' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1186 : Operation 5988 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_697 = load float* %fullyconnected_weigh_297, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5988 'load' 'fullyconnected_weigh_697' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1187 <SV = 1186> <Delay = 15.6>
ST_1187 : Operation 5989 [2/4] (10.5ns)   --->   "%sum_295 = fadd float %sum_294, %tmp_2_294" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5989 'fadd' 'sum_295' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1187 : Operation 5990 [1/2] (3.25ns)   --->   "%flat_array_load_296 = load float* %flat_array_addr_296, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5990 'load' 'flat_array_load_296' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1187 : Operation 5991 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_697 = load float* %fullyconnected_weigh_297, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5991 'load' 'fullyconnected_weigh_697' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1187 : Operation 5992 [2/2] (12.3ns)   --->   "%tmp_2_295 = fmul float %flat_array_load_296, %fullyconnected_weigh_697" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5992 'fmul' 'tmp_2_295' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1188 <SV = 1187> <Delay = 12.3>
ST_1188 : Operation 5993 [1/4] (10.5ns)   --->   "%sum_295 = fadd float %sum_294, %tmp_2_294" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5993 'fadd' 'sum_295' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1188 : Operation 5994 [1/2] (12.3ns)   --->   "%tmp_2_295 = fmul float %flat_array_load_296, %fullyconnected_weigh_697" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5994 'fmul' 'tmp_2_295' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1189 <SV = 1188> <Delay = 10.5>
ST_1189 : Operation 5995 [4/4] (10.5ns)   --->   "%sum_296 = fadd float %sum_295, %tmp_2_295" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5995 'fadd' 'sum_296' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1190 <SV = 1189> <Delay = 10.5>
ST_1190 : Operation 5996 [1/1] (1.54ns)   --->   "%add_ln15_287 = add i12 -1534, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5996 'add' 'add_ln15_287' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1190 : Operation 5997 [1/1] (0.00ns)   --->   "%sext_ln15_120 = sext i12 %add_ln15_287 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5997 'sext' 'sext_ln15_120' <Predicate = true> <Delay = 0.00>
ST_1190 : Operation 5998 [1/1] (0.00ns)   --->   "%zext_ln15_297 = zext i14 %sext_ln15_120 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5998 'zext' 'zext_ln15_297' <Predicate = true> <Delay = 0.00>
ST_1190 : Operation 5999 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_298 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_297" [fullyconnected/fully_connected.cpp:15]   --->   Operation 5999 'getelementptr' 'fullyconnected_weigh_298' <Predicate = true> <Delay = 0.00>
ST_1190 : Operation 6000 [3/4] (10.5ns)   --->   "%sum_296 = fadd float %sum_295, %tmp_2_295" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6000 'fadd' 'sum_296' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1190 : Operation 6001 [2/2] (3.25ns)   --->   "%flat_array_load_297 = load float* %flat_array_addr_297, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6001 'load' 'flat_array_load_297' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1190 : Operation 6002 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_698 = load float* %fullyconnected_weigh_298, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6002 'load' 'fullyconnected_weigh_698' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1191 <SV = 1190> <Delay = 15.6>
ST_1191 : Operation 6003 [2/4] (10.5ns)   --->   "%sum_296 = fadd float %sum_295, %tmp_2_295" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6003 'fadd' 'sum_296' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1191 : Operation 6004 [1/2] (3.25ns)   --->   "%flat_array_load_297 = load float* %flat_array_addr_297, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6004 'load' 'flat_array_load_297' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1191 : Operation 6005 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_698 = load float* %fullyconnected_weigh_298, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6005 'load' 'fullyconnected_weigh_698' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1191 : Operation 6006 [2/2] (12.3ns)   --->   "%tmp_2_296 = fmul float %flat_array_load_297, %fullyconnected_weigh_698" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6006 'fmul' 'tmp_2_296' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1192 <SV = 1191> <Delay = 12.3>
ST_1192 : Operation 6007 [1/4] (10.5ns)   --->   "%sum_296 = fadd float %sum_295, %tmp_2_295" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6007 'fadd' 'sum_296' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1192 : Operation 6008 [1/2] (12.3ns)   --->   "%tmp_2_296 = fmul float %flat_array_load_297, %fullyconnected_weigh_698" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6008 'fmul' 'tmp_2_296' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1193 <SV = 1192> <Delay = 10.5>
ST_1193 : Operation 6009 [4/4] (10.5ns)   --->   "%sum_297 = fadd float %sum_296, %tmp_2_296" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6009 'fadd' 'sum_297' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1194 <SV = 1193> <Delay = 10.5>
ST_1194 : Operation 6010 [1/1] (1.54ns)   --->   "%add_ln15_288 = add i12 -1484, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6010 'add' 'add_ln15_288' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1194 : Operation 6011 [1/1] (0.00ns)   --->   "%sext_ln15_121 = sext i12 %add_ln15_288 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6011 'sext' 'sext_ln15_121' <Predicate = true> <Delay = 0.00>
ST_1194 : Operation 6012 [1/1] (0.00ns)   --->   "%zext_ln15_298 = zext i14 %sext_ln15_121 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6012 'zext' 'zext_ln15_298' <Predicate = true> <Delay = 0.00>
ST_1194 : Operation 6013 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_299 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_298" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6013 'getelementptr' 'fullyconnected_weigh_299' <Predicate = true> <Delay = 0.00>
ST_1194 : Operation 6014 [3/4] (10.5ns)   --->   "%sum_297 = fadd float %sum_296, %tmp_2_296" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6014 'fadd' 'sum_297' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1194 : Operation 6015 [2/2] (3.25ns)   --->   "%flat_array_load_298 = load float* %flat_array_addr_298, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6015 'load' 'flat_array_load_298' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1194 : Operation 6016 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_699 = load float* %fullyconnected_weigh_299, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6016 'load' 'fullyconnected_weigh_699' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1195 <SV = 1194> <Delay = 15.6>
ST_1195 : Operation 6017 [2/4] (10.5ns)   --->   "%sum_297 = fadd float %sum_296, %tmp_2_296" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6017 'fadd' 'sum_297' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1195 : Operation 6018 [1/2] (3.25ns)   --->   "%flat_array_load_298 = load float* %flat_array_addr_298, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6018 'load' 'flat_array_load_298' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1195 : Operation 6019 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_699 = load float* %fullyconnected_weigh_299, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6019 'load' 'fullyconnected_weigh_699' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1195 : Operation 6020 [2/2] (12.3ns)   --->   "%tmp_2_297 = fmul float %flat_array_load_298, %fullyconnected_weigh_699" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6020 'fmul' 'tmp_2_297' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1196 <SV = 1195> <Delay = 12.3>
ST_1196 : Operation 6021 [1/4] (10.5ns)   --->   "%sum_297 = fadd float %sum_296, %tmp_2_296" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6021 'fadd' 'sum_297' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1196 : Operation 6022 [1/2] (12.3ns)   --->   "%tmp_2_297 = fmul float %flat_array_load_298, %fullyconnected_weigh_699" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6022 'fmul' 'tmp_2_297' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1197 <SV = 1196> <Delay = 10.5>
ST_1197 : Operation 6023 [4/4] (10.5ns)   --->   "%sum_298 = fadd float %sum_297, %tmp_2_297" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6023 'fadd' 'sum_298' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1198 <SV = 1197> <Delay = 10.5>
ST_1198 : Operation 6024 [1/1] (1.54ns)   --->   "%add_ln15_289 = add i12 -1434, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6024 'add' 'add_ln15_289' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1198 : Operation 6025 [1/1] (0.00ns)   --->   "%sext_ln15_122 = sext i12 %add_ln15_289 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6025 'sext' 'sext_ln15_122' <Predicate = true> <Delay = 0.00>
ST_1198 : Operation 6026 [1/1] (0.00ns)   --->   "%zext_ln15_299 = zext i14 %sext_ln15_122 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6026 'zext' 'zext_ln15_299' <Predicate = true> <Delay = 0.00>
ST_1198 : Operation 6027 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_300 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_299" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6027 'getelementptr' 'fullyconnected_weigh_300' <Predicate = true> <Delay = 0.00>
ST_1198 : Operation 6028 [3/4] (10.5ns)   --->   "%sum_298 = fadd float %sum_297, %tmp_2_297" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6028 'fadd' 'sum_298' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1198 : Operation 6029 [2/2] (3.25ns)   --->   "%flat_array_load_299 = load float* %flat_array_addr_299, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6029 'load' 'flat_array_load_299' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1198 : Operation 6030 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_700 = load float* %fullyconnected_weigh_300, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6030 'load' 'fullyconnected_weigh_700' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1199 <SV = 1198> <Delay = 15.6>
ST_1199 : Operation 6031 [2/4] (10.5ns)   --->   "%sum_298 = fadd float %sum_297, %tmp_2_297" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6031 'fadd' 'sum_298' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1199 : Operation 6032 [1/2] (3.25ns)   --->   "%flat_array_load_299 = load float* %flat_array_addr_299, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6032 'load' 'flat_array_load_299' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1199 : Operation 6033 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_700 = load float* %fullyconnected_weigh_300, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6033 'load' 'fullyconnected_weigh_700' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1199 : Operation 6034 [2/2] (12.3ns)   --->   "%tmp_2_298 = fmul float %flat_array_load_299, %fullyconnected_weigh_700" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6034 'fmul' 'tmp_2_298' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1200 <SV = 1199> <Delay = 12.3>
ST_1200 : Operation 6035 [1/4] (10.5ns)   --->   "%sum_298 = fadd float %sum_297, %tmp_2_297" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6035 'fadd' 'sum_298' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1200 : Operation 6036 [1/2] (12.3ns)   --->   "%tmp_2_298 = fmul float %flat_array_load_299, %fullyconnected_weigh_700" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6036 'fmul' 'tmp_2_298' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1201 <SV = 1200> <Delay = 10.5>
ST_1201 : Operation 6037 [4/4] (10.5ns)   --->   "%sum_299 = fadd float %sum_298, %tmp_2_298" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6037 'fadd' 'sum_299' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1202 <SV = 1201> <Delay = 10.5>
ST_1202 : Operation 6038 [1/1] (1.54ns)   --->   "%add_ln15_290 = add i12 -1384, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6038 'add' 'add_ln15_290' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1202 : Operation 6039 [1/1] (0.00ns)   --->   "%sext_ln15_123 = sext i12 %add_ln15_290 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6039 'sext' 'sext_ln15_123' <Predicate = true> <Delay = 0.00>
ST_1202 : Operation 6040 [1/1] (0.00ns)   --->   "%zext_ln15_300 = zext i14 %sext_ln15_123 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6040 'zext' 'zext_ln15_300' <Predicate = true> <Delay = 0.00>
ST_1202 : Operation 6041 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_301 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_300" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6041 'getelementptr' 'fullyconnected_weigh_301' <Predicate = true> <Delay = 0.00>
ST_1202 : Operation 6042 [3/4] (10.5ns)   --->   "%sum_299 = fadd float %sum_298, %tmp_2_298" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6042 'fadd' 'sum_299' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1202 : Operation 6043 [2/2] (3.25ns)   --->   "%flat_array_load_300 = load float* %flat_array_addr_300, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6043 'load' 'flat_array_load_300' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1202 : Operation 6044 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_701 = load float* %fullyconnected_weigh_301, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6044 'load' 'fullyconnected_weigh_701' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1203 <SV = 1202> <Delay = 15.6>
ST_1203 : Operation 6045 [2/4] (10.5ns)   --->   "%sum_299 = fadd float %sum_298, %tmp_2_298" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6045 'fadd' 'sum_299' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1203 : Operation 6046 [1/2] (3.25ns)   --->   "%flat_array_load_300 = load float* %flat_array_addr_300, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6046 'load' 'flat_array_load_300' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1203 : Operation 6047 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_701 = load float* %fullyconnected_weigh_301, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6047 'load' 'fullyconnected_weigh_701' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1203 : Operation 6048 [2/2] (12.3ns)   --->   "%tmp_2_299 = fmul float %flat_array_load_300, %fullyconnected_weigh_701" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6048 'fmul' 'tmp_2_299' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1204 <SV = 1203> <Delay = 12.3>
ST_1204 : Operation 6049 [1/4] (10.5ns)   --->   "%sum_299 = fadd float %sum_298, %tmp_2_298" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6049 'fadd' 'sum_299' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1204 : Operation 6050 [1/2] (12.3ns)   --->   "%tmp_2_299 = fmul float %flat_array_load_300, %fullyconnected_weigh_701" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6050 'fmul' 'tmp_2_299' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1205 <SV = 1204> <Delay = 10.5>
ST_1205 : Operation 6051 [4/4] (10.5ns)   --->   "%sum_300 = fadd float %sum_299, %tmp_2_299" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6051 'fadd' 'sum_300' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1206 <SV = 1205> <Delay = 10.5>
ST_1206 : Operation 6052 [1/1] (1.54ns)   --->   "%add_ln15_291 = add i12 -1334, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6052 'add' 'add_ln15_291' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1206 : Operation 6053 [1/1] (0.00ns)   --->   "%sext_ln15_124 = sext i12 %add_ln15_291 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6053 'sext' 'sext_ln15_124' <Predicate = true> <Delay = 0.00>
ST_1206 : Operation 6054 [1/1] (0.00ns)   --->   "%zext_ln15_301 = zext i14 %sext_ln15_124 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6054 'zext' 'zext_ln15_301' <Predicate = true> <Delay = 0.00>
ST_1206 : Operation 6055 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_302 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_301" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6055 'getelementptr' 'fullyconnected_weigh_302' <Predicate = true> <Delay = 0.00>
ST_1206 : Operation 6056 [3/4] (10.5ns)   --->   "%sum_300 = fadd float %sum_299, %tmp_2_299" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6056 'fadd' 'sum_300' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1206 : Operation 6057 [2/2] (3.25ns)   --->   "%flat_array_load_301 = load float* %flat_array_addr_301, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6057 'load' 'flat_array_load_301' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1206 : Operation 6058 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_702 = load float* %fullyconnected_weigh_302, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6058 'load' 'fullyconnected_weigh_702' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1207 <SV = 1206> <Delay = 15.6>
ST_1207 : Operation 6059 [2/4] (10.5ns)   --->   "%sum_300 = fadd float %sum_299, %tmp_2_299" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6059 'fadd' 'sum_300' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1207 : Operation 6060 [1/2] (3.25ns)   --->   "%flat_array_load_301 = load float* %flat_array_addr_301, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6060 'load' 'flat_array_load_301' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1207 : Operation 6061 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_702 = load float* %fullyconnected_weigh_302, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6061 'load' 'fullyconnected_weigh_702' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1207 : Operation 6062 [2/2] (12.3ns)   --->   "%tmp_2_300 = fmul float %flat_array_load_301, %fullyconnected_weigh_702" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6062 'fmul' 'tmp_2_300' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1208 <SV = 1207> <Delay = 12.3>
ST_1208 : Operation 6063 [1/4] (10.5ns)   --->   "%sum_300 = fadd float %sum_299, %tmp_2_299" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6063 'fadd' 'sum_300' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1208 : Operation 6064 [1/2] (12.3ns)   --->   "%tmp_2_300 = fmul float %flat_array_load_301, %fullyconnected_weigh_702" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6064 'fmul' 'tmp_2_300' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1209 <SV = 1208> <Delay = 10.5>
ST_1209 : Operation 6065 [4/4] (10.5ns)   --->   "%sum_301 = fadd float %sum_300, %tmp_2_300" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6065 'fadd' 'sum_301' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1210 <SV = 1209> <Delay = 10.5>
ST_1210 : Operation 6066 [1/1] (1.54ns)   --->   "%add_ln15_292 = add i12 -1284, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6066 'add' 'add_ln15_292' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1210 : Operation 6067 [1/1] (0.00ns)   --->   "%sext_ln15_125 = sext i12 %add_ln15_292 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6067 'sext' 'sext_ln15_125' <Predicate = true> <Delay = 0.00>
ST_1210 : Operation 6068 [1/1] (0.00ns)   --->   "%zext_ln15_302 = zext i14 %sext_ln15_125 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6068 'zext' 'zext_ln15_302' <Predicate = true> <Delay = 0.00>
ST_1210 : Operation 6069 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_303 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_302" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6069 'getelementptr' 'fullyconnected_weigh_303' <Predicate = true> <Delay = 0.00>
ST_1210 : Operation 6070 [3/4] (10.5ns)   --->   "%sum_301 = fadd float %sum_300, %tmp_2_300" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6070 'fadd' 'sum_301' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1210 : Operation 6071 [2/2] (3.25ns)   --->   "%flat_array_load_302 = load float* %flat_array_addr_302, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6071 'load' 'flat_array_load_302' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1210 : Operation 6072 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_703 = load float* %fullyconnected_weigh_303, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6072 'load' 'fullyconnected_weigh_703' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1211 <SV = 1210> <Delay = 15.6>
ST_1211 : Operation 6073 [2/4] (10.5ns)   --->   "%sum_301 = fadd float %sum_300, %tmp_2_300" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6073 'fadd' 'sum_301' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1211 : Operation 6074 [1/2] (3.25ns)   --->   "%flat_array_load_302 = load float* %flat_array_addr_302, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6074 'load' 'flat_array_load_302' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1211 : Operation 6075 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_703 = load float* %fullyconnected_weigh_303, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6075 'load' 'fullyconnected_weigh_703' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1211 : Operation 6076 [2/2] (12.3ns)   --->   "%tmp_2_301 = fmul float %flat_array_load_302, %fullyconnected_weigh_703" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6076 'fmul' 'tmp_2_301' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1212 <SV = 1211> <Delay = 12.3>
ST_1212 : Operation 6077 [1/4] (10.5ns)   --->   "%sum_301 = fadd float %sum_300, %tmp_2_300" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6077 'fadd' 'sum_301' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1212 : Operation 6078 [1/2] (12.3ns)   --->   "%tmp_2_301 = fmul float %flat_array_load_302, %fullyconnected_weigh_703" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6078 'fmul' 'tmp_2_301' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1213 <SV = 1212> <Delay = 10.5>
ST_1213 : Operation 6079 [4/4] (10.5ns)   --->   "%sum_302 = fadd float %sum_301, %tmp_2_301" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6079 'fadd' 'sum_302' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1214 <SV = 1213> <Delay = 10.5>
ST_1214 : Operation 6080 [1/1] (1.54ns)   --->   "%add_ln15_293 = add i12 -1234, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6080 'add' 'add_ln15_293' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1214 : Operation 6081 [1/1] (0.00ns)   --->   "%sext_ln15_126 = sext i12 %add_ln15_293 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6081 'sext' 'sext_ln15_126' <Predicate = true> <Delay = 0.00>
ST_1214 : Operation 6082 [1/1] (0.00ns)   --->   "%zext_ln15_303 = zext i14 %sext_ln15_126 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6082 'zext' 'zext_ln15_303' <Predicate = true> <Delay = 0.00>
ST_1214 : Operation 6083 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_304 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_303" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6083 'getelementptr' 'fullyconnected_weigh_304' <Predicate = true> <Delay = 0.00>
ST_1214 : Operation 6084 [3/4] (10.5ns)   --->   "%sum_302 = fadd float %sum_301, %tmp_2_301" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6084 'fadd' 'sum_302' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1214 : Operation 6085 [2/2] (3.25ns)   --->   "%flat_array_load_303 = load float* %flat_array_addr_303, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6085 'load' 'flat_array_load_303' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1214 : Operation 6086 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_704 = load float* %fullyconnected_weigh_304, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6086 'load' 'fullyconnected_weigh_704' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1215 <SV = 1214> <Delay = 15.6>
ST_1215 : Operation 6087 [2/4] (10.5ns)   --->   "%sum_302 = fadd float %sum_301, %tmp_2_301" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6087 'fadd' 'sum_302' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1215 : Operation 6088 [1/2] (3.25ns)   --->   "%flat_array_load_303 = load float* %flat_array_addr_303, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6088 'load' 'flat_array_load_303' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1215 : Operation 6089 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_704 = load float* %fullyconnected_weigh_304, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6089 'load' 'fullyconnected_weigh_704' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1215 : Operation 6090 [2/2] (12.3ns)   --->   "%tmp_2_302 = fmul float %flat_array_load_303, %fullyconnected_weigh_704" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6090 'fmul' 'tmp_2_302' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1216 <SV = 1215> <Delay = 12.3>
ST_1216 : Operation 6091 [1/4] (10.5ns)   --->   "%sum_302 = fadd float %sum_301, %tmp_2_301" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6091 'fadd' 'sum_302' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1216 : Operation 6092 [1/2] (12.3ns)   --->   "%tmp_2_302 = fmul float %flat_array_load_303, %fullyconnected_weigh_704" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6092 'fmul' 'tmp_2_302' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1217 <SV = 1216> <Delay = 10.5>
ST_1217 : Operation 6093 [4/4] (10.5ns)   --->   "%sum_303 = fadd float %sum_302, %tmp_2_302" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6093 'fadd' 'sum_303' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1218 <SV = 1217> <Delay = 10.5>
ST_1218 : Operation 6094 [1/1] (1.54ns)   --->   "%add_ln15_294 = add i12 -1184, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6094 'add' 'add_ln15_294' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1218 : Operation 6095 [1/1] (0.00ns)   --->   "%sext_ln15_127 = sext i12 %add_ln15_294 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6095 'sext' 'sext_ln15_127' <Predicate = true> <Delay = 0.00>
ST_1218 : Operation 6096 [1/1] (0.00ns)   --->   "%zext_ln15_304 = zext i14 %sext_ln15_127 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6096 'zext' 'zext_ln15_304' <Predicate = true> <Delay = 0.00>
ST_1218 : Operation 6097 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_305 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_304" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6097 'getelementptr' 'fullyconnected_weigh_305' <Predicate = true> <Delay = 0.00>
ST_1218 : Operation 6098 [3/4] (10.5ns)   --->   "%sum_303 = fadd float %sum_302, %tmp_2_302" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6098 'fadd' 'sum_303' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1218 : Operation 6099 [2/2] (3.25ns)   --->   "%flat_array_load_304 = load float* %flat_array_addr_304, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6099 'load' 'flat_array_load_304' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1218 : Operation 6100 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_705 = load float* %fullyconnected_weigh_305, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6100 'load' 'fullyconnected_weigh_705' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1219 <SV = 1218> <Delay = 15.6>
ST_1219 : Operation 6101 [2/4] (10.5ns)   --->   "%sum_303 = fadd float %sum_302, %tmp_2_302" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6101 'fadd' 'sum_303' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1219 : Operation 6102 [1/2] (3.25ns)   --->   "%flat_array_load_304 = load float* %flat_array_addr_304, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6102 'load' 'flat_array_load_304' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1219 : Operation 6103 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_705 = load float* %fullyconnected_weigh_305, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6103 'load' 'fullyconnected_weigh_705' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1219 : Operation 6104 [2/2] (12.3ns)   --->   "%tmp_2_303 = fmul float %flat_array_load_304, %fullyconnected_weigh_705" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6104 'fmul' 'tmp_2_303' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1220 <SV = 1219> <Delay = 12.3>
ST_1220 : Operation 6105 [1/4] (10.5ns)   --->   "%sum_303 = fadd float %sum_302, %tmp_2_302" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6105 'fadd' 'sum_303' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1220 : Operation 6106 [1/2] (12.3ns)   --->   "%tmp_2_303 = fmul float %flat_array_load_304, %fullyconnected_weigh_705" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6106 'fmul' 'tmp_2_303' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1221 <SV = 1220> <Delay = 10.5>
ST_1221 : Operation 6107 [4/4] (10.5ns)   --->   "%sum_304 = fadd float %sum_303, %tmp_2_303" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6107 'fadd' 'sum_304' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1222 <SV = 1221> <Delay = 10.5>
ST_1222 : Operation 6108 [1/1] (1.54ns)   --->   "%add_ln15_295 = add i12 -1134, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6108 'add' 'add_ln15_295' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1222 : Operation 6109 [1/1] (0.00ns)   --->   "%sext_ln15_128 = sext i12 %add_ln15_295 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6109 'sext' 'sext_ln15_128' <Predicate = true> <Delay = 0.00>
ST_1222 : Operation 6110 [1/1] (0.00ns)   --->   "%zext_ln15_305 = zext i14 %sext_ln15_128 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6110 'zext' 'zext_ln15_305' <Predicate = true> <Delay = 0.00>
ST_1222 : Operation 6111 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_306 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_305" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6111 'getelementptr' 'fullyconnected_weigh_306' <Predicate = true> <Delay = 0.00>
ST_1222 : Operation 6112 [3/4] (10.5ns)   --->   "%sum_304 = fadd float %sum_303, %tmp_2_303" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6112 'fadd' 'sum_304' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1222 : Operation 6113 [2/2] (3.25ns)   --->   "%flat_array_load_305 = load float* %flat_array_addr_305, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6113 'load' 'flat_array_load_305' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1222 : Operation 6114 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_706 = load float* %fullyconnected_weigh_306, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6114 'load' 'fullyconnected_weigh_706' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1223 <SV = 1222> <Delay = 15.6>
ST_1223 : Operation 6115 [2/4] (10.5ns)   --->   "%sum_304 = fadd float %sum_303, %tmp_2_303" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6115 'fadd' 'sum_304' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1223 : Operation 6116 [1/2] (3.25ns)   --->   "%flat_array_load_305 = load float* %flat_array_addr_305, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6116 'load' 'flat_array_load_305' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1223 : Operation 6117 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_706 = load float* %fullyconnected_weigh_306, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6117 'load' 'fullyconnected_weigh_706' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1223 : Operation 6118 [2/2] (12.3ns)   --->   "%tmp_2_304 = fmul float %flat_array_load_305, %fullyconnected_weigh_706" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6118 'fmul' 'tmp_2_304' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1224 <SV = 1223> <Delay = 12.3>
ST_1224 : Operation 6119 [1/4] (10.5ns)   --->   "%sum_304 = fadd float %sum_303, %tmp_2_303" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6119 'fadd' 'sum_304' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1224 : Operation 6120 [1/2] (12.3ns)   --->   "%tmp_2_304 = fmul float %flat_array_load_305, %fullyconnected_weigh_706" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6120 'fmul' 'tmp_2_304' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1225 <SV = 1224> <Delay = 10.5>
ST_1225 : Operation 6121 [4/4] (10.5ns)   --->   "%sum_305 = fadd float %sum_304, %tmp_2_304" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6121 'fadd' 'sum_305' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1226 <SV = 1225> <Delay = 10.5>
ST_1226 : Operation 6122 [1/1] (1.54ns)   --->   "%add_ln15_296 = add i12 -1084, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6122 'add' 'add_ln15_296' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1226 : Operation 6123 [1/1] (0.00ns)   --->   "%sext_ln15_129 = sext i12 %add_ln15_296 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6123 'sext' 'sext_ln15_129' <Predicate = true> <Delay = 0.00>
ST_1226 : Operation 6124 [1/1] (0.00ns)   --->   "%zext_ln15_306 = zext i14 %sext_ln15_129 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6124 'zext' 'zext_ln15_306' <Predicate = true> <Delay = 0.00>
ST_1226 : Operation 6125 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_307 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_306" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6125 'getelementptr' 'fullyconnected_weigh_307' <Predicate = true> <Delay = 0.00>
ST_1226 : Operation 6126 [3/4] (10.5ns)   --->   "%sum_305 = fadd float %sum_304, %tmp_2_304" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6126 'fadd' 'sum_305' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1226 : Operation 6127 [2/2] (3.25ns)   --->   "%flat_array_load_306 = load float* %flat_array_addr_306, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6127 'load' 'flat_array_load_306' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1226 : Operation 6128 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_707 = load float* %fullyconnected_weigh_307, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6128 'load' 'fullyconnected_weigh_707' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1227 <SV = 1226> <Delay = 15.6>
ST_1227 : Operation 6129 [2/4] (10.5ns)   --->   "%sum_305 = fadd float %sum_304, %tmp_2_304" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6129 'fadd' 'sum_305' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1227 : Operation 6130 [1/2] (3.25ns)   --->   "%flat_array_load_306 = load float* %flat_array_addr_306, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6130 'load' 'flat_array_load_306' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1227 : Operation 6131 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_707 = load float* %fullyconnected_weigh_307, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6131 'load' 'fullyconnected_weigh_707' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1227 : Operation 6132 [2/2] (12.3ns)   --->   "%tmp_2_305 = fmul float %flat_array_load_306, %fullyconnected_weigh_707" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6132 'fmul' 'tmp_2_305' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1228 <SV = 1227> <Delay = 12.3>
ST_1228 : Operation 6133 [1/4] (10.5ns)   --->   "%sum_305 = fadd float %sum_304, %tmp_2_304" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6133 'fadd' 'sum_305' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1228 : Operation 6134 [1/2] (12.3ns)   --->   "%tmp_2_305 = fmul float %flat_array_load_306, %fullyconnected_weigh_707" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6134 'fmul' 'tmp_2_305' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1229 <SV = 1228> <Delay = 10.5>
ST_1229 : Operation 6135 [4/4] (10.5ns)   --->   "%sum_306 = fadd float %sum_305, %tmp_2_305" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6135 'fadd' 'sum_306' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1230 <SV = 1229> <Delay = 10.5>
ST_1230 : Operation 6136 [1/1] (1.54ns)   --->   "%add_ln15_297 = add i12 -1034, %zext_ln15_7" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6136 'add' 'add_ln15_297' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1230 : Operation 6137 [1/1] (0.00ns)   --->   "%sext_ln15_130 = sext i12 %add_ln15_297 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6137 'sext' 'sext_ln15_130' <Predicate = true> <Delay = 0.00>
ST_1230 : Operation 6138 [1/1] (0.00ns)   --->   "%zext_ln15_307 = zext i14 %sext_ln15_130 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6138 'zext' 'zext_ln15_307' <Predicate = true> <Delay = 0.00>
ST_1230 : Operation 6139 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_308 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_307" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6139 'getelementptr' 'fullyconnected_weigh_308' <Predicate = true> <Delay = 0.00>
ST_1230 : Operation 6140 [3/4] (10.5ns)   --->   "%sum_306 = fadd float %sum_305, %tmp_2_305" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6140 'fadd' 'sum_306' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1230 : Operation 6141 [2/2] (3.25ns)   --->   "%flat_array_load_307 = load float* %flat_array_addr_307, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6141 'load' 'flat_array_load_307' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1230 : Operation 6142 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_708 = load float* %fullyconnected_weigh_308, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6142 'load' 'fullyconnected_weigh_708' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1231 <SV = 1230> <Delay = 15.6>
ST_1231 : Operation 6143 [2/4] (10.5ns)   --->   "%sum_306 = fadd float %sum_305, %tmp_2_305" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6143 'fadd' 'sum_306' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1231 : Operation 6144 [1/2] (3.25ns)   --->   "%flat_array_load_307 = load float* %flat_array_addr_307, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6144 'load' 'flat_array_load_307' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1231 : Operation 6145 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_708 = load float* %fullyconnected_weigh_308, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6145 'load' 'fullyconnected_weigh_708' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1231 : Operation 6146 [2/2] (12.3ns)   --->   "%tmp_2_306 = fmul float %flat_array_load_307, %fullyconnected_weigh_708" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6146 'fmul' 'tmp_2_306' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1232 <SV = 1231> <Delay = 12.3>
ST_1232 : Operation 6147 [1/4] (10.5ns)   --->   "%sum_306 = fadd float %sum_305, %tmp_2_305" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6147 'fadd' 'sum_306' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1232 : Operation 6148 [1/2] (12.3ns)   --->   "%tmp_2_306 = fmul float %flat_array_load_307, %fullyconnected_weigh_708" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6148 'fmul' 'tmp_2_306' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1233 <SV = 1232> <Delay = 10.5>
ST_1233 : Operation 6149 [4/4] (10.5ns)   --->   "%sum_307 = fadd float %sum_306, %tmp_2_306" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6149 'fadd' 'sum_307' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1234 <SV = 1233> <Delay = 10.5>
ST_1234 : Operation 6150 [1/1] (1.63ns)   --->   "%add_ln15_298 = add i11 -984, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6150 'add' 'add_ln15_298' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1234 : Operation 6151 [1/1] (0.00ns)   --->   "%sext_ln15_131 = sext i11 %add_ln15_298 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6151 'sext' 'sext_ln15_131' <Predicate = true> <Delay = 0.00>
ST_1234 : Operation 6152 [1/1] (0.00ns)   --->   "%zext_ln15_308 = zext i14 %sext_ln15_131 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6152 'zext' 'zext_ln15_308' <Predicate = true> <Delay = 0.00>
ST_1234 : Operation 6153 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_309 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_308" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6153 'getelementptr' 'fullyconnected_weigh_309' <Predicate = true> <Delay = 0.00>
ST_1234 : Operation 6154 [3/4] (10.5ns)   --->   "%sum_307 = fadd float %sum_306, %tmp_2_306" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6154 'fadd' 'sum_307' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1234 : Operation 6155 [2/2] (3.25ns)   --->   "%flat_array_load_308 = load float* %flat_array_addr_308, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6155 'load' 'flat_array_load_308' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1234 : Operation 6156 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_709 = load float* %fullyconnected_weigh_309, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6156 'load' 'fullyconnected_weigh_709' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1235 <SV = 1234> <Delay = 15.6>
ST_1235 : Operation 6157 [2/4] (10.5ns)   --->   "%sum_307 = fadd float %sum_306, %tmp_2_306" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6157 'fadd' 'sum_307' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1235 : Operation 6158 [1/2] (3.25ns)   --->   "%flat_array_load_308 = load float* %flat_array_addr_308, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6158 'load' 'flat_array_load_308' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1235 : Operation 6159 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_709 = load float* %fullyconnected_weigh_309, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6159 'load' 'fullyconnected_weigh_709' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1235 : Operation 6160 [2/2] (12.3ns)   --->   "%tmp_2_307 = fmul float %flat_array_load_308, %fullyconnected_weigh_709" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6160 'fmul' 'tmp_2_307' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1236 <SV = 1235> <Delay = 12.3>
ST_1236 : Operation 6161 [1/4] (10.5ns)   --->   "%sum_307 = fadd float %sum_306, %tmp_2_306" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6161 'fadd' 'sum_307' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1236 : Operation 6162 [1/2] (12.3ns)   --->   "%tmp_2_307 = fmul float %flat_array_load_308, %fullyconnected_weigh_709" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6162 'fmul' 'tmp_2_307' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1237 <SV = 1236> <Delay = 10.5>
ST_1237 : Operation 6163 [4/4] (10.5ns)   --->   "%sum_308 = fadd float %sum_307, %tmp_2_307" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6163 'fadd' 'sum_308' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1238 <SV = 1237> <Delay = 10.5>
ST_1238 : Operation 6164 [1/1] (1.63ns)   --->   "%add_ln15_299 = add i11 -934, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6164 'add' 'add_ln15_299' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1238 : Operation 6165 [1/1] (0.00ns)   --->   "%sext_ln15_132 = sext i11 %add_ln15_299 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6165 'sext' 'sext_ln15_132' <Predicate = true> <Delay = 0.00>
ST_1238 : Operation 6166 [1/1] (0.00ns)   --->   "%zext_ln15_309 = zext i14 %sext_ln15_132 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6166 'zext' 'zext_ln15_309' <Predicate = true> <Delay = 0.00>
ST_1238 : Operation 6167 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_310 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_309" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6167 'getelementptr' 'fullyconnected_weigh_310' <Predicate = true> <Delay = 0.00>
ST_1238 : Operation 6168 [3/4] (10.5ns)   --->   "%sum_308 = fadd float %sum_307, %tmp_2_307" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6168 'fadd' 'sum_308' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1238 : Operation 6169 [2/2] (3.25ns)   --->   "%flat_array_load_309 = load float* %flat_array_addr_309, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6169 'load' 'flat_array_load_309' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1238 : Operation 6170 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_710 = load float* %fullyconnected_weigh_310, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6170 'load' 'fullyconnected_weigh_710' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1239 <SV = 1238> <Delay = 15.6>
ST_1239 : Operation 6171 [2/4] (10.5ns)   --->   "%sum_308 = fadd float %sum_307, %tmp_2_307" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6171 'fadd' 'sum_308' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1239 : Operation 6172 [1/2] (3.25ns)   --->   "%flat_array_load_309 = load float* %flat_array_addr_309, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6172 'load' 'flat_array_load_309' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1239 : Operation 6173 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_710 = load float* %fullyconnected_weigh_310, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6173 'load' 'fullyconnected_weigh_710' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1239 : Operation 6174 [2/2] (12.3ns)   --->   "%tmp_2_308 = fmul float %flat_array_load_309, %fullyconnected_weigh_710" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6174 'fmul' 'tmp_2_308' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1240 <SV = 1239> <Delay = 12.3>
ST_1240 : Operation 6175 [1/4] (10.5ns)   --->   "%sum_308 = fadd float %sum_307, %tmp_2_307" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6175 'fadd' 'sum_308' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1240 : Operation 6176 [1/2] (12.3ns)   --->   "%tmp_2_308 = fmul float %flat_array_load_309, %fullyconnected_weigh_710" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6176 'fmul' 'tmp_2_308' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1241 <SV = 1240> <Delay = 10.5>
ST_1241 : Operation 6177 [4/4] (10.5ns)   --->   "%sum_309 = fadd float %sum_308, %tmp_2_308" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6177 'fadd' 'sum_309' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1242 <SV = 1241> <Delay = 10.5>
ST_1242 : Operation 6178 [1/1] (1.63ns)   --->   "%add_ln15_300 = add i11 -884, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6178 'add' 'add_ln15_300' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1242 : Operation 6179 [1/1] (0.00ns)   --->   "%sext_ln15_133 = sext i11 %add_ln15_300 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6179 'sext' 'sext_ln15_133' <Predicate = true> <Delay = 0.00>
ST_1242 : Operation 6180 [1/1] (0.00ns)   --->   "%zext_ln15_310 = zext i14 %sext_ln15_133 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6180 'zext' 'zext_ln15_310' <Predicate = true> <Delay = 0.00>
ST_1242 : Operation 6181 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_311 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_310" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6181 'getelementptr' 'fullyconnected_weigh_311' <Predicate = true> <Delay = 0.00>
ST_1242 : Operation 6182 [3/4] (10.5ns)   --->   "%sum_309 = fadd float %sum_308, %tmp_2_308" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6182 'fadd' 'sum_309' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1242 : Operation 6183 [2/2] (3.25ns)   --->   "%flat_array_load_310 = load float* %flat_array_addr_310, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6183 'load' 'flat_array_load_310' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1242 : Operation 6184 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_711 = load float* %fullyconnected_weigh_311, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6184 'load' 'fullyconnected_weigh_711' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1243 <SV = 1242> <Delay = 15.6>
ST_1243 : Operation 6185 [2/4] (10.5ns)   --->   "%sum_309 = fadd float %sum_308, %tmp_2_308" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6185 'fadd' 'sum_309' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1243 : Operation 6186 [1/2] (3.25ns)   --->   "%flat_array_load_310 = load float* %flat_array_addr_310, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6186 'load' 'flat_array_load_310' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1243 : Operation 6187 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_711 = load float* %fullyconnected_weigh_311, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6187 'load' 'fullyconnected_weigh_711' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1243 : Operation 6188 [2/2] (12.3ns)   --->   "%tmp_2_309 = fmul float %flat_array_load_310, %fullyconnected_weigh_711" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6188 'fmul' 'tmp_2_309' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1244 <SV = 1243> <Delay = 12.3>
ST_1244 : Operation 6189 [1/4] (10.5ns)   --->   "%sum_309 = fadd float %sum_308, %tmp_2_308" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6189 'fadd' 'sum_309' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1244 : Operation 6190 [1/2] (12.3ns)   --->   "%tmp_2_309 = fmul float %flat_array_load_310, %fullyconnected_weigh_711" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6190 'fmul' 'tmp_2_309' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1245 <SV = 1244> <Delay = 10.5>
ST_1245 : Operation 6191 [4/4] (10.5ns)   --->   "%sum_310 = fadd float %sum_309, %tmp_2_309" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6191 'fadd' 'sum_310' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1246 <SV = 1245> <Delay = 10.5>
ST_1246 : Operation 6192 [1/1] (1.63ns)   --->   "%add_ln15_301 = add i11 -834, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6192 'add' 'add_ln15_301' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1246 : Operation 6193 [1/1] (0.00ns)   --->   "%sext_ln15_134 = sext i11 %add_ln15_301 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6193 'sext' 'sext_ln15_134' <Predicate = true> <Delay = 0.00>
ST_1246 : Operation 6194 [1/1] (0.00ns)   --->   "%zext_ln15_311 = zext i14 %sext_ln15_134 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6194 'zext' 'zext_ln15_311' <Predicate = true> <Delay = 0.00>
ST_1246 : Operation 6195 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_312 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_311" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6195 'getelementptr' 'fullyconnected_weigh_312' <Predicate = true> <Delay = 0.00>
ST_1246 : Operation 6196 [3/4] (10.5ns)   --->   "%sum_310 = fadd float %sum_309, %tmp_2_309" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6196 'fadd' 'sum_310' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1246 : Operation 6197 [2/2] (3.25ns)   --->   "%flat_array_load_311 = load float* %flat_array_addr_311, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6197 'load' 'flat_array_load_311' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1246 : Operation 6198 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_712 = load float* %fullyconnected_weigh_312, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6198 'load' 'fullyconnected_weigh_712' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1247 <SV = 1246> <Delay = 15.6>
ST_1247 : Operation 6199 [2/4] (10.5ns)   --->   "%sum_310 = fadd float %sum_309, %tmp_2_309" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6199 'fadd' 'sum_310' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1247 : Operation 6200 [1/2] (3.25ns)   --->   "%flat_array_load_311 = load float* %flat_array_addr_311, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6200 'load' 'flat_array_load_311' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1247 : Operation 6201 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_712 = load float* %fullyconnected_weigh_312, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6201 'load' 'fullyconnected_weigh_712' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1247 : Operation 6202 [2/2] (12.3ns)   --->   "%tmp_2_310 = fmul float %flat_array_load_311, %fullyconnected_weigh_712" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6202 'fmul' 'tmp_2_310' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1248 <SV = 1247> <Delay = 12.3>
ST_1248 : Operation 6203 [1/4] (10.5ns)   --->   "%sum_310 = fadd float %sum_309, %tmp_2_309" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6203 'fadd' 'sum_310' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1248 : Operation 6204 [1/2] (12.3ns)   --->   "%tmp_2_310 = fmul float %flat_array_load_311, %fullyconnected_weigh_712" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6204 'fmul' 'tmp_2_310' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1249 <SV = 1248> <Delay = 10.5>
ST_1249 : Operation 6205 [4/4] (10.5ns)   --->   "%sum_311 = fadd float %sum_310, %tmp_2_310" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6205 'fadd' 'sum_311' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1250 <SV = 1249> <Delay = 10.5>
ST_1250 : Operation 6206 [1/1] (1.63ns)   --->   "%add_ln15_302 = add i11 -784, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6206 'add' 'add_ln15_302' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1250 : Operation 6207 [1/1] (0.00ns)   --->   "%sext_ln15_135 = sext i11 %add_ln15_302 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6207 'sext' 'sext_ln15_135' <Predicate = true> <Delay = 0.00>
ST_1250 : Operation 6208 [1/1] (0.00ns)   --->   "%zext_ln15_312 = zext i14 %sext_ln15_135 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6208 'zext' 'zext_ln15_312' <Predicate = true> <Delay = 0.00>
ST_1250 : Operation 6209 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_313 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_312" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6209 'getelementptr' 'fullyconnected_weigh_313' <Predicate = true> <Delay = 0.00>
ST_1250 : Operation 6210 [3/4] (10.5ns)   --->   "%sum_311 = fadd float %sum_310, %tmp_2_310" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6210 'fadd' 'sum_311' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1250 : Operation 6211 [2/2] (3.25ns)   --->   "%flat_array_load_312 = load float* %flat_array_addr_312, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6211 'load' 'flat_array_load_312' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1250 : Operation 6212 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_713 = load float* %fullyconnected_weigh_313, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6212 'load' 'fullyconnected_weigh_713' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1251 <SV = 1250> <Delay = 15.6>
ST_1251 : Operation 6213 [2/4] (10.5ns)   --->   "%sum_311 = fadd float %sum_310, %tmp_2_310" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6213 'fadd' 'sum_311' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1251 : Operation 6214 [1/2] (3.25ns)   --->   "%flat_array_load_312 = load float* %flat_array_addr_312, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6214 'load' 'flat_array_load_312' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1251 : Operation 6215 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_713 = load float* %fullyconnected_weigh_313, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6215 'load' 'fullyconnected_weigh_713' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1251 : Operation 6216 [2/2] (12.3ns)   --->   "%tmp_2_311 = fmul float %flat_array_load_312, %fullyconnected_weigh_713" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6216 'fmul' 'tmp_2_311' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1252 <SV = 1251> <Delay = 12.3>
ST_1252 : Operation 6217 [1/4] (10.5ns)   --->   "%sum_311 = fadd float %sum_310, %tmp_2_310" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6217 'fadd' 'sum_311' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1252 : Operation 6218 [1/2] (12.3ns)   --->   "%tmp_2_311 = fmul float %flat_array_load_312, %fullyconnected_weigh_713" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6218 'fmul' 'tmp_2_311' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1253 <SV = 1252> <Delay = 10.5>
ST_1253 : Operation 6219 [4/4] (10.5ns)   --->   "%sum_312 = fadd float %sum_311, %tmp_2_311" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6219 'fadd' 'sum_312' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1254 <SV = 1253> <Delay = 10.5>
ST_1254 : Operation 6220 [1/1] (1.63ns)   --->   "%add_ln15_303 = add i11 -734, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6220 'add' 'add_ln15_303' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1254 : Operation 6221 [1/1] (0.00ns)   --->   "%sext_ln15_136 = sext i11 %add_ln15_303 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6221 'sext' 'sext_ln15_136' <Predicate = true> <Delay = 0.00>
ST_1254 : Operation 6222 [1/1] (0.00ns)   --->   "%zext_ln15_313 = zext i14 %sext_ln15_136 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6222 'zext' 'zext_ln15_313' <Predicate = true> <Delay = 0.00>
ST_1254 : Operation 6223 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_314 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_313" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6223 'getelementptr' 'fullyconnected_weigh_314' <Predicate = true> <Delay = 0.00>
ST_1254 : Operation 6224 [3/4] (10.5ns)   --->   "%sum_312 = fadd float %sum_311, %tmp_2_311" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6224 'fadd' 'sum_312' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1254 : Operation 6225 [2/2] (3.25ns)   --->   "%flat_array_load_313 = load float* %flat_array_addr_313, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6225 'load' 'flat_array_load_313' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1254 : Operation 6226 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_714 = load float* %fullyconnected_weigh_314, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6226 'load' 'fullyconnected_weigh_714' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1255 <SV = 1254> <Delay = 15.6>
ST_1255 : Operation 6227 [2/4] (10.5ns)   --->   "%sum_312 = fadd float %sum_311, %tmp_2_311" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6227 'fadd' 'sum_312' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1255 : Operation 6228 [1/2] (3.25ns)   --->   "%flat_array_load_313 = load float* %flat_array_addr_313, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6228 'load' 'flat_array_load_313' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1255 : Operation 6229 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_714 = load float* %fullyconnected_weigh_314, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6229 'load' 'fullyconnected_weigh_714' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1255 : Operation 6230 [2/2] (12.3ns)   --->   "%tmp_2_312 = fmul float %flat_array_load_313, %fullyconnected_weigh_714" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6230 'fmul' 'tmp_2_312' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1256 <SV = 1255> <Delay = 12.3>
ST_1256 : Operation 6231 [1/4] (10.5ns)   --->   "%sum_312 = fadd float %sum_311, %tmp_2_311" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6231 'fadd' 'sum_312' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1256 : Operation 6232 [1/2] (12.3ns)   --->   "%tmp_2_312 = fmul float %flat_array_load_313, %fullyconnected_weigh_714" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6232 'fmul' 'tmp_2_312' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1257 <SV = 1256> <Delay = 10.5>
ST_1257 : Operation 6233 [4/4] (10.5ns)   --->   "%sum_313 = fadd float %sum_312, %tmp_2_312" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6233 'fadd' 'sum_313' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1258 <SV = 1257> <Delay = 10.5>
ST_1258 : Operation 6234 [1/1] (1.63ns)   --->   "%add_ln15_304 = add i11 -684, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6234 'add' 'add_ln15_304' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1258 : Operation 6235 [1/1] (0.00ns)   --->   "%sext_ln15_137 = sext i11 %add_ln15_304 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6235 'sext' 'sext_ln15_137' <Predicate = true> <Delay = 0.00>
ST_1258 : Operation 6236 [1/1] (0.00ns)   --->   "%zext_ln15_314 = zext i14 %sext_ln15_137 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6236 'zext' 'zext_ln15_314' <Predicate = true> <Delay = 0.00>
ST_1258 : Operation 6237 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_315 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_314" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6237 'getelementptr' 'fullyconnected_weigh_315' <Predicate = true> <Delay = 0.00>
ST_1258 : Operation 6238 [3/4] (10.5ns)   --->   "%sum_313 = fadd float %sum_312, %tmp_2_312" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6238 'fadd' 'sum_313' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1258 : Operation 6239 [2/2] (3.25ns)   --->   "%flat_array_load_314 = load float* %flat_array_addr_314, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6239 'load' 'flat_array_load_314' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1258 : Operation 6240 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_715 = load float* %fullyconnected_weigh_315, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6240 'load' 'fullyconnected_weigh_715' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1259 <SV = 1258> <Delay = 15.6>
ST_1259 : Operation 6241 [2/4] (10.5ns)   --->   "%sum_313 = fadd float %sum_312, %tmp_2_312" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6241 'fadd' 'sum_313' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1259 : Operation 6242 [1/2] (3.25ns)   --->   "%flat_array_load_314 = load float* %flat_array_addr_314, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6242 'load' 'flat_array_load_314' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1259 : Operation 6243 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_715 = load float* %fullyconnected_weigh_315, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6243 'load' 'fullyconnected_weigh_715' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1259 : Operation 6244 [2/2] (12.3ns)   --->   "%tmp_2_313 = fmul float %flat_array_load_314, %fullyconnected_weigh_715" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6244 'fmul' 'tmp_2_313' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1260 <SV = 1259> <Delay = 12.3>
ST_1260 : Operation 6245 [1/4] (10.5ns)   --->   "%sum_313 = fadd float %sum_312, %tmp_2_312" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6245 'fadd' 'sum_313' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1260 : Operation 6246 [1/2] (12.3ns)   --->   "%tmp_2_313 = fmul float %flat_array_load_314, %fullyconnected_weigh_715" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6246 'fmul' 'tmp_2_313' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1261 <SV = 1260> <Delay = 10.5>
ST_1261 : Operation 6247 [4/4] (10.5ns)   --->   "%sum_314 = fadd float %sum_313, %tmp_2_313" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6247 'fadd' 'sum_314' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1262 <SV = 1261> <Delay = 10.5>
ST_1262 : Operation 6248 [1/1] (1.63ns)   --->   "%add_ln15_305 = add i11 -634, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6248 'add' 'add_ln15_305' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1262 : Operation 6249 [1/1] (0.00ns)   --->   "%sext_ln15_138 = sext i11 %add_ln15_305 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6249 'sext' 'sext_ln15_138' <Predicate = true> <Delay = 0.00>
ST_1262 : Operation 6250 [1/1] (0.00ns)   --->   "%zext_ln15_315 = zext i14 %sext_ln15_138 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6250 'zext' 'zext_ln15_315' <Predicate = true> <Delay = 0.00>
ST_1262 : Operation 6251 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_316 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_315" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6251 'getelementptr' 'fullyconnected_weigh_316' <Predicate = true> <Delay = 0.00>
ST_1262 : Operation 6252 [3/4] (10.5ns)   --->   "%sum_314 = fadd float %sum_313, %tmp_2_313" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6252 'fadd' 'sum_314' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1262 : Operation 6253 [2/2] (3.25ns)   --->   "%flat_array_load_315 = load float* %flat_array_addr_315, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6253 'load' 'flat_array_load_315' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1262 : Operation 6254 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_716 = load float* %fullyconnected_weigh_316, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6254 'load' 'fullyconnected_weigh_716' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1263 <SV = 1262> <Delay = 15.6>
ST_1263 : Operation 6255 [2/4] (10.5ns)   --->   "%sum_314 = fadd float %sum_313, %tmp_2_313" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6255 'fadd' 'sum_314' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1263 : Operation 6256 [1/2] (3.25ns)   --->   "%flat_array_load_315 = load float* %flat_array_addr_315, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6256 'load' 'flat_array_load_315' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1263 : Operation 6257 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_716 = load float* %fullyconnected_weigh_316, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6257 'load' 'fullyconnected_weigh_716' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1263 : Operation 6258 [2/2] (12.3ns)   --->   "%tmp_2_314 = fmul float %flat_array_load_315, %fullyconnected_weigh_716" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6258 'fmul' 'tmp_2_314' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1264 <SV = 1263> <Delay = 12.3>
ST_1264 : Operation 6259 [1/4] (10.5ns)   --->   "%sum_314 = fadd float %sum_313, %tmp_2_313" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6259 'fadd' 'sum_314' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1264 : Operation 6260 [1/2] (12.3ns)   --->   "%tmp_2_314 = fmul float %flat_array_load_315, %fullyconnected_weigh_716" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6260 'fmul' 'tmp_2_314' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1265 <SV = 1264> <Delay = 10.5>
ST_1265 : Operation 6261 [4/4] (10.5ns)   --->   "%sum_315 = fadd float %sum_314, %tmp_2_314" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6261 'fadd' 'sum_315' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1266 <SV = 1265> <Delay = 10.5>
ST_1266 : Operation 6262 [1/1] (1.63ns)   --->   "%add_ln15_306 = add i11 -584, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6262 'add' 'add_ln15_306' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1266 : Operation 6263 [1/1] (0.00ns)   --->   "%sext_ln15_139 = sext i11 %add_ln15_306 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6263 'sext' 'sext_ln15_139' <Predicate = true> <Delay = 0.00>
ST_1266 : Operation 6264 [1/1] (0.00ns)   --->   "%zext_ln15_316 = zext i14 %sext_ln15_139 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6264 'zext' 'zext_ln15_316' <Predicate = true> <Delay = 0.00>
ST_1266 : Operation 6265 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_317 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_316" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6265 'getelementptr' 'fullyconnected_weigh_317' <Predicate = true> <Delay = 0.00>
ST_1266 : Operation 6266 [3/4] (10.5ns)   --->   "%sum_315 = fadd float %sum_314, %tmp_2_314" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6266 'fadd' 'sum_315' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1266 : Operation 6267 [2/2] (3.25ns)   --->   "%flat_array_load_316 = load float* %flat_array_addr_316, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6267 'load' 'flat_array_load_316' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1266 : Operation 6268 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_717 = load float* %fullyconnected_weigh_317, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6268 'load' 'fullyconnected_weigh_717' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1267 <SV = 1266> <Delay = 15.6>
ST_1267 : Operation 6269 [2/4] (10.5ns)   --->   "%sum_315 = fadd float %sum_314, %tmp_2_314" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6269 'fadd' 'sum_315' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1267 : Operation 6270 [1/2] (3.25ns)   --->   "%flat_array_load_316 = load float* %flat_array_addr_316, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6270 'load' 'flat_array_load_316' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1267 : Operation 6271 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_717 = load float* %fullyconnected_weigh_317, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6271 'load' 'fullyconnected_weigh_717' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1267 : Operation 6272 [2/2] (12.3ns)   --->   "%tmp_2_315 = fmul float %flat_array_load_316, %fullyconnected_weigh_717" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6272 'fmul' 'tmp_2_315' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1268 <SV = 1267> <Delay = 12.3>
ST_1268 : Operation 6273 [1/4] (10.5ns)   --->   "%sum_315 = fadd float %sum_314, %tmp_2_314" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6273 'fadd' 'sum_315' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1268 : Operation 6274 [1/2] (12.3ns)   --->   "%tmp_2_315 = fmul float %flat_array_load_316, %fullyconnected_weigh_717" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6274 'fmul' 'tmp_2_315' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1269 <SV = 1268> <Delay = 10.5>
ST_1269 : Operation 6275 [4/4] (10.5ns)   --->   "%sum_316 = fadd float %sum_315, %tmp_2_315" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6275 'fadd' 'sum_316' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1270 <SV = 1269> <Delay = 10.5>
ST_1270 : Operation 6276 [1/1] (1.63ns)   --->   "%add_ln15_307 = add i11 -534, %zext_ln15_6" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6276 'add' 'add_ln15_307' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1270 : Operation 6277 [1/1] (0.00ns)   --->   "%sext_ln15_140 = sext i11 %add_ln15_307 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6277 'sext' 'sext_ln15_140' <Predicate = true> <Delay = 0.00>
ST_1270 : Operation 6278 [1/1] (0.00ns)   --->   "%zext_ln15_317 = zext i14 %sext_ln15_140 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6278 'zext' 'zext_ln15_317' <Predicate = true> <Delay = 0.00>
ST_1270 : Operation 6279 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_318 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_317" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6279 'getelementptr' 'fullyconnected_weigh_318' <Predicate = true> <Delay = 0.00>
ST_1270 : Operation 6280 [3/4] (10.5ns)   --->   "%sum_316 = fadd float %sum_315, %tmp_2_315" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6280 'fadd' 'sum_316' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1270 : Operation 6281 [2/2] (3.25ns)   --->   "%flat_array_load_317 = load float* %flat_array_addr_317, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6281 'load' 'flat_array_load_317' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1270 : Operation 6282 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_718 = load float* %fullyconnected_weigh_318, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6282 'load' 'fullyconnected_weigh_718' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1271 <SV = 1270> <Delay = 15.6>
ST_1271 : Operation 6283 [2/4] (10.5ns)   --->   "%sum_316 = fadd float %sum_315, %tmp_2_315" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6283 'fadd' 'sum_316' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1271 : Operation 6284 [1/2] (3.25ns)   --->   "%flat_array_load_317 = load float* %flat_array_addr_317, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6284 'load' 'flat_array_load_317' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1271 : Operation 6285 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_718 = load float* %fullyconnected_weigh_318, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6285 'load' 'fullyconnected_weigh_718' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1271 : Operation 6286 [2/2] (12.3ns)   --->   "%tmp_2_316 = fmul float %flat_array_load_317, %fullyconnected_weigh_718" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6286 'fmul' 'tmp_2_316' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1272 <SV = 1271> <Delay = 12.3>
ST_1272 : Operation 6287 [1/4] (10.5ns)   --->   "%sum_316 = fadd float %sum_315, %tmp_2_315" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6287 'fadd' 'sum_316' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1272 : Operation 6288 [1/2] (12.3ns)   --->   "%tmp_2_316 = fmul float %flat_array_load_317, %fullyconnected_weigh_718" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6288 'fmul' 'tmp_2_316' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1273 <SV = 1272> <Delay = 10.5>
ST_1273 : Operation 6289 [4/4] (10.5ns)   --->   "%sum_317 = fadd float %sum_316, %tmp_2_316" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6289 'fadd' 'sum_317' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1274 <SV = 1273> <Delay = 10.5>
ST_1274 : Operation 6290 [1/1] (1.73ns)   --->   "%add_ln15_308 = add i10 -484, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6290 'add' 'add_ln15_308' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1274 : Operation 6291 [1/1] (0.00ns)   --->   "%sext_ln15_141 = sext i10 %add_ln15_308 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6291 'sext' 'sext_ln15_141' <Predicate = true> <Delay = 0.00>
ST_1274 : Operation 6292 [1/1] (0.00ns)   --->   "%zext_ln15_318 = zext i14 %sext_ln15_141 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6292 'zext' 'zext_ln15_318' <Predicate = true> <Delay = 0.00>
ST_1274 : Operation 6293 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_319 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_318" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6293 'getelementptr' 'fullyconnected_weigh_319' <Predicate = true> <Delay = 0.00>
ST_1274 : Operation 6294 [3/4] (10.5ns)   --->   "%sum_317 = fadd float %sum_316, %tmp_2_316" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6294 'fadd' 'sum_317' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1274 : Operation 6295 [2/2] (3.25ns)   --->   "%flat_array_load_318 = load float* %flat_array_addr_318, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6295 'load' 'flat_array_load_318' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1274 : Operation 6296 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_719 = load float* %fullyconnected_weigh_319, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6296 'load' 'fullyconnected_weigh_719' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1275 <SV = 1274> <Delay = 15.6>
ST_1275 : Operation 6297 [2/4] (10.5ns)   --->   "%sum_317 = fadd float %sum_316, %tmp_2_316" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6297 'fadd' 'sum_317' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1275 : Operation 6298 [1/2] (3.25ns)   --->   "%flat_array_load_318 = load float* %flat_array_addr_318, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6298 'load' 'flat_array_load_318' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1275 : Operation 6299 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_719 = load float* %fullyconnected_weigh_319, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6299 'load' 'fullyconnected_weigh_719' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1275 : Operation 6300 [2/2] (12.3ns)   --->   "%tmp_2_317 = fmul float %flat_array_load_318, %fullyconnected_weigh_719" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6300 'fmul' 'tmp_2_317' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1276 <SV = 1275> <Delay = 12.3>
ST_1276 : Operation 6301 [1/4] (10.5ns)   --->   "%sum_317 = fadd float %sum_316, %tmp_2_316" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6301 'fadd' 'sum_317' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1276 : Operation 6302 [1/2] (12.3ns)   --->   "%tmp_2_317 = fmul float %flat_array_load_318, %fullyconnected_weigh_719" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6302 'fmul' 'tmp_2_317' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1277 <SV = 1276> <Delay = 10.5>
ST_1277 : Operation 6303 [4/4] (10.5ns)   --->   "%sum_318 = fadd float %sum_317, %tmp_2_317" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6303 'fadd' 'sum_318' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1278 <SV = 1277> <Delay = 10.5>
ST_1278 : Operation 6304 [1/1] (1.73ns)   --->   "%add_ln15_309 = add i10 -434, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6304 'add' 'add_ln15_309' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1278 : Operation 6305 [1/1] (0.00ns)   --->   "%sext_ln15_142 = sext i10 %add_ln15_309 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6305 'sext' 'sext_ln15_142' <Predicate = true> <Delay = 0.00>
ST_1278 : Operation 6306 [1/1] (0.00ns)   --->   "%zext_ln15_319 = zext i14 %sext_ln15_142 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6306 'zext' 'zext_ln15_319' <Predicate = true> <Delay = 0.00>
ST_1278 : Operation 6307 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_320 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_319" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6307 'getelementptr' 'fullyconnected_weigh_320' <Predicate = true> <Delay = 0.00>
ST_1278 : Operation 6308 [3/4] (10.5ns)   --->   "%sum_318 = fadd float %sum_317, %tmp_2_317" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6308 'fadd' 'sum_318' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1278 : Operation 6309 [2/2] (3.25ns)   --->   "%flat_array_load_319 = load float* %flat_array_addr_319, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6309 'load' 'flat_array_load_319' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1278 : Operation 6310 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_720 = load float* %fullyconnected_weigh_320, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6310 'load' 'fullyconnected_weigh_720' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1279 <SV = 1278> <Delay = 15.6>
ST_1279 : Operation 6311 [2/4] (10.5ns)   --->   "%sum_318 = fadd float %sum_317, %tmp_2_317" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6311 'fadd' 'sum_318' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1279 : Operation 6312 [1/2] (3.25ns)   --->   "%flat_array_load_319 = load float* %flat_array_addr_319, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6312 'load' 'flat_array_load_319' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1279 : Operation 6313 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_720 = load float* %fullyconnected_weigh_320, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6313 'load' 'fullyconnected_weigh_720' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1279 : Operation 6314 [2/2] (12.3ns)   --->   "%tmp_2_318 = fmul float %flat_array_load_319, %fullyconnected_weigh_720" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6314 'fmul' 'tmp_2_318' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1280 <SV = 1279> <Delay = 12.3>
ST_1280 : Operation 6315 [1/4] (10.5ns)   --->   "%sum_318 = fadd float %sum_317, %tmp_2_317" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6315 'fadd' 'sum_318' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1280 : Operation 6316 [1/2] (12.3ns)   --->   "%tmp_2_318 = fmul float %flat_array_load_319, %fullyconnected_weigh_720" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6316 'fmul' 'tmp_2_318' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1281 <SV = 1280> <Delay = 10.5>
ST_1281 : Operation 6317 [4/4] (10.5ns)   --->   "%sum_319 = fadd float %sum_318, %tmp_2_318" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6317 'fadd' 'sum_319' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1282 <SV = 1281> <Delay = 10.5>
ST_1282 : Operation 6318 [1/1] (0.00ns)   --->   "%tmp_12 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 250, i6 %i_0)" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6318 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1282 : Operation 6319 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_321 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %tmp_12" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6319 'getelementptr' 'fullyconnected_weigh_321' <Predicate = true> <Delay = 0.00>
ST_1282 : Operation 6320 [3/4] (10.5ns)   --->   "%sum_319 = fadd float %sum_318, %tmp_2_318" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6320 'fadd' 'sum_319' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1282 : Operation 6321 [2/2] (3.25ns)   --->   "%flat_array_load_320 = load float* %flat_array_addr_320, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6321 'load' 'flat_array_load_320' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1282 : Operation 6322 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_721 = load float* %fullyconnected_weigh_321, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6322 'load' 'fullyconnected_weigh_721' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1283 <SV = 1282> <Delay = 15.6>
ST_1283 : Operation 6323 [2/4] (10.5ns)   --->   "%sum_319 = fadd float %sum_318, %tmp_2_318" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6323 'fadd' 'sum_319' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1283 : Operation 6324 [1/2] (3.25ns)   --->   "%flat_array_load_320 = load float* %flat_array_addr_320, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6324 'load' 'flat_array_load_320' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1283 : Operation 6325 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_721 = load float* %fullyconnected_weigh_321, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6325 'load' 'fullyconnected_weigh_721' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1283 : Operation 6326 [2/2] (12.3ns)   --->   "%tmp_2_319 = fmul float %flat_array_load_320, %fullyconnected_weigh_721" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6326 'fmul' 'tmp_2_319' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1284 <SV = 1283> <Delay = 12.3>
ST_1284 : Operation 6327 [1/4] (10.5ns)   --->   "%sum_319 = fadd float %sum_318, %tmp_2_318" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6327 'fadd' 'sum_319' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1284 : Operation 6328 [1/2] (12.3ns)   --->   "%tmp_2_319 = fmul float %flat_array_load_320, %fullyconnected_weigh_721" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6328 'fmul' 'tmp_2_319' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1285 <SV = 1284> <Delay = 10.5>
ST_1285 : Operation 6329 [4/4] (10.5ns)   --->   "%sum_320 = fadd float %sum_319, %tmp_2_319" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6329 'fadd' 'sum_320' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1286 <SV = 1285> <Delay = 10.5>
ST_1286 : Operation 6330 [1/1] (1.73ns)   --->   "%add_ln15_310 = add i10 -334, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6330 'add' 'add_ln15_310' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1286 : Operation 6331 [1/1] (0.00ns)   --->   "%sext_ln15_143 = sext i10 %add_ln15_310 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6331 'sext' 'sext_ln15_143' <Predicate = true> <Delay = 0.00>
ST_1286 : Operation 6332 [1/1] (0.00ns)   --->   "%zext_ln15_320 = zext i14 %sext_ln15_143 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6332 'zext' 'zext_ln15_320' <Predicate = true> <Delay = 0.00>
ST_1286 : Operation 6333 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_322 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_320" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6333 'getelementptr' 'fullyconnected_weigh_322' <Predicate = true> <Delay = 0.00>
ST_1286 : Operation 6334 [3/4] (10.5ns)   --->   "%sum_320 = fadd float %sum_319, %tmp_2_319" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6334 'fadd' 'sum_320' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1286 : Operation 6335 [2/2] (3.25ns)   --->   "%flat_array_load_321 = load float* %flat_array_addr_321, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6335 'load' 'flat_array_load_321' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1286 : Operation 6336 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_722 = load float* %fullyconnected_weigh_322, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6336 'load' 'fullyconnected_weigh_722' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1287 <SV = 1286> <Delay = 15.6>
ST_1287 : Operation 6337 [2/4] (10.5ns)   --->   "%sum_320 = fadd float %sum_319, %tmp_2_319" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6337 'fadd' 'sum_320' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1287 : Operation 6338 [1/2] (3.25ns)   --->   "%flat_array_load_321 = load float* %flat_array_addr_321, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6338 'load' 'flat_array_load_321' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1287 : Operation 6339 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_722 = load float* %fullyconnected_weigh_322, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6339 'load' 'fullyconnected_weigh_722' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1287 : Operation 6340 [2/2] (12.3ns)   --->   "%tmp_2_320 = fmul float %flat_array_load_321, %fullyconnected_weigh_722" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6340 'fmul' 'tmp_2_320' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1288 <SV = 1287> <Delay = 12.3>
ST_1288 : Operation 6341 [1/4] (10.5ns)   --->   "%sum_320 = fadd float %sum_319, %tmp_2_319" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6341 'fadd' 'sum_320' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1288 : Operation 6342 [1/2] (12.3ns)   --->   "%tmp_2_320 = fmul float %flat_array_load_321, %fullyconnected_weigh_722" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6342 'fmul' 'tmp_2_320' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1289 <SV = 1288> <Delay = 10.5>
ST_1289 : Operation 6343 [4/4] (10.5ns)   --->   "%sum_321 = fadd float %sum_320, %tmp_2_320" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6343 'fadd' 'sum_321' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1290 <SV = 1289> <Delay = 10.5>
ST_1290 : Operation 6344 [1/1] (1.73ns)   --->   "%add_ln15_311 = add i10 -284, %zext_ln15_5" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6344 'add' 'add_ln15_311' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1290 : Operation 6345 [1/1] (0.00ns)   --->   "%sext_ln15_144 = sext i10 %add_ln15_311 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6345 'sext' 'sext_ln15_144' <Predicate = true> <Delay = 0.00>
ST_1290 : Operation 6346 [1/1] (0.00ns)   --->   "%zext_ln15_321 = zext i14 %sext_ln15_144 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6346 'zext' 'zext_ln15_321' <Predicate = true> <Delay = 0.00>
ST_1290 : Operation 6347 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_323 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_321" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6347 'getelementptr' 'fullyconnected_weigh_323' <Predicate = true> <Delay = 0.00>
ST_1290 : Operation 6348 [3/4] (10.5ns)   --->   "%sum_321 = fadd float %sum_320, %tmp_2_320" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6348 'fadd' 'sum_321' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1290 : Operation 6349 [2/2] (3.25ns)   --->   "%flat_array_load_322 = load float* %flat_array_addr_322, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6349 'load' 'flat_array_load_322' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1290 : Operation 6350 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_723 = load float* %fullyconnected_weigh_323, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6350 'load' 'fullyconnected_weigh_723' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1291 <SV = 1290> <Delay = 15.6>
ST_1291 : Operation 6351 [2/4] (10.5ns)   --->   "%sum_321 = fadd float %sum_320, %tmp_2_320" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6351 'fadd' 'sum_321' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1291 : Operation 6352 [1/2] (3.25ns)   --->   "%flat_array_load_322 = load float* %flat_array_addr_322, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6352 'load' 'flat_array_load_322' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1291 : Operation 6353 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_723 = load float* %fullyconnected_weigh_323, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6353 'load' 'fullyconnected_weigh_723' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1291 : Operation 6354 [2/2] (12.3ns)   --->   "%tmp_2_321 = fmul float %flat_array_load_322, %fullyconnected_weigh_723" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6354 'fmul' 'tmp_2_321' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1292 <SV = 1291> <Delay = 12.3>
ST_1292 : Operation 6355 [1/4] (10.5ns)   --->   "%sum_321 = fadd float %sum_320, %tmp_2_320" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6355 'fadd' 'sum_321' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1292 : Operation 6356 [1/2] (12.3ns)   --->   "%tmp_2_321 = fmul float %flat_array_load_322, %fullyconnected_weigh_723" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6356 'fmul' 'tmp_2_321' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1293 <SV = 1292> <Delay = 10.5>
ST_1293 : Operation 6357 [4/4] (10.5ns)   --->   "%sum_322 = fadd float %sum_321, %tmp_2_321" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6357 'fadd' 'sum_322' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1294 <SV = 1293> <Delay = 10.5>
ST_1294 : Operation 6358 [1/1] (1.82ns)   --->   "%add_ln15_312 = add i9 -234, %zext_ln15_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6358 'add' 'add_ln15_312' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1294 : Operation 6359 [1/1] (0.00ns)   --->   "%sext_ln15_145 = sext i9 %add_ln15_312 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6359 'sext' 'sext_ln15_145' <Predicate = true> <Delay = 0.00>
ST_1294 : Operation 6360 [1/1] (0.00ns)   --->   "%zext_ln15_322 = zext i14 %sext_ln15_145 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6360 'zext' 'zext_ln15_322' <Predicate = true> <Delay = 0.00>
ST_1294 : Operation 6361 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_324 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_322" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6361 'getelementptr' 'fullyconnected_weigh_324' <Predicate = true> <Delay = 0.00>
ST_1294 : Operation 6362 [3/4] (10.5ns)   --->   "%sum_322 = fadd float %sum_321, %tmp_2_321" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6362 'fadd' 'sum_322' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1294 : Operation 6363 [2/2] (3.25ns)   --->   "%flat_array_load_323 = load float* %flat_array_addr_323, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6363 'load' 'flat_array_load_323' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1294 : Operation 6364 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_724 = load float* %fullyconnected_weigh_324, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6364 'load' 'fullyconnected_weigh_724' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1295 <SV = 1294> <Delay = 15.6>
ST_1295 : Operation 6365 [2/4] (10.5ns)   --->   "%sum_322 = fadd float %sum_321, %tmp_2_321" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6365 'fadd' 'sum_322' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1295 : Operation 6366 [1/2] (3.25ns)   --->   "%flat_array_load_323 = load float* %flat_array_addr_323, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6366 'load' 'flat_array_load_323' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1295 : Operation 6367 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_724 = load float* %fullyconnected_weigh_324, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6367 'load' 'fullyconnected_weigh_724' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1295 : Operation 6368 [2/2] (12.3ns)   --->   "%tmp_2_322 = fmul float %flat_array_load_323, %fullyconnected_weigh_724" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6368 'fmul' 'tmp_2_322' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1296 <SV = 1295> <Delay = 12.3>
ST_1296 : Operation 6369 [1/4] (10.5ns)   --->   "%sum_322 = fadd float %sum_321, %tmp_2_321" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6369 'fadd' 'sum_322' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1296 : Operation 6370 [1/2] (12.3ns)   --->   "%tmp_2_322 = fmul float %flat_array_load_323, %fullyconnected_weigh_724" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6370 'fmul' 'tmp_2_322' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1297 <SV = 1296> <Delay = 10.5>
ST_1297 : Operation 6371 [4/4] (10.5ns)   --->   "%sum_323 = fadd float %sum_322, %tmp_2_322" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6371 'fadd' 'sum_323' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1298 <SV = 1297> <Delay = 10.5>
ST_1298 : Operation 6372 [1/1] (1.82ns)   --->   "%add_ln15_313 = add i9 -184, %zext_ln15_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6372 'add' 'add_ln15_313' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1298 : Operation 6373 [1/1] (0.00ns)   --->   "%sext_ln15_146 = sext i9 %add_ln15_313 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6373 'sext' 'sext_ln15_146' <Predicate = true> <Delay = 0.00>
ST_1298 : Operation 6374 [1/1] (0.00ns)   --->   "%zext_ln15_323 = zext i14 %sext_ln15_146 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6374 'zext' 'zext_ln15_323' <Predicate = true> <Delay = 0.00>
ST_1298 : Operation 6375 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_325 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_323" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6375 'getelementptr' 'fullyconnected_weigh_325' <Predicate = true> <Delay = 0.00>
ST_1298 : Operation 6376 [3/4] (10.5ns)   --->   "%sum_323 = fadd float %sum_322, %tmp_2_322" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6376 'fadd' 'sum_323' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1298 : Operation 6377 [2/2] (3.25ns)   --->   "%flat_array_load_324 = load float* %flat_array_addr_324, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6377 'load' 'flat_array_load_324' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1298 : Operation 6378 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_725 = load float* %fullyconnected_weigh_325, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6378 'load' 'fullyconnected_weigh_725' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1299 <SV = 1298> <Delay = 15.6>
ST_1299 : Operation 6379 [2/4] (10.5ns)   --->   "%sum_323 = fadd float %sum_322, %tmp_2_322" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6379 'fadd' 'sum_323' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1299 : Operation 6380 [1/2] (3.25ns)   --->   "%flat_array_load_324 = load float* %flat_array_addr_324, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6380 'load' 'flat_array_load_324' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1299 : Operation 6381 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_725 = load float* %fullyconnected_weigh_325, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6381 'load' 'fullyconnected_weigh_725' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1299 : Operation 6382 [2/2] (12.3ns)   --->   "%tmp_2_323 = fmul float %flat_array_load_324, %fullyconnected_weigh_725" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6382 'fmul' 'tmp_2_323' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1300 <SV = 1299> <Delay = 12.3>
ST_1300 : Operation 6383 [1/4] (10.5ns)   --->   "%sum_323 = fadd float %sum_322, %tmp_2_322" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6383 'fadd' 'sum_323' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1300 : Operation 6384 [1/2] (12.3ns)   --->   "%tmp_2_323 = fmul float %flat_array_load_324, %fullyconnected_weigh_725" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6384 'fmul' 'tmp_2_323' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1301 <SV = 1300> <Delay = 10.5>
ST_1301 : Operation 6385 [4/4] (10.5ns)   --->   "%sum_324 = fadd float %sum_323, %tmp_2_323" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6385 'fadd' 'sum_324' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1302 <SV = 1301> <Delay = 10.5>
ST_1302 : Operation 6386 [1/1] (1.82ns)   --->   "%add_ln15_314 = add i9 -134, %zext_ln15_4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6386 'add' 'add_ln15_314' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1302 : Operation 6387 [1/1] (0.00ns)   --->   "%sext_ln15_147 = sext i9 %add_ln15_314 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6387 'sext' 'sext_ln15_147' <Predicate = true> <Delay = 0.00>
ST_1302 : Operation 6388 [1/1] (0.00ns)   --->   "%zext_ln15_324 = zext i14 %sext_ln15_147 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6388 'zext' 'zext_ln15_324' <Predicate = true> <Delay = 0.00>
ST_1302 : Operation 6389 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_326 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_324" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6389 'getelementptr' 'fullyconnected_weigh_326' <Predicate = true> <Delay = 0.00>
ST_1302 : Operation 6390 [3/4] (10.5ns)   --->   "%sum_324 = fadd float %sum_323, %tmp_2_323" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6390 'fadd' 'sum_324' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1302 : Operation 6391 [2/2] (3.25ns)   --->   "%flat_array_load_325 = load float* %flat_array_addr_325, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6391 'load' 'flat_array_load_325' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1302 : Operation 6392 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_726 = load float* %fullyconnected_weigh_326, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6392 'load' 'fullyconnected_weigh_726' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1303 <SV = 1302> <Delay = 15.6>
ST_1303 : Operation 6393 [2/4] (10.5ns)   --->   "%sum_324 = fadd float %sum_323, %tmp_2_323" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6393 'fadd' 'sum_324' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1303 : Operation 6394 [1/2] (3.25ns)   --->   "%flat_array_load_325 = load float* %flat_array_addr_325, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6394 'load' 'flat_array_load_325' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1303 : Operation 6395 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_726 = load float* %fullyconnected_weigh_326, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6395 'load' 'fullyconnected_weigh_726' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1303 : Operation 6396 [2/2] (12.3ns)   --->   "%tmp_2_324 = fmul float %flat_array_load_325, %fullyconnected_weigh_726" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6396 'fmul' 'tmp_2_324' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1304 <SV = 1303> <Delay = 12.3>
ST_1304 : Operation 6397 [1/4] (10.5ns)   --->   "%sum_324 = fadd float %sum_323, %tmp_2_323" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6397 'fadd' 'sum_324' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1304 : Operation 6398 [1/2] (12.3ns)   --->   "%tmp_2_324 = fmul float %flat_array_load_325, %fullyconnected_weigh_726" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6398 'fmul' 'tmp_2_324' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1305 <SV = 1304> <Delay = 10.5>
ST_1305 : Operation 6399 [4/4] (10.5ns)   --->   "%sum_325 = fadd float %sum_324, %tmp_2_324" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6399 'fadd' 'sum_325' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1306 <SV = 1305> <Delay = 10.5>
ST_1306 : Operation 6400 [1/1] (1.91ns)   --->   "%add_ln15_315 = add i8 -84, %zext_ln15_3" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6400 'add' 'add_ln15_315' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1306 : Operation 6401 [1/1] (0.00ns)   --->   "%sext_ln15_148 = sext i8 %add_ln15_315 to i14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6401 'sext' 'sext_ln15_148' <Predicate = true> <Delay = 0.00>
ST_1306 : Operation 6402 [1/1] (0.00ns)   --->   "%zext_ln15_325 = zext i14 %sext_ln15_148 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6402 'zext' 'zext_ln15_325' <Predicate = true> <Delay = 0.00>
ST_1306 : Operation 6403 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_327 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_325" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6403 'getelementptr' 'fullyconnected_weigh_327' <Predicate = true> <Delay = 0.00>
ST_1306 : Operation 6404 [3/4] (10.5ns)   --->   "%sum_325 = fadd float %sum_324, %tmp_2_324" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6404 'fadd' 'sum_325' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1306 : Operation 6405 [2/2] (3.25ns)   --->   "%flat_array_load_326 = load float* %flat_array_addr_326, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6405 'load' 'flat_array_load_326' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1306 : Operation 6406 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_727 = load float* %fullyconnected_weigh_327, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6406 'load' 'fullyconnected_weigh_727' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1307 <SV = 1306> <Delay = 15.6>
ST_1307 : Operation 6407 [2/4] (10.5ns)   --->   "%sum_325 = fadd float %sum_324, %tmp_2_324" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6407 'fadd' 'sum_325' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1307 : Operation 6408 [1/2] (3.25ns)   --->   "%flat_array_load_326 = load float* %flat_array_addr_326, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6408 'load' 'flat_array_load_326' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1307 : Operation 6409 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_727 = load float* %fullyconnected_weigh_327, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6409 'load' 'fullyconnected_weigh_727' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1307 : Operation 6410 [2/2] (12.3ns)   --->   "%tmp_2_325 = fmul float %flat_array_load_326, %fullyconnected_weigh_727" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6410 'fmul' 'tmp_2_325' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1308 <SV = 1307> <Delay = 12.3>
ST_1308 : Operation 6411 [1/4] (10.5ns)   --->   "%sum_325 = fadd float %sum_324, %tmp_2_324" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6411 'fadd' 'sum_325' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1308 : Operation 6412 [1/2] (12.3ns)   --->   "%tmp_2_325 = fmul float %flat_array_load_326, %fullyconnected_weigh_727" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6412 'fmul' 'tmp_2_325' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1309 <SV = 1308> <Delay = 10.5>
ST_1309 : Operation 6413 [4/4] (10.5ns)   --->   "%sum_326 = fadd float %sum_325, %tmp_2_325" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6413 'fadd' 'sum_326' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1310 <SV = 1309> <Delay = 10.5>
ST_1310 : Operation 6414 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i6 %i_0 to i15" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6414 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_1310 : Operation 6415 [1/1] (1.94ns)   --->   "%add_ln15_316 = add i15 16350, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6415 'add' 'add_ln15_316' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1310 : Operation 6416 [1/1] (0.00ns)   --->   "%zext_ln15_326 = zext i15 %add_ln15_316 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6416 'zext' 'zext_ln15_326' <Predicate = true> <Delay = 0.00>
ST_1310 : Operation 6417 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_328 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_326" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6417 'getelementptr' 'fullyconnected_weigh_328' <Predicate = true> <Delay = 0.00>
ST_1310 : Operation 6418 [3/4] (10.5ns)   --->   "%sum_326 = fadd float %sum_325, %tmp_2_325" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6418 'fadd' 'sum_326' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1310 : Operation 6419 [2/2] (3.25ns)   --->   "%flat_array_load_327 = load float* %flat_array_addr_327, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6419 'load' 'flat_array_load_327' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1310 : Operation 6420 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_728 = load float* %fullyconnected_weigh_328, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6420 'load' 'fullyconnected_weigh_728' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1311 <SV = 1310> <Delay = 15.6>
ST_1311 : Operation 6421 [2/4] (10.5ns)   --->   "%sum_326 = fadd float %sum_325, %tmp_2_325" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6421 'fadd' 'sum_326' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1311 : Operation 6422 [1/2] (3.25ns)   --->   "%flat_array_load_327 = load float* %flat_array_addr_327, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6422 'load' 'flat_array_load_327' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1311 : Operation 6423 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_728 = load float* %fullyconnected_weigh_328, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6423 'load' 'fullyconnected_weigh_728' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1311 : Operation 6424 [2/2] (12.3ns)   --->   "%tmp_2_326 = fmul float %flat_array_load_327, %fullyconnected_weigh_728" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6424 'fmul' 'tmp_2_326' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1312 <SV = 1311> <Delay = 12.3>
ST_1312 : Operation 6425 [1/4] (10.5ns)   --->   "%sum_326 = fadd float %sum_325, %tmp_2_325" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6425 'fadd' 'sum_326' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1312 : Operation 6426 [1/2] (12.3ns)   --->   "%tmp_2_326 = fmul float %flat_array_load_327, %fullyconnected_weigh_728" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6426 'fmul' 'tmp_2_326' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1313 <SV = 1312> <Delay = 10.5>
ST_1313 : Operation 6427 [4/4] (10.5ns)   --->   "%sum_327 = fadd float %sum_326, %tmp_2_326" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6427 'fadd' 'sum_327' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1314 <SV = 1313> <Delay = 10.5>
ST_1314 : Operation 6428 [1/1] (1.94ns)   --->   "%add_ln15_317 = add i15 -16368, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6428 'add' 'add_ln15_317' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1314 : Operation 6429 [1/1] (0.00ns)   --->   "%zext_ln15_327 = zext i15 %add_ln15_317 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6429 'zext' 'zext_ln15_327' <Predicate = true> <Delay = 0.00>
ST_1314 : Operation 6430 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_329 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_327" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6430 'getelementptr' 'fullyconnected_weigh_329' <Predicate = true> <Delay = 0.00>
ST_1314 : Operation 6431 [3/4] (10.5ns)   --->   "%sum_327 = fadd float %sum_326, %tmp_2_326" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6431 'fadd' 'sum_327' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1314 : Operation 6432 [2/2] (3.25ns)   --->   "%flat_array_load_328 = load float* %flat_array_addr_328, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6432 'load' 'flat_array_load_328' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1314 : Operation 6433 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_729 = load float* %fullyconnected_weigh_329, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6433 'load' 'fullyconnected_weigh_729' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1315 <SV = 1314> <Delay = 15.6>
ST_1315 : Operation 6434 [2/4] (10.5ns)   --->   "%sum_327 = fadd float %sum_326, %tmp_2_326" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6434 'fadd' 'sum_327' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1315 : Operation 6435 [1/2] (3.25ns)   --->   "%flat_array_load_328 = load float* %flat_array_addr_328, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6435 'load' 'flat_array_load_328' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1315 : Operation 6436 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_729 = load float* %fullyconnected_weigh_329, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6436 'load' 'fullyconnected_weigh_729' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1315 : Operation 6437 [2/2] (12.3ns)   --->   "%tmp_2_327 = fmul float %flat_array_load_328, %fullyconnected_weigh_729" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6437 'fmul' 'tmp_2_327' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1316 <SV = 1315> <Delay = 12.3>
ST_1316 : Operation 6438 [1/4] (10.5ns)   --->   "%sum_327 = fadd float %sum_326, %tmp_2_326" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6438 'fadd' 'sum_327' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1316 : Operation 6439 [1/2] (12.3ns)   --->   "%tmp_2_327 = fmul float %flat_array_load_328, %fullyconnected_weigh_729" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6439 'fmul' 'tmp_2_327' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1317 <SV = 1316> <Delay = 10.5>
ST_1317 : Operation 6440 [4/4] (10.5ns)   --->   "%sum_328 = fadd float %sum_327, %tmp_2_327" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6440 'fadd' 'sum_328' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1318 <SV = 1317> <Delay = 10.5>
ST_1318 : Operation 6441 [1/1] (1.94ns)   --->   "%add_ln15_318 = add i15 -16318, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6441 'add' 'add_ln15_318' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1318 : Operation 6442 [1/1] (0.00ns)   --->   "%zext_ln15_328 = zext i15 %add_ln15_318 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6442 'zext' 'zext_ln15_328' <Predicate = true> <Delay = 0.00>
ST_1318 : Operation 6443 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_330 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_328" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6443 'getelementptr' 'fullyconnected_weigh_330' <Predicate = true> <Delay = 0.00>
ST_1318 : Operation 6444 [3/4] (10.5ns)   --->   "%sum_328 = fadd float %sum_327, %tmp_2_327" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6444 'fadd' 'sum_328' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1318 : Operation 6445 [2/2] (3.25ns)   --->   "%flat_array_load_329 = load float* %flat_array_addr_329, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6445 'load' 'flat_array_load_329' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1318 : Operation 6446 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_730 = load float* %fullyconnected_weigh_330, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6446 'load' 'fullyconnected_weigh_730' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1319 <SV = 1318> <Delay = 15.6>
ST_1319 : Operation 6447 [2/4] (10.5ns)   --->   "%sum_328 = fadd float %sum_327, %tmp_2_327" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6447 'fadd' 'sum_328' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1319 : Operation 6448 [1/2] (3.25ns)   --->   "%flat_array_load_329 = load float* %flat_array_addr_329, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6448 'load' 'flat_array_load_329' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1319 : Operation 6449 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_730 = load float* %fullyconnected_weigh_330, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6449 'load' 'fullyconnected_weigh_730' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1319 : Operation 6450 [2/2] (12.3ns)   --->   "%tmp_2_328 = fmul float %flat_array_load_329, %fullyconnected_weigh_730" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6450 'fmul' 'tmp_2_328' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1320 <SV = 1319> <Delay = 12.3>
ST_1320 : Operation 6451 [1/4] (10.5ns)   --->   "%sum_328 = fadd float %sum_327, %tmp_2_327" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6451 'fadd' 'sum_328' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1320 : Operation 6452 [1/2] (12.3ns)   --->   "%tmp_2_328 = fmul float %flat_array_load_329, %fullyconnected_weigh_730" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6452 'fmul' 'tmp_2_328' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1321 <SV = 1320> <Delay = 10.5>
ST_1321 : Operation 6453 [4/4] (10.5ns)   --->   "%sum_329 = fadd float %sum_328, %tmp_2_328" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6453 'fadd' 'sum_329' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1322 <SV = 1321> <Delay = 10.5>
ST_1322 : Operation 6454 [1/1] (1.94ns)   --->   "%add_ln15_319 = add i15 -16268, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6454 'add' 'add_ln15_319' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1322 : Operation 6455 [1/1] (0.00ns)   --->   "%zext_ln15_329 = zext i15 %add_ln15_319 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6455 'zext' 'zext_ln15_329' <Predicate = true> <Delay = 0.00>
ST_1322 : Operation 6456 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_331 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_329" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6456 'getelementptr' 'fullyconnected_weigh_331' <Predicate = true> <Delay = 0.00>
ST_1322 : Operation 6457 [3/4] (10.5ns)   --->   "%sum_329 = fadd float %sum_328, %tmp_2_328" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6457 'fadd' 'sum_329' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1322 : Operation 6458 [2/2] (3.25ns)   --->   "%flat_array_load_330 = load float* %flat_array_addr_330, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6458 'load' 'flat_array_load_330' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1322 : Operation 6459 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_731 = load float* %fullyconnected_weigh_331, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6459 'load' 'fullyconnected_weigh_731' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1323 <SV = 1322> <Delay = 15.6>
ST_1323 : Operation 6460 [2/4] (10.5ns)   --->   "%sum_329 = fadd float %sum_328, %tmp_2_328" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6460 'fadd' 'sum_329' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1323 : Operation 6461 [1/2] (3.25ns)   --->   "%flat_array_load_330 = load float* %flat_array_addr_330, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6461 'load' 'flat_array_load_330' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1323 : Operation 6462 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_731 = load float* %fullyconnected_weigh_331, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6462 'load' 'fullyconnected_weigh_731' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1323 : Operation 6463 [2/2] (12.3ns)   --->   "%tmp_2_329 = fmul float %flat_array_load_330, %fullyconnected_weigh_731" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6463 'fmul' 'tmp_2_329' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1324 <SV = 1323> <Delay = 12.3>
ST_1324 : Operation 6464 [1/4] (10.5ns)   --->   "%sum_329 = fadd float %sum_328, %tmp_2_328" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6464 'fadd' 'sum_329' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1324 : Operation 6465 [1/2] (12.3ns)   --->   "%tmp_2_329 = fmul float %flat_array_load_330, %fullyconnected_weigh_731" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6465 'fmul' 'tmp_2_329' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1325 <SV = 1324> <Delay = 10.5>
ST_1325 : Operation 6466 [4/4] (10.5ns)   --->   "%sum_330 = fadd float %sum_329, %tmp_2_329" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6466 'fadd' 'sum_330' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1326 <SV = 1325> <Delay = 10.5>
ST_1326 : Operation 6467 [1/1] (1.94ns)   --->   "%add_ln15_320 = add i15 -16218, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6467 'add' 'add_ln15_320' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1326 : Operation 6468 [1/1] (0.00ns)   --->   "%zext_ln15_330 = zext i15 %add_ln15_320 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6468 'zext' 'zext_ln15_330' <Predicate = true> <Delay = 0.00>
ST_1326 : Operation 6469 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_332 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_330" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6469 'getelementptr' 'fullyconnected_weigh_332' <Predicate = true> <Delay = 0.00>
ST_1326 : Operation 6470 [3/4] (10.5ns)   --->   "%sum_330 = fadd float %sum_329, %tmp_2_329" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6470 'fadd' 'sum_330' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1326 : Operation 6471 [2/2] (3.25ns)   --->   "%flat_array_load_331 = load float* %flat_array_addr_331, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6471 'load' 'flat_array_load_331' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1326 : Operation 6472 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_732 = load float* %fullyconnected_weigh_332, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6472 'load' 'fullyconnected_weigh_732' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1327 <SV = 1326> <Delay = 15.6>
ST_1327 : Operation 6473 [2/4] (10.5ns)   --->   "%sum_330 = fadd float %sum_329, %tmp_2_329" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6473 'fadd' 'sum_330' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1327 : Operation 6474 [1/2] (3.25ns)   --->   "%flat_array_load_331 = load float* %flat_array_addr_331, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6474 'load' 'flat_array_load_331' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1327 : Operation 6475 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_732 = load float* %fullyconnected_weigh_332, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6475 'load' 'fullyconnected_weigh_732' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1327 : Operation 6476 [2/2] (12.3ns)   --->   "%tmp_2_330 = fmul float %flat_array_load_331, %fullyconnected_weigh_732" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6476 'fmul' 'tmp_2_330' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1328 <SV = 1327> <Delay = 12.3>
ST_1328 : Operation 6477 [1/4] (10.5ns)   --->   "%sum_330 = fadd float %sum_329, %tmp_2_329" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6477 'fadd' 'sum_330' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1328 : Operation 6478 [1/2] (12.3ns)   --->   "%tmp_2_330 = fmul float %flat_array_load_331, %fullyconnected_weigh_732" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6478 'fmul' 'tmp_2_330' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1329 <SV = 1328> <Delay = 10.5>
ST_1329 : Operation 6479 [4/4] (10.5ns)   --->   "%sum_331 = fadd float %sum_330, %tmp_2_330" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6479 'fadd' 'sum_331' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1330 <SV = 1329> <Delay = 10.5>
ST_1330 : Operation 6480 [1/1] (1.94ns)   --->   "%add_ln15_321 = add i15 -16168, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6480 'add' 'add_ln15_321' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1330 : Operation 6481 [1/1] (0.00ns)   --->   "%zext_ln15_331 = zext i15 %add_ln15_321 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6481 'zext' 'zext_ln15_331' <Predicate = true> <Delay = 0.00>
ST_1330 : Operation 6482 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_333 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_331" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6482 'getelementptr' 'fullyconnected_weigh_333' <Predicate = true> <Delay = 0.00>
ST_1330 : Operation 6483 [3/4] (10.5ns)   --->   "%sum_331 = fadd float %sum_330, %tmp_2_330" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6483 'fadd' 'sum_331' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1330 : Operation 6484 [2/2] (3.25ns)   --->   "%flat_array_load_332 = load float* %flat_array_addr_332, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6484 'load' 'flat_array_load_332' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1330 : Operation 6485 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_733 = load float* %fullyconnected_weigh_333, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6485 'load' 'fullyconnected_weigh_733' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1331 <SV = 1330> <Delay = 15.6>
ST_1331 : Operation 6486 [2/4] (10.5ns)   --->   "%sum_331 = fadd float %sum_330, %tmp_2_330" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6486 'fadd' 'sum_331' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1331 : Operation 6487 [1/2] (3.25ns)   --->   "%flat_array_load_332 = load float* %flat_array_addr_332, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6487 'load' 'flat_array_load_332' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1331 : Operation 6488 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_733 = load float* %fullyconnected_weigh_333, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6488 'load' 'fullyconnected_weigh_733' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1331 : Operation 6489 [2/2] (12.3ns)   --->   "%tmp_2_331 = fmul float %flat_array_load_332, %fullyconnected_weigh_733" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6489 'fmul' 'tmp_2_331' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1332 <SV = 1331> <Delay = 12.3>
ST_1332 : Operation 6490 [1/4] (10.5ns)   --->   "%sum_331 = fadd float %sum_330, %tmp_2_330" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6490 'fadd' 'sum_331' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1332 : Operation 6491 [1/2] (12.3ns)   --->   "%tmp_2_331 = fmul float %flat_array_load_332, %fullyconnected_weigh_733" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6491 'fmul' 'tmp_2_331' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1333 <SV = 1332> <Delay = 10.5>
ST_1333 : Operation 6492 [4/4] (10.5ns)   --->   "%sum_332 = fadd float %sum_331, %tmp_2_331" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6492 'fadd' 'sum_332' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1334 <SV = 1333> <Delay = 10.5>
ST_1334 : Operation 6493 [1/1] (1.94ns)   --->   "%add_ln15_322 = add i15 -16118, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6493 'add' 'add_ln15_322' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1334 : Operation 6494 [1/1] (0.00ns)   --->   "%zext_ln15_332 = zext i15 %add_ln15_322 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6494 'zext' 'zext_ln15_332' <Predicate = true> <Delay = 0.00>
ST_1334 : Operation 6495 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_334 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_332" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6495 'getelementptr' 'fullyconnected_weigh_334' <Predicate = true> <Delay = 0.00>
ST_1334 : Operation 6496 [3/4] (10.5ns)   --->   "%sum_332 = fadd float %sum_331, %tmp_2_331" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6496 'fadd' 'sum_332' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1334 : Operation 6497 [2/2] (3.25ns)   --->   "%flat_array_load_333 = load float* %flat_array_addr_333, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6497 'load' 'flat_array_load_333' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1334 : Operation 6498 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_734 = load float* %fullyconnected_weigh_334, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6498 'load' 'fullyconnected_weigh_734' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1335 <SV = 1334> <Delay = 15.6>
ST_1335 : Operation 6499 [2/4] (10.5ns)   --->   "%sum_332 = fadd float %sum_331, %tmp_2_331" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6499 'fadd' 'sum_332' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1335 : Operation 6500 [1/2] (3.25ns)   --->   "%flat_array_load_333 = load float* %flat_array_addr_333, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6500 'load' 'flat_array_load_333' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1335 : Operation 6501 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_734 = load float* %fullyconnected_weigh_334, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6501 'load' 'fullyconnected_weigh_734' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1335 : Operation 6502 [2/2] (12.3ns)   --->   "%tmp_2_332 = fmul float %flat_array_load_333, %fullyconnected_weigh_734" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6502 'fmul' 'tmp_2_332' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1336 <SV = 1335> <Delay = 12.3>
ST_1336 : Operation 6503 [1/4] (10.5ns)   --->   "%sum_332 = fadd float %sum_331, %tmp_2_331" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6503 'fadd' 'sum_332' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1336 : Operation 6504 [1/2] (12.3ns)   --->   "%tmp_2_332 = fmul float %flat_array_load_333, %fullyconnected_weigh_734" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6504 'fmul' 'tmp_2_332' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1337 <SV = 1336> <Delay = 10.5>
ST_1337 : Operation 6505 [4/4] (10.5ns)   --->   "%sum_333 = fadd float %sum_332, %tmp_2_332" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6505 'fadd' 'sum_333' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1338 <SV = 1337> <Delay = 10.5>
ST_1338 : Operation 6506 [1/1] (1.94ns)   --->   "%add_ln15_323 = add i15 -16068, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6506 'add' 'add_ln15_323' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1338 : Operation 6507 [1/1] (0.00ns)   --->   "%zext_ln15_333 = zext i15 %add_ln15_323 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6507 'zext' 'zext_ln15_333' <Predicate = true> <Delay = 0.00>
ST_1338 : Operation 6508 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_335 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_333" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6508 'getelementptr' 'fullyconnected_weigh_335' <Predicate = true> <Delay = 0.00>
ST_1338 : Operation 6509 [3/4] (10.5ns)   --->   "%sum_333 = fadd float %sum_332, %tmp_2_332" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6509 'fadd' 'sum_333' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1338 : Operation 6510 [2/2] (3.25ns)   --->   "%flat_array_load_334 = load float* %flat_array_addr_334, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6510 'load' 'flat_array_load_334' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1338 : Operation 6511 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_735 = load float* %fullyconnected_weigh_335, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6511 'load' 'fullyconnected_weigh_735' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1339 <SV = 1338> <Delay = 15.6>
ST_1339 : Operation 6512 [2/4] (10.5ns)   --->   "%sum_333 = fadd float %sum_332, %tmp_2_332" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6512 'fadd' 'sum_333' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1339 : Operation 6513 [1/2] (3.25ns)   --->   "%flat_array_load_334 = load float* %flat_array_addr_334, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6513 'load' 'flat_array_load_334' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1339 : Operation 6514 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_735 = load float* %fullyconnected_weigh_335, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6514 'load' 'fullyconnected_weigh_735' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1339 : Operation 6515 [2/2] (12.3ns)   --->   "%tmp_2_333 = fmul float %flat_array_load_334, %fullyconnected_weigh_735" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6515 'fmul' 'tmp_2_333' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1340 <SV = 1339> <Delay = 12.3>
ST_1340 : Operation 6516 [1/4] (10.5ns)   --->   "%sum_333 = fadd float %sum_332, %tmp_2_332" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6516 'fadd' 'sum_333' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1340 : Operation 6517 [1/2] (12.3ns)   --->   "%tmp_2_333 = fmul float %flat_array_load_334, %fullyconnected_weigh_735" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6517 'fmul' 'tmp_2_333' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1341 <SV = 1340> <Delay = 10.5>
ST_1341 : Operation 6518 [4/4] (10.5ns)   --->   "%sum_334 = fadd float %sum_333, %tmp_2_333" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6518 'fadd' 'sum_334' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1342 <SV = 1341> <Delay = 10.5>
ST_1342 : Operation 6519 [1/1] (1.94ns)   --->   "%add_ln15_324 = add i15 -16018, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6519 'add' 'add_ln15_324' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1342 : Operation 6520 [1/1] (0.00ns)   --->   "%zext_ln15_334 = zext i15 %add_ln15_324 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6520 'zext' 'zext_ln15_334' <Predicate = true> <Delay = 0.00>
ST_1342 : Operation 6521 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_336 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_334" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6521 'getelementptr' 'fullyconnected_weigh_336' <Predicate = true> <Delay = 0.00>
ST_1342 : Operation 6522 [3/4] (10.5ns)   --->   "%sum_334 = fadd float %sum_333, %tmp_2_333" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6522 'fadd' 'sum_334' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1342 : Operation 6523 [2/2] (3.25ns)   --->   "%flat_array_load_335 = load float* %flat_array_addr_335, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6523 'load' 'flat_array_load_335' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1342 : Operation 6524 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_736 = load float* %fullyconnected_weigh_336, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6524 'load' 'fullyconnected_weigh_736' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1343 <SV = 1342> <Delay = 15.6>
ST_1343 : Operation 6525 [2/4] (10.5ns)   --->   "%sum_334 = fadd float %sum_333, %tmp_2_333" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6525 'fadd' 'sum_334' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1343 : Operation 6526 [1/2] (3.25ns)   --->   "%flat_array_load_335 = load float* %flat_array_addr_335, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6526 'load' 'flat_array_load_335' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1343 : Operation 6527 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_736 = load float* %fullyconnected_weigh_336, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6527 'load' 'fullyconnected_weigh_736' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1343 : Operation 6528 [2/2] (12.3ns)   --->   "%tmp_2_334 = fmul float %flat_array_load_335, %fullyconnected_weigh_736" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6528 'fmul' 'tmp_2_334' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1344 <SV = 1343> <Delay = 12.3>
ST_1344 : Operation 6529 [1/4] (10.5ns)   --->   "%sum_334 = fadd float %sum_333, %tmp_2_333" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6529 'fadd' 'sum_334' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1344 : Operation 6530 [1/2] (12.3ns)   --->   "%tmp_2_334 = fmul float %flat_array_load_335, %fullyconnected_weigh_736" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6530 'fmul' 'tmp_2_334' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1345 <SV = 1344> <Delay = 10.5>
ST_1345 : Operation 6531 [4/4] (10.5ns)   --->   "%sum_335 = fadd float %sum_334, %tmp_2_334" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6531 'fadd' 'sum_335' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1346 <SV = 1345> <Delay = 10.5>
ST_1346 : Operation 6532 [1/1] (1.94ns)   --->   "%add_ln15_325 = add i15 -15968, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6532 'add' 'add_ln15_325' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1346 : Operation 6533 [1/1] (0.00ns)   --->   "%zext_ln15_335 = zext i15 %add_ln15_325 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6533 'zext' 'zext_ln15_335' <Predicate = true> <Delay = 0.00>
ST_1346 : Operation 6534 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_337 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_335" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6534 'getelementptr' 'fullyconnected_weigh_337' <Predicate = true> <Delay = 0.00>
ST_1346 : Operation 6535 [3/4] (10.5ns)   --->   "%sum_335 = fadd float %sum_334, %tmp_2_334" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6535 'fadd' 'sum_335' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1346 : Operation 6536 [2/2] (3.25ns)   --->   "%flat_array_load_336 = load float* %flat_array_addr_336, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6536 'load' 'flat_array_load_336' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1346 : Operation 6537 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_737 = load float* %fullyconnected_weigh_337, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6537 'load' 'fullyconnected_weigh_737' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1347 <SV = 1346> <Delay = 15.6>
ST_1347 : Operation 6538 [2/4] (10.5ns)   --->   "%sum_335 = fadd float %sum_334, %tmp_2_334" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6538 'fadd' 'sum_335' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1347 : Operation 6539 [1/2] (3.25ns)   --->   "%flat_array_load_336 = load float* %flat_array_addr_336, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6539 'load' 'flat_array_load_336' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1347 : Operation 6540 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_737 = load float* %fullyconnected_weigh_337, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6540 'load' 'fullyconnected_weigh_737' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1347 : Operation 6541 [2/2] (12.3ns)   --->   "%tmp_2_335 = fmul float %flat_array_load_336, %fullyconnected_weigh_737" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6541 'fmul' 'tmp_2_335' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1348 <SV = 1347> <Delay = 12.3>
ST_1348 : Operation 6542 [1/4] (10.5ns)   --->   "%sum_335 = fadd float %sum_334, %tmp_2_334" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6542 'fadd' 'sum_335' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1348 : Operation 6543 [1/2] (12.3ns)   --->   "%tmp_2_335 = fmul float %flat_array_load_336, %fullyconnected_weigh_737" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6543 'fmul' 'tmp_2_335' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1349 <SV = 1348> <Delay = 10.5>
ST_1349 : Operation 6544 [4/4] (10.5ns)   --->   "%sum_336 = fadd float %sum_335, %tmp_2_335" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6544 'fadd' 'sum_336' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1350 <SV = 1349> <Delay = 10.5>
ST_1350 : Operation 6545 [1/1] (1.94ns)   --->   "%add_ln15_326 = add i15 -15918, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6545 'add' 'add_ln15_326' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1350 : Operation 6546 [1/1] (0.00ns)   --->   "%zext_ln15_336 = zext i15 %add_ln15_326 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6546 'zext' 'zext_ln15_336' <Predicate = true> <Delay = 0.00>
ST_1350 : Operation 6547 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_338 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_336" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6547 'getelementptr' 'fullyconnected_weigh_338' <Predicate = true> <Delay = 0.00>
ST_1350 : Operation 6548 [3/4] (10.5ns)   --->   "%sum_336 = fadd float %sum_335, %tmp_2_335" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6548 'fadd' 'sum_336' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1350 : Operation 6549 [2/2] (3.25ns)   --->   "%flat_array_load_337 = load float* %flat_array_addr_337, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6549 'load' 'flat_array_load_337' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1350 : Operation 6550 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_738 = load float* %fullyconnected_weigh_338, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6550 'load' 'fullyconnected_weigh_738' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1351 <SV = 1350> <Delay = 15.6>
ST_1351 : Operation 6551 [2/4] (10.5ns)   --->   "%sum_336 = fadd float %sum_335, %tmp_2_335" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6551 'fadd' 'sum_336' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1351 : Operation 6552 [1/2] (3.25ns)   --->   "%flat_array_load_337 = load float* %flat_array_addr_337, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6552 'load' 'flat_array_load_337' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1351 : Operation 6553 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_738 = load float* %fullyconnected_weigh_338, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6553 'load' 'fullyconnected_weigh_738' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1351 : Operation 6554 [2/2] (12.3ns)   --->   "%tmp_2_336 = fmul float %flat_array_load_337, %fullyconnected_weigh_738" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6554 'fmul' 'tmp_2_336' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1352 <SV = 1351> <Delay = 12.3>
ST_1352 : Operation 6555 [1/4] (10.5ns)   --->   "%sum_336 = fadd float %sum_335, %tmp_2_335" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6555 'fadd' 'sum_336' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1352 : Operation 6556 [1/2] (12.3ns)   --->   "%tmp_2_336 = fmul float %flat_array_load_337, %fullyconnected_weigh_738" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6556 'fmul' 'tmp_2_336' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1353 <SV = 1352> <Delay = 10.5>
ST_1353 : Operation 6557 [4/4] (10.5ns)   --->   "%sum_337 = fadd float %sum_336, %tmp_2_336" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6557 'fadd' 'sum_337' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1354 <SV = 1353> <Delay = 10.5>
ST_1354 : Operation 6558 [1/1] (1.94ns)   --->   "%add_ln15_327 = add i15 -15868, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6558 'add' 'add_ln15_327' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1354 : Operation 6559 [1/1] (0.00ns)   --->   "%zext_ln15_337 = zext i15 %add_ln15_327 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6559 'zext' 'zext_ln15_337' <Predicate = true> <Delay = 0.00>
ST_1354 : Operation 6560 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_339 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_337" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6560 'getelementptr' 'fullyconnected_weigh_339' <Predicate = true> <Delay = 0.00>
ST_1354 : Operation 6561 [3/4] (10.5ns)   --->   "%sum_337 = fadd float %sum_336, %tmp_2_336" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6561 'fadd' 'sum_337' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1354 : Operation 6562 [2/2] (3.25ns)   --->   "%flat_array_load_338 = load float* %flat_array_addr_338, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6562 'load' 'flat_array_load_338' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1354 : Operation 6563 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_739 = load float* %fullyconnected_weigh_339, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6563 'load' 'fullyconnected_weigh_739' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1355 <SV = 1354> <Delay = 15.6>
ST_1355 : Operation 6564 [2/4] (10.5ns)   --->   "%sum_337 = fadd float %sum_336, %tmp_2_336" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6564 'fadd' 'sum_337' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1355 : Operation 6565 [1/2] (3.25ns)   --->   "%flat_array_load_338 = load float* %flat_array_addr_338, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6565 'load' 'flat_array_load_338' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1355 : Operation 6566 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_739 = load float* %fullyconnected_weigh_339, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6566 'load' 'fullyconnected_weigh_739' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1355 : Operation 6567 [2/2] (12.3ns)   --->   "%tmp_2_337 = fmul float %flat_array_load_338, %fullyconnected_weigh_739" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6567 'fmul' 'tmp_2_337' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1356 <SV = 1355> <Delay = 12.3>
ST_1356 : Operation 6568 [1/4] (10.5ns)   --->   "%sum_337 = fadd float %sum_336, %tmp_2_336" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6568 'fadd' 'sum_337' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1356 : Operation 6569 [1/2] (12.3ns)   --->   "%tmp_2_337 = fmul float %flat_array_load_338, %fullyconnected_weigh_739" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6569 'fmul' 'tmp_2_337' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1357 <SV = 1356> <Delay = 10.5>
ST_1357 : Operation 6570 [4/4] (10.5ns)   --->   "%sum_338 = fadd float %sum_337, %tmp_2_337" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6570 'fadd' 'sum_338' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1358 <SV = 1357> <Delay = 10.5>
ST_1358 : Operation 6571 [1/1] (1.94ns)   --->   "%add_ln15_328 = add i15 -15818, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6571 'add' 'add_ln15_328' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1358 : Operation 6572 [1/1] (0.00ns)   --->   "%zext_ln15_338 = zext i15 %add_ln15_328 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6572 'zext' 'zext_ln15_338' <Predicate = true> <Delay = 0.00>
ST_1358 : Operation 6573 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_340 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_338" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6573 'getelementptr' 'fullyconnected_weigh_340' <Predicate = true> <Delay = 0.00>
ST_1358 : Operation 6574 [3/4] (10.5ns)   --->   "%sum_338 = fadd float %sum_337, %tmp_2_337" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6574 'fadd' 'sum_338' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1358 : Operation 6575 [2/2] (3.25ns)   --->   "%flat_array_load_339 = load float* %flat_array_addr_339, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6575 'load' 'flat_array_load_339' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1358 : Operation 6576 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_740 = load float* %fullyconnected_weigh_340, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6576 'load' 'fullyconnected_weigh_740' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1359 <SV = 1358> <Delay = 15.6>
ST_1359 : Operation 6577 [2/4] (10.5ns)   --->   "%sum_338 = fadd float %sum_337, %tmp_2_337" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6577 'fadd' 'sum_338' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1359 : Operation 6578 [1/2] (3.25ns)   --->   "%flat_array_load_339 = load float* %flat_array_addr_339, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6578 'load' 'flat_array_load_339' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1359 : Operation 6579 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_740 = load float* %fullyconnected_weigh_340, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6579 'load' 'fullyconnected_weigh_740' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1359 : Operation 6580 [2/2] (12.3ns)   --->   "%tmp_2_338 = fmul float %flat_array_load_339, %fullyconnected_weigh_740" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6580 'fmul' 'tmp_2_338' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1360 <SV = 1359> <Delay = 12.3>
ST_1360 : Operation 6581 [1/4] (10.5ns)   --->   "%sum_338 = fadd float %sum_337, %tmp_2_337" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6581 'fadd' 'sum_338' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1360 : Operation 6582 [1/2] (12.3ns)   --->   "%tmp_2_338 = fmul float %flat_array_load_339, %fullyconnected_weigh_740" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6582 'fmul' 'tmp_2_338' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1361 <SV = 1360> <Delay = 10.5>
ST_1361 : Operation 6583 [4/4] (10.5ns)   --->   "%sum_339 = fadd float %sum_338, %tmp_2_338" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6583 'fadd' 'sum_339' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1362 <SV = 1361> <Delay = 10.5>
ST_1362 : Operation 6584 [1/1] (1.94ns)   --->   "%add_ln15_329 = add i15 -15768, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6584 'add' 'add_ln15_329' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1362 : Operation 6585 [1/1] (0.00ns)   --->   "%zext_ln15_339 = zext i15 %add_ln15_329 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6585 'zext' 'zext_ln15_339' <Predicate = true> <Delay = 0.00>
ST_1362 : Operation 6586 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_341 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_339" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6586 'getelementptr' 'fullyconnected_weigh_341' <Predicate = true> <Delay = 0.00>
ST_1362 : Operation 6587 [3/4] (10.5ns)   --->   "%sum_339 = fadd float %sum_338, %tmp_2_338" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6587 'fadd' 'sum_339' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1362 : Operation 6588 [2/2] (3.25ns)   --->   "%flat_array_load_340 = load float* %flat_array_addr_340, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6588 'load' 'flat_array_load_340' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1362 : Operation 6589 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_741 = load float* %fullyconnected_weigh_341, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6589 'load' 'fullyconnected_weigh_741' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1363 <SV = 1362> <Delay = 15.6>
ST_1363 : Operation 6590 [2/4] (10.5ns)   --->   "%sum_339 = fadd float %sum_338, %tmp_2_338" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6590 'fadd' 'sum_339' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1363 : Operation 6591 [1/2] (3.25ns)   --->   "%flat_array_load_340 = load float* %flat_array_addr_340, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6591 'load' 'flat_array_load_340' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1363 : Operation 6592 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_741 = load float* %fullyconnected_weigh_341, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6592 'load' 'fullyconnected_weigh_741' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1363 : Operation 6593 [2/2] (12.3ns)   --->   "%tmp_2_339 = fmul float %flat_array_load_340, %fullyconnected_weigh_741" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6593 'fmul' 'tmp_2_339' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1364 <SV = 1363> <Delay = 12.3>
ST_1364 : Operation 6594 [1/4] (10.5ns)   --->   "%sum_339 = fadd float %sum_338, %tmp_2_338" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6594 'fadd' 'sum_339' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1364 : Operation 6595 [1/2] (12.3ns)   --->   "%tmp_2_339 = fmul float %flat_array_load_340, %fullyconnected_weigh_741" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6595 'fmul' 'tmp_2_339' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1365 <SV = 1364> <Delay = 10.5>
ST_1365 : Operation 6596 [4/4] (10.5ns)   --->   "%sum_340 = fadd float %sum_339, %tmp_2_339" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6596 'fadd' 'sum_340' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1366 <SV = 1365> <Delay = 10.5>
ST_1366 : Operation 6597 [1/1] (1.94ns)   --->   "%add_ln15_330 = add i15 -15718, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6597 'add' 'add_ln15_330' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1366 : Operation 6598 [1/1] (0.00ns)   --->   "%zext_ln15_340 = zext i15 %add_ln15_330 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6598 'zext' 'zext_ln15_340' <Predicate = true> <Delay = 0.00>
ST_1366 : Operation 6599 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_342 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_340" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6599 'getelementptr' 'fullyconnected_weigh_342' <Predicate = true> <Delay = 0.00>
ST_1366 : Operation 6600 [3/4] (10.5ns)   --->   "%sum_340 = fadd float %sum_339, %tmp_2_339" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6600 'fadd' 'sum_340' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1366 : Operation 6601 [2/2] (3.25ns)   --->   "%flat_array_load_341 = load float* %flat_array_addr_341, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6601 'load' 'flat_array_load_341' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1366 : Operation 6602 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_742 = load float* %fullyconnected_weigh_342, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6602 'load' 'fullyconnected_weigh_742' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1367 <SV = 1366> <Delay = 15.6>
ST_1367 : Operation 6603 [2/4] (10.5ns)   --->   "%sum_340 = fadd float %sum_339, %tmp_2_339" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6603 'fadd' 'sum_340' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1367 : Operation 6604 [1/2] (3.25ns)   --->   "%flat_array_load_341 = load float* %flat_array_addr_341, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6604 'load' 'flat_array_load_341' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1367 : Operation 6605 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_742 = load float* %fullyconnected_weigh_342, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6605 'load' 'fullyconnected_weigh_742' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1367 : Operation 6606 [2/2] (12.3ns)   --->   "%tmp_2_340 = fmul float %flat_array_load_341, %fullyconnected_weigh_742" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6606 'fmul' 'tmp_2_340' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1368 <SV = 1367> <Delay = 12.3>
ST_1368 : Operation 6607 [1/4] (10.5ns)   --->   "%sum_340 = fadd float %sum_339, %tmp_2_339" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6607 'fadd' 'sum_340' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1368 : Operation 6608 [1/2] (12.3ns)   --->   "%tmp_2_340 = fmul float %flat_array_load_341, %fullyconnected_weigh_742" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6608 'fmul' 'tmp_2_340' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1369 <SV = 1368> <Delay = 10.5>
ST_1369 : Operation 6609 [4/4] (10.5ns)   --->   "%sum_341 = fadd float %sum_340, %tmp_2_340" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6609 'fadd' 'sum_341' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1370 <SV = 1369> <Delay = 10.5>
ST_1370 : Operation 6610 [1/1] (1.94ns)   --->   "%add_ln15_331 = add i15 -15668, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6610 'add' 'add_ln15_331' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1370 : Operation 6611 [1/1] (0.00ns)   --->   "%zext_ln15_341 = zext i15 %add_ln15_331 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6611 'zext' 'zext_ln15_341' <Predicate = true> <Delay = 0.00>
ST_1370 : Operation 6612 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_343 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_341" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6612 'getelementptr' 'fullyconnected_weigh_343' <Predicate = true> <Delay = 0.00>
ST_1370 : Operation 6613 [3/4] (10.5ns)   --->   "%sum_341 = fadd float %sum_340, %tmp_2_340" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6613 'fadd' 'sum_341' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1370 : Operation 6614 [2/2] (3.25ns)   --->   "%flat_array_load_342 = load float* %flat_array_addr_342, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6614 'load' 'flat_array_load_342' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1370 : Operation 6615 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_743 = load float* %fullyconnected_weigh_343, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6615 'load' 'fullyconnected_weigh_743' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1371 <SV = 1370> <Delay = 15.6>
ST_1371 : Operation 6616 [2/4] (10.5ns)   --->   "%sum_341 = fadd float %sum_340, %tmp_2_340" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6616 'fadd' 'sum_341' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1371 : Operation 6617 [1/2] (3.25ns)   --->   "%flat_array_load_342 = load float* %flat_array_addr_342, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6617 'load' 'flat_array_load_342' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1371 : Operation 6618 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_743 = load float* %fullyconnected_weigh_343, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6618 'load' 'fullyconnected_weigh_743' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1371 : Operation 6619 [2/2] (12.3ns)   --->   "%tmp_2_341 = fmul float %flat_array_load_342, %fullyconnected_weigh_743" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6619 'fmul' 'tmp_2_341' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1372 <SV = 1371> <Delay = 12.3>
ST_1372 : Operation 6620 [1/4] (10.5ns)   --->   "%sum_341 = fadd float %sum_340, %tmp_2_340" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6620 'fadd' 'sum_341' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1372 : Operation 6621 [1/2] (12.3ns)   --->   "%tmp_2_341 = fmul float %flat_array_load_342, %fullyconnected_weigh_743" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6621 'fmul' 'tmp_2_341' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1373 <SV = 1372> <Delay = 10.5>
ST_1373 : Operation 6622 [4/4] (10.5ns)   --->   "%sum_342 = fadd float %sum_341, %tmp_2_341" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6622 'fadd' 'sum_342' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1374 <SV = 1373> <Delay = 10.5>
ST_1374 : Operation 6623 [1/1] (1.94ns)   --->   "%add_ln15_332 = add i15 -15618, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6623 'add' 'add_ln15_332' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1374 : Operation 6624 [1/1] (0.00ns)   --->   "%zext_ln15_342 = zext i15 %add_ln15_332 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6624 'zext' 'zext_ln15_342' <Predicate = true> <Delay = 0.00>
ST_1374 : Operation 6625 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_344 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_342" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6625 'getelementptr' 'fullyconnected_weigh_344' <Predicate = true> <Delay = 0.00>
ST_1374 : Operation 6626 [3/4] (10.5ns)   --->   "%sum_342 = fadd float %sum_341, %tmp_2_341" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6626 'fadd' 'sum_342' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1374 : Operation 6627 [2/2] (3.25ns)   --->   "%flat_array_load_343 = load float* %flat_array_addr_343, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6627 'load' 'flat_array_load_343' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1374 : Operation 6628 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_744 = load float* %fullyconnected_weigh_344, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6628 'load' 'fullyconnected_weigh_744' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1375 <SV = 1374> <Delay = 15.6>
ST_1375 : Operation 6629 [2/4] (10.5ns)   --->   "%sum_342 = fadd float %sum_341, %tmp_2_341" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6629 'fadd' 'sum_342' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1375 : Operation 6630 [1/2] (3.25ns)   --->   "%flat_array_load_343 = load float* %flat_array_addr_343, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6630 'load' 'flat_array_load_343' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1375 : Operation 6631 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_744 = load float* %fullyconnected_weigh_344, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6631 'load' 'fullyconnected_weigh_744' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1375 : Operation 6632 [2/2] (12.3ns)   --->   "%tmp_2_342 = fmul float %flat_array_load_343, %fullyconnected_weigh_744" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6632 'fmul' 'tmp_2_342' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1376 <SV = 1375> <Delay = 12.3>
ST_1376 : Operation 6633 [1/4] (10.5ns)   --->   "%sum_342 = fadd float %sum_341, %tmp_2_341" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6633 'fadd' 'sum_342' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1376 : Operation 6634 [1/2] (12.3ns)   --->   "%tmp_2_342 = fmul float %flat_array_load_343, %fullyconnected_weigh_744" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6634 'fmul' 'tmp_2_342' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1377 <SV = 1376> <Delay = 10.5>
ST_1377 : Operation 6635 [4/4] (10.5ns)   --->   "%sum_343 = fadd float %sum_342, %tmp_2_342" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6635 'fadd' 'sum_343' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1378 <SV = 1377> <Delay = 10.5>
ST_1378 : Operation 6636 [1/1] (1.94ns)   --->   "%add_ln15_333 = add i15 -15568, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6636 'add' 'add_ln15_333' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1378 : Operation 6637 [1/1] (0.00ns)   --->   "%zext_ln15_343 = zext i15 %add_ln15_333 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6637 'zext' 'zext_ln15_343' <Predicate = true> <Delay = 0.00>
ST_1378 : Operation 6638 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_345 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_343" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6638 'getelementptr' 'fullyconnected_weigh_345' <Predicate = true> <Delay = 0.00>
ST_1378 : Operation 6639 [3/4] (10.5ns)   --->   "%sum_343 = fadd float %sum_342, %tmp_2_342" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6639 'fadd' 'sum_343' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1378 : Operation 6640 [2/2] (3.25ns)   --->   "%flat_array_load_344 = load float* %flat_array_addr_344, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6640 'load' 'flat_array_load_344' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1378 : Operation 6641 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_745 = load float* %fullyconnected_weigh_345, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6641 'load' 'fullyconnected_weigh_745' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1379 <SV = 1378> <Delay = 15.6>
ST_1379 : Operation 6642 [2/4] (10.5ns)   --->   "%sum_343 = fadd float %sum_342, %tmp_2_342" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6642 'fadd' 'sum_343' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1379 : Operation 6643 [1/2] (3.25ns)   --->   "%flat_array_load_344 = load float* %flat_array_addr_344, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6643 'load' 'flat_array_load_344' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1379 : Operation 6644 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_745 = load float* %fullyconnected_weigh_345, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6644 'load' 'fullyconnected_weigh_745' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1379 : Operation 6645 [2/2] (12.3ns)   --->   "%tmp_2_343 = fmul float %flat_array_load_344, %fullyconnected_weigh_745" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6645 'fmul' 'tmp_2_343' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1380 <SV = 1379> <Delay = 12.3>
ST_1380 : Operation 6646 [1/4] (10.5ns)   --->   "%sum_343 = fadd float %sum_342, %tmp_2_342" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6646 'fadd' 'sum_343' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1380 : Operation 6647 [1/2] (12.3ns)   --->   "%tmp_2_343 = fmul float %flat_array_load_344, %fullyconnected_weigh_745" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6647 'fmul' 'tmp_2_343' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1381 <SV = 1380> <Delay = 10.5>
ST_1381 : Operation 6648 [4/4] (10.5ns)   --->   "%sum_344 = fadd float %sum_343, %tmp_2_343" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6648 'fadd' 'sum_344' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1382 <SV = 1381> <Delay = 10.5>
ST_1382 : Operation 6649 [1/1] (1.94ns)   --->   "%add_ln15_334 = add i15 -15518, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6649 'add' 'add_ln15_334' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1382 : Operation 6650 [1/1] (0.00ns)   --->   "%zext_ln15_344 = zext i15 %add_ln15_334 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6650 'zext' 'zext_ln15_344' <Predicate = true> <Delay = 0.00>
ST_1382 : Operation 6651 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_346 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_344" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6651 'getelementptr' 'fullyconnected_weigh_346' <Predicate = true> <Delay = 0.00>
ST_1382 : Operation 6652 [3/4] (10.5ns)   --->   "%sum_344 = fadd float %sum_343, %tmp_2_343" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6652 'fadd' 'sum_344' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1382 : Operation 6653 [2/2] (3.25ns)   --->   "%flat_array_load_345 = load float* %flat_array_addr_345, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6653 'load' 'flat_array_load_345' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1382 : Operation 6654 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_746 = load float* %fullyconnected_weigh_346, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6654 'load' 'fullyconnected_weigh_746' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1383 <SV = 1382> <Delay = 15.6>
ST_1383 : Operation 6655 [2/4] (10.5ns)   --->   "%sum_344 = fadd float %sum_343, %tmp_2_343" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6655 'fadd' 'sum_344' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1383 : Operation 6656 [1/2] (3.25ns)   --->   "%flat_array_load_345 = load float* %flat_array_addr_345, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6656 'load' 'flat_array_load_345' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1383 : Operation 6657 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_746 = load float* %fullyconnected_weigh_346, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6657 'load' 'fullyconnected_weigh_746' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1383 : Operation 6658 [2/2] (12.3ns)   --->   "%tmp_2_344 = fmul float %flat_array_load_345, %fullyconnected_weigh_746" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6658 'fmul' 'tmp_2_344' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1384 <SV = 1383> <Delay = 12.3>
ST_1384 : Operation 6659 [1/4] (10.5ns)   --->   "%sum_344 = fadd float %sum_343, %tmp_2_343" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6659 'fadd' 'sum_344' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1384 : Operation 6660 [1/2] (12.3ns)   --->   "%tmp_2_344 = fmul float %flat_array_load_345, %fullyconnected_weigh_746" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6660 'fmul' 'tmp_2_344' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1385 <SV = 1384> <Delay = 10.5>
ST_1385 : Operation 6661 [4/4] (10.5ns)   --->   "%sum_345 = fadd float %sum_344, %tmp_2_344" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6661 'fadd' 'sum_345' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1386 <SV = 1385> <Delay = 10.5>
ST_1386 : Operation 6662 [1/1] (1.94ns)   --->   "%add_ln15_335 = add i15 -15468, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6662 'add' 'add_ln15_335' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1386 : Operation 6663 [1/1] (0.00ns)   --->   "%zext_ln15_345 = zext i15 %add_ln15_335 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6663 'zext' 'zext_ln15_345' <Predicate = true> <Delay = 0.00>
ST_1386 : Operation 6664 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_347 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_345" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6664 'getelementptr' 'fullyconnected_weigh_347' <Predicate = true> <Delay = 0.00>
ST_1386 : Operation 6665 [3/4] (10.5ns)   --->   "%sum_345 = fadd float %sum_344, %tmp_2_344" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6665 'fadd' 'sum_345' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1386 : Operation 6666 [2/2] (3.25ns)   --->   "%flat_array_load_346 = load float* %flat_array_addr_346, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6666 'load' 'flat_array_load_346' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1386 : Operation 6667 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_747 = load float* %fullyconnected_weigh_347, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6667 'load' 'fullyconnected_weigh_747' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1387 <SV = 1386> <Delay = 15.6>
ST_1387 : Operation 6668 [2/4] (10.5ns)   --->   "%sum_345 = fadd float %sum_344, %tmp_2_344" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6668 'fadd' 'sum_345' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1387 : Operation 6669 [1/2] (3.25ns)   --->   "%flat_array_load_346 = load float* %flat_array_addr_346, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6669 'load' 'flat_array_load_346' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1387 : Operation 6670 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_747 = load float* %fullyconnected_weigh_347, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6670 'load' 'fullyconnected_weigh_747' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1387 : Operation 6671 [2/2] (12.3ns)   --->   "%tmp_2_345 = fmul float %flat_array_load_346, %fullyconnected_weigh_747" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6671 'fmul' 'tmp_2_345' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1388 <SV = 1387> <Delay = 12.3>
ST_1388 : Operation 6672 [1/4] (10.5ns)   --->   "%sum_345 = fadd float %sum_344, %tmp_2_344" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6672 'fadd' 'sum_345' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1388 : Operation 6673 [1/2] (12.3ns)   --->   "%tmp_2_345 = fmul float %flat_array_load_346, %fullyconnected_weigh_747" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6673 'fmul' 'tmp_2_345' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1389 <SV = 1388> <Delay = 10.5>
ST_1389 : Operation 6674 [4/4] (10.5ns)   --->   "%sum_346 = fadd float %sum_345, %tmp_2_345" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6674 'fadd' 'sum_346' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1390 <SV = 1389> <Delay = 10.5>
ST_1390 : Operation 6675 [1/1] (1.94ns)   --->   "%add_ln15_336 = add i15 -15418, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6675 'add' 'add_ln15_336' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1390 : Operation 6676 [1/1] (0.00ns)   --->   "%zext_ln15_346 = zext i15 %add_ln15_336 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6676 'zext' 'zext_ln15_346' <Predicate = true> <Delay = 0.00>
ST_1390 : Operation 6677 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_348 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_346" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6677 'getelementptr' 'fullyconnected_weigh_348' <Predicate = true> <Delay = 0.00>
ST_1390 : Operation 6678 [3/4] (10.5ns)   --->   "%sum_346 = fadd float %sum_345, %tmp_2_345" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6678 'fadd' 'sum_346' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1390 : Operation 6679 [2/2] (3.25ns)   --->   "%flat_array_load_347 = load float* %flat_array_addr_347, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6679 'load' 'flat_array_load_347' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1390 : Operation 6680 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_748 = load float* %fullyconnected_weigh_348, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6680 'load' 'fullyconnected_weigh_748' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1391 <SV = 1390> <Delay = 15.6>
ST_1391 : Operation 6681 [2/4] (10.5ns)   --->   "%sum_346 = fadd float %sum_345, %tmp_2_345" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6681 'fadd' 'sum_346' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1391 : Operation 6682 [1/2] (3.25ns)   --->   "%flat_array_load_347 = load float* %flat_array_addr_347, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6682 'load' 'flat_array_load_347' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1391 : Operation 6683 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_748 = load float* %fullyconnected_weigh_348, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6683 'load' 'fullyconnected_weigh_748' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1391 : Operation 6684 [2/2] (12.3ns)   --->   "%tmp_2_346 = fmul float %flat_array_load_347, %fullyconnected_weigh_748" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6684 'fmul' 'tmp_2_346' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1392 <SV = 1391> <Delay = 12.3>
ST_1392 : Operation 6685 [1/4] (10.5ns)   --->   "%sum_346 = fadd float %sum_345, %tmp_2_345" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6685 'fadd' 'sum_346' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1392 : Operation 6686 [1/2] (12.3ns)   --->   "%tmp_2_346 = fmul float %flat_array_load_347, %fullyconnected_weigh_748" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6686 'fmul' 'tmp_2_346' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1393 <SV = 1392> <Delay = 10.5>
ST_1393 : Operation 6687 [4/4] (10.5ns)   --->   "%sum_347 = fadd float %sum_346, %tmp_2_346" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6687 'fadd' 'sum_347' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1394 <SV = 1393> <Delay = 10.5>
ST_1394 : Operation 6688 [1/1] (1.94ns)   --->   "%add_ln15_337 = add i15 -15368, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6688 'add' 'add_ln15_337' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1394 : Operation 6689 [1/1] (0.00ns)   --->   "%zext_ln15_347 = zext i15 %add_ln15_337 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6689 'zext' 'zext_ln15_347' <Predicate = true> <Delay = 0.00>
ST_1394 : Operation 6690 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_349 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_347" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6690 'getelementptr' 'fullyconnected_weigh_349' <Predicate = true> <Delay = 0.00>
ST_1394 : Operation 6691 [3/4] (10.5ns)   --->   "%sum_347 = fadd float %sum_346, %tmp_2_346" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6691 'fadd' 'sum_347' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1394 : Operation 6692 [2/2] (3.25ns)   --->   "%flat_array_load_348 = load float* %flat_array_addr_348, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6692 'load' 'flat_array_load_348' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1394 : Operation 6693 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_749 = load float* %fullyconnected_weigh_349, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6693 'load' 'fullyconnected_weigh_749' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1395 <SV = 1394> <Delay = 15.6>
ST_1395 : Operation 6694 [2/4] (10.5ns)   --->   "%sum_347 = fadd float %sum_346, %tmp_2_346" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6694 'fadd' 'sum_347' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1395 : Operation 6695 [1/2] (3.25ns)   --->   "%flat_array_load_348 = load float* %flat_array_addr_348, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6695 'load' 'flat_array_load_348' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1395 : Operation 6696 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_749 = load float* %fullyconnected_weigh_349, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6696 'load' 'fullyconnected_weigh_749' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1395 : Operation 6697 [2/2] (12.3ns)   --->   "%tmp_2_347 = fmul float %flat_array_load_348, %fullyconnected_weigh_749" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6697 'fmul' 'tmp_2_347' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1396 <SV = 1395> <Delay = 12.3>
ST_1396 : Operation 6698 [1/4] (10.5ns)   --->   "%sum_347 = fadd float %sum_346, %tmp_2_346" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6698 'fadd' 'sum_347' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1396 : Operation 6699 [1/2] (12.3ns)   --->   "%tmp_2_347 = fmul float %flat_array_load_348, %fullyconnected_weigh_749" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6699 'fmul' 'tmp_2_347' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1397 <SV = 1396> <Delay = 10.5>
ST_1397 : Operation 6700 [4/4] (10.5ns)   --->   "%sum_348 = fadd float %sum_347, %tmp_2_347" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6700 'fadd' 'sum_348' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1398 <SV = 1397> <Delay = 10.5>
ST_1398 : Operation 6701 [1/1] (1.94ns)   --->   "%add_ln15_338 = add i15 -15318, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6701 'add' 'add_ln15_338' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1398 : Operation 6702 [1/1] (0.00ns)   --->   "%zext_ln15_348 = zext i15 %add_ln15_338 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6702 'zext' 'zext_ln15_348' <Predicate = true> <Delay = 0.00>
ST_1398 : Operation 6703 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_350 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_348" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6703 'getelementptr' 'fullyconnected_weigh_350' <Predicate = true> <Delay = 0.00>
ST_1398 : Operation 6704 [3/4] (10.5ns)   --->   "%sum_348 = fadd float %sum_347, %tmp_2_347" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6704 'fadd' 'sum_348' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1398 : Operation 6705 [2/2] (3.25ns)   --->   "%flat_array_load_349 = load float* %flat_array_addr_349, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6705 'load' 'flat_array_load_349' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1398 : Operation 6706 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_750 = load float* %fullyconnected_weigh_350, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6706 'load' 'fullyconnected_weigh_750' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1399 <SV = 1398> <Delay = 15.6>
ST_1399 : Operation 6707 [2/4] (10.5ns)   --->   "%sum_348 = fadd float %sum_347, %tmp_2_347" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6707 'fadd' 'sum_348' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1399 : Operation 6708 [1/2] (3.25ns)   --->   "%flat_array_load_349 = load float* %flat_array_addr_349, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6708 'load' 'flat_array_load_349' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1399 : Operation 6709 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_750 = load float* %fullyconnected_weigh_350, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6709 'load' 'fullyconnected_weigh_750' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1399 : Operation 6710 [2/2] (12.3ns)   --->   "%tmp_2_348 = fmul float %flat_array_load_349, %fullyconnected_weigh_750" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6710 'fmul' 'tmp_2_348' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1400 <SV = 1399> <Delay = 12.3>
ST_1400 : Operation 6711 [1/4] (10.5ns)   --->   "%sum_348 = fadd float %sum_347, %tmp_2_347" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6711 'fadd' 'sum_348' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1400 : Operation 6712 [1/2] (12.3ns)   --->   "%tmp_2_348 = fmul float %flat_array_load_349, %fullyconnected_weigh_750" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6712 'fmul' 'tmp_2_348' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1401 <SV = 1400> <Delay = 10.5>
ST_1401 : Operation 6713 [4/4] (10.5ns)   --->   "%sum_349 = fadd float %sum_348, %tmp_2_348" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6713 'fadd' 'sum_349' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1402 <SV = 1401> <Delay = 10.5>
ST_1402 : Operation 6714 [1/1] (1.94ns)   --->   "%add_ln15_339 = add i15 -15268, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6714 'add' 'add_ln15_339' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1402 : Operation 6715 [1/1] (0.00ns)   --->   "%zext_ln15_349 = zext i15 %add_ln15_339 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6715 'zext' 'zext_ln15_349' <Predicate = true> <Delay = 0.00>
ST_1402 : Operation 6716 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_351 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_349" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6716 'getelementptr' 'fullyconnected_weigh_351' <Predicate = true> <Delay = 0.00>
ST_1402 : Operation 6717 [3/4] (10.5ns)   --->   "%sum_349 = fadd float %sum_348, %tmp_2_348" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6717 'fadd' 'sum_349' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1402 : Operation 6718 [2/2] (3.25ns)   --->   "%flat_array_load_350 = load float* %flat_array_addr_350, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6718 'load' 'flat_array_load_350' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1402 : Operation 6719 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_751 = load float* %fullyconnected_weigh_351, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6719 'load' 'fullyconnected_weigh_751' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1403 <SV = 1402> <Delay = 15.6>
ST_1403 : Operation 6720 [2/4] (10.5ns)   --->   "%sum_349 = fadd float %sum_348, %tmp_2_348" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6720 'fadd' 'sum_349' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1403 : Operation 6721 [1/2] (3.25ns)   --->   "%flat_array_load_350 = load float* %flat_array_addr_350, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6721 'load' 'flat_array_load_350' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1403 : Operation 6722 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_751 = load float* %fullyconnected_weigh_351, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6722 'load' 'fullyconnected_weigh_751' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1403 : Operation 6723 [2/2] (12.3ns)   --->   "%tmp_2_349 = fmul float %flat_array_load_350, %fullyconnected_weigh_751" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6723 'fmul' 'tmp_2_349' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1404 <SV = 1403> <Delay = 12.3>
ST_1404 : Operation 6724 [1/4] (10.5ns)   --->   "%sum_349 = fadd float %sum_348, %tmp_2_348" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6724 'fadd' 'sum_349' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1404 : Operation 6725 [1/2] (12.3ns)   --->   "%tmp_2_349 = fmul float %flat_array_load_350, %fullyconnected_weigh_751" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6725 'fmul' 'tmp_2_349' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1405 <SV = 1404> <Delay = 10.5>
ST_1405 : Operation 6726 [4/4] (10.5ns)   --->   "%sum_350 = fadd float %sum_349, %tmp_2_349" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6726 'fadd' 'sum_350' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1406 <SV = 1405> <Delay = 10.5>
ST_1406 : Operation 6727 [1/1] (1.94ns)   --->   "%add_ln15_340 = add i15 -15218, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6727 'add' 'add_ln15_340' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1406 : Operation 6728 [1/1] (0.00ns)   --->   "%zext_ln15_350 = zext i15 %add_ln15_340 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6728 'zext' 'zext_ln15_350' <Predicate = true> <Delay = 0.00>
ST_1406 : Operation 6729 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_352 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_350" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6729 'getelementptr' 'fullyconnected_weigh_352' <Predicate = true> <Delay = 0.00>
ST_1406 : Operation 6730 [3/4] (10.5ns)   --->   "%sum_350 = fadd float %sum_349, %tmp_2_349" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6730 'fadd' 'sum_350' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1406 : Operation 6731 [2/2] (3.25ns)   --->   "%flat_array_load_351 = load float* %flat_array_addr_351, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6731 'load' 'flat_array_load_351' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1406 : Operation 6732 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_752 = load float* %fullyconnected_weigh_352, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6732 'load' 'fullyconnected_weigh_752' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1407 <SV = 1406> <Delay = 15.6>
ST_1407 : Operation 6733 [2/4] (10.5ns)   --->   "%sum_350 = fadd float %sum_349, %tmp_2_349" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6733 'fadd' 'sum_350' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1407 : Operation 6734 [1/2] (3.25ns)   --->   "%flat_array_load_351 = load float* %flat_array_addr_351, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6734 'load' 'flat_array_load_351' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1407 : Operation 6735 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_752 = load float* %fullyconnected_weigh_352, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6735 'load' 'fullyconnected_weigh_752' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1407 : Operation 6736 [2/2] (12.3ns)   --->   "%tmp_2_350 = fmul float %flat_array_load_351, %fullyconnected_weigh_752" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6736 'fmul' 'tmp_2_350' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1408 <SV = 1407> <Delay = 12.3>
ST_1408 : Operation 6737 [1/4] (10.5ns)   --->   "%sum_350 = fadd float %sum_349, %tmp_2_349" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6737 'fadd' 'sum_350' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1408 : Operation 6738 [1/2] (12.3ns)   --->   "%tmp_2_350 = fmul float %flat_array_load_351, %fullyconnected_weigh_752" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6738 'fmul' 'tmp_2_350' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1409 <SV = 1408> <Delay = 10.5>
ST_1409 : Operation 6739 [4/4] (10.5ns)   --->   "%sum_351 = fadd float %sum_350, %tmp_2_350" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6739 'fadd' 'sum_351' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1410 <SV = 1409> <Delay = 10.5>
ST_1410 : Operation 6740 [1/1] (0.00ns)   --->   "%tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 275, i6 %i_0)" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6740 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1410 : Operation 6741 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_353 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %tmp_13" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6741 'getelementptr' 'fullyconnected_weigh_353' <Predicate = true> <Delay = 0.00>
ST_1410 : Operation 6742 [3/4] (10.5ns)   --->   "%sum_351 = fadd float %sum_350, %tmp_2_350" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6742 'fadd' 'sum_351' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1410 : Operation 6743 [2/2] (3.25ns)   --->   "%flat_array_load_352 = load float* %flat_array_addr_352, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6743 'load' 'flat_array_load_352' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1410 : Operation 6744 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_753 = load float* %fullyconnected_weigh_353, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6744 'load' 'fullyconnected_weigh_753' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1411 <SV = 1410> <Delay = 15.6>
ST_1411 : Operation 6745 [2/4] (10.5ns)   --->   "%sum_351 = fadd float %sum_350, %tmp_2_350" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6745 'fadd' 'sum_351' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1411 : Operation 6746 [1/2] (3.25ns)   --->   "%flat_array_load_352 = load float* %flat_array_addr_352, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6746 'load' 'flat_array_load_352' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1411 : Operation 6747 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_753 = load float* %fullyconnected_weigh_353, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6747 'load' 'fullyconnected_weigh_753' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1411 : Operation 6748 [2/2] (12.3ns)   --->   "%tmp_2_351 = fmul float %flat_array_load_352, %fullyconnected_weigh_753" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6748 'fmul' 'tmp_2_351' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1412 <SV = 1411> <Delay = 12.3>
ST_1412 : Operation 6749 [1/4] (10.5ns)   --->   "%sum_351 = fadd float %sum_350, %tmp_2_350" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6749 'fadd' 'sum_351' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1412 : Operation 6750 [1/2] (12.3ns)   --->   "%tmp_2_351 = fmul float %flat_array_load_352, %fullyconnected_weigh_753" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6750 'fmul' 'tmp_2_351' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1413 <SV = 1412> <Delay = 10.5>
ST_1413 : Operation 6751 [4/4] (10.5ns)   --->   "%sum_352 = fadd float %sum_351, %tmp_2_351" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6751 'fadd' 'sum_352' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1414 <SV = 1413> <Delay = 10.5>
ST_1414 : Operation 6752 [1/1] (1.94ns)   --->   "%add_ln15_341 = add i15 -15118, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6752 'add' 'add_ln15_341' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1414 : Operation 6753 [1/1] (0.00ns)   --->   "%zext_ln15_351 = zext i15 %add_ln15_341 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6753 'zext' 'zext_ln15_351' <Predicate = true> <Delay = 0.00>
ST_1414 : Operation 6754 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_354 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_351" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6754 'getelementptr' 'fullyconnected_weigh_354' <Predicate = true> <Delay = 0.00>
ST_1414 : Operation 6755 [3/4] (10.5ns)   --->   "%sum_352 = fadd float %sum_351, %tmp_2_351" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6755 'fadd' 'sum_352' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1414 : Operation 6756 [2/2] (3.25ns)   --->   "%flat_array_load_353 = load float* %flat_array_addr_353, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6756 'load' 'flat_array_load_353' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1414 : Operation 6757 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_754 = load float* %fullyconnected_weigh_354, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6757 'load' 'fullyconnected_weigh_754' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1415 <SV = 1414> <Delay = 15.6>
ST_1415 : Operation 6758 [2/4] (10.5ns)   --->   "%sum_352 = fadd float %sum_351, %tmp_2_351" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6758 'fadd' 'sum_352' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1415 : Operation 6759 [1/2] (3.25ns)   --->   "%flat_array_load_353 = load float* %flat_array_addr_353, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6759 'load' 'flat_array_load_353' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1415 : Operation 6760 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_754 = load float* %fullyconnected_weigh_354, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6760 'load' 'fullyconnected_weigh_754' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1415 : Operation 6761 [2/2] (12.3ns)   --->   "%tmp_2_352 = fmul float %flat_array_load_353, %fullyconnected_weigh_754" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6761 'fmul' 'tmp_2_352' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1416 <SV = 1415> <Delay = 12.3>
ST_1416 : Operation 6762 [1/4] (10.5ns)   --->   "%sum_352 = fadd float %sum_351, %tmp_2_351" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6762 'fadd' 'sum_352' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1416 : Operation 6763 [1/2] (12.3ns)   --->   "%tmp_2_352 = fmul float %flat_array_load_353, %fullyconnected_weigh_754" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6763 'fmul' 'tmp_2_352' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1417 <SV = 1416> <Delay = 10.5>
ST_1417 : Operation 6764 [4/4] (10.5ns)   --->   "%sum_353 = fadd float %sum_352, %tmp_2_352" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6764 'fadd' 'sum_353' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1418 <SV = 1417> <Delay = 10.5>
ST_1418 : Operation 6765 [1/1] (1.94ns)   --->   "%add_ln15_342 = add i15 -15068, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6765 'add' 'add_ln15_342' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1418 : Operation 6766 [1/1] (0.00ns)   --->   "%zext_ln15_352 = zext i15 %add_ln15_342 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6766 'zext' 'zext_ln15_352' <Predicate = true> <Delay = 0.00>
ST_1418 : Operation 6767 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_355 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_352" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6767 'getelementptr' 'fullyconnected_weigh_355' <Predicate = true> <Delay = 0.00>
ST_1418 : Operation 6768 [3/4] (10.5ns)   --->   "%sum_353 = fadd float %sum_352, %tmp_2_352" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6768 'fadd' 'sum_353' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1418 : Operation 6769 [2/2] (3.25ns)   --->   "%flat_array_load_354 = load float* %flat_array_addr_354, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6769 'load' 'flat_array_load_354' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1418 : Operation 6770 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_755 = load float* %fullyconnected_weigh_355, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6770 'load' 'fullyconnected_weigh_755' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1419 <SV = 1418> <Delay = 15.6>
ST_1419 : Operation 6771 [2/4] (10.5ns)   --->   "%sum_353 = fadd float %sum_352, %tmp_2_352" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6771 'fadd' 'sum_353' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1419 : Operation 6772 [1/2] (3.25ns)   --->   "%flat_array_load_354 = load float* %flat_array_addr_354, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6772 'load' 'flat_array_load_354' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1419 : Operation 6773 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_755 = load float* %fullyconnected_weigh_355, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6773 'load' 'fullyconnected_weigh_755' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1419 : Operation 6774 [2/2] (12.3ns)   --->   "%tmp_2_353 = fmul float %flat_array_load_354, %fullyconnected_weigh_755" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6774 'fmul' 'tmp_2_353' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1420 <SV = 1419> <Delay = 12.3>
ST_1420 : Operation 6775 [1/4] (10.5ns)   --->   "%sum_353 = fadd float %sum_352, %tmp_2_352" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6775 'fadd' 'sum_353' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1420 : Operation 6776 [1/2] (12.3ns)   --->   "%tmp_2_353 = fmul float %flat_array_load_354, %fullyconnected_weigh_755" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6776 'fmul' 'tmp_2_353' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1421 <SV = 1420> <Delay = 10.5>
ST_1421 : Operation 6777 [4/4] (10.5ns)   --->   "%sum_354 = fadd float %sum_353, %tmp_2_353" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6777 'fadd' 'sum_354' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1422 <SV = 1421> <Delay = 10.5>
ST_1422 : Operation 6778 [1/1] (1.94ns)   --->   "%add_ln15_343 = add i15 -15018, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6778 'add' 'add_ln15_343' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1422 : Operation 6779 [1/1] (0.00ns)   --->   "%zext_ln15_353 = zext i15 %add_ln15_343 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6779 'zext' 'zext_ln15_353' <Predicate = true> <Delay = 0.00>
ST_1422 : Operation 6780 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_356 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_353" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6780 'getelementptr' 'fullyconnected_weigh_356' <Predicate = true> <Delay = 0.00>
ST_1422 : Operation 6781 [3/4] (10.5ns)   --->   "%sum_354 = fadd float %sum_353, %tmp_2_353" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6781 'fadd' 'sum_354' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1422 : Operation 6782 [2/2] (3.25ns)   --->   "%flat_array_load_355 = load float* %flat_array_addr_355, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6782 'load' 'flat_array_load_355' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1422 : Operation 6783 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_756 = load float* %fullyconnected_weigh_356, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6783 'load' 'fullyconnected_weigh_756' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1423 <SV = 1422> <Delay = 15.6>
ST_1423 : Operation 6784 [2/4] (10.5ns)   --->   "%sum_354 = fadd float %sum_353, %tmp_2_353" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6784 'fadd' 'sum_354' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1423 : Operation 6785 [1/2] (3.25ns)   --->   "%flat_array_load_355 = load float* %flat_array_addr_355, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6785 'load' 'flat_array_load_355' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1423 : Operation 6786 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_756 = load float* %fullyconnected_weigh_356, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6786 'load' 'fullyconnected_weigh_756' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1423 : Operation 6787 [2/2] (12.3ns)   --->   "%tmp_2_354 = fmul float %flat_array_load_355, %fullyconnected_weigh_756" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6787 'fmul' 'tmp_2_354' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1424 <SV = 1423> <Delay = 12.3>
ST_1424 : Operation 6788 [1/4] (10.5ns)   --->   "%sum_354 = fadd float %sum_353, %tmp_2_353" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6788 'fadd' 'sum_354' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1424 : Operation 6789 [1/2] (12.3ns)   --->   "%tmp_2_354 = fmul float %flat_array_load_355, %fullyconnected_weigh_756" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6789 'fmul' 'tmp_2_354' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1425 <SV = 1424> <Delay = 10.5>
ST_1425 : Operation 6790 [4/4] (10.5ns)   --->   "%sum_355 = fadd float %sum_354, %tmp_2_354" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6790 'fadd' 'sum_355' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1426 <SV = 1425> <Delay = 10.5>
ST_1426 : Operation 6791 [1/1] (1.94ns)   --->   "%add_ln15_344 = add i15 -14968, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6791 'add' 'add_ln15_344' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1426 : Operation 6792 [1/1] (0.00ns)   --->   "%zext_ln15_354 = zext i15 %add_ln15_344 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6792 'zext' 'zext_ln15_354' <Predicate = true> <Delay = 0.00>
ST_1426 : Operation 6793 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_357 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_354" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6793 'getelementptr' 'fullyconnected_weigh_357' <Predicate = true> <Delay = 0.00>
ST_1426 : Operation 6794 [3/4] (10.5ns)   --->   "%sum_355 = fadd float %sum_354, %tmp_2_354" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6794 'fadd' 'sum_355' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1426 : Operation 6795 [2/2] (3.25ns)   --->   "%flat_array_load_356 = load float* %flat_array_addr_356, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6795 'load' 'flat_array_load_356' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1426 : Operation 6796 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_757 = load float* %fullyconnected_weigh_357, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6796 'load' 'fullyconnected_weigh_757' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1427 <SV = 1426> <Delay = 15.6>
ST_1427 : Operation 6797 [2/4] (10.5ns)   --->   "%sum_355 = fadd float %sum_354, %tmp_2_354" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6797 'fadd' 'sum_355' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1427 : Operation 6798 [1/2] (3.25ns)   --->   "%flat_array_load_356 = load float* %flat_array_addr_356, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6798 'load' 'flat_array_load_356' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1427 : Operation 6799 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_757 = load float* %fullyconnected_weigh_357, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6799 'load' 'fullyconnected_weigh_757' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1427 : Operation 6800 [2/2] (12.3ns)   --->   "%tmp_2_355 = fmul float %flat_array_load_356, %fullyconnected_weigh_757" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6800 'fmul' 'tmp_2_355' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1428 <SV = 1427> <Delay = 12.3>
ST_1428 : Operation 6801 [1/4] (10.5ns)   --->   "%sum_355 = fadd float %sum_354, %tmp_2_354" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6801 'fadd' 'sum_355' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1428 : Operation 6802 [1/2] (12.3ns)   --->   "%tmp_2_355 = fmul float %flat_array_load_356, %fullyconnected_weigh_757" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6802 'fmul' 'tmp_2_355' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1429 <SV = 1428> <Delay = 10.5>
ST_1429 : Operation 6803 [4/4] (10.5ns)   --->   "%sum_356 = fadd float %sum_355, %tmp_2_355" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6803 'fadd' 'sum_356' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1430 <SV = 1429> <Delay = 10.5>
ST_1430 : Operation 6804 [1/1] (1.94ns)   --->   "%add_ln15_345 = add i15 -14918, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6804 'add' 'add_ln15_345' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1430 : Operation 6805 [1/1] (0.00ns)   --->   "%zext_ln15_355 = zext i15 %add_ln15_345 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6805 'zext' 'zext_ln15_355' <Predicate = true> <Delay = 0.00>
ST_1430 : Operation 6806 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_358 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_355" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6806 'getelementptr' 'fullyconnected_weigh_358' <Predicate = true> <Delay = 0.00>
ST_1430 : Operation 6807 [3/4] (10.5ns)   --->   "%sum_356 = fadd float %sum_355, %tmp_2_355" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6807 'fadd' 'sum_356' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1430 : Operation 6808 [2/2] (3.25ns)   --->   "%flat_array_load_357 = load float* %flat_array_addr_357, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6808 'load' 'flat_array_load_357' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1430 : Operation 6809 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_758 = load float* %fullyconnected_weigh_358, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6809 'load' 'fullyconnected_weigh_758' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1431 <SV = 1430> <Delay = 15.6>
ST_1431 : Operation 6810 [2/4] (10.5ns)   --->   "%sum_356 = fadd float %sum_355, %tmp_2_355" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6810 'fadd' 'sum_356' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1431 : Operation 6811 [1/2] (3.25ns)   --->   "%flat_array_load_357 = load float* %flat_array_addr_357, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6811 'load' 'flat_array_load_357' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1431 : Operation 6812 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_758 = load float* %fullyconnected_weigh_358, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6812 'load' 'fullyconnected_weigh_758' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1431 : Operation 6813 [2/2] (12.3ns)   --->   "%tmp_2_356 = fmul float %flat_array_load_357, %fullyconnected_weigh_758" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6813 'fmul' 'tmp_2_356' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1432 <SV = 1431> <Delay = 12.3>
ST_1432 : Operation 6814 [1/4] (10.5ns)   --->   "%sum_356 = fadd float %sum_355, %tmp_2_355" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6814 'fadd' 'sum_356' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1432 : Operation 6815 [1/2] (12.3ns)   --->   "%tmp_2_356 = fmul float %flat_array_load_357, %fullyconnected_weigh_758" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6815 'fmul' 'tmp_2_356' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1433 <SV = 1432> <Delay = 10.5>
ST_1433 : Operation 6816 [4/4] (10.5ns)   --->   "%sum_357 = fadd float %sum_356, %tmp_2_356" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6816 'fadd' 'sum_357' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1434 <SV = 1433> <Delay = 10.5>
ST_1434 : Operation 6817 [1/1] (1.94ns)   --->   "%add_ln15_346 = add i15 -14868, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6817 'add' 'add_ln15_346' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1434 : Operation 6818 [1/1] (0.00ns)   --->   "%zext_ln15_356 = zext i15 %add_ln15_346 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6818 'zext' 'zext_ln15_356' <Predicate = true> <Delay = 0.00>
ST_1434 : Operation 6819 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_359 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_356" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6819 'getelementptr' 'fullyconnected_weigh_359' <Predicate = true> <Delay = 0.00>
ST_1434 : Operation 6820 [3/4] (10.5ns)   --->   "%sum_357 = fadd float %sum_356, %tmp_2_356" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6820 'fadd' 'sum_357' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1434 : Operation 6821 [2/2] (3.25ns)   --->   "%flat_array_load_358 = load float* %flat_array_addr_358, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6821 'load' 'flat_array_load_358' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1434 : Operation 6822 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_759 = load float* %fullyconnected_weigh_359, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6822 'load' 'fullyconnected_weigh_759' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1435 <SV = 1434> <Delay = 15.6>
ST_1435 : Operation 6823 [2/4] (10.5ns)   --->   "%sum_357 = fadd float %sum_356, %tmp_2_356" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6823 'fadd' 'sum_357' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1435 : Operation 6824 [1/2] (3.25ns)   --->   "%flat_array_load_358 = load float* %flat_array_addr_358, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6824 'load' 'flat_array_load_358' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1435 : Operation 6825 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_759 = load float* %fullyconnected_weigh_359, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6825 'load' 'fullyconnected_weigh_759' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1435 : Operation 6826 [2/2] (12.3ns)   --->   "%tmp_2_357 = fmul float %flat_array_load_358, %fullyconnected_weigh_759" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6826 'fmul' 'tmp_2_357' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1436 <SV = 1435> <Delay = 12.3>
ST_1436 : Operation 6827 [1/4] (10.5ns)   --->   "%sum_357 = fadd float %sum_356, %tmp_2_356" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6827 'fadd' 'sum_357' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1436 : Operation 6828 [1/2] (12.3ns)   --->   "%tmp_2_357 = fmul float %flat_array_load_358, %fullyconnected_weigh_759" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6828 'fmul' 'tmp_2_357' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1437 <SV = 1436> <Delay = 10.5>
ST_1437 : Operation 6829 [4/4] (10.5ns)   --->   "%sum_358 = fadd float %sum_357, %tmp_2_357" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6829 'fadd' 'sum_358' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1438 <SV = 1437> <Delay = 10.5>
ST_1438 : Operation 6830 [1/1] (1.94ns)   --->   "%add_ln15_347 = add i15 -14818, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6830 'add' 'add_ln15_347' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1438 : Operation 6831 [1/1] (0.00ns)   --->   "%zext_ln15_357 = zext i15 %add_ln15_347 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6831 'zext' 'zext_ln15_357' <Predicate = true> <Delay = 0.00>
ST_1438 : Operation 6832 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_360 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_357" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6832 'getelementptr' 'fullyconnected_weigh_360' <Predicate = true> <Delay = 0.00>
ST_1438 : Operation 6833 [3/4] (10.5ns)   --->   "%sum_358 = fadd float %sum_357, %tmp_2_357" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6833 'fadd' 'sum_358' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1438 : Operation 6834 [2/2] (3.25ns)   --->   "%flat_array_load_359 = load float* %flat_array_addr_359, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6834 'load' 'flat_array_load_359' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1438 : Operation 6835 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_760 = load float* %fullyconnected_weigh_360, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6835 'load' 'fullyconnected_weigh_760' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1439 <SV = 1438> <Delay = 15.6>
ST_1439 : Operation 6836 [2/4] (10.5ns)   --->   "%sum_358 = fadd float %sum_357, %tmp_2_357" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6836 'fadd' 'sum_358' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1439 : Operation 6837 [1/2] (3.25ns)   --->   "%flat_array_load_359 = load float* %flat_array_addr_359, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6837 'load' 'flat_array_load_359' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1439 : Operation 6838 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_760 = load float* %fullyconnected_weigh_360, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6838 'load' 'fullyconnected_weigh_760' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1439 : Operation 6839 [2/2] (12.3ns)   --->   "%tmp_2_358 = fmul float %flat_array_load_359, %fullyconnected_weigh_760" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6839 'fmul' 'tmp_2_358' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1440 <SV = 1439> <Delay = 12.3>
ST_1440 : Operation 6840 [1/4] (10.5ns)   --->   "%sum_358 = fadd float %sum_357, %tmp_2_357" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6840 'fadd' 'sum_358' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1440 : Operation 6841 [1/2] (12.3ns)   --->   "%tmp_2_358 = fmul float %flat_array_load_359, %fullyconnected_weigh_760" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6841 'fmul' 'tmp_2_358' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1441 <SV = 1440> <Delay = 10.5>
ST_1441 : Operation 6842 [4/4] (10.5ns)   --->   "%sum_359 = fadd float %sum_358, %tmp_2_358" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6842 'fadd' 'sum_359' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1442 <SV = 1441> <Delay = 10.5>
ST_1442 : Operation 6843 [1/1] (1.94ns)   --->   "%add_ln15_348 = add i15 -14768, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6843 'add' 'add_ln15_348' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1442 : Operation 6844 [1/1] (0.00ns)   --->   "%zext_ln15_358 = zext i15 %add_ln15_348 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6844 'zext' 'zext_ln15_358' <Predicate = true> <Delay = 0.00>
ST_1442 : Operation 6845 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_361 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_358" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6845 'getelementptr' 'fullyconnected_weigh_361' <Predicate = true> <Delay = 0.00>
ST_1442 : Operation 6846 [3/4] (10.5ns)   --->   "%sum_359 = fadd float %sum_358, %tmp_2_358" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6846 'fadd' 'sum_359' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1442 : Operation 6847 [2/2] (3.25ns)   --->   "%flat_array_load_360 = load float* %flat_array_addr_360, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6847 'load' 'flat_array_load_360' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1442 : Operation 6848 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_761 = load float* %fullyconnected_weigh_361, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6848 'load' 'fullyconnected_weigh_761' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1443 <SV = 1442> <Delay = 15.6>
ST_1443 : Operation 6849 [2/4] (10.5ns)   --->   "%sum_359 = fadd float %sum_358, %tmp_2_358" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6849 'fadd' 'sum_359' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1443 : Operation 6850 [1/2] (3.25ns)   --->   "%flat_array_load_360 = load float* %flat_array_addr_360, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6850 'load' 'flat_array_load_360' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1443 : Operation 6851 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_761 = load float* %fullyconnected_weigh_361, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6851 'load' 'fullyconnected_weigh_761' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1443 : Operation 6852 [2/2] (12.3ns)   --->   "%tmp_2_359 = fmul float %flat_array_load_360, %fullyconnected_weigh_761" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6852 'fmul' 'tmp_2_359' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1444 <SV = 1443> <Delay = 12.3>
ST_1444 : Operation 6853 [1/4] (10.5ns)   --->   "%sum_359 = fadd float %sum_358, %tmp_2_358" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6853 'fadd' 'sum_359' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1444 : Operation 6854 [1/2] (12.3ns)   --->   "%tmp_2_359 = fmul float %flat_array_load_360, %fullyconnected_weigh_761" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6854 'fmul' 'tmp_2_359' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1445 <SV = 1444> <Delay = 10.5>
ST_1445 : Operation 6855 [4/4] (10.5ns)   --->   "%sum_360 = fadd float %sum_359, %tmp_2_359" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6855 'fadd' 'sum_360' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1446 <SV = 1445> <Delay = 10.5>
ST_1446 : Operation 6856 [1/1] (1.94ns)   --->   "%add_ln15_349 = add i15 -14718, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6856 'add' 'add_ln15_349' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1446 : Operation 6857 [1/1] (0.00ns)   --->   "%zext_ln15_359 = zext i15 %add_ln15_349 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6857 'zext' 'zext_ln15_359' <Predicate = true> <Delay = 0.00>
ST_1446 : Operation 6858 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_362 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_359" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6858 'getelementptr' 'fullyconnected_weigh_362' <Predicate = true> <Delay = 0.00>
ST_1446 : Operation 6859 [3/4] (10.5ns)   --->   "%sum_360 = fadd float %sum_359, %tmp_2_359" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6859 'fadd' 'sum_360' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1446 : Operation 6860 [2/2] (3.25ns)   --->   "%flat_array_load_361 = load float* %flat_array_addr_361, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6860 'load' 'flat_array_load_361' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1446 : Operation 6861 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_762 = load float* %fullyconnected_weigh_362, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6861 'load' 'fullyconnected_weigh_762' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1447 <SV = 1446> <Delay = 15.6>
ST_1447 : Operation 6862 [2/4] (10.5ns)   --->   "%sum_360 = fadd float %sum_359, %tmp_2_359" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6862 'fadd' 'sum_360' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1447 : Operation 6863 [1/2] (3.25ns)   --->   "%flat_array_load_361 = load float* %flat_array_addr_361, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6863 'load' 'flat_array_load_361' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1447 : Operation 6864 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_762 = load float* %fullyconnected_weigh_362, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6864 'load' 'fullyconnected_weigh_762' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1447 : Operation 6865 [2/2] (12.3ns)   --->   "%tmp_2_360 = fmul float %flat_array_load_361, %fullyconnected_weigh_762" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6865 'fmul' 'tmp_2_360' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1448 <SV = 1447> <Delay = 12.3>
ST_1448 : Operation 6866 [1/4] (10.5ns)   --->   "%sum_360 = fadd float %sum_359, %tmp_2_359" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6866 'fadd' 'sum_360' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1448 : Operation 6867 [1/2] (12.3ns)   --->   "%tmp_2_360 = fmul float %flat_array_load_361, %fullyconnected_weigh_762" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6867 'fmul' 'tmp_2_360' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1449 <SV = 1448> <Delay = 10.5>
ST_1449 : Operation 6868 [4/4] (10.5ns)   --->   "%sum_361 = fadd float %sum_360, %tmp_2_360" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6868 'fadd' 'sum_361' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1450 <SV = 1449> <Delay = 10.5>
ST_1450 : Operation 6869 [1/1] (1.94ns)   --->   "%add_ln15_350 = add i15 -14668, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6869 'add' 'add_ln15_350' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1450 : Operation 6870 [1/1] (0.00ns)   --->   "%zext_ln15_360 = zext i15 %add_ln15_350 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6870 'zext' 'zext_ln15_360' <Predicate = true> <Delay = 0.00>
ST_1450 : Operation 6871 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_363 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_360" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6871 'getelementptr' 'fullyconnected_weigh_363' <Predicate = true> <Delay = 0.00>
ST_1450 : Operation 6872 [3/4] (10.5ns)   --->   "%sum_361 = fadd float %sum_360, %tmp_2_360" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6872 'fadd' 'sum_361' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1450 : Operation 6873 [2/2] (3.25ns)   --->   "%flat_array_load_362 = load float* %flat_array_addr_362, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6873 'load' 'flat_array_load_362' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1450 : Operation 6874 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_763 = load float* %fullyconnected_weigh_363, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6874 'load' 'fullyconnected_weigh_763' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1451 <SV = 1450> <Delay = 15.6>
ST_1451 : Operation 6875 [2/4] (10.5ns)   --->   "%sum_361 = fadd float %sum_360, %tmp_2_360" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6875 'fadd' 'sum_361' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1451 : Operation 6876 [1/2] (3.25ns)   --->   "%flat_array_load_362 = load float* %flat_array_addr_362, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6876 'load' 'flat_array_load_362' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1451 : Operation 6877 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_763 = load float* %fullyconnected_weigh_363, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6877 'load' 'fullyconnected_weigh_763' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1451 : Operation 6878 [2/2] (12.3ns)   --->   "%tmp_2_361 = fmul float %flat_array_load_362, %fullyconnected_weigh_763" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6878 'fmul' 'tmp_2_361' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1452 <SV = 1451> <Delay = 12.3>
ST_1452 : Operation 6879 [1/4] (10.5ns)   --->   "%sum_361 = fadd float %sum_360, %tmp_2_360" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6879 'fadd' 'sum_361' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1452 : Operation 6880 [1/2] (12.3ns)   --->   "%tmp_2_361 = fmul float %flat_array_load_362, %fullyconnected_weigh_763" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6880 'fmul' 'tmp_2_361' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1453 <SV = 1452> <Delay = 10.5>
ST_1453 : Operation 6881 [4/4] (10.5ns)   --->   "%sum_362 = fadd float %sum_361, %tmp_2_361" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6881 'fadd' 'sum_362' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1454 <SV = 1453> <Delay = 10.5>
ST_1454 : Operation 6882 [1/1] (1.94ns)   --->   "%add_ln15_351 = add i15 -14618, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6882 'add' 'add_ln15_351' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1454 : Operation 6883 [1/1] (0.00ns)   --->   "%zext_ln15_361 = zext i15 %add_ln15_351 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6883 'zext' 'zext_ln15_361' <Predicate = true> <Delay = 0.00>
ST_1454 : Operation 6884 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_364 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_361" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6884 'getelementptr' 'fullyconnected_weigh_364' <Predicate = true> <Delay = 0.00>
ST_1454 : Operation 6885 [3/4] (10.5ns)   --->   "%sum_362 = fadd float %sum_361, %tmp_2_361" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6885 'fadd' 'sum_362' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1454 : Operation 6886 [2/2] (3.25ns)   --->   "%flat_array_load_363 = load float* %flat_array_addr_363, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6886 'load' 'flat_array_load_363' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1454 : Operation 6887 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_764 = load float* %fullyconnected_weigh_364, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6887 'load' 'fullyconnected_weigh_764' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1455 <SV = 1454> <Delay = 15.6>
ST_1455 : Operation 6888 [2/4] (10.5ns)   --->   "%sum_362 = fadd float %sum_361, %tmp_2_361" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6888 'fadd' 'sum_362' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1455 : Operation 6889 [1/2] (3.25ns)   --->   "%flat_array_load_363 = load float* %flat_array_addr_363, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6889 'load' 'flat_array_load_363' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1455 : Operation 6890 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_764 = load float* %fullyconnected_weigh_364, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6890 'load' 'fullyconnected_weigh_764' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1455 : Operation 6891 [2/2] (12.3ns)   --->   "%tmp_2_362 = fmul float %flat_array_load_363, %fullyconnected_weigh_764" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6891 'fmul' 'tmp_2_362' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1456 <SV = 1455> <Delay = 12.3>
ST_1456 : Operation 6892 [1/4] (10.5ns)   --->   "%sum_362 = fadd float %sum_361, %tmp_2_361" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6892 'fadd' 'sum_362' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1456 : Operation 6893 [1/2] (12.3ns)   --->   "%tmp_2_362 = fmul float %flat_array_load_363, %fullyconnected_weigh_764" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6893 'fmul' 'tmp_2_362' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1457 <SV = 1456> <Delay = 10.5>
ST_1457 : Operation 6894 [4/4] (10.5ns)   --->   "%sum_363 = fadd float %sum_362, %tmp_2_362" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6894 'fadd' 'sum_363' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1458 <SV = 1457> <Delay = 10.5>
ST_1458 : Operation 6895 [1/1] (1.94ns)   --->   "%add_ln15_352 = add i15 -14568, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6895 'add' 'add_ln15_352' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1458 : Operation 6896 [1/1] (0.00ns)   --->   "%zext_ln15_362 = zext i15 %add_ln15_352 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6896 'zext' 'zext_ln15_362' <Predicate = true> <Delay = 0.00>
ST_1458 : Operation 6897 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_365 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_362" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6897 'getelementptr' 'fullyconnected_weigh_365' <Predicate = true> <Delay = 0.00>
ST_1458 : Operation 6898 [3/4] (10.5ns)   --->   "%sum_363 = fadd float %sum_362, %tmp_2_362" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6898 'fadd' 'sum_363' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1458 : Operation 6899 [2/2] (3.25ns)   --->   "%flat_array_load_364 = load float* %flat_array_addr_364, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6899 'load' 'flat_array_load_364' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1458 : Operation 6900 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_765 = load float* %fullyconnected_weigh_365, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6900 'load' 'fullyconnected_weigh_765' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1459 <SV = 1458> <Delay = 15.6>
ST_1459 : Operation 6901 [2/4] (10.5ns)   --->   "%sum_363 = fadd float %sum_362, %tmp_2_362" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6901 'fadd' 'sum_363' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1459 : Operation 6902 [1/2] (3.25ns)   --->   "%flat_array_load_364 = load float* %flat_array_addr_364, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6902 'load' 'flat_array_load_364' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1459 : Operation 6903 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_765 = load float* %fullyconnected_weigh_365, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6903 'load' 'fullyconnected_weigh_765' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1459 : Operation 6904 [2/2] (12.3ns)   --->   "%tmp_2_363 = fmul float %flat_array_load_364, %fullyconnected_weigh_765" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6904 'fmul' 'tmp_2_363' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1460 <SV = 1459> <Delay = 12.3>
ST_1460 : Operation 6905 [1/4] (10.5ns)   --->   "%sum_363 = fadd float %sum_362, %tmp_2_362" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6905 'fadd' 'sum_363' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1460 : Operation 6906 [1/2] (12.3ns)   --->   "%tmp_2_363 = fmul float %flat_array_load_364, %fullyconnected_weigh_765" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6906 'fmul' 'tmp_2_363' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1461 <SV = 1460> <Delay = 10.5>
ST_1461 : Operation 6907 [4/4] (10.5ns)   --->   "%sum_364 = fadd float %sum_363, %tmp_2_363" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6907 'fadd' 'sum_364' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1462 <SV = 1461> <Delay = 10.5>
ST_1462 : Operation 6908 [1/1] (1.94ns)   --->   "%add_ln15_353 = add i15 -14518, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6908 'add' 'add_ln15_353' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1462 : Operation 6909 [1/1] (0.00ns)   --->   "%zext_ln15_363 = zext i15 %add_ln15_353 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6909 'zext' 'zext_ln15_363' <Predicate = true> <Delay = 0.00>
ST_1462 : Operation 6910 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_366 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_363" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6910 'getelementptr' 'fullyconnected_weigh_366' <Predicate = true> <Delay = 0.00>
ST_1462 : Operation 6911 [3/4] (10.5ns)   --->   "%sum_364 = fadd float %sum_363, %tmp_2_363" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6911 'fadd' 'sum_364' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1462 : Operation 6912 [2/2] (3.25ns)   --->   "%flat_array_load_365 = load float* %flat_array_addr_365, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6912 'load' 'flat_array_load_365' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1462 : Operation 6913 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_766 = load float* %fullyconnected_weigh_366, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6913 'load' 'fullyconnected_weigh_766' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1463 <SV = 1462> <Delay = 15.6>
ST_1463 : Operation 6914 [2/4] (10.5ns)   --->   "%sum_364 = fadd float %sum_363, %tmp_2_363" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6914 'fadd' 'sum_364' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1463 : Operation 6915 [1/2] (3.25ns)   --->   "%flat_array_load_365 = load float* %flat_array_addr_365, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6915 'load' 'flat_array_load_365' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1463 : Operation 6916 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_766 = load float* %fullyconnected_weigh_366, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6916 'load' 'fullyconnected_weigh_766' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1463 : Operation 6917 [2/2] (12.3ns)   --->   "%tmp_2_364 = fmul float %flat_array_load_365, %fullyconnected_weigh_766" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6917 'fmul' 'tmp_2_364' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1464 <SV = 1463> <Delay = 12.3>
ST_1464 : Operation 6918 [1/4] (10.5ns)   --->   "%sum_364 = fadd float %sum_363, %tmp_2_363" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6918 'fadd' 'sum_364' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1464 : Operation 6919 [1/2] (12.3ns)   --->   "%tmp_2_364 = fmul float %flat_array_load_365, %fullyconnected_weigh_766" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6919 'fmul' 'tmp_2_364' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1465 <SV = 1464> <Delay = 10.5>
ST_1465 : Operation 6920 [4/4] (10.5ns)   --->   "%sum_365 = fadd float %sum_364, %tmp_2_364" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6920 'fadd' 'sum_365' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1466 <SV = 1465> <Delay = 10.5>
ST_1466 : Operation 6921 [1/1] (1.94ns)   --->   "%add_ln15_354 = add i15 -14468, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6921 'add' 'add_ln15_354' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1466 : Operation 6922 [1/1] (0.00ns)   --->   "%zext_ln15_364 = zext i15 %add_ln15_354 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6922 'zext' 'zext_ln15_364' <Predicate = true> <Delay = 0.00>
ST_1466 : Operation 6923 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_367 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_364" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6923 'getelementptr' 'fullyconnected_weigh_367' <Predicate = true> <Delay = 0.00>
ST_1466 : Operation 6924 [3/4] (10.5ns)   --->   "%sum_365 = fadd float %sum_364, %tmp_2_364" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6924 'fadd' 'sum_365' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1466 : Operation 6925 [2/2] (3.25ns)   --->   "%flat_array_load_366 = load float* %flat_array_addr_366, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6925 'load' 'flat_array_load_366' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1466 : Operation 6926 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_767 = load float* %fullyconnected_weigh_367, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6926 'load' 'fullyconnected_weigh_767' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1467 <SV = 1466> <Delay = 15.6>
ST_1467 : Operation 6927 [2/4] (10.5ns)   --->   "%sum_365 = fadd float %sum_364, %tmp_2_364" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6927 'fadd' 'sum_365' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1467 : Operation 6928 [1/2] (3.25ns)   --->   "%flat_array_load_366 = load float* %flat_array_addr_366, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6928 'load' 'flat_array_load_366' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1467 : Operation 6929 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_767 = load float* %fullyconnected_weigh_367, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6929 'load' 'fullyconnected_weigh_767' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1467 : Operation 6930 [2/2] (12.3ns)   --->   "%tmp_2_365 = fmul float %flat_array_load_366, %fullyconnected_weigh_767" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6930 'fmul' 'tmp_2_365' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1468 <SV = 1467> <Delay = 12.3>
ST_1468 : Operation 6931 [1/4] (10.5ns)   --->   "%sum_365 = fadd float %sum_364, %tmp_2_364" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6931 'fadd' 'sum_365' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1468 : Operation 6932 [1/2] (12.3ns)   --->   "%tmp_2_365 = fmul float %flat_array_load_366, %fullyconnected_weigh_767" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6932 'fmul' 'tmp_2_365' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1469 <SV = 1468> <Delay = 10.5>
ST_1469 : Operation 6933 [4/4] (10.5ns)   --->   "%sum_366 = fadd float %sum_365, %tmp_2_365" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6933 'fadd' 'sum_366' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1470 <SV = 1469> <Delay = 10.5>
ST_1470 : Operation 6934 [1/1] (1.94ns)   --->   "%add_ln15_355 = add i15 -14418, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6934 'add' 'add_ln15_355' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1470 : Operation 6935 [1/1] (0.00ns)   --->   "%zext_ln15_365 = zext i15 %add_ln15_355 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6935 'zext' 'zext_ln15_365' <Predicate = true> <Delay = 0.00>
ST_1470 : Operation 6936 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_368 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_365" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6936 'getelementptr' 'fullyconnected_weigh_368' <Predicate = true> <Delay = 0.00>
ST_1470 : Operation 6937 [3/4] (10.5ns)   --->   "%sum_366 = fadd float %sum_365, %tmp_2_365" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6937 'fadd' 'sum_366' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1470 : Operation 6938 [2/2] (3.25ns)   --->   "%flat_array_load_367 = load float* %flat_array_addr_367, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6938 'load' 'flat_array_load_367' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1470 : Operation 6939 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_768 = load float* %fullyconnected_weigh_368, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6939 'load' 'fullyconnected_weigh_768' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1471 <SV = 1470> <Delay = 15.6>
ST_1471 : Operation 6940 [2/4] (10.5ns)   --->   "%sum_366 = fadd float %sum_365, %tmp_2_365" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6940 'fadd' 'sum_366' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1471 : Operation 6941 [1/2] (3.25ns)   --->   "%flat_array_load_367 = load float* %flat_array_addr_367, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6941 'load' 'flat_array_load_367' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1471 : Operation 6942 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_768 = load float* %fullyconnected_weigh_368, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6942 'load' 'fullyconnected_weigh_768' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1471 : Operation 6943 [2/2] (12.3ns)   --->   "%tmp_2_366 = fmul float %flat_array_load_367, %fullyconnected_weigh_768" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6943 'fmul' 'tmp_2_366' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1472 <SV = 1471> <Delay = 12.3>
ST_1472 : Operation 6944 [1/4] (10.5ns)   --->   "%sum_366 = fadd float %sum_365, %tmp_2_365" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6944 'fadd' 'sum_366' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1472 : Operation 6945 [1/2] (12.3ns)   --->   "%tmp_2_366 = fmul float %flat_array_load_367, %fullyconnected_weigh_768" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6945 'fmul' 'tmp_2_366' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1473 <SV = 1472> <Delay = 10.5>
ST_1473 : Operation 6946 [4/4] (10.5ns)   --->   "%sum_367 = fadd float %sum_366, %tmp_2_366" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6946 'fadd' 'sum_367' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1474 <SV = 1473> <Delay = 10.5>
ST_1474 : Operation 6947 [1/1] (1.94ns)   --->   "%add_ln15_356 = add i15 -14368, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6947 'add' 'add_ln15_356' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1474 : Operation 6948 [1/1] (0.00ns)   --->   "%zext_ln15_366 = zext i15 %add_ln15_356 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6948 'zext' 'zext_ln15_366' <Predicate = true> <Delay = 0.00>
ST_1474 : Operation 6949 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_369 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_366" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6949 'getelementptr' 'fullyconnected_weigh_369' <Predicate = true> <Delay = 0.00>
ST_1474 : Operation 6950 [3/4] (10.5ns)   --->   "%sum_367 = fadd float %sum_366, %tmp_2_366" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6950 'fadd' 'sum_367' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1474 : Operation 6951 [2/2] (3.25ns)   --->   "%flat_array_load_368 = load float* %flat_array_addr_368, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6951 'load' 'flat_array_load_368' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1474 : Operation 6952 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_769 = load float* %fullyconnected_weigh_369, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6952 'load' 'fullyconnected_weigh_769' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1475 <SV = 1474> <Delay = 15.6>
ST_1475 : Operation 6953 [2/4] (10.5ns)   --->   "%sum_367 = fadd float %sum_366, %tmp_2_366" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6953 'fadd' 'sum_367' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1475 : Operation 6954 [1/2] (3.25ns)   --->   "%flat_array_load_368 = load float* %flat_array_addr_368, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6954 'load' 'flat_array_load_368' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1475 : Operation 6955 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_769 = load float* %fullyconnected_weigh_369, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6955 'load' 'fullyconnected_weigh_769' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1475 : Operation 6956 [2/2] (12.3ns)   --->   "%tmp_2_367 = fmul float %flat_array_load_368, %fullyconnected_weigh_769" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6956 'fmul' 'tmp_2_367' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1476 <SV = 1475> <Delay = 12.3>
ST_1476 : Operation 6957 [1/4] (10.5ns)   --->   "%sum_367 = fadd float %sum_366, %tmp_2_366" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6957 'fadd' 'sum_367' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1476 : Operation 6958 [1/2] (12.3ns)   --->   "%tmp_2_367 = fmul float %flat_array_load_368, %fullyconnected_weigh_769" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6958 'fmul' 'tmp_2_367' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1477 <SV = 1476> <Delay = 10.5>
ST_1477 : Operation 6959 [4/4] (10.5ns)   --->   "%sum_368 = fadd float %sum_367, %tmp_2_367" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6959 'fadd' 'sum_368' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1478 <SV = 1477> <Delay = 10.5>
ST_1478 : Operation 6960 [1/1] (1.94ns)   --->   "%add_ln15_357 = add i15 -14318, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6960 'add' 'add_ln15_357' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1478 : Operation 6961 [1/1] (0.00ns)   --->   "%zext_ln15_367 = zext i15 %add_ln15_357 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6961 'zext' 'zext_ln15_367' <Predicate = true> <Delay = 0.00>
ST_1478 : Operation 6962 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_370 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_367" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6962 'getelementptr' 'fullyconnected_weigh_370' <Predicate = true> <Delay = 0.00>
ST_1478 : Operation 6963 [3/4] (10.5ns)   --->   "%sum_368 = fadd float %sum_367, %tmp_2_367" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6963 'fadd' 'sum_368' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1478 : Operation 6964 [2/2] (3.25ns)   --->   "%flat_array_load_369 = load float* %flat_array_addr_369, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6964 'load' 'flat_array_load_369' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1478 : Operation 6965 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_770 = load float* %fullyconnected_weigh_370, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6965 'load' 'fullyconnected_weigh_770' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1479 <SV = 1478> <Delay = 15.6>
ST_1479 : Operation 6966 [2/4] (10.5ns)   --->   "%sum_368 = fadd float %sum_367, %tmp_2_367" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6966 'fadd' 'sum_368' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1479 : Operation 6967 [1/2] (3.25ns)   --->   "%flat_array_load_369 = load float* %flat_array_addr_369, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6967 'load' 'flat_array_load_369' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1479 : Operation 6968 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_770 = load float* %fullyconnected_weigh_370, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6968 'load' 'fullyconnected_weigh_770' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1479 : Operation 6969 [2/2] (12.3ns)   --->   "%tmp_2_368 = fmul float %flat_array_load_369, %fullyconnected_weigh_770" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6969 'fmul' 'tmp_2_368' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1480 <SV = 1479> <Delay = 12.3>
ST_1480 : Operation 6970 [1/4] (10.5ns)   --->   "%sum_368 = fadd float %sum_367, %tmp_2_367" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6970 'fadd' 'sum_368' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1480 : Operation 6971 [1/2] (12.3ns)   --->   "%tmp_2_368 = fmul float %flat_array_load_369, %fullyconnected_weigh_770" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6971 'fmul' 'tmp_2_368' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1481 <SV = 1480> <Delay = 10.5>
ST_1481 : Operation 6972 [4/4] (10.5ns)   --->   "%sum_369 = fadd float %sum_368, %tmp_2_368" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6972 'fadd' 'sum_369' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1482 <SV = 1481> <Delay = 10.5>
ST_1482 : Operation 6973 [1/1] (1.94ns)   --->   "%add_ln15_358 = add i15 -14268, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6973 'add' 'add_ln15_358' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1482 : Operation 6974 [1/1] (0.00ns)   --->   "%zext_ln15_368 = zext i15 %add_ln15_358 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6974 'zext' 'zext_ln15_368' <Predicate = true> <Delay = 0.00>
ST_1482 : Operation 6975 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_371 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_368" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6975 'getelementptr' 'fullyconnected_weigh_371' <Predicate = true> <Delay = 0.00>
ST_1482 : Operation 6976 [3/4] (10.5ns)   --->   "%sum_369 = fadd float %sum_368, %tmp_2_368" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6976 'fadd' 'sum_369' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1482 : Operation 6977 [2/2] (3.25ns)   --->   "%flat_array_load_370 = load float* %flat_array_addr_370, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6977 'load' 'flat_array_load_370' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1482 : Operation 6978 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_771 = load float* %fullyconnected_weigh_371, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6978 'load' 'fullyconnected_weigh_771' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1483 <SV = 1482> <Delay = 15.6>
ST_1483 : Operation 6979 [2/4] (10.5ns)   --->   "%sum_369 = fadd float %sum_368, %tmp_2_368" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6979 'fadd' 'sum_369' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1483 : Operation 6980 [1/2] (3.25ns)   --->   "%flat_array_load_370 = load float* %flat_array_addr_370, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6980 'load' 'flat_array_load_370' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1483 : Operation 6981 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_771 = load float* %fullyconnected_weigh_371, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6981 'load' 'fullyconnected_weigh_771' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1483 : Operation 6982 [2/2] (12.3ns)   --->   "%tmp_2_369 = fmul float %flat_array_load_370, %fullyconnected_weigh_771" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6982 'fmul' 'tmp_2_369' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1484 <SV = 1483> <Delay = 12.3>
ST_1484 : Operation 6983 [1/4] (10.5ns)   --->   "%sum_369 = fadd float %sum_368, %tmp_2_368" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6983 'fadd' 'sum_369' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1484 : Operation 6984 [1/2] (12.3ns)   --->   "%tmp_2_369 = fmul float %flat_array_load_370, %fullyconnected_weigh_771" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6984 'fmul' 'tmp_2_369' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1485 <SV = 1484> <Delay = 10.5>
ST_1485 : Operation 6985 [4/4] (10.5ns)   --->   "%sum_370 = fadd float %sum_369, %tmp_2_369" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6985 'fadd' 'sum_370' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1486 <SV = 1485> <Delay = 10.5>
ST_1486 : Operation 6986 [1/1] (1.94ns)   --->   "%add_ln15_359 = add i15 -14218, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6986 'add' 'add_ln15_359' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1486 : Operation 6987 [1/1] (0.00ns)   --->   "%zext_ln15_369 = zext i15 %add_ln15_359 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6987 'zext' 'zext_ln15_369' <Predicate = true> <Delay = 0.00>
ST_1486 : Operation 6988 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_372 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_369" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6988 'getelementptr' 'fullyconnected_weigh_372' <Predicate = true> <Delay = 0.00>
ST_1486 : Operation 6989 [3/4] (10.5ns)   --->   "%sum_370 = fadd float %sum_369, %tmp_2_369" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6989 'fadd' 'sum_370' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1486 : Operation 6990 [2/2] (3.25ns)   --->   "%flat_array_load_371 = load float* %flat_array_addr_371, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6990 'load' 'flat_array_load_371' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1486 : Operation 6991 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_772 = load float* %fullyconnected_weigh_372, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6991 'load' 'fullyconnected_weigh_772' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1487 <SV = 1486> <Delay = 15.6>
ST_1487 : Operation 6992 [2/4] (10.5ns)   --->   "%sum_370 = fadd float %sum_369, %tmp_2_369" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6992 'fadd' 'sum_370' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1487 : Operation 6993 [1/2] (3.25ns)   --->   "%flat_array_load_371 = load float* %flat_array_addr_371, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6993 'load' 'flat_array_load_371' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1487 : Operation 6994 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_772 = load float* %fullyconnected_weigh_372, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6994 'load' 'fullyconnected_weigh_772' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1487 : Operation 6995 [2/2] (12.3ns)   --->   "%tmp_2_370 = fmul float %flat_array_load_371, %fullyconnected_weigh_772" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6995 'fmul' 'tmp_2_370' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1488 <SV = 1487> <Delay = 12.3>
ST_1488 : Operation 6996 [1/4] (10.5ns)   --->   "%sum_370 = fadd float %sum_369, %tmp_2_369" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6996 'fadd' 'sum_370' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1488 : Operation 6997 [1/2] (12.3ns)   --->   "%tmp_2_370 = fmul float %flat_array_load_371, %fullyconnected_weigh_772" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6997 'fmul' 'tmp_2_370' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1489 <SV = 1488> <Delay = 10.5>
ST_1489 : Operation 6998 [4/4] (10.5ns)   --->   "%sum_371 = fadd float %sum_370, %tmp_2_370" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6998 'fadd' 'sum_371' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1490 <SV = 1489> <Delay = 10.5>
ST_1490 : Operation 6999 [1/1] (1.94ns)   --->   "%add_ln15_360 = add i15 -14168, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 6999 'add' 'add_ln15_360' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1490 : Operation 7000 [1/1] (0.00ns)   --->   "%zext_ln15_370 = zext i15 %add_ln15_360 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7000 'zext' 'zext_ln15_370' <Predicate = true> <Delay = 0.00>
ST_1490 : Operation 7001 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_373 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_370" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7001 'getelementptr' 'fullyconnected_weigh_373' <Predicate = true> <Delay = 0.00>
ST_1490 : Operation 7002 [3/4] (10.5ns)   --->   "%sum_371 = fadd float %sum_370, %tmp_2_370" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7002 'fadd' 'sum_371' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1490 : Operation 7003 [2/2] (3.25ns)   --->   "%flat_array_load_372 = load float* %flat_array_addr_372, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7003 'load' 'flat_array_load_372' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1490 : Operation 7004 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_773 = load float* %fullyconnected_weigh_373, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7004 'load' 'fullyconnected_weigh_773' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1491 <SV = 1490> <Delay = 15.6>
ST_1491 : Operation 7005 [2/4] (10.5ns)   --->   "%sum_371 = fadd float %sum_370, %tmp_2_370" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7005 'fadd' 'sum_371' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1491 : Operation 7006 [1/2] (3.25ns)   --->   "%flat_array_load_372 = load float* %flat_array_addr_372, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7006 'load' 'flat_array_load_372' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1491 : Operation 7007 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_773 = load float* %fullyconnected_weigh_373, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7007 'load' 'fullyconnected_weigh_773' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1491 : Operation 7008 [2/2] (12.3ns)   --->   "%tmp_2_371 = fmul float %flat_array_load_372, %fullyconnected_weigh_773" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7008 'fmul' 'tmp_2_371' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1492 <SV = 1491> <Delay = 12.3>
ST_1492 : Operation 7009 [1/4] (10.5ns)   --->   "%sum_371 = fadd float %sum_370, %tmp_2_370" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7009 'fadd' 'sum_371' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1492 : Operation 7010 [1/2] (12.3ns)   --->   "%tmp_2_371 = fmul float %flat_array_load_372, %fullyconnected_weigh_773" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7010 'fmul' 'tmp_2_371' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1493 <SV = 1492> <Delay = 10.5>
ST_1493 : Operation 7011 [4/4] (10.5ns)   --->   "%sum_372 = fadd float %sum_371, %tmp_2_371" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7011 'fadd' 'sum_372' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1494 <SV = 1493> <Delay = 10.5>
ST_1494 : Operation 7012 [1/1] (1.94ns)   --->   "%add_ln15_361 = add i15 -14118, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7012 'add' 'add_ln15_361' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1494 : Operation 7013 [1/1] (0.00ns)   --->   "%zext_ln15_371 = zext i15 %add_ln15_361 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7013 'zext' 'zext_ln15_371' <Predicate = true> <Delay = 0.00>
ST_1494 : Operation 7014 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_374 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_371" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7014 'getelementptr' 'fullyconnected_weigh_374' <Predicate = true> <Delay = 0.00>
ST_1494 : Operation 7015 [3/4] (10.5ns)   --->   "%sum_372 = fadd float %sum_371, %tmp_2_371" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7015 'fadd' 'sum_372' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1494 : Operation 7016 [2/2] (3.25ns)   --->   "%flat_array_load_373 = load float* %flat_array_addr_373, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7016 'load' 'flat_array_load_373' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1494 : Operation 7017 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_774 = load float* %fullyconnected_weigh_374, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7017 'load' 'fullyconnected_weigh_774' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1495 <SV = 1494> <Delay = 15.6>
ST_1495 : Operation 7018 [2/4] (10.5ns)   --->   "%sum_372 = fadd float %sum_371, %tmp_2_371" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7018 'fadd' 'sum_372' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1495 : Operation 7019 [1/2] (3.25ns)   --->   "%flat_array_load_373 = load float* %flat_array_addr_373, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7019 'load' 'flat_array_load_373' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1495 : Operation 7020 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_774 = load float* %fullyconnected_weigh_374, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7020 'load' 'fullyconnected_weigh_774' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1495 : Operation 7021 [2/2] (12.3ns)   --->   "%tmp_2_372 = fmul float %flat_array_load_373, %fullyconnected_weigh_774" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7021 'fmul' 'tmp_2_372' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1496 <SV = 1495> <Delay = 12.3>
ST_1496 : Operation 7022 [1/4] (10.5ns)   --->   "%sum_372 = fadd float %sum_371, %tmp_2_371" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7022 'fadd' 'sum_372' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1496 : Operation 7023 [1/2] (12.3ns)   --->   "%tmp_2_372 = fmul float %flat_array_load_373, %fullyconnected_weigh_774" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7023 'fmul' 'tmp_2_372' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1497 <SV = 1496> <Delay = 10.5>
ST_1497 : Operation 7024 [4/4] (10.5ns)   --->   "%sum_373 = fadd float %sum_372, %tmp_2_372" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7024 'fadd' 'sum_373' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1498 <SV = 1497> <Delay = 10.5>
ST_1498 : Operation 7025 [1/1] (1.94ns)   --->   "%add_ln15_362 = add i15 -14068, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7025 'add' 'add_ln15_362' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1498 : Operation 7026 [1/1] (0.00ns)   --->   "%zext_ln15_372 = zext i15 %add_ln15_362 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7026 'zext' 'zext_ln15_372' <Predicate = true> <Delay = 0.00>
ST_1498 : Operation 7027 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_375 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_372" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7027 'getelementptr' 'fullyconnected_weigh_375' <Predicate = true> <Delay = 0.00>
ST_1498 : Operation 7028 [3/4] (10.5ns)   --->   "%sum_373 = fadd float %sum_372, %tmp_2_372" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7028 'fadd' 'sum_373' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1498 : Operation 7029 [2/2] (3.25ns)   --->   "%flat_array_load_374 = load float* %flat_array_addr_374, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7029 'load' 'flat_array_load_374' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1498 : Operation 7030 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_775 = load float* %fullyconnected_weigh_375, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7030 'load' 'fullyconnected_weigh_775' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1499 <SV = 1498> <Delay = 15.6>
ST_1499 : Operation 7031 [2/4] (10.5ns)   --->   "%sum_373 = fadd float %sum_372, %tmp_2_372" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7031 'fadd' 'sum_373' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1499 : Operation 7032 [1/2] (3.25ns)   --->   "%flat_array_load_374 = load float* %flat_array_addr_374, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7032 'load' 'flat_array_load_374' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1499 : Operation 7033 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_775 = load float* %fullyconnected_weigh_375, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7033 'load' 'fullyconnected_weigh_775' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1499 : Operation 7034 [2/2] (12.3ns)   --->   "%tmp_2_373 = fmul float %flat_array_load_374, %fullyconnected_weigh_775" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7034 'fmul' 'tmp_2_373' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1500 <SV = 1499> <Delay = 12.3>
ST_1500 : Operation 7035 [1/4] (10.5ns)   --->   "%sum_373 = fadd float %sum_372, %tmp_2_372" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7035 'fadd' 'sum_373' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1500 : Operation 7036 [1/2] (12.3ns)   --->   "%tmp_2_373 = fmul float %flat_array_load_374, %fullyconnected_weigh_775" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7036 'fmul' 'tmp_2_373' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1501 <SV = 1500> <Delay = 10.5>
ST_1501 : Operation 7037 [4/4] (10.5ns)   --->   "%sum_374 = fadd float %sum_373, %tmp_2_373" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7037 'fadd' 'sum_374' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1502 <SV = 1501> <Delay = 10.5>
ST_1502 : Operation 7038 [1/1] (1.94ns)   --->   "%add_ln15_363 = add i15 -14018, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7038 'add' 'add_ln15_363' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1502 : Operation 7039 [1/1] (0.00ns)   --->   "%zext_ln15_373 = zext i15 %add_ln15_363 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7039 'zext' 'zext_ln15_373' <Predicate = true> <Delay = 0.00>
ST_1502 : Operation 7040 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_376 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_373" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7040 'getelementptr' 'fullyconnected_weigh_376' <Predicate = true> <Delay = 0.00>
ST_1502 : Operation 7041 [3/4] (10.5ns)   --->   "%sum_374 = fadd float %sum_373, %tmp_2_373" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7041 'fadd' 'sum_374' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1502 : Operation 7042 [2/2] (3.25ns)   --->   "%flat_array_load_375 = load float* %flat_array_addr_375, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7042 'load' 'flat_array_load_375' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1502 : Operation 7043 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_776 = load float* %fullyconnected_weigh_376, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7043 'load' 'fullyconnected_weigh_776' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1503 <SV = 1502> <Delay = 15.6>
ST_1503 : Operation 7044 [2/4] (10.5ns)   --->   "%sum_374 = fadd float %sum_373, %tmp_2_373" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7044 'fadd' 'sum_374' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1503 : Operation 7045 [1/2] (3.25ns)   --->   "%flat_array_load_375 = load float* %flat_array_addr_375, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7045 'load' 'flat_array_load_375' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1503 : Operation 7046 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_776 = load float* %fullyconnected_weigh_376, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7046 'load' 'fullyconnected_weigh_776' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1503 : Operation 7047 [2/2] (12.3ns)   --->   "%tmp_2_374 = fmul float %flat_array_load_375, %fullyconnected_weigh_776" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7047 'fmul' 'tmp_2_374' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1504 <SV = 1503> <Delay = 12.3>
ST_1504 : Operation 7048 [1/4] (10.5ns)   --->   "%sum_374 = fadd float %sum_373, %tmp_2_373" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7048 'fadd' 'sum_374' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1504 : Operation 7049 [1/2] (12.3ns)   --->   "%tmp_2_374 = fmul float %flat_array_load_375, %fullyconnected_weigh_776" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7049 'fmul' 'tmp_2_374' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1505 <SV = 1504> <Delay = 10.5>
ST_1505 : Operation 7050 [4/4] (10.5ns)   --->   "%sum_375 = fadd float %sum_374, %tmp_2_374" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7050 'fadd' 'sum_375' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1506 <SV = 1505> <Delay = 10.5>
ST_1506 : Operation 7051 [1/1] (1.94ns)   --->   "%add_ln15_364 = add i15 -13968, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7051 'add' 'add_ln15_364' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1506 : Operation 7052 [1/1] (0.00ns)   --->   "%zext_ln15_374 = zext i15 %add_ln15_364 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7052 'zext' 'zext_ln15_374' <Predicate = true> <Delay = 0.00>
ST_1506 : Operation 7053 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_377 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_374" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7053 'getelementptr' 'fullyconnected_weigh_377' <Predicate = true> <Delay = 0.00>
ST_1506 : Operation 7054 [3/4] (10.5ns)   --->   "%sum_375 = fadd float %sum_374, %tmp_2_374" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7054 'fadd' 'sum_375' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1506 : Operation 7055 [2/2] (3.25ns)   --->   "%flat_array_load_376 = load float* %flat_array_addr_376, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7055 'load' 'flat_array_load_376' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1506 : Operation 7056 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_777 = load float* %fullyconnected_weigh_377, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7056 'load' 'fullyconnected_weigh_777' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1507 <SV = 1506> <Delay = 15.6>
ST_1507 : Operation 7057 [2/4] (10.5ns)   --->   "%sum_375 = fadd float %sum_374, %tmp_2_374" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7057 'fadd' 'sum_375' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1507 : Operation 7058 [1/2] (3.25ns)   --->   "%flat_array_load_376 = load float* %flat_array_addr_376, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7058 'load' 'flat_array_load_376' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1507 : Operation 7059 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_777 = load float* %fullyconnected_weigh_377, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7059 'load' 'fullyconnected_weigh_777' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1507 : Operation 7060 [2/2] (12.3ns)   --->   "%tmp_2_375 = fmul float %flat_array_load_376, %fullyconnected_weigh_777" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7060 'fmul' 'tmp_2_375' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1508 <SV = 1507> <Delay = 12.3>
ST_1508 : Operation 7061 [1/4] (10.5ns)   --->   "%sum_375 = fadd float %sum_374, %tmp_2_374" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7061 'fadd' 'sum_375' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1508 : Operation 7062 [1/2] (12.3ns)   --->   "%tmp_2_375 = fmul float %flat_array_load_376, %fullyconnected_weigh_777" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7062 'fmul' 'tmp_2_375' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1509 <SV = 1508> <Delay = 10.5>
ST_1509 : Operation 7063 [4/4] (10.5ns)   --->   "%sum_376 = fadd float %sum_375, %tmp_2_375" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7063 'fadd' 'sum_376' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1510 <SV = 1509> <Delay = 10.5>
ST_1510 : Operation 7064 [1/1] (1.94ns)   --->   "%add_ln15_365 = add i15 -13918, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7064 'add' 'add_ln15_365' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1510 : Operation 7065 [1/1] (0.00ns)   --->   "%zext_ln15_375 = zext i15 %add_ln15_365 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7065 'zext' 'zext_ln15_375' <Predicate = true> <Delay = 0.00>
ST_1510 : Operation 7066 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_378 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_375" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7066 'getelementptr' 'fullyconnected_weigh_378' <Predicate = true> <Delay = 0.00>
ST_1510 : Operation 7067 [3/4] (10.5ns)   --->   "%sum_376 = fadd float %sum_375, %tmp_2_375" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7067 'fadd' 'sum_376' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1510 : Operation 7068 [2/2] (3.25ns)   --->   "%flat_array_load_377 = load float* %flat_array_addr_377, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7068 'load' 'flat_array_load_377' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1510 : Operation 7069 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_778 = load float* %fullyconnected_weigh_378, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7069 'load' 'fullyconnected_weigh_778' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1511 <SV = 1510> <Delay = 15.6>
ST_1511 : Operation 7070 [2/4] (10.5ns)   --->   "%sum_376 = fadd float %sum_375, %tmp_2_375" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7070 'fadd' 'sum_376' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1511 : Operation 7071 [1/2] (3.25ns)   --->   "%flat_array_load_377 = load float* %flat_array_addr_377, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7071 'load' 'flat_array_load_377' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1511 : Operation 7072 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_778 = load float* %fullyconnected_weigh_378, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7072 'load' 'fullyconnected_weigh_778' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1511 : Operation 7073 [2/2] (12.3ns)   --->   "%tmp_2_376 = fmul float %flat_array_load_377, %fullyconnected_weigh_778" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7073 'fmul' 'tmp_2_376' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1512 <SV = 1511> <Delay = 12.3>
ST_1512 : Operation 7074 [1/4] (10.5ns)   --->   "%sum_376 = fadd float %sum_375, %tmp_2_375" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7074 'fadd' 'sum_376' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1512 : Operation 7075 [1/2] (12.3ns)   --->   "%tmp_2_376 = fmul float %flat_array_load_377, %fullyconnected_weigh_778" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7075 'fmul' 'tmp_2_376' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1513 <SV = 1512> <Delay = 10.5>
ST_1513 : Operation 7076 [4/4] (10.5ns)   --->   "%sum_377 = fadd float %sum_376, %tmp_2_376" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7076 'fadd' 'sum_377' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1514 <SV = 1513> <Delay = 10.5>
ST_1514 : Operation 7077 [1/1] (1.94ns)   --->   "%add_ln15_366 = add i15 -13868, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7077 'add' 'add_ln15_366' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1514 : Operation 7078 [1/1] (0.00ns)   --->   "%zext_ln15_376 = zext i15 %add_ln15_366 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7078 'zext' 'zext_ln15_376' <Predicate = true> <Delay = 0.00>
ST_1514 : Operation 7079 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_379 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_376" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7079 'getelementptr' 'fullyconnected_weigh_379' <Predicate = true> <Delay = 0.00>
ST_1514 : Operation 7080 [3/4] (10.5ns)   --->   "%sum_377 = fadd float %sum_376, %tmp_2_376" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7080 'fadd' 'sum_377' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1514 : Operation 7081 [2/2] (3.25ns)   --->   "%flat_array_load_378 = load float* %flat_array_addr_378, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7081 'load' 'flat_array_load_378' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1514 : Operation 7082 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_779 = load float* %fullyconnected_weigh_379, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7082 'load' 'fullyconnected_weigh_779' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1515 <SV = 1514> <Delay = 15.6>
ST_1515 : Operation 7083 [2/4] (10.5ns)   --->   "%sum_377 = fadd float %sum_376, %tmp_2_376" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7083 'fadd' 'sum_377' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1515 : Operation 7084 [1/2] (3.25ns)   --->   "%flat_array_load_378 = load float* %flat_array_addr_378, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7084 'load' 'flat_array_load_378' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1515 : Operation 7085 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_779 = load float* %fullyconnected_weigh_379, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7085 'load' 'fullyconnected_weigh_779' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1515 : Operation 7086 [2/2] (12.3ns)   --->   "%tmp_2_377 = fmul float %flat_array_load_378, %fullyconnected_weigh_779" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7086 'fmul' 'tmp_2_377' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1516 <SV = 1515> <Delay = 12.3>
ST_1516 : Operation 7087 [1/4] (10.5ns)   --->   "%sum_377 = fadd float %sum_376, %tmp_2_376" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7087 'fadd' 'sum_377' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1516 : Operation 7088 [1/2] (12.3ns)   --->   "%tmp_2_377 = fmul float %flat_array_load_378, %fullyconnected_weigh_779" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7088 'fmul' 'tmp_2_377' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1517 <SV = 1516> <Delay = 10.5>
ST_1517 : Operation 7089 [4/4] (10.5ns)   --->   "%sum_378 = fadd float %sum_377, %tmp_2_377" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7089 'fadd' 'sum_378' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1518 <SV = 1517> <Delay = 10.5>
ST_1518 : Operation 7090 [1/1] (1.94ns)   --->   "%add_ln15_367 = add i15 -13818, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7090 'add' 'add_ln15_367' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1518 : Operation 7091 [1/1] (0.00ns)   --->   "%zext_ln15_377 = zext i15 %add_ln15_367 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7091 'zext' 'zext_ln15_377' <Predicate = true> <Delay = 0.00>
ST_1518 : Operation 7092 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_380 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_377" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7092 'getelementptr' 'fullyconnected_weigh_380' <Predicate = true> <Delay = 0.00>
ST_1518 : Operation 7093 [3/4] (10.5ns)   --->   "%sum_378 = fadd float %sum_377, %tmp_2_377" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7093 'fadd' 'sum_378' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1518 : Operation 7094 [2/2] (3.25ns)   --->   "%flat_array_load_379 = load float* %flat_array_addr_379, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7094 'load' 'flat_array_load_379' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1518 : Operation 7095 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_780 = load float* %fullyconnected_weigh_380, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7095 'load' 'fullyconnected_weigh_780' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1519 <SV = 1518> <Delay = 15.6>
ST_1519 : Operation 7096 [2/4] (10.5ns)   --->   "%sum_378 = fadd float %sum_377, %tmp_2_377" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7096 'fadd' 'sum_378' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1519 : Operation 7097 [1/2] (3.25ns)   --->   "%flat_array_load_379 = load float* %flat_array_addr_379, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7097 'load' 'flat_array_load_379' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1519 : Operation 7098 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_780 = load float* %fullyconnected_weigh_380, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7098 'load' 'fullyconnected_weigh_780' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1519 : Operation 7099 [2/2] (12.3ns)   --->   "%tmp_2_378 = fmul float %flat_array_load_379, %fullyconnected_weigh_780" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7099 'fmul' 'tmp_2_378' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1520 <SV = 1519> <Delay = 12.3>
ST_1520 : Operation 7100 [1/4] (10.5ns)   --->   "%sum_378 = fadd float %sum_377, %tmp_2_377" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7100 'fadd' 'sum_378' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1520 : Operation 7101 [1/2] (12.3ns)   --->   "%tmp_2_378 = fmul float %flat_array_load_379, %fullyconnected_weigh_780" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7101 'fmul' 'tmp_2_378' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1521 <SV = 1520> <Delay = 10.5>
ST_1521 : Operation 7102 [4/4] (10.5ns)   --->   "%sum_379 = fadd float %sum_378, %tmp_2_378" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7102 'fadd' 'sum_379' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1522 <SV = 1521> <Delay = 10.5>
ST_1522 : Operation 7103 [1/1] (1.94ns)   --->   "%add_ln15_368 = add i15 -13768, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7103 'add' 'add_ln15_368' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1522 : Operation 7104 [1/1] (0.00ns)   --->   "%zext_ln15_378 = zext i15 %add_ln15_368 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7104 'zext' 'zext_ln15_378' <Predicate = true> <Delay = 0.00>
ST_1522 : Operation 7105 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_381 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_378" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7105 'getelementptr' 'fullyconnected_weigh_381' <Predicate = true> <Delay = 0.00>
ST_1522 : Operation 7106 [3/4] (10.5ns)   --->   "%sum_379 = fadd float %sum_378, %tmp_2_378" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7106 'fadd' 'sum_379' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1522 : Operation 7107 [2/2] (3.25ns)   --->   "%flat_array_load_380 = load float* %flat_array_addr_380, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7107 'load' 'flat_array_load_380' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1522 : Operation 7108 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_781 = load float* %fullyconnected_weigh_381, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7108 'load' 'fullyconnected_weigh_781' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1523 <SV = 1522> <Delay = 15.6>
ST_1523 : Operation 7109 [2/4] (10.5ns)   --->   "%sum_379 = fadd float %sum_378, %tmp_2_378" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7109 'fadd' 'sum_379' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1523 : Operation 7110 [1/2] (3.25ns)   --->   "%flat_array_load_380 = load float* %flat_array_addr_380, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7110 'load' 'flat_array_load_380' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1523 : Operation 7111 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_781 = load float* %fullyconnected_weigh_381, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7111 'load' 'fullyconnected_weigh_781' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1523 : Operation 7112 [2/2] (12.3ns)   --->   "%tmp_2_379 = fmul float %flat_array_load_380, %fullyconnected_weigh_781" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7112 'fmul' 'tmp_2_379' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1524 <SV = 1523> <Delay = 12.3>
ST_1524 : Operation 7113 [1/4] (10.5ns)   --->   "%sum_379 = fadd float %sum_378, %tmp_2_378" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7113 'fadd' 'sum_379' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1524 : Operation 7114 [1/2] (12.3ns)   --->   "%tmp_2_379 = fmul float %flat_array_load_380, %fullyconnected_weigh_781" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7114 'fmul' 'tmp_2_379' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1525 <SV = 1524> <Delay = 10.5>
ST_1525 : Operation 7115 [4/4] (10.5ns)   --->   "%sum_380 = fadd float %sum_379, %tmp_2_379" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7115 'fadd' 'sum_380' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1526 <SV = 1525> <Delay = 10.5>
ST_1526 : Operation 7116 [1/1] (1.94ns)   --->   "%add_ln15_369 = add i15 -13718, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7116 'add' 'add_ln15_369' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1526 : Operation 7117 [1/1] (0.00ns)   --->   "%zext_ln15_379 = zext i15 %add_ln15_369 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7117 'zext' 'zext_ln15_379' <Predicate = true> <Delay = 0.00>
ST_1526 : Operation 7118 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_382 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_379" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7118 'getelementptr' 'fullyconnected_weigh_382' <Predicate = true> <Delay = 0.00>
ST_1526 : Operation 7119 [3/4] (10.5ns)   --->   "%sum_380 = fadd float %sum_379, %tmp_2_379" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7119 'fadd' 'sum_380' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1526 : Operation 7120 [2/2] (3.25ns)   --->   "%flat_array_load_381 = load float* %flat_array_addr_381, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7120 'load' 'flat_array_load_381' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1526 : Operation 7121 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_782 = load float* %fullyconnected_weigh_382, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7121 'load' 'fullyconnected_weigh_782' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1527 <SV = 1526> <Delay = 15.6>
ST_1527 : Operation 7122 [2/4] (10.5ns)   --->   "%sum_380 = fadd float %sum_379, %tmp_2_379" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7122 'fadd' 'sum_380' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1527 : Operation 7123 [1/2] (3.25ns)   --->   "%flat_array_load_381 = load float* %flat_array_addr_381, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7123 'load' 'flat_array_load_381' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1527 : Operation 7124 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_782 = load float* %fullyconnected_weigh_382, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7124 'load' 'fullyconnected_weigh_782' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1527 : Operation 7125 [2/2] (12.3ns)   --->   "%tmp_2_380 = fmul float %flat_array_load_381, %fullyconnected_weigh_782" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7125 'fmul' 'tmp_2_380' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1528 <SV = 1527> <Delay = 12.3>
ST_1528 : Operation 7126 [1/4] (10.5ns)   --->   "%sum_380 = fadd float %sum_379, %tmp_2_379" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7126 'fadd' 'sum_380' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1528 : Operation 7127 [1/2] (12.3ns)   --->   "%tmp_2_380 = fmul float %flat_array_load_381, %fullyconnected_weigh_782" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7127 'fmul' 'tmp_2_380' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1529 <SV = 1528> <Delay = 10.5>
ST_1529 : Operation 7128 [4/4] (10.5ns)   --->   "%sum_381 = fadd float %sum_380, %tmp_2_380" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7128 'fadd' 'sum_381' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1530 <SV = 1529> <Delay = 10.5>
ST_1530 : Operation 7129 [1/1] (1.94ns)   --->   "%add_ln15_370 = add i15 -13668, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7129 'add' 'add_ln15_370' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1530 : Operation 7130 [1/1] (0.00ns)   --->   "%zext_ln15_380 = zext i15 %add_ln15_370 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7130 'zext' 'zext_ln15_380' <Predicate = true> <Delay = 0.00>
ST_1530 : Operation 7131 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_383 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_380" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7131 'getelementptr' 'fullyconnected_weigh_383' <Predicate = true> <Delay = 0.00>
ST_1530 : Operation 7132 [3/4] (10.5ns)   --->   "%sum_381 = fadd float %sum_380, %tmp_2_380" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7132 'fadd' 'sum_381' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1530 : Operation 7133 [2/2] (3.25ns)   --->   "%flat_array_load_382 = load float* %flat_array_addr_382, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7133 'load' 'flat_array_load_382' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1530 : Operation 7134 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_783 = load float* %fullyconnected_weigh_383, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7134 'load' 'fullyconnected_weigh_783' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1531 <SV = 1530> <Delay = 15.6>
ST_1531 : Operation 7135 [2/4] (10.5ns)   --->   "%sum_381 = fadd float %sum_380, %tmp_2_380" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7135 'fadd' 'sum_381' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1531 : Operation 7136 [1/2] (3.25ns)   --->   "%flat_array_load_382 = load float* %flat_array_addr_382, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7136 'load' 'flat_array_load_382' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1531 : Operation 7137 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_783 = load float* %fullyconnected_weigh_383, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7137 'load' 'fullyconnected_weigh_783' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1531 : Operation 7138 [2/2] (12.3ns)   --->   "%tmp_2_381 = fmul float %flat_array_load_382, %fullyconnected_weigh_783" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7138 'fmul' 'tmp_2_381' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1532 <SV = 1531> <Delay = 12.3>
ST_1532 : Operation 7139 [1/4] (10.5ns)   --->   "%sum_381 = fadd float %sum_380, %tmp_2_380" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7139 'fadd' 'sum_381' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1532 : Operation 7140 [1/2] (12.3ns)   --->   "%tmp_2_381 = fmul float %flat_array_load_382, %fullyconnected_weigh_783" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7140 'fmul' 'tmp_2_381' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1533 <SV = 1532> <Delay = 10.5>
ST_1533 : Operation 7141 [4/4] (10.5ns)   --->   "%sum_382 = fadd float %sum_381, %tmp_2_381" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7141 'fadd' 'sum_382' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1534 <SV = 1533> <Delay = 10.5>
ST_1534 : Operation 7142 [1/1] (1.94ns)   --->   "%add_ln15_371 = add i15 -13618, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7142 'add' 'add_ln15_371' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1534 : Operation 7143 [1/1] (0.00ns)   --->   "%zext_ln15_381 = zext i15 %add_ln15_371 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7143 'zext' 'zext_ln15_381' <Predicate = true> <Delay = 0.00>
ST_1534 : Operation 7144 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_384 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_381" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7144 'getelementptr' 'fullyconnected_weigh_384' <Predicate = true> <Delay = 0.00>
ST_1534 : Operation 7145 [3/4] (10.5ns)   --->   "%sum_382 = fadd float %sum_381, %tmp_2_381" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7145 'fadd' 'sum_382' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1534 : Operation 7146 [2/2] (3.25ns)   --->   "%flat_array_load_383 = load float* %flat_array_addr_383, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7146 'load' 'flat_array_load_383' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1534 : Operation 7147 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_784 = load float* %fullyconnected_weigh_384, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7147 'load' 'fullyconnected_weigh_784' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1535 <SV = 1534> <Delay = 15.6>
ST_1535 : Operation 7148 [2/4] (10.5ns)   --->   "%sum_382 = fadd float %sum_381, %tmp_2_381" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7148 'fadd' 'sum_382' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1535 : Operation 7149 [1/2] (3.25ns)   --->   "%flat_array_load_383 = load float* %flat_array_addr_383, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7149 'load' 'flat_array_load_383' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1535 : Operation 7150 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_784 = load float* %fullyconnected_weigh_384, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7150 'load' 'fullyconnected_weigh_784' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1535 : Operation 7151 [2/2] (12.3ns)   --->   "%tmp_2_382 = fmul float %flat_array_load_383, %fullyconnected_weigh_784" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7151 'fmul' 'tmp_2_382' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1536 <SV = 1535> <Delay = 12.3>
ST_1536 : Operation 7152 [1/4] (10.5ns)   --->   "%sum_382 = fadd float %sum_381, %tmp_2_381" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7152 'fadd' 'sum_382' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1536 : Operation 7153 [1/2] (12.3ns)   --->   "%tmp_2_382 = fmul float %flat_array_load_383, %fullyconnected_weigh_784" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7153 'fmul' 'tmp_2_382' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1537 <SV = 1536> <Delay = 10.5>
ST_1537 : Operation 7154 [4/4] (10.5ns)   --->   "%sum_383 = fadd float %sum_382, %tmp_2_382" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7154 'fadd' 'sum_383' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1538 <SV = 1537> <Delay = 10.5>
ST_1538 : Operation 7155 [1/1] (0.00ns)   --->   "%tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 300, i6 %i_0)" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7155 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1538 : Operation 7156 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_385 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %tmp_14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7156 'getelementptr' 'fullyconnected_weigh_385' <Predicate = true> <Delay = 0.00>
ST_1538 : Operation 7157 [3/4] (10.5ns)   --->   "%sum_383 = fadd float %sum_382, %tmp_2_382" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7157 'fadd' 'sum_383' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1538 : Operation 7158 [2/2] (3.25ns)   --->   "%flat_array_load_384 = load float* %flat_array_addr_384, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7158 'load' 'flat_array_load_384' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1538 : Operation 7159 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_785 = load float* %fullyconnected_weigh_385, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7159 'load' 'fullyconnected_weigh_785' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1539 <SV = 1538> <Delay = 15.6>
ST_1539 : Operation 7160 [2/4] (10.5ns)   --->   "%sum_383 = fadd float %sum_382, %tmp_2_382" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7160 'fadd' 'sum_383' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1539 : Operation 7161 [1/2] (3.25ns)   --->   "%flat_array_load_384 = load float* %flat_array_addr_384, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7161 'load' 'flat_array_load_384' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1539 : Operation 7162 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_785 = load float* %fullyconnected_weigh_385, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7162 'load' 'fullyconnected_weigh_785' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1539 : Operation 7163 [2/2] (12.3ns)   --->   "%tmp_2_383 = fmul float %flat_array_load_384, %fullyconnected_weigh_785" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7163 'fmul' 'tmp_2_383' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1540 <SV = 1539> <Delay = 12.3>
ST_1540 : Operation 7164 [1/4] (10.5ns)   --->   "%sum_383 = fadd float %sum_382, %tmp_2_382" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7164 'fadd' 'sum_383' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1540 : Operation 7165 [1/2] (12.3ns)   --->   "%tmp_2_383 = fmul float %flat_array_load_384, %fullyconnected_weigh_785" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7165 'fmul' 'tmp_2_383' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1541 <SV = 1540> <Delay = 10.5>
ST_1541 : Operation 7166 [4/4] (10.5ns)   --->   "%sum_384 = fadd float %sum_383, %tmp_2_383" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7166 'fadd' 'sum_384' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1542 <SV = 1541> <Delay = 10.5>
ST_1542 : Operation 7167 [1/1] (1.94ns)   --->   "%add_ln15_372 = add i15 -13518, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7167 'add' 'add_ln15_372' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1542 : Operation 7168 [1/1] (0.00ns)   --->   "%zext_ln15_382 = zext i15 %add_ln15_372 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7168 'zext' 'zext_ln15_382' <Predicate = true> <Delay = 0.00>
ST_1542 : Operation 7169 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_386 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_382" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7169 'getelementptr' 'fullyconnected_weigh_386' <Predicate = true> <Delay = 0.00>
ST_1542 : Operation 7170 [3/4] (10.5ns)   --->   "%sum_384 = fadd float %sum_383, %tmp_2_383" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7170 'fadd' 'sum_384' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1542 : Operation 7171 [2/2] (3.25ns)   --->   "%flat_array_load_385 = load float* %flat_array_addr_385, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7171 'load' 'flat_array_load_385' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1542 : Operation 7172 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_786 = load float* %fullyconnected_weigh_386, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7172 'load' 'fullyconnected_weigh_786' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1543 <SV = 1542> <Delay = 15.6>
ST_1543 : Operation 7173 [2/4] (10.5ns)   --->   "%sum_384 = fadd float %sum_383, %tmp_2_383" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7173 'fadd' 'sum_384' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1543 : Operation 7174 [1/2] (3.25ns)   --->   "%flat_array_load_385 = load float* %flat_array_addr_385, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7174 'load' 'flat_array_load_385' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1543 : Operation 7175 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_786 = load float* %fullyconnected_weigh_386, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7175 'load' 'fullyconnected_weigh_786' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1543 : Operation 7176 [2/2] (12.3ns)   --->   "%tmp_2_384 = fmul float %flat_array_load_385, %fullyconnected_weigh_786" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7176 'fmul' 'tmp_2_384' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1544 <SV = 1543> <Delay = 12.3>
ST_1544 : Operation 7177 [1/4] (10.5ns)   --->   "%sum_384 = fadd float %sum_383, %tmp_2_383" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7177 'fadd' 'sum_384' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1544 : Operation 7178 [1/2] (12.3ns)   --->   "%tmp_2_384 = fmul float %flat_array_load_385, %fullyconnected_weigh_786" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7178 'fmul' 'tmp_2_384' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1545 <SV = 1544> <Delay = 10.5>
ST_1545 : Operation 7179 [4/4] (10.5ns)   --->   "%sum_385 = fadd float %sum_384, %tmp_2_384" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7179 'fadd' 'sum_385' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1546 <SV = 1545> <Delay = 10.5>
ST_1546 : Operation 7180 [1/1] (1.94ns)   --->   "%add_ln15_373 = add i15 -13468, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7180 'add' 'add_ln15_373' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1546 : Operation 7181 [1/1] (0.00ns)   --->   "%zext_ln15_383 = zext i15 %add_ln15_373 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7181 'zext' 'zext_ln15_383' <Predicate = true> <Delay = 0.00>
ST_1546 : Operation 7182 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_387 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_383" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7182 'getelementptr' 'fullyconnected_weigh_387' <Predicate = true> <Delay = 0.00>
ST_1546 : Operation 7183 [3/4] (10.5ns)   --->   "%sum_385 = fadd float %sum_384, %tmp_2_384" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7183 'fadd' 'sum_385' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1546 : Operation 7184 [2/2] (3.25ns)   --->   "%flat_array_load_386 = load float* %flat_array_addr_386, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7184 'load' 'flat_array_load_386' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1546 : Operation 7185 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_787 = load float* %fullyconnected_weigh_387, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7185 'load' 'fullyconnected_weigh_787' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1547 <SV = 1546> <Delay = 15.6>
ST_1547 : Operation 7186 [2/4] (10.5ns)   --->   "%sum_385 = fadd float %sum_384, %tmp_2_384" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7186 'fadd' 'sum_385' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1547 : Operation 7187 [1/2] (3.25ns)   --->   "%flat_array_load_386 = load float* %flat_array_addr_386, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7187 'load' 'flat_array_load_386' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1547 : Operation 7188 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_787 = load float* %fullyconnected_weigh_387, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7188 'load' 'fullyconnected_weigh_787' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1547 : Operation 7189 [2/2] (12.3ns)   --->   "%tmp_2_385 = fmul float %flat_array_load_386, %fullyconnected_weigh_787" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7189 'fmul' 'tmp_2_385' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1548 <SV = 1547> <Delay = 12.3>
ST_1548 : Operation 7190 [1/4] (10.5ns)   --->   "%sum_385 = fadd float %sum_384, %tmp_2_384" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7190 'fadd' 'sum_385' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1548 : Operation 7191 [1/2] (12.3ns)   --->   "%tmp_2_385 = fmul float %flat_array_load_386, %fullyconnected_weigh_787" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7191 'fmul' 'tmp_2_385' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1549 <SV = 1548> <Delay = 10.5>
ST_1549 : Operation 7192 [4/4] (10.5ns)   --->   "%sum_386 = fadd float %sum_385, %tmp_2_385" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7192 'fadd' 'sum_386' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1550 <SV = 1549> <Delay = 10.5>
ST_1550 : Operation 7193 [1/1] (1.94ns)   --->   "%add_ln15_374 = add i15 -13418, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7193 'add' 'add_ln15_374' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1550 : Operation 7194 [1/1] (0.00ns)   --->   "%zext_ln15_384 = zext i15 %add_ln15_374 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7194 'zext' 'zext_ln15_384' <Predicate = true> <Delay = 0.00>
ST_1550 : Operation 7195 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_388 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_384" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7195 'getelementptr' 'fullyconnected_weigh_388' <Predicate = true> <Delay = 0.00>
ST_1550 : Operation 7196 [3/4] (10.5ns)   --->   "%sum_386 = fadd float %sum_385, %tmp_2_385" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7196 'fadd' 'sum_386' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1550 : Operation 7197 [2/2] (3.25ns)   --->   "%flat_array_load_387 = load float* %flat_array_addr_387, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7197 'load' 'flat_array_load_387' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1550 : Operation 7198 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_788 = load float* %fullyconnected_weigh_388, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7198 'load' 'fullyconnected_weigh_788' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1551 <SV = 1550> <Delay = 15.6>
ST_1551 : Operation 7199 [2/4] (10.5ns)   --->   "%sum_386 = fadd float %sum_385, %tmp_2_385" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7199 'fadd' 'sum_386' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1551 : Operation 7200 [1/2] (3.25ns)   --->   "%flat_array_load_387 = load float* %flat_array_addr_387, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7200 'load' 'flat_array_load_387' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1551 : Operation 7201 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_788 = load float* %fullyconnected_weigh_388, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7201 'load' 'fullyconnected_weigh_788' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1551 : Operation 7202 [2/2] (12.3ns)   --->   "%tmp_2_386 = fmul float %flat_array_load_387, %fullyconnected_weigh_788" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7202 'fmul' 'tmp_2_386' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1552 <SV = 1551> <Delay = 12.3>
ST_1552 : Operation 7203 [1/4] (10.5ns)   --->   "%sum_386 = fadd float %sum_385, %tmp_2_385" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7203 'fadd' 'sum_386' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1552 : Operation 7204 [1/2] (12.3ns)   --->   "%tmp_2_386 = fmul float %flat_array_load_387, %fullyconnected_weigh_788" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7204 'fmul' 'tmp_2_386' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1553 <SV = 1552> <Delay = 10.5>
ST_1553 : Operation 7205 [4/4] (10.5ns)   --->   "%sum_387 = fadd float %sum_386, %tmp_2_386" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7205 'fadd' 'sum_387' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1554 <SV = 1553> <Delay = 10.5>
ST_1554 : Operation 7206 [1/1] (1.94ns)   --->   "%add_ln15_375 = add i15 -13368, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7206 'add' 'add_ln15_375' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1554 : Operation 7207 [1/1] (0.00ns)   --->   "%zext_ln15_385 = zext i15 %add_ln15_375 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7207 'zext' 'zext_ln15_385' <Predicate = true> <Delay = 0.00>
ST_1554 : Operation 7208 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_389 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_385" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7208 'getelementptr' 'fullyconnected_weigh_389' <Predicate = true> <Delay = 0.00>
ST_1554 : Operation 7209 [3/4] (10.5ns)   --->   "%sum_387 = fadd float %sum_386, %tmp_2_386" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7209 'fadd' 'sum_387' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1554 : Operation 7210 [2/2] (3.25ns)   --->   "%flat_array_load_388 = load float* %flat_array_addr_388, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7210 'load' 'flat_array_load_388' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1554 : Operation 7211 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_789 = load float* %fullyconnected_weigh_389, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7211 'load' 'fullyconnected_weigh_789' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1555 <SV = 1554> <Delay = 15.6>
ST_1555 : Operation 7212 [2/4] (10.5ns)   --->   "%sum_387 = fadd float %sum_386, %tmp_2_386" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7212 'fadd' 'sum_387' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1555 : Operation 7213 [1/2] (3.25ns)   --->   "%flat_array_load_388 = load float* %flat_array_addr_388, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7213 'load' 'flat_array_load_388' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1555 : Operation 7214 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_789 = load float* %fullyconnected_weigh_389, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7214 'load' 'fullyconnected_weigh_789' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1555 : Operation 7215 [2/2] (12.3ns)   --->   "%tmp_2_387 = fmul float %flat_array_load_388, %fullyconnected_weigh_789" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7215 'fmul' 'tmp_2_387' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1556 <SV = 1555> <Delay = 12.3>
ST_1556 : Operation 7216 [1/4] (10.5ns)   --->   "%sum_387 = fadd float %sum_386, %tmp_2_386" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7216 'fadd' 'sum_387' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1556 : Operation 7217 [1/2] (12.3ns)   --->   "%tmp_2_387 = fmul float %flat_array_load_388, %fullyconnected_weigh_789" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7217 'fmul' 'tmp_2_387' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1557 <SV = 1556> <Delay = 10.5>
ST_1557 : Operation 7218 [4/4] (10.5ns)   --->   "%sum_388 = fadd float %sum_387, %tmp_2_387" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7218 'fadd' 'sum_388' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1558 <SV = 1557> <Delay = 10.5>
ST_1558 : Operation 7219 [1/1] (1.94ns)   --->   "%add_ln15_376 = add i15 -13318, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7219 'add' 'add_ln15_376' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1558 : Operation 7220 [1/1] (0.00ns)   --->   "%zext_ln15_386 = zext i15 %add_ln15_376 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7220 'zext' 'zext_ln15_386' <Predicate = true> <Delay = 0.00>
ST_1558 : Operation 7221 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_390 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_386" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7221 'getelementptr' 'fullyconnected_weigh_390' <Predicate = true> <Delay = 0.00>
ST_1558 : Operation 7222 [3/4] (10.5ns)   --->   "%sum_388 = fadd float %sum_387, %tmp_2_387" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7222 'fadd' 'sum_388' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1558 : Operation 7223 [2/2] (3.25ns)   --->   "%flat_array_load_389 = load float* %flat_array_addr_389, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7223 'load' 'flat_array_load_389' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1558 : Operation 7224 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_790 = load float* %fullyconnected_weigh_390, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7224 'load' 'fullyconnected_weigh_790' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1559 <SV = 1558> <Delay = 15.6>
ST_1559 : Operation 7225 [2/4] (10.5ns)   --->   "%sum_388 = fadd float %sum_387, %tmp_2_387" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7225 'fadd' 'sum_388' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1559 : Operation 7226 [1/2] (3.25ns)   --->   "%flat_array_load_389 = load float* %flat_array_addr_389, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7226 'load' 'flat_array_load_389' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1559 : Operation 7227 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_790 = load float* %fullyconnected_weigh_390, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7227 'load' 'fullyconnected_weigh_790' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1559 : Operation 7228 [2/2] (12.3ns)   --->   "%tmp_2_388 = fmul float %flat_array_load_389, %fullyconnected_weigh_790" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7228 'fmul' 'tmp_2_388' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1560 <SV = 1559> <Delay = 12.3>
ST_1560 : Operation 7229 [1/4] (10.5ns)   --->   "%sum_388 = fadd float %sum_387, %tmp_2_387" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7229 'fadd' 'sum_388' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1560 : Operation 7230 [1/2] (12.3ns)   --->   "%tmp_2_388 = fmul float %flat_array_load_389, %fullyconnected_weigh_790" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7230 'fmul' 'tmp_2_388' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1561 <SV = 1560> <Delay = 10.5>
ST_1561 : Operation 7231 [4/4] (10.5ns)   --->   "%sum_389 = fadd float %sum_388, %tmp_2_388" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7231 'fadd' 'sum_389' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1562 <SV = 1561> <Delay = 10.5>
ST_1562 : Operation 7232 [1/1] (1.94ns)   --->   "%add_ln15_377 = add i15 -13268, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7232 'add' 'add_ln15_377' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1562 : Operation 7233 [1/1] (0.00ns)   --->   "%zext_ln15_387 = zext i15 %add_ln15_377 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7233 'zext' 'zext_ln15_387' <Predicate = true> <Delay = 0.00>
ST_1562 : Operation 7234 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_391 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_387" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7234 'getelementptr' 'fullyconnected_weigh_391' <Predicate = true> <Delay = 0.00>
ST_1562 : Operation 7235 [3/4] (10.5ns)   --->   "%sum_389 = fadd float %sum_388, %tmp_2_388" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7235 'fadd' 'sum_389' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1562 : Operation 7236 [2/2] (3.25ns)   --->   "%flat_array_load_390 = load float* %flat_array_addr_390, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7236 'load' 'flat_array_load_390' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1562 : Operation 7237 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_791 = load float* %fullyconnected_weigh_391, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7237 'load' 'fullyconnected_weigh_791' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1563 <SV = 1562> <Delay = 15.6>
ST_1563 : Operation 7238 [2/4] (10.5ns)   --->   "%sum_389 = fadd float %sum_388, %tmp_2_388" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7238 'fadd' 'sum_389' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1563 : Operation 7239 [1/2] (3.25ns)   --->   "%flat_array_load_390 = load float* %flat_array_addr_390, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7239 'load' 'flat_array_load_390' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1563 : Operation 7240 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_791 = load float* %fullyconnected_weigh_391, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7240 'load' 'fullyconnected_weigh_791' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1563 : Operation 7241 [2/2] (12.3ns)   --->   "%tmp_2_389 = fmul float %flat_array_load_390, %fullyconnected_weigh_791" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7241 'fmul' 'tmp_2_389' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1564 <SV = 1563> <Delay = 12.3>
ST_1564 : Operation 7242 [1/4] (10.5ns)   --->   "%sum_389 = fadd float %sum_388, %tmp_2_388" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7242 'fadd' 'sum_389' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1564 : Operation 7243 [1/2] (12.3ns)   --->   "%tmp_2_389 = fmul float %flat_array_load_390, %fullyconnected_weigh_791" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7243 'fmul' 'tmp_2_389' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1565 <SV = 1564> <Delay = 10.5>
ST_1565 : Operation 7244 [4/4] (10.5ns)   --->   "%sum_390 = fadd float %sum_389, %tmp_2_389" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7244 'fadd' 'sum_390' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1566 <SV = 1565> <Delay = 10.5>
ST_1566 : Operation 7245 [1/1] (1.94ns)   --->   "%add_ln15_378 = add i15 -13218, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7245 'add' 'add_ln15_378' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1566 : Operation 7246 [1/1] (0.00ns)   --->   "%zext_ln15_388 = zext i15 %add_ln15_378 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7246 'zext' 'zext_ln15_388' <Predicate = true> <Delay = 0.00>
ST_1566 : Operation 7247 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_392 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_388" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7247 'getelementptr' 'fullyconnected_weigh_392' <Predicate = true> <Delay = 0.00>
ST_1566 : Operation 7248 [3/4] (10.5ns)   --->   "%sum_390 = fadd float %sum_389, %tmp_2_389" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7248 'fadd' 'sum_390' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1566 : Operation 7249 [2/2] (3.25ns)   --->   "%flat_array_load_391 = load float* %flat_array_addr_391, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7249 'load' 'flat_array_load_391' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1566 : Operation 7250 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_792 = load float* %fullyconnected_weigh_392, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7250 'load' 'fullyconnected_weigh_792' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1567 <SV = 1566> <Delay = 15.6>
ST_1567 : Operation 7251 [2/4] (10.5ns)   --->   "%sum_390 = fadd float %sum_389, %tmp_2_389" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7251 'fadd' 'sum_390' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1567 : Operation 7252 [1/2] (3.25ns)   --->   "%flat_array_load_391 = load float* %flat_array_addr_391, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7252 'load' 'flat_array_load_391' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1567 : Operation 7253 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_792 = load float* %fullyconnected_weigh_392, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7253 'load' 'fullyconnected_weigh_792' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1567 : Operation 7254 [2/2] (12.3ns)   --->   "%tmp_2_390 = fmul float %flat_array_load_391, %fullyconnected_weigh_792" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7254 'fmul' 'tmp_2_390' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1568 <SV = 1567> <Delay = 12.3>
ST_1568 : Operation 7255 [1/4] (10.5ns)   --->   "%sum_390 = fadd float %sum_389, %tmp_2_389" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7255 'fadd' 'sum_390' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1568 : Operation 7256 [1/2] (12.3ns)   --->   "%tmp_2_390 = fmul float %flat_array_load_391, %fullyconnected_weigh_792" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7256 'fmul' 'tmp_2_390' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1569 <SV = 1568> <Delay = 10.5>
ST_1569 : Operation 7257 [4/4] (10.5ns)   --->   "%sum_391 = fadd float %sum_390, %tmp_2_390" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7257 'fadd' 'sum_391' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1570 <SV = 1569> <Delay = 10.5>
ST_1570 : Operation 7258 [1/1] (1.94ns)   --->   "%add_ln15_379 = add i15 -13168, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7258 'add' 'add_ln15_379' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1570 : Operation 7259 [1/1] (0.00ns)   --->   "%zext_ln15_389 = zext i15 %add_ln15_379 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7259 'zext' 'zext_ln15_389' <Predicate = true> <Delay = 0.00>
ST_1570 : Operation 7260 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_393 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_389" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7260 'getelementptr' 'fullyconnected_weigh_393' <Predicate = true> <Delay = 0.00>
ST_1570 : Operation 7261 [3/4] (10.5ns)   --->   "%sum_391 = fadd float %sum_390, %tmp_2_390" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7261 'fadd' 'sum_391' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1570 : Operation 7262 [2/2] (3.25ns)   --->   "%flat_array_load_392 = load float* %flat_array_addr_392, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7262 'load' 'flat_array_load_392' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1570 : Operation 7263 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_793 = load float* %fullyconnected_weigh_393, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7263 'load' 'fullyconnected_weigh_793' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1571 <SV = 1570> <Delay = 15.6>
ST_1571 : Operation 7264 [2/4] (10.5ns)   --->   "%sum_391 = fadd float %sum_390, %tmp_2_390" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7264 'fadd' 'sum_391' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1571 : Operation 7265 [1/2] (3.25ns)   --->   "%flat_array_load_392 = load float* %flat_array_addr_392, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7265 'load' 'flat_array_load_392' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1571 : Operation 7266 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_793 = load float* %fullyconnected_weigh_393, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7266 'load' 'fullyconnected_weigh_793' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1571 : Operation 7267 [2/2] (12.3ns)   --->   "%tmp_2_391 = fmul float %flat_array_load_392, %fullyconnected_weigh_793" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7267 'fmul' 'tmp_2_391' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1572 <SV = 1571> <Delay = 12.3>
ST_1572 : Operation 7268 [1/4] (10.5ns)   --->   "%sum_391 = fadd float %sum_390, %tmp_2_390" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7268 'fadd' 'sum_391' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1572 : Operation 7269 [1/2] (12.3ns)   --->   "%tmp_2_391 = fmul float %flat_array_load_392, %fullyconnected_weigh_793" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7269 'fmul' 'tmp_2_391' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1573 <SV = 1572> <Delay = 10.5>
ST_1573 : Operation 7270 [4/4] (10.5ns)   --->   "%sum_392 = fadd float %sum_391, %tmp_2_391" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7270 'fadd' 'sum_392' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1574 <SV = 1573> <Delay = 10.5>
ST_1574 : Operation 7271 [1/1] (1.94ns)   --->   "%add_ln15_380 = add i15 -13118, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7271 'add' 'add_ln15_380' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1574 : Operation 7272 [1/1] (0.00ns)   --->   "%zext_ln15_390 = zext i15 %add_ln15_380 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7272 'zext' 'zext_ln15_390' <Predicate = true> <Delay = 0.00>
ST_1574 : Operation 7273 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_394 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_390" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7273 'getelementptr' 'fullyconnected_weigh_394' <Predicate = true> <Delay = 0.00>
ST_1574 : Operation 7274 [3/4] (10.5ns)   --->   "%sum_392 = fadd float %sum_391, %tmp_2_391" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7274 'fadd' 'sum_392' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1574 : Operation 7275 [2/2] (3.25ns)   --->   "%flat_array_load_393 = load float* %flat_array_addr_393, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7275 'load' 'flat_array_load_393' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1574 : Operation 7276 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_794 = load float* %fullyconnected_weigh_394, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7276 'load' 'fullyconnected_weigh_794' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1575 <SV = 1574> <Delay = 15.6>
ST_1575 : Operation 7277 [2/4] (10.5ns)   --->   "%sum_392 = fadd float %sum_391, %tmp_2_391" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7277 'fadd' 'sum_392' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1575 : Operation 7278 [1/2] (3.25ns)   --->   "%flat_array_load_393 = load float* %flat_array_addr_393, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7278 'load' 'flat_array_load_393' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1575 : Operation 7279 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_794 = load float* %fullyconnected_weigh_394, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7279 'load' 'fullyconnected_weigh_794' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1575 : Operation 7280 [2/2] (12.3ns)   --->   "%tmp_2_392 = fmul float %flat_array_load_393, %fullyconnected_weigh_794" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7280 'fmul' 'tmp_2_392' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1576 <SV = 1575> <Delay = 12.3>
ST_1576 : Operation 7281 [1/4] (10.5ns)   --->   "%sum_392 = fadd float %sum_391, %tmp_2_391" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7281 'fadd' 'sum_392' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1576 : Operation 7282 [1/2] (12.3ns)   --->   "%tmp_2_392 = fmul float %flat_array_load_393, %fullyconnected_weigh_794" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7282 'fmul' 'tmp_2_392' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1577 <SV = 1576> <Delay = 10.5>
ST_1577 : Operation 7283 [4/4] (10.5ns)   --->   "%sum_393 = fadd float %sum_392, %tmp_2_392" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7283 'fadd' 'sum_393' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1578 <SV = 1577> <Delay = 10.5>
ST_1578 : Operation 7284 [1/1] (1.94ns)   --->   "%add_ln15_381 = add i15 -13068, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7284 'add' 'add_ln15_381' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1578 : Operation 7285 [1/1] (0.00ns)   --->   "%zext_ln15_391 = zext i15 %add_ln15_381 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7285 'zext' 'zext_ln15_391' <Predicate = true> <Delay = 0.00>
ST_1578 : Operation 7286 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_395 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_391" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7286 'getelementptr' 'fullyconnected_weigh_395' <Predicate = true> <Delay = 0.00>
ST_1578 : Operation 7287 [3/4] (10.5ns)   --->   "%sum_393 = fadd float %sum_392, %tmp_2_392" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7287 'fadd' 'sum_393' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1578 : Operation 7288 [2/2] (3.25ns)   --->   "%flat_array_load_394 = load float* %flat_array_addr_394, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7288 'load' 'flat_array_load_394' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1578 : Operation 7289 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_795 = load float* %fullyconnected_weigh_395, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7289 'load' 'fullyconnected_weigh_795' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1579 <SV = 1578> <Delay = 15.6>
ST_1579 : Operation 7290 [2/4] (10.5ns)   --->   "%sum_393 = fadd float %sum_392, %tmp_2_392" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7290 'fadd' 'sum_393' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1579 : Operation 7291 [1/2] (3.25ns)   --->   "%flat_array_load_394 = load float* %flat_array_addr_394, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7291 'load' 'flat_array_load_394' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1579 : Operation 7292 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_795 = load float* %fullyconnected_weigh_395, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7292 'load' 'fullyconnected_weigh_795' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1579 : Operation 7293 [2/2] (12.3ns)   --->   "%tmp_2_393 = fmul float %flat_array_load_394, %fullyconnected_weigh_795" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7293 'fmul' 'tmp_2_393' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1580 <SV = 1579> <Delay = 12.3>
ST_1580 : Operation 7294 [1/4] (10.5ns)   --->   "%sum_393 = fadd float %sum_392, %tmp_2_392" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7294 'fadd' 'sum_393' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1580 : Operation 7295 [1/2] (12.3ns)   --->   "%tmp_2_393 = fmul float %flat_array_load_394, %fullyconnected_weigh_795" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7295 'fmul' 'tmp_2_393' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1581 <SV = 1580> <Delay = 10.5>
ST_1581 : Operation 7296 [4/4] (10.5ns)   --->   "%sum_394 = fadd float %sum_393, %tmp_2_393" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7296 'fadd' 'sum_394' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1582 <SV = 1581> <Delay = 10.5>
ST_1582 : Operation 7297 [1/1] (1.94ns)   --->   "%add_ln15_382 = add i15 -13018, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7297 'add' 'add_ln15_382' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1582 : Operation 7298 [1/1] (0.00ns)   --->   "%zext_ln15_392 = zext i15 %add_ln15_382 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7298 'zext' 'zext_ln15_392' <Predicate = true> <Delay = 0.00>
ST_1582 : Operation 7299 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_396 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_392" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7299 'getelementptr' 'fullyconnected_weigh_396' <Predicate = true> <Delay = 0.00>
ST_1582 : Operation 7300 [3/4] (10.5ns)   --->   "%sum_394 = fadd float %sum_393, %tmp_2_393" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7300 'fadd' 'sum_394' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1582 : Operation 7301 [2/2] (3.25ns)   --->   "%flat_array_load_395 = load float* %flat_array_addr_395, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7301 'load' 'flat_array_load_395' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1582 : Operation 7302 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_796 = load float* %fullyconnected_weigh_396, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7302 'load' 'fullyconnected_weigh_796' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1583 <SV = 1582> <Delay = 15.6>
ST_1583 : Operation 7303 [2/4] (10.5ns)   --->   "%sum_394 = fadd float %sum_393, %tmp_2_393" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7303 'fadd' 'sum_394' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1583 : Operation 7304 [1/2] (3.25ns)   --->   "%flat_array_load_395 = load float* %flat_array_addr_395, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7304 'load' 'flat_array_load_395' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1583 : Operation 7305 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_796 = load float* %fullyconnected_weigh_396, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7305 'load' 'fullyconnected_weigh_796' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1583 : Operation 7306 [2/2] (12.3ns)   --->   "%tmp_2_394 = fmul float %flat_array_load_395, %fullyconnected_weigh_796" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7306 'fmul' 'tmp_2_394' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1584 <SV = 1583> <Delay = 12.3>
ST_1584 : Operation 7307 [1/4] (10.5ns)   --->   "%sum_394 = fadd float %sum_393, %tmp_2_393" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7307 'fadd' 'sum_394' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1584 : Operation 7308 [1/2] (12.3ns)   --->   "%tmp_2_394 = fmul float %flat_array_load_395, %fullyconnected_weigh_796" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7308 'fmul' 'tmp_2_394' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1585 <SV = 1584> <Delay = 10.5>
ST_1585 : Operation 7309 [4/4] (10.5ns)   --->   "%sum_395 = fadd float %sum_394, %tmp_2_394" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7309 'fadd' 'sum_395' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1586 <SV = 1585> <Delay = 10.5>
ST_1586 : Operation 7310 [1/1] (1.94ns)   --->   "%add_ln15_383 = add i15 -12968, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7310 'add' 'add_ln15_383' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1586 : Operation 7311 [1/1] (0.00ns)   --->   "%zext_ln15_393 = zext i15 %add_ln15_383 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7311 'zext' 'zext_ln15_393' <Predicate = true> <Delay = 0.00>
ST_1586 : Operation 7312 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_397 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_393" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7312 'getelementptr' 'fullyconnected_weigh_397' <Predicate = true> <Delay = 0.00>
ST_1586 : Operation 7313 [3/4] (10.5ns)   --->   "%sum_395 = fadd float %sum_394, %tmp_2_394" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7313 'fadd' 'sum_395' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1586 : Operation 7314 [2/2] (3.25ns)   --->   "%flat_array_load_396 = load float* %flat_array_addr_396, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7314 'load' 'flat_array_load_396' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1586 : Operation 7315 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_797 = load float* %fullyconnected_weigh_397, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7315 'load' 'fullyconnected_weigh_797' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1587 <SV = 1586> <Delay = 15.6>
ST_1587 : Operation 7316 [2/4] (10.5ns)   --->   "%sum_395 = fadd float %sum_394, %tmp_2_394" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7316 'fadd' 'sum_395' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1587 : Operation 7317 [1/2] (3.25ns)   --->   "%flat_array_load_396 = load float* %flat_array_addr_396, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7317 'load' 'flat_array_load_396' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1587 : Operation 7318 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_797 = load float* %fullyconnected_weigh_397, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7318 'load' 'fullyconnected_weigh_797' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1587 : Operation 7319 [2/2] (12.3ns)   --->   "%tmp_2_395 = fmul float %flat_array_load_396, %fullyconnected_weigh_797" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7319 'fmul' 'tmp_2_395' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1588 <SV = 1587> <Delay = 12.3>
ST_1588 : Operation 7320 [1/4] (10.5ns)   --->   "%sum_395 = fadd float %sum_394, %tmp_2_394" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7320 'fadd' 'sum_395' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1588 : Operation 7321 [1/2] (12.3ns)   --->   "%tmp_2_395 = fmul float %flat_array_load_396, %fullyconnected_weigh_797" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7321 'fmul' 'tmp_2_395' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1589 <SV = 1588> <Delay = 10.5>
ST_1589 : Operation 7322 [4/4] (10.5ns)   --->   "%sum_396 = fadd float %sum_395, %tmp_2_395" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7322 'fadd' 'sum_396' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1590 <SV = 1589> <Delay = 10.5>
ST_1590 : Operation 7323 [1/1] (1.94ns)   --->   "%add_ln15_384 = add i15 -12918, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7323 'add' 'add_ln15_384' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1590 : Operation 7324 [1/1] (0.00ns)   --->   "%zext_ln15_394 = zext i15 %add_ln15_384 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7324 'zext' 'zext_ln15_394' <Predicate = true> <Delay = 0.00>
ST_1590 : Operation 7325 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_398 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_394" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7325 'getelementptr' 'fullyconnected_weigh_398' <Predicate = true> <Delay = 0.00>
ST_1590 : Operation 7326 [3/4] (10.5ns)   --->   "%sum_396 = fadd float %sum_395, %tmp_2_395" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7326 'fadd' 'sum_396' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1590 : Operation 7327 [2/2] (3.25ns)   --->   "%flat_array_load_397 = load float* %flat_array_addr_397, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7327 'load' 'flat_array_load_397' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1590 : Operation 7328 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_798 = load float* %fullyconnected_weigh_398, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7328 'load' 'fullyconnected_weigh_798' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1591 <SV = 1590> <Delay = 15.6>
ST_1591 : Operation 7329 [2/4] (10.5ns)   --->   "%sum_396 = fadd float %sum_395, %tmp_2_395" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7329 'fadd' 'sum_396' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1591 : Operation 7330 [1/2] (3.25ns)   --->   "%flat_array_load_397 = load float* %flat_array_addr_397, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7330 'load' 'flat_array_load_397' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1591 : Operation 7331 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_798 = load float* %fullyconnected_weigh_398, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7331 'load' 'fullyconnected_weigh_798' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1591 : Operation 7332 [2/2] (12.3ns)   --->   "%tmp_2_396 = fmul float %flat_array_load_397, %fullyconnected_weigh_798" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7332 'fmul' 'tmp_2_396' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1592 <SV = 1591> <Delay = 12.3>
ST_1592 : Operation 7333 [1/4] (10.5ns)   --->   "%sum_396 = fadd float %sum_395, %tmp_2_395" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7333 'fadd' 'sum_396' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1592 : Operation 7334 [1/2] (12.3ns)   --->   "%tmp_2_396 = fmul float %flat_array_load_397, %fullyconnected_weigh_798" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7334 'fmul' 'tmp_2_396' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1593 <SV = 1592> <Delay = 10.5>
ST_1593 : Operation 7335 [4/4] (10.5ns)   --->   "%sum_397 = fadd float %sum_396, %tmp_2_396" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7335 'fadd' 'sum_397' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1594 <SV = 1593> <Delay = 10.5>
ST_1594 : Operation 7336 [1/1] (1.94ns)   --->   "%add_ln15_385 = add i15 -12868, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7336 'add' 'add_ln15_385' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1594 : Operation 7337 [1/1] (0.00ns)   --->   "%zext_ln15_395 = zext i15 %add_ln15_385 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7337 'zext' 'zext_ln15_395' <Predicate = true> <Delay = 0.00>
ST_1594 : Operation 7338 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_399 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_395" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7338 'getelementptr' 'fullyconnected_weigh_399' <Predicate = true> <Delay = 0.00>
ST_1594 : Operation 7339 [3/4] (10.5ns)   --->   "%sum_397 = fadd float %sum_396, %tmp_2_396" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7339 'fadd' 'sum_397' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1594 : Operation 7340 [2/2] (3.25ns)   --->   "%flat_array_load_398 = load float* %flat_array_addr_398, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7340 'load' 'flat_array_load_398' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1594 : Operation 7341 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_799 = load float* %fullyconnected_weigh_399, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7341 'load' 'fullyconnected_weigh_799' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1595 <SV = 1594> <Delay = 15.6>
ST_1595 : Operation 7342 [2/4] (10.5ns)   --->   "%sum_397 = fadd float %sum_396, %tmp_2_396" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7342 'fadd' 'sum_397' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1595 : Operation 7343 [1/2] (3.25ns)   --->   "%flat_array_load_398 = load float* %flat_array_addr_398, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7343 'load' 'flat_array_load_398' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1595 : Operation 7344 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_799 = load float* %fullyconnected_weigh_399, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7344 'load' 'fullyconnected_weigh_799' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1595 : Operation 7345 [2/2] (12.3ns)   --->   "%tmp_2_397 = fmul float %flat_array_load_398, %fullyconnected_weigh_799" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7345 'fmul' 'tmp_2_397' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1596 <SV = 1595> <Delay = 12.3>
ST_1596 : Operation 7346 [1/4] (10.5ns)   --->   "%sum_397 = fadd float %sum_396, %tmp_2_396" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7346 'fadd' 'sum_397' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1596 : Operation 7347 [1/2] (12.3ns)   --->   "%tmp_2_397 = fmul float %flat_array_load_398, %fullyconnected_weigh_799" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7347 'fmul' 'tmp_2_397' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1597 <SV = 1596> <Delay = 10.5>
ST_1597 : Operation 7348 [4/4] (10.5ns)   --->   "%sum_398 = fadd float %sum_397, %tmp_2_397" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7348 'fadd' 'sum_398' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1598 <SV = 1597> <Delay = 10.5>
ST_1598 : Operation 7349 [1/1] (1.94ns)   --->   "%add_ln15_386 = add i15 -12818, %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7349 'add' 'add_ln15_386' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1598 : Operation 7350 [1/1] (0.00ns)   --->   "%zext_ln15_396 = zext i15 %add_ln15_386 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7350 'zext' 'zext_ln15_396' <Predicate = true> <Delay = 0.00>
ST_1598 : Operation 7351 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_400 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_396" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7351 'getelementptr' 'fullyconnected_weigh_400' <Predicate = true> <Delay = 0.00>
ST_1598 : Operation 7352 [3/4] (10.5ns)   --->   "%sum_398 = fadd float %sum_397, %tmp_2_397" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7352 'fadd' 'sum_398' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1598 : Operation 7353 [2/2] (3.25ns)   --->   "%flat_array_load_399 = load float* %flat_array_addr_399, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7353 'load' 'flat_array_load_399' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1598 : Operation 7354 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_800 = load float* %fullyconnected_weigh_400, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7354 'load' 'fullyconnected_weigh_800' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1599 <SV = 1598> <Delay = 15.6>
ST_1599 : Operation 7355 [2/4] (10.5ns)   --->   "%sum_398 = fadd float %sum_397, %tmp_2_397" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7355 'fadd' 'sum_398' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1599 : Operation 7356 [1/2] (3.25ns)   --->   "%flat_array_load_399 = load float* %flat_array_addr_399, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7356 'load' 'flat_array_load_399' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1599 : Operation 7357 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_800 = load float* %fullyconnected_weigh_400, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7357 'load' 'fullyconnected_weigh_800' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1599 : Operation 7358 [2/2] (12.3ns)   --->   "%tmp_2_398 = fmul float %flat_array_load_399, %fullyconnected_weigh_800" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7358 'fmul' 'tmp_2_398' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1600 <SV = 1599> <Delay = 12.3>
ST_1600 : Operation 7359 [1/4] (10.5ns)   --->   "%sum_398 = fadd float %sum_397, %tmp_2_397" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7359 'fadd' 'sum_398' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1600 : Operation 7360 [1/2] (12.3ns)   --->   "%tmp_2_398 = fmul float %flat_array_load_399, %fullyconnected_weigh_800" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7360 'fmul' 'tmp_2_398' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1601 <SV = 1600> <Delay = 10.5>
ST_1601 : Operation 7361 [4/4] (10.5ns)   --->   "%sum_399 = fadd float %sum_398, %tmp_2_398" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7361 'fadd' 'sum_399' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1602 <SV = 1601> <Delay = 10.5>
ST_1602 : Operation 7362 [3/4] (10.5ns)   --->   "%sum_399 = fadd float %sum_398, %tmp_2_398" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7362 'fadd' 'sum_399' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1603 <SV = 1602> <Delay = 10.5>
ST_1603 : Operation 7363 [2/4] (10.5ns)   --->   "%sum_399 = fadd float %sum_398, %tmp_2_398" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7363 'fadd' 'sum_399' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1604 <SV = 1603> <Delay = 10.5>
ST_1604 : Operation 7364 [1/4] (10.5ns)   --->   "%sum_399 = fadd float %sum_398, %tmp_2_398" [fullyconnected/fully_connected.cpp:15]   --->   Operation 7364 'fadd' 'sum_399' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1604 : Operation 7365 [1/1] (0.00ns)   --->   "%fullyconnected_bias_s = getelementptr inbounds [50 x float]* @fullyconnected_bias, i64 0, i64 %zext_ln15" [fullyconnected/fully_connected.cpp:18]   --->   Operation 7365 'getelementptr' 'fullyconnected_bias_s' <Predicate = true> <Delay = 0.00>
ST_1604 : Operation 7366 [2/2] (3.25ns)   --->   "%fullyconnected_bias_1 = load float* %fullyconnected_bias_s, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 7366 'load' 'fullyconnected_bias_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>

State 1605 <SV = 1604> <Delay = 13.7>
ST_1605 : Operation 7367 [1/2] (3.25ns)   --->   "%fullyconnected_bias_1 = load float* %fullyconnected_bias_s, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 7367 'load' 'fullyconnected_bias_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 50> <ROM>
ST_1605 : Operation 7368 [4/4] (10.5ns)   --->   "%tmp = fadd float %sum_399, %fullyconnected_bias_1" [fullyconnected/fully_connected.cpp:18]   --->   Operation 7368 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1606 <SV = 1605> <Delay = 10.5>
ST_1606 : Operation 7369 [3/4] (10.5ns)   --->   "%tmp = fadd float %sum_399, %fullyconnected_bias_1" [fullyconnected/fully_connected.cpp:18]   --->   Operation 7369 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1607 <SV = 1606> <Delay = 10.5>
ST_1607 : Operation 7370 [2/4] (10.5ns)   --->   "%tmp = fadd float %sum_399, %fullyconnected_bias_1" [fullyconnected/fully_connected.cpp:18]   --->   Operation 7370 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1608 <SV = 1607> <Delay = 15.9>
ST_1608 : Operation 7371 [1/4] (10.5ns)   --->   "%tmp = fadd float %sum_399, %fullyconnected_bias_1" [fullyconnected/fully_connected.cpp:18]   --->   Operation 7371 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1608 : Operation 7372 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp olt float %tmp, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 7372 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 1609 <SV = 1608> <Delay = 9.66>
ST_1609 : Operation 7373 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind" [fullyconnected/fully_connected.cpp:9]   --->   Operation 7373 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1609 : Operation 7374 [1/1] (0.00ns)   --->   "%dense_out_addr = getelementptr [50 x float]* %dense_out, i64 0, i64 %zext_ln15" [fullyconnected/fully_connected.cpp:18]   --->   Operation 7374 'getelementptr' 'dense_out_addr' <Predicate = true> <Delay = 0.00>
ST_1609 : Operation 7375 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast float %tmp to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 7375 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_1609 : Operation 7376 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 7376 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1609 : Operation 7377 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i32 %bitcast_ln20 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 7377 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_1609 : Operation 7378 [1/1] (1.55ns)   --->   "%icmp_ln20 = icmp ne i8 %tmp_1, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 7378 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1609 : Operation 7379 [1/1] (2.44ns)   --->   "%icmp_ln20_1 = icmp eq i23 %trunc_ln20, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 7379 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1609 : Operation 7380 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%or_ln20 = or i1 %icmp_ln20_1, %icmp_ln20" [fullyconnected/fully_connected.cpp:20]   --->   Operation 7380 'or' 'or_ln20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1609 : Operation 7381 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp olt float %tmp, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 7381 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1609 : Operation 7382 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%and_ln20 = and i1 %or_ln20, %tmp_3" [fullyconnected/fully_connected.cpp:20]   --->   Operation 7382 'and' 'and_ln20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1609 : Operation 7383 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20 = select i1 %and_ln20, float 0.000000e+00, float %tmp" [fullyconnected/fully_connected.cpp:20]   --->   Operation 7383 'select' 'select_ln20' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1609 : Operation 7384 [1/1] (3.25ns)   --->   "store float %select_ln20, float* %dense_out_addr, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 7384 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1609 : Operation 7385 [1/1] (0.00ns)   --->   "br label %1" [fullyconnected/fully_connected.cpp:9]   --->   Operation 7385 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', fullyconnected/fully_connected.cpp:9) [410]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fullyconnected/fully_connected.cpp:9) [410]  (0 ns)
	'getelementptr' operation ('fullyconnected_weigh_1', fullyconnected/fully_connected.cpp:15) [427]  (0 ns)
	'load' operation ('fullyconnected_weigh_401', fullyconnected/fully_connected.cpp:15) on array 'fullyconnected_weigh' [1763]  (3.25 ns)

 <State 3>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1762]  (3.25 ns)
	'fmul' operation ('tmp_2', fullyconnected/fully_connected.cpp:15) [1764]  (12.4 ns)

 <State 4>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', fullyconnected/fully_connected.cpp:15) [1764]  (12.4 ns)

 <State 5>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_s', fullyconnected/fully_connected.cpp:15) [1765]  (10.5 ns)

 <State 6>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_s', fullyconnected/fully_connected.cpp:15) [1765]  (10.5 ns)

 <State 7>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_1', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1766]  (3.25 ns)
	'fmul' operation ('tmp_2_1', fullyconnected/fully_connected.cpp:15) [1768]  (12.4 ns)

 <State 8>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_1', fullyconnected/fully_connected.cpp:15) [1768]  (12.4 ns)

 <State 9>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_1', fullyconnected/fully_connected.cpp:15) [1769]  (10.5 ns)

 <State 10>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_1', fullyconnected/fully_connected.cpp:15) [1769]  (10.5 ns)

 <State 11>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_2', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1770]  (3.25 ns)
	'fmul' operation ('tmp_2_2', fullyconnected/fully_connected.cpp:15) [1772]  (12.4 ns)

 <State 12>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_2', fullyconnected/fully_connected.cpp:15) [1772]  (12.4 ns)

 <State 13>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_2', fullyconnected/fully_connected.cpp:15) [1773]  (10.5 ns)

 <State 14>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_2', fullyconnected/fully_connected.cpp:15) [1773]  (10.5 ns)

 <State 15>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_3', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1774]  (3.25 ns)
	'fmul' operation ('tmp_2_3', fullyconnected/fully_connected.cpp:15) [1776]  (12.4 ns)

 <State 16>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_3', fullyconnected/fully_connected.cpp:15) [1776]  (12.4 ns)

 <State 17>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_3', fullyconnected/fully_connected.cpp:15) [1777]  (10.5 ns)

 <State 18>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_3', fullyconnected/fully_connected.cpp:15) [1777]  (10.5 ns)

 <State 19>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_4', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1778]  (3.25 ns)
	'fmul' operation ('tmp_2_4', fullyconnected/fully_connected.cpp:15) [1780]  (12.4 ns)

 <State 20>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_4', fullyconnected/fully_connected.cpp:15) [1780]  (12.4 ns)

 <State 21>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_4', fullyconnected/fully_connected.cpp:15) [1781]  (10.5 ns)

 <State 22>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_4', fullyconnected/fully_connected.cpp:15) [1781]  (10.5 ns)

 <State 23>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_5', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1782]  (3.25 ns)
	'fmul' operation ('tmp_2_5', fullyconnected/fully_connected.cpp:15) [1784]  (12.4 ns)

 <State 24>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_5', fullyconnected/fully_connected.cpp:15) [1784]  (12.4 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_5', fullyconnected/fully_connected.cpp:15) [1785]  (10.5 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_5', fullyconnected/fully_connected.cpp:15) [1785]  (10.5 ns)

 <State 27>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_6', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1786]  (3.25 ns)
	'fmul' operation ('tmp_2_6', fullyconnected/fully_connected.cpp:15) [1788]  (12.4 ns)

 <State 28>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_6', fullyconnected/fully_connected.cpp:15) [1788]  (12.4 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_6', fullyconnected/fully_connected.cpp:15) [1789]  (10.5 ns)

 <State 30>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_6', fullyconnected/fully_connected.cpp:15) [1789]  (10.5 ns)

 <State 31>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_7', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1790]  (3.25 ns)
	'fmul' operation ('tmp_2_7', fullyconnected/fully_connected.cpp:15) [1792]  (12.4 ns)

 <State 32>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_7', fullyconnected/fully_connected.cpp:15) [1792]  (12.4 ns)

 <State 33>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_7', fullyconnected/fully_connected.cpp:15) [1793]  (10.5 ns)

 <State 34>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_7', fullyconnected/fully_connected.cpp:15) [1793]  (10.5 ns)

 <State 35>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_8', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1794]  (3.25 ns)
	'fmul' operation ('tmp_2_8', fullyconnected/fully_connected.cpp:15) [1796]  (12.4 ns)

 <State 36>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_8', fullyconnected/fully_connected.cpp:15) [1796]  (12.4 ns)

 <State 37>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_8', fullyconnected/fully_connected.cpp:15) [1797]  (10.5 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_8', fullyconnected/fully_connected.cpp:15) [1797]  (10.5 ns)

 <State 39>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_9', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1798]  (3.25 ns)
	'fmul' operation ('tmp_2_9', fullyconnected/fully_connected.cpp:15) [1800]  (12.4 ns)

 <State 40>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_9', fullyconnected/fully_connected.cpp:15) [1800]  (12.4 ns)

 <State 41>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_9', fullyconnected/fully_connected.cpp:15) [1801]  (10.5 ns)

 <State 42>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_9', fullyconnected/fully_connected.cpp:15) [1801]  (10.5 ns)

 <State 43>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_10', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1802]  (3.25 ns)
	'fmul' operation ('tmp_2_s', fullyconnected/fully_connected.cpp:15) [1804]  (12.4 ns)

 <State 44>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_s', fullyconnected/fully_connected.cpp:15) [1804]  (12.4 ns)

 <State 45>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_10', fullyconnected/fully_connected.cpp:15) [1805]  (10.5 ns)

 <State 46>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_10', fullyconnected/fully_connected.cpp:15) [1805]  (10.5 ns)

 <State 47>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_11', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1806]  (3.25 ns)
	'fmul' operation ('tmp_2_10', fullyconnected/fully_connected.cpp:15) [1808]  (12.4 ns)

 <State 48>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_10', fullyconnected/fully_connected.cpp:15) [1808]  (12.4 ns)

 <State 49>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_11', fullyconnected/fully_connected.cpp:15) [1809]  (10.5 ns)

 <State 50>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_11', fullyconnected/fully_connected.cpp:15) [1809]  (10.5 ns)

 <State 51>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_12', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1810]  (3.25 ns)
	'fmul' operation ('tmp_2_11', fullyconnected/fully_connected.cpp:15) [1812]  (12.4 ns)

 <State 52>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_11', fullyconnected/fully_connected.cpp:15) [1812]  (12.4 ns)

 <State 53>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_12', fullyconnected/fully_connected.cpp:15) [1813]  (10.5 ns)

 <State 54>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_12', fullyconnected/fully_connected.cpp:15) [1813]  (10.5 ns)

 <State 55>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_13', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1814]  (3.25 ns)
	'fmul' operation ('tmp_2_12', fullyconnected/fully_connected.cpp:15) [1816]  (12.4 ns)

 <State 56>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_12', fullyconnected/fully_connected.cpp:15) [1816]  (12.4 ns)

 <State 57>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_13', fullyconnected/fully_connected.cpp:15) [1817]  (10.5 ns)

 <State 58>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_13', fullyconnected/fully_connected.cpp:15) [1817]  (10.5 ns)

 <State 59>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_14', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1818]  (3.25 ns)
	'fmul' operation ('tmp_2_13', fullyconnected/fully_connected.cpp:15) [1820]  (12.4 ns)

 <State 60>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_13', fullyconnected/fully_connected.cpp:15) [1820]  (12.4 ns)

 <State 61>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_14', fullyconnected/fully_connected.cpp:15) [1821]  (10.5 ns)

 <State 62>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_14', fullyconnected/fully_connected.cpp:15) [1821]  (10.5 ns)

 <State 63>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_15', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1822]  (3.25 ns)
	'fmul' operation ('tmp_2_14', fullyconnected/fully_connected.cpp:15) [1824]  (12.4 ns)

 <State 64>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_14', fullyconnected/fully_connected.cpp:15) [1824]  (12.4 ns)

 <State 65>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_15', fullyconnected/fully_connected.cpp:15) [1825]  (10.5 ns)

 <State 66>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_15', fullyconnected/fully_connected.cpp:15) [1825]  (10.5 ns)

 <State 67>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_16', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1826]  (3.25 ns)
	'fmul' operation ('tmp_2_15', fullyconnected/fully_connected.cpp:15) [1828]  (12.4 ns)

 <State 68>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_15', fullyconnected/fully_connected.cpp:15) [1828]  (12.4 ns)

 <State 69>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_16', fullyconnected/fully_connected.cpp:15) [1829]  (10.5 ns)

 <State 70>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_16', fullyconnected/fully_connected.cpp:15) [1829]  (10.5 ns)

 <State 71>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_17', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1830]  (3.25 ns)
	'fmul' operation ('tmp_2_16', fullyconnected/fully_connected.cpp:15) [1832]  (12.4 ns)

 <State 72>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_16', fullyconnected/fully_connected.cpp:15) [1832]  (12.4 ns)

 <State 73>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_17', fullyconnected/fully_connected.cpp:15) [1833]  (10.5 ns)

 <State 74>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_17', fullyconnected/fully_connected.cpp:15) [1833]  (10.5 ns)

 <State 75>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_18', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1834]  (3.25 ns)
	'fmul' operation ('tmp_2_17', fullyconnected/fully_connected.cpp:15) [1836]  (12.4 ns)

 <State 76>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_17', fullyconnected/fully_connected.cpp:15) [1836]  (12.4 ns)

 <State 77>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_18', fullyconnected/fully_connected.cpp:15) [1837]  (10.5 ns)

 <State 78>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_18', fullyconnected/fully_connected.cpp:15) [1837]  (10.5 ns)

 <State 79>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_19', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1838]  (3.25 ns)
	'fmul' operation ('tmp_2_18', fullyconnected/fully_connected.cpp:15) [1840]  (12.4 ns)

 <State 80>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_18', fullyconnected/fully_connected.cpp:15) [1840]  (12.4 ns)

 <State 81>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_19', fullyconnected/fully_connected.cpp:15) [1841]  (10.5 ns)

 <State 82>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_19', fullyconnected/fully_connected.cpp:15) [1841]  (10.5 ns)

 <State 83>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_20', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1842]  (3.25 ns)
	'fmul' operation ('tmp_2_19', fullyconnected/fully_connected.cpp:15) [1844]  (12.4 ns)

 <State 84>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_19', fullyconnected/fully_connected.cpp:15) [1844]  (12.4 ns)

 <State 85>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_20', fullyconnected/fully_connected.cpp:15) [1845]  (10.5 ns)

 <State 86>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_20', fullyconnected/fully_connected.cpp:15) [1845]  (10.5 ns)

 <State 87>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_21', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1846]  (3.25 ns)
	'fmul' operation ('tmp_2_20', fullyconnected/fully_connected.cpp:15) [1848]  (12.4 ns)

 <State 88>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_20', fullyconnected/fully_connected.cpp:15) [1848]  (12.4 ns)

 <State 89>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_21', fullyconnected/fully_connected.cpp:15) [1849]  (10.5 ns)

 <State 90>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_21', fullyconnected/fully_connected.cpp:15) [1849]  (10.5 ns)

 <State 91>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_22', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1850]  (3.25 ns)
	'fmul' operation ('tmp_2_21', fullyconnected/fully_connected.cpp:15) [1852]  (12.4 ns)

 <State 92>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_21', fullyconnected/fully_connected.cpp:15) [1852]  (12.4 ns)

 <State 93>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_22', fullyconnected/fully_connected.cpp:15) [1853]  (10.5 ns)

 <State 94>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_22', fullyconnected/fully_connected.cpp:15) [1853]  (10.5 ns)

 <State 95>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_23', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1854]  (3.25 ns)
	'fmul' operation ('tmp_2_22', fullyconnected/fully_connected.cpp:15) [1856]  (12.4 ns)

 <State 96>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_22', fullyconnected/fully_connected.cpp:15) [1856]  (12.4 ns)

 <State 97>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_23', fullyconnected/fully_connected.cpp:15) [1857]  (10.5 ns)

 <State 98>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_23', fullyconnected/fully_connected.cpp:15) [1857]  (10.5 ns)

 <State 99>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_24', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1858]  (3.25 ns)
	'fmul' operation ('tmp_2_23', fullyconnected/fully_connected.cpp:15) [1860]  (12.4 ns)

 <State 100>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_23', fullyconnected/fully_connected.cpp:15) [1860]  (12.4 ns)

 <State 101>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_24', fullyconnected/fully_connected.cpp:15) [1861]  (10.5 ns)

 <State 102>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_24', fullyconnected/fully_connected.cpp:15) [1861]  (10.5 ns)

 <State 103>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_25', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1862]  (3.25 ns)
	'fmul' operation ('tmp_2_24', fullyconnected/fully_connected.cpp:15) [1864]  (12.4 ns)

 <State 104>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_24', fullyconnected/fully_connected.cpp:15) [1864]  (12.4 ns)

 <State 105>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_25', fullyconnected/fully_connected.cpp:15) [1865]  (10.5 ns)

 <State 106>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_25', fullyconnected/fully_connected.cpp:15) [1865]  (10.5 ns)

 <State 107>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_26', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1866]  (3.25 ns)
	'fmul' operation ('tmp_2_25', fullyconnected/fully_connected.cpp:15) [1868]  (12.4 ns)

 <State 108>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_25', fullyconnected/fully_connected.cpp:15) [1868]  (12.4 ns)

 <State 109>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_26', fullyconnected/fully_connected.cpp:15) [1869]  (10.5 ns)

 <State 110>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_26', fullyconnected/fully_connected.cpp:15) [1869]  (10.5 ns)

 <State 111>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_27', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1870]  (3.25 ns)
	'fmul' operation ('tmp_2_26', fullyconnected/fully_connected.cpp:15) [1872]  (12.4 ns)

 <State 112>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_26', fullyconnected/fully_connected.cpp:15) [1872]  (12.4 ns)

 <State 113>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_27', fullyconnected/fully_connected.cpp:15) [1873]  (10.5 ns)

 <State 114>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_27', fullyconnected/fully_connected.cpp:15) [1873]  (10.5 ns)

 <State 115>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_28', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1874]  (3.25 ns)
	'fmul' operation ('tmp_2_27', fullyconnected/fully_connected.cpp:15) [1876]  (12.4 ns)

 <State 116>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_27', fullyconnected/fully_connected.cpp:15) [1876]  (12.4 ns)

 <State 117>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_28', fullyconnected/fully_connected.cpp:15) [1877]  (10.5 ns)

 <State 118>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_28', fullyconnected/fully_connected.cpp:15) [1877]  (10.5 ns)

 <State 119>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_29', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1878]  (3.25 ns)
	'fmul' operation ('tmp_2_28', fullyconnected/fully_connected.cpp:15) [1880]  (12.4 ns)

 <State 120>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_28', fullyconnected/fully_connected.cpp:15) [1880]  (12.4 ns)

 <State 121>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_29', fullyconnected/fully_connected.cpp:15) [1881]  (10.5 ns)

 <State 122>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_29', fullyconnected/fully_connected.cpp:15) [1881]  (10.5 ns)

 <State 123>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_30', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1882]  (3.25 ns)
	'fmul' operation ('tmp_2_29', fullyconnected/fully_connected.cpp:15) [1884]  (12.4 ns)

 <State 124>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_29', fullyconnected/fully_connected.cpp:15) [1884]  (12.4 ns)

 <State 125>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_30', fullyconnected/fully_connected.cpp:15) [1885]  (10.5 ns)

 <State 126>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_30', fullyconnected/fully_connected.cpp:15) [1885]  (10.5 ns)

 <State 127>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_31', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1886]  (3.25 ns)
	'fmul' operation ('tmp_2_30', fullyconnected/fully_connected.cpp:15) [1888]  (12.4 ns)

 <State 128>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_30', fullyconnected/fully_connected.cpp:15) [1888]  (12.4 ns)

 <State 129>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_31', fullyconnected/fully_connected.cpp:15) [1889]  (10.5 ns)

 <State 130>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_31', fullyconnected/fully_connected.cpp:15) [1889]  (10.5 ns)

 <State 131>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_32', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1890]  (3.25 ns)
	'fmul' operation ('tmp_2_31', fullyconnected/fully_connected.cpp:15) [1892]  (12.4 ns)

 <State 132>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_31', fullyconnected/fully_connected.cpp:15) [1892]  (12.4 ns)

 <State 133>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_32', fullyconnected/fully_connected.cpp:15) [1893]  (10.5 ns)

 <State 134>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_32', fullyconnected/fully_connected.cpp:15) [1893]  (10.5 ns)

 <State 135>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_33', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1894]  (3.25 ns)
	'fmul' operation ('tmp_2_32', fullyconnected/fully_connected.cpp:15) [1896]  (12.4 ns)

 <State 136>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_32', fullyconnected/fully_connected.cpp:15) [1896]  (12.4 ns)

 <State 137>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_33', fullyconnected/fully_connected.cpp:15) [1897]  (10.5 ns)

 <State 138>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_33', fullyconnected/fully_connected.cpp:15) [1897]  (10.5 ns)

 <State 139>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_34', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1898]  (3.25 ns)
	'fmul' operation ('tmp_2_33', fullyconnected/fully_connected.cpp:15) [1900]  (12.4 ns)

 <State 140>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_33', fullyconnected/fully_connected.cpp:15) [1900]  (12.4 ns)

 <State 141>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_34', fullyconnected/fully_connected.cpp:15) [1901]  (10.5 ns)

 <State 142>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_34', fullyconnected/fully_connected.cpp:15) [1901]  (10.5 ns)

 <State 143>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_35', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1902]  (3.25 ns)
	'fmul' operation ('tmp_2_34', fullyconnected/fully_connected.cpp:15) [1904]  (12.4 ns)

 <State 144>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_34', fullyconnected/fully_connected.cpp:15) [1904]  (12.4 ns)

 <State 145>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_35', fullyconnected/fully_connected.cpp:15) [1905]  (10.5 ns)

 <State 146>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_35', fullyconnected/fully_connected.cpp:15) [1905]  (10.5 ns)

 <State 147>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_36', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1906]  (3.25 ns)
	'fmul' operation ('tmp_2_35', fullyconnected/fully_connected.cpp:15) [1908]  (12.4 ns)

 <State 148>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_35', fullyconnected/fully_connected.cpp:15) [1908]  (12.4 ns)

 <State 149>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_36', fullyconnected/fully_connected.cpp:15) [1909]  (10.5 ns)

 <State 150>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_36', fullyconnected/fully_connected.cpp:15) [1909]  (10.5 ns)

 <State 151>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_37', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1910]  (3.25 ns)
	'fmul' operation ('tmp_2_36', fullyconnected/fully_connected.cpp:15) [1912]  (12.4 ns)

 <State 152>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_36', fullyconnected/fully_connected.cpp:15) [1912]  (12.4 ns)

 <State 153>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_37', fullyconnected/fully_connected.cpp:15) [1913]  (10.5 ns)

 <State 154>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_37', fullyconnected/fully_connected.cpp:15) [1913]  (10.5 ns)

 <State 155>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_38', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1914]  (3.25 ns)
	'fmul' operation ('tmp_2_37', fullyconnected/fully_connected.cpp:15) [1916]  (12.4 ns)

 <State 156>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_37', fullyconnected/fully_connected.cpp:15) [1916]  (12.4 ns)

 <State 157>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_38', fullyconnected/fully_connected.cpp:15) [1917]  (10.5 ns)

 <State 158>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_38', fullyconnected/fully_connected.cpp:15) [1917]  (10.5 ns)

 <State 159>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_39', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1918]  (3.25 ns)
	'fmul' operation ('tmp_2_38', fullyconnected/fully_connected.cpp:15) [1920]  (12.4 ns)

 <State 160>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_38', fullyconnected/fully_connected.cpp:15) [1920]  (12.4 ns)

 <State 161>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_39', fullyconnected/fully_connected.cpp:15) [1921]  (10.5 ns)

 <State 162>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_39', fullyconnected/fully_connected.cpp:15) [1921]  (10.5 ns)

 <State 163>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_40', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1922]  (3.25 ns)
	'fmul' operation ('tmp_2_39', fullyconnected/fully_connected.cpp:15) [1924]  (12.4 ns)

 <State 164>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_39', fullyconnected/fully_connected.cpp:15) [1924]  (12.4 ns)

 <State 165>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_40', fullyconnected/fully_connected.cpp:15) [1925]  (10.5 ns)

 <State 166>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_40', fullyconnected/fully_connected.cpp:15) [1925]  (10.5 ns)

 <State 167>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_41', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1926]  (3.25 ns)
	'fmul' operation ('tmp_2_40', fullyconnected/fully_connected.cpp:15) [1928]  (12.4 ns)

 <State 168>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_40', fullyconnected/fully_connected.cpp:15) [1928]  (12.4 ns)

 <State 169>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_41', fullyconnected/fully_connected.cpp:15) [1929]  (10.5 ns)

 <State 170>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_41', fullyconnected/fully_connected.cpp:15) [1929]  (10.5 ns)

 <State 171>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_42', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1930]  (3.25 ns)
	'fmul' operation ('tmp_2_41', fullyconnected/fully_connected.cpp:15) [1932]  (12.4 ns)

 <State 172>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_41', fullyconnected/fully_connected.cpp:15) [1932]  (12.4 ns)

 <State 173>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_42', fullyconnected/fully_connected.cpp:15) [1933]  (10.5 ns)

 <State 174>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_42', fullyconnected/fully_connected.cpp:15) [1933]  (10.5 ns)

 <State 175>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_43', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1934]  (3.25 ns)
	'fmul' operation ('tmp_2_42', fullyconnected/fully_connected.cpp:15) [1936]  (12.4 ns)

 <State 176>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_42', fullyconnected/fully_connected.cpp:15) [1936]  (12.4 ns)

 <State 177>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_43', fullyconnected/fully_connected.cpp:15) [1937]  (10.5 ns)

 <State 178>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_43', fullyconnected/fully_connected.cpp:15) [1937]  (10.5 ns)

 <State 179>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_44', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1938]  (3.25 ns)
	'fmul' operation ('tmp_2_43', fullyconnected/fully_connected.cpp:15) [1940]  (12.4 ns)

 <State 180>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_43', fullyconnected/fully_connected.cpp:15) [1940]  (12.4 ns)

 <State 181>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_44', fullyconnected/fully_connected.cpp:15) [1941]  (10.5 ns)

 <State 182>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_44', fullyconnected/fully_connected.cpp:15) [1941]  (10.5 ns)

 <State 183>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_45', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1942]  (3.25 ns)
	'fmul' operation ('tmp_2_44', fullyconnected/fully_connected.cpp:15) [1944]  (12.4 ns)

 <State 184>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_44', fullyconnected/fully_connected.cpp:15) [1944]  (12.4 ns)

 <State 185>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_45', fullyconnected/fully_connected.cpp:15) [1945]  (10.5 ns)

 <State 186>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_45', fullyconnected/fully_connected.cpp:15) [1945]  (10.5 ns)

 <State 187>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_46', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1946]  (3.25 ns)
	'fmul' operation ('tmp_2_45', fullyconnected/fully_connected.cpp:15) [1948]  (12.4 ns)

 <State 188>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_45', fullyconnected/fully_connected.cpp:15) [1948]  (12.4 ns)

 <State 189>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_46', fullyconnected/fully_connected.cpp:15) [1949]  (10.5 ns)

 <State 190>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_46', fullyconnected/fully_connected.cpp:15) [1949]  (10.5 ns)

 <State 191>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_47', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1950]  (3.25 ns)
	'fmul' operation ('tmp_2_46', fullyconnected/fully_connected.cpp:15) [1952]  (12.4 ns)

 <State 192>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_46', fullyconnected/fully_connected.cpp:15) [1952]  (12.4 ns)

 <State 193>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_47', fullyconnected/fully_connected.cpp:15) [1953]  (10.5 ns)

 <State 194>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_47', fullyconnected/fully_connected.cpp:15) [1953]  (10.5 ns)

 <State 195>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_48', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1954]  (3.25 ns)
	'fmul' operation ('tmp_2_47', fullyconnected/fully_connected.cpp:15) [1956]  (12.4 ns)

 <State 196>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_47', fullyconnected/fully_connected.cpp:15) [1956]  (12.4 ns)

 <State 197>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_48', fullyconnected/fully_connected.cpp:15) [1957]  (10.5 ns)

 <State 198>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_48', fullyconnected/fully_connected.cpp:15) [1957]  (10.5 ns)

 <State 199>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_49', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1958]  (3.25 ns)
	'fmul' operation ('tmp_2_48', fullyconnected/fully_connected.cpp:15) [1960]  (12.4 ns)

 <State 200>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_48', fullyconnected/fully_connected.cpp:15) [1960]  (12.4 ns)

 <State 201>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_49', fullyconnected/fully_connected.cpp:15) [1961]  (10.5 ns)

 <State 202>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_49', fullyconnected/fully_connected.cpp:15) [1961]  (10.5 ns)

 <State 203>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_50', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1962]  (3.25 ns)
	'fmul' operation ('tmp_2_49', fullyconnected/fully_connected.cpp:15) [1964]  (12.4 ns)

 <State 204>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_49', fullyconnected/fully_connected.cpp:15) [1964]  (12.4 ns)

 <State 205>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_50', fullyconnected/fully_connected.cpp:15) [1965]  (10.5 ns)

 <State 206>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_50', fullyconnected/fully_connected.cpp:15) [1965]  (10.5 ns)

 <State 207>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_51', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1966]  (3.25 ns)
	'fmul' operation ('tmp_2_50', fullyconnected/fully_connected.cpp:15) [1968]  (12.4 ns)

 <State 208>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_50', fullyconnected/fully_connected.cpp:15) [1968]  (12.4 ns)

 <State 209>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_51', fullyconnected/fully_connected.cpp:15) [1969]  (10.5 ns)

 <State 210>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_51', fullyconnected/fully_connected.cpp:15) [1969]  (10.5 ns)

 <State 211>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_52', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1970]  (3.25 ns)
	'fmul' operation ('tmp_2_51', fullyconnected/fully_connected.cpp:15) [1972]  (12.4 ns)

 <State 212>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_51', fullyconnected/fully_connected.cpp:15) [1972]  (12.4 ns)

 <State 213>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_52', fullyconnected/fully_connected.cpp:15) [1973]  (10.5 ns)

 <State 214>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_52', fullyconnected/fully_connected.cpp:15) [1973]  (10.5 ns)

 <State 215>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_53', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1974]  (3.25 ns)
	'fmul' operation ('tmp_2_52', fullyconnected/fully_connected.cpp:15) [1976]  (12.4 ns)

 <State 216>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_52', fullyconnected/fully_connected.cpp:15) [1976]  (12.4 ns)

 <State 217>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_53', fullyconnected/fully_connected.cpp:15) [1977]  (10.5 ns)

 <State 218>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_53', fullyconnected/fully_connected.cpp:15) [1977]  (10.5 ns)

 <State 219>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_54', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1978]  (3.25 ns)
	'fmul' operation ('tmp_2_53', fullyconnected/fully_connected.cpp:15) [1980]  (12.4 ns)

 <State 220>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_53', fullyconnected/fully_connected.cpp:15) [1980]  (12.4 ns)

 <State 221>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_54', fullyconnected/fully_connected.cpp:15) [1981]  (10.5 ns)

 <State 222>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_54', fullyconnected/fully_connected.cpp:15) [1981]  (10.5 ns)

 <State 223>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_55', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1982]  (3.25 ns)
	'fmul' operation ('tmp_2_54', fullyconnected/fully_connected.cpp:15) [1984]  (12.4 ns)

 <State 224>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_54', fullyconnected/fully_connected.cpp:15) [1984]  (12.4 ns)

 <State 225>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_55', fullyconnected/fully_connected.cpp:15) [1985]  (10.5 ns)

 <State 226>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_55', fullyconnected/fully_connected.cpp:15) [1985]  (10.5 ns)

 <State 227>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_56', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1986]  (3.25 ns)
	'fmul' operation ('tmp_2_55', fullyconnected/fully_connected.cpp:15) [1988]  (12.4 ns)

 <State 228>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_55', fullyconnected/fully_connected.cpp:15) [1988]  (12.4 ns)

 <State 229>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_56', fullyconnected/fully_connected.cpp:15) [1989]  (10.5 ns)

 <State 230>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_56', fullyconnected/fully_connected.cpp:15) [1989]  (10.5 ns)

 <State 231>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_57', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1990]  (3.25 ns)
	'fmul' operation ('tmp_2_56', fullyconnected/fully_connected.cpp:15) [1992]  (12.4 ns)

 <State 232>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_56', fullyconnected/fully_connected.cpp:15) [1992]  (12.4 ns)

 <State 233>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_57', fullyconnected/fully_connected.cpp:15) [1993]  (10.5 ns)

 <State 234>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_57', fullyconnected/fully_connected.cpp:15) [1993]  (10.5 ns)

 <State 235>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_58', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1994]  (3.25 ns)
	'fmul' operation ('tmp_2_57', fullyconnected/fully_connected.cpp:15) [1996]  (12.4 ns)

 <State 236>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_57', fullyconnected/fully_connected.cpp:15) [1996]  (12.4 ns)

 <State 237>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_58', fullyconnected/fully_connected.cpp:15) [1997]  (10.5 ns)

 <State 238>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_58', fullyconnected/fully_connected.cpp:15) [1997]  (10.5 ns)

 <State 239>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_59', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [1998]  (3.25 ns)
	'fmul' operation ('tmp_2_58', fullyconnected/fully_connected.cpp:15) [2000]  (12.4 ns)

 <State 240>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_58', fullyconnected/fully_connected.cpp:15) [2000]  (12.4 ns)

 <State 241>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_59', fullyconnected/fully_connected.cpp:15) [2001]  (10.5 ns)

 <State 242>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_59', fullyconnected/fully_connected.cpp:15) [2001]  (10.5 ns)

 <State 243>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_60', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2002]  (3.25 ns)
	'fmul' operation ('tmp_2_59', fullyconnected/fully_connected.cpp:15) [2004]  (12.4 ns)

 <State 244>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_59', fullyconnected/fully_connected.cpp:15) [2004]  (12.4 ns)

 <State 245>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_60', fullyconnected/fully_connected.cpp:15) [2005]  (10.5 ns)

 <State 246>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_60', fullyconnected/fully_connected.cpp:15) [2005]  (10.5 ns)

 <State 247>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_61', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2006]  (3.25 ns)
	'fmul' operation ('tmp_2_60', fullyconnected/fully_connected.cpp:15) [2008]  (12.4 ns)

 <State 248>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_60', fullyconnected/fully_connected.cpp:15) [2008]  (12.4 ns)

 <State 249>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_61', fullyconnected/fully_connected.cpp:15) [2009]  (10.5 ns)

 <State 250>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_61', fullyconnected/fully_connected.cpp:15) [2009]  (10.5 ns)

 <State 251>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_62', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2010]  (3.25 ns)
	'fmul' operation ('tmp_2_61', fullyconnected/fully_connected.cpp:15) [2012]  (12.4 ns)

 <State 252>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_61', fullyconnected/fully_connected.cpp:15) [2012]  (12.4 ns)

 <State 253>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_62', fullyconnected/fully_connected.cpp:15) [2013]  (10.5 ns)

 <State 254>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_62', fullyconnected/fully_connected.cpp:15) [2013]  (10.5 ns)

 <State 255>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_63', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2014]  (3.25 ns)
	'fmul' operation ('tmp_2_62', fullyconnected/fully_connected.cpp:15) [2016]  (12.4 ns)

 <State 256>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_62', fullyconnected/fully_connected.cpp:15) [2016]  (12.4 ns)

 <State 257>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_63', fullyconnected/fully_connected.cpp:15) [2017]  (10.5 ns)

 <State 258>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_63', fullyconnected/fully_connected.cpp:15) [2017]  (10.5 ns)

 <State 259>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_64', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2018]  (3.25 ns)
	'fmul' operation ('tmp_2_63', fullyconnected/fully_connected.cpp:15) [2020]  (12.4 ns)

 <State 260>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_63', fullyconnected/fully_connected.cpp:15) [2020]  (12.4 ns)

 <State 261>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_64', fullyconnected/fully_connected.cpp:15) [2021]  (10.5 ns)

 <State 262>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_64', fullyconnected/fully_connected.cpp:15) [2021]  (10.5 ns)

 <State 263>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_65', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2022]  (3.25 ns)
	'fmul' operation ('tmp_2_64', fullyconnected/fully_connected.cpp:15) [2024]  (12.4 ns)

 <State 264>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_64', fullyconnected/fully_connected.cpp:15) [2024]  (12.4 ns)

 <State 265>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_65', fullyconnected/fully_connected.cpp:15) [2025]  (10.5 ns)

 <State 266>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_65', fullyconnected/fully_connected.cpp:15) [2025]  (10.5 ns)

 <State 267>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_66', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2026]  (3.25 ns)
	'fmul' operation ('tmp_2_65', fullyconnected/fully_connected.cpp:15) [2028]  (12.4 ns)

 <State 268>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_65', fullyconnected/fully_connected.cpp:15) [2028]  (12.4 ns)

 <State 269>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_66', fullyconnected/fully_connected.cpp:15) [2029]  (10.5 ns)

 <State 270>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_66', fullyconnected/fully_connected.cpp:15) [2029]  (10.5 ns)

 <State 271>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_67', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2030]  (3.25 ns)
	'fmul' operation ('tmp_2_66', fullyconnected/fully_connected.cpp:15) [2032]  (12.4 ns)

 <State 272>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_66', fullyconnected/fully_connected.cpp:15) [2032]  (12.4 ns)

 <State 273>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_67', fullyconnected/fully_connected.cpp:15) [2033]  (10.5 ns)

 <State 274>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_67', fullyconnected/fully_connected.cpp:15) [2033]  (10.5 ns)

 <State 275>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_68', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2034]  (3.25 ns)
	'fmul' operation ('tmp_2_67', fullyconnected/fully_connected.cpp:15) [2036]  (12.4 ns)

 <State 276>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_67', fullyconnected/fully_connected.cpp:15) [2036]  (12.4 ns)

 <State 277>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_68', fullyconnected/fully_connected.cpp:15) [2037]  (10.5 ns)

 <State 278>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_68', fullyconnected/fully_connected.cpp:15) [2037]  (10.5 ns)

 <State 279>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_69', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2038]  (3.25 ns)
	'fmul' operation ('tmp_2_68', fullyconnected/fully_connected.cpp:15) [2040]  (12.4 ns)

 <State 280>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_68', fullyconnected/fully_connected.cpp:15) [2040]  (12.4 ns)

 <State 281>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_69', fullyconnected/fully_connected.cpp:15) [2041]  (10.5 ns)

 <State 282>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_69', fullyconnected/fully_connected.cpp:15) [2041]  (10.5 ns)

 <State 283>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_70', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2042]  (3.25 ns)
	'fmul' operation ('tmp_2_69', fullyconnected/fully_connected.cpp:15) [2044]  (12.4 ns)

 <State 284>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_69', fullyconnected/fully_connected.cpp:15) [2044]  (12.4 ns)

 <State 285>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_70', fullyconnected/fully_connected.cpp:15) [2045]  (10.5 ns)

 <State 286>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_70', fullyconnected/fully_connected.cpp:15) [2045]  (10.5 ns)

 <State 287>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_71', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2046]  (3.25 ns)
	'fmul' operation ('tmp_2_70', fullyconnected/fully_connected.cpp:15) [2048]  (12.4 ns)

 <State 288>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_70', fullyconnected/fully_connected.cpp:15) [2048]  (12.4 ns)

 <State 289>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_71', fullyconnected/fully_connected.cpp:15) [2049]  (10.5 ns)

 <State 290>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_71', fullyconnected/fully_connected.cpp:15) [2049]  (10.5 ns)

 <State 291>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_72', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2050]  (3.25 ns)
	'fmul' operation ('tmp_2_71', fullyconnected/fully_connected.cpp:15) [2052]  (12.4 ns)

 <State 292>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_71', fullyconnected/fully_connected.cpp:15) [2052]  (12.4 ns)

 <State 293>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_72', fullyconnected/fully_connected.cpp:15) [2053]  (10.5 ns)

 <State 294>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_72', fullyconnected/fully_connected.cpp:15) [2053]  (10.5 ns)

 <State 295>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_73', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2054]  (3.25 ns)
	'fmul' operation ('tmp_2_72', fullyconnected/fully_connected.cpp:15) [2056]  (12.4 ns)

 <State 296>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_72', fullyconnected/fully_connected.cpp:15) [2056]  (12.4 ns)

 <State 297>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_73', fullyconnected/fully_connected.cpp:15) [2057]  (10.5 ns)

 <State 298>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_73', fullyconnected/fully_connected.cpp:15) [2057]  (10.5 ns)

 <State 299>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_74', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2058]  (3.25 ns)
	'fmul' operation ('tmp_2_73', fullyconnected/fully_connected.cpp:15) [2060]  (12.4 ns)

 <State 300>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_73', fullyconnected/fully_connected.cpp:15) [2060]  (12.4 ns)

 <State 301>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_74', fullyconnected/fully_connected.cpp:15) [2061]  (10.5 ns)

 <State 302>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_74', fullyconnected/fully_connected.cpp:15) [2061]  (10.5 ns)

 <State 303>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_75', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2062]  (3.25 ns)
	'fmul' operation ('tmp_2_74', fullyconnected/fully_connected.cpp:15) [2064]  (12.4 ns)

 <State 304>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_74', fullyconnected/fully_connected.cpp:15) [2064]  (12.4 ns)

 <State 305>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_75', fullyconnected/fully_connected.cpp:15) [2065]  (10.5 ns)

 <State 306>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_75', fullyconnected/fully_connected.cpp:15) [2065]  (10.5 ns)

 <State 307>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_76', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2066]  (3.25 ns)
	'fmul' operation ('tmp_2_75', fullyconnected/fully_connected.cpp:15) [2068]  (12.4 ns)

 <State 308>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_75', fullyconnected/fully_connected.cpp:15) [2068]  (12.4 ns)

 <State 309>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_76', fullyconnected/fully_connected.cpp:15) [2069]  (10.5 ns)

 <State 310>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_76', fullyconnected/fully_connected.cpp:15) [2069]  (10.5 ns)

 <State 311>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_77', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2070]  (3.25 ns)
	'fmul' operation ('tmp_2_76', fullyconnected/fully_connected.cpp:15) [2072]  (12.4 ns)

 <State 312>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_76', fullyconnected/fully_connected.cpp:15) [2072]  (12.4 ns)

 <State 313>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_77', fullyconnected/fully_connected.cpp:15) [2073]  (10.5 ns)

 <State 314>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_77', fullyconnected/fully_connected.cpp:15) [2073]  (10.5 ns)

 <State 315>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_78', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2074]  (3.25 ns)
	'fmul' operation ('tmp_2_77', fullyconnected/fully_connected.cpp:15) [2076]  (12.4 ns)

 <State 316>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_77', fullyconnected/fully_connected.cpp:15) [2076]  (12.4 ns)

 <State 317>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_78', fullyconnected/fully_connected.cpp:15) [2077]  (10.5 ns)

 <State 318>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_78', fullyconnected/fully_connected.cpp:15) [2077]  (10.5 ns)

 <State 319>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_79', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2078]  (3.25 ns)
	'fmul' operation ('tmp_2_78', fullyconnected/fully_connected.cpp:15) [2080]  (12.4 ns)

 <State 320>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_78', fullyconnected/fully_connected.cpp:15) [2080]  (12.4 ns)

 <State 321>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_79', fullyconnected/fully_connected.cpp:15) [2081]  (10.5 ns)

 <State 322>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_79', fullyconnected/fully_connected.cpp:15) [2081]  (10.5 ns)

 <State 323>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_80', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2082]  (3.25 ns)
	'fmul' operation ('tmp_2_79', fullyconnected/fully_connected.cpp:15) [2084]  (12.4 ns)

 <State 324>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_79', fullyconnected/fully_connected.cpp:15) [2084]  (12.4 ns)

 <State 325>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_80', fullyconnected/fully_connected.cpp:15) [2085]  (10.5 ns)

 <State 326>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_80', fullyconnected/fully_connected.cpp:15) [2085]  (10.5 ns)

 <State 327>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_81', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2086]  (3.25 ns)
	'fmul' operation ('tmp_2_80', fullyconnected/fully_connected.cpp:15) [2088]  (12.4 ns)

 <State 328>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_80', fullyconnected/fully_connected.cpp:15) [2088]  (12.4 ns)

 <State 329>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_81', fullyconnected/fully_connected.cpp:15) [2089]  (10.5 ns)

 <State 330>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_81', fullyconnected/fully_connected.cpp:15) [2089]  (10.5 ns)

 <State 331>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_82', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2090]  (3.25 ns)
	'fmul' operation ('tmp_2_81', fullyconnected/fully_connected.cpp:15) [2092]  (12.4 ns)

 <State 332>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_81', fullyconnected/fully_connected.cpp:15) [2092]  (12.4 ns)

 <State 333>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_82', fullyconnected/fully_connected.cpp:15) [2093]  (10.5 ns)

 <State 334>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_82', fullyconnected/fully_connected.cpp:15) [2093]  (10.5 ns)

 <State 335>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_83', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2094]  (3.25 ns)
	'fmul' operation ('tmp_2_82', fullyconnected/fully_connected.cpp:15) [2096]  (12.4 ns)

 <State 336>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_82', fullyconnected/fully_connected.cpp:15) [2096]  (12.4 ns)

 <State 337>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_83', fullyconnected/fully_connected.cpp:15) [2097]  (10.5 ns)

 <State 338>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_83', fullyconnected/fully_connected.cpp:15) [2097]  (10.5 ns)

 <State 339>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_84', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2098]  (3.25 ns)
	'fmul' operation ('tmp_2_83', fullyconnected/fully_connected.cpp:15) [2100]  (12.4 ns)

 <State 340>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_83', fullyconnected/fully_connected.cpp:15) [2100]  (12.4 ns)

 <State 341>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_84', fullyconnected/fully_connected.cpp:15) [2101]  (10.5 ns)

 <State 342>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_84', fullyconnected/fully_connected.cpp:15) [2101]  (10.5 ns)

 <State 343>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_85', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2102]  (3.25 ns)
	'fmul' operation ('tmp_2_84', fullyconnected/fully_connected.cpp:15) [2104]  (12.4 ns)

 <State 344>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_84', fullyconnected/fully_connected.cpp:15) [2104]  (12.4 ns)

 <State 345>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_85', fullyconnected/fully_connected.cpp:15) [2105]  (10.5 ns)

 <State 346>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_85', fullyconnected/fully_connected.cpp:15) [2105]  (10.5 ns)

 <State 347>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_86', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2106]  (3.25 ns)
	'fmul' operation ('tmp_2_85', fullyconnected/fully_connected.cpp:15) [2108]  (12.4 ns)

 <State 348>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_85', fullyconnected/fully_connected.cpp:15) [2108]  (12.4 ns)

 <State 349>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_86', fullyconnected/fully_connected.cpp:15) [2109]  (10.5 ns)

 <State 350>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_86', fullyconnected/fully_connected.cpp:15) [2109]  (10.5 ns)

 <State 351>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_87', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2110]  (3.25 ns)
	'fmul' operation ('tmp_2_86', fullyconnected/fully_connected.cpp:15) [2112]  (12.4 ns)

 <State 352>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_86', fullyconnected/fully_connected.cpp:15) [2112]  (12.4 ns)

 <State 353>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_87', fullyconnected/fully_connected.cpp:15) [2113]  (10.5 ns)

 <State 354>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_87', fullyconnected/fully_connected.cpp:15) [2113]  (10.5 ns)

 <State 355>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_88', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2114]  (3.25 ns)
	'fmul' operation ('tmp_2_87', fullyconnected/fully_connected.cpp:15) [2116]  (12.4 ns)

 <State 356>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_87', fullyconnected/fully_connected.cpp:15) [2116]  (12.4 ns)

 <State 357>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_88', fullyconnected/fully_connected.cpp:15) [2117]  (10.5 ns)

 <State 358>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_88', fullyconnected/fully_connected.cpp:15) [2117]  (10.5 ns)

 <State 359>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_89', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2118]  (3.25 ns)
	'fmul' operation ('tmp_2_88', fullyconnected/fully_connected.cpp:15) [2120]  (12.4 ns)

 <State 360>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_88', fullyconnected/fully_connected.cpp:15) [2120]  (12.4 ns)

 <State 361>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_89', fullyconnected/fully_connected.cpp:15) [2121]  (10.5 ns)

 <State 362>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_89', fullyconnected/fully_connected.cpp:15) [2121]  (10.5 ns)

 <State 363>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_90', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2122]  (3.25 ns)
	'fmul' operation ('tmp_2_89', fullyconnected/fully_connected.cpp:15) [2124]  (12.4 ns)

 <State 364>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_89', fullyconnected/fully_connected.cpp:15) [2124]  (12.4 ns)

 <State 365>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_90', fullyconnected/fully_connected.cpp:15) [2125]  (10.5 ns)

 <State 366>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_90', fullyconnected/fully_connected.cpp:15) [2125]  (10.5 ns)

 <State 367>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_91', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2126]  (3.25 ns)
	'fmul' operation ('tmp_2_90', fullyconnected/fully_connected.cpp:15) [2128]  (12.4 ns)

 <State 368>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_90', fullyconnected/fully_connected.cpp:15) [2128]  (12.4 ns)

 <State 369>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_91', fullyconnected/fully_connected.cpp:15) [2129]  (10.5 ns)

 <State 370>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_91', fullyconnected/fully_connected.cpp:15) [2129]  (10.5 ns)

 <State 371>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_92', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2130]  (3.25 ns)
	'fmul' operation ('tmp_2_91', fullyconnected/fully_connected.cpp:15) [2132]  (12.4 ns)

 <State 372>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_91', fullyconnected/fully_connected.cpp:15) [2132]  (12.4 ns)

 <State 373>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_92', fullyconnected/fully_connected.cpp:15) [2133]  (10.5 ns)

 <State 374>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_92', fullyconnected/fully_connected.cpp:15) [2133]  (10.5 ns)

 <State 375>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_93', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2134]  (3.25 ns)
	'fmul' operation ('tmp_2_92', fullyconnected/fully_connected.cpp:15) [2136]  (12.4 ns)

 <State 376>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_92', fullyconnected/fully_connected.cpp:15) [2136]  (12.4 ns)

 <State 377>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_93', fullyconnected/fully_connected.cpp:15) [2137]  (10.5 ns)

 <State 378>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_93', fullyconnected/fully_connected.cpp:15) [2137]  (10.5 ns)

 <State 379>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_94', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2138]  (3.25 ns)
	'fmul' operation ('tmp_2_93', fullyconnected/fully_connected.cpp:15) [2140]  (12.4 ns)

 <State 380>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_93', fullyconnected/fully_connected.cpp:15) [2140]  (12.4 ns)

 <State 381>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_94', fullyconnected/fully_connected.cpp:15) [2141]  (10.5 ns)

 <State 382>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_94', fullyconnected/fully_connected.cpp:15) [2141]  (10.5 ns)

 <State 383>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_95', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2142]  (3.25 ns)
	'fmul' operation ('tmp_2_94', fullyconnected/fully_connected.cpp:15) [2144]  (12.4 ns)

 <State 384>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_94', fullyconnected/fully_connected.cpp:15) [2144]  (12.4 ns)

 <State 385>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_95', fullyconnected/fully_connected.cpp:15) [2145]  (10.5 ns)

 <State 386>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_95', fullyconnected/fully_connected.cpp:15) [2145]  (10.5 ns)

 <State 387>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_96', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2146]  (3.25 ns)
	'fmul' operation ('tmp_2_95', fullyconnected/fully_connected.cpp:15) [2148]  (12.4 ns)

 <State 388>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_95', fullyconnected/fully_connected.cpp:15) [2148]  (12.4 ns)

 <State 389>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_96', fullyconnected/fully_connected.cpp:15) [2149]  (10.5 ns)

 <State 390>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_96', fullyconnected/fully_connected.cpp:15) [2149]  (10.5 ns)

 <State 391>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_97', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2150]  (3.25 ns)
	'fmul' operation ('tmp_2_96', fullyconnected/fully_connected.cpp:15) [2152]  (12.4 ns)

 <State 392>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_96', fullyconnected/fully_connected.cpp:15) [2152]  (12.4 ns)

 <State 393>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_97', fullyconnected/fully_connected.cpp:15) [2153]  (10.5 ns)

 <State 394>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_97', fullyconnected/fully_connected.cpp:15) [2153]  (10.5 ns)

 <State 395>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_98', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2154]  (3.25 ns)
	'fmul' operation ('tmp_2_97', fullyconnected/fully_connected.cpp:15) [2156]  (12.4 ns)

 <State 396>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_97', fullyconnected/fully_connected.cpp:15) [2156]  (12.4 ns)

 <State 397>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_98', fullyconnected/fully_connected.cpp:15) [2157]  (10.5 ns)

 <State 398>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_98', fullyconnected/fully_connected.cpp:15) [2157]  (10.5 ns)

 <State 399>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_99', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2158]  (3.25 ns)
	'fmul' operation ('tmp_2_98', fullyconnected/fully_connected.cpp:15) [2160]  (12.4 ns)

 <State 400>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_98', fullyconnected/fully_connected.cpp:15) [2160]  (12.4 ns)

 <State 401>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_99', fullyconnected/fully_connected.cpp:15) [2161]  (10.5 ns)

 <State 402>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_99', fullyconnected/fully_connected.cpp:15) [2161]  (10.5 ns)

 <State 403>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_100', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2162]  (3.25 ns)
	'fmul' operation ('tmp_2_99', fullyconnected/fully_connected.cpp:15) [2164]  (12.4 ns)

 <State 404>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_99', fullyconnected/fully_connected.cpp:15) [2164]  (12.4 ns)

 <State 405>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_100', fullyconnected/fully_connected.cpp:15) [2165]  (10.5 ns)

 <State 406>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_100', fullyconnected/fully_connected.cpp:15) [2165]  (10.5 ns)

 <State 407>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_101', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2166]  (3.25 ns)
	'fmul' operation ('tmp_2_100', fullyconnected/fully_connected.cpp:15) [2168]  (12.4 ns)

 <State 408>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_100', fullyconnected/fully_connected.cpp:15) [2168]  (12.4 ns)

 <State 409>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_101', fullyconnected/fully_connected.cpp:15) [2169]  (10.5 ns)

 <State 410>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_101', fullyconnected/fully_connected.cpp:15) [2169]  (10.5 ns)

 <State 411>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_102', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2170]  (3.25 ns)
	'fmul' operation ('tmp_2_101', fullyconnected/fully_connected.cpp:15) [2172]  (12.4 ns)

 <State 412>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_101', fullyconnected/fully_connected.cpp:15) [2172]  (12.4 ns)

 <State 413>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_102', fullyconnected/fully_connected.cpp:15) [2173]  (10.5 ns)

 <State 414>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_102', fullyconnected/fully_connected.cpp:15) [2173]  (10.5 ns)

 <State 415>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_103', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2174]  (3.25 ns)
	'fmul' operation ('tmp_2_102', fullyconnected/fully_connected.cpp:15) [2176]  (12.4 ns)

 <State 416>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_102', fullyconnected/fully_connected.cpp:15) [2176]  (12.4 ns)

 <State 417>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_103', fullyconnected/fully_connected.cpp:15) [2177]  (10.5 ns)

 <State 418>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_103', fullyconnected/fully_connected.cpp:15) [2177]  (10.5 ns)

 <State 419>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_104', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2178]  (3.25 ns)
	'fmul' operation ('tmp_2_103', fullyconnected/fully_connected.cpp:15) [2180]  (12.4 ns)

 <State 420>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_103', fullyconnected/fully_connected.cpp:15) [2180]  (12.4 ns)

 <State 421>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_104', fullyconnected/fully_connected.cpp:15) [2181]  (10.5 ns)

 <State 422>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_104', fullyconnected/fully_connected.cpp:15) [2181]  (10.5 ns)

 <State 423>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_105', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2182]  (3.25 ns)
	'fmul' operation ('tmp_2_104', fullyconnected/fully_connected.cpp:15) [2184]  (12.4 ns)

 <State 424>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_104', fullyconnected/fully_connected.cpp:15) [2184]  (12.4 ns)

 <State 425>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_105', fullyconnected/fully_connected.cpp:15) [2185]  (10.5 ns)

 <State 426>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_105', fullyconnected/fully_connected.cpp:15) [2185]  (10.5 ns)

 <State 427>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_106', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2186]  (3.25 ns)
	'fmul' operation ('tmp_2_105', fullyconnected/fully_connected.cpp:15) [2188]  (12.4 ns)

 <State 428>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_105', fullyconnected/fully_connected.cpp:15) [2188]  (12.4 ns)

 <State 429>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_106', fullyconnected/fully_connected.cpp:15) [2189]  (10.5 ns)

 <State 430>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_106', fullyconnected/fully_connected.cpp:15) [2189]  (10.5 ns)

 <State 431>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_107', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2190]  (3.25 ns)
	'fmul' operation ('tmp_2_106', fullyconnected/fully_connected.cpp:15) [2192]  (12.4 ns)

 <State 432>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_106', fullyconnected/fully_connected.cpp:15) [2192]  (12.4 ns)

 <State 433>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_107', fullyconnected/fully_connected.cpp:15) [2193]  (10.5 ns)

 <State 434>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_107', fullyconnected/fully_connected.cpp:15) [2193]  (10.5 ns)

 <State 435>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_108', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2194]  (3.25 ns)
	'fmul' operation ('tmp_2_107', fullyconnected/fully_connected.cpp:15) [2196]  (12.4 ns)

 <State 436>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_107', fullyconnected/fully_connected.cpp:15) [2196]  (12.4 ns)

 <State 437>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_108', fullyconnected/fully_connected.cpp:15) [2197]  (10.5 ns)

 <State 438>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_108', fullyconnected/fully_connected.cpp:15) [2197]  (10.5 ns)

 <State 439>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_109', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2198]  (3.25 ns)
	'fmul' operation ('tmp_2_108', fullyconnected/fully_connected.cpp:15) [2200]  (12.4 ns)

 <State 440>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_108', fullyconnected/fully_connected.cpp:15) [2200]  (12.4 ns)

 <State 441>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_109', fullyconnected/fully_connected.cpp:15) [2201]  (10.5 ns)

 <State 442>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_109', fullyconnected/fully_connected.cpp:15) [2201]  (10.5 ns)

 <State 443>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_110', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2202]  (3.25 ns)
	'fmul' operation ('tmp_2_109', fullyconnected/fully_connected.cpp:15) [2204]  (12.4 ns)

 <State 444>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_109', fullyconnected/fully_connected.cpp:15) [2204]  (12.4 ns)

 <State 445>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_110', fullyconnected/fully_connected.cpp:15) [2205]  (10.5 ns)

 <State 446>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_110', fullyconnected/fully_connected.cpp:15) [2205]  (10.5 ns)

 <State 447>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_111', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2206]  (3.25 ns)
	'fmul' operation ('tmp_2_110', fullyconnected/fully_connected.cpp:15) [2208]  (12.4 ns)

 <State 448>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_110', fullyconnected/fully_connected.cpp:15) [2208]  (12.4 ns)

 <State 449>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_111', fullyconnected/fully_connected.cpp:15) [2209]  (10.5 ns)

 <State 450>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_111', fullyconnected/fully_connected.cpp:15) [2209]  (10.5 ns)

 <State 451>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_112', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2210]  (3.25 ns)
	'fmul' operation ('tmp_2_111', fullyconnected/fully_connected.cpp:15) [2212]  (12.4 ns)

 <State 452>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_111', fullyconnected/fully_connected.cpp:15) [2212]  (12.4 ns)

 <State 453>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_112', fullyconnected/fully_connected.cpp:15) [2213]  (10.5 ns)

 <State 454>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_112', fullyconnected/fully_connected.cpp:15) [2213]  (10.5 ns)

 <State 455>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_113', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2214]  (3.25 ns)
	'fmul' operation ('tmp_2_112', fullyconnected/fully_connected.cpp:15) [2216]  (12.4 ns)

 <State 456>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_112', fullyconnected/fully_connected.cpp:15) [2216]  (12.4 ns)

 <State 457>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_113', fullyconnected/fully_connected.cpp:15) [2217]  (10.5 ns)

 <State 458>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_113', fullyconnected/fully_connected.cpp:15) [2217]  (10.5 ns)

 <State 459>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_114', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2218]  (3.25 ns)
	'fmul' operation ('tmp_2_113', fullyconnected/fully_connected.cpp:15) [2220]  (12.4 ns)

 <State 460>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_113', fullyconnected/fully_connected.cpp:15) [2220]  (12.4 ns)

 <State 461>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_114', fullyconnected/fully_connected.cpp:15) [2221]  (10.5 ns)

 <State 462>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_114', fullyconnected/fully_connected.cpp:15) [2221]  (10.5 ns)

 <State 463>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_115', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2222]  (3.25 ns)
	'fmul' operation ('tmp_2_114', fullyconnected/fully_connected.cpp:15) [2224]  (12.4 ns)

 <State 464>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_114', fullyconnected/fully_connected.cpp:15) [2224]  (12.4 ns)

 <State 465>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_115', fullyconnected/fully_connected.cpp:15) [2225]  (10.5 ns)

 <State 466>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_115', fullyconnected/fully_connected.cpp:15) [2225]  (10.5 ns)

 <State 467>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_116', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2226]  (3.25 ns)
	'fmul' operation ('tmp_2_115', fullyconnected/fully_connected.cpp:15) [2228]  (12.4 ns)

 <State 468>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_115', fullyconnected/fully_connected.cpp:15) [2228]  (12.4 ns)

 <State 469>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_116', fullyconnected/fully_connected.cpp:15) [2229]  (10.5 ns)

 <State 470>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_116', fullyconnected/fully_connected.cpp:15) [2229]  (10.5 ns)

 <State 471>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_117', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2230]  (3.25 ns)
	'fmul' operation ('tmp_2_116', fullyconnected/fully_connected.cpp:15) [2232]  (12.4 ns)

 <State 472>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_116', fullyconnected/fully_connected.cpp:15) [2232]  (12.4 ns)

 <State 473>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_117', fullyconnected/fully_connected.cpp:15) [2233]  (10.5 ns)

 <State 474>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_117', fullyconnected/fully_connected.cpp:15) [2233]  (10.5 ns)

 <State 475>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_118', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2234]  (3.25 ns)
	'fmul' operation ('tmp_2_117', fullyconnected/fully_connected.cpp:15) [2236]  (12.4 ns)

 <State 476>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_117', fullyconnected/fully_connected.cpp:15) [2236]  (12.4 ns)

 <State 477>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_118', fullyconnected/fully_connected.cpp:15) [2237]  (10.5 ns)

 <State 478>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_118', fullyconnected/fully_connected.cpp:15) [2237]  (10.5 ns)

 <State 479>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_119', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2238]  (3.25 ns)
	'fmul' operation ('tmp_2_118', fullyconnected/fully_connected.cpp:15) [2240]  (12.4 ns)

 <State 480>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_118', fullyconnected/fully_connected.cpp:15) [2240]  (12.4 ns)

 <State 481>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_119', fullyconnected/fully_connected.cpp:15) [2241]  (10.5 ns)

 <State 482>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_119', fullyconnected/fully_connected.cpp:15) [2241]  (10.5 ns)

 <State 483>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_120', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2242]  (3.25 ns)
	'fmul' operation ('tmp_2_119', fullyconnected/fully_connected.cpp:15) [2244]  (12.4 ns)

 <State 484>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_119', fullyconnected/fully_connected.cpp:15) [2244]  (12.4 ns)

 <State 485>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_120', fullyconnected/fully_connected.cpp:15) [2245]  (10.5 ns)

 <State 486>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_120', fullyconnected/fully_connected.cpp:15) [2245]  (10.5 ns)

 <State 487>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_121', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2246]  (3.25 ns)
	'fmul' operation ('tmp_2_120', fullyconnected/fully_connected.cpp:15) [2248]  (12.4 ns)

 <State 488>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_120', fullyconnected/fully_connected.cpp:15) [2248]  (12.4 ns)

 <State 489>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_121', fullyconnected/fully_connected.cpp:15) [2249]  (10.5 ns)

 <State 490>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_121', fullyconnected/fully_connected.cpp:15) [2249]  (10.5 ns)

 <State 491>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_122', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2250]  (3.25 ns)
	'fmul' operation ('tmp_2_121', fullyconnected/fully_connected.cpp:15) [2252]  (12.4 ns)

 <State 492>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_121', fullyconnected/fully_connected.cpp:15) [2252]  (12.4 ns)

 <State 493>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_122', fullyconnected/fully_connected.cpp:15) [2253]  (10.5 ns)

 <State 494>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_122', fullyconnected/fully_connected.cpp:15) [2253]  (10.5 ns)

 <State 495>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_123', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2254]  (3.25 ns)
	'fmul' operation ('tmp_2_122', fullyconnected/fully_connected.cpp:15) [2256]  (12.4 ns)

 <State 496>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_122', fullyconnected/fully_connected.cpp:15) [2256]  (12.4 ns)

 <State 497>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_123', fullyconnected/fully_connected.cpp:15) [2257]  (10.5 ns)

 <State 498>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_123', fullyconnected/fully_connected.cpp:15) [2257]  (10.5 ns)

 <State 499>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_124', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2258]  (3.25 ns)
	'fmul' operation ('tmp_2_123', fullyconnected/fully_connected.cpp:15) [2260]  (12.4 ns)

 <State 500>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_123', fullyconnected/fully_connected.cpp:15) [2260]  (12.4 ns)

 <State 501>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_124', fullyconnected/fully_connected.cpp:15) [2261]  (10.5 ns)

 <State 502>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_124', fullyconnected/fully_connected.cpp:15) [2261]  (10.5 ns)

 <State 503>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_125', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2262]  (3.25 ns)
	'fmul' operation ('tmp_2_124', fullyconnected/fully_connected.cpp:15) [2264]  (12.4 ns)

 <State 504>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_124', fullyconnected/fully_connected.cpp:15) [2264]  (12.4 ns)

 <State 505>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_125', fullyconnected/fully_connected.cpp:15) [2265]  (10.5 ns)

 <State 506>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_125', fullyconnected/fully_connected.cpp:15) [2265]  (10.5 ns)

 <State 507>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_126', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2266]  (3.25 ns)
	'fmul' operation ('tmp_2_125', fullyconnected/fully_connected.cpp:15) [2268]  (12.4 ns)

 <State 508>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_125', fullyconnected/fully_connected.cpp:15) [2268]  (12.4 ns)

 <State 509>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_126', fullyconnected/fully_connected.cpp:15) [2269]  (10.5 ns)

 <State 510>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_126', fullyconnected/fully_connected.cpp:15) [2269]  (10.5 ns)

 <State 511>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_127', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2270]  (3.25 ns)
	'fmul' operation ('tmp_2_126', fullyconnected/fully_connected.cpp:15) [2272]  (12.4 ns)

 <State 512>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_126', fullyconnected/fully_connected.cpp:15) [2272]  (12.4 ns)

 <State 513>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_127', fullyconnected/fully_connected.cpp:15) [2273]  (10.5 ns)

 <State 514>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_127', fullyconnected/fully_connected.cpp:15) [2273]  (10.5 ns)

 <State 515>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_128', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2274]  (3.25 ns)
	'fmul' operation ('tmp_2_127', fullyconnected/fully_connected.cpp:15) [2276]  (12.4 ns)

 <State 516>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_127', fullyconnected/fully_connected.cpp:15) [2276]  (12.4 ns)

 <State 517>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_128', fullyconnected/fully_connected.cpp:15) [2277]  (10.5 ns)

 <State 518>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_128', fullyconnected/fully_connected.cpp:15) [2277]  (10.5 ns)

 <State 519>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_129', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2278]  (3.25 ns)
	'fmul' operation ('tmp_2_128', fullyconnected/fully_connected.cpp:15) [2280]  (12.4 ns)

 <State 520>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_128', fullyconnected/fully_connected.cpp:15) [2280]  (12.4 ns)

 <State 521>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_129', fullyconnected/fully_connected.cpp:15) [2281]  (10.5 ns)

 <State 522>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_129', fullyconnected/fully_connected.cpp:15) [2281]  (10.5 ns)

 <State 523>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_130', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2282]  (3.25 ns)
	'fmul' operation ('tmp_2_129', fullyconnected/fully_connected.cpp:15) [2284]  (12.4 ns)

 <State 524>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_129', fullyconnected/fully_connected.cpp:15) [2284]  (12.4 ns)

 <State 525>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_130', fullyconnected/fully_connected.cpp:15) [2285]  (10.5 ns)

 <State 526>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_130', fullyconnected/fully_connected.cpp:15) [2285]  (10.5 ns)

 <State 527>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_131', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2286]  (3.25 ns)
	'fmul' operation ('tmp_2_130', fullyconnected/fully_connected.cpp:15) [2288]  (12.4 ns)

 <State 528>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_130', fullyconnected/fully_connected.cpp:15) [2288]  (12.4 ns)

 <State 529>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_131', fullyconnected/fully_connected.cpp:15) [2289]  (10.5 ns)

 <State 530>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_131', fullyconnected/fully_connected.cpp:15) [2289]  (10.5 ns)

 <State 531>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_132', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2290]  (3.25 ns)
	'fmul' operation ('tmp_2_131', fullyconnected/fully_connected.cpp:15) [2292]  (12.4 ns)

 <State 532>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_131', fullyconnected/fully_connected.cpp:15) [2292]  (12.4 ns)

 <State 533>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_132', fullyconnected/fully_connected.cpp:15) [2293]  (10.5 ns)

 <State 534>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_132', fullyconnected/fully_connected.cpp:15) [2293]  (10.5 ns)

 <State 535>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_133', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2294]  (3.25 ns)
	'fmul' operation ('tmp_2_132', fullyconnected/fully_connected.cpp:15) [2296]  (12.4 ns)

 <State 536>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_132', fullyconnected/fully_connected.cpp:15) [2296]  (12.4 ns)

 <State 537>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_133', fullyconnected/fully_connected.cpp:15) [2297]  (10.5 ns)

 <State 538>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_133', fullyconnected/fully_connected.cpp:15) [2297]  (10.5 ns)

 <State 539>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_134', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2298]  (3.25 ns)
	'fmul' operation ('tmp_2_133', fullyconnected/fully_connected.cpp:15) [2300]  (12.4 ns)

 <State 540>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_133', fullyconnected/fully_connected.cpp:15) [2300]  (12.4 ns)

 <State 541>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_134', fullyconnected/fully_connected.cpp:15) [2301]  (10.5 ns)

 <State 542>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_134', fullyconnected/fully_connected.cpp:15) [2301]  (10.5 ns)

 <State 543>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_135', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2302]  (3.25 ns)
	'fmul' operation ('tmp_2_134', fullyconnected/fully_connected.cpp:15) [2304]  (12.4 ns)

 <State 544>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_134', fullyconnected/fully_connected.cpp:15) [2304]  (12.4 ns)

 <State 545>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_135', fullyconnected/fully_connected.cpp:15) [2305]  (10.5 ns)

 <State 546>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_135', fullyconnected/fully_connected.cpp:15) [2305]  (10.5 ns)

 <State 547>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_136', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2306]  (3.25 ns)
	'fmul' operation ('tmp_2_135', fullyconnected/fully_connected.cpp:15) [2308]  (12.4 ns)

 <State 548>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_135', fullyconnected/fully_connected.cpp:15) [2308]  (12.4 ns)

 <State 549>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_136', fullyconnected/fully_connected.cpp:15) [2309]  (10.5 ns)

 <State 550>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_136', fullyconnected/fully_connected.cpp:15) [2309]  (10.5 ns)

 <State 551>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_137', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2310]  (3.25 ns)
	'fmul' operation ('tmp_2_136', fullyconnected/fully_connected.cpp:15) [2312]  (12.4 ns)

 <State 552>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_136', fullyconnected/fully_connected.cpp:15) [2312]  (12.4 ns)

 <State 553>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_137', fullyconnected/fully_connected.cpp:15) [2313]  (10.5 ns)

 <State 554>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_137', fullyconnected/fully_connected.cpp:15) [2313]  (10.5 ns)

 <State 555>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_138', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2314]  (3.25 ns)
	'fmul' operation ('tmp_2_137', fullyconnected/fully_connected.cpp:15) [2316]  (12.4 ns)

 <State 556>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_137', fullyconnected/fully_connected.cpp:15) [2316]  (12.4 ns)

 <State 557>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_138', fullyconnected/fully_connected.cpp:15) [2317]  (10.5 ns)

 <State 558>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_138', fullyconnected/fully_connected.cpp:15) [2317]  (10.5 ns)

 <State 559>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_139', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2318]  (3.25 ns)
	'fmul' operation ('tmp_2_138', fullyconnected/fully_connected.cpp:15) [2320]  (12.4 ns)

 <State 560>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_138', fullyconnected/fully_connected.cpp:15) [2320]  (12.4 ns)

 <State 561>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_139', fullyconnected/fully_connected.cpp:15) [2321]  (10.5 ns)

 <State 562>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_139', fullyconnected/fully_connected.cpp:15) [2321]  (10.5 ns)

 <State 563>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_140', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2322]  (3.25 ns)
	'fmul' operation ('tmp_2_139', fullyconnected/fully_connected.cpp:15) [2324]  (12.4 ns)

 <State 564>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_139', fullyconnected/fully_connected.cpp:15) [2324]  (12.4 ns)

 <State 565>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_140', fullyconnected/fully_connected.cpp:15) [2325]  (10.5 ns)

 <State 566>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_140', fullyconnected/fully_connected.cpp:15) [2325]  (10.5 ns)

 <State 567>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_141', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2326]  (3.25 ns)
	'fmul' operation ('tmp_2_140', fullyconnected/fully_connected.cpp:15) [2328]  (12.4 ns)

 <State 568>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_140', fullyconnected/fully_connected.cpp:15) [2328]  (12.4 ns)

 <State 569>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_141', fullyconnected/fully_connected.cpp:15) [2329]  (10.5 ns)

 <State 570>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_141', fullyconnected/fully_connected.cpp:15) [2329]  (10.5 ns)

 <State 571>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_142', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2330]  (3.25 ns)
	'fmul' operation ('tmp_2_141', fullyconnected/fully_connected.cpp:15) [2332]  (12.4 ns)

 <State 572>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_141', fullyconnected/fully_connected.cpp:15) [2332]  (12.4 ns)

 <State 573>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_142', fullyconnected/fully_connected.cpp:15) [2333]  (10.5 ns)

 <State 574>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_142', fullyconnected/fully_connected.cpp:15) [2333]  (10.5 ns)

 <State 575>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_143', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2334]  (3.25 ns)
	'fmul' operation ('tmp_2_142', fullyconnected/fully_connected.cpp:15) [2336]  (12.4 ns)

 <State 576>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_142', fullyconnected/fully_connected.cpp:15) [2336]  (12.4 ns)

 <State 577>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_143', fullyconnected/fully_connected.cpp:15) [2337]  (10.5 ns)

 <State 578>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_143', fullyconnected/fully_connected.cpp:15) [2337]  (10.5 ns)

 <State 579>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_144', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2338]  (3.25 ns)
	'fmul' operation ('tmp_2_143', fullyconnected/fully_connected.cpp:15) [2340]  (12.4 ns)

 <State 580>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_143', fullyconnected/fully_connected.cpp:15) [2340]  (12.4 ns)

 <State 581>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_144', fullyconnected/fully_connected.cpp:15) [2341]  (10.5 ns)

 <State 582>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_144', fullyconnected/fully_connected.cpp:15) [2341]  (10.5 ns)

 <State 583>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_145', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2342]  (3.25 ns)
	'fmul' operation ('tmp_2_144', fullyconnected/fully_connected.cpp:15) [2344]  (12.4 ns)

 <State 584>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_144', fullyconnected/fully_connected.cpp:15) [2344]  (12.4 ns)

 <State 585>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_145', fullyconnected/fully_connected.cpp:15) [2345]  (10.5 ns)

 <State 586>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_145', fullyconnected/fully_connected.cpp:15) [2345]  (10.5 ns)

 <State 587>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_146', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2346]  (3.25 ns)
	'fmul' operation ('tmp_2_145', fullyconnected/fully_connected.cpp:15) [2348]  (12.4 ns)

 <State 588>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_145', fullyconnected/fully_connected.cpp:15) [2348]  (12.4 ns)

 <State 589>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_146', fullyconnected/fully_connected.cpp:15) [2349]  (10.5 ns)

 <State 590>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_146', fullyconnected/fully_connected.cpp:15) [2349]  (10.5 ns)

 <State 591>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_147', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2350]  (3.25 ns)
	'fmul' operation ('tmp_2_146', fullyconnected/fully_connected.cpp:15) [2352]  (12.4 ns)

 <State 592>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_146', fullyconnected/fully_connected.cpp:15) [2352]  (12.4 ns)

 <State 593>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_147', fullyconnected/fully_connected.cpp:15) [2353]  (10.5 ns)

 <State 594>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_147', fullyconnected/fully_connected.cpp:15) [2353]  (10.5 ns)

 <State 595>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_148', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2354]  (3.25 ns)
	'fmul' operation ('tmp_2_147', fullyconnected/fully_connected.cpp:15) [2356]  (12.4 ns)

 <State 596>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_147', fullyconnected/fully_connected.cpp:15) [2356]  (12.4 ns)

 <State 597>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_148', fullyconnected/fully_connected.cpp:15) [2357]  (10.5 ns)

 <State 598>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_148', fullyconnected/fully_connected.cpp:15) [2357]  (10.5 ns)

 <State 599>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_149', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2358]  (3.25 ns)
	'fmul' operation ('tmp_2_148', fullyconnected/fully_connected.cpp:15) [2360]  (12.4 ns)

 <State 600>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_148', fullyconnected/fully_connected.cpp:15) [2360]  (12.4 ns)

 <State 601>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_149', fullyconnected/fully_connected.cpp:15) [2361]  (10.5 ns)

 <State 602>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_149', fullyconnected/fully_connected.cpp:15) [2361]  (10.5 ns)

 <State 603>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_150', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2362]  (3.25 ns)
	'fmul' operation ('tmp_2_149', fullyconnected/fully_connected.cpp:15) [2364]  (12.4 ns)

 <State 604>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_149', fullyconnected/fully_connected.cpp:15) [2364]  (12.4 ns)

 <State 605>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_150', fullyconnected/fully_connected.cpp:15) [2365]  (10.5 ns)

 <State 606>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_150', fullyconnected/fully_connected.cpp:15) [2365]  (10.5 ns)

 <State 607>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_151', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2366]  (3.25 ns)
	'fmul' operation ('tmp_2_150', fullyconnected/fully_connected.cpp:15) [2368]  (12.4 ns)

 <State 608>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_150', fullyconnected/fully_connected.cpp:15) [2368]  (12.4 ns)

 <State 609>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_151', fullyconnected/fully_connected.cpp:15) [2369]  (10.5 ns)

 <State 610>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_151', fullyconnected/fully_connected.cpp:15) [2369]  (10.5 ns)

 <State 611>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_152', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2370]  (3.25 ns)
	'fmul' operation ('tmp_2_151', fullyconnected/fully_connected.cpp:15) [2372]  (12.4 ns)

 <State 612>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_151', fullyconnected/fully_connected.cpp:15) [2372]  (12.4 ns)

 <State 613>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_152', fullyconnected/fully_connected.cpp:15) [2373]  (10.5 ns)

 <State 614>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_152', fullyconnected/fully_connected.cpp:15) [2373]  (10.5 ns)

 <State 615>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_153', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2374]  (3.25 ns)
	'fmul' operation ('tmp_2_152', fullyconnected/fully_connected.cpp:15) [2376]  (12.4 ns)

 <State 616>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_152', fullyconnected/fully_connected.cpp:15) [2376]  (12.4 ns)

 <State 617>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_153', fullyconnected/fully_connected.cpp:15) [2377]  (10.5 ns)

 <State 618>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_153', fullyconnected/fully_connected.cpp:15) [2377]  (10.5 ns)

 <State 619>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_154', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2378]  (3.25 ns)
	'fmul' operation ('tmp_2_153', fullyconnected/fully_connected.cpp:15) [2380]  (12.4 ns)

 <State 620>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_153', fullyconnected/fully_connected.cpp:15) [2380]  (12.4 ns)

 <State 621>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_154', fullyconnected/fully_connected.cpp:15) [2381]  (10.5 ns)

 <State 622>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_154', fullyconnected/fully_connected.cpp:15) [2381]  (10.5 ns)

 <State 623>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_155', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2382]  (3.25 ns)
	'fmul' operation ('tmp_2_154', fullyconnected/fully_connected.cpp:15) [2384]  (12.4 ns)

 <State 624>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_154', fullyconnected/fully_connected.cpp:15) [2384]  (12.4 ns)

 <State 625>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_155', fullyconnected/fully_connected.cpp:15) [2385]  (10.5 ns)

 <State 626>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_155', fullyconnected/fully_connected.cpp:15) [2385]  (10.5 ns)

 <State 627>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_156', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2386]  (3.25 ns)
	'fmul' operation ('tmp_2_155', fullyconnected/fully_connected.cpp:15) [2388]  (12.4 ns)

 <State 628>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_155', fullyconnected/fully_connected.cpp:15) [2388]  (12.4 ns)

 <State 629>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_156', fullyconnected/fully_connected.cpp:15) [2389]  (10.5 ns)

 <State 630>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_156', fullyconnected/fully_connected.cpp:15) [2389]  (10.5 ns)

 <State 631>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_157', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2390]  (3.25 ns)
	'fmul' operation ('tmp_2_156', fullyconnected/fully_connected.cpp:15) [2392]  (12.4 ns)

 <State 632>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_156', fullyconnected/fully_connected.cpp:15) [2392]  (12.4 ns)

 <State 633>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_157', fullyconnected/fully_connected.cpp:15) [2393]  (10.5 ns)

 <State 634>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_157', fullyconnected/fully_connected.cpp:15) [2393]  (10.5 ns)

 <State 635>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_158', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2394]  (3.25 ns)
	'fmul' operation ('tmp_2_157', fullyconnected/fully_connected.cpp:15) [2396]  (12.4 ns)

 <State 636>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_157', fullyconnected/fully_connected.cpp:15) [2396]  (12.4 ns)

 <State 637>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_158', fullyconnected/fully_connected.cpp:15) [2397]  (10.5 ns)

 <State 638>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_158', fullyconnected/fully_connected.cpp:15) [2397]  (10.5 ns)

 <State 639>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_159', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2398]  (3.25 ns)
	'fmul' operation ('tmp_2_158', fullyconnected/fully_connected.cpp:15) [2400]  (12.4 ns)

 <State 640>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_158', fullyconnected/fully_connected.cpp:15) [2400]  (12.4 ns)

 <State 641>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_159', fullyconnected/fully_connected.cpp:15) [2401]  (10.5 ns)

 <State 642>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_159', fullyconnected/fully_connected.cpp:15) [2401]  (10.5 ns)

 <State 643>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_160', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2402]  (3.25 ns)
	'fmul' operation ('tmp_2_159', fullyconnected/fully_connected.cpp:15) [2404]  (12.4 ns)

 <State 644>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_159', fullyconnected/fully_connected.cpp:15) [2404]  (12.4 ns)

 <State 645>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_160', fullyconnected/fully_connected.cpp:15) [2405]  (10.5 ns)

 <State 646>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_160', fullyconnected/fully_connected.cpp:15) [2405]  (10.5 ns)

 <State 647>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_161', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2406]  (3.25 ns)
	'fmul' operation ('tmp_2_160', fullyconnected/fully_connected.cpp:15) [2408]  (12.4 ns)

 <State 648>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_160', fullyconnected/fully_connected.cpp:15) [2408]  (12.4 ns)

 <State 649>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_161', fullyconnected/fully_connected.cpp:15) [2409]  (10.5 ns)

 <State 650>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_161', fullyconnected/fully_connected.cpp:15) [2409]  (10.5 ns)

 <State 651>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_162', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2410]  (3.25 ns)
	'fmul' operation ('tmp_2_161', fullyconnected/fully_connected.cpp:15) [2412]  (12.4 ns)

 <State 652>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_161', fullyconnected/fully_connected.cpp:15) [2412]  (12.4 ns)

 <State 653>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_162', fullyconnected/fully_connected.cpp:15) [2413]  (10.5 ns)

 <State 654>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_162', fullyconnected/fully_connected.cpp:15) [2413]  (10.5 ns)

 <State 655>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_163', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2414]  (3.25 ns)
	'fmul' operation ('tmp_2_162', fullyconnected/fully_connected.cpp:15) [2416]  (12.4 ns)

 <State 656>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_162', fullyconnected/fully_connected.cpp:15) [2416]  (12.4 ns)

 <State 657>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_163', fullyconnected/fully_connected.cpp:15) [2417]  (10.5 ns)

 <State 658>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_163', fullyconnected/fully_connected.cpp:15) [2417]  (10.5 ns)

 <State 659>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_164', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2418]  (3.25 ns)
	'fmul' operation ('tmp_2_163', fullyconnected/fully_connected.cpp:15) [2420]  (12.4 ns)

 <State 660>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_163', fullyconnected/fully_connected.cpp:15) [2420]  (12.4 ns)

 <State 661>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_164', fullyconnected/fully_connected.cpp:15) [2421]  (10.5 ns)

 <State 662>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_164', fullyconnected/fully_connected.cpp:15) [2421]  (10.5 ns)

 <State 663>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_165', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2422]  (3.25 ns)
	'fmul' operation ('tmp_2_164', fullyconnected/fully_connected.cpp:15) [2424]  (12.4 ns)

 <State 664>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_164', fullyconnected/fully_connected.cpp:15) [2424]  (12.4 ns)

 <State 665>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_165', fullyconnected/fully_connected.cpp:15) [2425]  (10.5 ns)

 <State 666>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_165', fullyconnected/fully_connected.cpp:15) [2425]  (10.5 ns)

 <State 667>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_166', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2426]  (3.25 ns)
	'fmul' operation ('tmp_2_165', fullyconnected/fully_connected.cpp:15) [2428]  (12.4 ns)

 <State 668>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_165', fullyconnected/fully_connected.cpp:15) [2428]  (12.4 ns)

 <State 669>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_166', fullyconnected/fully_connected.cpp:15) [2429]  (10.5 ns)

 <State 670>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_166', fullyconnected/fully_connected.cpp:15) [2429]  (10.5 ns)

 <State 671>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_167', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2430]  (3.25 ns)
	'fmul' operation ('tmp_2_166', fullyconnected/fully_connected.cpp:15) [2432]  (12.4 ns)

 <State 672>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_166', fullyconnected/fully_connected.cpp:15) [2432]  (12.4 ns)

 <State 673>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_167', fullyconnected/fully_connected.cpp:15) [2433]  (10.5 ns)

 <State 674>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_167', fullyconnected/fully_connected.cpp:15) [2433]  (10.5 ns)

 <State 675>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_168', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2434]  (3.25 ns)
	'fmul' operation ('tmp_2_167', fullyconnected/fully_connected.cpp:15) [2436]  (12.4 ns)

 <State 676>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_167', fullyconnected/fully_connected.cpp:15) [2436]  (12.4 ns)

 <State 677>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_168', fullyconnected/fully_connected.cpp:15) [2437]  (10.5 ns)

 <State 678>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_168', fullyconnected/fully_connected.cpp:15) [2437]  (10.5 ns)

 <State 679>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_169', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2438]  (3.25 ns)
	'fmul' operation ('tmp_2_168', fullyconnected/fully_connected.cpp:15) [2440]  (12.4 ns)

 <State 680>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_168', fullyconnected/fully_connected.cpp:15) [2440]  (12.4 ns)

 <State 681>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_169', fullyconnected/fully_connected.cpp:15) [2441]  (10.5 ns)

 <State 682>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_169', fullyconnected/fully_connected.cpp:15) [2441]  (10.5 ns)

 <State 683>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_170', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2442]  (3.25 ns)
	'fmul' operation ('tmp_2_169', fullyconnected/fully_connected.cpp:15) [2444]  (12.4 ns)

 <State 684>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_169', fullyconnected/fully_connected.cpp:15) [2444]  (12.4 ns)

 <State 685>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_170', fullyconnected/fully_connected.cpp:15) [2445]  (10.5 ns)

 <State 686>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_170', fullyconnected/fully_connected.cpp:15) [2445]  (10.5 ns)

 <State 687>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_171', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2446]  (3.25 ns)
	'fmul' operation ('tmp_2_170', fullyconnected/fully_connected.cpp:15) [2448]  (12.4 ns)

 <State 688>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_170', fullyconnected/fully_connected.cpp:15) [2448]  (12.4 ns)

 <State 689>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_171', fullyconnected/fully_connected.cpp:15) [2449]  (10.5 ns)

 <State 690>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_171', fullyconnected/fully_connected.cpp:15) [2449]  (10.5 ns)

 <State 691>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_172', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2450]  (3.25 ns)
	'fmul' operation ('tmp_2_171', fullyconnected/fully_connected.cpp:15) [2452]  (12.4 ns)

 <State 692>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_171', fullyconnected/fully_connected.cpp:15) [2452]  (12.4 ns)

 <State 693>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_172', fullyconnected/fully_connected.cpp:15) [2453]  (10.5 ns)

 <State 694>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_172', fullyconnected/fully_connected.cpp:15) [2453]  (10.5 ns)

 <State 695>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_173', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2454]  (3.25 ns)
	'fmul' operation ('tmp_2_172', fullyconnected/fully_connected.cpp:15) [2456]  (12.4 ns)

 <State 696>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_172', fullyconnected/fully_connected.cpp:15) [2456]  (12.4 ns)

 <State 697>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_173', fullyconnected/fully_connected.cpp:15) [2457]  (10.5 ns)

 <State 698>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_173', fullyconnected/fully_connected.cpp:15) [2457]  (10.5 ns)

 <State 699>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_174', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2458]  (3.25 ns)
	'fmul' operation ('tmp_2_173', fullyconnected/fully_connected.cpp:15) [2460]  (12.4 ns)

 <State 700>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_173', fullyconnected/fully_connected.cpp:15) [2460]  (12.4 ns)

 <State 701>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_174', fullyconnected/fully_connected.cpp:15) [2461]  (10.5 ns)

 <State 702>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_174', fullyconnected/fully_connected.cpp:15) [2461]  (10.5 ns)

 <State 703>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_175', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2462]  (3.25 ns)
	'fmul' operation ('tmp_2_174', fullyconnected/fully_connected.cpp:15) [2464]  (12.4 ns)

 <State 704>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_174', fullyconnected/fully_connected.cpp:15) [2464]  (12.4 ns)

 <State 705>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_175', fullyconnected/fully_connected.cpp:15) [2465]  (10.5 ns)

 <State 706>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_175', fullyconnected/fully_connected.cpp:15) [2465]  (10.5 ns)

 <State 707>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_176', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2466]  (3.25 ns)
	'fmul' operation ('tmp_2_175', fullyconnected/fully_connected.cpp:15) [2468]  (12.4 ns)

 <State 708>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_175', fullyconnected/fully_connected.cpp:15) [2468]  (12.4 ns)

 <State 709>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_176', fullyconnected/fully_connected.cpp:15) [2469]  (10.5 ns)

 <State 710>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_176', fullyconnected/fully_connected.cpp:15) [2469]  (10.5 ns)

 <State 711>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_177', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2470]  (3.25 ns)
	'fmul' operation ('tmp_2_176', fullyconnected/fully_connected.cpp:15) [2472]  (12.4 ns)

 <State 712>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_176', fullyconnected/fully_connected.cpp:15) [2472]  (12.4 ns)

 <State 713>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_177', fullyconnected/fully_connected.cpp:15) [2473]  (10.5 ns)

 <State 714>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_177', fullyconnected/fully_connected.cpp:15) [2473]  (10.5 ns)

 <State 715>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_178', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2474]  (3.25 ns)
	'fmul' operation ('tmp_2_177', fullyconnected/fully_connected.cpp:15) [2476]  (12.4 ns)

 <State 716>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_177', fullyconnected/fully_connected.cpp:15) [2476]  (12.4 ns)

 <State 717>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_178', fullyconnected/fully_connected.cpp:15) [2477]  (10.5 ns)

 <State 718>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_178', fullyconnected/fully_connected.cpp:15) [2477]  (10.5 ns)

 <State 719>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_179', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2478]  (3.25 ns)
	'fmul' operation ('tmp_2_178', fullyconnected/fully_connected.cpp:15) [2480]  (12.4 ns)

 <State 720>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_178', fullyconnected/fully_connected.cpp:15) [2480]  (12.4 ns)

 <State 721>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_179', fullyconnected/fully_connected.cpp:15) [2481]  (10.5 ns)

 <State 722>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_179', fullyconnected/fully_connected.cpp:15) [2481]  (10.5 ns)

 <State 723>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_180', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2482]  (3.25 ns)
	'fmul' operation ('tmp_2_179', fullyconnected/fully_connected.cpp:15) [2484]  (12.4 ns)

 <State 724>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_179', fullyconnected/fully_connected.cpp:15) [2484]  (12.4 ns)

 <State 725>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_180', fullyconnected/fully_connected.cpp:15) [2485]  (10.5 ns)

 <State 726>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_180', fullyconnected/fully_connected.cpp:15) [2485]  (10.5 ns)

 <State 727>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_181', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2486]  (3.25 ns)
	'fmul' operation ('tmp_2_180', fullyconnected/fully_connected.cpp:15) [2488]  (12.4 ns)

 <State 728>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_180', fullyconnected/fully_connected.cpp:15) [2488]  (12.4 ns)

 <State 729>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_181', fullyconnected/fully_connected.cpp:15) [2489]  (10.5 ns)

 <State 730>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_181', fullyconnected/fully_connected.cpp:15) [2489]  (10.5 ns)

 <State 731>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_182', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2490]  (3.25 ns)
	'fmul' operation ('tmp_2_181', fullyconnected/fully_connected.cpp:15) [2492]  (12.4 ns)

 <State 732>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_181', fullyconnected/fully_connected.cpp:15) [2492]  (12.4 ns)

 <State 733>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_182', fullyconnected/fully_connected.cpp:15) [2493]  (10.5 ns)

 <State 734>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_182', fullyconnected/fully_connected.cpp:15) [2493]  (10.5 ns)

 <State 735>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_183', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2494]  (3.25 ns)
	'fmul' operation ('tmp_2_182', fullyconnected/fully_connected.cpp:15) [2496]  (12.4 ns)

 <State 736>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_182', fullyconnected/fully_connected.cpp:15) [2496]  (12.4 ns)

 <State 737>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_183', fullyconnected/fully_connected.cpp:15) [2497]  (10.5 ns)

 <State 738>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_183', fullyconnected/fully_connected.cpp:15) [2497]  (10.5 ns)

 <State 739>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_184', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2498]  (3.25 ns)
	'fmul' operation ('tmp_2_183', fullyconnected/fully_connected.cpp:15) [2500]  (12.4 ns)

 <State 740>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_183', fullyconnected/fully_connected.cpp:15) [2500]  (12.4 ns)

 <State 741>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_184', fullyconnected/fully_connected.cpp:15) [2501]  (10.5 ns)

 <State 742>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_184', fullyconnected/fully_connected.cpp:15) [2501]  (10.5 ns)

 <State 743>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_185', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2502]  (3.25 ns)
	'fmul' operation ('tmp_2_184', fullyconnected/fully_connected.cpp:15) [2504]  (12.4 ns)

 <State 744>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_184', fullyconnected/fully_connected.cpp:15) [2504]  (12.4 ns)

 <State 745>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_185', fullyconnected/fully_connected.cpp:15) [2505]  (10.5 ns)

 <State 746>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_185', fullyconnected/fully_connected.cpp:15) [2505]  (10.5 ns)

 <State 747>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_186', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2506]  (3.25 ns)
	'fmul' operation ('tmp_2_185', fullyconnected/fully_connected.cpp:15) [2508]  (12.4 ns)

 <State 748>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_185', fullyconnected/fully_connected.cpp:15) [2508]  (12.4 ns)

 <State 749>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_186', fullyconnected/fully_connected.cpp:15) [2509]  (10.5 ns)

 <State 750>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_186', fullyconnected/fully_connected.cpp:15) [2509]  (10.5 ns)

 <State 751>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_187', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2510]  (3.25 ns)
	'fmul' operation ('tmp_2_186', fullyconnected/fully_connected.cpp:15) [2512]  (12.4 ns)

 <State 752>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_186', fullyconnected/fully_connected.cpp:15) [2512]  (12.4 ns)

 <State 753>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_187', fullyconnected/fully_connected.cpp:15) [2513]  (10.5 ns)

 <State 754>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_187', fullyconnected/fully_connected.cpp:15) [2513]  (10.5 ns)

 <State 755>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_188', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2514]  (3.25 ns)
	'fmul' operation ('tmp_2_187', fullyconnected/fully_connected.cpp:15) [2516]  (12.4 ns)

 <State 756>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_187', fullyconnected/fully_connected.cpp:15) [2516]  (12.4 ns)

 <State 757>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_188', fullyconnected/fully_connected.cpp:15) [2517]  (10.5 ns)

 <State 758>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_188', fullyconnected/fully_connected.cpp:15) [2517]  (10.5 ns)

 <State 759>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_189', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2518]  (3.25 ns)
	'fmul' operation ('tmp_2_188', fullyconnected/fully_connected.cpp:15) [2520]  (12.4 ns)

 <State 760>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_188', fullyconnected/fully_connected.cpp:15) [2520]  (12.4 ns)

 <State 761>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_189', fullyconnected/fully_connected.cpp:15) [2521]  (10.5 ns)

 <State 762>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_189', fullyconnected/fully_connected.cpp:15) [2521]  (10.5 ns)

 <State 763>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_190', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2522]  (3.25 ns)
	'fmul' operation ('tmp_2_189', fullyconnected/fully_connected.cpp:15) [2524]  (12.4 ns)

 <State 764>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_189', fullyconnected/fully_connected.cpp:15) [2524]  (12.4 ns)

 <State 765>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_190', fullyconnected/fully_connected.cpp:15) [2525]  (10.5 ns)

 <State 766>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_190', fullyconnected/fully_connected.cpp:15) [2525]  (10.5 ns)

 <State 767>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_191', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2526]  (3.25 ns)
	'fmul' operation ('tmp_2_190', fullyconnected/fully_connected.cpp:15) [2528]  (12.4 ns)

 <State 768>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_190', fullyconnected/fully_connected.cpp:15) [2528]  (12.4 ns)

 <State 769>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_191', fullyconnected/fully_connected.cpp:15) [2529]  (10.5 ns)

 <State 770>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_191', fullyconnected/fully_connected.cpp:15) [2529]  (10.5 ns)

 <State 771>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_192', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2530]  (3.25 ns)
	'fmul' operation ('tmp_2_191', fullyconnected/fully_connected.cpp:15) [2532]  (12.4 ns)

 <State 772>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_191', fullyconnected/fully_connected.cpp:15) [2532]  (12.4 ns)

 <State 773>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_192', fullyconnected/fully_connected.cpp:15) [2533]  (10.5 ns)

 <State 774>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_192', fullyconnected/fully_connected.cpp:15) [2533]  (10.5 ns)

 <State 775>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_193', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2534]  (3.25 ns)
	'fmul' operation ('tmp_2_192', fullyconnected/fully_connected.cpp:15) [2536]  (12.4 ns)

 <State 776>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_192', fullyconnected/fully_connected.cpp:15) [2536]  (12.4 ns)

 <State 777>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_193', fullyconnected/fully_connected.cpp:15) [2537]  (10.5 ns)

 <State 778>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_193', fullyconnected/fully_connected.cpp:15) [2537]  (10.5 ns)

 <State 779>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_194', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2538]  (3.25 ns)
	'fmul' operation ('tmp_2_193', fullyconnected/fully_connected.cpp:15) [2540]  (12.4 ns)

 <State 780>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_193', fullyconnected/fully_connected.cpp:15) [2540]  (12.4 ns)

 <State 781>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_194', fullyconnected/fully_connected.cpp:15) [2541]  (10.5 ns)

 <State 782>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_194', fullyconnected/fully_connected.cpp:15) [2541]  (10.5 ns)

 <State 783>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_195', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2542]  (3.25 ns)
	'fmul' operation ('tmp_2_194', fullyconnected/fully_connected.cpp:15) [2544]  (12.4 ns)

 <State 784>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_194', fullyconnected/fully_connected.cpp:15) [2544]  (12.4 ns)

 <State 785>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_195', fullyconnected/fully_connected.cpp:15) [2545]  (10.5 ns)

 <State 786>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_195', fullyconnected/fully_connected.cpp:15) [2545]  (10.5 ns)

 <State 787>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_196', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2546]  (3.25 ns)
	'fmul' operation ('tmp_2_195', fullyconnected/fully_connected.cpp:15) [2548]  (12.4 ns)

 <State 788>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_195', fullyconnected/fully_connected.cpp:15) [2548]  (12.4 ns)

 <State 789>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_196', fullyconnected/fully_connected.cpp:15) [2549]  (10.5 ns)

 <State 790>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_196', fullyconnected/fully_connected.cpp:15) [2549]  (10.5 ns)

 <State 791>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_197', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2550]  (3.25 ns)
	'fmul' operation ('tmp_2_196', fullyconnected/fully_connected.cpp:15) [2552]  (12.4 ns)

 <State 792>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_196', fullyconnected/fully_connected.cpp:15) [2552]  (12.4 ns)

 <State 793>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_197', fullyconnected/fully_connected.cpp:15) [2553]  (10.5 ns)

 <State 794>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_197', fullyconnected/fully_connected.cpp:15) [2553]  (10.5 ns)

 <State 795>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_198', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2554]  (3.25 ns)
	'fmul' operation ('tmp_2_197', fullyconnected/fully_connected.cpp:15) [2556]  (12.4 ns)

 <State 796>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_197', fullyconnected/fully_connected.cpp:15) [2556]  (12.4 ns)

 <State 797>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_198', fullyconnected/fully_connected.cpp:15) [2557]  (10.5 ns)

 <State 798>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_198', fullyconnected/fully_connected.cpp:15) [2557]  (10.5 ns)

 <State 799>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_199', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2558]  (3.25 ns)
	'fmul' operation ('tmp_2_198', fullyconnected/fully_connected.cpp:15) [2560]  (12.4 ns)

 <State 800>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_198', fullyconnected/fully_connected.cpp:15) [2560]  (12.4 ns)

 <State 801>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_199', fullyconnected/fully_connected.cpp:15) [2561]  (10.5 ns)

 <State 802>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_199', fullyconnected/fully_connected.cpp:15) [2561]  (10.5 ns)

 <State 803>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_200', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2562]  (3.25 ns)
	'fmul' operation ('tmp_2_199', fullyconnected/fully_connected.cpp:15) [2564]  (12.4 ns)

 <State 804>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_199', fullyconnected/fully_connected.cpp:15) [2564]  (12.4 ns)

 <State 805>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_200', fullyconnected/fully_connected.cpp:15) [2565]  (10.5 ns)

 <State 806>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_200', fullyconnected/fully_connected.cpp:15) [2565]  (10.5 ns)

 <State 807>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_201', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2566]  (3.25 ns)
	'fmul' operation ('tmp_2_200', fullyconnected/fully_connected.cpp:15) [2568]  (12.4 ns)

 <State 808>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_200', fullyconnected/fully_connected.cpp:15) [2568]  (12.4 ns)

 <State 809>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_201', fullyconnected/fully_connected.cpp:15) [2569]  (10.5 ns)

 <State 810>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_201', fullyconnected/fully_connected.cpp:15) [2569]  (10.5 ns)

 <State 811>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_202', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2570]  (3.25 ns)
	'fmul' operation ('tmp_2_201', fullyconnected/fully_connected.cpp:15) [2572]  (12.4 ns)

 <State 812>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_201', fullyconnected/fully_connected.cpp:15) [2572]  (12.4 ns)

 <State 813>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_202', fullyconnected/fully_connected.cpp:15) [2573]  (10.5 ns)

 <State 814>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_202', fullyconnected/fully_connected.cpp:15) [2573]  (10.5 ns)

 <State 815>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_203', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2574]  (3.25 ns)
	'fmul' operation ('tmp_2_202', fullyconnected/fully_connected.cpp:15) [2576]  (12.4 ns)

 <State 816>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_202', fullyconnected/fully_connected.cpp:15) [2576]  (12.4 ns)

 <State 817>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_203', fullyconnected/fully_connected.cpp:15) [2577]  (10.5 ns)

 <State 818>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_203', fullyconnected/fully_connected.cpp:15) [2577]  (10.5 ns)

 <State 819>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_204', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2578]  (3.25 ns)
	'fmul' operation ('tmp_2_203', fullyconnected/fully_connected.cpp:15) [2580]  (12.4 ns)

 <State 820>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_203', fullyconnected/fully_connected.cpp:15) [2580]  (12.4 ns)

 <State 821>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_204', fullyconnected/fully_connected.cpp:15) [2581]  (10.5 ns)

 <State 822>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_204', fullyconnected/fully_connected.cpp:15) [2581]  (10.5 ns)

 <State 823>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_205', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2582]  (3.25 ns)
	'fmul' operation ('tmp_2_204', fullyconnected/fully_connected.cpp:15) [2584]  (12.4 ns)

 <State 824>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_204', fullyconnected/fully_connected.cpp:15) [2584]  (12.4 ns)

 <State 825>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_205', fullyconnected/fully_connected.cpp:15) [2585]  (10.5 ns)

 <State 826>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_205', fullyconnected/fully_connected.cpp:15) [2585]  (10.5 ns)

 <State 827>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_206', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2586]  (3.25 ns)
	'fmul' operation ('tmp_2_205', fullyconnected/fully_connected.cpp:15) [2588]  (12.4 ns)

 <State 828>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_205', fullyconnected/fully_connected.cpp:15) [2588]  (12.4 ns)

 <State 829>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_206', fullyconnected/fully_connected.cpp:15) [2589]  (10.5 ns)

 <State 830>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_206', fullyconnected/fully_connected.cpp:15) [2589]  (10.5 ns)

 <State 831>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_207', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2590]  (3.25 ns)
	'fmul' operation ('tmp_2_206', fullyconnected/fully_connected.cpp:15) [2592]  (12.4 ns)

 <State 832>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_206', fullyconnected/fully_connected.cpp:15) [2592]  (12.4 ns)

 <State 833>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_207', fullyconnected/fully_connected.cpp:15) [2593]  (10.5 ns)

 <State 834>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_207', fullyconnected/fully_connected.cpp:15) [2593]  (10.5 ns)

 <State 835>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_208', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2594]  (3.25 ns)
	'fmul' operation ('tmp_2_207', fullyconnected/fully_connected.cpp:15) [2596]  (12.4 ns)

 <State 836>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_207', fullyconnected/fully_connected.cpp:15) [2596]  (12.4 ns)

 <State 837>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_208', fullyconnected/fully_connected.cpp:15) [2597]  (10.5 ns)

 <State 838>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_208', fullyconnected/fully_connected.cpp:15) [2597]  (10.5 ns)

 <State 839>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_209', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2598]  (3.25 ns)
	'fmul' operation ('tmp_2_208', fullyconnected/fully_connected.cpp:15) [2600]  (12.4 ns)

 <State 840>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_208', fullyconnected/fully_connected.cpp:15) [2600]  (12.4 ns)

 <State 841>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_209', fullyconnected/fully_connected.cpp:15) [2601]  (10.5 ns)

 <State 842>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_209', fullyconnected/fully_connected.cpp:15) [2601]  (10.5 ns)

 <State 843>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_210', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2602]  (3.25 ns)
	'fmul' operation ('tmp_2_209', fullyconnected/fully_connected.cpp:15) [2604]  (12.4 ns)

 <State 844>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_209', fullyconnected/fully_connected.cpp:15) [2604]  (12.4 ns)

 <State 845>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_210', fullyconnected/fully_connected.cpp:15) [2605]  (10.5 ns)

 <State 846>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_210', fullyconnected/fully_connected.cpp:15) [2605]  (10.5 ns)

 <State 847>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_211', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2606]  (3.25 ns)
	'fmul' operation ('tmp_2_210', fullyconnected/fully_connected.cpp:15) [2608]  (12.4 ns)

 <State 848>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_210', fullyconnected/fully_connected.cpp:15) [2608]  (12.4 ns)

 <State 849>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_211', fullyconnected/fully_connected.cpp:15) [2609]  (10.5 ns)

 <State 850>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_211', fullyconnected/fully_connected.cpp:15) [2609]  (10.5 ns)

 <State 851>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_212', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2610]  (3.25 ns)
	'fmul' operation ('tmp_2_211', fullyconnected/fully_connected.cpp:15) [2612]  (12.4 ns)

 <State 852>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_211', fullyconnected/fully_connected.cpp:15) [2612]  (12.4 ns)

 <State 853>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_212', fullyconnected/fully_connected.cpp:15) [2613]  (10.5 ns)

 <State 854>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_212', fullyconnected/fully_connected.cpp:15) [2613]  (10.5 ns)

 <State 855>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_213', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2614]  (3.25 ns)
	'fmul' operation ('tmp_2_212', fullyconnected/fully_connected.cpp:15) [2616]  (12.4 ns)

 <State 856>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_212', fullyconnected/fully_connected.cpp:15) [2616]  (12.4 ns)

 <State 857>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_213', fullyconnected/fully_connected.cpp:15) [2617]  (10.5 ns)

 <State 858>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_213', fullyconnected/fully_connected.cpp:15) [2617]  (10.5 ns)

 <State 859>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_214', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2618]  (3.25 ns)
	'fmul' operation ('tmp_2_213', fullyconnected/fully_connected.cpp:15) [2620]  (12.4 ns)

 <State 860>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_213', fullyconnected/fully_connected.cpp:15) [2620]  (12.4 ns)

 <State 861>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_214', fullyconnected/fully_connected.cpp:15) [2621]  (10.5 ns)

 <State 862>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_214', fullyconnected/fully_connected.cpp:15) [2621]  (10.5 ns)

 <State 863>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_215', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2622]  (3.25 ns)
	'fmul' operation ('tmp_2_214', fullyconnected/fully_connected.cpp:15) [2624]  (12.4 ns)

 <State 864>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_214', fullyconnected/fully_connected.cpp:15) [2624]  (12.4 ns)

 <State 865>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_215', fullyconnected/fully_connected.cpp:15) [2625]  (10.5 ns)

 <State 866>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_215', fullyconnected/fully_connected.cpp:15) [2625]  (10.5 ns)

 <State 867>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_216', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2626]  (3.25 ns)
	'fmul' operation ('tmp_2_215', fullyconnected/fully_connected.cpp:15) [2628]  (12.4 ns)

 <State 868>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_215', fullyconnected/fully_connected.cpp:15) [2628]  (12.4 ns)

 <State 869>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_216', fullyconnected/fully_connected.cpp:15) [2629]  (10.5 ns)

 <State 870>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_216', fullyconnected/fully_connected.cpp:15) [2629]  (10.5 ns)

 <State 871>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_217', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2630]  (3.25 ns)
	'fmul' operation ('tmp_2_216', fullyconnected/fully_connected.cpp:15) [2632]  (12.4 ns)

 <State 872>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_216', fullyconnected/fully_connected.cpp:15) [2632]  (12.4 ns)

 <State 873>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_217', fullyconnected/fully_connected.cpp:15) [2633]  (10.5 ns)

 <State 874>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_217', fullyconnected/fully_connected.cpp:15) [2633]  (10.5 ns)

 <State 875>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_218', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2634]  (3.25 ns)
	'fmul' operation ('tmp_2_217', fullyconnected/fully_connected.cpp:15) [2636]  (12.4 ns)

 <State 876>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_217', fullyconnected/fully_connected.cpp:15) [2636]  (12.4 ns)

 <State 877>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_218', fullyconnected/fully_connected.cpp:15) [2637]  (10.5 ns)

 <State 878>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_218', fullyconnected/fully_connected.cpp:15) [2637]  (10.5 ns)

 <State 879>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_219', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2638]  (3.25 ns)
	'fmul' operation ('tmp_2_218', fullyconnected/fully_connected.cpp:15) [2640]  (12.4 ns)

 <State 880>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_218', fullyconnected/fully_connected.cpp:15) [2640]  (12.4 ns)

 <State 881>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_219', fullyconnected/fully_connected.cpp:15) [2641]  (10.5 ns)

 <State 882>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_219', fullyconnected/fully_connected.cpp:15) [2641]  (10.5 ns)

 <State 883>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_220', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2642]  (3.25 ns)
	'fmul' operation ('tmp_2_219', fullyconnected/fully_connected.cpp:15) [2644]  (12.4 ns)

 <State 884>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_219', fullyconnected/fully_connected.cpp:15) [2644]  (12.4 ns)

 <State 885>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_220', fullyconnected/fully_connected.cpp:15) [2645]  (10.5 ns)

 <State 886>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_220', fullyconnected/fully_connected.cpp:15) [2645]  (10.5 ns)

 <State 887>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_221', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2646]  (3.25 ns)
	'fmul' operation ('tmp_2_220', fullyconnected/fully_connected.cpp:15) [2648]  (12.4 ns)

 <State 888>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_220', fullyconnected/fully_connected.cpp:15) [2648]  (12.4 ns)

 <State 889>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_221', fullyconnected/fully_connected.cpp:15) [2649]  (10.5 ns)

 <State 890>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_221', fullyconnected/fully_connected.cpp:15) [2649]  (10.5 ns)

 <State 891>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_222', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2650]  (3.25 ns)
	'fmul' operation ('tmp_2_221', fullyconnected/fully_connected.cpp:15) [2652]  (12.4 ns)

 <State 892>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_221', fullyconnected/fully_connected.cpp:15) [2652]  (12.4 ns)

 <State 893>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_222', fullyconnected/fully_connected.cpp:15) [2653]  (10.5 ns)

 <State 894>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_222', fullyconnected/fully_connected.cpp:15) [2653]  (10.5 ns)

 <State 895>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_223', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2654]  (3.25 ns)
	'fmul' operation ('tmp_2_222', fullyconnected/fully_connected.cpp:15) [2656]  (12.4 ns)

 <State 896>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_222', fullyconnected/fully_connected.cpp:15) [2656]  (12.4 ns)

 <State 897>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_223', fullyconnected/fully_connected.cpp:15) [2657]  (10.5 ns)

 <State 898>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_223', fullyconnected/fully_connected.cpp:15) [2657]  (10.5 ns)

 <State 899>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_224', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2658]  (3.25 ns)
	'fmul' operation ('tmp_2_223', fullyconnected/fully_connected.cpp:15) [2660]  (12.4 ns)

 <State 900>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_223', fullyconnected/fully_connected.cpp:15) [2660]  (12.4 ns)

 <State 901>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_224', fullyconnected/fully_connected.cpp:15) [2661]  (10.5 ns)

 <State 902>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_224', fullyconnected/fully_connected.cpp:15) [2661]  (10.5 ns)

 <State 903>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_225', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2662]  (3.25 ns)
	'fmul' operation ('tmp_2_224', fullyconnected/fully_connected.cpp:15) [2664]  (12.4 ns)

 <State 904>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_224', fullyconnected/fully_connected.cpp:15) [2664]  (12.4 ns)

 <State 905>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_225', fullyconnected/fully_connected.cpp:15) [2665]  (10.5 ns)

 <State 906>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_225', fullyconnected/fully_connected.cpp:15) [2665]  (10.5 ns)

 <State 907>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_226', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2666]  (3.25 ns)
	'fmul' operation ('tmp_2_225', fullyconnected/fully_connected.cpp:15) [2668]  (12.4 ns)

 <State 908>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_225', fullyconnected/fully_connected.cpp:15) [2668]  (12.4 ns)

 <State 909>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_226', fullyconnected/fully_connected.cpp:15) [2669]  (10.5 ns)

 <State 910>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_226', fullyconnected/fully_connected.cpp:15) [2669]  (10.5 ns)

 <State 911>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_227', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2670]  (3.25 ns)
	'fmul' operation ('tmp_2_226', fullyconnected/fully_connected.cpp:15) [2672]  (12.4 ns)

 <State 912>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_226', fullyconnected/fully_connected.cpp:15) [2672]  (12.4 ns)

 <State 913>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_227', fullyconnected/fully_connected.cpp:15) [2673]  (10.5 ns)

 <State 914>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_227', fullyconnected/fully_connected.cpp:15) [2673]  (10.5 ns)

 <State 915>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_228', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2674]  (3.25 ns)
	'fmul' operation ('tmp_2_227', fullyconnected/fully_connected.cpp:15) [2676]  (12.4 ns)

 <State 916>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_227', fullyconnected/fully_connected.cpp:15) [2676]  (12.4 ns)

 <State 917>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_228', fullyconnected/fully_connected.cpp:15) [2677]  (10.5 ns)

 <State 918>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_228', fullyconnected/fully_connected.cpp:15) [2677]  (10.5 ns)

 <State 919>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_229', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2678]  (3.25 ns)
	'fmul' operation ('tmp_2_228', fullyconnected/fully_connected.cpp:15) [2680]  (12.4 ns)

 <State 920>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_228', fullyconnected/fully_connected.cpp:15) [2680]  (12.4 ns)

 <State 921>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_229', fullyconnected/fully_connected.cpp:15) [2681]  (10.5 ns)

 <State 922>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_229', fullyconnected/fully_connected.cpp:15) [2681]  (10.5 ns)

 <State 923>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_230', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2682]  (3.25 ns)
	'fmul' operation ('tmp_2_229', fullyconnected/fully_connected.cpp:15) [2684]  (12.4 ns)

 <State 924>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_229', fullyconnected/fully_connected.cpp:15) [2684]  (12.4 ns)

 <State 925>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_230', fullyconnected/fully_connected.cpp:15) [2685]  (10.5 ns)

 <State 926>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_230', fullyconnected/fully_connected.cpp:15) [2685]  (10.5 ns)

 <State 927>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_231', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2686]  (3.25 ns)
	'fmul' operation ('tmp_2_230', fullyconnected/fully_connected.cpp:15) [2688]  (12.4 ns)

 <State 928>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_230', fullyconnected/fully_connected.cpp:15) [2688]  (12.4 ns)

 <State 929>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_231', fullyconnected/fully_connected.cpp:15) [2689]  (10.5 ns)

 <State 930>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_231', fullyconnected/fully_connected.cpp:15) [2689]  (10.5 ns)

 <State 931>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_232', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2690]  (3.25 ns)
	'fmul' operation ('tmp_2_231', fullyconnected/fully_connected.cpp:15) [2692]  (12.4 ns)

 <State 932>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_231', fullyconnected/fully_connected.cpp:15) [2692]  (12.4 ns)

 <State 933>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_232', fullyconnected/fully_connected.cpp:15) [2693]  (10.5 ns)

 <State 934>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_232', fullyconnected/fully_connected.cpp:15) [2693]  (10.5 ns)

 <State 935>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_233', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2694]  (3.25 ns)
	'fmul' operation ('tmp_2_232', fullyconnected/fully_connected.cpp:15) [2696]  (12.4 ns)

 <State 936>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_232', fullyconnected/fully_connected.cpp:15) [2696]  (12.4 ns)

 <State 937>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_233', fullyconnected/fully_connected.cpp:15) [2697]  (10.5 ns)

 <State 938>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_233', fullyconnected/fully_connected.cpp:15) [2697]  (10.5 ns)

 <State 939>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_234', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2698]  (3.25 ns)
	'fmul' operation ('tmp_2_233', fullyconnected/fully_connected.cpp:15) [2700]  (12.4 ns)

 <State 940>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_233', fullyconnected/fully_connected.cpp:15) [2700]  (12.4 ns)

 <State 941>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_234', fullyconnected/fully_connected.cpp:15) [2701]  (10.5 ns)

 <State 942>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_234', fullyconnected/fully_connected.cpp:15) [2701]  (10.5 ns)

 <State 943>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_235', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2702]  (3.25 ns)
	'fmul' operation ('tmp_2_234', fullyconnected/fully_connected.cpp:15) [2704]  (12.4 ns)

 <State 944>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_234', fullyconnected/fully_connected.cpp:15) [2704]  (12.4 ns)

 <State 945>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_235', fullyconnected/fully_connected.cpp:15) [2705]  (10.5 ns)

 <State 946>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_235', fullyconnected/fully_connected.cpp:15) [2705]  (10.5 ns)

 <State 947>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_236', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2706]  (3.25 ns)
	'fmul' operation ('tmp_2_235', fullyconnected/fully_connected.cpp:15) [2708]  (12.4 ns)

 <State 948>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_235', fullyconnected/fully_connected.cpp:15) [2708]  (12.4 ns)

 <State 949>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_236', fullyconnected/fully_connected.cpp:15) [2709]  (10.5 ns)

 <State 950>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_236', fullyconnected/fully_connected.cpp:15) [2709]  (10.5 ns)

 <State 951>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_237', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2710]  (3.25 ns)
	'fmul' operation ('tmp_2_236', fullyconnected/fully_connected.cpp:15) [2712]  (12.4 ns)

 <State 952>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_236', fullyconnected/fully_connected.cpp:15) [2712]  (12.4 ns)

 <State 953>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_237', fullyconnected/fully_connected.cpp:15) [2713]  (10.5 ns)

 <State 954>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_237', fullyconnected/fully_connected.cpp:15) [2713]  (10.5 ns)

 <State 955>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_238', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2714]  (3.25 ns)
	'fmul' operation ('tmp_2_237', fullyconnected/fully_connected.cpp:15) [2716]  (12.4 ns)

 <State 956>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_237', fullyconnected/fully_connected.cpp:15) [2716]  (12.4 ns)

 <State 957>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_238', fullyconnected/fully_connected.cpp:15) [2717]  (10.5 ns)

 <State 958>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_238', fullyconnected/fully_connected.cpp:15) [2717]  (10.5 ns)

 <State 959>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_239', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2718]  (3.25 ns)
	'fmul' operation ('tmp_2_238', fullyconnected/fully_connected.cpp:15) [2720]  (12.4 ns)

 <State 960>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_238', fullyconnected/fully_connected.cpp:15) [2720]  (12.4 ns)

 <State 961>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_239', fullyconnected/fully_connected.cpp:15) [2721]  (10.5 ns)

 <State 962>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_239', fullyconnected/fully_connected.cpp:15) [2721]  (10.5 ns)

 <State 963>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_240', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2722]  (3.25 ns)
	'fmul' operation ('tmp_2_239', fullyconnected/fully_connected.cpp:15) [2724]  (12.4 ns)

 <State 964>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_239', fullyconnected/fully_connected.cpp:15) [2724]  (12.4 ns)

 <State 965>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_240', fullyconnected/fully_connected.cpp:15) [2725]  (10.5 ns)

 <State 966>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_240', fullyconnected/fully_connected.cpp:15) [2725]  (10.5 ns)

 <State 967>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_241', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2726]  (3.25 ns)
	'fmul' operation ('tmp_2_240', fullyconnected/fully_connected.cpp:15) [2728]  (12.4 ns)

 <State 968>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_240', fullyconnected/fully_connected.cpp:15) [2728]  (12.4 ns)

 <State 969>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_241', fullyconnected/fully_connected.cpp:15) [2729]  (10.5 ns)

 <State 970>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_241', fullyconnected/fully_connected.cpp:15) [2729]  (10.5 ns)

 <State 971>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_242', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2730]  (3.25 ns)
	'fmul' operation ('tmp_2_241', fullyconnected/fully_connected.cpp:15) [2732]  (12.4 ns)

 <State 972>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_241', fullyconnected/fully_connected.cpp:15) [2732]  (12.4 ns)

 <State 973>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_242', fullyconnected/fully_connected.cpp:15) [2733]  (10.5 ns)

 <State 974>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_242', fullyconnected/fully_connected.cpp:15) [2733]  (10.5 ns)

 <State 975>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_243', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2734]  (3.25 ns)
	'fmul' operation ('tmp_2_242', fullyconnected/fully_connected.cpp:15) [2736]  (12.4 ns)

 <State 976>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_242', fullyconnected/fully_connected.cpp:15) [2736]  (12.4 ns)

 <State 977>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_243', fullyconnected/fully_connected.cpp:15) [2737]  (10.5 ns)

 <State 978>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_243', fullyconnected/fully_connected.cpp:15) [2737]  (10.5 ns)

 <State 979>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_244', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2738]  (3.25 ns)
	'fmul' operation ('tmp_2_243', fullyconnected/fully_connected.cpp:15) [2740]  (12.4 ns)

 <State 980>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_243', fullyconnected/fully_connected.cpp:15) [2740]  (12.4 ns)

 <State 981>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_244', fullyconnected/fully_connected.cpp:15) [2741]  (10.5 ns)

 <State 982>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_244', fullyconnected/fully_connected.cpp:15) [2741]  (10.5 ns)

 <State 983>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_245', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2742]  (3.25 ns)
	'fmul' operation ('tmp_2_244', fullyconnected/fully_connected.cpp:15) [2744]  (12.4 ns)

 <State 984>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_244', fullyconnected/fully_connected.cpp:15) [2744]  (12.4 ns)

 <State 985>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_245', fullyconnected/fully_connected.cpp:15) [2745]  (10.5 ns)

 <State 986>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_245', fullyconnected/fully_connected.cpp:15) [2745]  (10.5 ns)

 <State 987>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_246', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2746]  (3.25 ns)
	'fmul' operation ('tmp_2_245', fullyconnected/fully_connected.cpp:15) [2748]  (12.4 ns)

 <State 988>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_245', fullyconnected/fully_connected.cpp:15) [2748]  (12.4 ns)

 <State 989>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_246', fullyconnected/fully_connected.cpp:15) [2749]  (10.5 ns)

 <State 990>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_246', fullyconnected/fully_connected.cpp:15) [2749]  (10.5 ns)

 <State 991>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_247', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2750]  (3.25 ns)
	'fmul' operation ('tmp_2_246', fullyconnected/fully_connected.cpp:15) [2752]  (12.4 ns)

 <State 992>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_246', fullyconnected/fully_connected.cpp:15) [2752]  (12.4 ns)

 <State 993>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_247', fullyconnected/fully_connected.cpp:15) [2753]  (10.5 ns)

 <State 994>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_247', fullyconnected/fully_connected.cpp:15) [2753]  (10.5 ns)

 <State 995>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_248', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2754]  (3.25 ns)
	'fmul' operation ('tmp_2_247', fullyconnected/fully_connected.cpp:15) [2756]  (12.4 ns)

 <State 996>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_247', fullyconnected/fully_connected.cpp:15) [2756]  (12.4 ns)

 <State 997>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_248', fullyconnected/fully_connected.cpp:15) [2757]  (10.5 ns)

 <State 998>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_248', fullyconnected/fully_connected.cpp:15) [2757]  (10.5 ns)

 <State 999>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_249', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2758]  (3.25 ns)
	'fmul' operation ('tmp_2_248', fullyconnected/fully_connected.cpp:15) [2760]  (12.4 ns)

 <State 1000>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_248', fullyconnected/fully_connected.cpp:15) [2760]  (12.4 ns)

 <State 1001>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_249', fullyconnected/fully_connected.cpp:15) [2761]  (10.5 ns)

 <State 1002>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_249', fullyconnected/fully_connected.cpp:15) [2761]  (10.5 ns)

 <State 1003>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_250', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2762]  (3.25 ns)
	'fmul' operation ('tmp_2_249', fullyconnected/fully_connected.cpp:15) [2764]  (12.4 ns)

 <State 1004>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_249', fullyconnected/fully_connected.cpp:15) [2764]  (12.4 ns)

 <State 1005>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_250', fullyconnected/fully_connected.cpp:15) [2765]  (10.5 ns)

 <State 1006>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_250', fullyconnected/fully_connected.cpp:15) [2765]  (10.5 ns)

 <State 1007>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_251', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2766]  (3.25 ns)
	'fmul' operation ('tmp_2_250', fullyconnected/fully_connected.cpp:15) [2768]  (12.4 ns)

 <State 1008>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_250', fullyconnected/fully_connected.cpp:15) [2768]  (12.4 ns)

 <State 1009>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_251', fullyconnected/fully_connected.cpp:15) [2769]  (10.5 ns)

 <State 1010>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_251', fullyconnected/fully_connected.cpp:15) [2769]  (10.5 ns)

 <State 1011>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_252', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2770]  (3.25 ns)
	'fmul' operation ('tmp_2_251', fullyconnected/fully_connected.cpp:15) [2772]  (12.4 ns)

 <State 1012>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_251', fullyconnected/fully_connected.cpp:15) [2772]  (12.4 ns)

 <State 1013>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_252', fullyconnected/fully_connected.cpp:15) [2773]  (10.5 ns)

 <State 1014>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_252', fullyconnected/fully_connected.cpp:15) [2773]  (10.5 ns)

 <State 1015>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_253', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2774]  (3.25 ns)
	'fmul' operation ('tmp_2_252', fullyconnected/fully_connected.cpp:15) [2776]  (12.4 ns)

 <State 1016>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_252', fullyconnected/fully_connected.cpp:15) [2776]  (12.4 ns)

 <State 1017>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_253', fullyconnected/fully_connected.cpp:15) [2777]  (10.5 ns)

 <State 1018>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_253', fullyconnected/fully_connected.cpp:15) [2777]  (10.5 ns)

 <State 1019>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_254', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2778]  (3.25 ns)
	'fmul' operation ('tmp_2_253', fullyconnected/fully_connected.cpp:15) [2780]  (12.4 ns)

 <State 1020>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_253', fullyconnected/fully_connected.cpp:15) [2780]  (12.4 ns)

 <State 1021>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_254', fullyconnected/fully_connected.cpp:15) [2781]  (10.5 ns)

 <State 1022>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_254', fullyconnected/fully_connected.cpp:15) [2781]  (10.5 ns)

 <State 1023>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_255', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2782]  (3.25 ns)
	'fmul' operation ('tmp_2_254', fullyconnected/fully_connected.cpp:15) [2784]  (12.4 ns)

 <State 1024>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_254', fullyconnected/fully_connected.cpp:15) [2784]  (12.4 ns)

 <State 1025>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_255', fullyconnected/fully_connected.cpp:15) [2785]  (10.5 ns)

 <State 1026>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_255', fullyconnected/fully_connected.cpp:15) [2785]  (10.5 ns)

 <State 1027>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_256', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2786]  (3.25 ns)
	'fmul' operation ('tmp_2_255', fullyconnected/fully_connected.cpp:15) [2788]  (12.4 ns)

 <State 1028>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_255', fullyconnected/fully_connected.cpp:15) [2788]  (12.4 ns)

 <State 1029>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_256', fullyconnected/fully_connected.cpp:15) [2789]  (10.5 ns)

 <State 1030>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_256', fullyconnected/fully_connected.cpp:15) [2789]  (10.5 ns)

 <State 1031>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_257', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2790]  (3.25 ns)
	'fmul' operation ('tmp_2_256', fullyconnected/fully_connected.cpp:15) [2792]  (12.4 ns)

 <State 1032>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_256', fullyconnected/fully_connected.cpp:15) [2792]  (12.4 ns)

 <State 1033>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_257', fullyconnected/fully_connected.cpp:15) [2793]  (10.5 ns)

 <State 1034>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_257', fullyconnected/fully_connected.cpp:15) [2793]  (10.5 ns)

 <State 1035>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_258', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2794]  (3.25 ns)
	'fmul' operation ('tmp_2_257', fullyconnected/fully_connected.cpp:15) [2796]  (12.4 ns)

 <State 1036>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_257', fullyconnected/fully_connected.cpp:15) [2796]  (12.4 ns)

 <State 1037>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_258', fullyconnected/fully_connected.cpp:15) [2797]  (10.5 ns)

 <State 1038>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_258', fullyconnected/fully_connected.cpp:15) [2797]  (10.5 ns)

 <State 1039>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_259', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2798]  (3.25 ns)
	'fmul' operation ('tmp_2_258', fullyconnected/fully_connected.cpp:15) [2800]  (12.4 ns)

 <State 1040>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_258', fullyconnected/fully_connected.cpp:15) [2800]  (12.4 ns)

 <State 1041>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_259', fullyconnected/fully_connected.cpp:15) [2801]  (10.5 ns)

 <State 1042>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_259', fullyconnected/fully_connected.cpp:15) [2801]  (10.5 ns)

 <State 1043>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_260', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2802]  (3.25 ns)
	'fmul' operation ('tmp_2_259', fullyconnected/fully_connected.cpp:15) [2804]  (12.4 ns)

 <State 1044>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_259', fullyconnected/fully_connected.cpp:15) [2804]  (12.4 ns)

 <State 1045>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_260', fullyconnected/fully_connected.cpp:15) [2805]  (10.5 ns)

 <State 1046>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_260', fullyconnected/fully_connected.cpp:15) [2805]  (10.5 ns)

 <State 1047>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_261', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2806]  (3.25 ns)
	'fmul' operation ('tmp_2_260', fullyconnected/fully_connected.cpp:15) [2808]  (12.4 ns)

 <State 1048>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_260', fullyconnected/fully_connected.cpp:15) [2808]  (12.4 ns)

 <State 1049>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_261', fullyconnected/fully_connected.cpp:15) [2809]  (10.5 ns)

 <State 1050>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_261', fullyconnected/fully_connected.cpp:15) [2809]  (10.5 ns)

 <State 1051>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_262', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2810]  (3.25 ns)
	'fmul' operation ('tmp_2_261', fullyconnected/fully_connected.cpp:15) [2812]  (12.4 ns)

 <State 1052>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_261', fullyconnected/fully_connected.cpp:15) [2812]  (12.4 ns)

 <State 1053>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_262', fullyconnected/fully_connected.cpp:15) [2813]  (10.5 ns)

 <State 1054>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_262', fullyconnected/fully_connected.cpp:15) [2813]  (10.5 ns)

 <State 1055>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_263', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2814]  (3.25 ns)
	'fmul' operation ('tmp_2_262', fullyconnected/fully_connected.cpp:15) [2816]  (12.4 ns)

 <State 1056>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_262', fullyconnected/fully_connected.cpp:15) [2816]  (12.4 ns)

 <State 1057>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_263', fullyconnected/fully_connected.cpp:15) [2817]  (10.5 ns)

 <State 1058>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_263', fullyconnected/fully_connected.cpp:15) [2817]  (10.5 ns)

 <State 1059>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_264', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2818]  (3.25 ns)
	'fmul' operation ('tmp_2_263', fullyconnected/fully_connected.cpp:15) [2820]  (12.4 ns)

 <State 1060>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_263', fullyconnected/fully_connected.cpp:15) [2820]  (12.4 ns)

 <State 1061>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_264', fullyconnected/fully_connected.cpp:15) [2821]  (10.5 ns)

 <State 1062>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_264', fullyconnected/fully_connected.cpp:15) [2821]  (10.5 ns)

 <State 1063>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_265', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2822]  (3.25 ns)
	'fmul' operation ('tmp_2_264', fullyconnected/fully_connected.cpp:15) [2824]  (12.4 ns)

 <State 1064>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_264', fullyconnected/fully_connected.cpp:15) [2824]  (12.4 ns)

 <State 1065>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_265', fullyconnected/fully_connected.cpp:15) [2825]  (10.5 ns)

 <State 1066>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_265', fullyconnected/fully_connected.cpp:15) [2825]  (10.5 ns)

 <State 1067>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_266', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2826]  (3.25 ns)
	'fmul' operation ('tmp_2_265', fullyconnected/fully_connected.cpp:15) [2828]  (12.4 ns)

 <State 1068>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_265', fullyconnected/fully_connected.cpp:15) [2828]  (12.4 ns)

 <State 1069>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_266', fullyconnected/fully_connected.cpp:15) [2829]  (10.5 ns)

 <State 1070>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_266', fullyconnected/fully_connected.cpp:15) [2829]  (10.5 ns)

 <State 1071>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_267', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2830]  (3.25 ns)
	'fmul' operation ('tmp_2_266', fullyconnected/fully_connected.cpp:15) [2832]  (12.4 ns)

 <State 1072>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_266', fullyconnected/fully_connected.cpp:15) [2832]  (12.4 ns)

 <State 1073>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_267', fullyconnected/fully_connected.cpp:15) [2833]  (10.5 ns)

 <State 1074>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_267', fullyconnected/fully_connected.cpp:15) [2833]  (10.5 ns)

 <State 1075>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_268', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2834]  (3.25 ns)
	'fmul' operation ('tmp_2_267', fullyconnected/fully_connected.cpp:15) [2836]  (12.4 ns)

 <State 1076>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_267', fullyconnected/fully_connected.cpp:15) [2836]  (12.4 ns)

 <State 1077>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_268', fullyconnected/fully_connected.cpp:15) [2837]  (10.5 ns)

 <State 1078>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_268', fullyconnected/fully_connected.cpp:15) [2837]  (10.5 ns)

 <State 1079>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_269', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2838]  (3.25 ns)
	'fmul' operation ('tmp_2_268', fullyconnected/fully_connected.cpp:15) [2840]  (12.4 ns)

 <State 1080>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_268', fullyconnected/fully_connected.cpp:15) [2840]  (12.4 ns)

 <State 1081>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_269', fullyconnected/fully_connected.cpp:15) [2841]  (10.5 ns)

 <State 1082>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_269', fullyconnected/fully_connected.cpp:15) [2841]  (10.5 ns)

 <State 1083>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_270', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2842]  (3.25 ns)
	'fmul' operation ('tmp_2_269', fullyconnected/fully_connected.cpp:15) [2844]  (12.4 ns)

 <State 1084>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_269', fullyconnected/fully_connected.cpp:15) [2844]  (12.4 ns)

 <State 1085>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_270', fullyconnected/fully_connected.cpp:15) [2845]  (10.5 ns)

 <State 1086>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_270', fullyconnected/fully_connected.cpp:15) [2845]  (10.5 ns)

 <State 1087>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_271', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2846]  (3.25 ns)
	'fmul' operation ('tmp_2_270', fullyconnected/fully_connected.cpp:15) [2848]  (12.4 ns)

 <State 1088>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_270', fullyconnected/fully_connected.cpp:15) [2848]  (12.4 ns)

 <State 1089>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_271', fullyconnected/fully_connected.cpp:15) [2849]  (10.5 ns)

 <State 1090>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_271', fullyconnected/fully_connected.cpp:15) [2849]  (10.5 ns)

 <State 1091>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_272', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2850]  (3.25 ns)
	'fmul' operation ('tmp_2_271', fullyconnected/fully_connected.cpp:15) [2852]  (12.4 ns)

 <State 1092>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_271', fullyconnected/fully_connected.cpp:15) [2852]  (12.4 ns)

 <State 1093>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_272', fullyconnected/fully_connected.cpp:15) [2853]  (10.5 ns)

 <State 1094>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_272', fullyconnected/fully_connected.cpp:15) [2853]  (10.5 ns)

 <State 1095>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_273', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2854]  (3.25 ns)
	'fmul' operation ('tmp_2_272', fullyconnected/fully_connected.cpp:15) [2856]  (12.4 ns)

 <State 1096>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_272', fullyconnected/fully_connected.cpp:15) [2856]  (12.4 ns)

 <State 1097>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_273', fullyconnected/fully_connected.cpp:15) [2857]  (10.5 ns)

 <State 1098>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_273', fullyconnected/fully_connected.cpp:15) [2857]  (10.5 ns)

 <State 1099>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_274', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2858]  (3.25 ns)
	'fmul' operation ('tmp_2_273', fullyconnected/fully_connected.cpp:15) [2860]  (12.4 ns)

 <State 1100>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_273', fullyconnected/fully_connected.cpp:15) [2860]  (12.4 ns)

 <State 1101>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_274', fullyconnected/fully_connected.cpp:15) [2861]  (10.5 ns)

 <State 1102>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_274', fullyconnected/fully_connected.cpp:15) [2861]  (10.5 ns)

 <State 1103>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_275', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2862]  (3.25 ns)
	'fmul' operation ('tmp_2_274', fullyconnected/fully_connected.cpp:15) [2864]  (12.4 ns)

 <State 1104>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_274', fullyconnected/fully_connected.cpp:15) [2864]  (12.4 ns)

 <State 1105>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_275', fullyconnected/fully_connected.cpp:15) [2865]  (10.5 ns)

 <State 1106>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_275', fullyconnected/fully_connected.cpp:15) [2865]  (10.5 ns)

 <State 1107>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_276', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2866]  (3.25 ns)
	'fmul' operation ('tmp_2_275', fullyconnected/fully_connected.cpp:15) [2868]  (12.4 ns)

 <State 1108>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_275', fullyconnected/fully_connected.cpp:15) [2868]  (12.4 ns)

 <State 1109>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_276', fullyconnected/fully_connected.cpp:15) [2869]  (10.5 ns)

 <State 1110>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_276', fullyconnected/fully_connected.cpp:15) [2869]  (10.5 ns)

 <State 1111>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_277', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2870]  (3.25 ns)
	'fmul' operation ('tmp_2_276', fullyconnected/fully_connected.cpp:15) [2872]  (12.4 ns)

 <State 1112>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_276', fullyconnected/fully_connected.cpp:15) [2872]  (12.4 ns)

 <State 1113>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_277', fullyconnected/fully_connected.cpp:15) [2873]  (10.5 ns)

 <State 1114>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_277', fullyconnected/fully_connected.cpp:15) [2873]  (10.5 ns)

 <State 1115>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_278', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2874]  (3.25 ns)
	'fmul' operation ('tmp_2_277', fullyconnected/fully_connected.cpp:15) [2876]  (12.4 ns)

 <State 1116>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_277', fullyconnected/fully_connected.cpp:15) [2876]  (12.4 ns)

 <State 1117>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_278', fullyconnected/fully_connected.cpp:15) [2877]  (10.5 ns)

 <State 1118>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_278', fullyconnected/fully_connected.cpp:15) [2877]  (10.5 ns)

 <State 1119>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_279', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2878]  (3.25 ns)
	'fmul' operation ('tmp_2_278', fullyconnected/fully_connected.cpp:15) [2880]  (12.4 ns)

 <State 1120>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_278', fullyconnected/fully_connected.cpp:15) [2880]  (12.4 ns)

 <State 1121>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_279', fullyconnected/fully_connected.cpp:15) [2881]  (10.5 ns)

 <State 1122>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_279', fullyconnected/fully_connected.cpp:15) [2881]  (10.5 ns)

 <State 1123>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_280', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2882]  (3.25 ns)
	'fmul' operation ('tmp_2_279', fullyconnected/fully_connected.cpp:15) [2884]  (12.4 ns)

 <State 1124>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_279', fullyconnected/fully_connected.cpp:15) [2884]  (12.4 ns)

 <State 1125>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_280', fullyconnected/fully_connected.cpp:15) [2885]  (10.5 ns)

 <State 1126>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_280', fullyconnected/fully_connected.cpp:15) [2885]  (10.5 ns)

 <State 1127>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_281', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2886]  (3.25 ns)
	'fmul' operation ('tmp_2_280', fullyconnected/fully_connected.cpp:15) [2888]  (12.4 ns)

 <State 1128>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_280', fullyconnected/fully_connected.cpp:15) [2888]  (12.4 ns)

 <State 1129>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_281', fullyconnected/fully_connected.cpp:15) [2889]  (10.5 ns)

 <State 1130>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_281', fullyconnected/fully_connected.cpp:15) [2889]  (10.5 ns)

 <State 1131>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_282', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2890]  (3.25 ns)
	'fmul' operation ('tmp_2_281', fullyconnected/fully_connected.cpp:15) [2892]  (12.4 ns)

 <State 1132>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_281', fullyconnected/fully_connected.cpp:15) [2892]  (12.4 ns)

 <State 1133>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_282', fullyconnected/fully_connected.cpp:15) [2893]  (10.5 ns)

 <State 1134>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_282', fullyconnected/fully_connected.cpp:15) [2893]  (10.5 ns)

 <State 1135>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_283', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2894]  (3.25 ns)
	'fmul' operation ('tmp_2_282', fullyconnected/fully_connected.cpp:15) [2896]  (12.4 ns)

 <State 1136>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_282', fullyconnected/fully_connected.cpp:15) [2896]  (12.4 ns)

 <State 1137>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_283', fullyconnected/fully_connected.cpp:15) [2897]  (10.5 ns)

 <State 1138>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_283', fullyconnected/fully_connected.cpp:15) [2897]  (10.5 ns)

 <State 1139>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_284', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2898]  (3.25 ns)
	'fmul' operation ('tmp_2_283', fullyconnected/fully_connected.cpp:15) [2900]  (12.4 ns)

 <State 1140>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_283', fullyconnected/fully_connected.cpp:15) [2900]  (12.4 ns)

 <State 1141>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_284', fullyconnected/fully_connected.cpp:15) [2901]  (10.5 ns)

 <State 1142>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_284', fullyconnected/fully_connected.cpp:15) [2901]  (10.5 ns)

 <State 1143>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_285', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2902]  (3.25 ns)
	'fmul' operation ('tmp_2_284', fullyconnected/fully_connected.cpp:15) [2904]  (12.4 ns)

 <State 1144>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_284', fullyconnected/fully_connected.cpp:15) [2904]  (12.4 ns)

 <State 1145>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_285', fullyconnected/fully_connected.cpp:15) [2905]  (10.5 ns)

 <State 1146>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_285', fullyconnected/fully_connected.cpp:15) [2905]  (10.5 ns)

 <State 1147>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_286', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2906]  (3.25 ns)
	'fmul' operation ('tmp_2_285', fullyconnected/fully_connected.cpp:15) [2908]  (12.4 ns)

 <State 1148>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_285', fullyconnected/fully_connected.cpp:15) [2908]  (12.4 ns)

 <State 1149>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_286', fullyconnected/fully_connected.cpp:15) [2909]  (10.5 ns)

 <State 1150>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_286', fullyconnected/fully_connected.cpp:15) [2909]  (10.5 ns)

 <State 1151>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_287', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2910]  (3.25 ns)
	'fmul' operation ('tmp_2_286', fullyconnected/fully_connected.cpp:15) [2912]  (12.4 ns)

 <State 1152>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_286', fullyconnected/fully_connected.cpp:15) [2912]  (12.4 ns)

 <State 1153>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_287', fullyconnected/fully_connected.cpp:15) [2913]  (10.5 ns)

 <State 1154>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_287', fullyconnected/fully_connected.cpp:15) [2913]  (10.5 ns)

 <State 1155>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_288', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2914]  (3.25 ns)
	'fmul' operation ('tmp_2_287', fullyconnected/fully_connected.cpp:15) [2916]  (12.4 ns)

 <State 1156>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_287', fullyconnected/fully_connected.cpp:15) [2916]  (12.4 ns)

 <State 1157>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_288', fullyconnected/fully_connected.cpp:15) [2917]  (10.5 ns)

 <State 1158>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_288', fullyconnected/fully_connected.cpp:15) [2917]  (10.5 ns)

 <State 1159>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_289', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2918]  (3.25 ns)
	'fmul' operation ('tmp_2_288', fullyconnected/fully_connected.cpp:15) [2920]  (12.4 ns)

 <State 1160>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_288', fullyconnected/fully_connected.cpp:15) [2920]  (12.4 ns)

 <State 1161>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_289', fullyconnected/fully_connected.cpp:15) [2921]  (10.5 ns)

 <State 1162>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_289', fullyconnected/fully_connected.cpp:15) [2921]  (10.5 ns)

 <State 1163>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_290', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2922]  (3.25 ns)
	'fmul' operation ('tmp_2_289', fullyconnected/fully_connected.cpp:15) [2924]  (12.4 ns)

 <State 1164>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_289', fullyconnected/fully_connected.cpp:15) [2924]  (12.4 ns)

 <State 1165>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_290', fullyconnected/fully_connected.cpp:15) [2925]  (10.5 ns)

 <State 1166>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_290', fullyconnected/fully_connected.cpp:15) [2925]  (10.5 ns)

 <State 1167>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_291', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2926]  (3.25 ns)
	'fmul' operation ('tmp_2_290', fullyconnected/fully_connected.cpp:15) [2928]  (12.4 ns)

 <State 1168>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_290', fullyconnected/fully_connected.cpp:15) [2928]  (12.4 ns)

 <State 1169>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_291', fullyconnected/fully_connected.cpp:15) [2929]  (10.5 ns)

 <State 1170>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_291', fullyconnected/fully_connected.cpp:15) [2929]  (10.5 ns)

 <State 1171>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_292', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2930]  (3.25 ns)
	'fmul' operation ('tmp_2_291', fullyconnected/fully_connected.cpp:15) [2932]  (12.4 ns)

 <State 1172>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_291', fullyconnected/fully_connected.cpp:15) [2932]  (12.4 ns)

 <State 1173>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_292', fullyconnected/fully_connected.cpp:15) [2933]  (10.5 ns)

 <State 1174>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_292', fullyconnected/fully_connected.cpp:15) [2933]  (10.5 ns)

 <State 1175>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_293', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2934]  (3.25 ns)
	'fmul' operation ('tmp_2_292', fullyconnected/fully_connected.cpp:15) [2936]  (12.4 ns)

 <State 1176>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_292', fullyconnected/fully_connected.cpp:15) [2936]  (12.4 ns)

 <State 1177>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_293', fullyconnected/fully_connected.cpp:15) [2937]  (10.5 ns)

 <State 1178>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_293', fullyconnected/fully_connected.cpp:15) [2937]  (10.5 ns)

 <State 1179>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_294', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2938]  (3.25 ns)
	'fmul' operation ('tmp_2_293', fullyconnected/fully_connected.cpp:15) [2940]  (12.4 ns)

 <State 1180>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_293', fullyconnected/fully_connected.cpp:15) [2940]  (12.4 ns)

 <State 1181>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_294', fullyconnected/fully_connected.cpp:15) [2941]  (10.5 ns)

 <State 1182>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_294', fullyconnected/fully_connected.cpp:15) [2941]  (10.5 ns)

 <State 1183>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_295', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2942]  (3.25 ns)
	'fmul' operation ('tmp_2_294', fullyconnected/fully_connected.cpp:15) [2944]  (12.4 ns)

 <State 1184>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_294', fullyconnected/fully_connected.cpp:15) [2944]  (12.4 ns)

 <State 1185>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_295', fullyconnected/fully_connected.cpp:15) [2945]  (10.5 ns)

 <State 1186>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_295', fullyconnected/fully_connected.cpp:15) [2945]  (10.5 ns)

 <State 1187>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_296', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2946]  (3.25 ns)
	'fmul' operation ('tmp_2_295', fullyconnected/fully_connected.cpp:15) [2948]  (12.4 ns)

 <State 1188>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_295', fullyconnected/fully_connected.cpp:15) [2948]  (12.4 ns)

 <State 1189>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_296', fullyconnected/fully_connected.cpp:15) [2949]  (10.5 ns)

 <State 1190>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_296', fullyconnected/fully_connected.cpp:15) [2949]  (10.5 ns)

 <State 1191>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_297', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2950]  (3.25 ns)
	'fmul' operation ('tmp_2_296', fullyconnected/fully_connected.cpp:15) [2952]  (12.4 ns)

 <State 1192>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_296', fullyconnected/fully_connected.cpp:15) [2952]  (12.4 ns)

 <State 1193>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_297', fullyconnected/fully_connected.cpp:15) [2953]  (10.5 ns)

 <State 1194>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_297', fullyconnected/fully_connected.cpp:15) [2953]  (10.5 ns)

 <State 1195>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_298', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2954]  (3.25 ns)
	'fmul' operation ('tmp_2_297', fullyconnected/fully_connected.cpp:15) [2956]  (12.4 ns)

 <State 1196>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_297', fullyconnected/fully_connected.cpp:15) [2956]  (12.4 ns)

 <State 1197>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_298', fullyconnected/fully_connected.cpp:15) [2957]  (10.5 ns)

 <State 1198>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_298', fullyconnected/fully_connected.cpp:15) [2957]  (10.5 ns)

 <State 1199>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_299', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2958]  (3.25 ns)
	'fmul' operation ('tmp_2_298', fullyconnected/fully_connected.cpp:15) [2960]  (12.4 ns)

 <State 1200>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_298', fullyconnected/fully_connected.cpp:15) [2960]  (12.4 ns)

 <State 1201>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_299', fullyconnected/fully_connected.cpp:15) [2961]  (10.5 ns)

 <State 1202>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_299', fullyconnected/fully_connected.cpp:15) [2961]  (10.5 ns)

 <State 1203>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_300', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2962]  (3.25 ns)
	'fmul' operation ('tmp_2_299', fullyconnected/fully_connected.cpp:15) [2964]  (12.4 ns)

 <State 1204>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_299', fullyconnected/fully_connected.cpp:15) [2964]  (12.4 ns)

 <State 1205>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_300', fullyconnected/fully_connected.cpp:15) [2965]  (10.5 ns)

 <State 1206>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_300', fullyconnected/fully_connected.cpp:15) [2965]  (10.5 ns)

 <State 1207>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_301', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2966]  (3.25 ns)
	'fmul' operation ('tmp_2_300', fullyconnected/fully_connected.cpp:15) [2968]  (12.4 ns)

 <State 1208>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_300', fullyconnected/fully_connected.cpp:15) [2968]  (12.4 ns)

 <State 1209>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_301', fullyconnected/fully_connected.cpp:15) [2969]  (10.5 ns)

 <State 1210>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_301', fullyconnected/fully_connected.cpp:15) [2969]  (10.5 ns)

 <State 1211>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_302', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2970]  (3.25 ns)
	'fmul' operation ('tmp_2_301', fullyconnected/fully_connected.cpp:15) [2972]  (12.4 ns)

 <State 1212>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_301', fullyconnected/fully_connected.cpp:15) [2972]  (12.4 ns)

 <State 1213>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_302', fullyconnected/fully_connected.cpp:15) [2973]  (10.5 ns)

 <State 1214>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_302', fullyconnected/fully_connected.cpp:15) [2973]  (10.5 ns)

 <State 1215>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_303', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2974]  (3.25 ns)
	'fmul' operation ('tmp_2_302', fullyconnected/fully_connected.cpp:15) [2976]  (12.4 ns)

 <State 1216>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_302', fullyconnected/fully_connected.cpp:15) [2976]  (12.4 ns)

 <State 1217>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_303', fullyconnected/fully_connected.cpp:15) [2977]  (10.5 ns)

 <State 1218>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_303', fullyconnected/fully_connected.cpp:15) [2977]  (10.5 ns)

 <State 1219>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_304', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2978]  (3.25 ns)
	'fmul' operation ('tmp_2_303', fullyconnected/fully_connected.cpp:15) [2980]  (12.4 ns)

 <State 1220>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_303', fullyconnected/fully_connected.cpp:15) [2980]  (12.4 ns)

 <State 1221>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_304', fullyconnected/fully_connected.cpp:15) [2981]  (10.5 ns)

 <State 1222>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_304', fullyconnected/fully_connected.cpp:15) [2981]  (10.5 ns)

 <State 1223>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_305', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2982]  (3.25 ns)
	'fmul' operation ('tmp_2_304', fullyconnected/fully_connected.cpp:15) [2984]  (12.4 ns)

 <State 1224>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_304', fullyconnected/fully_connected.cpp:15) [2984]  (12.4 ns)

 <State 1225>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_305', fullyconnected/fully_connected.cpp:15) [2985]  (10.5 ns)

 <State 1226>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_305', fullyconnected/fully_connected.cpp:15) [2985]  (10.5 ns)

 <State 1227>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_306', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2986]  (3.25 ns)
	'fmul' operation ('tmp_2_305', fullyconnected/fully_connected.cpp:15) [2988]  (12.4 ns)

 <State 1228>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_305', fullyconnected/fully_connected.cpp:15) [2988]  (12.4 ns)

 <State 1229>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_306', fullyconnected/fully_connected.cpp:15) [2989]  (10.5 ns)

 <State 1230>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_306', fullyconnected/fully_connected.cpp:15) [2989]  (10.5 ns)

 <State 1231>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_307', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2990]  (3.25 ns)
	'fmul' operation ('tmp_2_306', fullyconnected/fully_connected.cpp:15) [2992]  (12.4 ns)

 <State 1232>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_306', fullyconnected/fully_connected.cpp:15) [2992]  (12.4 ns)

 <State 1233>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_307', fullyconnected/fully_connected.cpp:15) [2993]  (10.5 ns)

 <State 1234>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_307', fullyconnected/fully_connected.cpp:15) [2993]  (10.5 ns)

 <State 1235>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_308', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2994]  (3.25 ns)
	'fmul' operation ('tmp_2_307', fullyconnected/fully_connected.cpp:15) [2996]  (12.4 ns)

 <State 1236>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_307', fullyconnected/fully_connected.cpp:15) [2996]  (12.4 ns)

 <State 1237>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_308', fullyconnected/fully_connected.cpp:15) [2997]  (10.5 ns)

 <State 1238>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_308', fullyconnected/fully_connected.cpp:15) [2997]  (10.5 ns)

 <State 1239>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_309', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [2998]  (3.25 ns)
	'fmul' operation ('tmp_2_308', fullyconnected/fully_connected.cpp:15) [3000]  (12.4 ns)

 <State 1240>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_308', fullyconnected/fully_connected.cpp:15) [3000]  (12.4 ns)

 <State 1241>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_309', fullyconnected/fully_connected.cpp:15) [3001]  (10.5 ns)

 <State 1242>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_309', fullyconnected/fully_connected.cpp:15) [3001]  (10.5 ns)

 <State 1243>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_310', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3002]  (3.25 ns)
	'fmul' operation ('tmp_2_309', fullyconnected/fully_connected.cpp:15) [3004]  (12.4 ns)

 <State 1244>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_309', fullyconnected/fully_connected.cpp:15) [3004]  (12.4 ns)

 <State 1245>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_310', fullyconnected/fully_connected.cpp:15) [3005]  (10.5 ns)

 <State 1246>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_310', fullyconnected/fully_connected.cpp:15) [3005]  (10.5 ns)

 <State 1247>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_311', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3006]  (3.25 ns)
	'fmul' operation ('tmp_2_310', fullyconnected/fully_connected.cpp:15) [3008]  (12.4 ns)

 <State 1248>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_310', fullyconnected/fully_connected.cpp:15) [3008]  (12.4 ns)

 <State 1249>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_311', fullyconnected/fully_connected.cpp:15) [3009]  (10.5 ns)

 <State 1250>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_311', fullyconnected/fully_connected.cpp:15) [3009]  (10.5 ns)

 <State 1251>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_312', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3010]  (3.25 ns)
	'fmul' operation ('tmp_2_311', fullyconnected/fully_connected.cpp:15) [3012]  (12.4 ns)

 <State 1252>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_311', fullyconnected/fully_connected.cpp:15) [3012]  (12.4 ns)

 <State 1253>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_312', fullyconnected/fully_connected.cpp:15) [3013]  (10.5 ns)

 <State 1254>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_312', fullyconnected/fully_connected.cpp:15) [3013]  (10.5 ns)

 <State 1255>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_313', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3014]  (3.25 ns)
	'fmul' operation ('tmp_2_312', fullyconnected/fully_connected.cpp:15) [3016]  (12.4 ns)

 <State 1256>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_312', fullyconnected/fully_connected.cpp:15) [3016]  (12.4 ns)

 <State 1257>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_313', fullyconnected/fully_connected.cpp:15) [3017]  (10.5 ns)

 <State 1258>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_313', fullyconnected/fully_connected.cpp:15) [3017]  (10.5 ns)

 <State 1259>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_314', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3018]  (3.25 ns)
	'fmul' operation ('tmp_2_313', fullyconnected/fully_connected.cpp:15) [3020]  (12.4 ns)

 <State 1260>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_313', fullyconnected/fully_connected.cpp:15) [3020]  (12.4 ns)

 <State 1261>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_314', fullyconnected/fully_connected.cpp:15) [3021]  (10.5 ns)

 <State 1262>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_314', fullyconnected/fully_connected.cpp:15) [3021]  (10.5 ns)

 <State 1263>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_315', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3022]  (3.25 ns)
	'fmul' operation ('tmp_2_314', fullyconnected/fully_connected.cpp:15) [3024]  (12.4 ns)

 <State 1264>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_314', fullyconnected/fully_connected.cpp:15) [3024]  (12.4 ns)

 <State 1265>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_315', fullyconnected/fully_connected.cpp:15) [3025]  (10.5 ns)

 <State 1266>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_315', fullyconnected/fully_connected.cpp:15) [3025]  (10.5 ns)

 <State 1267>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_316', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3026]  (3.25 ns)
	'fmul' operation ('tmp_2_315', fullyconnected/fully_connected.cpp:15) [3028]  (12.4 ns)

 <State 1268>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_315', fullyconnected/fully_connected.cpp:15) [3028]  (12.4 ns)

 <State 1269>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_316', fullyconnected/fully_connected.cpp:15) [3029]  (10.5 ns)

 <State 1270>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_316', fullyconnected/fully_connected.cpp:15) [3029]  (10.5 ns)

 <State 1271>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_317', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3030]  (3.25 ns)
	'fmul' operation ('tmp_2_316', fullyconnected/fully_connected.cpp:15) [3032]  (12.4 ns)

 <State 1272>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_316', fullyconnected/fully_connected.cpp:15) [3032]  (12.4 ns)

 <State 1273>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_317', fullyconnected/fully_connected.cpp:15) [3033]  (10.5 ns)

 <State 1274>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_317', fullyconnected/fully_connected.cpp:15) [3033]  (10.5 ns)

 <State 1275>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_318', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3034]  (3.25 ns)
	'fmul' operation ('tmp_2_317', fullyconnected/fully_connected.cpp:15) [3036]  (12.4 ns)

 <State 1276>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_317', fullyconnected/fully_connected.cpp:15) [3036]  (12.4 ns)

 <State 1277>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_318', fullyconnected/fully_connected.cpp:15) [3037]  (10.5 ns)

 <State 1278>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_318', fullyconnected/fully_connected.cpp:15) [3037]  (10.5 ns)

 <State 1279>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_319', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3038]  (3.25 ns)
	'fmul' operation ('tmp_2_318', fullyconnected/fully_connected.cpp:15) [3040]  (12.4 ns)

 <State 1280>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_318', fullyconnected/fully_connected.cpp:15) [3040]  (12.4 ns)

 <State 1281>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_319', fullyconnected/fully_connected.cpp:15) [3041]  (10.5 ns)

 <State 1282>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_319', fullyconnected/fully_connected.cpp:15) [3041]  (10.5 ns)

 <State 1283>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_320', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3042]  (3.25 ns)
	'fmul' operation ('tmp_2_319', fullyconnected/fully_connected.cpp:15) [3044]  (12.4 ns)

 <State 1284>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_319', fullyconnected/fully_connected.cpp:15) [3044]  (12.4 ns)

 <State 1285>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_320', fullyconnected/fully_connected.cpp:15) [3045]  (10.5 ns)

 <State 1286>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_320', fullyconnected/fully_connected.cpp:15) [3045]  (10.5 ns)

 <State 1287>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_321', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3046]  (3.25 ns)
	'fmul' operation ('tmp_2_320', fullyconnected/fully_connected.cpp:15) [3048]  (12.4 ns)

 <State 1288>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_320', fullyconnected/fully_connected.cpp:15) [3048]  (12.4 ns)

 <State 1289>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_321', fullyconnected/fully_connected.cpp:15) [3049]  (10.5 ns)

 <State 1290>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_321', fullyconnected/fully_connected.cpp:15) [3049]  (10.5 ns)

 <State 1291>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_322', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3050]  (3.25 ns)
	'fmul' operation ('tmp_2_321', fullyconnected/fully_connected.cpp:15) [3052]  (12.4 ns)

 <State 1292>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_321', fullyconnected/fully_connected.cpp:15) [3052]  (12.4 ns)

 <State 1293>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_322', fullyconnected/fully_connected.cpp:15) [3053]  (10.5 ns)

 <State 1294>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_322', fullyconnected/fully_connected.cpp:15) [3053]  (10.5 ns)

 <State 1295>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_323', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3054]  (3.25 ns)
	'fmul' operation ('tmp_2_322', fullyconnected/fully_connected.cpp:15) [3056]  (12.4 ns)

 <State 1296>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_322', fullyconnected/fully_connected.cpp:15) [3056]  (12.4 ns)

 <State 1297>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_323', fullyconnected/fully_connected.cpp:15) [3057]  (10.5 ns)

 <State 1298>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_323', fullyconnected/fully_connected.cpp:15) [3057]  (10.5 ns)

 <State 1299>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_324', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3058]  (3.25 ns)
	'fmul' operation ('tmp_2_323', fullyconnected/fully_connected.cpp:15) [3060]  (12.4 ns)

 <State 1300>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_323', fullyconnected/fully_connected.cpp:15) [3060]  (12.4 ns)

 <State 1301>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_324', fullyconnected/fully_connected.cpp:15) [3061]  (10.5 ns)

 <State 1302>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_324', fullyconnected/fully_connected.cpp:15) [3061]  (10.5 ns)

 <State 1303>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_325', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3062]  (3.25 ns)
	'fmul' operation ('tmp_2_324', fullyconnected/fully_connected.cpp:15) [3064]  (12.4 ns)

 <State 1304>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_324', fullyconnected/fully_connected.cpp:15) [3064]  (12.4 ns)

 <State 1305>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_325', fullyconnected/fully_connected.cpp:15) [3065]  (10.5 ns)

 <State 1306>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_325', fullyconnected/fully_connected.cpp:15) [3065]  (10.5 ns)

 <State 1307>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_326', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3066]  (3.25 ns)
	'fmul' operation ('tmp_2_325', fullyconnected/fully_connected.cpp:15) [3068]  (12.4 ns)

 <State 1308>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_325', fullyconnected/fully_connected.cpp:15) [3068]  (12.4 ns)

 <State 1309>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_326', fullyconnected/fully_connected.cpp:15) [3069]  (10.5 ns)

 <State 1310>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_326', fullyconnected/fully_connected.cpp:15) [3069]  (10.5 ns)

 <State 1311>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_327', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3070]  (3.25 ns)
	'fmul' operation ('tmp_2_326', fullyconnected/fully_connected.cpp:15) [3072]  (12.4 ns)

 <State 1312>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_326', fullyconnected/fully_connected.cpp:15) [3072]  (12.4 ns)

 <State 1313>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_327', fullyconnected/fully_connected.cpp:15) [3073]  (10.5 ns)

 <State 1314>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_327', fullyconnected/fully_connected.cpp:15) [3073]  (10.5 ns)

 <State 1315>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_328', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3074]  (3.25 ns)
	'fmul' operation ('tmp_2_327', fullyconnected/fully_connected.cpp:15) [3076]  (12.4 ns)

 <State 1316>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_327', fullyconnected/fully_connected.cpp:15) [3076]  (12.4 ns)

 <State 1317>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_328', fullyconnected/fully_connected.cpp:15) [3077]  (10.5 ns)

 <State 1318>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_328', fullyconnected/fully_connected.cpp:15) [3077]  (10.5 ns)

 <State 1319>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_329', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3078]  (3.25 ns)
	'fmul' operation ('tmp_2_328', fullyconnected/fully_connected.cpp:15) [3080]  (12.4 ns)

 <State 1320>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_328', fullyconnected/fully_connected.cpp:15) [3080]  (12.4 ns)

 <State 1321>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_329', fullyconnected/fully_connected.cpp:15) [3081]  (10.5 ns)

 <State 1322>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_329', fullyconnected/fully_connected.cpp:15) [3081]  (10.5 ns)

 <State 1323>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_330', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3082]  (3.25 ns)
	'fmul' operation ('tmp_2_329', fullyconnected/fully_connected.cpp:15) [3084]  (12.4 ns)

 <State 1324>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_329', fullyconnected/fully_connected.cpp:15) [3084]  (12.4 ns)

 <State 1325>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_330', fullyconnected/fully_connected.cpp:15) [3085]  (10.5 ns)

 <State 1326>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_330', fullyconnected/fully_connected.cpp:15) [3085]  (10.5 ns)

 <State 1327>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_331', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3086]  (3.25 ns)
	'fmul' operation ('tmp_2_330', fullyconnected/fully_connected.cpp:15) [3088]  (12.4 ns)

 <State 1328>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_330', fullyconnected/fully_connected.cpp:15) [3088]  (12.4 ns)

 <State 1329>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_331', fullyconnected/fully_connected.cpp:15) [3089]  (10.5 ns)

 <State 1330>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_331', fullyconnected/fully_connected.cpp:15) [3089]  (10.5 ns)

 <State 1331>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_332', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3090]  (3.25 ns)
	'fmul' operation ('tmp_2_331', fullyconnected/fully_connected.cpp:15) [3092]  (12.4 ns)

 <State 1332>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_331', fullyconnected/fully_connected.cpp:15) [3092]  (12.4 ns)

 <State 1333>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_332', fullyconnected/fully_connected.cpp:15) [3093]  (10.5 ns)

 <State 1334>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_332', fullyconnected/fully_connected.cpp:15) [3093]  (10.5 ns)

 <State 1335>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_333', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3094]  (3.25 ns)
	'fmul' operation ('tmp_2_332', fullyconnected/fully_connected.cpp:15) [3096]  (12.4 ns)

 <State 1336>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_332', fullyconnected/fully_connected.cpp:15) [3096]  (12.4 ns)

 <State 1337>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_333', fullyconnected/fully_connected.cpp:15) [3097]  (10.5 ns)

 <State 1338>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_333', fullyconnected/fully_connected.cpp:15) [3097]  (10.5 ns)

 <State 1339>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_334', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3098]  (3.25 ns)
	'fmul' operation ('tmp_2_333', fullyconnected/fully_connected.cpp:15) [3100]  (12.4 ns)

 <State 1340>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_333', fullyconnected/fully_connected.cpp:15) [3100]  (12.4 ns)

 <State 1341>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_334', fullyconnected/fully_connected.cpp:15) [3101]  (10.5 ns)

 <State 1342>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_334', fullyconnected/fully_connected.cpp:15) [3101]  (10.5 ns)

 <State 1343>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_335', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3102]  (3.25 ns)
	'fmul' operation ('tmp_2_334', fullyconnected/fully_connected.cpp:15) [3104]  (12.4 ns)

 <State 1344>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_334', fullyconnected/fully_connected.cpp:15) [3104]  (12.4 ns)

 <State 1345>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_335', fullyconnected/fully_connected.cpp:15) [3105]  (10.5 ns)

 <State 1346>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_335', fullyconnected/fully_connected.cpp:15) [3105]  (10.5 ns)

 <State 1347>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_336', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3106]  (3.25 ns)
	'fmul' operation ('tmp_2_335', fullyconnected/fully_connected.cpp:15) [3108]  (12.4 ns)

 <State 1348>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_335', fullyconnected/fully_connected.cpp:15) [3108]  (12.4 ns)

 <State 1349>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_336', fullyconnected/fully_connected.cpp:15) [3109]  (10.5 ns)

 <State 1350>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_336', fullyconnected/fully_connected.cpp:15) [3109]  (10.5 ns)

 <State 1351>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_337', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3110]  (3.25 ns)
	'fmul' operation ('tmp_2_336', fullyconnected/fully_connected.cpp:15) [3112]  (12.4 ns)

 <State 1352>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_336', fullyconnected/fully_connected.cpp:15) [3112]  (12.4 ns)

 <State 1353>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_337', fullyconnected/fully_connected.cpp:15) [3113]  (10.5 ns)

 <State 1354>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_337', fullyconnected/fully_connected.cpp:15) [3113]  (10.5 ns)

 <State 1355>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_338', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3114]  (3.25 ns)
	'fmul' operation ('tmp_2_337', fullyconnected/fully_connected.cpp:15) [3116]  (12.4 ns)

 <State 1356>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_337', fullyconnected/fully_connected.cpp:15) [3116]  (12.4 ns)

 <State 1357>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_338', fullyconnected/fully_connected.cpp:15) [3117]  (10.5 ns)

 <State 1358>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_338', fullyconnected/fully_connected.cpp:15) [3117]  (10.5 ns)

 <State 1359>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_339', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3118]  (3.25 ns)
	'fmul' operation ('tmp_2_338', fullyconnected/fully_connected.cpp:15) [3120]  (12.4 ns)

 <State 1360>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_338', fullyconnected/fully_connected.cpp:15) [3120]  (12.4 ns)

 <State 1361>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_339', fullyconnected/fully_connected.cpp:15) [3121]  (10.5 ns)

 <State 1362>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_339', fullyconnected/fully_connected.cpp:15) [3121]  (10.5 ns)

 <State 1363>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_340', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3122]  (3.25 ns)
	'fmul' operation ('tmp_2_339', fullyconnected/fully_connected.cpp:15) [3124]  (12.4 ns)

 <State 1364>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_339', fullyconnected/fully_connected.cpp:15) [3124]  (12.4 ns)

 <State 1365>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_340', fullyconnected/fully_connected.cpp:15) [3125]  (10.5 ns)

 <State 1366>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_340', fullyconnected/fully_connected.cpp:15) [3125]  (10.5 ns)

 <State 1367>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_341', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3126]  (3.25 ns)
	'fmul' operation ('tmp_2_340', fullyconnected/fully_connected.cpp:15) [3128]  (12.4 ns)

 <State 1368>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_340', fullyconnected/fully_connected.cpp:15) [3128]  (12.4 ns)

 <State 1369>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_341', fullyconnected/fully_connected.cpp:15) [3129]  (10.5 ns)

 <State 1370>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_341', fullyconnected/fully_connected.cpp:15) [3129]  (10.5 ns)

 <State 1371>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_342', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3130]  (3.25 ns)
	'fmul' operation ('tmp_2_341', fullyconnected/fully_connected.cpp:15) [3132]  (12.4 ns)

 <State 1372>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_341', fullyconnected/fully_connected.cpp:15) [3132]  (12.4 ns)

 <State 1373>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_342', fullyconnected/fully_connected.cpp:15) [3133]  (10.5 ns)

 <State 1374>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_342', fullyconnected/fully_connected.cpp:15) [3133]  (10.5 ns)

 <State 1375>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_343', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3134]  (3.25 ns)
	'fmul' operation ('tmp_2_342', fullyconnected/fully_connected.cpp:15) [3136]  (12.4 ns)

 <State 1376>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_342', fullyconnected/fully_connected.cpp:15) [3136]  (12.4 ns)

 <State 1377>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_343', fullyconnected/fully_connected.cpp:15) [3137]  (10.5 ns)

 <State 1378>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_343', fullyconnected/fully_connected.cpp:15) [3137]  (10.5 ns)

 <State 1379>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_344', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3138]  (3.25 ns)
	'fmul' operation ('tmp_2_343', fullyconnected/fully_connected.cpp:15) [3140]  (12.4 ns)

 <State 1380>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_343', fullyconnected/fully_connected.cpp:15) [3140]  (12.4 ns)

 <State 1381>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_344', fullyconnected/fully_connected.cpp:15) [3141]  (10.5 ns)

 <State 1382>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_344', fullyconnected/fully_connected.cpp:15) [3141]  (10.5 ns)

 <State 1383>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_345', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3142]  (3.25 ns)
	'fmul' operation ('tmp_2_344', fullyconnected/fully_connected.cpp:15) [3144]  (12.4 ns)

 <State 1384>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_344', fullyconnected/fully_connected.cpp:15) [3144]  (12.4 ns)

 <State 1385>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_345', fullyconnected/fully_connected.cpp:15) [3145]  (10.5 ns)

 <State 1386>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_345', fullyconnected/fully_connected.cpp:15) [3145]  (10.5 ns)

 <State 1387>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_346', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3146]  (3.25 ns)
	'fmul' operation ('tmp_2_345', fullyconnected/fully_connected.cpp:15) [3148]  (12.4 ns)

 <State 1388>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_345', fullyconnected/fully_connected.cpp:15) [3148]  (12.4 ns)

 <State 1389>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_346', fullyconnected/fully_connected.cpp:15) [3149]  (10.5 ns)

 <State 1390>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_346', fullyconnected/fully_connected.cpp:15) [3149]  (10.5 ns)

 <State 1391>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_347', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3150]  (3.25 ns)
	'fmul' operation ('tmp_2_346', fullyconnected/fully_connected.cpp:15) [3152]  (12.4 ns)

 <State 1392>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_346', fullyconnected/fully_connected.cpp:15) [3152]  (12.4 ns)

 <State 1393>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_347', fullyconnected/fully_connected.cpp:15) [3153]  (10.5 ns)

 <State 1394>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_347', fullyconnected/fully_connected.cpp:15) [3153]  (10.5 ns)

 <State 1395>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_348', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3154]  (3.25 ns)
	'fmul' operation ('tmp_2_347', fullyconnected/fully_connected.cpp:15) [3156]  (12.4 ns)

 <State 1396>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_347', fullyconnected/fully_connected.cpp:15) [3156]  (12.4 ns)

 <State 1397>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_348', fullyconnected/fully_connected.cpp:15) [3157]  (10.5 ns)

 <State 1398>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_348', fullyconnected/fully_connected.cpp:15) [3157]  (10.5 ns)

 <State 1399>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_349', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3158]  (3.25 ns)
	'fmul' operation ('tmp_2_348', fullyconnected/fully_connected.cpp:15) [3160]  (12.4 ns)

 <State 1400>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_348', fullyconnected/fully_connected.cpp:15) [3160]  (12.4 ns)

 <State 1401>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_349', fullyconnected/fully_connected.cpp:15) [3161]  (10.5 ns)

 <State 1402>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_349', fullyconnected/fully_connected.cpp:15) [3161]  (10.5 ns)

 <State 1403>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_350', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3162]  (3.25 ns)
	'fmul' operation ('tmp_2_349', fullyconnected/fully_connected.cpp:15) [3164]  (12.4 ns)

 <State 1404>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_349', fullyconnected/fully_connected.cpp:15) [3164]  (12.4 ns)

 <State 1405>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_350', fullyconnected/fully_connected.cpp:15) [3165]  (10.5 ns)

 <State 1406>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_350', fullyconnected/fully_connected.cpp:15) [3165]  (10.5 ns)

 <State 1407>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_351', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3166]  (3.25 ns)
	'fmul' operation ('tmp_2_350', fullyconnected/fully_connected.cpp:15) [3168]  (12.4 ns)

 <State 1408>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_350', fullyconnected/fully_connected.cpp:15) [3168]  (12.4 ns)

 <State 1409>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_351', fullyconnected/fully_connected.cpp:15) [3169]  (10.5 ns)

 <State 1410>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_351', fullyconnected/fully_connected.cpp:15) [3169]  (10.5 ns)

 <State 1411>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_352', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3170]  (3.25 ns)
	'fmul' operation ('tmp_2_351', fullyconnected/fully_connected.cpp:15) [3172]  (12.4 ns)

 <State 1412>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_351', fullyconnected/fully_connected.cpp:15) [3172]  (12.4 ns)

 <State 1413>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_352', fullyconnected/fully_connected.cpp:15) [3173]  (10.5 ns)

 <State 1414>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_352', fullyconnected/fully_connected.cpp:15) [3173]  (10.5 ns)

 <State 1415>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_353', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3174]  (3.25 ns)
	'fmul' operation ('tmp_2_352', fullyconnected/fully_connected.cpp:15) [3176]  (12.4 ns)

 <State 1416>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_352', fullyconnected/fully_connected.cpp:15) [3176]  (12.4 ns)

 <State 1417>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_353', fullyconnected/fully_connected.cpp:15) [3177]  (10.5 ns)

 <State 1418>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_353', fullyconnected/fully_connected.cpp:15) [3177]  (10.5 ns)

 <State 1419>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_354', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3178]  (3.25 ns)
	'fmul' operation ('tmp_2_353', fullyconnected/fully_connected.cpp:15) [3180]  (12.4 ns)

 <State 1420>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_353', fullyconnected/fully_connected.cpp:15) [3180]  (12.4 ns)

 <State 1421>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_354', fullyconnected/fully_connected.cpp:15) [3181]  (10.5 ns)

 <State 1422>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_354', fullyconnected/fully_connected.cpp:15) [3181]  (10.5 ns)

 <State 1423>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_355', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3182]  (3.25 ns)
	'fmul' operation ('tmp_2_354', fullyconnected/fully_connected.cpp:15) [3184]  (12.4 ns)

 <State 1424>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_354', fullyconnected/fully_connected.cpp:15) [3184]  (12.4 ns)

 <State 1425>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_355', fullyconnected/fully_connected.cpp:15) [3185]  (10.5 ns)

 <State 1426>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_355', fullyconnected/fully_connected.cpp:15) [3185]  (10.5 ns)

 <State 1427>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_356', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3186]  (3.25 ns)
	'fmul' operation ('tmp_2_355', fullyconnected/fully_connected.cpp:15) [3188]  (12.4 ns)

 <State 1428>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_355', fullyconnected/fully_connected.cpp:15) [3188]  (12.4 ns)

 <State 1429>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_356', fullyconnected/fully_connected.cpp:15) [3189]  (10.5 ns)

 <State 1430>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_356', fullyconnected/fully_connected.cpp:15) [3189]  (10.5 ns)

 <State 1431>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_357', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3190]  (3.25 ns)
	'fmul' operation ('tmp_2_356', fullyconnected/fully_connected.cpp:15) [3192]  (12.4 ns)

 <State 1432>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_356', fullyconnected/fully_connected.cpp:15) [3192]  (12.4 ns)

 <State 1433>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_357', fullyconnected/fully_connected.cpp:15) [3193]  (10.5 ns)

 <State 1434>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_357', fullyconnected/fully_connected.cpp:15) [3193]  (10.5 ns)

 <State 1435>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_358', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3194]  (3.25 ns)
	'fmul' operation ('tmp_2_357', fullyconnected/fully_connected.cpp:15) [3196]  (12.4 ns)

 <State 1436>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_357', fullyconnected/fully_connected.cpp:15) [3196]  (12.4 ns)

 <State 1437>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_358', fullyconnected/fully_connected.cpp:15) [3197]  (10.5 ns)

 <State 1438>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_358', fullyconnected/fully_connected.cpp:15) [3197]  (10.5 ns)

 <State 1439>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_359', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3198]  (3.25 ns)
	'fmul' operation ('tmp_2_358', fullyconnected/fully_connected.cpp:15) [3200]  (12.4 ns)

 <State 1440>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_358', fullyconnected/fully_connected.cpp:15) [3200]  (12.4 ns)

 <State 1441>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_359', fullyconnected/fully_connected.cpp:15) [3201]  (10.5 ns)

 <State 1442>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_359', fullyconnected/fully_connected.cpp:15) [3201]  (10.5 ns)

 <State 1443>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_360', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3202]  (3.25 ns)
	'fmul' operation ('tmp_2_359', fullyconnected/fully_connected.cpp:15) [3204]  (12.4 ns)

 <State 1444>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_359', fullyconnected/fully_connected.cpp:15) [3204]  (12.4 ns)

 <State 1445>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_360', fullyconnected/fully_connected.cpp:15) [3205]  (10.5 ns)

 <State 1446>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_360', fullyconnected/fully_connected.cpp:15) [3205]  (10.5 ns)

 <State 1447>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_361', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3206]  (3.25 ns)
	'fmul' operation ('tmp_2_360', fullyconnected/fully_connected.cpp:15) [3208]  (12.4 ns)

 <State 1448>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_360', fullyconnected/fully_connected.cpp:15) [3208]  (12.4 ns)

 <State 1449>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_361', fullyconnected/fully_connected.cpp:15) [3209]  (10.5 ns)

 <State 1450>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_361', fullyconnected/fully_connected.cpp:15) [3209]  (10.5 ns)

 <State 1451>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_362', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3210]  (3.25 ns)
	'fmul' operation ('tmp_2_361', fullyconnected/fully_connected.cpp:15) [3212]  (12.4 ns)

 <State 1452>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_361', fullyconnected/fully_connected.cpp:15) [3212]  (12.4 ns)

 <State 1453>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_362', fullyconnected/fully_connected.cpp:15) [3213]  (10.5 ns)

 <State 1454>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_362', fullyconnected/fully_connected.cpp:15) [3213]  (10.5 ns)

 <State 1455>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_363', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3214]  (3.25 ns)
	'fmul' operation ('tmp_2_362', fullyconnected/fully_connected.cpp:15) [3216]  (12.4 ns)

 <State 1456>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_362', fullyconnected/fully_connected.cpp:15) [3216]  (12.4 ns)

 <State 1457>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_363', fullyconnected/fully_connected.cpp:15) [3217]  (10.5 ns)

 <State 1458>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_363', fullyconnected/fully_connected.cpp:15) [3217]  (10.5 ns)

 <State 1459>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_364', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3218]  (3.25 ns)
	'fmul' operation ('tmp_2_363', fullyconnected/fully_connected.cpp:15) [3220]  (12.4 ns)

 <State 1460>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_363', fullyconnected/fully_connected.cpp:15) [3220]  (12.4 ns)

 <State 1461>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_364', fullyconnected/fully_connected.cpp:15) [3221]  (10.5 ns)

 <State 1462>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_364', fullyconnected/fully_connected.cpp:15) [3221]  (10.5 ns)

 <State 1463>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_365', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3222]  (3.25 ns)
	'fmul' operation ('tmp_2_364', fullyconnected/fully_connected.cpp:15) [3224]  (12.4 ns)

 <State 1464>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_364', fullyconnected/fully_connected.cpp:15) [3224]  (12.4 ns)

 <State 1465>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_365', fullyconnected/fully_connected.cpp:15) [3225]  (10.5 ns)

 <State 1466>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_365', fullyconnected/fully_connected.cpp:15) [3225]  (10.5 ns)

 <State 1467>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_366', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3226]  (3.25 ns)
	'fmul' operation ('tmp_2_365', fullyconnected/fully_connected.cpp:15) [3228]  (12.4 ns)

 <State 1468>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_365', fullyconnected/fully_connected.cpp:15) [3228]  (12.4 ns)

 <State 1469>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_366', fullyconnected/fully_connected.cpp:15) [3229]  (10.5 ns)

 <State 1470>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_366', fullyconnected/fully_connected.cpp:15) [3229]  (10.5 ns)

 <State 1471>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_367', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3230]  (3.25 ns)
	'fmul' operation ('tmp_2_366', fullyconnected/fully_connected.cpp:15) [3232]  (12.4 ns)

 <State 1472>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_366', fullyconnected/fully_connected.cpp:15) [3232]  (12.4 ns)

 <State 1473>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_367', fullyconnected/fully_connected.cpp:15) [3233]  (10.5 ns)

 <State 1474>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_367', fullyconnected/fully_connected.cpp:15) [3233]  (10.5 ns)

 <State 1475>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_368', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3234]  (3.25 ns)
	'fmul' operation ('tmp_2_367', fullyconnected/fully_connected.cpp:15) [3236]  (12.4 ns)

 <State 1476>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_367', fullyconnected/fully_connected.cpp:15) [3236]  (12.4 ns)

 <State 1477>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_368', fullyconnected/fully_connected.cpp:15) [3237]  (10.5 ns)

 <State 1478>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_368', fullyconnected/fully_connected.cpp:15) [3237]  (10.5 ns)

 <State 1479>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_369', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3238]  (3.25 ns)
	'fmul' operation ('tmp_2_368', fullyconnected/fully_connected.cpp:15) [3240]  (12.4 ns)

 <State 1480>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_368', fullyconnected/fully_connected.cpp:15) [3240]  (12.4 ns)

 <State 1481>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_369', fullyconnected/fully_connected.cpp:15) [3241]  (10.5 ns)

 <State 1482>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_369', fullyconnected/fully_connected.cpp:15) [3241]  (10.5 ns)

 <State 1483>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_370', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3242]  (3.25 ns)
	'fmul' operation ('tmp_2_369', fullyconnected/fully_connected.cpp:15) [3244]  (12.4 ns)

 <State 1484>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_369', fullyconnected/fully_connected.cpp:15) [3244]  (12.4 ns)

 <State 1485>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_370', fullyconnected/fully_connected.cpp:15) [3245]  (10.5 ns)

 <State 1486>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_370', fullyconnected/fully_connected.cpp:15) [3245]  (10.5 ns)

 <State 1487>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_371', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3246]  (3.25 ns)
	'fmul' operation ('tmp_2_370', fullyconnected/fully_connected.cpp:15) [3248]  (12.4 ns)

 <State 1488>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_370', fullyconnected/fully_connected.cpp:15) [3248]  (12.4 ns)

 <State 1489>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_371', fullyconnected/fully_connected.cpp:15) [3249]  (10.5 ns)

 <State 1490>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_371', fullyconnected/fully_connected.cpp:15) [3249]  (10.5 ns)

 <State 1491>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_372', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3250]  (3.25 ns)
	'fmul' operation ('tmp_2_371', fullyconnected/fully_connected.cpp:15) [3252]  (12.4 ns)

 <State 1492>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_371', fullyconnected/fully_connected.cpp:15) [3252]  (12.4 ns)

 <State 1493>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_372', fullyconnected/fully_connected.cpp:15) [3253]  (10.5 ns)

 <State 1494>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_372', fullyconnected/fully_connected.cpp:15) [3253]  (10.5 ns)

 <State 1495>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_373', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3254]  (3.25 ns)
	'fmul' operation ('tmp_2_372', fullyconnected/fully_connected.cpp:15) [3256]  (12.4 ns)

 <State 1496>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_372', fullyconnected/fully_connected.cpp:15) [3256]  (12.4 ns)

 <State 1497>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_373', fullyconnected/fully_connected.cpp:15) [3257]  (10.5 ns)

 <State 1498>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_373', fullyconnected/fully_connected.cpp:15) [3257]  (10.5 ns)

 <State 1499>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_374', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3258]  (3.25 ns)
	'fmul' operation ('tmp_2_373', fullyconnected/fully_connected.cpp:15) [3260]  (12.4 ns)

 <State 1500>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_373', fullyconnected/fully_connected.cpp:15) [3260]  (12.4 ns)

 <State 1501>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_374', fullyconnected/fully_connected.cpp:15) [3261]  (10.5 ns)

 <State 1502>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_374', fullyconnected/fully_connected.cpp:15) [3261]  (10.5 ns)

 <State 1503>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_375', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3262]  (3.25 ns)
	'fmul' operation ('tmp_2_374', fullyconnected/fully_connected.cpp:15) [3264]  (12.4 ns)

 <State 1504>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_374', fullyconnected/fully_connected.cpp:15) [3264]  (12.4 ns)

 <State 1505>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_375', fullyconnected/fully_connected.cpp:15) [3265]  (10.5 ns)

 <State 1506>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_375', fullyconnected/fully_connected.cpp:15) [3265]  (10.5 ns)

 <State 1507>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_376', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3266]  (3.25 ns)
	'fmul' operation ('tmp_2_375', fullyconnected/fully_connected.cpp:15) [3268]  (12.4 ns)

 <State 1508>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_375', fullyconnected/fully_connected.cpp:15) [3268]  (12.4 ns)

 <State 1509>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_376', fullyconnected/fully_connected.cpp:15) [3269]  (10.5 ns)

 <State 1510>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_376', fullyconnected/fully_connected.cpp:15) [3269]  (10.5 ns)

 <State 1511>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_377', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3270]  (3.25 ns)
	'fmul' operation ('tmp_2_376', fullyconnected/fully_connected.cpp:15) [3272]  (12.4 ns)

 <State 1512>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_376', fullyconnected/fully_connected.cpp:15) [3272]  (12.4 ns)

 <State 1513>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_377', fullyconnected/fully_connected.cpp:15) [3273]  (10.5 ns)

 <State 1514>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_377', fullyconnected/fully_connected.cpp:15) [3273]  (10.5 ns)

 <State 1515>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_378', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3274]  (3.25 ns)
	'fmul' operation ('tmp_2_377', fullyconnected/fully_connected.cpp:15) [3276]  (12.4 ns)

 <State 1516>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_377', fullyconnected/fully_connected.cpp:15) [3276]  (12.4 ns)

 <State 1517>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_378', fullyconnected/fully_connected.cpp:15) [3277]  (10.5 ns)

 <State 1518>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_378', fullyconnected/fully_connected.cpp:15) [3277]  (10.5 ns)

 <State 1519>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_379', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3278]  (3.25 ns)
	'fmul' operation ('tmp_2_378', fullyconnected/fully_connected.cpp:15) [3280]  (12.4 ns)

 <State 1520>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_378', fullyconnected/fully_connected.cpp:15) [3280]  (12.4 ns)

 <State 1521>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_379', fullyconnected/fully_connected.cpp:15) [3281]  (10.5 ns)

 <State 1522>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_379', fullyconnected/fully_connected.cpp:15) [3281]  (10.5 ns)

 <State 1523>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_380', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3282]  (3.25 ns)
	'fmul' operation ('tmp_2_379', fullyconnected/fully_connected.cpp:15) [3284]  (12.4 ns)

 <State 1524>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_379', fullyconnected/fully_connected.cpp:15) [3284]  (12.4 ns)

 <State 1525>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_380', fullyconnected/fully_connected.cpp:15) [3285]  (10.5 ns)

 <State 1526>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_380', fullyconnected/fully_connected.cpp:15) [3285]  (10.5 ns)

 <State 1527>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_381', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3286]  (3.25 ns)
	'fmul' operation ('tmp_2_380', fullyconnected/fully_connected.cpp:15) [3288]  (12.4 ns)

 <State 1528>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_380', fullyconnected/fully_connected.cpp:15) [3288]  (12.4 ns)

 <State 1529>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_381', fullyconnected/fully_connected.cpp:15) [3289]  (10.5 ns)

 <State 1530>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_381', fullyconnected/fully_connected.cpp:15) [3289]  (10.5 ns)

 <State 1531>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_382', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3290]  (3.25 ns)
	'fmul' operation ('tmp_2_381', fullyconnected/fully_connected.cpp:15) [3292]  (12.4 ns)

 <State 1532>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_381', fullyconnected/fully_connected.cpp:15) [3292]  (12.4 ns)

 <State 1533>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_382', fullyconnected/fully_connected.cpp:15) [3293]  (10.5 ns)

 <State 1534>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_382', fullyconnected/fully_connected.cpp:15) [3293]  (10.5 ns)

 <State 1535>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_383', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3294]  (3.25 ns)
	'fmul' operation ('tmp_2_382', fullyconnected/fully_connected.cpp:15) [3296]  (12.4 ns)

 <State 1536>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_382', fullyconnected/fully_connected.cpp:15) [3296]  (12.4 ns)

 <State 1537>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_383', fullyconnected/fully_connected.cpp:15) [3297]  (10.5 ns)

 <State 1538>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_383', fullyconnected/fully_connected.cpp:15) [3297]  (10.5 ns)

 <State 1539>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_384', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3298]  (3.25 ns)
	'fmul' operation ('tmp_2_383', fullyconnected/fully_connected.cpp:15) [3300]  (12.4 ns)

 <State 1540>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_383', fullyconnected/fully_connected.cpp:15) [3300]  (12.4 ns)

 <State 1541>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_384', fullyconnected/fully_connected.cpp:15) [3301]  (10.5 ns)

 <State 1542>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_384', fullyconnected/fully_connected.cpp:15) [3301]  (10.5 ns)

 <State 1543>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_385', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3302]  (3.25 ns)
	'fmul' operation ('tmp_2_384', fullyconnected/fully_connected.cpp:15) [3304]  (12.4 ns)

 <State 1544>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_384', fullyconnected/fully_connected.cpp:15) [3304]  (12.4 ns)

 <State 1545>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_385', fullyconnected/fully_connected.cpp:15) [3305]  (10.5 ns)

 <State 1546>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_385', fullyconnected/fully_connected.cpp:15) [3305]  (10.5 ns)

 <State 1547>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_386', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3306]  (3.25 ns)
	'fmul' operation ('tmp_2_385', fullyconnected/fully_connected.cpp:15) [3308]  (12.4 ns)

 <State 1548>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_385', fullyconnected/fully_connected.cpp:15) [3308]  (12.4 ns)

 <State 1549>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_386', fullyconnected/fully_connected.cpp:15) [3309]  (10.5 ns)

 <State 1550>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_386', fullyconnected/fully_connected.cpp:15) [3309]  (10.5 ns)

 <State 1551>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_387', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3310]  (3.25 ns)
	'fmul' operation ('tmp_2_386', fullyconnected/fully_connected.cpp:15) [3312]  (12.4 ns)

 <State 1552>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_386', fullyconnected/fully_connected.cpp:15) [3312]  (12.4 ns)

 <State 1553>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_387', fullyconnected/fully_connected.cpp:15) [3313]  (10.5 ns)

 <State 1554>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_387', fullyconnected/fully_connected.cpp:15) [3313]  (10.5 ns)

 <State 1555>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_388', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3314]  (3.25 ns)
	'fmul' operation ('tmp_2_387', fullyconnected/fully_connected.cpp:15) [3316]  (12.4 ns)

 <State 1556>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_387', fullyconnected/fully_connected.cpp:15) [3316]  (12.4 ns)

 <State 1557>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_388', fullyconnected/fully_connected.cpp:15) [3317]  (10.5 ns)

 <State 1558>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_388', fullyconnected/fully_connected.cpp:15) [3317]  (10.5 ns)

 <State 1559>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_389', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3318]  (3.25 ns)
	'fmul' operation ('tmp_2_388', fullyconnected/fully_connected.cpp:15) [3320]  (12.4 ns)

 <State 1560>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_388', fullyconnected/fully_connected.cpp:15) [3320]  (12.4 ns)

 <State 1561>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_389', fullyconnected/fully_connected.cpp:15) [3321]  (10.5 ns)

 <State 1562>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_389', fullyconnected/fully_connected.cpp:15) [3321]  (10.5 ns)

 <State 1563>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_390', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3322]  (3.25 ns)
	'fmul' operation ('tmp_2_389', fullyconnected/fully_connected.cpp:15) [3324]  (12.4 ns)

 <State 1564>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_389', fullyconnected/fully_connected.cpp:15) [3324]  (12.4 ns)

 <State 1565>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_390', fullyconnected/fully_connected.cpp:15) [3325]  (10.5 ns)

 <State 1566>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_390', fullyconnected/fully_connected.cpp:15) [3325]  (10.5 ns)

 <State 1567>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_391', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3326]  (3.25 ns)
	'fmul' operation ('tmp_2_390', fullyconnected/fully_connected.cpp:15) [3328]  (12.4 ns)

 <State 1568>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_390', fullyconnected/fully_connected.cpp:15) [3328]  (12.4 ns)

 <State 1569>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_391', fullyconnected/fully_connected.cpp:15) [3329]  (10.5 ns)

 <State 1570>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_391', fullyconnected/fully_connected.cpp:15) [3329]  (10.5 ns)

 <State 1571>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_392', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3330]  (3.25 ns)
	'fmul' operation ('tmp_2_391', fullyconnected/fully_connected.cpp:15) [3332]  (12.4 ns)

 <State 1572>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_391', fullyconnected/fully_connected.cpp:15) [3332]  (12.4 ns)

 <State 1573>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_392', fullyconnected/fully_connected.cpp:15) [3333]  (10.5 ns)

 <State 1574>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_392', fullyconnected/fully_connected.cpp:15) [3333]  (10.5 ns)

 <State 1575>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_393', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3334]  (3.25 ns)
	'fmul' operation ('tmp_2_392', fullyconnected/fully_connected.cpp:15) [3336]  (12.4 ns)

 <State 1576>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_392', fullyconnected/fully_connected.cpp:15) [3336]  (12.4 ns)

 <State 1577>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_393', fullyconnected/fully_connected.cpp:15) [3337]  (10.5 ns)

 <State 1578>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_393', fullyconnected/fully_connected.cpp:15) [3337]  (10.5 ns)

 <State 1579>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_394', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3338]  (3.25 ns)
	'fmul' operation ('tmp_2_393', fullyconnected/fully_connected.cpp:15) [3340]  (12.4 ns)

 <State 1580>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_393', fullyconnected/fully_connected.cpp:15) [3340]  (12.4 ns)

 <State 1581>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_394', fullyconnected/fully_connected.cpp:15) [3341]  (10.5 ns)

 <State 1582>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_394', fullyconnected/fully_connected.cpp:15) [3341]  (10.5 ns)

 <State 1583>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_395', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3342]  (3.25 ns)
	'fmul' operation ('tmp_2_394', fullyconnected/fully_connected.cpp:15) [3344]  (12.4 ns)

 <State 1584>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_394', fullyconnected/fully_connected.cpp:15) [3344]  (12.4 ns)

 <State 1585>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_395', fullyconnected/fully_connected.cpp:15) [3345]  (10.5 ns)

 <State 1586>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_395', fullyconnected/fully_connected.cpp:15) [3345]  (10.5 ns)

 <State 1587>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_396', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3346]  (3.25 ns)
	'fmul' operation ('tmp_2_395', fullyconnected/fully_connected.cpp:15) [3348]  (12.4 ns)

 <State 1588>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_395', fullyconnected/fully_connected.cpp:15) [3348]  (12.4 ns)

 <State 1589>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_396', fullyconnected/fully_connected.cpp:15) [3349]  (10.5 ns)

 <State 1590>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_396', fullyconnected/fully_connected.cpp:15) [3349]  (10.5 ns)

 <State 1591>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_397', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3350]  (3.25 ns)
	'fmul' operation ('tmp_2_396', fullyconnected/fully_connected.cpp:15) [3352]  (12.4 ns)

 <State 1592>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_396', fullyconnected/fully_connected.cpp:15) [3352]  (12.4 ns)

 <State 1593>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_397', fullyconnected/fully_connected.cpp:15) [3353]  (10.5 ns)

 <State 1594>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_397', fullyconnected/fully_connected.cpp:15) [3353]  (10.5 ns)

 <State 1595>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_398', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3354]  (3.25 ns)
	'fmul' operation ('tmp_2_397', fullyconnected/fully_connected.cpp:15) [3356]  (12.4 ns)

 <State 1596>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_397', fullyconnected/fully_connected.cpp:15) [3356]  (12.4 ns)

 <State 1597>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_398', fullyconnected/fully_connected.cpp:15) [3357]  (10.5 ns)

 <State 1598>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_398', fullyconnected/fully_connected.cpp:15) [3357]  (10.5 ns)

 <State 1599>: 15.6ns
The critical path consists of the following:
	'load' operation ('flat_array_load_399', fullyconnected/fully_connected.cpp:15) on array 'flat_array' [3358]  (3.25 ns)
	'fmul' operation ('tmp_2_398', fullyconnected/fully_connected.cpp:15) [3360]  (12.4 ns)

 <State 1600>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_2_398', fullyconnected/fully_connected.cpp:15) [3360]  (12.4 ns)

 <State 1601>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_399', fullyconnected/fully_connected.cpp:15) [3361]  (10.5 ns)

 <State 1602>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_399', fullyconnected/fully_connected.cpp:15) [3361]  (10.5 ns)

 <State 1603>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_399', fullyconnected/fully_connected.cpp:15) [3361]  (10.5 ns)

 <State 1604>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('sum_399', fullyconnected/fully_connected.cpp:15) [3361]  (10.5 ns)

 <State 1605>: 13.8ns
The critical path consists of the following:
	'load' operation ('fullyconnected_bias_1', fullyconnected/fully_connected.cpp:18) on array 'fullyconnected_bias' [3363]  (3.25 ns)
	'fadd' operation ('tmp', fullyconnected/fully_connected.cpp:18) [3364]  (10.5 ns)

 <State 1606>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp', fullyconnected/fully_connected.cpp:18) [3364]  (10.5 ns)

 <State 1607>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('tmp', fullyconnected/fully_connected.cpp:18) [3364]  (10.5 ns)

 <State 1608>: 16ns
The critical path consists of the following:
	'fadd' operation ('tmp', fullyconnected/fully_connected.cpp:18) [3364]  (10.5 ns)
	'fcmp' operation ('tmp_3', fullyconnected/fully_connected.cpp:20) [3372]  (5.43 ns)

 <State 1609>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', fullyconnected/fully_connected.cpp:20) [3372]  (5.43 ns)
	'and' operation ('and_ln20', fullyconnected/fully_connected.cpp:20) [3373]  (0 ns)
	'select' operation ('select_ln20', fullyconnected/fully_connected.cpp:20) [3374]  (0.978 ns)
	'store' operation ('store_ln18', fullyconnected/fully_connected.cpp:18) of variable 'select_ln20', fullyconnected/fully_connected.cpp:20 on array 'dense_out' [3375]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554
	State 555
	State 556
	State 557
	State 558
	State 559
	State 560
	State 561
	State 562
	State 563
	State 564
	State 565
	State 566
	State 567
	State 568
	State 569
	State 570
	State 571
	State 572
	State 573
	State 574
	State 575
	State 576
	State 577
	State 578
	State 579
	State 580
	State 581
	State 582
	State 583
	State 584
	State 585
	State 586
	State 587
	State 588
	State 589
	State 590
	State 591
	State 592
	State 593
	State 594
	State 595
	State 596
	State 597
	State 598
	State 599
	State 600
	State 601
	State 602
	State 603
	State 604
	State 605
	State 606
	State 607
	State 608
	State 609
	State 610
	State 611
	State 612
	State 613
	State 614
	State 615
	State 616
	State 617
	State 618
	State 619
	State 620
	State 621
	State 622
	State 623
	State 624
	State 625
	State 626
	State 627
	State 628
	State 629
	State 630
	State 631
	State 632
	State 633
	State 634
	State 635
	State 636
	State 637
	State 638
	State 639
	State 640
	State 641
	State 642
	State 643
	State 644
	State 645
	State 646
	State 647
	State 648
	State 649
	State 650
	State 651
	State 652
	State 653
	State 654
	State 655
	State 656
	State 657
	State 658
	State 659
	State 660
	State 661
	State 662
	State 663
	State 664
	State 665
	State 666
	State 667
	State 668
	State 669
	State 670
	State 671
	State 672
	State 673
	State 674
	State 675
	State 676
	State 677
	State 678
	State 679
	State 680
	State 681
	State 682
	State 683
	State 684
	State 685
	State 686
	State 687
	State 688
	State 689
	State 690
	State 691
	State 692
	State 693
	State 694
	State 695
	State 696
	State 697
	State 698
	State 699
	State 700
	State 701
	State 702
	State 703
	State 704
	State 705
	State 706
	State 707
	State 708
	State 709
	State 710
	State 711
	State 712
	State 713
	State 714
	State 715
	State 716
	State 717
	State 718
	State 719
	State 720
	State 721
	State 722
	State 723
	State 724
	State 725
	State 726
	State 727
	State 728
	State 729
	State 730
	State 731
	State 732
	State 733
	State 734
	State 735
	State 736
	State 737
	State 738
	State 739
	State 740
	State 741
	State 742
	State 743
	State 744
	State 745
	State 746
	State 747
	State 748
	State 749
	State 750
	State 751
	State 752
	State 753
	State 754
	State 755
	State 756
	State 757
	State 758
	State 759
	State 760
	State 761
	State 762
	State 763
	State 764
	State 765
	State 766
	State 767
	State 768
	State 769
	State 770
	State 771
	State 772
	State 773
	State 774
	State 775
	State 776
	State 777
	State 778
	State 779
	State 780
	State 781
	State 782
	State 783
	State 784
	State 785
	State 786
	State 787
	State 788
	State 789
	State 790
	State 791
	State 792
	State 793
	State 794
	State 795
	State 796
	State 797
	State 798
	State 799
	State 800
	State 801
	State 802
	State 803
	State 804
	State 805
	State 806
	State 807
	State 808
	State 809
	State 810
	State 811
	State 812
	State 813
	State 814
	State 815
	State 816
	State 817
	State 818
	State 819
	State 820
	State 821
	State 822
	State 823
	State 824
	State 825
	State 826
	State 827
	State 828
	State 829
	State 830
	State 831
	State 832
	State 833
	State 834
	State 835
	State 836
	State 837
	State 838
	State 839
	State 840
	State 841
	State 842
	State 843
	State 844
	State 845
	State 846
	State 847
	State 848
	State 849
	State 850
	State 851
	State 852
	State 853
	State 854
	State 855
	State 856
	State 857
	State 858
	State 859
	State 860
	State 861
	State 862
	State 863
	State 864
	State 865
	State 866
	State 867
	State 868
	State 869
	State 870
	State 871
	State 872
	State 873
	State 874
	State 875
	State 876
	State 877
	State 878
	State 879
	State 880
	State 881
	State 882
	State 883
	State 884
	State 885
	State 886
	State 887
	State 888
	State 889
	State 890
	State 891
	State 892
	State 893
	State 894
	State 895
	State 896
	State 897
	State 898
	State 899
	State 900
	State 901
	State 902
	State 903
	State 904
	State 905
	State 906
	State 907
	State 908
	State 909
	State 910
	State 911
	State 912
	State 913
	State 914
	State 915
	State 916
	State 917
	State 918
	State 919
	State 920
	State 921
	State 922
	State 923
	State 924
	State 925
	State 926
	State 927
	State 928
	State 929
	State 930
	State 931
	State 932
	State 933
	State 934
	State 935
	State 936
	State 937
	State 938
	State 939
	State 940
	State 941
	State 942
	State 943
	State 944
	State 945
	State 946
	State 947
	State 948
	State 949
	State 950
	State 951
	State 952
	State 953
	State 954
	State 955
	State 956
	State 957
	State 958
	State 959
	State 960
	State 961
	State 962
	State 963
	State 964
	State 965
	State 966
	State 967
	State 968
	State 969
	State 970
	State 971
	State 972
	State 973
	State 974
	State 975
	State 976
	State 977
	State 978
	State 979
	State 980
	State 981
	State 982
	State 983
	State 984
	State 985
	State 986
	State 987
	State 988
	State 989
	State 990
	State 991
	State 992
	State 993
	State 994
	State 995
	State 996
	State 997
	State 998
	State 999
	State 1000
	State 1001
	State 1002
	State 1003
	State 1004
	State 1005
	State 1006
	State 1007
	State 1008
	State 1009
	State 1010
	State 1011
	State 1012
	State 1013
	State 1014
	State 1015
	State 1016
	State 1017
	State 1018
	State 1019
	State 1020
	State 1021
	State 1022
	State 1023
	State 1024
	State 1025
	State 1026
	State 1027
	State 1028
	State 1029
	State 1030
	State 1031
	State 1032
	State 1033
	State 1034
	State 1035
	State 1036
	State 1037
	State 1038
	State 1039
	State 1040
	State 1041
	State 1042
	State 1043
	State 1044
	State 1045
	State 1046
	State 1047
	State 1048
	State 1049
	State 1050
	State 1051
	State 1052
	State 1053
	State 1054
	State 1055
	State 1056
	State 1057
	State 1058
	State 1059
	State 1060
	State 1061
	State 1062
	State 1063
	State 1064
	State 1065
	State 1066
	State 1067
	State 1068
	State 1069
	State 1070
	State 1071
	State 1072
	State 1073
	State 1074
	State 1075
	State 1076
	State 1077
	State 1078
	State 1079
	State 1080
	State 1081
	State 1082
	State 1083
	State 1084
	State 1085
	State 1086
	State 1087
	State 1088
	State 1089
	State 1090
	State 1091
	State 1092
	State 1093
	State 1094
	State 1095
	State 1096
	State 1097
	State 1098
	State 1099
	State 1100
	State 1101
	State 1102
	State 1103
	State 1104
	State 1105
	State 1106
	State 1107
	State 1108
	State 1109
	State 1110
	State 1111
	State 1112
	State 1113
	State 1114
	State 1115
	State 1116
	State 1117
	State 1118
	State 1119
	State 1120
	State 1121
	State 1122
	State 1123
	State 1124
	State 1125
	State 1126
	State 1127
	State 1128
	State 1129
	State 1130
	State 1131
	State 1132
	State 1133
	State 1134
	State 1135
	State 1136
	State 1137
	State 1138
	State 1139
	State 1140
	State 1141
	State 1142
	State 1143
	State 1144
	State 1145
	State 1146
	State 1147
	State 1148
	State 1149
	State 1150
	State 1151
	State 1152
	State 1153
	State 1154
	State 1155
	State 1156
	State 1157
	State 1158
	State 1159
	State 1160
	State 1161
	State 1162
	State 1163
	State 1164
	State 1165
	State 1166
	State 1167
	State 1168
	State 1169
	State 1170
	State 1171
	State 1172
	State 1173
	State 1174
	State 1175
	State 1176
	State 1177
	State 1178
	State 1179
	State 1180
	State 1181
	State 1182
	State 1183
	State 1184
	State 1185
	State 1186
	State 1187
	State 1188
	State 1189
	State 1190
	State 1191
	State 1192
	State 1193
	State 1194
	State 1195
	State 1196
	State 1197
	State 1198
	State 1199
	State 1200
	State 1201
	State 1202
	State 1203
	State 1204
	State 1205
	State 1206
	State 1207
	State 1208
	State 1209
	State 1210
	State 1211
	State 1212
	State 1213
	State 1214
	State 1215
	State 1216
	State 1217
	State 1218
	State 1219
	State 1220
	State 1221
	State 1222
	State 1223
	State 1224
	State 1225
	State 1226
	State 1227
	State 1228
	State 1229
	State 1230
	State 1231
	State 1232
	State 1233
	State 1234
	State 1235
	State 1236
	State 1237
	State 1238
	State 1239
	State 1240
	State 1241
	State 1242
	State 1243
	State 1244
	State 1245
	State 1246
	State 1247
	State 1248
	State 1249
	State 1250
	State 1251
	State 1252
	State 1253
	State 1254
	State 1255
	State 1256
	State 1257
	State 1258
	State 1259
	State 1260
	State 1261
	State 1262
	State 1263
	State 1264
	State 1265
	State 1266
	State 1267
	State 1268
	State 1269
	State 1270
	State 1271
	State 1272
	State 1273
	State 1274
	State 1275
	State 1276
	State 1277
	State 1278
	State 1279
	State 1280
	State 1281
	State 1282
	State 1283
	State 1284
	State 1285
	State 1286
	State 1287
	State 1288
	State 1289
	State 1290
	State 1291
	State 1292
	State 1293
	State 1294
	State 1295
	State 1296
	State 1297
	State 1298
	State 1299
	State 1300
	State 1301
	State 1302
	State 1303
	State 1304
	State 1305
	State 1306
	State 1307
	State 1308
	State 1309
	State 1310
	State 1311
	State 1312
	State 1313
	State 1314
	State 1315
	State 1316
	State 1317
	State 1318
	State 1319
	State 1320
	State 1321
	State 1322
	State 1323
	State 1324
	State 1325
	State 1326
	State 1327
	State 1328
	State 1329
	State 1330
	State 1331
	State 1332
	State 1333
	State 1334
	State 1335
	State 1336
	State 1337
	State 1338
	State 1339
	State 1340
	State 1341
	State 1342
	State 1343
	State 1344
	State 1345
	State 1346
	State 1347
	State 1348
	State 1349
	State 1350
	State 1351
	State 1352
	State 1353
	State 1354
	State 1355
	State 1356
	State 1357
	State 1358
	State 1359
	State 1360
	State 1361
	State 1362
	State 1363
	State 1364
	State 1365
	State 1366
	State 1367
	State 1368
	State 1369
	State 1370
	State 1371
	State 1372
	State 1373
	State 1374
	State 1375
	State 1376
	State 1377
	State 1378
	State 1379
	State 1380
	State 1381
	State 1382
	State 1383
	State 1384
	State 1385
	State 1386
	State 1387
	State 1388
	State 1389
	State 1390
	State 1391
	State 1392
	State 1393
	State 1394
	State 1395
	State 1396
	State 1397
	State 1398
	State 1399
	State 1400
	State 1401
	State 1402
	State 1403
	State 1404
	State 1405
	State 1406
	State 1407
	State 1408
	State 1409
	State 1410
	State 1411
	State 1412
	State 1413
	State 1414
	State 1415
	State 1416
	State 1417
	State 1418
	State 1419
	State 1420
	State 1421
	State 1422
	State 1423
	State 1424
	State 1425
	State 1426
	State 1427
	State 1428
	State 1429
	State 1430
	State 1431
	State 1432
	State 1433
	State 1434
	State 1435
	State 1436
	State 1437
	State 1438
	State 1439
	State 1440
	State 1441
	State 1442
	State 1443
	State 1444
	State 1445
	State 1446
	State 1447
	State 1448
	State 1449
	State 1450
	State 1451
	State 1452
	State 1453
	State 1454
	State 1455
	State 1456
	State 1457
	State 1458
	State 1459
	State 1460
	State 1461
	State 1462
	State 1463
	State 1464
	State 1465
	State 1466
	State 1467
	State 1468
	State 1469
	State 1470
	State 1471
	State 1472
	State 1473
	State 1474
	State 1475
	State 1476
	State 1477
	State 1478
	State 1479
	State 1480
	State 1481
	State 1482
	State 1483
	State 1484
	State 1485
	State 1486
	State 1487
	State 1488
	State 1489
	State 1490
	State 1491
	State 1492
	State 1493
	State 1494
	State 1495
	State 1496
	State 1497
	State 1498
	State 1499
	State 1500
	State 1501
	State 1502
	State 1503
	State 1504
	State 1505
	State 1506
	State 1507
	State 1508
	State 1509
	State 1510
	State 1511
	State 1512
	State 1513
	State 1514
	State 1515
	State 1516
	State 1517
	State 1518
	State 1519
	State 1520
	State 1521
	State 1522
	State 1523
	State 1524
	State 1525
	State 1526
	State 1527
	State 1528
	State 1529
	State 1530
	State 1531
	State 1532
	State 1533
	State 1534
	State 1535
	State 1536
	State 1537
	State 1538
	State 1539
	State 1540
	State 1541
	State 1542
	State 1543
	State 1544
	State 1545
	State 1546
	State 1547
	State 1548
	State 1549
	State 1550
	State 1551
	State 1552
	State 1553
	State 1554
	State 1555
	State 1556
	State 1557
	State 1558
	State 1559
	State 1560
	State 1561
	State 1562
	State 1563
	State 1564
	State 1565
	State 1566
	State 1567
	State 1568
	State 1569
	State 1570
	State 1571
	State 1572
	State 1573
	State 1574
	State 1575
	State 1576
	State 1577
	State 1578
	State 1579
	State 1580
	State 1581
	State 1582
	State 1583
	State 1584
	State 1585
	State 1586
	State 1587
	State 1588
	State 1589
	State 1590
	State 1591
	State 1592
	State 1593
	State 1594
	State 1595
	State 1596
	State 1597
	State 1598
	State 1599
	State 1600
	State 1601
	State 1602
	State 1603
	State 1604
	State 1605
	State 1606
	State 1607
	State 1608
	State 1609


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
