{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616849760700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616849760700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 27 18:26:00 2021 " "Processing started: Sat Mar 27 18:26:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616849760700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616849760700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RLEncoder -c RLEncoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off RLEncoder -c RLEncoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616849760700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616849760960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616849760960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updownstatetransit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file updownstatetransit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UpDownStateTransit-ARCHState " "Found design unit 1: UpDownStateTransit-ARCHState" {  } { { "UpDownStateTransit.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616849769248 ""} { "Info" "ISGN_ENTITY_NAME" "1 UpDownStateTransit " "Found entity 1: UpDownStateTransit" {  } { { "UpDownStateTransit.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownStateTransit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616849769248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616849769248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updowncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file updowncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UpDownCounter-ARCHCount " "Found design unit 1: UpDownCounter-ARCHCount" {  } { { "UpDownCounter.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616849769249 ""} { "Info" "ISGN_ENTITY_NAME" "1 UpDownCounter " "Found entity 1: UpDownCounter" {  } { { "UpDownCounter.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/UpDownCounter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616849769249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616849769249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statetransit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statetransit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateTransit-ARCHState " "Found design unit 1: StateTransit-ARCHState" {  } { { "StateTransit.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616849769250 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateTransit " "Found entity 1: StateTransit" {  } { { "StateTransit.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/StateTransit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616849769250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616849769250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitupcount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitupcount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourbitUpCount-ARCHCount " "Found design unit 1: FourbitUpCount-ARCHCount" {  } { { "FourbitUpCount.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616849769251 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourbitUpCount " "Found entity 1: FourbitUpCount" {  } { { "FourbitUpCount.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616849769251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616849769251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFlipFlop-behave " "Found design unit 1: DFlipFlop-behave" {  } { { "DFlipFlop.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616849769252 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/DFlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616849769252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616849769252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_read_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ascii_read_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench-reader " "Found design unit 1: TestBench-reader" {  } { { "ASCII_Read_test.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616849769253 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "ASCII_Read_test.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/ASCII_Read_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616849769253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616849769253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rlencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rlencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RLEncoder-Encode " "Found design unit 1: RLEncoder-Encode" {  } { { "RLEncoder.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616849769255 ""} { "Info" "ISGN_ENTITY_NAME" "1 RLEncoder " "Found entity 1: RLEncoder" {  } { { "RLEncoder.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616849769255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616849769255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RLEncoder " "Elaborating entity \"RLEncoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616849769289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop DFlipFlop:\\chars:0:char " "Elaborating entity \"DFlipFlop\" for hierarchy \"DFlipFlop:\\chars:0:char\"" {  } { { "RLEncoder.vhd" "\\chars:0:char" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616849769485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourbitUpCount FourbitUpCount:count " "Elaborating entity \"FourbitUpCount\" for hierarchy \"FourbitUpCount:count\"" {  } { { "RLEncoder.vhd" "count" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616849769487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateTransit FourbitUpCount:count\|StateTransit:StateChip " "Elaborating entity \"StateTransit\" for hierarchy \"FourbitUpCount:count\|StateTransit:StateChip\"" {  } { { "FourbitUpCount.vhd" "StateChip" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/FourbitUpCount.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616849769509 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "empty " "Inserted always-enabled tri-state buffer between \"empty\" and its non-tri-state driver." {  } { { "RLEncoder.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1616849771541 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1616849771541 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "empty " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"empty\" is moved to its source" {  } { { "RLEncoder.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1616849771544 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1616849771544 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "empty~synth " "Node \"empty~synth\"" {  } { { "RLEncoder.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616849772731 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1616849772731 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RLEncoder.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab7/RLEncoder.vhd" 38 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1616849772750 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1710 " "Implemented 1710 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616849773314 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616849773314 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1616849773314 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1675 " "Implemented 1675 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616849773314 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616849773314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616849773456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 27 18:26:13 2021 " "Processing ended: Sat Mar 27 18:26:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616849773456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616849773456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616849773456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616849773456 ""}
