// Seed: 1566320804
module module_0;
  logic [7:0] id_1, id_2, id_3;
  always $signed(15);
  ;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input uwire id_2
    , id_18 = 1 & 1 && 1,
    input wand id_3,
    output tri id_4,
    input uwire id_5,
    input tri1 id_6,
    output wand id_7,
    output supply1 id_8,
    input uwire id_9,
    input supply1 id_10,
    output wire id_11,
    output supply0 id_12,
    input uwire id_13,
    input supply0 id_14,
    inout wand id_15,
    input wor id_16
);
  assign id_4 = -1 != id_6;
  logic id_19;
  ;
  assign id_19 = -1;
  assign id_18 = -1 + "";
  module_0 modCall_1 ();
endmodule
