Sat Oct 10 19:30:14 JST 2015
# ProjNav -> New Source -> TBW
c:\cygwin\home\administrator\fkit\pci64\tmp2\__projnav\hb_cmds
# ProjNav -> New Source -> TBW
C:\cygwin\home\Administrator\Fkit\pci64\tmp2\__projnav\hb_cmds
# Bencher Waveform : PDCL (jhdparse)
# ModelSim : Simulate Behavioral VHDL Model
sim.fdo
# ModelSim : Simulate Behavioral VHDL Model
vsim.wlf
