// Seed: 2418153509
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    input  uwire id_2,
    output wor   id_3
);
  initial $clog2(78);
  ;
  wire id_5;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    output wor id_6
);
  assign id_6 = id_2;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
