<stg><name>Linear_layer_qkv</name>


<trans_list>

<trans id="654" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="6" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="10" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="11" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="17" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="18" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="20" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="44" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="45" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="47" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="73" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="74" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="75" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="76" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="78" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="81" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="118" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="119" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
:0  %max_inp = alloca [12 x float], align 16

]]></Node>
<StgValue><ssdm name="max_inp"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
:1  %max_W = alloca [768 x float], align 16

]]></Node>
<StgValue><ssdm name="max_W"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="64">
<![CDATA[
:2  %q_inp_V = alloca [9216 x i12], align 2

]]></Node>
<StgValue><ssdm name="q_inp_V"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="12" op_0_bw="64">
<![CDATA[
:3  %q_W_V = alloca [589824 x i12], align 2

]]></Node>
<StgValue><ssdm name="q_W_V"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:4  %q_outp = alloca [9216 x i32], align 4

]]></Node>
<StgValue><ssdm name="q_outp"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %v5_0 = phi i4 [ 0, %0 ], [ %v5, %2 ]

]]></Node>
<StgValue><ssdm name="v5_0"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln23 = icmp eq i4 %v5_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %v5 = add i4 %v5_0, 1

]]></Node>
<StgValue><ssdm name="v5"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln23, label %.preheader81.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln24 = zext i4 %v5_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %max_inp_addr = getelementptr inbounds [12 x float]* %max_inp, i64 0, i64 %zext_ln24

]]></Node>
<StgValue><ssdm name="max_inp_addr"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store float 0.000000e+00, float* %max_inp_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader81.preheader:0  br label %.preheader81

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader81:0  %v7_0 = phi i10 [ %v7, %3 ], [ 0, %.preheader81.preheader ]

]]></Node>
<StgValue><ssdm name="v7_0"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader81:1  %icmp_ln27 = icmp eq i10 %v7_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader81:2  %empty_350 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader81:3  %v7 = add i10 %v7_0, 1

]]></Node>
<StgValue><ssdm name="v7"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader81:4  br i1 %icmp_ln27, label %.preheader80.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="10">
<![CDATA[
:0  %zext_ln28 = zext i10 %v7_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %max_W_addr = getelementptr inbounds [768 x float]* %max_W, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="max_W_addr"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:2  store float 0.000000e+00, float* %max_W_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader81

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader80.preheader:0  br label %.preheader80

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader80:0  %v11_0 = phi i4 [ %v11, %.preheader80.loopexit ], [ 0, %.preheader80.preheader ]

]]></Node>
<StgValue><ssdm name="v11_0"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader80:1  %icmp_ln33 = icmp eq i4 %v11_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader80:2  %empty_351 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader80:3  %v11 = add i4 %v11_0, 1

]]></Node>
<StgValue><ssdm name="v11"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader80:4  br i1 %icmp_ln33, label %.preheader78.preheader, label %.preheader79.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
.preheader79.preheader:0  %tmp_26 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %v11_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="14">
<![CDATA[
.preheader79.preheader:1  %zext_ln35 = zext i14 %tmp_26 to i15

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
.preheader79.preheader:2  %tmp_27 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %v11_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="12">
<![CDATA[
.preheader79.preheader:3  %zext_ln35_1 = zext i12 %tmp_27 to i15

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader79.preheader:4  %sub_ln35 = sub i15 %zext_ln35, %zext_ln35_1

]]></Node>
<StgValue><ssdm name="sub_ln35"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader79.preheader:5  br label %.preheader79

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.preheader78.preheader:0  br label %.preheader78

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader79:0  %v12_0 = phi i10 [ %v12, %4 ], [ 0, %.preheader79.preheader ]

]]></Node>
<StgValue><ssdm name="v12_0"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79:1  %icmp_ln34 = icmp eq i10 %v12_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader79:2  %empty_352 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader79:3  %v12 = add i10 %v12_0, 1

]]></Node>
<StgValue><ssdm name="v12"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader79:4  br i1 %icmp_ln34, label %.preheader80.loopexit, label %4

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="10">
<![CDATA[
:0  %zext_ln35_2 = zext i10 %v12_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln35_2"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %add_ln35 = add i15 %sub_ln35, %zext_ln35_2

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="15">
<![CDATA[
:2  %sext_ln35 = sext i15 %add_ln35 to i64

]]></Node>
<StgValue><ssdm name="sext_ln35"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %q_outp_addr = getelementptr [9216 x i32]* %q_outp, i64 0, i64 %sext_ln35

]]></Node>
<StgValue><ssdm name="q_outp_addr"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:4  store i32 0, i32* %q_outp_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader79

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.preheader80.loopexit:0  br label %.preheader80

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader78:0  %i_0 = phi i4 [ %i, %l_max_inp_i_end ], [ 0, %.preheader78.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader78:1  %icmp_ln38 = icmp eq i4 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader78:2  %empty_353 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader78:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader78:4  br i1 %icmp_ln38, label %.preheader77.preheader, label %l_max_inp_i_begin

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_max_inp_i_begin:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_max_inp_i_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="4">
<![CDATA[
l_max_inp_i_begin:2  %zext_ln40 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_max_inp_i_begin:3  %tmp_28 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="14">
<![CDATA[
l_max_inp_i_begin:4  %zext_ln40_1 = zext i14 %tmp_28 to i15

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_max_inp_i_begin:5  %tmp_29 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="15" op_0_bw="12">
<![CDATA[
l_max_inp_i_begin:6  %zext_ln40_2 = zext i12 %tmp_29 to i15

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_max_inp_i_begin:7  %sub_ln40 = sub i15 %zext_ln40_1, %zext_ln40_2

]]></Node>
<StgValue><ssdm name="sub_ln40"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_max_inp_i_begin:8  %max_inp_addr_1 = getelementptr inbounds [12 x float]* %max_inp, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="max_inp_addr_1"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
l_max_inp_i_begin:9  br label %5

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
.preheader77.preheader:0  br label %.preheader77

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i10 [ 0, %l_max_inp_i_begin ], [ %j, %11 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln39 = icmp eq i10 %j_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_354 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %j = add i10 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39, label %l_max_inp_i_end, label %6

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="10">
<![CDATA[
:1  %zext_ln40_3 = zext i10 %j_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln40_3"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %add_ln40 = add i15 %sub_ln40, %zext_ln40_3

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="15">
<![CDATA[
:3  %sext_ln40 = sext i15 %add_ln40 to i64

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %v0_addr = getelementptr [9216 x float]* %v0, i64 0, i64 %sext_ln40

]]></Node>
<StgValue><ssdm name="v0_addr"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="14">
<![CDATA[
:5  %v15 = load float* %v0_addr, align 4

]]></Node>
<StgValue><ssdm name="v15"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_max_inp_i_end:0  %empty_355 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
l_max_inp_i_end:1  br label %.preheader78

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="197" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="14">
<![CDATA[
:5  %v15 = load float* %v0_addr, align 4

]]></Node>
<StgValue><ssdm name="v15"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_5 = fcmp oge float %v15, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="4">
<![CDATA[
:14  %v17 = load float* %max_inp_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v17"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
:6  %bitcast_ln41 = bitcast float %v15 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln41"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln41, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="23" op_0_bw="32">
<![CDATA[
:8  %trunc_ln41 = trunc i32 %bitcast_ln41 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %icmp_ln41 = icmp ne i8 %tmp_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:10  %icmp_ln41_1 = icmp eq i23 %trunc_ln41, 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_1"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %or_ln41 = or i1 %icmp_ln41_1, %icmp_ln41

]]></Node>
<StgValue><ssdm name="or_ln41"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_5 = fcmp oge float %v15, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %and_ln41 = and i1 %or_ln41, %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln41"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="4">
<![CDATA[
:14  %v17 = load float* %max_inp_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v17"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %and_ln41, label %7, label %9

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %xor_ln53 = xor i32 %bitcast_ln41, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln53"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
:1  %v23 = bitcast i32 %xor_ln53 to float

]]></Node>
<StgValue><ssdm name="v23"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
:2  %bitcast_ln54 = bitcast float %v17 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln54"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln54, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="23" op_0_bw="32">
<![CDATA[
:4  %trunc_ln54 = trunc i32 %bitcast_ln54 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln53, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln54 = icmp ne i8 %tmp_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:7  %icmp_ln54_1 = icmp eq i23 %trunc_ln54, 0

]]></Node>
<StgValue><ssdm name="icmp_ln54_1"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %icmp_ln54_2 = icmp ne i8 %tmp_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln54_2"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_14 = fcmp olt float %v17, %v23

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
:0  %bitcast_ln45 = bitcast float %v17 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln45"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln45, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="23" op_0_bw="32">
<![CDATA[
:2  %trunc_ln45 = trunc i32 %bitcast_ln45 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %icmp_ln45 = icmp ne i8 %tmp_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4  %icmp_ln45_1 = icmp eq i23 %trunc_ln45, 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_1"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_11 = fcmp olt float %v17, %v15

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="227" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_ln54 = or i1 %icmp_ln54_1, %icmp_ln54

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %or_ln54_1 = or i1 %icmp_ln41_1, %icmp_ln54_2

]]></Node>
<StgValue><ssdm name="or_ln54_1"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %and_ln54 = and i1 %or_ln54, %or_ln54_1

]]></Node>
<StgValue><ssdm name="and_ln54"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_14 = fcmp olt float %v17, %v23

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %v24 = and i1 %and_ln54, %tmp_14

]]></Node>
<StgValue><ssdm name="v24"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %v24, label %10, label %._crit_edge82

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
<literal name="v24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:0  store float %v23, float* %max_inp_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
<literal name="v24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge82

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge82:0  br label %11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %or_ln45 = or i1 %icmp_ln45_1, %icmp_ln45

]]></Node>
<StgValue><ssdm name="or_ln45"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_11 = fcmp olt float %v17, %v15

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %v19 = and i1 %or_ln45, %tmp_11

]]></Node>
<StgValue><ssdm name="v19"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %v19, label %8, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
<literal name="v19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:0  store float %v15, float* %max_inp_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
<literal name="v19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %11

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %5

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader77:0  %i1_0 = phi i10 [ %i1, %l_max_W_i1_end ], [ 0, %.preheader77.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader77:1  %icmp_ln63 = icmp eq i10 %i1_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader77:2  %empty_356 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader77:3  %i1 = add i10 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader77:4  br i1 %icmp_ln63, label %.preheader76.preheader, label %l_max_W_i1_begin

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_max_W_i1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln63"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_max_W_i1_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="10">
<![CDATA[
l_max_W_i1_begin:2  %zext_ln65 = zext i10 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_max_W_i1_begin:3  %tmp_30 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %i1_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="21" op_0_bw="20">
<![CDATA[
l_max_W_i1_begin:4  %zext_ln65_1 = zext i20 %tmp_30 to i21

]]></Node>
<StgValue><ssdm name="zext_ln65_1"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
l_max_W_i1_begin:5  %tmp_31 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %i1_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="21" op_0_bw="18">
<![CDATA[
l_max_W_i1_begin:6  %zext_ln65_2 = zext i18 %tmp_31 to i21

]]></Node>
<StgValue><ssdm name="zext_ln65_2"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
l_max_W_i1_begin:7  %sub_ln65 = sub i21 %zext_ln65_1, %zext_ln65_2

]]></Node>
<StgValue><ssdm name="sub_ln65"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_max_W_i1_begin:8  %max_W_addr_1 = getelementptr inbounds [768 x float]* %max_W, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="max_W_addr_1"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
l_max_W_i1_begin:9  br label %12

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
.preheader76.preheader:0  br label %.preheader76

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %j1_0 = phi i10 [ 0, %l_max_W_i1_begin ], [ %j1, %18 ]

]]></Node>
<StgValue><ssdm name="j1_0"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln64 = icmp eq i10 %j1_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_357 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %j1 = add i10 %j1_0, 1

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln64, label %l_max_W_i1_end, label %13

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="21" op_0_bw="10">
<![CDATA[
:1  %zext_ln65_3 = zext i10 %j1_0 to i21

]]></Node>
<StgValue><ssdm name="zext_ln65_3"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:2  %add_ln65 = add i21 %sub_ln65, %zext_ln65_3

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="21">
<![CDATA[
:3  %sext_ln65 = sext i21 %add_ln65 to i64

]]></Node>
<StgValue><ssdm name="sext_ln65"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %v1_addr = getelementptr [589824 x float]* %v1, i64 0, i64 %sext_ln65

]]></Node>
<StgValue><ssdm name="v1_addr"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="20">
<![CDATA[
:5  %v29 = load float* %v1_addr, align 4

]]></Node>
<StgValue><ssdm name="v29"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_max_W_i1_end:0  %empty_358 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
l_max_W_i1_end:1  br label %.preheader77

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="272" st_id="13" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="20">
<![CDATA[
:5  %v29 = load float* %v1_addr, align 4

]]></Node>
<StgValue><ssdm name="v29"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="273" st_id="14" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="20">
<![CDATA[
:5  %v29 = load float* %v1_addr, align 4

]]></Node>
<StgValue><ssdm name="v29"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="274" st_id="15" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="20">
<![CDATA[
:5  %v29 = load float* %v1_addr, align 4

]]></Node>
<StgValue><ssdm name="v29"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_16 = fcmp oge float %v29, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="10">
<![CDATA[
:14  %v31 = load float* %max_W_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v31"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
:6  %bitcast_ln66 = bitcast float %v29 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln66"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln66, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="23" op_0_bw="32">
<![CDATA[
:8  %trunc_ln66 = trunc i32 %bitcast_ln66 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %icmp_ln66 = icmp ne i8 %tmp_15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:10  %icmp_ln66_1 = icmp eq i23 %trunc_ln66, 0

]]></Node>
<StgValue><ssdm name="icmp_ln66_1"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %or_ln66 = or i1 %icmp_ln66_1, %icmp_ln66

]]></Node>
<StgValue><ssdm name="or_ln66"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_16 = fcmp oge float %v29, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %and_ln66 = and i1 %or_ln66, %tmp_16

]]></Node>
<StgValue><ssdm name="and_ln66"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="10">
<![CDATA[
:14  %v31 = load float* %max_W_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v31"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %and_ln66, label %14, label %16

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %xor_ln78 = xor i32 %bitcast_ln66, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln78"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
:1  %v37 = bitcast i32 %xor_ln78 to float

]]></Node>
<StgValue><ssdm name="v37"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
:2  %bitcast_ln79 = bitcast float %v31 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln79"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln79, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="23" op_0_bw="32">
<![CDATA[
:4  %trunc_ln79 = trunc i32 %bitcast_ln79 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln78, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln79 = icmp ne i8 %tmp_19, -1

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:7  %icmp_ln79_1 = icmp eq i23 %trunc_ln79, 0

]]></Node>
<StgValue><ssdm name="icmp_ln79_1"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %icmp_ln79_2 = icmp ne i8 %tmp_20, -1

]]></Node>
<StgValue><ssdm name="icmp_ln79_2"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_21 = fcmp olt float %v31, %v37

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
:0  %bitcast_ln70 = bitcast float %v31 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln70"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln70, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="23" op_0_bw="32">
<![CDATA[
:2  %trunc_ln70 = trunc i32 %bitcast_ln70 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln70"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %icmp_ln70 = icmp ne i8 %tmp_17, -1

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4  %icmp_ln70_1 = icmp eq i23 %trunc_ln70, 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_1"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_18 = fcmp olt float %v31, %v29

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="304" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_ln79 = or i1 %icmp_ln79_1, %icmp_ln79

]]></Node>
<StgValue><ssdm name="or_ln79"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %or_ln79_1 = or i1 %icmp_ln66_1, %icmp_ln79_2

]]></Node>
<StgValue><ssdm name="or_ln79_1"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %and_ln79 = and i1 %or_ln79, %or_ln79_1

]]></Node>
<StgValue><ssdm name="and_ln79"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_21 = fcmp olt float %v31, %v37

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %v38 = and i1 %and_ln79, %tmp_21

]]></Node>
<StgValue><ssdm name="v38"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %v38, label %17, label %._crit_edge84

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="0"/>
<literal name="v38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
:0  store float %v37, float* %max_W_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="0"/>
<literal name="v38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge84

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge84:0  br label %18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %or_ln70 = or i1 %icmp_ln70_1, %icmp_ln70

]]></Node>
<StgValue><ssdm name="or_ln70"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_18 = fcmp olt float %v31, %v29

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %v33 = and i1 %or_ln70, %tmp_18

]]></Node>
<StgValue><ssdm name="v33"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %v33, label %15, label %._crit_edge83

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="1"/>
<literal name="v33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
:0  store float %v29, float* %max_W_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="1"/>
<literal name="v33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge83

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge83:0  br label %18

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %12

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="321" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader76:0  %i2_0 = phi i4 [ %i2, %l_inp_to_int_i2_end ], [ 0, %.preheader76.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="322" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader76:1  %icmp_ln88 = icmp eq i4 %i2_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="323" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader76:2  %empty_359 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="324" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader76:3  %i2 = add i4 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader76:4  br i1 %icmp_ln88, label %.preheader75.preheader, label %l_inp_to_int_i2_begin

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="326" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="4">
<![CDATA[
l_inp_to_int_i2_begin:2  %zext_ln90 = zext i4 %i2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_inp_to_int_i2_begin:8  %max_inp_addr_2 = getelementptr inbounds [12 x float]* %max_inp, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="max_inp_addr_2"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="4">
<![CDATA[
l_inp_to_int_i2_begin:9  %v45 = load float* %max_inp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v45"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
.preheader75.preheader:0  br label %.preheader75

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="330" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_inp_to_int_i2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln88"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_inp_to_int_i2_begin:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_inp_to_int_i2_begin:3  %tmp_32 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i2_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="14">
<![CDATA[
l_inp_to_int_i2_begin:4  %zext_ln90_1 = zext i14 %tmp_32 to i15

]]></Node>
<StgValue><ssdm name="zext_ln90_1"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_inp_to_int_i2_begin:5  %tmp_33 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i2_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="15" op_0_bw="12">
<![CDATA[
l_inp_to_int_i2_begin:6  %zext_ln90_2 = zext i12 %tmp_33 to i15

]]></Node>
<StgValue><ssdm name="zext_ln90_2"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_inp_to_int_i2_begin:7  %sub_ln90 = sub i15 %zext_ln90_1, %zext_ln90_2

]]></Node>
<StgValue><ssdm name="sub_ln90"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="4">
<![CDATA[
l_inp_to_int_i2_begin:9  %v45 = load float* %max_inp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v45"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
l_inp_to_int_i2_begin:10  br label %19

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="339" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %j2_0 = phi i10 [ 0, %l_inp_to_int_i2_begin ], [ %j2, %_ifconv ]

]]></Node>
<StgValue><ssdm name="j2_0"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln89 = icmp eq i10 %j2_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_360 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="342" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %j2 = add i10 %j2_0, 1

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln89, label %l_inp_to_int_i2_end, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="15" op_0_bw="10">
<![CDATA[
_ifconv:1  %zext_ln90_3 = zext i10 %j2_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln90_3"/></StgValue>
</operation>

<operation id="345" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:2  %add_ln90 = add i15 %sub_ln90, %zext_ln90_3

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="15">
<![CDATA[
_ifconv:3  %sext_ln90 = sext i15 %add_ln90 to i64

]]></Node>
<StgValue><ssdm name="sext_ln90"/></StgValue>
</operation>

<operation id="347" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %v0_addr_1 = getelementptr [9216 x float]* %v0, i64 0, i64 %sext_ln90

]]></Node>
<StgValue><ssdm name="v0_addr_1"/></StgValue>
</operation>

<operation id="348" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="14">
<![CDATA[
_ifconv:6  %v43 = load float* %v0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v43"/></StgValue>
</operation>

<operation id="349" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_inp_to_int_i2_end:0  %empty_361 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="350" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
l_inp_to_int_i2_end:1  br label %.preheader76

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="351" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="14">
<![CDATA[
_ifconv:6  %v43 = load float* %v0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v43"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="352" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %v44 = fmul float %v43, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v44"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="353" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %v44 = fmul float %v43, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v44"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="354" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %v44 = fmul float %v43, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v44"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="355" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %v44 = fmul float %v43, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v44"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="356" st_id="26" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v46 = fdiv float %v44, %v45

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="357" st_id="27" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v46 = fdiv float %v44, %v45

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="358" st_id="28" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v46 = fdiv float %v44, %v45

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="359" st_id="29" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v46 = fdiv float %v44, %v45

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="360" st_id="30" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v46 = fdiv float %v44, %v45

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="361" st_id="31" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v46 = fdiv float %v44, %v45

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="362" st_id="32" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v46 = fdiv float %v44, %v45

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="363" st_id="33" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v46 = fdiv float %v44, %v45

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="364" st_id="34" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v46 = fdiv float %v44, %v45

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="365" st_id="35" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v46 = fdiv float %v44, %v45

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="366" st_id="36" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v46 = fdiv float %v44, %v45

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="367" st_id="37" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v46 = fdiv float %v44, %v45

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="368" st_id="38" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v46 = fdiv float %v44, %v45

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="369" st_id="39" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v46 = fdiv float %v44, %v45

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="370" st_id="40" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v46 = fdiv float %v44, %v45

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="371" st_id="41" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %v46 = fdiv float %v44, %v45

]]></Node>
<StgValue><ssdm name="v46"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="372" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:9  %reg_V = bitcast float %v46 to i32

]]></Node>
<StgValue><ssdm name="reg_V"/></StgValue>
</operation>

<operation id="373" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:10  %trunc_ln262 = trunc i32 %reg_V to i31

]]></Node>
<StgValue><ssdm name="trunc_ln262"/></StgValue>
</operation>

<operation id="374" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:11  %p_Result_69 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_69"/></StgValue>
</operation>

<operation id="375" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:12  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="376" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:13  %exp_V = zext i8 %p_Result_s to i9

]]></Node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="377" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:14  %trunc_ln270 = trunc i32 %reg_V to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270"/></StgValue>
</operation>

<operation id="378" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="32">
<![CDATA[
_ifconv:15  %v47_V = trunc i32 %reg_V to i12

]]></Node>
<StgValue><ssdm name="v47_V"/></StgValue>
</operation>

<operation id="379" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv:16  %tmp_8 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="380" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:17  %icmp_ln278 = icmp eq i31 %trunc_ln262, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278"/></StgValue>
</operation>

<operation id="381" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:18  %sh_amt = sub i9 150, %exp_V

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="382" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="9">
<![CDATA[
_ifconv:19  %sext_ln281 = sext i9 %sh_amt to i24

]]></Node>
<StgValue><ssdm name="sext_ln281"/></StgValue>
</operation>

<operation id="383" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:20  %icmp_ln282 = icmp eq i8 %p_Result_s, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282"/></StgValue>
</operation>

<operation id="384" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:21  %icmp_ln284 = icmp sgt i9 %sh_amt, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284"/></StgValue>
</operation>

<operation id="385" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:22  %icmp_ln285 = icmp slt i9 %sh_amt, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285"/></StgValue>
</operation>

<operation id="386" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:23  %sh_amt_1 = sub i9 0, %sh_amt

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="387" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:25  %icmp_ln295 = icmp slt i9 %sh_amt_1, 12

]]></Node>
<StgValue><ssdm name="icmp_ln295"/></StgValue>
</operation>

<operation id="388" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:26  %lshr_ln286 = lshr i24 %tmp_8, %sext_ln281

]]></Node>
<StgValue><ssdm name="lshr_ln286"/></StgValue>
</operation>

<operation id="389" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="24">
<![CDATA[
_ifconv:27  %v47_V_1 = trunc i24 %lshr_ln286 to i12

]]></Node>
<StgValue><ssdm name="v47_V_1"/></StgValue>
</operation>

<operation id="390" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32  %or_ln282 = or i1 %icmp_ln278, %icmp_ln282

]]></Node>
<StgValue><ssdm name="or_ln282"/></StgValue>
</operation>

<operation id="391" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %xor_ln282 = xor i1 %or_ln282, true

]]></Node>
<StgValue><ssdm name="xor_ln282"/></StgValue>
</operation>

<operation id="392" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %and_ln284 = and i1 %icmp_ln284, %xor_ln282

]]></Node>
<StgValue><ssdm name="and_ln284"/></StgValue>
</operation>

<operation id="393" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35  %and_ln285 = and i1 %and_ln284, %icmp_ln285

]]></Node>
<StgValue><ssdm name="and_ln285"/></StgValue>
</operation>

<operation id="394" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:36  %v47_V_3 = select i1 %and_ln285, i12 %v47_V_1, i12 0

]]></Node>
<StgValue><ssdm name="v47_V_3"/></StgValue>
</operation>

<operation id="395" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37  %or_ln284 = or i1 %or_ln282, %icmp_ln284

]]></Node>
<StgValue><ssdm name="or_ln284"/></StgValue>
</operation>

<operation id="396" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38  %xor_ln284 = xor i1 %or_ln284, true

]]></Node>
<StgValue><ssdm name="xor_ln284"/></StgValue>
</operation>

<operation id="397" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39  %and_ln295 = and i1 %icmp_ln295, %xor_ln284

]]></Node>
<StgValue><ssdm name="and_ln295"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="398" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295" val="1"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:24  %sext_ln294 = sext i9 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln294"/></StgValue>
</operation>

<operation id="399" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:28  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="400" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:29  %select_ln288 = select i1 %tmp_37, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln288"/></StgValue>
</operation>

<operation id="401" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295" val="1"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="32">
<![CDATA[
_ifconv:30  %sext_ln294cast = trunc i32 %sext_ln294 to i12

]]></Node>
<StgValue><ssdm name="sext_ln294cast"/></StgValue>
</operation>

<operation id="402" st_id="43" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295" val="1"/>
<literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:31  %shl_ln297 = shl i12 %v47_V, %sext_ln294cast

]]></Node>
<StgValue><ssdm name="shl_ln297"/></StgValue>
</operation>

<operation id="403" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:40  %v47_V_4 = select i1 %and_ln295, i12 %shl_ln297, i12 %v47_V_3

]]></Node>
<StgValue><ssdm name="v47_V_4"/></StgValue>
</operation>

<operation id="404" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:41  %v47_V_5 = select i1 %icmp_ln278, i12 0, i12 %v47_V_4

]]></Node>
<StgValue><ssdm name="v47_V_5"/></StgValue>
</operation>

<operation id="405" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42  %xor_ln285 = xor i1 %icmp_ln285, true

]]></Node>
<StgValue><ssdm name="xor_ln285"/></StgValue>
</operation>

<operation id="406" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:43  %and_ln285_1 = and i1 %and_ln284, %xor_ln285

]]></Node>
<StgValue><ssdm name="and_ln285_1"/></StgValue>
</operation>

<operation id="407" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:44  %v47_V_6 = select i1 %and_ln285_1, i12 %select_ln288, i12 %v47_V_5

]]></Node>
<StgValue><ssdm name="v47_V_6"/></StgValue>
</operation>

<operation id="408" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45  %xor_ln278 = xor i1 %icmp_ln278, true

]]></Node>
<StgValue><ssdm name="xor_ln278"/></StgValue>
</operation>

<operation id="409" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46  %and_ln282 = and i1 %icmp_ln282, %xor_ln278

]]></Node>
<StgValue><ssdm name="and_ln282"/></StgValue>
</operation>

<operation id="410" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:47  %v47_V_7 = select i1 %and_ln282, i12 %v47_V, i12 %v47_V_6

]]></Node>
<StgValue><ssdm name="v47_V_7"/></StgValue>
</operation>

<operation id="411" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:48  %v47_V_8 = sub i12 0, %v47_V_7

]]></Node>
<StgValue><ssdm name="v47_V_8"/></StgValue>
</operation>

<operation id="412" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:49  %v47_V_9 = select i1 %p_Result_69, i12 %v47_V_8, i12 %v47_V_7

]]></Node>
<StgValue><ssdm name="v47_V_9"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="413" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln89"/></StgValue>
</operation>

<operation id="414" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="14" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %q_inp_V_addr_1 = getelementptr [9216 x i12]* %q_inp_V, i64 0, i64 %sext_ln90

]]></Node>
<StgValue><ssdm name="q_inp_V_addr_1"/></StgValue>
</operation>

<operation id="415" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="12" op_1_bw="14">
<![CDATA[
_ifconv:50  store i12 %v47_V_9, i12* %q_inp_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="416" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:51  br label %19

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="417" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader75:0  %i3_0 = phi i10 [ %i3, %l_W_to_int_i3_end ], [ 0, %.preheader75.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="418" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader75:1  %icmp_ln98 = icmp eq i10 %i3_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="419" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader75:2  %empty_362 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="420" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader75:3  %i3 = add i10 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="421" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader75:4  br i1 %icmp_ln98, label %.preheader74.preheader, label %l_W_to_int_i3_begin

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="422" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="10">
<![CDATA[
l_W_to_int_i3_begin:2  %zext_ln100 = zext i10 %i3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="423" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_W_to_int_i3_begin:8  %max_W_addr_2 = getelementptr inbounds [768 x float]* %max_W, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="max_W_addr_2"/></StgValue>
</operation>

<operation id="424" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="10">
<![CDATA[
l_W_to_int_i3_begin:9  %v52 = load float* %max_W_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v52"/></StgValue>
</operation>

<operation id="425" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
.preheader74.preheader:0  br label %.preheader74

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="426" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_W_to_int_i3_begin:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln98"/></StgValue>
</operation>

<operation id="427" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_W_to_int_i3_begin:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="428" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_W_to_int_i3_begin:3  %tmp_34 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %i3_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="429" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="21" op_0_bw="20">
<![CDATA[
l_W_to_int_i3_begin:4  %zext_ln100_1 = zext i20 %tmp_34 to i21

]]></Node>
<StgValue><ssdm name="zext_ln100_1"/></StgValue>
</operation>

<operation id="430" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
l_W_to_int_i3_begin:5  %tmp_35 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %i3_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="431" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="21" op_0_bw="18">
<![CDATA[
l_W_to_int_i3_begin:6  %zext_ln100_2 = zext i18 %tmp_35 to i21

]]></Node>
<StgValue><ssdm name="zext_ln100_2"/></StgValue>
</operation>

<operation id="432" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
l_W_to_int_i3_begin:7  %sub_ln100 = sub i21 %zext_ln100_1, %zext_ln100_2

]]></Node>
<StgValue><ssdm name="sub_ln100"/></StgValue>
</operation>

<operation id="433" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="10">
<![CDATA[
l_W_to_int_i3_begin:9  %v52 = load float* %max_W_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v52"/></StgValue>
</operation>

<operation id="434" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
l_W_to_int_i3_begin:10  br label %20

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="435" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %j3_0 = phi i10 [ 0, %l_W_to_int_i3_begin ], [ %j3, %_ifconv24 ]

]]></Node>
<StgValue><ssdm name="j3_0"/></StgValue>
</operation>

<operation id="436" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln99 = icmp eq i10 %j3_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="437" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_363 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="438" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %j3 = add i10 %j3_0, 1

]]></Node>
<StgValue><ssdm name="j3"/></StgValue>
</operation>

<operation id="439" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln99, label %l_W_to_int_i3_end, label %_ifconv24

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="440" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="21" op_0_bw="10">
<![CDATA[
_ifconv24:1  %zext_ln100_3 = zext i10 %j3_0 to i21

]]></Node>
<StgValue><ssdm name="zext_ln100_3"/></StgValue>
</operation>

<operation id="441" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv24:2  %add_ln100 = add i21 %sub_ln100, %zext_ln100_3

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="442" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="21">
<![CDATA[
_ifconv24:3  %sext_ln100 = sext i21 %add_ln100 to i64

]]></Node>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</operation>

<operation id="443" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv24:4  %v1_addr_1 = getelementptr [589824 x float]* %v1, i64 0, i64 %sext_ln100

]]></Node>
<StgValue><ssdm name="v1_addr_1"/></StgValue>
</operation>

<operation id="444" st_id="47" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="20">
<![CDATA[
_ifconv24:6  %v50 = load float* %v1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v50"/></StgValue>
</operation>

<operation id="445" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_W_to_int_i3_end:0  %empty_364 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str6, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="446" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
l_W_to_int_i3_end:1  br label %.preheader75

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="447" st_id="48" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="20">
<![CDATA[
_ifconv24:6  %v50 = load float* %v1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v50"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="448" st_id="49" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="20">
<![CDATA[
_ifconv24:6  %v50 = load float* %v1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v50"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="449" st_id="50" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="20">
<![CDATA[
_ifconv24:6  %v50 = load float* %v1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v50"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="450" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:7  %v51 = fmul float %v50, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v51"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="451" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:7  %v51 = fmul float %v50, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v51"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="452" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:7  %v51 = fmul float %v50, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v51"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="453" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:7  %v51 = fmul float %v50, 2.047000e+03

]]></Node>
<StgValue><ssdm name="v51"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="454" st_id="55" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v53 = fdiv float %v51, %v52

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="455" st_id="56" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v53 = fdiv float %v51, %v52

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="456" st_id="57" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v53 = fdiv float %v51, %v52

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="457" st_id="58" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v53 = fdiv float %v51, %v52

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="458" st_id="59" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v53 = fdiv float %v51, %v52

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="459" st_id="60" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v53 = fdiv float %v51, %v52

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="460" st_id="61" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v53 = fdiv float %v51, %v52

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="461" st_id="62" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v53 = fdiv float %v51, %v52

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="462" st_id="63" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v53 = fdiv float %v51, %v52

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="463" st_id="64" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v53 = fdiv float %v51, %v52

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="464" st_id="65" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v53 = fdiv float %v51, %v52

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="465" st_id="66" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v53 = fdiv float %v51, %v52

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="466" st_id="67" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v53 = fdiv float %v51, %v52

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="467" st_id="68" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v53 = fdiv float %v51, %v52

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="468" st_id="69" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v53 = fdiv float %v51, %v52

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="469" st_id="70" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:8  %v53 = fdiv float %v51, %v52

]]></Node>
<StgValue><ssdm name="v53"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="470" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32">
<![CDATA[
_ifconv24:9  %reg_V_1 = bitcast float %v53 to i32

]]></Node>
<StgValue><ssdm name="reg_V_1"/></StgValue>
</operation>

<operation id="471" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="31" op_0_bw="32">
<![CDATA[
_ifconv24:10  %trunc_ln262_1 = trunc i32 %reg_V_1 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln262_1"/></StgValue>
</operation>

<operation id="472" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:11  %p_Result_70 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_70"/></StgValue>
</operation>

<operation id="473" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv24:12  %p_Result_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="474" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="9" op_0_bw="8">
<![CDATA[
_ifconv24:13  %exp_V_1 = zext i8 %p_Result_5 to i9

]]></Node>
<StgValue><ssdm name="exp_V_1"/></StgValue>
</operation>

<operation id="475" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="23" op_0_bw="32">
<![CDATA[
_ifconv24:14  %trunc_ln270_1 = trunc i32 %reg_V_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln270_1"/></StgValue>
</operation>

<operation id="476" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="32">
<![CDATA[
_ifconv24:15  %v54_V = trunc i32 %reg_V_1 to i12

]]></Node>
<StgValue><ssdm name="v54_V"/></StgValue>
</operation>

<operation id="477" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv24:16  %tmp_1 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="478" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv24:17  %icmp_ln278_1 = icmp eq i31 %trunc_ln262_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln278_1"/></StgValue>
</operation>

<operation id="479" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv24:18  %sh_amt_2 = sub i9 150, %exp_V_1

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="480" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="24" op_0_bw="9">
<![CDATA[
_ifconv24:19  %sext_ln281_1 = sext i9 %sh_amt_2 to i24

]]></Node>
<StgValue><ssdm name="sext_ln281_1"/></StgValue>
</operation>

<operation id="481" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv24:20  %icmp_ln282_1 = icmp eq i8 %p_Result_5, -106

]]></Node>
<StgValue><ssdm name="icmp_ln282_1"/></StgValue>
</operation>

<operation id="482" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv24:21  %icmp_ln284_1 = icmp sgt i9 %sh_amt_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln284_1"/></StgValue>
</operation>

<operation id="483" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv24:22  %icmp_ln285_1 = icmp slt i9 %sh_amt_2, 25

]]></Node>
<StgValue><ssdm name="icmp_ln285_1"/></StgValue>
</operation>

<operation id="484" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv24:23  %sh_amt_3 = sub i9 0, %sh_amt_2

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="485" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv24:25  %icmp_ln295_1 = icmp slt i9 %sh_amt_3, 12

]]></Node>
<StgValue><ssdm name="icmp_ln295_1"/></StgValue>
</operation>

<operation id="486" st_id="71" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv24:26  %lshr_ln286_1 = lshr i24 %tmp_1, %sext_ln281_1

]]></Node>
<StgValue><ssdm name="lshr_ln286_1"/></StgValue>
</operation>

<operation id="487" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="24">
<![CDATA[
_ifconv24:27  %v54_V_1 = trunc i24 %lshr_ln286_1 to i12

]]></Node>
<StgValue><ssdm name="v54_V_1"/></StgValue>
</operation>

<operation id="488" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:32  %or_ln282_1 = or i1 %icmp_ln278_1, %icmp_ln282_1

]]></Node>
<StgValue><ssdm name="or_ln282_1"/></StgValue>
</operation>

<operation id="489" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:33  %xor_ln282_1 = xor i1 %or_ln282_1, true

]]></Node>
<StgValue><ssdm name="xor_ln282_1"/></StgValue>
</operation>

<operation id="490" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:34  %and_ln284_1 = and i1 %icmp_ln284_1, %xor_ln282_1

]]></Node>
<StgValue><ssdm name="and_ln284_1"/></StgValue>
</operation>

<operation id="491" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:35  %and_ln285_2 = and i1 %and_ln284_1, %icmp_ln285_1

]]></Node>
<StgValue><ssdm name="and_ln285_2"/></StgValue>
</operation>

<operation id="492" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:36  %v54_V_3 = select i1 %and_ln285_2, i12 %v54_V_1, i12 0

]]></Node>
<StgValue><ssdm name="v54_V_3"/></StgValue>
</operation>

<operation id="493" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:37  %or_ln284_1 = or i1 %or_ln282_1, %icmp_ln284_1

]]></Node>
<StgValue><ssdm name="or_ln284_1"/></StgValue>
</operation>

<operation id="494" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:38  %xor_ln284_1 = xor i1 %or_ln284_1, true

]]></Node>
<StgValue><ssdm name="xor_ln284_1"/></StgValue>
</operation>

<operation id="495" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:39  %and_ln295_1 = and i1 %icmp_ln295_1, %xor_ln284_1

]]></Node>
<StgValue><ssdm name="and_ln295_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="496" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295_1" val="1"/>
<literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="9">
<![CDATA[
_ifconv24:24  %sext_ln294_1 = sext i9 %sh_amt_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln294_1"/></StgValue>
</operation>

<operation id="497" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:28  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="498" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:29  %select_ln288_1 = select i1 %tmp_40, i12 -1, i12 0

]]></Node>
<StgValue><ssdm name="select_ln288_1"/></StgValue>
</operation>

<operation id="499" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295_1" val="1"/>
<literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="32">
<![CDATA[
_ifconv24:30  %sext_ln294_1cast = trunc i32 %sext_ln294_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln294_1cast"/></StgValue>
</operation>

<operation id="500" st_id="72" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln295_1" val="1"/>
<literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:31  %shl_ln297_1 = shl i12 %v54_V, %sext_ln294_1cast

]]></Node>
<StgValue><ssdm name="shl_ln297_1"/></StgValue>
</operation>

<operation id="501" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln278_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:40  %v54_V_4 = select i1 %and_ln295_1, i12 %shl_ln297_1, i12 %v54_V_3

]]></Node>
<StgValue><ssdm name="v54_V_4"/></StgValue>
</operation>

<operation id="502" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:41  %v54_V_5 = select i1 %icmp_ln278_1, i12 0, i12 %v54_V_4

]]></Node>
<StgValue><ssdm name="v54_V_5"/></StgValue>
</operation>

<operation id="503" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:42  %xor_ln285_1 = xor i1 %icmp_ln285_1, true

]]></Node>
<StgValue><ssdm name="xor_ln285_1"/></StgValue>
</operation>

<operation id="504" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:43  %and_ln285_3 = and i1 %and_ln284_1, %xor_ln285_1

]]></Node>
<StgValue><ssdm name="and_ln285_3"/></StgValue>
</operation>

<operation id="505" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:44  %v54_V_6 = select i1 %and_ln285_3, i12 %select_ln288_1, i12 %v54_V_5

]]></Node>
<StgValue><ssdm name="v54_V_6"/></StgValue>
</operation>

<operation id="506" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:45  %xor_ln278_1 = xor i1 %icmp_ln278_1, true

]]></Node>
<StgValue><ssdm name="xor_ln278_1"/></StgValue>
</operation>

<operation id="507" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:46  %and_ln282_1 = and i1 %icmp_ln282_1, %xor_ln278_1

]]></Node>
<StgValue><ssdm name="and_ln282_1"/></StgValue>
</operation>

<operation id="508" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:47  %v54_V_7 = select i1 %and_ln282_1, i12 %v54_V, i12 %v54_V_6

]]></Node>
<StgValue><ssdm name="v54_V_7"/></StgValue>
</operation>

<operation id="509" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:48  %v54_V_8 = sub i12 0, %v54_V_7

]]></Node>
<StgValue><ssdm name="v54_V_8"/></StgValue>
</operation>

<operation id="510" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:49  %v54_V_9 = select i1 %p_Result_70, i12 %v54_V_8, i12 %v54_V_7

]]></Node>
<StgValue><ssdm name="v54_V_9"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="511" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv24:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln99"/></StgValue>
</operation>

<operation id="512" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="20" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv24:5  %q_W_V_addr_1 = getelementptr [589824 x i12]* %q_W_V, i64 0, i64 %sext_ln100

]]></Node>
<StgValue><ssdm name="q_W_V_addr_1"/></StgValue>
</operation>

<operation id="513" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="12" op_1_bw="20">
<![CDATA[
_ifconv24:50  store i12 %v54_V_9, i12* %q_W_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="514" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
_ifconv24:51  br label %20

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="515" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader74:0  %i4_0 = phi i4 [ %i4, %l_gemm_i4_end ], [ 0, %.preheader74.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0"/></StgValue>
</operation>

<operation id="516" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader74:1  %icmp_ln108 = icmp eq i4 %i4_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="517" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader74:2  %empty_365 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="518" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader74:3  %i4 = add i4 %i4_0, 1

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="519" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader74:4  br i1 %icmp_ln108, label %.preheader.preheader, label %l_gemm_i4_begin

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="520" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_gemm_i4_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="521" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_gemm_i4_begin:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="522" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_gemm_i4_begin:2  %tmp_36 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i4_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="523" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="15" op_0_bw="14">
<![CDATA[
l_gemm_i4_begin:3  %zext_ln111 = zext i14 %tmp_36 to i15

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="524" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_gemm_i4_begin:4  %tmp_38 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i4_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="525" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="15" op_0_bw="12">
<![CDATA[
l_gemm_i4_begin:5  %zext_ln111_1 = zext i12 %tmp_38 to i15

]]></Node>
<StgValue><ssdm name="zext_ln111_1"/></StgValue>
</operation>

<operation id="526" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_gemm_i4_begin:6  %sub_ln111 = sub i15 %zext_ln111, %zext_ln111_1

]]></Node>
<StgValue><ssdm name="sub_ln111"/></StgValue>
</operation>

<operation id="527" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
l_gemm_i4_begin:7  br label %21

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="528" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="529" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %j4_0 = phi i10 [ 0, %l_gemm_i4_begin ], [ %j4, %l_j4_end ]

]]></Node>
<StgValue><ssdm name="j4_0"/></StgValue>
</operation>

<operation id="530" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln109 = icmp eq i10 %j4_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="531" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_366 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="532" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %j4 = add i10 %j4_0, 1

]]></Node>
<StgValue><ssdm name="j4"/></StgValue>
</operation>

<operation id="533" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln109, label %l_gemm_i4_end, label %l_j4_begin

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="534" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j4_begin:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln109"/></StgValue>
</operation>

<operation id="535" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j4_begin:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="536" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="15" op_0_bw="10">
<![CDATA[
l_j4_begin:2  %zext_ln112 = zext i10 %j4_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="537" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
l_j4_begin:3  %tmp_42 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j4_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="538" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="21" op_0_bw="20">
<![CDATA[
l_j4_begin:4  %zext_ln112_1 = zext i20 %tmp_42 to i21

]]></Node>
<StgValue><ssdm name="zext_ln112_1"/></StgValue>
</operation>

<operation id="539" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
l_j4_begin:5  %tmp_43 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %j4_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="540" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="21" op_0_bw="18">
<![CDATA[
l_j4_begin:6  %zext_ln112_2 = zext i18 %tmp_43 to i21

]]></Node>
<StgValue><ssdm name="zext_ln112_2"/></StgValue>
</operation>

<operation id="541" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
l_j4_begin:7  %sub_ln112 = sub i21 %zext_ln112_1, %zext_ln112_2

]]></Node>
<StgValue><ssdm name="sub_ln112"/></StgValue>
</operation>

<operation id="542" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_j4_begin:8  %add_ln116 = add i15 %sub_ln111, %zext_ln112

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="543" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="15">
<![CDATA[
l_j4_begin:9  %sext_ln116 = sext i15 %add_ln116 to i64

]]></Node>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</operation>

<operation id="544" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j4_begin:10  %q_outp_addr_1 = getelementptr [9216 x i32]* %q_outp, i64 0, i64 %sext_ln116

]]></Node>
<StgValue><ssdm name="q_outp_addr_1"/></StgValue>
</operation>

<operation id="545" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
l_j4_begin:11  br label %22

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="546" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_gemm_i4_end:0  %empty_369 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="547" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
l_gemm_i4_end:1  br label %.preheader74

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="548" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %k_0 = phi i10 [ 0, %l_j4_begin ], [ %k, %23 ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="549" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln110 = icmp eq i10 %k_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="550" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_367 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>

<operation id="551" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %k = add i10 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="552" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln110, label %l_j4_end, label %23

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="553" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="21" op_0_bw="10">
<![CDATA[
:1  %zext_ln111_2 = zext i10 %k_0 to i21

]]></Node>
<StgValue><ssdm name="zext_ln111_2"/></StgValue>
</operation>

<operation id="554" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="15" op_0_bw="10">
<![CDATA[
:2  %zext_ln111_3 = zext i10 %k_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln111_3"/></StgValue>
</operation>

<operation id="555" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %add_ln111 = add i15 %sub_ln111, %zext_ln111_3

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="556" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="15">
<![CDATA[
:4  %sext_ln111 = sext i15 %add_ln111 to i64

]]></Node>
<StgValue><ssdm name="sext_ln111"/></StgValue>
</operation>

<operation id="557" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="14" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %q_inp_V_addr = getelementptr [9216 x i12]* %q_inp_V, i64 0, i64 %sext_ln111

]]></Node>
<StgValue><ssdm name="q_inp_V_addr"/></StgValue>
</operation>

<operation id="558" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:6  %add_ln112 = add i21 %sub_ln112, %zext_ln111_2

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="559" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="21">
<![CDATA[
:7  %sext_ln112 = sext i21 %add_ln112 to i64

]]></Node>
<StgValue><ssdm name="sext_ln112"/></StgValue>
</operation>

<operation id="560" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="20" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %q_W_V_addr = getelementptr [589824 x i12]* %q_W_V, i64 0, i64 %sext_ln112

]]></Node>
<StgValue><ssdm name="q_W_V_addr"/></StgValue>
</operation>

<operation id="561" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="14">
<![CDATA[
:9  %v58_V = load i12* %q_inp_V_addr, align 2

]]></Node>
<StgValue><ssdm name="v58_V"/></StgValue>
</operation>

<operation id="562" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="20">
<![CDATA[
:10  %v59_V = load i12* %q_W_V_addr, align 2

]]></Node>
<StgValue><ssdm name="v59_V"/></StgValue>
</operation>

<operation id="563" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="14">
<![CDATA[
:14  %v63 = load i32* %q_outp_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v63"/></StgValue>
</operation>

<operation id="564" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j4_end:0  %empty_368 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str9, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="565" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
l_j4_end:1  br label %21

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="566" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="14">
<![CDATA[
:9  %v58_V = load i12* %q_inp_V_addr, align 2

]]></Node>
<StgValue><ssdm name="v58_V"/></StgValue>
</operation>

<operation id="567" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="20">
<![CDATA[
:10  %v59_V = load i12* %q_W_V_addr, align 2

]]></Node>
<StgValue><ssdm name="v59_V"/></StgValue>
</operation>

<operation id="568" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="14">
<![CDATA[
:14  %v63 = load i32* %q_outp_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v63"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="569" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln110"/></StgValue>
</operation>

<operation id="570" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="24" op_0_bw="12">
<![CDATA[
:11  %sext_ln68 = sext i12 %v58_V to i24

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="571" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="24" op_0_bw="12">
<![CDATA[
:12  %sext_ln68_1 = sext i12 %v59_V to i24

]]></Node>
<StgValue><ssdm name="sext_ln68_1"/></StgValue>
</operation>

<operation id="572" st_id="78" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:13  %v62_V = mul i24 %sext_ln68_1, %sext_ln68

]]></Node>
<StgValue><ssdm name="v62_V"/></StgValue>
</operation>

<operation id="573" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="24">
<![CDATA[
:15  %v64 = sext i24 %v62_V to i32

]]></Node>
<StgValue><ssdm name="v64"/></StgValue>
</operation>

<operation id="574" st_id="78" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v65 = add nsw i32 %v64, %v63

]]></Node>
<StgValue><ssdm name="v65"/></StgValue>
</operation>

<operation id="575" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
:17  store i32 %v65, i32* %q_outp_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="576" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %22

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="577" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %i5_0 = phi i4 [ %i5, %l_outp_to_float_bias_i5_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i5_0"/></StgValue>
</operation>

<operation id="578" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln123 = icmp eq i4 %i5_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="579" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_370 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="580" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i5 = add i4 %i5_0, 1

]]></Node>
<StgValue><ssdm name="i5"/></StgValue>
</operation>

<operation id="581" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln123, label %26, label %l_outp_to_float_bias_i5_begin

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="582" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="4">
<![CDATA[
l_outp_to_float_bias_i5_begin:2  %zext_ln125 = zext i4 %i5_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="583" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_outp_to_float_bias_i5_begin:8  %max_inp_addr_3 = getelementptr inbounds [12 x float]* %max_inp, i64 0, i64 %zext_ln125

]]></Node>
<StgValue><ssdm name="max_inp_addr_3"/></StgValue>
</operation>

<operation id="584" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="4">
<![CDATA[
l_outp_to_float_bias_i5_begin:9  %v69 = load float* %max_inp_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v69"/></StgValue>
</operation>

<operation id="585" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln137"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="586" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_outp_to_float_bias_i5_begin:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln123"/></StgValue>
</operation>

<operation id="587" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_outp_to_float_bias_i5_begin:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="588" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
l_outp_to_float_bias_i5_begin:3  %tmp_39 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i5_0, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="589" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="15" op_0_bw="14">
<![CDATA[
l_outp_to_float_bias_i5_begin:4  %zext_ln134 = zext i14 %tmp_39 to i15

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="590" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
l_outp_to_float_bias_i5_begin:5  %tmp_41 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i5_0, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="591" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="15" op_0_bw="12">
<![CDATA[
l_outp_to_float_bias_i5_begin:6  %zext_ln134_1 = zext i12 %tmp_41 to i15

]]></Node>
<StgValue><ssdm name="zext_ln134_1"/></StgValue>
</operation>

<operation id="592" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
l_outp_to_float_bias_i5_begin:7  %sub_ln134 = sub i15 %zext_ln134, %zext_ln134_1

]]></Node>
<StgValue><ssdm name="sub_ln134"/></StgValue>
</operation>

<operation id="593" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="4">
<![CDATA[
l_outp_to_float_bias_i5_begin:9  %v69 = load float* %max_inp_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v69"/></StgValue>
</operation>

<operation id="594" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
l_outp_to_float_bias_i5_begin:10  br label %24

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="595" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %j5_0 = phi i10 [ 0, %l_outp_to_float_bias_i5_begin ], [ %j5, %25 ]

]]></Node>
<StgValue><ssdm name="j5_0"/></StgValue>
</operation>

<operation id="596" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln124 = icmp eq i10 %j5_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="597" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_371 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="598" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %j5 = add i10 %j5_0, 1

]]></Node>
<StgValue><ssdm name="j5"/></StgValue>
</operation>

<operation id="599" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln124, label %l_outp_to_float_bias_i5_end, label %25

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="600" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="15" op_0_bw="10">
<![CDATA[
:2  %zext_ln134_2 = zext i10 %j5_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln134_2"/></StgValue>
</operation>

<operation id="601" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %add_ln134 = add i15 %sub_ln134, %zext_ln134_2

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="602" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="15">
<![CDATA[
:4  %sext_ln134 = sext i15 %add_ln134 to i64

]]></Node>
<StgValue><ssdm name="sext_ln134"/></StgValue>
</operation>

<operation id="603" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %q_outp_addr_2 = getelementptr [9216 x i32]* %q_outp, i64 0, i64 %sext_ln134

]]></Node>
<StgValue><ssdm name="q_outp_addr_2"/></StgValue>
</operation>

<operation id="604" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="14">
<![CDATA[
:7  %v68 = load i32* %q_outp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v68"/></StgValue>
</operation>

<operation id="605" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_outp_to_float_bias_i5_end:0  %empty_372 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str11, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>

<operation id="606" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
l_outp_to_float_bias_i5_end:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="607" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="14">
<![CDATA[
:7  %v68 = load i32* %q_outp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v68"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="608" st_id="83" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32">
<![CDATA[
:8  %v70 = sitofp i32 %v68 to float

]]></Node>
<StgValue><ssdm name="v70"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="609" st_id="84" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32">
<![CDATA[
:8  %v70 = sitofp i32 %v68 to float

]]></Node>
<StgValue><ssdm name="v70"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="610" st_id="85" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32">
<![CDATA[
:8  %v70 = sitofp i32 %v68 to float

]]></Node>
<StgValue><ssdm name="v70"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="611" st_id="86" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32">
<![CDATA[
:8  %v70 = sitofp i32 %v68 to float

]]></Node>
<StgValue><ssdm name="v70"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="612" st_id="87" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32">
<![CDATA[
:8  %v70 = sitofp i32 %v68 to float

]]></Node>
<StgValue><ssdm name="v70"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="613" st_id="88" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32">
<![CDATA[
:8  %v70 = sitofp i32 %v68 to float

]]></Node>
<StgValue><ssdm name="v70"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="614" st_id="89" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v71 = fmul float %v70, %v69

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="615" st_id="90" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v71 = fmul float %v70, %v69

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="616" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="10">
<![CDATA[
:1  %zext_ln125_1 = zext i10 %j5_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</operation>

<operation id="617" st_id="91" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v71 = fmul float %v70, %v69

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>

<operation id="618" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %max_W_addr_3 = getelementptr inbounds [768 x float]* %max_W, i64 0, i64 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="max_W_addr_3"/></StgValue>
</operation>

<operation id="619" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="10">
<![CDATA[
:11  %v72 = load float* %max_W_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v72"/></StgValue>
</operation>

<operation id="620" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %v2_addr = getelementptr [768 x float]* %v2, i64 0, i64 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="v2_addr"/></StgValue>
</operation>

<operation id="621" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="10">
<![CDATA[
:15  %v75 = load float* %v2_addr, align 4

]]></Node>
<StgValue><ssdm name="v75"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="622" st_id="92" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %v71 = fmul float %v70, %v69

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>

<operation id="623" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="10">
<![CDATA[
:11  %v72 = load float* %max_W_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v72"/></StgValue>
</operation>

<operation id="624" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="10">
<![CDATA[
:15  %v75 = load float* %v2_addr, align 4

]]></Node>
<StgValue><ssdm name="v75"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="625" st_id="93" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v73 = fmul float %v71, %v72

]]></Node>
<StgValue><ssdm name="v73"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="626" st_id="94" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v73 = fmul float %v71, %v72

]]></Node>
<StgValue><ssdm name="v73"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="627" st_id="95" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v73 = fmul float %v71, %v72

]]></Node>
<StgValue><ssdm name="v73"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="628" st_id="96" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %v73 = fmul float %v71, %v72

]]></Node>
<StgValue><ssdm name="v73"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="629" st_id="97" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v74 = fdiv float %v73, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="630" st_id="98" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v74 = fdiv float %v73, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="631" st_id="99" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v74 = fdiv float %v73, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="632" st_id="100" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v74 = fdiv float %v73, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="633" st_id="101" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v74 = fdiv float %v73, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="634" st_id="102" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v74 = fdiv float %v73, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="635" st_id="103" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v74 = fdiv float %v73, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="636" st_id="104" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v74 = fdiv float %v73, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="637" st_id="105" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v74 = fdiv float %v73, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="638" st_id="106" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v74 = fdiv float %v73, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="639" st_id="107" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v74 = fdiv float %v73, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="640" st_id="108" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v74 = fdiv float %v73, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="641" st_id="109" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v74 = fdiv float %v73, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="642" st_id="110" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v74 = fdiv float %v73, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="643" st_id="111" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v74 = fdiv float %v73, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="644" st_id="112" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %v74 = fdiv float %v73, 4.190209e+06

]]></Node>
<StgValue><ssdm name="v74"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="645" st_id="113" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v76 = fadd float %v74, %v75

]]></Node>
<StgValue><ssdm name="v76"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="646" st_id="114" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v76 = fadd float %v74, %v75

]]></Node>
<StgValue><ssdm name="v76"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="647" st_id="115" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v76 = fadd float %v74, %v75

]]></Node>
<StgValue><ssdm name="v76"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="648" st_id="116" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v76 = fadd float %v74, %v75

]]></Node>
<StgValue><ssdm name="v76"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="649" st_id="117" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %v76 = fadd float %v74, %v75

]]></Node>
<StgValue><ssdm name="v76"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="650" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln124"/></StgValue>
</operation>

<operation id="651" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %v3_addr = getelementptr [9216 x float]* %v3, i64 0, i64 %sext_ln134

]]></Node>
<StgValue><ssdm name="v3_addr"/></StgValue>
</operation>

<operation id="652" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:17  store float %v76, float* %v3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="653" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %24

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
