# Tiny Tapeout project information
project:
  title:        "AXI4-Lite Master-Slave"
  author:       "geethikavijayarangan"
  discord:      ""      # optional
  description:  "AXI4-Lite master-slave with top module integration"
  language:     "Verilog"
  clock_hz:     0

  # Use 1x2 since your design is larger than the minimal tile
  tiles: "1x2"

  # Top module must start with tt_um_
  top_module:  "tt_um_axi4lite_top"

  # List each Verilog source file inside src/
  source_files:
    - "src/axi4lite_top.v"
    - "src/axi4lite_master.v"
    - "src/axi4lite_slave.v"

# Pinout â€“ leave blank unless you want meaningful names in datasheet
pinout:
  # Inputs
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: ""
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
