%\begin{table*}[t]
%\tabcolsep=0.10cm
%\centering
%    \begin{tabular}{l
%        S[table-format=2.0]@{\hskip 0.1in}S[table-format=3.0]@{\hskip 0.11in}
%        S[table-format=2.0]@{\hskip 0.1in}S[table-format=3.0]@{\hskip 0.11in}
%        S[table-format=2.0]@{\hskip 0.1in}S[table-format=3.0]@{\hskip 0.11in}
%        S[table-format=2.0]@{\hskip 0.1in}S[table-format=3.0]@{\hskip 0.11in}
%        S[table-format=2.0]@{\hskip 0.1in}S[table-format=3.0]@{\hskip 0.11in}
%        S[table-format=2.0]@{\hskip 0.1in}S[table-format=3.0]@{\hskip 0.11in}
%        S[table-format=2.0]@{\hskip 0.1in}S[table-format=3.0]@{\hskip 0.11in}
%        S[table-format=2.0]@{\hskip 0.1in}S[table-format=3.0]@{\hskip 0.11in}
%        S[table-format=2.0]@{\hskip 0.1in}S[table-format=3.0]@{\hskip 0.11in}
%        S[table-format=2.0]@{\hskip 0.1in}S[table-format=3.0]@{\hskip 0.11in}
%    }
%\hline
%      Benchmark &
%         \multicolumn{2}{c}{{\hskip -0.08in}perlbench} &
%         \multicolumn{2}{c}{{\hskip -0.08in}gcc} &
%         \multicolumn{2}{c}{{\hskip -0.08in}mcf} &
%         \multicolumn{2}{c}{{\hskip -0.08in}omnetpp} &
%         \multicolumn{2}{c}{{\hskip -0.08in}xalancbmk} &
%         \multicolumn{2}{c}{{\hskip -0.08in}x264} &
%         \multicolumn{2}{c}{{\hskip -0.08in}deepsjeng} &
%         \multicolumn{2}{c}{{\hskip -0.08in}leela} &
%         \multicolumn{2}{c}{{\hskip -0.08in}exchange2} &
%         \multicolumn{2}{c}{{\hskip -0.08in}xz} \\
%        Model &
%        hr &   MHz &
%        hr &   MHz &
%        hr &   MHz &
%        hr &   MHz &
%        hr &   MHz &
%        hr &   MHz &
%        hr &   MHz &
%        hr &   MHz &
%        hr &   MHz &
%        hr &  MHz \\
%\hline
%        Single Cycle &  14.4 &   95 &  20.4 &   73 &  24.7 &   62 &    13.8 &   67 &      14.0 &   68 &  12.9 &  123 &      13.4 &   87 &   8.6 &  119 &       6.9 &  153 &  50.5 &  90 \\
%        FCFS, 256KB LLC     &      14.7 &  100 &  20.8 &  91 &  25.6 &  102 &    14.1 &  86 &      14.5 &  88 &  13.1 &  125 &      13.6 &  91 &   8.6 &  121 &       6.9 &  153 &  51.8 &  105 \\
%        FCFS, No LLC     &      14.7 &  126 &  20.9 &  113 &  25.7 &  112 &    14.3 &  119 &      14.7 &  118 &  13.2 &  137 &      13.6 &  117 &   8.7 &  135 &       7.0 &  152 &  52.1 & 110 \\
%%Single Cycle &      14.4 &   95.8 &  20.4 &   73.3 &  24.7 &   62.1 &    13.8 &   67.4 &      14.0 &   68.6 &  12.9 &  123.0 &      13.4 &   87.5 &   8.6 &  119.0 &       6.9 &  153.3 &  50.5 &  90.5 \\
%%        FCFS, 256KB LLC     &      14.7 &  100.4 &  20.8 &  91.4 &  25.6 &  102.7 &    14.1 &  86.1 &      14.5 &  88.4 &  13.1 &  125.2 &      13.6 &  91.5 &   8.6 &  121.2 &       6.9 &  153.0 &  51.8 &  105.8 \\
%%        FCFS, No LLC     &      14.7 &  126.4 &  20.9 &  113.1 &  25.7 &  112.2 &    14.3 &  119.6 &      14.7 &  118.1 &  13.2 &  137.7 &      13.6 &  117.6 &   8.7 &  135.3 &       7.0 &  152.2 &  52.1 & 110.6 \\
%\hline
%\end{tabular}
%    \caption{Simulation times and rates for SPEC2017 intspeed running on a
%    single-core Rocket Chip target.}
%    \label{tbl:intspeed-simtimes}
%\vspace{-0.1in}
%\end{table*}
%\begin{table*}[t]
%\tabcolsep=0.10cm
%\centering
%    \begin{tabular}{l
%        S[table-format=2.0]@{\hskip 0.1in}S[table-format=3.0]@{\hskip 0.11in}
%        S[table-format=2.0]@{\hskip 0.1in}S[table-format=3.0]@{\hskip 0.11in}
%        S[table-format=2.0]@{\hskip 0.1in}S[table-format=3.0]@{\hskip 0.11in}
%        S[table-format=2.0]@{\hskip 0.1in}S[table-format=3.0]@{\hskip 0.11in}
%        S[table-format=2.0]@{\hskip 0.1in}S[table-format=3.0]@{\hskip 0.11in}
%        S[table-format=2.0]@{\hskip 0.1in}S[table-format=3.0]@{\hskip 0.11in}
%        S[table-format=2.0]@{\hskip 0.1in}S[table-format=3.0]@{\hskip 0.11in}
%        S[table-format=2.0]@{\hskip 0.1in}S[table-format=3.0]@{\hskip 0.11in}
%        S[table-format=2.0]@{\hskip 0.1in}S[table-format=3.0]@{\hskip 0.11in}
%        S[table-format=2.0]@{\hskip 0.1in}S[table-format=3.0]@{\hskip 0.11in}
%    }
%\hline
%      Benchmark &
%         \multicolumn{2}{c}{{\hskip -0.08in}perlbench} &
%         \multicolumn{2}{c}{{\hskip -0.08in}gcc} &
%         \multicolumn{2}{c}{{\hskip -0.08in}mcf} &
%         \multicolumn{2}{c}{{\hskip -0.08in}omnetpp} &
%         \multicolumn{2}{c}{{\hskip -0.08in}xalancbmk} &
%         \multicolumn{2}{c}{{\hskip -0.08in}x264} &
%         \multicolumn{2}{c}{{\hskip -0.08in}deepsjeng} &
%         \multicolumn{2}{c}{{\hskip -0.08in}leela} &
%         \multicolumn{2}{c}{{\hskip -0.08in}exchange2} &
%         \multicolumn{2}{c}{{\hskip -0.08in}xz} \\
%        Model &
%        hr &   MHz &
%        hr &   MHz &
%        hr &   MHz &
%        hr &   MHz &
%        hr &   MHz &
%        hr &   MHz &
%        hr &   MHz &
%        hr &   MHz &
%        hr &   MHz &
%        hr &  MHz \\
%\hline
%Single Cycle &      31.6 &   50 &  28.5 &  38 &  33.3 &   36 &    37.1 &  35 &      36.6 &   37 &  20.8 &   79 &      25.8 &   44 &  14.9 &   73 &       7.0 &  151 &  22.6 &   51 \\
%FRFCFS, 1MB LLC  &      31.2 &  54 &  24.4 &  57 &  23.9 &  72 &    32.5 &  49 &      31.4 &  54 &  20.4 &  84 &      24.8 &  48 &  14.3 &  78 &       7.1 &  150 &  20.7 &  62 \\
%FRFCFS, No LLC  &      21.6 &  111 &  19.6 &  98 &  20.2 &  104 &    27.3 &  96 &      22.8 &  110 &  15.9 &  125 &      15.4 &  110 &  11.4 &  120 &       7.0 &  152 &  16.4 &  107 \\ \hline
%\end{tabular}
%    \caption{Simulation times and rates for SPEC2017 intrate benchmarks with
%    four copies running on a quad-core Rocket Chip target.}
%    \label{tbl:intrate-simtimes}
%\vspace{-0.1in}
%\end{table*}

\begin{table*}[t]
\tabcolsep=0.10cm
\centering
    \resizebox{\textwidth}{!}{%
    \begin{tabular}{l@{\hskip -0.03in}l
        S[table-format=2.0]@{\hskip 0.14in}S[table-format=3.0]@{\hskip 0.15in}
        S[table-format=2.0]@{\hskip 0.14in}S[table-format=3.0]@{\hskip 0.15in}
        S[table-format=2.0]@{\hskip 0.14in}S[table-format=3.0]@{\hskip 0.15in}
        S[table-format=2.0]@{\hskip 0.14in}S[table-format=3.0]@{\hskip 0.15in}
        S[table-format=2.0]@{\hskip 0.14in}S[table-format=3.0]@{\hskip 0.15in}
        S[table-format=2.0]@{\hskip 0.14in}S[table-format=3.0]@{\hskip 0.15in}
        S[table-format=2.0]@{\hskip 0.14in}S[table-format=3.0]@{\hskip 0.15in}
        S[table-format=2.0]@{\hskip 0.14in}S[table-format=3.0]@{\hskip 0.15in}
        S[table-format=2.0]@{\hskip 0.14in}S[table-format=3.0]@{\hskip 0.15in}
        S[table-format=2.0]@{\hskip 0.14in}S[table-format=3.0]@{\hskip 0.15in}
    }
\hline
         \multicolumn{2}{c}{{\hskip -0.08in}} &
         \multicolumn{2}{c}{{\hskip -0.08in}perlbench} &
         \multicolumn{2}{c}{{\hskip -0.08in}gcc} &
         \multicolumn{2}{c}{{\hskip -0.08in}mcf} &
         \multicolumn{2}{c}{{\hskip -0.08in}omnetpp} &
         \multicolumn{2}{c}{{\hskip -0.08in}xalancbmk} &
         \multicolumn{2}{c}{{\hskip -0.08in}x264} &
         \multicolumn{2}{c}{{\hskip -0.08in}deepsjeng} &
         \multicolumn{2}{c}{{\hskip -0.08in}leela} &
         \multicolumn{2}{c}{{\hskip -0.08in}exchange2} &
         \multicolumn{2}{c}{{\hskip -0.08in}xz} \\
        & Model Type &
        hr & $f$ &
        hr & $f$ &
        hr & $f$ &
        hr & $f$ &
        hr & $f$ &
        hr & $f$ &
        hr & $f$ &
        hr & $f$ &
        hr & $f$ &
        hr & $f$ \\
\hline  
        \parbox[t]{0.2in}{\multirow{3}{*}{\rotatebox[origin=l]{90}{Speed}}}
        &Single Cycle &  14.4 &   95 &  20.4 &   73 &  24.7 &   62 &    13.8 &   67 &      14.0 &   68 &  12.9 &  123 &      13.4 &   87 &   8.6 &  119 &       6.9 &  153 &  50.5 &  90 \\
        &FCFS-256KB     &      14.7 &  100 &  20.8 &  91 &  25.6 &  102 &    14.1 &  86 &      14.5 &  88 &  13.1 &  125 &      13.6 &  91 &   8.6 &  121 &       6.9 &  153 &  51.8 &  105 \\
        &FCFS     &      14.7 &  126 &  20.9 &  113 &  25.7 &  112 &    14.3 &  119 &      14.7 &  118 &  13.2 &  137 &      13.6 &  117 &   8.7 &  135 &       7.0 &  152 &  52.1 & 110 \\
%Single Cycle &      14.4 &   95.8 &  20.4 &   73.3 &  24.7 &   62.1 &    13.8 &   67.4 &      14.0 &   68.6 &  12.9 &  123.0 &      13.4 &   87.5 &   8.6 &  119.0 &       6.9 &  153.3 &  50.5 &  90.5 \\
%        FCFS, 256KB LLC     &      14.7 &  100.4 &  20.8 &  91.4 &  25.6 &  102.7 &    14.1 &  86.1 &      14.5 &  88.4 &  13.1 &  125.2 &      13.6 &  91.5 &   8.6 &  121.2 &       6.9 &  153.0 &  51.8 &  105.8 \\
%        FCFS, No LLC     &      14.7 &  126.4 &  20.9 &  113.1 &  25.7 &  112.2 &    14.3 &  119.6 &      14.7 &  118.1 &  13.2 &  137.7 &      13.6 &  117.6 &   8.7 &  135.3 &       7.0 &  152.2 &  52.1 & 110.6 \\
\hline
        \parbox[t]{0.1in}{\multirow{3}{*}{\rotatebox[origin=l]{90}{Rate}}}
        &Single Cycle &      31.6 &   50 &  28.5 &  38 &  33.3 &   36 &    37.1 &  35 &      36.6 &   37 &  20.8 &   79 &      25.8 &   44 &  14.9 &   73 &       7.0 &  151 &  22.6 &   51 \\
        &FRFCFS-1MB  &      31.2 &  54 &  24.4 &  57 &  23.9 &  72 &    32.5 &  49 &      31.4 &  54 &  20.4 &  84 &      24.8 &  48 &  14.3 &  78 &       7.1 &  150 &  20.7 &  62 \\
        &FRFCFS  &      21.6 &  111 &  19.6 &  98 &  20.2 &  104 &    27.3 &  96 &      22.8 &  110 &  15.9 &  125 &      15.4 &  110 &  11.4 &  120 &       7.0 &  152 &  16.4 &  107 \\ \hline
    \end{tabular}}
    \caption{Simulation times (hours) and rates ($f$, MHz) for SPEC2017 intspeed and intrate~(four copies) running on single and quad-core Rocket Chip targets. In all cases, the FPGA-host frequency is 160 MHz.} 
    \label{tbl:intrate-simtimes}
\vspace{-0.1in}
\end{table*}
