<!DOCTYPE html>
<html lang=en>
<head>
    <!-- so meta -->
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="HandheldFriendly" content="True">
    <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1" />
    <meta name="description" content="Sequential Consistency文献[2]中首次提出顺序一致性 （Sequential Consistency），内容如下： The customary approach to designing and proving the correctness of multiprocess algorithms for such a computer assumes that the fol">
<meta property="og:type" content="article">
<meta property="og:title" content="Hardware Memory Models">
<meta property="og:url" content="https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/index.html">
<meta property="og:site_name" content="szza">
<meta property="og:description" content="Sequential Consistency文献[2]中首次提出顺序一致性 （Sequential Consistency），内容如下： The customary approach to designing and proving the correctness of multiprocess algorithms for such a computer assumes that the fol">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="https://github.com/szza/szza.github.io.images/blob/master/PaperReading/Hardware-Memory-Models-1.jpg?raw=true">
<meta property="og:image" content="https://github.com/szza/szza.github.io.images/blob/master/PaperReading/Hardware-Memory-Models-2.jpg?raw=true">
<meta property="og:image" content="https://github.com/szza/szza.github.io.images/blob/master/PaperReading/Hardware-Memory-Models-3.jpg?raw=true">
<meta property="og:image" content="https://github.com/szza/szza.github.io.images/blob/master/PaperReading/Hardware-Memory-Models-4.jpg?raw=true">
<meta property="og:image" content="https://github.com/szza/szza.github.io.images/blob/master/PaperReading/Hardware-Memory-Models-5.jpg?raw=true">
<meta property="og:image" content="https://github.com/szza/szza.github.io.images/blob/master/PaperReading/Hardware-Memory-Models-6.jpg?raw=true">
<meta property="og:image" content="https://github.com/szza/szza.github.io.images/blob/master/PaperReading/Hardware-Memory-Models-7.jpg?raw=true">
<meta property="og:image" content="https://github.com/szza/szza.github.io.images/blob/master/PaperReading/Hardware-Memory-Models-8.jpg?raw=true">
<meta property="og:image" content="https://github.com/szza/szza.github.io.images/blob/master/PaperReading/Hardware-Memory-Models-9.jpg?raw=true">
<meta property="og:image" content="https://github.com/szza/szza.github.io.images/blob/master/PaperReading/Hardware-Memory-Models-10.jpg?raw=true">
<meta property="article:published_time" content="2022-06-17T02:20:00.000Z">
<meta property="article:modified_time" content="2023-09-07T07:05:06.000Z">
<meta property="article:author" content="fibonaccii">
<meta property="article:tag" content="Papers">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://github.com/szza/szza.github.io.images/blob/master/PaperReading/Hardware-Memory-Models-1.jpg?raw=true">
    
    
      
        
          <link rel="shortcut icon" href="/images/id.jpg">
        
      
      
        
          <link rel="icon" type="image/png" href="/images/id.jpg" sizes="192x192">
        
      
      
        
          <link rel="apple-touch-icon" sizes="180x180" href="/images/id.jpg">
        
      
    
    <!-- title -->
    <title>Hardware Memory Models</title>
    <!-- styles -->
    
<link rel="stylesheet" href="/css/style.css">

    <!-- persian styles -->
    
      
<link rel="stylesheet" href="/css/rtl.css">

    
    <!-- rss -->
    
    
<meta name="generator" content="Hexo 5.4.2"><link rel="alternate" href="/atom.xml" title="szza" type="application/atom+xml">
</head>

<body class="max-width mx-auto px3 ltr">
    
      <div id="header-post">
  <a id="menu-icon" href="#"><i class="fas fa-bars fa-lg"></i></a>
  <a id="menu-icon-tablet" href="#"><i class="fas fa-bars fa-lg"></i></a>
  <a id="top-icon-tablet" href="#" onclick="$('html, body').animate({ scrollTop: 0 }, 'fast');" style="display:none;"><i class="fas fa-chevron-up fa-lg"></i></a>
  <span id="menu">
    <span id="nav">
      <ul>
         
          <li><a href="/">Home</a></li>
         
          <li><a href="/archives">archives</a></li>
        
      </ul>
    </span>
    <br/>
    <span id="actions">
      <ul>
        
        <li><a class="icon" href="/2022/06/18/Paper/Programming-Language-Memory-Models/"><i class="fas fa-chevron-left" aria-hidden="true" onmouseover="$('#i-prev').toggle();" onmouseout="$('#i-prev').toggle();"></i></a></li>
        
        
        <li><a class="icon" href="/2022/04/16/rocksdb/WritePath/WAL_3/"><i class="fas fa-chevron-right" aria-hidden="true" onmouseover="$('#i-next').toggle();" onmouseout="$('#i-next').toggle();"></i></a></li>
        
        <li><a class="icon" href="#" onclick="$('html, body').animate({ scrollTop: 0 }, 'fast');"><i class="fas fa-chevron-up" aria-hidden="true" onmouseover="$('#i-top').toggle();" onmouseout="$('#i-top').toggle();"></i></a></li>
        <li><a class="icon" href="#"><i class="fas fa-share-alt" aria-hidden="true" onmouseover="$('#i-share').toggle();" onmouseout="$('#i-share').toggle();" onclick="$('#share').toggle();return false;"></i></a></li>
      </ul>
      <span id="i-prev" class="info" style="display:none;">Previous post</span>
      <span id="i-next" class="info" style="display:none;">Next post</span>
      <span id="i-top" class="info" style="display:none;">Back to top</span>
      <span id="i-share" class="info" style="display:none;">Share post</span>
    </span>
    <br/>
    <div id="share" style="display: none">
      <ul>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.facebook.com/sharer.php?u=https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/"><i class="fab fa-facebook " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://twitter.com/share?url=https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/&text=Hardware Memory Models"><i class="fab fa-twitter " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.linkedin.com/shareArticle?url=https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/&title=Hardware Memory Models"><i class="fab fa-linkedin " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://pinterest.com/pin/create/bookmarklet/?url=https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/&is_video=false&description=Hardware Memory Models"><i class="fab fa-pinterest " aria-hidden="true"></i></a></li>
  <li><a class="icon" href="mailto:?subject=Hardware Memory Models&body=Check out this article: https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/"><i class="fas fa-envelope " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://getpocket.com/save?url=https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/&title=Hardware Memory Models"><i class="fab fa-get-pocket " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://reddit.com/submit?url=https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/&title=Hardware Memory Models"><i class="fab fa-reddit " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.stumbleupon.com/submit?url=https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/&title=Hardware Memory Models"><i class="fab fa-stumbleupon " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://digg.com/submit?url=https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/&title=Hardware Memory Models"><i class="fab fa-digg " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.tumblr.com/share/link?url=https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/&name=Hardware Memory Models&description="><i class="fab fa-tumblr " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://news.ycombinator.com/submitlink?u=https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/&t=Hardware Memory Models"><i class="fab fa-hacker-news " aria-hidden="true"></i></a></li>
</ul>

    </div>
    <div id="toc">
      <ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#Sequential-Consistency"><span class="toc-number">1.</span> <span class="toc-text">Sequential Consistency</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Message-Passing"><span class="toc-number">1.1.</span> <span class="toc-text">Message Passing</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#X86-Total-Store-Order"><span class="toc-number">2.</span> <span class="toc-text">X86: Total Store Order</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Write-Queue"><span class="toc-number">2.1.</span> <span class="toc-text">Write Queue</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#barriar"><span class="toc-number">2.2.</span> <span class="toc-text">barriar</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Why-Total-Store-Order"><span class="toc-number">2.3.</span> <span class="toc-text">Why Total Store Order?</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#ARM-Relaxed-Memory-Model"><span class="toc-number">3.</span> <span class="toc-text">ARM: Relaxed Memory Model</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#delay-read"><span class="toc-number">3.1.</span> <span class="toc-text">delay read</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Coherence"><span class="toc-number">3.2.</span> <span class="toc-text">Coherence</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Data-Race-Free"><span class="toc-number">4.</span> <span class="toc-text">Data-Race-Free</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#demo"><span class="toc-number">4.1.</span> <span class="toc-text">demo</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#DRF-SC"><span class="toc-number">5.</span> <span class="toc-text">DRF-SC</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Reference"><span class="toc-number">6.</span> <span class="toc-text">Reference</span></a></li></ol>
    </div>
  </span>
</div>

    
    <div class="content index py4">
        
        <article class="post" itemscope itemtype="http://schema.org/BlogPosting">
  <header>
    
    <h1 class="posttitle" itemprop="name headline">
        Hardware Memory Models
    </h1>



    <div class="meta">
      <span class="author" itemprop="author" itemscope itemtype="http://schema.org/Person">
        <span itemprop="name">fibonaccii</span>
      </span>
      
    <div class="postdate">
      
        <time datetime="2022-06-17T02:20:00.000Z" itemprop="datePublished">2022-06-17</time>
        
      
    </div>


      

      
    <div class="article-tag">
        <i class="fas fa-tag"></i>
        <a class="tag-link-link" href="/tags/Papers/" rel="tag">Papers</a>
    </div>


    </div>
  </header>
  

  <div class="content" itemprop="articleBody">
    <h2 id="Sequential-Consistency"><a href="#Sequential-Consistency" class="headerlink" title="Sequential Consistency"></a>Sequential Consistency</h2><p>文献[2]中首次提出顺序一致性 （Sequential Consistency），内容如下：</p>
<p>The customary approach to designing and proving the correctness of multiprocess algorithms for such a computer assumes that the <strong>following condition is satisfied</strong>: </p>
<ul>
<li>the result of any execution is the same as if the operations of all the processors were executed in some sequential order, </li>
<li>and the operations of each individual processor appear in this sequence in the order specified by its program.</li>
</ul>
<p>A multiprocessor satisfying this condition will be called sequentially consistent.</p>
<p>下面从 demo 开始说明 Sequential Consistency 及 Intel&#x2F;ARM 架构下的内存模型。</p>
<h3 id="Message-Passing"><a href="#Message-Passing" class="headerlink" title="Message Passing"></a>Message Passing</h3><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">Litmus Test: Message Passing</span><br><span class="line">Can this program see r1 = 1, r2 = 0?</span><br><span class="line">// Thread 1           // Thread 2</span><br><span class="line">x = 1                 r1 = y</span><br><span class="line">y = 1                 r2 = x</span><br></pre></td></tr></table></figure>
<blockquote>
<p>所有变量初始化为 0 </p>
</blockquote>
<p>如果编译器不 reorder 代码，在 Sequential Consistency 模型下的执行的结果，有如下六种可能：</p>
<p><img src="https://github.com/szza/szza.github.io.images/blob/master/PaperReading/Hardware-Memory-Models-1.jpg?raw=true" alt="Hardware-Memory-Models-1"></p>
<p>由于没有交叉执行，因此结果中没有 {r1 &#x3D; 1, r2 &#x3D; 0} 组合。也就是说，在 sequential consistency 硬件上，不可能看到 {r1&#x3D; 1, r2 &#x3D; 0} 的组合。</p>
<p>实现顺序一致性的内存模型可以成想象如下：所有的处理器都直接和共享内存（Shared Memory）连接，该共享内存一次只能为一个线程的读或者写请求服务。由于不涉及 cache，因此每次处理器需要读&#x2F;写内存时，该请求都会经过共享内存。</p>
<p>这样就对所有访问内存的线程强加了一个顺序：Sequential Consistency。</p>
<p><img src="https://github.com/szza/szza.github.io.images/blob/master/PaperReading/Hardware-Memory-Models-2.jpg?raw=true" alt="Hardware-Memory-Models-2"></p>
<blockquote>
<p>此图只是顺序一致性机器的模型，而不是构建顺序一致性机器的唯一方法</p>
</blockquote>
<p>然而，Sequential Consistency 内存模型会使得代码执行得非常慢，放弃严格的 Sequential Consistency 可以让硬件更快地执行程序，因此所有现代硬件都以各种方式偏离了 Sequential Consistency。</p>
<p>下面以 X86 和 ARM 架构为例。</p>
<h2 id="X86-Total-Store-Order"><a href="#X86-Total-Store-Order" class="headerlink" title="X86: Total Store Order"></a>X86: Total Store Order</h2><p>现代 X86 架构内存模型如下：</p>
<p><img src="https://github.com/szza/szza.github.io.images/blob/master/PaperReading/Hardware-Memory-Models-3.jpg?raw=true" alt="Hardware-Memory-Models-3"></p>
<p>所有处理器都仍然连接到单个 shared memory，但是每个处理器斗鱼一个 local wrire queue（又名 <strong>Write Store Buffer</strong>），即每个处理写时先写入 Write Store Buffer。处理器会继续执行新的指令，Write Store Buffer 按照 FIFO 规则进入 shared memory。一次 memory read 操作，会先尝试从自己 Write Store Buffer 中读取，如果没有则再从 shared memory 中读取。每个处理都看不到其他处理器的 Write Store Buffer。</p>
<p>引入 Write Store Buffer 后的影响就是：<strong>每个处理器都会比其他处理器先看见自己的写操作结果</strong>，但是所有的处理器有一点共识: 到达 shared memory 的写操作顺序对于所有的处理器来说都是一样的，并给这种模型取名为 Total Store Order，简称 TSO。</p>
<blockquote>
<p>这段原文如下：The effect is that a processor sees its own writes before others do. But all processors do agree on the (total) order in which writes (stores) reach the shared memory, giving the model its name: total store order, or TSO。</p>
</blockquote>
<p>因此，当写操作到达 shared memory 时，将来在任何处理器上的任何读操作都将看到它并使用该值（除非被后续的写操作覆盖）。</p>
<p>由于 Write Store Buffer 是个 FIFO 数据结构，因此一个处理器上的写操作不会乱序（即进入 shared memory，被其他处理器看见的顺序不会改变），并且只要 Write Store Buffer 中的写操作进入 shared memory，其他处理器就能立即看到，因此上述 Litmus Test 结果在 TSO 模型下还是不会出现 {r1 &#x3D; 1, r2 &#x3D; 0} 的结果</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">Litmus Test: Message Passing</span><br><span class="line">Can this program see r1 = 1, r2 = 0?</span><br><span class="line"></span><br><span class="line">// Thread 1           // Thread 2</span><br><span class="line">x = 1                 r1 = y</span><br><span class="line">y = 1                 r2 = x</span><br><span class="line">On sequentially consistent hardware: no.</span><br><span class="line">On x86 (or other TSO): no.</span><br></pre></td></tr></table></figure>
<p>在 X86 内存模型中：</p>
<ul>
<li>Write Store Buffer 保证了线程 T1 中 x &#x3D; 1 在 y &#x3D; 1 之前先写入 shared memory，</li>
<li>TSO 协议保证了线程 T2 会先看到 x 的新值，再看到 y 的新值</li>
</ul>
<p>因此，线程 T2 不可能没有看到 x 的新值（r2 &#x3D; 0），却看到了 y 的新值（r1 &#x3D; 1）的情况。这里的 TSO 至关重要：线程 T1 先写 x 再写 y，TSO 保证了线程 T2 必须先看到 x 再看到 y。</p>
<h3 id="Write-Queue"><a href="#Write-Queue" class="headerlink" title="Write Queue"></a>Write Queue</h3><p>Sequential Consistency 和 TSO 模型在上述 Litmus Test 中达到共识，但是下面的案例却并没有达成共识。</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">Litmus Test: Write Queue </span><br><span class="line">Can this program see r1 = 0, r2 = 0?</span><br><span class="line"></span><br><span class="line">// Thread 1           // Thread 2</span><br><span class="line">x = 1                 y = 1</span><br><span class="line">r1 = y                r2 = x</span><br><span class="line">On sequentially consistent hardware: no.</span><br><span class="line">On x86 (or other TSO): yes!</span><br></pre></td></tr></table></figure>
<p>在 Sequential Consistency 模型中，x &#x3D; 1 和 y &#x3D; 1 无论哪个先执行，一个线程在读取时都能看到另一个线程的更改，因此 {r1 &#x3D; 0, r2 &#x3D; 0} 不可能发生。但是在 TSO 模型中，T1 和 T2 分别将 <code>x = 1</code> 和 <code>y = 1</code> 缓存到各自的 Write Store Buffer，并在将 Write Store Buffer 同步到共享内存前，另一个线程就读取了 x or y，那么就有可能出现 {r1 &#x3D; 0, r2 &#x3D; 0} 的结果。原因简而言之，一个线程看不见另一个线程的写操作。</p>
<h3 id="barriar"><a href="#barriar" class="headerlink" title="barriar"></a>barriar</h3><p>但是有些算法的正确性需要依赖更强 memory order，因此 non-sequentially-consistent 硬件提供了 memory barriers（or fences）指令，来显示控制 memory order。这样我们就可以添加一个 memory barrier，以确保每个线程在开始读之前先将它之前的写操作从 write store buffer 刷新到 shared memory 中。</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">// Thread 1           // Thread 2</span><br><span class="line">x = 1                 y = 1</span><br><span class="line">barrier               barrier</span><br><span class="line">r1 = y                r2 = x</span><br></pre></td></tr></table></figure>
<p>增加了 barriers 后，{r1 &#x3D; 0, r2 &#x3D; 0} 的情况也不可能发生。因此，barriers 给程序员和编译器提供了一个方法，在关键时刻强制保证代码按照 sequentially consistent 行为执行。</p>
<blockquote>
<p>这里就对应 C++ 中的 std::memory_order_acquire 和 std::memory_order_release 语义</p>
</blockquote>
<h3 id="Why-Total-Store-Order"><a href="#Why-Total-Store-Order" class="headerlink" title="Why Total Store Order?"></a>Why Total Store Order?</h3><p>最后一个案例，来说明为什么 X86 内存模型叫做 Total Store Order。在 TSO 模型中，每个核只有一个 Write Store Buffer 用于缓存写操作，但是没有 <strong>Read</strong> Store Buffer 之类的设计。只要一个写操作进入了 shared memory，所有处理器就达成了2个共识：</p>
<ol>
<li><p>所有的 cpu 都能读取到该值</p>
</li>
<li><p>变量(x)相对其他变量(y)到达 shared memory 的时间关系</p>
<p>如果 x 比 y 先刷新到 shared memory，那么所有处理器都是先看到 x 再看到 y</p>
</li>
</ol>
<p>比如下面的 demo 中，线程 T3 和 T4 有可能会以不同的顺序看到 {x, y} 吗？</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">Litmus Test: Independent Reads of Independent Writes (IRIW)</span><br><span class="line">Can this program see r1 = 1, r2 = 0, r3 = 1, r4 = 0?</span><br><span class="line">(Can Threads 3 and 4 see x and y change in different orders?)</span><br><span class="line"></span><br><span class="line">// Thread 1    // Thread 2    // Thread 3    // Thread 4</span><br><span class="line">x = 1          y = 1          r1 = x         r3 = y</span><br><span class="line">                              r2 = y         r4 = x</span><br><span class="line">On sequentially consistent hardware: no.</span><br><span class="line">On x86 (or other TSO): no.</span><br></pre></td></tr></table></figure>
<p>在 sequentially consistent 和 TSO 模型中都不可能。这就是 Total Store Order。这里的 store 即 write to shared memory。</p>
<blockquote>
<p>所以 TSO 优化的是读路径: 有时可以从自己的 Write Store Buffer 读取，只有需要从其他线程读取共享变量时，才需要经过 shared memory。</p>
</blockquote>
<h2 id="ARM-Relaxed-Memory-Model"><a href="#ARM-Relaxed-Memory-Model" class="headerlink" title="ARM: Relaxed Memory Model"></a>ARM: Relaxed Memory Model</h2><p>在内存一致性上，ARM 架构比 X86-TSO 提供的保证要弱得多。如图 ARM 的内存模型，特点如下：</p>
<ul>
<li>每个处理器都有一个完整的内存副本，他们都分别读、写自己的内存副本，</li>
<li>每个写操作都独立地传播到其他处理器，并且在写操作传播时允许 reorder</li>
<li>每个处理器还允许将读操作延迟到它需要结果的时候，即 a read can be delayed until after a later write</li>
</ul>
<p><img src="https://github.com/szza/szza.github.io.images/blob/master/PaperReading/Hardware-Memory-Models-4.jpg?raw=true" alt="Hardware-Memory-Models-4"></p>
<p>在 ARM 架构下，由于没有 Total Store Order 保证，那么写指令传播过程中可能会发生 reorder，因此上述的 Litmus Tests 能全部能通过。</p>
<h3 id="delay-read"><a href="#delay-read" class="headerlink" title="delay read"></a>delay read</h3><p>那么额外看下，ARM 架构下的延迟读问题，如下 demo：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">Litmus Test: Load Buffering</span><br><span class="line">Can this program see r1 = 1, r2 = 1?</span><br><span class="line">(Can each thread&#x27;s read happen after the other thread&#x27;s write?)</span><br><span class="line"></span><br><span class="line">// Thread 1    // Thread 2</span><br><span class="line">r1 = x         r2 = y</span><br><span class="line">y = 1          x = 1</span><br><span class="line">On sequentially consistent hardware: no.</span><br><span class="line">On x86 (or other TSO): no.</span><br><span class="line">On ARM/POWER: yes!</span><br></pre></td></tr></table></figure>
<p>在 sequentially consistent 模型下，r1 和 r2 至少有一个是 0。在 ARM 架构下，处理器是允许将读操作延迟到另一个线程对改变量的写操作之后，因此是有可能发生 y &#x3D; 1 和 x &#x3D; 1 先执行，再执行 r1 &#x3D; x 和 r2 &#x3D; y，即出现 {r1 &#x3D; 1, r2 &#x3D; 1} 的结果。</p>
<blockquote>
<p>读也有了 buffer，当上下两条指令没有依赖，会被 reorder，导致 T1 的读操作延迟到 T2 的写操作之后</p>
</blockquote>
<p>与 X86-TSO 系统类似，ARM 架构 也有 barrier 来强制某段代码具有 sequentially consistent。</p>
<h3 id="Coherence"><a href="#Coherence" class="headerlink" title="Coherence"></a>Coherence</h3><p>那么默认情况下，ARM 架构下的内存模型是什么也保证不了吗？下面来看看单个内存位置的并发写行为。</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">Litmus Test: Coherence</span><br><span class="line">Can this program see r1 = 1, r2 = 2, r3 = 2, r4 = 1?</span><br><span class="line">(Can Thread 3 see x = 1 before x = 2 while Thread 4 sees the reverse?)</span><br><span class="line"></span><br><span class="line">// Thread 1    // Thread 2    // Thread 3    // Thread 4</span><br><span class="line">x = 1          x = 2          r1 = x         r3 = x</span><br><span class="line">                              r2 = x         r4 = x</span><br><span class="line">On sequentially consistent hardware: no.</span><br><span class="line">On x86 (or other TSO): no.</span><br><span class="line">On ARM/POWER: no.</span><br></pre></td></tr></table></figure>
<p>这个 demo 和 TSO 的最后一个 demo 很类似，区别是此处两个线程 T1、T2 写的是同一个变量 x，而不是两个不同的变量 x、y。那么线程 T3、T4 可能会看到变量 x 相反的赋值结果吗？答案是否定的。</p>
<p>即使在 ARM 架构上，系统中的线程必须就写入单个内存位置的总顺序达成一致，就像上述 demo，如果线程 T3 先看到的是 x &#x3D; 1，再看到 x &#x3D; 2，那么线程 T4 看到的顺序肯定也是一致的（如果没有看到 x &#x3D; 1，r3 &#x3D; r4 &#x3D; 2 也是符合的），这就叫 <strong>coherence</strong>。如果没有 coherence，那么编码会变得非常困难。</p>
<h2 id="Data-Race-Free"><a href="#Data-Race-Free" class="headerlink" title="Data-Race-Free"></a>Data-Race-Free</h2><p>Adve and Hill 提出了一种同步模型（synchronization model），叫 Data-Race-Free（DRF），这个模型认为硬件应该提供内存<u>同步操作（synchronization operations）</u>，这样可以普通的内存读写（Ordinary memory reads and writes）操作分割开来：普通的内存读写操作是可以在同步操作之间重新排序（reorder），但是不能跨过这些同步操作。也就说，这些同步操作也充当着 barriar 的角色，控制着 reorder 的边界。</p>
<p>一个程序如果被定义为 DRF 程序：</p>
<blockquote>
<p>A program is said to be data-race-free if, for all idealized sequentially consistent executions, any two ordinary memory accesses to the same location from different threads are either both reads or else separated by <u><strong>synchronization operations</strong></u> forcing one to <u><strong>happen before</strong></u> the other</p>
</blockquote>
<h3 id="demo"><a href="#demo" class="headerlink" title="demo"></a>demo</h3><p>下面的 demo-1 中，在单线程中对变量 x 进行先写后读操作，此时是没有竞争的。</p>
<p><img src="https://github.com/szza/szza.github.io.images/blob/master/PaperReading/Hardware-Memory-Models-5.jpg?raw=true" alt="Hardware-Memory-Models-5"></p>
<p>下面这个 demo-2 中就存在竞争</p>
<p><img src="https://github.com/szza/szza.github.io.images/blob/master/PaperReading/Hardware-Memory-Models-6.jpg?raw=true" alt="Hardware-Memory-Models-6"></p>
<p>线程 T2 对变量 x 的写操作并没有和线程 T1 协调好一个具体的时机。那么 T2 的写操作和 T1 中的写、读操作就都产生了竞争。如果 T2 中只是读操作，那么就只与 T1 中的写产生竞争：因为产生竞争至少需要一个写操作。</p>
<p><strong>为了避免竞争，就必须添加同步操作，强制让不同线程操作共享变量时具有一个顺序性</strong>。如图，同步操作 $S(a)$ 表示对变量 a 施加同步操作(下图中的虚线表示)，强制让 T2 的写操作在 T1 完成后才发生（T2 happen after T1），那么竞争也消除了。</p>
<p><img src="https://github.com/szza/szza.github.io.images/blob/master/PaperReading/Hardware-Memory-Models-7.jpg?raw=true" alt="Hardware-Memory-Models-7"></p>
<p>如果 T2 只有读操作，那么只需要同 T1 的写操作同步即可，两个线程对同一个变量进行读是可以并发的。</p>
<p><img src="https://github.com/szza/szza.github.io.images/blob/master/PaperReading/Hardware-Memory-Models-8.jpg?raw=true" alt="Hardware-Memory-Models-8"></p>
<p>甚至可以添加中间同步变量，在多个线程间施加顺序，也是没有竞争。</p>
<p><img src="https://github.com/szza/szza.github.io.images/blob/master/PaperReading/Hardware-Memory-Models-9.jpg?raw=true" alt="Hardware-Memory-Models-9"></p>
<p>但是，并不是说使用了同步变量就一定不存在竞争了，错误使用还是会引入竞争。如图，T2 的读操作发生在在 T1、T3 的写操作之后，但是 T1 和 T3 的两个写操作之间并没有 happen before 的关系，因此还是存在竞争的，即不是 data-race-free 程序。</p>
<p><img src="https://github.com/szza/szza.github.io.images/blob/master/PaperReading/Hardware-Memory-Models-10.jpg?raw=true" alt="Hardware-Memory-Models-10"></p>
<h2 id="DRF-SC"><a href="#DRF-SC" class="headerlink" title="DRF-SC"></a>DRF-SC</h2><p>Adve and Hill presented weak ordering as “a contract between software and hardware,” specifically that if software avoids data races, then hardware acts as if it is sequentially consistent, which is easier to reason about than the models we were examining in the earlier sections. But how can hardware satisfy its end of the contract?</p>
<p>Adve and Hill gave a proof that hardware “is weakly ordered by DRF,” meaning it executes data-race-free programs as if by a sequentially consistent ordering, provided it meets a set of certain minimum requirements. I’m not going to go through the details, but the point is that after the Adve and Hill paper, hardware designers had a cookbook recipe backed by a proof: do these things, and you can assert that your hardware will appear sequentially consistent to data-race-free programs. And in fact, most relaxed hardware did behave this way and has continued to do so, assuming appropriate implementations of the synchronization operations. Adve and Hill were concerned originally with the VAX, but certainly x86, ARM, and POWER can satisfy these constraints too. This idea that a system guarantees to data-race-free programs the appearance of sequential consistency is often abbreviated DRF-SC.</p>
<p>DRF-SC marked a turning point in hardware memory models, providing a clear strategy for both hardware designers and software authors, at least those writing software in assembly language. As we will see in the next post, the question of a memory model for a higher-level programming language does not have as neat and tidy an answer.</p>
<h2 id="Reference"><a href="#Reference" class="headerlink" title="Reference"></a>Reference</h2><ul>
<li>[1] <a target="_blank" rel="noopener" href="https://research.swtch.com/hwmm">Hardware Memory Models</a></li>
<li>[2] <a target="_blank" rel="noopener" href="https://www.microsoft.com/en-us/research/publication/make-multiprocessor-computer-correctly-executes-multiprocess-programs/">How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs</a></li>
<li>[3] <a target="_blank" rel="noopener" href="https://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.42.5567">Weak Ordering - A New Definition</a></li>
</ul>

  </div>
</article>



        
          <div id="footer-post-container">
  <div id="footer-post">

    <div id="nav-footer" style="display: none">
      <ul>
         
          <li><a href="/">Home</a></li>
         
          <li><a href="/archives">archives</a></li>
        
      </ul>
    </div>

    <div id="toc-footer" style="display: none">
      <ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#Sequential-Consistency"><span class="toc-number">1.</span> <span class="toc-text">Sequential Consistency</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Message-Passing"><span class="toc-number">1.1.</span> <span class="toc-text">Message Passing</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#X86-Total-Store-Order"><span class="toc-number">2.</span> <span class="toc-text">X86: Total Store Order</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Write-Queue"><span class="toc-number">2.1.</span> <span class="toc-text">Write Queue</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#barriar"><span class="toc-number">2.2.</span> <span class="toc-text">barriar</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Why-Total-Store-Order"><span class="toc-number">2.3.</span> <span class="toc-text">Why Total Store Order?</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#ARM-Relaxed-Memory-Model"><span class="toc-number">3.</span> <span class="toc-text">ARM: Relaxed Memory Model</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#delay-read"><span class="toc-number">3.1.</span> <span class="toc-text">delay read</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Coherence"><span class="toc-number">3.2.</span> <span class="toc-text">Coherence</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Data-Race-Free"><span class="toc-number">4.</span> <span class="toc-text">Data-Race-Free</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#demo"><span class="toc-number">4.1.</span> <span class="toc-text">demo</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#DRF-SC"><span class="toc-number">5.</span> <span class="toc-text">DRF-SC</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Reference"><span class="toc-number">6.</span> <span class="toc-text">Reference</span></a></li></ol>
    </div>

    <div id="share-footer" style="display: none">
      <ul>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.facebook.com/sharer.php?u=https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/"><i class="fab fa-facebook fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://twitter.com/share?url=https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/&text=Hardware Memory Models"><i class="fab fa-twitter fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.linkedin.com/shareArticle?url=https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/&title=Hardware Memory Models"><i class="fab fa-linkedin fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://pinterest.com/pin/create/bookmarklet/?url=https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/&is_video=false&description=Hardware Memory Models"><i class="fab fa-pinterest fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" href="mailto:?subject=Hardware Memory Models&body=Check out this article: https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/"><i class="fas fa-envelope fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://getpocket.com/save?url=https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/&title=Hardware Memory Models"><i class="fab fa-get-pocket fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://reddit.com/submit?url=https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/&title=Hardware Memory Models"><i class="fab fa-reddit fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.stumbleupon.com/submit?url=https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/&title=Hardware Memory Models"><i class="fab fa-stumbleupon fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://digg.com/submit?url=https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/&title=Hardware Memory Models"><i class="fab fa-digg fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.tumblr.com/share/link?url=https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/&name=Hardware Memory Models&description="><i class="fab fa-tumblr fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://news.ycombinator.com/submitlink?u=https://szza.github.io/2022/06/17/Paper/Hardware-Memory-Models/&t=Hardware Memory Models"><i class="fab fa-hacker-news fa-lg" aria-hidden="true"></i></a></li>
</ul>

    </div>

    <div id="actions-footer">
        <a id="menu" class="icon" href="#" onclick="$('#nav-footer').toggle();return false;"><i class="fas fa-bars fa-lg" aria-hidden="true"></i> Menu</a>
        <a id="toc" class="icon" href="#" onclick="$('#toc-footer').toggle();return false;"><i class="fas fa-list fa-lg" aria-hidden="true"></i> TOC</a>
        <a id="share" class="icon" href="#" onclick="$('#share-footer').toggle();return false;"><i class="fas fa-share-alt fa-lg" aria-hidden="true"></i> Share</a>
        <a id="top" style="display:none" class="icon" href="#" onclick="$('html, body').animate({ scrollTop: 0 }, 'fast');"><i class="fas fa-chevron-up fa-lg" aria-hidden="true"></i> Top</a>
    </div>

  </div>
</div>

        
        <footer id="footer">
  <div class="footer-left">
    Copyright &copy;
    
    
    2021-2025
    fibonaccii
  </div>
  <div class="footer-right">
    <nav>
      <ul>
         
          <li><a href="/">Home</a></li>
         
          <li><a href="/archives">archives</a></li>
        
      </ul>
    </nav>
  </div>
</footer>

    </div>
    <!-- styles -->

<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">


<link rel="stylesheet" href="/lib/justified-gallery/css/justifiedGallery.min.css">


    <!-- jquery -->

<script src="/lib/jquery/jquery.min.js"></script>


<script src="/lib/justified-gallery/js/jquery.justifiedGallery.min.js"></script>

<!-- clipboard -->

  
<script src="/lib/clipboard/clipboard.min.js"></script>

  <script type="text/javascript">
  $(function() {
    // copy-btn HTML
    var btn = "<span class=\"btn-copy tooltipped tooltipped-sw\" aria-label=\"Copy to clipboard!\">";
    btn += '<i class="far fa-clone"></i>';
    btn += '</span>'; 
    // mount it!
    $(".highlight table").before(btn);
    var clip = new ClipboardJS('.btn-copy', {
      text: function(trigger) {
        return Array.from(trigger.nextElementSibling.querySelectorAll('.code')).reduce((str,it)=>str+it.innerText+'\n','')
      }
    });
    clip.on('success', function(e) {
      e.trigger.setAttribute('aria-label', "Copied!");
      e.clearSelection();
    })
  })
  </script>


<script src="/js/main.js"></script>

<!-- search -->

<!-- Google Analytics -->

    <script async src="https://www.googletagmanager.com/gtag/js?id=szza"></script>
    <script>
        window.dataLayer = window.dataLayer || [];
        function gtag(){dataLayer.push(arguments);}
        gtag('js', new Date());
        gtag('config', 'szza');
    </script>

<!-- Baidu Analytics -->

<!-- Cloudflare Analytics -->

<!-- Umami Analytics -->

<!-- Disqus Comments -->


</body>
</html>
