	component mgt_atxpll is
		port (
			mcgb_rst          : in  std_logic                    := 'X'; -- mcgb_rst
			pll_cal_busy      : out std_logic;                           -- pll_cal_busy
			pll_locked        : out std_logic;                           -- pll_locked
			pll_powerdown     : in  std_logic                    := 'X'; -- pll_powerdown
			pll_refclk0       : in  std_logic                    := 'X'; -- clk
			tx_bonding_clocks : out std_logic_vector(5 downto 0);        -- clk
			tx_serial_clk     : out std_logic                            -- clk
		);
	end component mgt_atxpll;

