circuit dAlu : @[:@2.0]
  module dAlu : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_opcode : UInt<7> @[:@6.4]
    input io_in_8bit1_rs1 : UInt<8> @[:@6.4]
    input io_in_8bit1_rs2 : UInt<8> @[:@6.4]
    input io_in_8bit2_rs1 : UInt<8> @[:@6.4]
    input io_in_8bit2_rs2 : UInt<8> @[:@6.4]
    input io_in_16bit_rs1 : UInt<16> @[:@6.4]
    input io_in_16bit_rs2 : UInt<16> @[:@6.4]
    input io_in_32bit_rs1 : UInt<32> @[:@6.4]
    input io_in_32bit_rs2 : UInt<32> @[:@6.4]
    output io_out : UInt<32> @[:@6.4]
  
    node _T_23 = asSInt(io_in_8bit1_rs1) @[dAlu.scala 25:35:@8.4]
    node _T_24 = asSInt(io_in_8bit1_rs2) @[dAlu.scala 25:60:@9.4]
    node _T_25 = add(_T_23, _T_24) @[dAlu.scala 25:42:@10.4]
    node _T_26 = tail(_T_25, 1) @[dAlu.scala 25:42:@11.4]
    node _T_27 = asSInt(_T_26) @[dAlu.scala 25:42:@12.4]
    node _T_28 = asUInt(_T_27) @[dAlu.scala 25:68:@13.4]
    node _T_29 = add(io_in_8bit1_rs1, io_in_8bit1_rs2) @[dAlu.scala 26:35:@14.4]
    node _T_30 = tail(_T_29, 1) @[dAlu.scala 26:35:@15.4]
    node _T_31 = eq(UInt<7>("h3"), io_opcode) @[Mux.scala 46:19:@16.4]
    node _T_32 = mux(_T_31, _T_30, UInt<8>("h0")) @[Mux.scala 46:16:@17.4]
    node _T_33 = eq(UInt<7>("h0"), io_opcode) @[Mux.scala 46:19:@18.4]
    node out_8bit1 = mux(_T_33, _T_28, _T_32) @[Mux.scala 46:16:@19.4]
    node _T_35 = asSInt(io_in_8bit2_rs1) @[dAlu.scala 28:35:@20.4]
    node _T_36 = asSInt(io_in_8bit2_rs2) @[dAlu.scala 28:58:@21.4]
    node _T_37 = add(_T_35, _T_36) @[dAlu.scala 28:41:@22.4]
    node _T_38 = tail(_T_37, 1) @[dAlu.scala 28:41:@23.4]
    node _T_39 = asSInt(_T_38) @[dAlu.scala 28:41:@24.4]
    node _T_40 = asUInt(_T_39) @[dAlu.scala 28:66:@25.4]
    node _T_41 = add(io_in_8bit2_rs1, io_in_8bit2_rs2) @[dAlu.scala 29:34:@26.4]
    node _T_42 = tail(_T_41, 1) @[dAlu.scala 29:34:@27.4]
    node _T_43 = eq(UInt<7>("h3"), io_opcode) @[Mux.scala 46:19:@28.4]
    node _T_44 = mux(_T_43, _T_42, UInt<8>("h0")) @[Mux.scala 46:16:@29.4]
    node _T_45 = eq(UInt<7>("h0"), io_opcode) @[Mux.scala 46:19:@30.4]
    node out_8bit2 = mux(_T_45, _T_40, _T_44) @[Mux.scala 46:16:@31.4]
    node _T_47 = asSInt(io_in_16bit_rs1) @[dAlu.scala 31:35:@32.4]
    node _T_48 = asSInt(io_in_16bit_rs2) @[dAlu.scala 31:58:@33.4]
    node _T_49 = add(_T_47, _T_48) @[dAlu.scala 31:41:@34.4]
    node _T_50 = tail(_T_49, 1) @[dAlu.scala 31:41:@35.4]
    node _T_51 = asSInt(_T_50) @[dAlu.scala 31:41:@36.4]
    node _T_52 = asUInt(_T_51) @[dAlu.scala 31:66:@37.4]
    node _T_53 = add(io_in_16bit_rs1, io_in_16bit_rs2) @[dAlu.scala 32:34:@38.4]
    node _T_54 = tail(_T_53, 1) @[dAlu.scala 32:34:@39.4]
    node _T_55 = eq(UInt<7>("h3"), io_opcode) @[Mux.scala 46:19:@40.4]
    node _T_56 = mux(_T_55, _T_54, UInt<8>("h0")) @[Mux.scala 46:16:@41.4]
    node _T_57 = eq(UInt<7>("h0"), io_opcode) @[Mux.scala 46:19:@42.4]
    node out_16bit = mux(_T_57, _T_52, _T_56) @[Mux.scala 46:16:@43.4]
    node _T_59 = asSInt(io_in_32bit_rs1) @[dAlu.scala 34:35:@44.4]
    node _T_60 = asSInt(io_in_32bit_rs2) @[dAlu.scala 34:58:@45.4]
    node _T_61 = add(_T_59, _T_60) @[dAlu.scala 34:41:@46.4]
    node _T_62 = tail(_T_61, 1) @[dAlu.scala 34:41:@47.4]
    node _T_63 = asSInt(_T_62) @[dAlu.scala 34:41:@48.4]
    node _T_64 = asUInt(_T_63) @[dAlu.scala 34:66:@49.4]
    node _T_65 = add(io_in_32bit_rs1, io_in_32bit_rs2) @[dAlu.scala 35:34:@50.4]
    node _T_66 = tail(_T_65, 1) @[dAlu.scala 35:34:@51.4]
    node _T_67 = eq(UInt<7>("h3"), io_opcode) @[Mux.scala 46:19:@52.4]
    node _T_68 = mux(_T_67, _T_66, UInt<8>("h0")) @[Mux.scala 46:16:@53.4]
    node _T_69 = eq(UInt<7>("h0"), io_opcode) @[Mux.scala 46:19:@54.4]
    node out_32bit = mux(_T_69, _T_64, _T_68) @[Mux.scala 46:16:@55.4]
    node _T_71 = cat(out_8bit2, UInt<8>("h0")) @[Cat.scala 30:58:@56.4]
    node _T_72 = add(out_8bit1, _T_71) @[dAlu.scala 37:18:@57.4]
    node _T_73 = tail(_T_72, 1) @[dAlu.scala 37:18:@58.4]
    node _T_75 = cat(out_16bit, UInt<8>("h0")) @[Cat.scala 30:58:@59.4]
    node _T_76 = add(_T_73, _T_75) @[dAlu.scala 37:42:@60.4]
    node _T_77 = tail(_T_76, 1) @[dAlu.scala 37:42:@61.4]
    node _T_78 = add(_T_77, out_32bit) @[dAlu.scala 37:66:@62.4]
    node _T_79 = tail(_T_78, 1) @[dAlu.scala 37:66:@63.4]
    io_out <= _T_79
