{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@123:133@HdlIdDef", "  wire              trigger_b_fall_edge;\n  wire              trigger_b_rise_edge;\n  wire              trigger_a_any_edge;\n  wire              trigger_b_any_edge;\n  wire              trigger_out_a;\n  wire              trigger_out_b;\n  wire              trigger_out_delayed;\n  wire              streaming;\n\n  reg               trigger_a_d1; // synchronization flip flop\n  reg               trigger_a_d2; // synchronization flip flop\n"], "Clone Blocks": [["hdl/library/axi_adc_trigger/axi_adc_trigger.v@120:130", "\n  wire              trigger_a_fall_edge;\n  wire              trigger_a_rise_edge;\n  wire              trigger_b_fall_edge;\n  wire              trigger_b_rise_edge;\n  wire              trigger_a_any_edge;\n  wire              trigger_b_any_edge;\n  wire              trigger_out_a;\n  wire              trigger_out_b;\n  wire              trigger_out_delayed;\n  wire              streaming;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@121:131", "  wire              trigger_a_fall_edge;\n  wire              trigger_a_rise_edge;\n  wire              trigger_b_fall_edge;\n  wire              trigger_b_rise_edge;\n  wire              trigger_a_any_edge;\n  wire              trigger_b_any_edge;\n  wire              trigger_out_a;\n  wire              trigger_out_b;\n  wire              trigger_out_delayed;\n  wire              streaming;\n\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@119:129", "  wire    [15:0]    limit_b_cmp;\n\n  wire              trigger_a_fall_edge;\n  wire              trigger_a_rise_edge;\n  wire              trigger_b_fall_edge;\n  wire              trigger_b_rise_edge;\n  wire              trigger_a_any_edge;\n  wire              trigger_b_any_edge;\n  wire              trigger_out_a;\n  wire              trigger_out_b;\n  wire              trigger_out_delayed;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@127:137", "  wire              trigger_out_a;\n  wire              trigger_out_b;\n  wire              trigger_out_delayed;\n  wire              streaming;\n\n  reg               trigger_a_d1; // synchronization flip flop\n  reg               trigger_a_d2; // synchronization flip flop\n  reg               trigger_a_d3;\n  reg               trigger_b_d1; // synchronization flip flop\n  reg               trigger_b_d2; // synchronization flip flop\n  reg               trigger_b_d3;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@128:138", "  wire              trigger_out_b;\n  wire              trigger_out_delayed;\n  wire              streaming;\n\n  reg               trigger_a_d1; // synchronization flip flop\n  reg               trigger_a_d2; // synchronization flip flop\n  reg               trigger_a_d3;\n  reg               trigger_b_d1; // synchronization flip flop\n  reg               trigger_b_d2; // synchronization flip flop\n  reg               trigger_b_d3;\n  reg               passthrough_high_a; // trigger when rising through the limit\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@122:132", "  wire              trigger_a_rise_edge;\n  wire              trigger_b_fall_edge;\n  wire              trigger_b_rise_edge;\n  wire              trigger_a_any_edge;\n  wire              trigger_b_any_edge;\n  wire              trigger_out_a;\n  wire              trigger_out_b;\n  wire              trigger_out_delayed;\n  wire              streaming;\n\n  reg               trigger_a_d1; // synchronization flip flop\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@124:134", "  wire              trigger_b_rise_edge;\n  wire              trigger_a_any_edge;\n  wire              trigger_b_any_edge;\n  wire              trigger_out_a;\n  wire              trigger_out_b;\n  wire              trigger_out_delayed;\n  wire              streaming;\n\n  reg               trigger_a_d1; // synchronization flip flop\n  reg               trigger_a_d2; // synchronization flip flop\n  reg               trigger_a_d3;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@125:135", "  wire              trigger_a_any_edge;\n  wire              trigger_b_any_edge;\n  wire              trigger_out_a;\n  wire              trigger_out_b;\n  wire              trigger_out_delayed;\n  wire              streaming;\n\n  reg               trigger_a_d1; // synchronization flip flop\n  reg               trigger_a_d2; // synchronization flip flop\n  reg               trigger_a_d3;\n  reg               trigger_b_d1; // synchronization flip flop\n"]], "Diff Content": {"Delete": [[128, "  wire              trigger_out_b;\n"]], "Add": []}}