Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Mar 14 20:32:41 2024
| Host         : ThinkBook14Plus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    30          
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: clk_tree_u0/CLK1Hz_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: clk_tree_u0/CLK500Hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.588        0.000                      0                   15        0.304        0.000                      0                   15       41.160        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.588        0.000                      0                   15        0.304        0.000                      0                   15       41.160        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.588ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 1.913ns (50.860%)  route 1.848ns (49.140%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.617     5.161    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.419     5.580 r  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/Q
                         net (fo=2, routed)           0.701     6.281    clk_tree_u0/CLK_CNTER_500Hz[1]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.112 r  clk_tree_u0/CLK_CNTER_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.112    clk_tree_u0/CLK_CNTER_500Hz0_carry_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.226    clk_tree_u0/CLK_CNTER_500Hz0_carry__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.448 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__1/O[0]
                         net (fo=1, routed)           1.147     8.595    clk_tree_u0/data0[9]
    SLICE_X58Y26         LUT2 (Prop_lut2_I1_O)        0.327     8.922 r  clk_tree_u0/CLK_CNTER_500Hz[9]_i_1/O
                         net (fo=1, routed)           0.000     8.922    clk_tree_u0/CLK_CNTER_500Hz_1[9]
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.503    88.198    clk_tree_u0/CLK
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[9]/C
                         clock pessimism              0.273    88.471    
                         clock uncertainty           -0.035    88.436    
    SLICE_X58Y26         FDCE (Setup_fdce_C_D)        0.075    88.511    clk_tree_u0/CLK_CNTER_500Hz_reg[9]
  -------------------------------------------------------------------
                         required time                         88.511    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                 79.588    

Slack (MET) :             79.753ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 2.001ns (56.347%)  route 1.550ns (43.653%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.617     5.161    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.419     5.580 r  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/Q
                         net (fo=2, routed)           0.701     6.281    clk_tree_u0/CLK_CNTER_500Hz[1]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.112 r  clk_tree_u0/CLK_CNTER_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.112    clk_tree_u0/CLK_CNTER_500Hz0_carry_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.226    clk_tree_u0/CLK_CNTER_500Hz0_carry__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.560 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__1/O[1]
                         net (fo=1, routed)           0.849     8.409    clk_tree_u0/data0[10]
    SLICE_X58Y27         LUT2 (Prop_lut2_I1_O)        0.303     8.712 r  clk_tree_u0/CLK_CNTER_500Hz[10]_i_1/O
                         net (fo=1, routed)           0.000     8.712    clk_tree_u0/CLK_CNTER_500Hz_1[10]
    SLICE_X58Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.504    88.199    clk_tree_u0/CLK
    SLICE_X58Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[10]/C
                         clock pessimism              0.273    88.472    
                         clock uncertainty           -0.035    88.437    
    SLICE_X58Y27         FDCE (Setup_fdce_C_D)        0.029    88.466    clk_tree_u0/CLK_CNTER_500Hz_reg[10]
  -------------------------------------------------------------------
                         required time                         88.466    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 79.753    

Slack (MET) :             79.794ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 2.027ns (56.995%)  route 1.529ns (43.005%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.617     5.161    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.419     5.580 r  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/Q
                         net (fo=2, routed)           0.701     6.281    clk_tree_u0/CLK_CNTER_500Hz[1]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.112 r  clk_tree_u0/CLK_CNTER_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.112    clk_tree_u0/CLK_CNTER_500Hz0_carry_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.226    clk_tree_u0/CLK_CNTER_500Hz0_carry__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.340 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.340    clk_tree_u0/CLK_CNTER_500Hz0_carry__1_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.562 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__2/O[0]
                         net (fo=1, routed)           0.828     8.390    clk_tree_u0/data0[13]
    SLICE_X58Y27         LUT2 (Prop_lut2_I1_O)        0.327     8.717 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_1/O
                         net (fo=1, routed)           0.000     8.717    clk_tree_u0/CLK_CNTER_500Hz_1[13]
    SLICE_X58Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.504    88.199    clk_tree_u0/CLK
    SLICE_X58Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[13]/C
                         clock pessimism              0.273    88.472    
                         clock uncertainty           -0.035    88.437    
    SLICE_X58Y27         FDCE (Setup_fdce_C_D)        0.075    88.512    clk_tree_u0/CLK_CNTER_500Hz_reg[13]
  -------------------------------------------------------------------
                         required time                         88.512    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                 79.794    

Slack (MET) :             79.866ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 1.887ns (54.899%)  route 1.550ns (45.101%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.617     5.161    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.419     5.580 r  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/Q
                         net (fo=2, routed)           0.701     6.281    clk_tree_u0/CLK_CNTER_500Hz[1]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.112 r  clk_tree_u0/CLK_CNTER_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.112    clk_tree_u0/CLK_CNTER_500Hz0_carry_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.446 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__0/O[1]
                         net (fo=1, routed)           0.849     8.295    clk_tree_u0/data0[6]
    SLICE_X58Y26         LUT2 (Prop_lut2_I1_O)        0.303     8.598 r  clk_tree_u0/CLK_CNTER_500Hz[6]_i_1/O
                         net (fo=1, routed)           0.000     8.598    clk_tree_u0/CLK_CNTER_500Hz_1[6]
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.503    88.198    clk_tree_u0/CLK
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[6]/C
                         clock pessimism              0.273    88.471    
                         clock uncertainty           -0.035    88.436    
    SLICE_X58Y26         FDCE (Setup_fdce_C_D)        0.029    88.465    clk_tree_u0/CLK_CNTER_500Hz_reg[6]
  -------------------------------------------------------------------
                         required time                         88.465    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                 79.866    

Slack (MET) :             79.976ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 2.011ns (59.597%)  route 1.363ns (40.403%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.617     5.161    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.419     5.580 r  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/Q
                         net (fo=2, routed)           0.701     6.281    clk_tree_u0/CLK_CNTER_500Hz[1]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.112 r  clk_tree_u0/CLK_CNTER_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.112    clk_tree_u0/CLK_CNTER_500Hz0_carry_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.226 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.226    clk_tree_u0/CLK_CNTER_500Hz0_carry__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.539 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__1/O[3]
                         net (fo=1, routed)           0.662     8.201    clk_tree_u0/data0[12]
    SLICE_X58Y27         LUT2 (Prop_lut2_I1_O)        0.334     8.535 r  clk_tree_u0/CLK_CNTER_500Hz[12]_i_1/O
                         net (fo=1, routed)           0.000     8.535    clk_tree_u0/CLK_CNTER_500Hz_1[12]
    SLICE_X58Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.504    88.199    clk_tree_u0/CLK
    SLICE_X58Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
                         clock pessimism              0.273    88.472    
                         clock uncertainty           -0.035    88.437    
    SLICE_X58Y27         FDCE (Setup_fdce_C_D)        0.075    88.512    clk_tree_u0/CLK_CNTER_500Hz_reg[12]
  -------------------------------------------------------------------
                         required time                         88.512    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 79.976    

Slack (MET) :             80.037ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.828ns (25.340%)  route 2.440ns (74.660%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.619     5.163    clk_tree_u0/CLK
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.456     5.619 f  clk_tree_u0/CLK_CNTER_500Hz_reg[6]/Q
                         net (fo=2, routed)           0.817     6.436    clk_tree_u0/CLK_CNTER_500Hz[6]
    SLICE_X58Y26         LUT4 (Prop_lut4_I1_O)        0.124     6.560 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_3/O
                         net (fo=1, routed)           0.784     7.344    clk_tree_u0/CLK_CNTER_500Hz[13]_i_3_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.468 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.839     8.307    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X58Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.431 r  clk_tree_u0/CLK_CNTER_500Hz[11]_i_1/O
                         net (fo=1, routed)           0.000     8.431    clk_tree_u0/CLK_CNTER_500Hz_1[11]
    SLICE_X58Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.504    88.199    clk_tree_u0/CLK
    SLICE_X58Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
                         clock pessimism              0.273    88.472    
                         clock uncertainty           -0.035    88.437    
    SLICE_X58Y27         FDCE (Setup_fdce_C_D)        0.031    88.468    clk_tree_u0/CLK_CNTER_500Hz_reg[11]
  -------------------------------------------------------------------
                         required time                         88.468    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                 80.037    

Slack (MET) :             80.059ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 1.801ns (54.401%)  route 1.510ns (45.599%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.617     5.161    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.419     5.580 r  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/Q
                         net (fo=2, routed)           0.701     6.281    clk_tree_u0/CLK_CNTER_500Hz[1]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.112 r  clk_tree_u0/CLK_CNTER_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.112    clk_tree_u0/CLK_CNTER_500Hz0_carry_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.334 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__0/O[0]
                         net (fo=1, routed)           0.808     8.143    clk_tree_u0/data0[5]
    SLICE_X58Y25         LUT2 (Prop_lut2_I1_O)        0.329     8.472 r  clk_tree_u0/CLK_CNTER_500Hz[5]_i_1/O
                         net (fo=1, routed)           0.000     8.472    clk_tree_u0/CLK_CNTER_500Hz_1[5]
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.501    88.196    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[5]/C
                         clock pessimism              0.295    88.491    
                         clock uncertainty           -0.035    88.456    
    SLICE_X58Y25         FDCE (Setup_fdce_C_D)        0.075    88.531    clk_tree_u0/CLK_CNTER_500Hz_reg[5]
  -------------------------------------------------------------------
                         required time                         88.531    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                 80.059    

Slack (MET) :             80.089ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 1.897ns (58.184%)  route 1.363ns (41.816%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 88.198 - 83.330 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.617     5.161    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.419     5.580 r  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/Q
                         net (fo=2, routed)           0.701     6.281    clk_tree_u0/CLK_CNTER_500Hz[1]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.112 r  clk_tree_u0/CLK_CNTER_500Hz0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.112    clk_tree_u0/CLK_CNTER_500Hz0_carry_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.425 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__0/O[3]
                         net (fo=1, routed)           0.662     8.087    clk_tree_u0/data0[8]
    SLICE_X58Y26         LUT2 (Prop_lut2_I1_O)        0.334     8.421 r  clk_tree_u0/CLK_CNTER_500Hz[8]_i_1/O
                         net (fo=1, routed)           0.000     8.421    clk_tree_u0/CLK_CNTER_500Hz_1[8]
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.503    88.198    clk_tree_u0/CLK
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[8]/C
                         clock pessimism              0.273    88.471    
                         clock uncertainty           -0.035    88.436    
    SLICE_X58Y26         FDCE (Setup_fdce_C_D)        0.075    88.511    clk_tree_u0/CLK_CNTER_500Hz_reg[8]
  -------------------------------------------------------------------
                         required time                         88.511    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                 80.089    

Slack (MET) :             80.163ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK500Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.828ns (26.397%)  route 2.309ns (73.603%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.619     5.163    clk_tree_u0/CLK
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.456     5.619 f  clk_tree_u0/CLK_CNTER_500Hz_reg[6]/Q
                         net (fo=2, routed)           0.817     6.436    clk_tree_u0/CLK_CNTER_500Hz[6]
    SLICE_X58Y26         LUT4 (Prop_lut4_I1_O)        0.124     6.560 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_3/O
                         net (fo=1, routed)           0.784     7.344    clk_tree_u0/CLK_CNTER_500Hz[13]_i_3_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.468 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.708     8.176    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X58Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.300 r  clk_tree_u0/CLK500Hz_i_1/O
                         net (fo=1, routed)           0.000     8.300    clk_tree_u0/CLK500Hz_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK500Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.501    88.196    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK500Hz_reg/C
                         clock pessimism              0.273    88.469    
                         clock uncertainty           -0.035    88.434    
    SLICE_X58Y25         FDCE (Setup_fdce_C_D)        0.029    88.463    clk_tree_u0/CLK500Hz_reg
  -------------------------------------------------------------------
                         required time                         88.463    
                         arrival time                          -8.300    
  -------------------------------------------------------------------
                         slack                                 80.163    

Slack (MET) :             80.172ns  (required time - arrival time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.828ns (26.458%)  route 2.302ns (73.542%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 88.196 - 83.330 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.619     5.163    clk_tree_u0/CLK
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.456     5.619 f  clk_tree_u0/CLK_CNTER_500Hz_reg[6]/Q
                         net (fo=2, routed)           0.817     6.436    clk_tree_u0/CLK_CNTER_500Hz[6]
    SLICE_X58Y26         LUT4 (Prop_lut4_I1_O)        0.124     6.560 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_3/O
                         net (fo=1, routed)           0.784     7.344    clk_tree_u0/CLK_CNTER_500Hz[13]_i_3_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.468 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.701     8.168    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X58Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.292 r  clk_tree_u0/CLK_CNTER_500Hz[2]_i_1/O
                         net (fo=1, routed)           0.000     8.292    clk_tree_u0/CLK_CNTER_500Hz_1[2]
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.501    88.196    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[2]/C
                         clock pessimism              0.273    88.469    
                         clock uncertainty           -0.035    88.434    
    SLICE_X58Y25         FDCE (Setup_fdce_C_D)        0.031    88.465    clk_tree_u0/CLK_CNTER_500Hz_reg[2]
  -------------------------------------------------------------------
                         required time                         88.465    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                 80.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK500Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK500Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.073%)  route 0.209ns (52.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.581     1.485    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK500Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clk_tree_u0/CLK500Hz_reg/Q
                         net (fo=14, routed)          0.209     1.835    clk_tree_u0/CLK500Hz
    SLICE_X58Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.880 r  clk_tree_u0/CLK500Hz_i_1/O
                         net (fo=1, routed)           0.000     1.880    clk_tree_u0/CLK500Hz_i_1_n_0
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK500Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.848     1.997    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK500Hz_reg/C
                         clock pessimism             -0.512     1.485    
    SLICE_X58Y25         FDCE (Hold_fdce_C_D)         0.091     1.576    clk_tree_u0/CLK500Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.308%)  route 0.254ns (57.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.584     1.488    clk_tree_u0/CLK
    SLICE_X58Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.141     1.629 f  clk_tree_u0/CLK_CNTER_500Hz_reg[0]/Q
                         net (fo=3, routed)           0.254     1.882    clk_tree_u0/CLK_CNTER_500Hz[0]
    SLICE_X58Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.927 r  clk_tree_u0/CLK_CNTER_500Hz[0]_i_1/O
                         net (fo=1, routed)           0.000     1.927    clk_tree_u0/CLK_CNTER_500Hz_1[0]
    SLICE_X58Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.000    clk_tree_u0/CLK
    SLICE_X58Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
                         clock pessimism             -0.512     1.488    
    SLICE_X58Y27         FDCE (Hold_fdce_C_D)         0.092     1.580    clk_tree_u0/CLK_CNTER_500Hz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.277ns (52.431%)  route 0.251ns (47.569%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.581     1.485    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.128     1.613 f  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/Q
                         net (fo=2, routed)           0.119     1.732    clk_tree_u0/CLK_CNTER_500Hz[3]
    SLICE_X58Y25         LUT6 (Prop_lut6_I1_O)        0.098     1.830 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.132     1.962    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X58Y25         LUT2 (Prop_lut2_I0_O)        0.051     2.013 r  clk_tree_u0/CLK_CNTER_500Hz[5]_i_1/O
                         net (fo=1, routed)           0.000     2.013    clk_tree_u0/CLK_CNTER_500Hz_1[5]
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.848     1.997    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[5]/C
                         clock pessimism             -0.512     1.485    
    SLICE_X58Y25         FDCE (Hold_fdce_C_D)         0.107     1.592    clk_tree_u0/CLK_CNTER_500Hz_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.271ns (51.884%)  route 0.251ns (48.116%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.581     1.485    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.128     1.613 f  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/Q
                         net (fo=2, routed)           0.119     1.732    clk_tree_u0/CLK_CNTER_500Hz[3]
    SLICE_X58Y25         LUT6 (Prop_lut6_I1_O)        0.098     1.830 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.132     1.962    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X58Y25         LUT2 (Prop_lut2_I0_O)        0.045     2.007 r  clk_tree_u0/CLK_CNTER_500Hz[4]_i_1/O
                         net (fo=1, routed)           0.000     2.007    clk_tree_u0/CLK_CNTER_500Hz_1[4]
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.848     1.997    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[4]/C
                         clock pessimism             -0.512     1.485    
    SLICE_X58Y25         FDCE (Hold_fdce_C_D)         0.092     1.577    clk_tree_u0/CLK_CNTER_500Hz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.582     1.486    clk_tree_u0/CLK
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  clk_tree_u0/CLK_CNTER_500Hz_reg[7]/Q
                         net (fo=2, routed)           0.062     1.688    clk_tree_u0/CLK_CNTER_500Hz[7]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.799 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__0/O[2]
                         net (fo=1, routed)           0.161     1.961    clk_tree_u0/data0[7]
    SLICE_X58Y26         LUT2 (Prop_lut2_I1_O)        0.108     2.069 r  clk_tree_u0/CLK_CNTER_500Hz[7]_i_1/O
                         net (fo=1, routed)           0.000     2.069    clk_tree_u0/CLK_CNTER_500Hz_1[7]
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.849     1.998    clk_tree_u0/CLK
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[7]/C
                         clock pessimism             -0.512     1.486    
    SLICE_X58Y26         FDCE (Hold_fdce_C_D)         0.092     1.578    clk_tree_u0/CLK_CNTER_500Hz_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.271ns (42.846%)  route 0.362ns (57.154%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.581     1.485    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.128     1.613 f  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/Q
                         net (fo=2, routed)           0.119     1.732    clk_tree_u0/CLK_CNTER_500Hz[3]
    SLICE_X58Y25         LUT6 (Prop_lut6_I1_O)        0.098     1.830 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.243     2.072    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X58Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.117 r  clk_tree_u0/CLK_CNTER_500Hz[8]_i_1/O
                         net (fo=1, routed)           0.000     2.117    clk_tree_u0/CLK_CNTER_500Hz_1[8]
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.849     1.998    clk_tree_u0/CLK
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[8]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X58Y26         FDCE (Hold_fdce_C_D)         0.107     1.606    clk_tree_u0/CLK_CNTER_500Hz_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.272ns (42.319%)  route 0.371ns (57.681%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.581     1.485    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.128     1.613 f  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/Q
                         net (fo=2, routed)           0.119     1.732    clk_tree_u0/CLK_CNTER_500Hz[3]
    SLICE_X58Y25         LUT6 (Prop_lut6_I1_O)        0.098     1.830 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.252     2.081    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X58Y26         LUT2 (Prop_lut2_I0_O)        0.046     2.127 r  clk_tree_u0/CLK_CNTER_500Hz[9]_i_1/O
                         net (fo=1, routed)           0.000     2.127    clk_tree_u0/CLK_CNTER_500Hz_1[9]
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.849     1.998    clk_tree_u0/CLK
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[9]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X58Y26         FDCE (Hold_fdce_C_D)         0.107     1.606    clk_tree_u0/CLK_CNTER_500Hz_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.360ns (57.869%)  route 0.262ns (42.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.584     1.488    clk_tree_u0/CLK
    SLICE_X58Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/Q
                         net (fo=2, routed)           0.062     1.690    clk_tree_u0/CLK_CNTER_500Hz[11]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.801 r  clk_tree_u0/CLK_CNTER_500Hz0_carry__1/O[2]
                         net (fo=1, routed)           0.200     2.002    clk_tree_u0/data0[11]
    SLICE_X58Y27         LUT2 (Prop_lut2_I1_O)        0.108     2.110 r  clk_tree_u0/CLK_CNTER_500Hz[11]_i_1/O
                         net (fo=1, routed)           0.000     2.110    clk_tree_u0/CLK_CNTER_500Hz_1[11]
    SLICE_X58Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.000    clk_tree_u0/CLK
    SLICE_X58Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
                         clock pessimism             -0.512     1.488    
    SLICE_X58Y27         FDCE (Hold_fdce_C_D)         0.092     1.580    clk_tree_u0/CLK_CNTER_500Hz_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.271ns (42.100%)  route 0.373ns (57.900%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.581     1.485    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.128     1.613 f  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/Q
                         net (fo=2, routed)           0.119     1.732    clk_tree_u0/CLK_CNTER_500Hz[3]
    SLICE_X58Y25         LUT6 (Prop_lut6_I1_O)        0.098     1.830 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.254     2.083    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X58Y25         LUT2 (Prop_lut2_I0_O)        0.045     2.128 r  clk_tree_u0/CLK_CNTER_500Hz[3]_i_1/O
                         net (fo=1, routed)           0.000     2.128    clk_tree_u0/CLK_CNTER_500Hz_1[3]
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.848     1.997    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
                         clock pessimism             -0.512     1.485    
    SLICE_X58Y25         FDCE (Hold_fdce_C_D)         0.107     1.592    clk_tree_u0/CLK_CNTER_500Hz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.271ns (42.230%)  route 0.371ns (57.770%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.581     1.485    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.128     1.613 f  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/Q
                         net (fo=2, routed)           0.119     1.732    clk_tree_u0/CLK_CNTER_500Hz[3]
    SLICE_X58Y25         LUT6 (Prop_lut6_I1_O)        0.098     1.830 r  clk_tree_u0/CLK_CNTER_500Hz[13]_i_2/O
                         net (fo=14, routed)          0.252     2.081    clk_tree_u0/CLK_CNTER_500Hz[13]_i_2_n_0
    SLICE_X58Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.126 r  clk_tree_u0/CLK_CNTER_500Hz[6]_i_1/O
                         net (fo=1, routed)           0.000     2.126    clk_tree_u0/CLK_CNTER_500Hz_1[6]
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.849     1.998    clk_tree_u0/CLK
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[6]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X58Y26         FDCE (Hold_fdce_C_D)         0.091     1.590    clk_tree_u0/CLK_CNTER_500Hz_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.537    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X58Y25   clk_tree_u0/CLK500Hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X58Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X58Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X58Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X58Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X58Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X58Y25   clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X58Y25   clk_tree_u0/CLK_CNTER_500Hz_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X58Y25   clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X58Y25   clk_tree_u0/CLK500Hz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X58Y25   clk_tree_u0/CLK500Hz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X58Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X58Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X58Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X58Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X58Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X58Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X58Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X58Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X58Y25   clk_tree_u0/CLK500Hz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X58Y25   clk_tree_u0/CLK500Hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X58Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X58Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X58Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X58Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X58Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X58Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X58Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X58Y27   clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stopwatch_u0/seconds_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio45
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.715ns  (logic 4.970ns (42.430%)  route 6.744ns (57.570%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  stopwatch_u0/seconds_reg[7]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  stopwatch_u0/seconds_reg[7]/Q
                         net (fo=19, routed)          1.199     1.618    stopwatch_u0/Q[1]
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.296     1.914 r  stopwatch_u0/pio38_OBUF_inst_i_22/O
                         net (fo=2, routed)           0.814     2.728    stopwatch_u0/pio38_OBUF_inst_i_22_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  stopwatch_u0/pio38_OBUF_inst_i_21/O
                         net (fo=3, routed)           0.815     3.668    stopwatch_u0/seconds_reg[1]_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.792 r  stopwatch_u0/pio38_OBUF_inst_i_9/O
                         net (fo=1, routed)           1.091     4.883    stopwatch_u0/pio38_OBUF_inst_i_9_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.007 r  stopwatch_u0/pio38_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.793     5.800    stopwatch_u0/segment_u0/cur_num_r__23[2]
    SLICE_X65Y20         LUT5 (Prop_lut5_I3_O)        0.150     5.950 r  stopwatch_u0/pio45_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.031     7.981    pio45_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.733    11.715 r  pio45_OBUF_inst/O
                         net (fo=0)                   0.000    11.715    pio45
    U7                                                                r  pio45 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_u0/seconds_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio38
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.690ns  (logic 4.944ns (42.294%)  route 6.746ns (57.706%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  stopwatch_u0/seconds_reg[7]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  stopwatch_u0/seconds_reg[7]/Q
                         net (fo=19, routed)          1.199     1.618    stopwatch_u0/Q[1]
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.296     1.914 r  stopwatch_u0/pio38_OBUF_inst_i_22/O
                         net (fo=2, routed)           0.814     2.728    stopwatch_u0/pio38_OBUF_inst_i_22_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  stopwatch_u0/pio38_OBUF_inst_i_21/O
                         net (fo=3, routed)           0.815     3.668    stopwatch_u0/seconds_reg[1]_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.792 r  stopwatch_u0/pio38_OBUF_inst_i_9/O
                         net (fo=1, routed)           1.091     4.883    stopwatch_u0/pio38_OBUF_inst_i_9_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.007 r  stopwatch_u0/pio38_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.791     5.798    stopwatch_u0/segment_u0/cur_num_r__23[2]
    SLICE_X65Y20         LUT5 (Prop_lut5_I0_O)        0.150     5.948 r  stopwatch_u0/pio38_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.035     7.983    pio38_OBUF
    U4                   OBUF (Prop_obuf_I_O)         3.707    11.690 r  pio38_OBUF_inst/O
                         net (fo=0)                   0.000    11.690    pio38
    U4                                                                r  pio38 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_u0/seconds_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio44
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.541ns  (logic 4.715ns (40.853%)  route 6.826ns (59.147%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  stopwatch_u0/seconds_reg[7]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  stopwatch_u0/seconds_reg[7]/Q
                         net (fo=19, routed)          1.199     1.618    stopwatch_u0/Q[1]
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.296     1.914 r  stopwatch_u0/pio38_OBUF_inst_i_22/O
                         net (fo=2, routed)           0.814     2.728    stopwatch_u0/pio38_OBUF_inst_i_22_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  stopwatch_u0/pio38_OBUF_inst_i_21/O
                         net (fo=3, routed)           0.815     3.668    stopwatch_u0/seconds_reg[1]_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.792 r  stopwatch_u0/pio38_OBUF_inst_i_9/O
                         net (fo=1, routed)           1.091     4.883    stopwatch_u0/pio38_OBUF_inst_i_9_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.007 r  stopwatch_u0/pio38_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.815     5.822    stopwatch_u0/segment_u0/cur_num_r__23[2]
    SLICE_X65Y20         LUT5 (Prop_lut5_I4_O)        0.124     5.946 r  stopwatch_u0/pio44_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.091     8.037    pio44_OBUF
    U3                   OBUF (Prop_obuf_I_O)         3.504    11.541 r  pio44_OBUF_inst/O
                         net (fo=0)                   0.000    11.541    pio44
    U3                                                                r  pio44 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_u0/seconds_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio42
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.534ns  (logic 4.714ns (40.870%)  route 6.820ns (59.130%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  stopwatch_u0/seconds_reg[7]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  stopwatch_u0/seconds_reg[7]/Q
                         net (fo=19, routed)          1.199     1.618    stopwatch_u0/Q[1]
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.296     1.914 r  stopwatch_u0/pio38_OBUF_inst_i_22/O
                         net (fo=2, routed)           0.814     2.728    stopwatch_u0/pio38_OBUF_inst_i_22_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  stopwatch_u0/pio38_OBUF_inst_i_21/O
                         net (fo=3, routed)           0.815     3.668    stopwatch_u0/seconds_reg[1]_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.792 r  stopwatch_u0/pio38_OBUF_inst_i_9/O
                         net (fo=1, routed)           1.091     4.883    stopwatch_u0/pio38_OBUF_inst_i_9_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.007 f  stopwatch_u0/pio38_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.817     5.824    stopwatch_u0/segment_u0/cur_num_r__23[2]
    SLICE_X65Y20         LUT5 (Prop_lut5_I1_O)        0.124     5.948 r  stopwatch_u0/pio42_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.083     8.031    pio42_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.534 r  pio42_OBUF_inst/O
                         net (fo=0)                   0.000    11.534    pio42
    U2                                                                r  pio42 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_u0/seconds_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio48
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.391ns  (logic 4.980ns (43.715%)  route 6.411ns (56.285%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  stopwatch_u0/seconds_reg[7]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  stopwatch_u0/seconds_reg[7]/Q
                         net (fo=19, routed)          1.199     1.618    stopwatch_u0/Q[1]
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.296     1.914 r  stopwatch_u0/pio38_OBUF_inst_i_22/O
                         net (fo=2, routed)           0.814     2.728    stopwatch_u0/pio38_OBUF_inst_i_22_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  stopwatch_u0/pio38_OBUF_inst_i_21/O
                         net (fo=3, routed)           0.815     3.668    stopwatch_u0/seconds_reg[1]_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.792 r  stopwatch_u0/pio38_OBUF_inst_i_9/O
                         net (fo=1, routed)           1.091     4.883    stopwatch_u0/pio38_OBUF_inst_i_9_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.007 f  stopwatch_u0/pio38_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.815     5.822    stopwatch_u0/segment_u0/cur_num_r__23[2]
    SLICE_X65Y20         LUT5 (Prop_lut5_I3_O)        0.154     5.976 r  stopwatch_u0/pio48_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.676     7.652    pio48_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.739    11.391 r  pio48_OBUF_inst/O
                         net (fo=0)                   0.000    11.391    pio48
    V8                                                                r  pio48 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_u0/seconds_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio39
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.240ns  (logic 4.715ns (41.951%)  route 6.525ns (58.049%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  stopwatch_u0/seconds_reg[7]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  stopwatch_u0/seconds_reg[7]/Q
                         net (fo=19, routed)          1.199     1.618    stopwatch_u0/Q[1]
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.296     1.914 r  stopwatch_u0/pio38_OBUF_inst_i_22/O
                         net (fo=2, routed)           0.814     2.728    stopwatch_u0/pio38_OBUF_inst_i_22_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  stopwatch_u0/pio38_OBUF_inst_i_21/O
                         net (fo=3, routed)           0.815     3.668    stopwatch_u0/seconds_reg[1]_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.792 r  stopwatch_u0/pio38_OBUF_inst_i_9/O
                         net (fo=1, routed)           1.091     4.883    stopwatch_u0/pio38_OBUF_inst_i_9_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.007 r  stopwatch_u0/pio38_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.793     5.800    stopwatch_u0/segment_u0/cur_num_r__23[2]
    SLICE_X65Y20         LUT5 (Prop_lut5_I3_O)        0.124     5.924 r  stopwatch_u0/pio39_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.812     7.736    pio39_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.240 r  pio39_OBUF_inst/O
                         net (fo=0)                   0.000    11.240    pio39
    V5                                                                r  pio39 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_u0/seconds_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio41
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.112ns  (logic 4.731ns (42.576%)  route 6.381ns (57.424%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  stopwatch_u0/seconds_reg[7]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  stopwatch_u0/seconds_reg[7]/Q
                         net (fo=19, routed)          1.199     1.618    stopwatch_u0/Q[1]
    SLICE_X61Y20         LUT5 (Prop_lut5_I4_O)        0.296     1.914 r  stopwatch_u0/pio38_OBUF_inst_i_22/O
                         net (fo=2, routed)           0.814     2.728    stopwatch_u0/pio38_OBUF_inst_i_22_n_0
    SLICE_X63Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.852 r  stopwatch_u0/pio38_OBUF_inst_i_21/O
                         net (fo=3, routed)           0.815     3.668    stopwatch_u0/seconds_reg[1]_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.792 r  stopwatch_u0/pio38_OBUF_inst_i_9/O
                         net (fo=1, routed)           1.091     4.883    stopwatch_u0/pio38_OBUF_inst_i_9_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.007 r  stopwatch_u0/pio38_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.791     5.798    stopwatch_u0/segment_u0/cur_num_r__23[2]
    SLICE_X65Y20         LUT5 (Prop_lut5_I1_O)        0.124     5.922 r  stopwatch_u0/pio41_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.670     7.592    pio41_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.112 r  pio41_OBUF_inst/O
                         net (fo=0)                   0.000    11.112    pio41
    U5                                                                r  pio41 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/CLK1Hz_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.806ns  (logic 4.134ns (38.260%)  route 6.671ns (61.740%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE                         0.000     0.000 r  clk_tree_u0/CLK1Hz_reg/C
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  clk_tree_u0/CLK1Hz_reg/Q
                         net (fo=20, routed)          5.004     5.522    clk_tree_u0/led_OBUF[0]
    SLICE_X0Y123         LUT1 (Prop_lut1_I0_O)        0.124     5.646 r  clk_tree_u0/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     7.313    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.492    10.806 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.806    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/CLK1Hz_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.424ns  (logic 4.026ns (38.624%)  route 6.398ns (61.376%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE                         0.000     0.000 r  clk_tree_u0/CLK1Hz_reg/C
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  clk_tree_u0/CLK1Hz_reg/Q
                         net (fo=20, routed)          6.398     6.916    led_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         3.508    10.424 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.424    led[0]
    A17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            segment_u0/FSM_sequential_an_r_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.500ns  (logic 1.456ns (19.415%)  route 6.044ns (80.585%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=44, routed)          6.044     7.500    segment_u0/btn_IBUF[0]
    SLICE_X62Y23         FDCE                                         f  segment_u0/FSM_sequential_an_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_tree_u0/CLK_CNTER_1Hz_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.185%)  route 0.113ns (37.815%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE                         0.000     0.000 r  clk_tree_u0/CLK_CNTER_1Hz_reg[2]/C
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_tree_u0/CLK_CNTER_1Hz_reg[2]/Q
                         net (fo=7, routed)           0.113     0.254    clk_tree_u0/CLK_CNTER_1Hz[2]
    SLICE_X60Y25         LUT5 (Prop_lut5_I2_O)        0.045     0.299 r  clk_tree_u0/CLK_CNTER_1Hz[6]_i_1/O
                         net (fo=1, routed)           0.000     0.299    clk_tree_u0/CLK_CNTER_1Hz_0[6]
    SLICE_X60Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/CLK_CNTER_1Hz_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.012%)  route 0.146ns (43.988%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE                         0.000     0.000 r  clk_tree_u0/CLK_CNTER_1Hz_reg[2]/C
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_tree_u0/CLK_CNTER_1Hz_reg[2]/Q
                         net (fo=7, routed)           0.146     0.287    clk_tree_u0/CLK_CNTER_1Hz[2]
    SLICE_X61Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.332 r  clk_tree_u0/CLK_CNTER_1Hz[4]_i_1/O
                         net (fo=1, routed)           0.000     0.332    clk_tree_u0/CLK_CNTER_1Hz_0[4]
    SLICE_X61Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_u0/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_u0/LEDG_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.469%)  route 0.155ns (45.531%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE                         0.000     0.000 r  stopwatch_u0/count_reg[2]/C
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  stopwatch_u0/count_reg[2]/Q
                         net (fo=14, routed)          0.155     0.296    stopwatch_u0/count[2]
    SLICE_X62Y25         LUT4 (Prop_lut4_I0_O)        0.045     0.341 r  stopwatch_u0/LEDG_i_2/O
                         net (fo=1, routed)           0.000     0.341    stopwatch_u0/LEDG0
    SLICE_X62Y25         FDCE                                         r  stopwatch_u0/LEDG_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_u0/FSM_sequential_an_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment_u0/FSM_sequential_an_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.184ns (49.867%)  route 0.185ns (50.133%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE                         0.000     0.000 r  segment_u0/FSM_sequential_an_r_reg[0]/C
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  segment_u0/FSM_sequential_an_r_reg[0]/Q
                         net (fo=13, routed)          0.185     0.326    segment_u0/Q[0]
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.043     0.369 r  segment_u0/FSM_sequential_an_r[1]_i_1/O
                         net (fo=1, routed)           0.000     0.369    segment_u0/FSM_sequential_an_r[1]_i_1_n_0
    SLICE_X62Y23         FDCE                                         r  segment_u0/FSM_sequential_an_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_tree_u0/CLK_CNTER_1Hz_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_tree_u0/CLK_CNTER_1Hz_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.508%)  route 0.161ns (43.492%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE                         0.000     0.000 r  clk_tree_u0/CLK_CNTER_1Hz_reg[7]/C
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clk_tree_u0/CLK_CNTER_1Hz_reg[7]/Q
                         net (fo=3, routed)           0.161     0.325    clk_tree_u0/CLK_CNTER_1Hz[7]
    SLICE_X60Y25         LUT4 (Prop_lut4_I0_O)        0.045     0.370 r  clk_tree_u0/CLK_CNTER_1Hz[7]_i_1/O
                         net (fo=1, routed)           0.000     0.370    clk_tree_u0/CLK_CNTER_1Hz_0[7]
    SLICE_X60Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_1Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_u0/seconds_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            stopwatch_u0/seconds_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDPE                         0.000     0.000 r  stopwatch_u0/seconds_reg[1]/C
    SLICE_X61Y21         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  stopwatch_u0/seconds_reg[1]/Q
                         net (fo=16, routed)          0.193     0.334    stopwatch_u0/Q[0]
    SLICE_X61Y21         LUT5 (Prop_lut5_I1_O)        0.042     0.376 r  stopwatch_u0/seconds[2]_i_1/O
                         net (fo=1, routed)           0.000     0.376    stopwatch_u0/p_2_in[2]
    SLICE_X61Y21         FDPE                                         r  stopwatch_u0/seconds_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_u0/seconds_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            stopwatch_u0/seconds_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDPE                         0.000     0.000 r  stopwatch_u0/seconds_reg[1]/C
    SLICE_X61Y21         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  stopwatch_u0/seconds_reg[1]/Q
                         net (fo=16, routed)          0.193     0.334    stopwatch_u0/Q[0]
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.045     0.379 r  stopwatch_u0/seconds[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    stopwatch_u0/p_2_in[1]
    SLICE_X61Y21         FDPE                                         r  stopwatch_u0/seconds_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_u0/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_u0/seconds_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  stopwatch_u0/seconds_reg[0]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  stopwatch_u0/seconds_reg[0]/Q
                         net (fo=11, routed)          0.197     0.338    stopwatch_u0/seconds[0]
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.042     0.380 r  stopwatch_u0/seconds[0]_i_1/O
                         net (fo=1, routed)           0.000     0.380    stopwatch_u0/p_2_in[0]
    SLICE_X62Y22         FDCE                                         r  stopwatch_u0/seconds_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_u0/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_u0/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.186ns (48.239%)  route 0.200ns (51.761%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE                         0.000     0.000 r  stopwatch_u0/count_reg[2]/C
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stopwatch_u0/count_reg[2]/Q
                         net (fo=14, routed)          0.200     0.341    stopwatch_u0/count[2]
    SLICE_X63Y25         LUT6 (Prop_lut6_I3_O)        0.045     0.386 r  stopwatch_u0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.386    stopwatch_u0/count[5]_i_1_n_0
    SLICE_X63Y25         FDCE                                         r  stopwatch_u0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_u0/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_u0/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.186ns (47.368%)  route 0.207ns (52.632%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE                         0.000     0.000 r  stopwatch_u0/count_reg[0]/C
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stopwatch_u0/count_reg[0]/Q
                         net (fo=12, routed)          0.207     0.348    stopwatch_u0/count[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.393 r  stopwatch_u0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.393    stopwatch_u0/count[4]_i_1_n_0
    SLICE_X64Y24         FDCE                                         r  stopwatch_u0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK500Hz_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.896ns  (logic 1.456ns (21.115%)  route 5.440ns (78.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=44, routed)          5.440     6.896    clk_tree_u0/btn_IBUF[0]
    SLICE_X58Y25         FDCE                                         f  clk_tree_u0/CLK500Hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.501     4.866    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK500Hz_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.896ns  (logic 1.456ns (21.115%)  route 5.440ns (78.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=44, routed)          5.440     6.896    clk_tree_u0/btn_IBUF[0]
    SLICE_X58Y25         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.501     4.866    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.896ns  (logic 1.456ns (21.115%)  route 5.440ns (78.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=44, routed)          5.440     6.896    clk_tree_u0/btn_IBUF[0]
    SLICE_X58Y25         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.501     4.866    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.896ns  (logic 1.456ns (21.115%)  route 5.440ns (78.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=44, routed)          5.440     6.896    clk_tree_u0/btn_IBUF[0]
    SLICE_X58Y25         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.501     4.866    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.896ns  (logic 1.456ns (21.115%)  route 5.440ns (78.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=44, routed)          5.440     6.896    clk_tree_u0/btn_IBUF[0]
    SLICE_X58Y25         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.501     4.866    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.896ns  (logic 1.456ns (21.115%)  route 5.440ns (78.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=44, routed)          5.440     6.896    clk_tree_u0/btn_IBUF[0]
    SLICE_X58Y25         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.501     4.866    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.768ns  (logic 1.456ns (21.517%)  route 5.311ns (78.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=44, routed)          5.311     6.768    clk_tree_u0/btn_IBUF[0]
    SLICE_X58Y26         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.503     4.868    clk_tree_u0/CLK
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.768ns  (logic 1.456ns (21.517%)  route 5.311ns (78.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=44, routed)          5.311     6.768    clk_tree_u0/btn_IBUF[0]
    SLICE_X58Y26         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.503     4.868    clk_tree_u0/CLK
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.768ns  (logic 1.456ns (21.517%)  route 5.311ns (78.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=44, routed)          5.311     6.768    clk_tree_u0/btn_IBUF[0]
    SLICE_X58Y26         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.503     4.868    clk_tree_u0/CLK
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.768ns  (logic 1.456ns (21.517%)  route 5.311ns (78.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=44, routed)          5.311     6.768    clk_tree_u0/btn_IBUF[0]
    SLICE_X58Y26         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.503     4.868    clk_tree_u0/CLK
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.540ns  (logic 0.224ns (8.830%)  route 2.316ns (91.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=44, routed)          2.316     2.540    clk_tree_u0/btn_IBUF[0]
    SLICE_X58Y27         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.000    clk_tree_u0/CLK
    SLICE_X58Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.540ns  (logic 0.224ns (8.830%)  route 2.316ns (91.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=44, routed)          2.316     2.540    clk_tree_u0/btn_IBUF[0]
    SLICE_X58Y27         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.000    clk_tree_u0/CLK
    SLICE_X58Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[10]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.540ns  (logic 0.224ns (8.830%)  route 2.316ns (91.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=44, routed)          2.316     2.540    clk_tree_u0/btn_IBUF[0]
    SLICE_X58Y27         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.000    clk_tree_u0/CLK
    SLICE_X58Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[11]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.540ns  (logic 0.224ns (8.830%)  route 2.316ns (91.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=44, routed)          2.316     2.540    clk_tree_u0/btn_IBUF[0]
    SLICE_X58Y27         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.000    clk_tree_u0/CLK
    SLICE_X58Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[12]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.540ns  (logic 0.224ns (8.830%)  route 2.316ns (91.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=44, routed)          2.316     2.540    clk_tree_u0/btn_IBUF[0]
    SLICE_X58Y27         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.851     2.000    clk_tree_u0/CLK
    SLICE_X58Y27         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[13]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.626ns  (logic 0.224ns (8.542%)  route 2.401ns (91.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=44, routed)          2.401     2.626    clk_tree_u0/btn_IBUF[0]
    SLICE_X58Y26         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.849     1.998    clk_tree_u0/CLK
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.626ns  (logic 0.224ns (8.542%)  route 2.401ns (91.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=44, routed)          2.401     2.626    clk_tree_u0/btn_IBUF[0]
    SLICE_X58Y26         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.849     1.998    clk_tree_u0/CLK
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.626ns  (logic 0.224ns (8.542%)  route 2.401ns (91.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=44, routed)          2.401     2.626    clk_tree_u0/btn_IBUF[0]
    SLICE_X58Y26         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.849     1.998    clk_tree_u0/CLK
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK_CNTER_500Hz_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.626ns  (logic 0.224ns (8.542%)  route 2.401ns (91.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=44, routed)          2.401     2.626    clk_tree_u0/btn_IBUF[0]
    SLICE_X58Y26         FDCE                                         f  clk_tree_u0/CLK_CNTER_500Hz_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.849     1.998    clk_tree_u0/CLK
    SLICE_X58Y26         FDCE                                         r  clk_tree_u0/CLK_CNTER_500Hz_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_tree_u0/CLK500Hz_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.668ns  (logic 0.224ns (8.408%)  route 2.443ns (91.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=44, routed)          2.443     2.668    clk_tree_u0/btn_IBUF[0]
    SLICE_X58Y25         FDCE                                         f  clk_tree_u0/CLK500Hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.848     1.997    clk_tree_u0/CLK
    SLICE_X58Y25         FDCE                                         r  clk_tree_u0/CLK500Hz_reg/C





