Design and simulate a 8 way set associative L2 cache.