If statement bug in VHDL
