

================================================================
== Vitis HLS Report for 'viterbi'
================================================================
* Date:           Thu Sep  1 12:16:27 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        viterbi_HLS
* Solution:       viterbi_hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  13.379 ns|     0.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1219794|  1219794|  16.320 ms|  16.320 ms|  1219795|  1219795|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_init                   |       70|       70|         8|          1|          1|    64|       yes|
        |- L_timestep_L_curr_state  |  1201024|  1201024|       200|        135|          1|  8896|       yes|
        |- L_end                    |       64|       64|         3|          1|          1|    63|       yes|
        |- L_backtrack              |    18626|    18626|       135|        134|          1|   139|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8
  * Pipeline-1: initiation interval (II) = 135, depth = 200
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 134, depth = 135


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 353
* Pipeline : 4
  Pipeline-0 : II = 1, D = 8, States = { 3 4 5 6 7 8 9 10 }
  Pipeline-1 : II = 135, D = 200, States = { 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 }
  Pipeline-2 : II = 1, D = 3, States = { 214 215 216 }
  Pipeline-3 : II = 134, D = 135, States = { 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 11 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 12 
12 --> 212 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 12 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 217 216 
216 --> 214 
217 --> 218 
218 --> 353 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 218 
353 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 354 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 355 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%llike = alloca i64 1" [CCode/viterbi.c:13]   --->   Operation 356 'alloca' 'llike' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%obs_addr = getelementptr i8 %obs, i64 0, i64 0"   --->   Operation 357 'getelementptr' 'obs_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [2/2] (3.25ns)   --->   "%obs_load = load i8 %obs_addr"   --->   Operation 358 'load' 'obs_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 140> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 359 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 360 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %obs, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 361 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %obs, i32 666, i32 17, i32 1"   --->   Operation 362 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %obs, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 363 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %obs"   --->   Operation 364 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %init, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 365 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%empty_19 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %init, i32 666, i32 17, i32 1"   --->   Operation 366 'specmemcore' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %init, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 367 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %init"   --->   Operation 368 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %transition, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 369 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%empty_20 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %transition, i32 666, i32 17, i32 1"   --->   Operation 370 'specmemcore' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %transition, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 371 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %transition"   --->   Operation 372 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %emission, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 373 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%empty_21 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %emission, i32 666, i32 17, i32 1"   --->   Operation 374 'specmemcore' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %emission, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 375 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %emission"   --->   Operation 376 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %path, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 377 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%empty_22 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %path, i32 666, i32 17, i32 1"   --->   Operation 378 'specmemcore' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %path, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 379 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %path"   --->   Operation 380 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 381 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%llike_addr_1 = getelementptr i64 %llike, i64 0, i64 8896" [CCode/viterbi.c:47]   --->   Operation 382 'getelementptr' 'llike_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/2] (3.25ns)   --->   "%obs_load = load i8 %obs_addr"   --->   Operation 383 'load' 'obs_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 140> <RAM>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i8 %obs_load" [CCode/viterbi.c:21]   --->   Operation 384 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (1.58ns)   --->   "%br_ln21 = br void" [CCode/viterbi.c:21]   --->   Operation 385 'br' 'br_ln21' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.80>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%s = phi i7 %add_ln21, void %.split12, i7 0, void" [CCode/viterbi.c:21]   --->   Operation 386 'phi' 's' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (1.87ns)   --->   "%add_ln21 = add i7 %s, i7 1" [CCode/viterbi.c:21]   --->   Operation 387 'add' 'add_ln21' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 388 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (1.48ns)   --->   "%icmp_ln21 = icmp_eq  i7 %s, i7 64" [CCode/viterbi.c:21]   --->   Operation 389 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 390 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split12, void %.preheader.preheader.preheader" [CCode/viterbi.c:21]   --->   Operation 391 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%s_cast = zext i7 %s" [CCode/viterbi.c:21]   --->   Operation 392 'zext' 's_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%init_addr = getelementptr i64 %init, i64 0, i64 %s_cast" [CCode/viterbi.c:22]   --->   Operation 393 'getelementptr' 'init_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 394 [2/2] (3.25ns)   --->   "%init_load = load i6 %init_addr" [CCode/viterbi.c:22]   --->   Operation 394 'load' 'init_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i7 %s" [CCode/viterbi.c:22]   --->   Operation 395 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln22, i6 0" [CCode/viterbi.c:22]   --->   Operation 396 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (1.54ns)   --->   "%add_ln22 = add i12 %shl_ln, i12 %zext_ln21" [CCode/viterbi.c:22]   --->   Operation 397 'add' 'add_ln22' <Predicate = (!icmp_ln21)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i12 %add_ln22" [CCode/viterbi.c:22]   --->   Operation 398 'zext' 'zext_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%emission_addr = getelementptr i64 %emission, i64 0, i64 %zext_ln22" [CCode/viterbi.c:22]   --->   Operation 399 'getelementptr' 'emission_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 400 [2/2] (3.25ns)   --->   "%emission_load = load i12 %emission_addr" [CCode/viterbi.c:22]   --->   Operation 400 'load' 'emission_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 401 [1/2] (3.25ns)   --->   "%init_load = load i6 %init_addr" [CCode/viterbi.c:22]   --->   Operation 401 'load' 'init_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 402 [1/2] (3.25ns)   --->   "%emission_load = load i12 %emission_addr" [CCode/viterbi.c:22]   --->   Operation 402 'load' 'emission_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 8.23>
ST_5 : Operation 403 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i64 %init_load" [CCode/viterbi.c:22]   --->   Operation 403 'bitcast' 'bitcast_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 404 [1/1] (0.00ns)   --->   "%bitcast_ln22_1 = bitcast i64 %emission_load" [CCode/viterbi.c:22]   --->   Operation 404 'bitcast' 'bitcast_ln22_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 405 [5/5] (8.23ns)   --->   "%add6 = dadd i64 %bitcast_ln22, i64 %bitcast_ln22_1" [CCode/viterbi.c:22]   --->   Operation 405 'dadd' 'add6' <Predicate = (!icmp_ln21)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.23>
ST_6 : Operation 406 [4/5] (8.23ns)   --->   "%add6 = dadd i64 %bitcast_ln22, i64 %bitcast_ln22_1" [CCode/viterbi.c:22]   --->   Operation 406 'dadd' 'add6' <Predicate = (!icmp_ln21)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.23>
ST_7 : Operation 407 [3/5] (8.23ns)   --->   "%add6 = dadd i64 %bitcast_ln22, i64 %bitcast_ln22_1" [CCode/viterbi.c:22]   --->   Operation 407 'dadd' 'add6' <Predicate = (!icmp_ln21)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.23>
ST_8 : Operation 408 [2/5] (8.23ns)   --->   "%add6 = dadd i64 %bitcast_ln22, i64 %bitcast_ln22_1" [CCode/viterbi.c:22]   --->   Operation 408 'dadd' 'add6' <Predicate = (!icmp_ln21)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.23>
ST_9 : Operation 409 [1/5] (8.23ns)   --->   "%add6 = dadd i64 %bitcast_ln22, i64 %bitcast_ln22_1" [CCode/viterbi.c:22]   --->   Operation 409 'dadd' 'add6' <Predicate = (!icmp_ln21)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 410 [1/1] (0.00ns)   --->   "%llike_addr = getelementptr i64 %llike, i64 0, i64 %s_cast" [CCode/viterbi.c:22]   --->   Operation 410 'getelementptr' 'llike_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 411 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [CCode/viterbi.c:17]   --->   Operation 411 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 412 [1/1] (3.25ns)   --->   "%store_ln22 = store i64 %add6, i14 %llike_addr" [CCode/viterbi.c:22]   --->   Operation 412 'store' 'store_ln22' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_10 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 413 'br' 'br_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 1.58>
ST_11 : Operation 414 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 414 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 415 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 415 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 416 [1/1] (1.58ns)   --->   "%br_ln14 = br void %.preheader.preheader" [CCode/viterbi.c:14]   --->   Operation 416 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>

State 12 <SV = 4> <Delay = 6.41>
ST_12 : Operation 417 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 %add_ln26_1, void %.preheader, i14 0, void %.preheader.preheader.preheader" [CCode/viterbi.c:26]   --->   Operation 417 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 418 [1/1] (0.00ns)   --->   "%t = phi i8 %select_ln26_1, void %.preheader, i8 1, void %.preheader.preheader.preheader" [CCode/viterbi.c:26]   --->   Operation 418 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 419 [1/1] (0.00ns)   --->   "%curr = phi i7 %add_ln27, void %.preheader, i7 0, void %.preheader.preheader.preheader" [CCode/viterbi.c:27]   --->   Operation 419 'phi' 'curr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 420 [1/1] (1.81ns)   --->   "%add_ln26_1 = add i14 %indvar_flatten, i14 1" [CCode/viterbi.c:26]   --->   Operation 420 'add' 'add_ln26_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 421 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 421 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 422 [1/1] (2.20ns)   --->   "%icmp_ln26 = icmp_eq  i14 %indvar_flatten, i14 8896" [CCode/viterbi.c:26]   --->   Operation 422 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.preheader, void" [CCode/viterbi.c:26]   --->   Operation 423 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 424 [1/1] (1.91ns)   --->   "%add_ln26 = add i8 %t, i8 1" [CCode/viterbi.c:26]   --->   Operation 424 'add' 'add_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 425 [1/1] (1.48ns)   --->   "%icmp_ln27 = icmp_eq  i7 %curr, i7 64" [CCode/viterbi.c:27]   --->   Operation 425 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 426 [1/1] (0.99ns)   --->   "%select_ln26 = select i1 %icmp_ln27, i7 0, i7 %curr" [CCode/viterbi.c:26]   --->   Operation 426 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 427 [1/1] (1.24ns)   --->   "%select_ln26_1 = select i1 %icmp_ln27, i8 %add_ln26, i8 %t" [CCode/viterbi.c:26]   --->   Operation 427 'select' 'select_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 428 [1/1] (1.91ns)   --->   "%empty_25 = add i8 %t, i8 255" [CCode/viterbi.c:26]   --->   Operation 428 'add' 'empty_25' <Predicate = (!icmp_ln26)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 429 [1/1] (1.24ns)   --->   "%select_ln26_2 = select i1 %icmp_ln27, i8 %t, i8 %empty_25" [CCode/viterbi.c:26]   --->   Operation 429 'select' 'select_ln26_2' <Predicate = (!icmp_ln26)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_380 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %select_ln26_2, i6 0" [CCode/viterbi.c:26]   --->   Operation 430 'bitconcatenate' 'tmp_380' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_383 = zext i14 %tmp_380" [CCode/viterbi.c:26]   --->   Operation 431 'zext' 'tmp_383' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 432 [1/1] (0.00ns)   --->   "%llike_addr_2 = getelementptr i64 %llike, i64 0, i64 %tmp_383" [CCode/viterbi.c:26]   --->   Operation 432 'getelementptr' 'llike_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i8 %select_ln26_1" [CCode/viterbi.c:26]   --->   Operation 433 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 434 [1/1] (0.00ns)   --->   "%obs_addr_1 = getelementptr i8 %obs, i64 0, i64 %zext_ln26" [CCode/viterbi.c:26]   --->   Operation 434 'getelementptr' 'obs_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 435 [2/2] (3.25ns)   --->   "%obs_load_1 = load i8 %obs_addr_1" [CCode/viterbi.c:26]   --->   Operation 435 'load' 'obs_load_1' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 140> <RAM>
ST_12 : Operation 436 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 436 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 437 [2/2] (3.25ns)   --->   "%llike_load = load i14 %llike_addr_2" [CCode/viterbi.c:30]   --->   Operation 437 'load' 'llike_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_12 : Operation 438 [1/1] (2.77ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %tmp_383" [CCode/viterbi.c:26]   --->   Operation 438 'icmp' 'addr_cmp' <Predicate = (!icmp_ln26)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i7 %select_ln26" [CCode/viterbi.c:31]   --->   Operation 439 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %trunc_ln31" [CCode/viterbi.c:31]   --->   Operation 440 'zext' 'zext_ln31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 441 [1/1] (0.00ns)   --->   "%transition_addr = getelementptr i64 %transition, i64 0, i64 %zext_ln31" [CCode/viterbi.c:31]   --->   Operation 441 'getelementptr' 'transition_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 442 [2/2] (3.25ns)   --->   "%transition_load = load i12 %transition_addr" [CCode/viterbi.c:31]   --->   Operation 442 'load' 'transition_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 13 <SV = 5> <Delay = 8.05>
ST_13 : Operation 443 [1/1] (0.00ns)   --->   "%or_ln34 = or i14 %tmp_380, i14 1" [CCode/viterbi.c:34]   --->   Operation 443 'or' 'or_ln34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i14 %or_ln34" [CCode/viterbi.c:34]   --->   Operation 444 'zext' 'zext_ln34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 445 [1/1] (0.00ns)   --->   "%llike_addr_6 = getelementptr i64 %llike, i64 0, i64 %zext_ln34" [CCode/viterbi.c:34]   --->   Operation 445 'getelementptr' 'llike_addr_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 446 [1/2] (3.25ns)   --->   "%obs_load_1 = load i8 %obs_addr_1" [CCode/viterbi.c:26]   --->   Operation 446 'load' 'obs_load_1' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 140> <RAM>
ST_13 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i8 %obs_load_1" [CCode/viterbi.c:26]   --->   Operation 447 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 448 [1/2] (3.25ns)   --->   "%llike_load = load i14 %llike_addr_2" [CCode/viterbi.c:30]   --->   Operation 448 'load' 'llike_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_13 : Operation 449 [1/2] (3.25ns)   --->   "%transition_load = load i12 %transition_addr" [CCode/viterbi.c:31]   --->   Operation 449 'load' 'transition_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 450 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln31, i6 0" [CCode/viterbi.c:32]   --->   Operation 450 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 451 [1/1] (1.54ns)   --->   "%add_ln32 = add i12 %shl_ln1, i12 %zext_ln26_1" [CCode/viterbi.c:32]   --->   Operation 451 'add' 'add_ln32' <Predicate = (!icmp_ln26)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i12 %add_ln32" [CCode/viterbi.c:32]   --->   Operation 452 'zext' 'zext_ln32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 453 [1/1] (0.00ns)   --->   "%emission_addr_1 = getelementptr i64 %emission, i64 0, i64 %zext_ln32" [CCode/viterbi.c:32]   --->   Operation 453 'getelementptr' 'emission_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 454 [2/2] (3.25ns)   --->   "%emission_load_1 = load i12 %emission_addr_1" [CCode/viterbi.c:32]   --->   Operation 454 'load' 'emission_load_1' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 455 [2/2] (3.25ns)   --->   "%llike_load_3 = load i14 %llike_addr_6" [CCode/viterbi.c:34]   --->   Operation 455 'load' 'llike_load_3' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_13 : Operation 456 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 456 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i7 %or_ln" [CCode/viterbi.c:35]   --->   Operation 457 'zext' 'zext_ln35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 458 [1/1] (0.00ns)   --->   "%transition_addr_2 = getelementptr i64 %transition, i64 0, i64 %zext_ln35" [CCode/viterbi.c:35]   --->   Operation 458 'getelementptr' 'transition_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_13 : Operation 459 [2/2] (3.25ns)   --->   "%transition_load_2 = load i12 %transition_addr_2" [CCode/viterbi.c:35]   --->   Operation 459 'load' 'transition_load_2' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 14 <SV = 6> <Delay = 3.25>
ST_14 : Operation 460 [1/1] (0.00ns)   --->   "%or_ln34_1 = or i14 %tmp_380, i14 2" [CCode/viterbi.c:34]   --->   Operation 460 'or' 'or_ln34_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i14 %or_ln34_1" [CCode/viterbi.c:34]   --->   Operation 461 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 462 [1/1] (0.00ns)   --->   "%llike_addr_7 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_1" [CCode/viterbi.c:34]   --->   Operation 462 'getelementptr' 'llike_addr_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 463 [1/2] (3.25ns)   --->   "%emission_load_1 = load i12 %emission_addr_1" [CCode/viterbi.c:32]   --->   Operation 463 'load' 'emission_load_1' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 464 [1/2] (3.25ns)   --->   "%llike_load_3 = load i14 %llike_addr_6" [CCode/viterbi.c:34]   --->   Operation 464 'load' 'llike_load_3' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_14 : Operation 465 [1/2] (3.25ns)   --->   "%transition_load_2 = load i12 %transition_addr_2" [CCode/viterbi.c:35]   --->   Operation 465 'load' 'transition_load_2' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 466 [2/2] (3.25ns)   --->   "%llike_load_4 = load i14 %llike_addr_7" [CCode/viterbi.c:34]   --->   Operation 466 'load' 'llike_load_4' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_14 : Operation 467 [1/1] (0.00ns)   --->   "%or_ln35_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 467 'bitconcatenate' 'or_ln35_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i8 %or_ln35_1" [CCode/viterbi.c:35]   --->   Operation 468 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 469 [1/1] (0.00ns)   --->   "%transition_addr_3 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_1" [CCode/viterbi.c:35]   --->   Operation 469 'getelementptr' 'transition_addr_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_14 : Operation 470 [2/2] (3.25ns)   --->   "%transition_load_3 = load i12 %transition_addr_3" [CCode/viterbi.c:35]   --->   Operation 470 'load' 'transition_load_3' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 15 <SV = 7> <Delay = 9.71>
ST_15 : Operation 471 [1/1] (0.00ns)   --->   "%or_ln34_2 = or i14 %tmp_380, i14 3" [CCode/viterbi.c:34]   --->   Operation 471 'or' 'or_ln34_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i14 %or_ln34_2" [CCode/viterbi.c:34]   --->   Operation 472 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 473 [1/1] (0.00ns)   --->   "%llike_addr_8 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_2" [CCode/viterbi.c:34]   --->   Operation 473 'getelementptr' 'llike_addr_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 474 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 474 'load' 'reuse_reg_load' <Predicate = (!icmp_ln26 & addr_cmp)> <Delay = 0.00>
ST_15 : Operation 475 [1/1] (1.48ns)   --->   "%reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %llike_load" [CCode/viterbi.c:26]   --->   Operation 475 'select' 'reuse_select' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 476 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i64 %transition_load" [CCode/viterbi.c:31]   --->   Operation 476 'bitcast' 'bitcast_ln31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 477 [5/5] (8.23ns)   --->   "%add = dadd i64 %reuse_select, i64 %bitcast_ln31" [CCode/viterbi.c:30]   --->   Operation 477 'dadd' 'add' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 478 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i64 %transition_load_2" [CCode/viterbi.c:35]   --->   Operation 478 'bitcast' 'bitcast_ln35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 479 [5/5] (8.23ns)   --->   "%add3 = dadd i64 %llike_load_3, i64 %bitcast_ln35" [CCode/viterbi.c:34]   --->   Operation 479 'dadd' 'add3' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 480 [1/2] (3.25ns)   --->   "%llike_load_4 = load i14 %llike_addr_7" [CCode/viterbi.c:34]   --->   Operation 480 'load' 'llike_load_4' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_15 : Operation 481 [1/2] (3.25ns)   --->   "%transition_load_3 = load i12 %transition_addr_3" [CCode/viterbi.c:35]   --->   Operation 481 'load' 'transition_load_3' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 482 [2/2] (3.25ns)   --->   "%llike_load_5 = load i14 %llike_addr_8" [CCode/viterbi.c:34]   --->   Operation 482 'load' 'llike_load_5' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_15 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i7 %or_ln" [CCode/viterbi.c:35]   --->   Operation 483 'sext' 'sext_ln35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i8 %sext_ln35" [CCode/viterbi.c:35]   --->   Operation 484 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 485 [1/1] (0.00ns)   --->   "%transition_addr_4 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_2" [CCode/viterbi.c:35]   --->   Operation 485 'getelementptr' 'transition_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_15 : Operation 486 [2/2] (3.25ns)   --->   "%transition_load_4 = load i12 %transition_addr_4" [CCode/viterbi.c:35]   --->   Operation 486 'load' 'transition_load_4' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 16 <SV = 8> <Delay = 8.23>
ST_16 : Operation 487 [1/1] (0.00ns)   --->   "%or_ln34_3 = or i14 %tmp_380, i14 4" [CCode/viterbi.c:34]   --->   Operation 487 'or' 'or_ln34_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i14 %or_ln34_3" [CCode/viterbi.c:34]   --->   Operation 488 'zext' 'zext_ln34_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 489 [1/1] (0.00ns)   --->   "%llike_addr_9 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_3" [CCode/viterbi.c:34]   --->   Operation 489 'getelementptr' 'llike_addr_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 490 [4/5] (8.23ns)   --->   "%add = dadd i64 %reuse_select, i64 %bitcast_ln31" [CCode/viterbi.c:30]   --->   Operation 490 'dadd' 'add' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 491 [4/5] (8.23ns)   --->   "%add3 = dadd i64 %llike_load_3, i64 %bitcast_ln35" [CCode/viterbi.c:34]   --->   Operation 491 'dadd' 'add3' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 492 [1/1] (0.00ns)   --->   "%bitcast_ln35_1 = bitcast i64 %transition_load_3" [CCode/viterbi.c:35]   --->   Operation 492 'bitcast' 'bitcast_ln35_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 493 [5/5] (8.23ns)   --->   "%add3_1 = dadd i64 %llike_load_4, i64 %bitcast_ln35_1" [CCode/viterbi.c:34]   --->   Operation 493 'dadd' 'add3_1' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 494 [1/2] (3.25ns)   --->   "%llike_load_5 = load i14 %llike_addr_8" [CCode/viterbi.c:34]   --->   Operation 494 'load' 'llike_load_5' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_16 : Operation 495 [1/2] (3.25ns)   --->   "%transition_load_4 = load i12 %transition_addr_4" [CCode/viterbi.c:35]   --->   Operation 495 'load' 'transition_load_4' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 496 [2/2] (3.25ns)   --->   "%llike_load_6 = load i14 %llike_addr_9" [CCode/viterbi.c:34]   --->   Operation 496 'load' 'llike_load_6' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_16 : Operation 497 [1/1] (0.00ns)   --->   "%or_ln35_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 497 'bitconcatenate' 'or_ln35_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i9 %or_ln35_3" [CCode/viterbi.c:35]   --->   Operation 498 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 499 [1/1] (0.00ns)   --->   "%transition_addr_5 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_3" [CCode/viterbi.c:35]   --->   Operation 499 'getelementptr' 'transition_addr_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_16 : Operation 500 [2/2] (3.25ns)   --->   "%transition_load_5 = load i12 %transition_addr_5" [CCode/viterbi.c:35]   --->   Operation 500 'load' 'transition_load_5' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 17 <SV = 9> <Delay = 8.23>
ST_17 : Operation 501 [1/1] (0.00ns)   --->   "%or_ln34_4 = or i14 %tmp_380, i14 5" [CCode/viterbi.c:34]   --->   Operation 501 'or' 'or_ln34_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln34_4 = zext i14 %or_ln34_4" [CCode/viterbi.c:34]   --->   Operation 502 'zext' 'zext_ln34_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 503 [1/1] (0.00ns)   --->   "%llike_addr_10 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_4" [CCode/viterbi.c:34]   --->   Operation 503 'getelementptr' 'llike_addr_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 504 [3/5] (8.23ns)   --->   "%add = dadd i64 %reuse_select, i64 %bitcast_ln31" [CCode/viterbi.c:30]   --->   Operation 504 'dadd' 'add' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 505 [3/5] (8.23ns)   --->   "%add3 = dadd i64 %llike_load_3, i64 %bitcast_ln35" [CCode/viterbi.c:34]   --->   Operation 505 'dadd' 'add3' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 506 [4/5] (8.23ns)   --->   "%add3_1 = dadd i64 %llike_load_4, i64 %bitcast_ln35_1" [CCode/viterbi.c:34]   --->   Operation 506 'dadd' 'add3_1' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 507 [1/1] (0.00ns)   --->   "%bitcast_ln35_2 = bitcast i64 %transition_load_4" [CCode/viterbi.c:35]   --->   Operation 507 'bitcast' 'bitcast_ln35_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 508 [5/5] (8.23ns)   --->   "%add3_2 = dadd i64 %llike_load_5, i64 %bitcast_ln35_2" [CCode/viterbi.c:34]   --->   Operation 508 'dadd' 'add3_2' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 509 [1/2] (3.25ns)   --->   "%llike_load_6 = load i14 %llike_addr_9" [CCode/viterbi.c:34]   --->   Operation 509 'load' 'llike_load_6' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_17 : Operation 510 [1/2] (3.25ns)   --->   "%transition_load_5 = load i12 %transition_addr_5" [CCode/viterbi.c:35]   --->   Operation 510 'load' 'transition_load_5' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 511 [2/2] (3.25ns)   --->   "%llike_load_7 = load i14 %llike_addr_10" [CCode/viterbi.c:34]   --->   Operation 511 'load' 'llike_load_7' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_17 : Operation 512 [1/1] (0.00ns)   --->   "%or_ln35_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 512 'bitconcatenate' 'or_ln35_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i9 %or_ln35_4" [CCode/viterbi.c:35]   --->   Operation 513 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 514 [1/1] (0.00ns)   --->   "%transition_addr_6 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_4" [CCode/viterbi.c:35]   --->   Operation 514 'getelementptr' 'transition_addr_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_17 : Operation 515 [2/2] (3.25ns)   --->   "%transition_load_6 = load i12 %transition_addr_6" [CCode/viterbi.c:35]   --->   Operation 515 'load' 'transition_load_6' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 18 <SV = 10> <Delay = 8.23>
ST_18 : Operation 516 [1/1] (0.00ns)   --->   "%or_ln34_5 = or i14 %tmp_380, i14 6" [CCode/viterbi.c:34]   --->   Operation 516 'or' 'or_ln34_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln34_5 = zext i14 %or_ln34_5" [CCode/viterbi.c:34]   --->   Operation 517 'zext' 'zext_ln34_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 518 [1/1] (0.00ns)   --->   "%llike_addr_11 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_5" [CCode/viterbi.c:34]   --->   Operation 518 'getelementptr' 'llike_addr_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 519 [2/5] (8.23ns)   --->   "%add = dadd i64 %reuse_select, i64 %bitcast_ln31" [CCode/viterbi.c:30]   --->   Operation 519 'dadd' 'add' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 520 [2/5] (8.23ns)   --->   "%add3 = dadd i64 %llike_load_3, i64 %bitcast_ln35" [CCode/viterbi.c:34]   --->   Operation 520 'dadd' 'add3' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 521 [3/5] (8.23ns)   --->   "%add3_1 = dadd i64 %llike_load_4, i64 %bitcast_ln35_1" [CCode/viterbi.c:34]   --->   Operation 521 'dadd' 'add3_1' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 522 [4/5] (8.23ns)   --->   "%add3_2 = dadd i64 %llike_load_5, i64 %bitcast_ln35_2" [CCode/viterbi.c:34]   --->   Operation 522 'dadd' 'add3_2' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 523 [1/1] (0.00ns)   --->   "%bitcast_ln35_3 = bitcast i64 %transition_load_5" [CCode/viterbi.c:35]   --->   Operation 523 'bitcast' 'bitcast_ln35_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 524 [5/5] (8.23ns)   --->   "%add3_3 = dadd i64 %llike_load_6, i64 %bitcast_ln35_3" [CCode/viterbi.c:34]   --->   Operation 524 'dadd' 'add3_3' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 525 [1/2] (3.25ns)   --->   "%llike_load_7 = load i14 %llike_addr_10" [CCode/viterbi.c:34]   --->   Operation 525 'load' 'llike_load_7' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_18 : Operation 526 [1/2] (3.25ns)   --->   "%transition_load_6 = load i12 %transition_addr_6" [CCode/viterbi.c:35]   --->   Operation 526 'load' 'transition_load_6' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 527 [2/2] (3.25ns)   --->   "%llike_load_8 = load i14 %llike_addr_11" [CCode/viterbi.c:34]   --->   Operation 527 'load' 'llike_load_8' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_18 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i8 %or_ln35_1" [CCode/viterbi.c:35]   --->   Operation 528 'sext' 'sext_ln35_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i9 %sext_ln35_1" [CCode/viterbi.c:35]   --->   Operation 529 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 530 [1/1] (0.00ns)   --->   "%transition_addr_7 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_5" [CCode/viterbi.c:35]   --->   Operation 530 'getelementptr' 'transition_addr_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_18 : Operation 531 [2/2] (3.25ns)   --->   "%transition_load_7 = load i12 %transition_addr_7" [CCode/viterbi.c:35]   --->   Operation 531 'load' 'transition_load_7' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 19 <SV = 11> <Delay = 8.23>
ST_19 : Operation 532 [1/1] (0.00ns)   --->   "%or_ln34_6 = or i14 %tmp_380, i14 7" [CCode/viterbi.c:34]   --->   Operation 532 'or' 'or_ln34_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln34_6 = zext i14 %or_ln34_6" [CCode/viterbi.c:34]   --->   Operation 533 'zext' 'zext_ln34_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 534 [1/1] (0.00ns)   --->   "%llike_addr_12 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_6" [CCode/viterbi.c:34]   --->   Operation 534 'getelementptr' 'llike_addr_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 535 [1/5] (8.23ns)   --->   "%add = dadd i64 %reuse_select, i64 %bitcast_ln31" [CCode/viterbi.c:30]   --->   Operation 535 'dadd' 'add' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 536 [1/5] (8.23ns)   --->   "%add3 = dadd i64 %llike_load_3, i64 %bitcast_ln35" [CCode/viterbi.c:34]   --->   Operation 536 'dadd' 'add3' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 537 [2/5] (8.23ns)   --->   "%add3_1 = dadd i64 %llike_load_4, i64 %bitcast_ln35_1" [CCode/viterbi.c:34]   --->   Operation 537 'dadd' 'add3_1' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 538 [3/5] (8.23ns)   --->   "%add3_2 = dadd i64 %llike_load_5, i64 %bitcast_ln35_2" [CCode/viterbi.c:34]   --->   Operation 538 'dadd' 'add3_2' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 539 [4/5] (8.23ns)   --->   "%add3_3 = dadd i64 %llike_load_6, i64 %bitcast_ln35_3" [CCode/viterbi.c:34]   --->   Operation 539 'dadd' 'add3_3' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 540 [1/1] (0.00ns)   --->   "%bitcast_ln35_4 = bitcast i64 %transition_load_6" [CCode/viterbi.c:35]   --->   Operation 540 'bitcast' 'bitcast_ln35_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 541 [5/5] (8.23ns)   --->   "%add3_4 = dadd i64 %llike_load_7, i64 %bitcast_ln35_4" [CCode/viterbi.c:34]   --->   Operation 541 'dadd' 'add3_4' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 542 [1/2] (3.25ns)   --->   "%llike_load_8 = load i14 %llike_addr_11" [CCode/viterbi.c:34]   --->   Operation 542 'load' 'llike_load_8' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_19 : Operation 543 [1/2] (3.25ns)   --->   "%transition_load_7 = load i12 %transition_addr_7" [CCode/viterbi.c:35]   --->   Operation 543 'load' 'transition_load_7' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 544 [2/2] (3.25ns)   --->   "%llike_load_9 = load i14 %llike_addr_12" [CCode/viterbi.c:34]   --->   Operation 544 'load' 'llike_load_9' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_19 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln35_2 = sext i7 %or_ln" [CCode/viterbi.c:35]   --->   Operation 545 'sext' 'sext_ln35_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i9 %sext_ln35_2" [CCode/viterbi.c:35]   --->   Operation 546 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 547 [1/1] (0.00ns)   --->   "%transition_addr_8 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_6" [CCode/viterbi.c:35]   --->   Operation 547 'getelementptr' 'transition_addr_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_19 : Operation 548 [2/2] (3.25ns)   --->   "%transition_load_8 = load i12 %transition_addr_8" [CCode/viterbi.c:35]   --->   Operation 548 'load' 'transition_load_8' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 20 <SV = 12> <Delay = 8.23>
ST_20 : Operation 549 [1/1] (0.00ns)   --->   "%or_ln34_7 = or i14 %tmp_380, i14 8" [CCode/viterbi.c:34]   --->   Operation 549 'or' 'or_ln34_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln34_7 = zext i14 %or_ln34_7" [CCode/viterbi.c:34]   --->   Operation 550 'zext' 'zext_ln34_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 551 [1/1] (0.00ns)   --->   "%llike_addr_13 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_7" [CCode/viterbi.c:34]   --->   Operation 551 'getelementptr' 'llike_addr_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 552 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i64 %emission_load_1" [CCode/viterbi.c:32]   --->   Operation 552 'bitcast' 'bitcast_ln32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 553 [5/5] (8.23ns)   --->   "%min_p_2 = dadd i64 %add, i64 %bitcast_ln32" [CCode/viterbi.c:31]   --->   Operation 553 'dadd' 'min_p_2' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 554 [5/5] (8.23ns)   --->   "%p = dadd i64 %add3, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 554 'dadd' 'p' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 555 [1/5] (8.23ns)   --->   "%add3_1 = dadd i64 %llike_load_4, i64 %bitcast_ln35_1" [CCode/viterbi.c:34]   --->   Operation 555 'dadd' 'add3_1' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 556 [2/5] (8.23ns)   --->   "%add3_2 = dadd i64 %llike_load_5, i64 %bitcast_ln35_2" [CCode/viterbi.c:34]   --->   Operation 556 'dadd' 'add3_2' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 557 [3/5] (8.23ns)   --->   "%add3_3 = dadd i64 %llike_load_6, i64 %bitcast_ln35_3" [CCode/viterbi.c:34]   --->   Operation 557 'dadd' 'add3_3' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 558 [4/5] (8.23ns)   --->   "%add3_4 = dadd i64 %llike_load_7, i64 %bitcast_ln35_4" [CCode/viterbi.c:34]   --->   Operation 558 'dadd' 'add3_4' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 559 [1/2] (3.25ns)   --->   "%llike_load_9 = load i14 %llike_addr_12" [CCode/viterbi.c:34]   --->   Operation 559 'load' 'llike_load_9' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_20 : Operation 560 [1/2] (3.25ns)   --->   "%transition_load_8 = load i12 %transition_addr_8" [CCode/viterbi.c:35]   --->   Operation 560 'load' 'transition_load_8' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 561 [2/2] (3.25ns)   --->   "%llike_load_10 = load i14 %llike_addr_13" [CCode/viterbi.c:34]   --->   Operation 561 'load' 'llike_load_10' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_20 : Operation 562 [1/1] (0.00ns)   --->   "%or_ln35_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 562 'bitconcatenate' 'or_ln35_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i10 %or_ln35_7" [CCode/viterbi.c:35]   --->   Operation 563 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 564 [1/1] (0.00ns)   --->   "%transition_addr_9 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_7" [CCode/viterbi.c:35]   --->   Operation 564 'getelementptr' 'transition_addr_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_20 : Operation 565 [2/2] (3.25ns)   --->   "%transition_load_9 = load i12 %transition_addr_9" [CCode/viterbi.c:35]   --->   Operation 565 'load' 'transition_load_9' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 21 <SV = 13> <Delay = 8.23>
ST_21 : Operation 566 [1/1] (0.00ns)   --->   "%or_ln34_8 = or i14 %tmp_380, i14 9" [CCode/viterbi.c:34]   --->   Operation 566 'or' 'or_ln34_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln34_8 = zext i14 %or_ln34_8" [CCode/viterbi.c:34]   --->   Operation 567 'zext' 'zext_ln34_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 568 [1/1] (0.00ns)   --->   "%llike_addr_14 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_8" [CCode/viterbi.c:34]   --->   Operation 568 'getelementptr' 'llike_addr_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 569 [4/5] (8.23ns)   --->   "%min_p_2 = dadd i64 %add, i64 %bitcast_ln32" [CCode/viterbi.c:31]   --->   Operation 569 'dadd' 'min_p_2' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 570 [4/5] (8.23ns)   --->   "%p = dadd i64 %add3, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 570 'dadd' 'p' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 571 [5/5] (8.23ns)   --->   "%p_1 = dadd i64 %add3_1, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 571 'dadd' 'p_1' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 572 [1/5] (8.23ns)   --->   "%add3_2 = dadd i64 %llike_load_5, i64 %bitcast_ln35_2" [CCode/viterbi.c:34]   --->   Operation 572 'dadd' 'add3_2' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 573 [2/5] (8.23ns)   --->   "%add3_3 = dadd i64 %llike_load_6, i64 %bitcast_ln35_3" [CCode/viterbi.c:34]   --->   Operation 573 'dadd' 'add3_3' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 574 [3/5] (8.23ns)   --->   "%add3_4 = dadd i64 %llike_load_7, i64 %bitcast_ln35_4" [CCode/viterbi.c:34]   --->   Operation 574 'dadd' 'add3_4' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 575 [1/1] (0.00ns)   --->   "%bitcast_ln35_5 = bitcast i64 %transition_load_7" [CCode/viterbi.c:35]   --->   Operation 575 'bitcast' 'bitcast_ln35_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 576 [5/5] (8.23ns)   --->   "%add3_5 = dadd i64 %llike_load_8, i64 %bitcast_ln35_5" [CCode/viterbi.c:34]   --->   Operation 576 'dadd' 'add3_5' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 577 [1/2] (3.25ns)   --->   "%llike_load_10 = load i14 %llike_addr_13" [CCode/viterbi.c:34]   --->   Operation 577 'load' 'llike_load_10' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_21 : Operation 578 [1/2] (3.25ns)   --->   "%transition_load_9 = load i12 %transition_addr_9" [CCode/viterbi.c:35]   --->   Operation 578 'load' 'transition_load_9' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 579 [2/2] (3.25ns)   --->   "%llike_load_11 = load i14 %llike_addr_14" [CCode/viterbi.c:34]   --->   Operation 579 'load' 'llike_load_11' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_21 : Operation 580 [1/1] (0.00ns)   --->   "%or_ln35_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 580 'bitconcatenate' 'or_ln35_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i10 %or_ln35_8" [CCode/viterbi.c:35]   --->   Operation 581 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 582 [1/1] (0.00ns)   --->   "%transition_addr_10 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_8" [CCode/viterbi.c:35]   --->   Operation 582 'getelementptr' 'transition_addr_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_21 : Operation 583 [2/2] (3.25ns)   --->   "%transition_load_10 = load i12 %transition_addr_10" [CCode/viterbi.c:35]   --->   Operation 583 'load' 'transition_load_10' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 22 <SV = 14> <Delay = 8.23>
ST_22 : Operation 584 [1/1] (0.00ns)   --->   "%or_ln34_9 = or i14 %tmp_380, i14 10" [CCode/viterbi.c:34]   --->   Operation 584 'or' 'or_ln34_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln34_9 = zext i14 %or_ln34_9" [CCode/viterbi.c:34]   --->   Operation 585 'zext' 'zext_ln34_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 586 [1/1] (0.00ns)   --->   "%llike_addr_15 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_9" [CCode/viterbi.c:34]   --->   Operation 586 'getelementptr' 'llike_addr_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 587 [3/5] (8.23ns)   --->   "%min_p_2 = dadd i64 %add, i64 %bitcast_ln32" [CCode/viterbi.c:31]   --->   Operation 587 'dadd' 'min_p_2' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 588 [3/5] (8.23ns)   --->   "%p = dadd i64 %add3, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 588 'dadd' 'p' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 589 [4/5] (8.23ns)   --->   "%p_1 = dadd i64 %add3_1, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 589 'dadd' 'p_1' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 590 [5/5] (8.23ns)   --->   "%p_s = dadd i64 %add3_2, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 590 'dadd' 'p_s' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 591 [1/5] (8.23ns)   --->   "%add3_3 = dadd i64 %llike_load_6, i64 %bitcast_ln35_3" [CCode/viterbi.c:34]   --->   Operation 591 'dadd' 'add3_3' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 592 [2/5] (8.23ns)   --->   "%add3_4 = dadd i64 %llike_load_7, i64 %bitcast_ln35_4" [CCode/viterbi.c:34]   --->   Operation 592 'dadd' 'add3_4' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 593 [4/5] (8.23ns)   --->   "%add3_5 = dadd i64 %llike_load_8, i64 %bitcast_ln35_5" [CCode/viterbi.c:34]   --->   Operation 593 'dadd' 'add3_5' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 594 [1/1] (0.00ns)   --->   "%bitcast_ln35_6 = bitcast i64 %transition_load_8" [CCode/viterbi.c:35]   --->   Operation 594 'bitcast' 'bitcast_ln35_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 595 [5/5] (8.23ns)   --->   "%add3_6 = dadd i64 %llike_load_9, i64 %bitcast_ln35_6" [CCode/viterbi.c:34]   --->   Operation 595 'dadd' 'add3_6' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 596 [1/2] (3.25ns)   --->   "%llike_load_11 = load i14 %llike_addr_14" [CCode/viterbi.c:34]   --->   Operation 596 'load' 'llike_load_11' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_22 : Operation 597 [1/2] (3.25ns)   --->   "%transition_load_10 = load i12 %transition_addr_10" [CCode/viterbi.c:35]   --->   Operation 597 'load' 'transition_load_10' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 598 [2/2] (3.25ns)   --->   "%llike_load_12 = load i14 %llike_addr_15" [CCode/viterbi.c:34]   --->   Operation 598 'load' 'llike_load_12' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_22 : Operation 599 [1/1] (0.00ns)   --->   "%or_ln35_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 599 'bitconcatenate' 'or_ln35_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i10 %or_ln35_9" [CCode/viterbi.c:35]   --->   Operation 600 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 601 [1/1] (0.00ns)   --->   "%transition_addr_11 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_9" [CCode/viterbi.c:35]   --->   Operation 601 'getelementptr' 'transition_addr_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_22 : Operation 602 [2/2] (3.25ns)   --->   "%transition_load_11 = load i12 %transition_addr_11" [CCode/viterbi.c:35]   --->   Operation 602 'load' 'transition_load_11' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 23 <SV = 15> <Delay = 8.23>
ST_23 : Operation 603 [1/1] (0.00ns)   --->   "%or_ln34_10 = or i14 %tmp_380, i14 11" [CCode/viterbi.c:34]   --->   Operation 603 'or' 'or_ln34_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln34_10 = zext i14 %or_ln34_10" [CCode/viterbi.c:34]   --->   Operation 604 'zext' 'zext_ln34_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 605 [1/1] (0.00ns)   --->   "%llike_addr_16 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_10" [CCode/viterbi.c:34]   --->   Operation 605 'getelementptr' 'llike_addr_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 606 [2/5] (8.23ns)   --->   "%min_p_2 = dadd i64 %add, i64 %bitcast_ln32" [CCode/viterbi.c:31]   --->   Operation 606 'dadd' 'min_p_2' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 607 [2/5] (8.23ns)   --->   "%p = dadd i64 %add3, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 607 'dadd' 'p' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 608 [3/5] (8.23ns)   --->   "%p_1 = dadd i64 %add3_1, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 608 'dadd' 'p_1' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 609 [4/5] (8.23ns)   --->   "%p_s = dadd i64 %add3_2, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 609 'dadd' 'p_s' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 610 [5/5] (8.23ns)   --->   "%p_2 = dadd i64 %add3_3, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 610 'dadd' 'p_2' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 611 [1/5] (8.23ns)   --->   "%add3_4 = dadd i64 %llike_load_7, i64 %bitcast_ln35_4" [CCode/viterbi.c:34]   --->   Operation 611 'dadd' 'add3_4' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 612 [3/5] (8.23ns)   --->   "%add3_5 = dadd i64 %llike_load_8, i64 %bitcast_ln35_5" [CCode/viterbi.c:34]   --->   Operation 612 'dadd' 'add3_5' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 613 [4/5] (8.23ns)   --->   "%add3_6 = dadd i64 %llike_load_9, i64 %bitcast_ln35_6" [CCode/viterbi.c:34]   --->   Operation 613 'dadd' 'add3_6' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 614 [1/1] (0.00ns)   --->   "%bitcast_ln35_7 = bitcast i64 %transition_load_9" [CCode/viterbi.c:35]   --->   Operation 614 'bitcast' 'bitcast_ln35_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 615 [5/5] (8.23ns)   --->   "%add3_7 = dadd i64 %llike_load_10, i64 %bitcast_ln35_7" [CCode/viterbi.c:34]   --->   Operation 615 'dadd' 'add3_7' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 616 [1/2] (3.25ns)   --->   "%llike_load_12 = load i14 %llike_addr_15" [CCode/viterbi.c:34]   --->   Operation 616 'load' 'llike_load_12' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_23 : Operation 617 [1/2] (3.25ns)   --->   "%transition_load_11 = load i12 %transition_addr_11" [CCode/viterbi.c:35]   --->   Operation 617 'load' 'transition_load_11' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 618 [2/2] (3.25ns)   --->   "%llike_load_13 = load i14 %llike_addr_16" [CCode/viterbi.c:34]   --->   Operation 618 'load' 'llike_load_13' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_23 : Operation 619 [1/1] (0.00ns)   --->   "%or_ln35_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 619 'bitconcatenate' 'or_ln35_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i10 %or_ln35_s" [CCode/viterbi.c:35]   --->   Operation 620 'zext' 'zext_ln35_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 621 [1/1] (0.00ns)   --->   "%transition_addr_12 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_10" [CCode/viterbi.c:35]   --->   Operation 621 'getelementptr' 'transition_addr_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_23 : Operation 622 [2/2] (3.25ns)   --->   "%transition_load_12 = load i12 %transition_addr_12" [CCode/viterbi.c:35]   --->   Operation 622 'load' 'transition_load_12' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 24 <SV = 16> <Delay = 8.23>
ST_24 : Operation 623 [1/1] (0.00ns)   --->   "%or_ln34_11 = or i14 %tmp_380, i14 12" [CCode/viterbi.c:34]   --->   Operation 623 'or' 'or_ln34_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln34_11 = zext i14 %or_ln34_11" [CCode/viterbi.c:34]   --->   Operation 624 'zext' 'zext_ln34_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 625 [1/1] (0.00ns)   --->   "%llike_addr_17 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_11" [CCode/viterbi.c:34]   --->   Operation 625 'getelementptr' 'llike_addr_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 626 [1/5] (8.23ns)   --->   "%min_p_2 = dadd i64 %add, i64 %bitcast_ln32" [CCode/viterbi.c:31]   --->   Operation 626 'dadd' 'min_p_2' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 627 [1/5] (8.23ns)   --->   "%p = dadd i64 %add3, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 627 'dadd' 'p' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 628 [2/5] (8.23ns)   --->   "%p_1 = dadd i64 %add3_1, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 628 'dadd' 'p_1' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 629 [3/5] (8.23ns)   --->   "%p_s = dadd i64 %add3_2, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 629 'dadd' 'p_s' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 630 [4/5] (8.23ns)   --->   "%p_2 = dadd i64 %add3_3, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 630 'dadd' 'p_2' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 631 [5/5] (8.23ns)   --->   "%p_4 = dadd i64 %add3_4, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 631 'dadd' 'p_4' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 632 [2/5] (8.23ns)   --->   "%add3_5 = dadd i64 %llike_load_8, i64 %bitcast_ln35_5" [CCode/viterbi.c:34]   --->   Operation 632 'dadd' 'add3_5' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 633 [3/5] (8.23ns)   --->   "%add3_6 = dadd i64 %llike_load_9, i64 %bitcast_ln35_6" [CCode/viterbi.c:34]   --->   Operation 633 'dadd' 'add3_6' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 634 [4/5] (8.23ns)   --->   "%add3_7 = dadd i64 %llike_load_10, i64 %bitcast_ln35_7" [CCode/viterbi.c:34]   --->   Operation 634 'dadd' 'add3_7' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 635 [1/1] (0.00ns)   --->   "%bitcast_ln35_8 = bitcast i64 %transition_load_10" [CCode/viterbi.c:35]   --->   Operation 635 'bitcast' 'bitcast_ln35_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 636 [5/5] (8.23ns)   --->   "%add3_8 = dadd i64 %llike_load_11, i64 %bitcast_ln35_8" [CCode/viterbi.c:34]   --->   Operation 636 'dadd' 'add3_8' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 637 [1/2] (3.25ns)   --->   "%llike_load_13 = load i14 %llike_addr_16" [CCode/viterbi.c:34]   --->   Operation 637 'load' 'llike_load_13' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_24 : Operation 638 [1/2] (3.25ns)   --->   "%transition_load_12 = load i12 %transition_addr_12" [CCode/viterbi.c:35]   --->   Operation 638 'load' 'transition_load_12' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 639 [2/2] (3.25ns)   --->   "%llike_load_14 = load i14 %llike_addr_17" [CCode/viterbi.c:34]   --->   Operation 639 'load' 'llike_load_14' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_24 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln35_3 = sext i9 %or_ln35_3" [CCode/viterbi.c:35]   --->   Operation 640 'sext' 'sext_ln35_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i10 %sext_ln35_3" [CCode/viterbi.c:35]   --->   Operation 641 'zext' 'zext_ln35_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 642 [1/1] (0.00ns)   --->   "%transition_addr_13 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_11" [CCode/viterbi.c:35]   --->   Operation 642 'getelementptr' 'transition_addr_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_24 : Operation 643 [2/2] (3.25ns)   --->   "%transition_load_13 = load i12 %transition_addr_13" [CCode/viterbi.c:35]   --->   Operation 643 'load' 'transition_load_13' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 25 <SV = 17> <Delay = 8.23>
ST_25 : Operation 644 [1/1] (0.00ns)   --->   "%or_ln34_12 = or i14 %tmp_380, i14 13" [CCode/viterbi.c:34]   --->   Operation 644 'or' 'or_ln34_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln34_12 = zext i14 %or_ln34_12" [CCode/viterbi.c:34]   --->   Operation 645 'zext' 'zext_ln34_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 646 [1/1] (0.00ns)   --->   "%llike_addr_18 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_12" [CCode/viterbi.c:34]   --->   Operation 646 'getelementptr' 'llike_addr_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 647 [2/2] (5.46ns)   --->   "%tmp_5 = fcmp_olt  i64 %p, i64 %min_p_2" [CCode/viterbi.c:37]   --->   Operation 647 'dcmp' 'tmp_5' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 648 [1/5] (8.23ns)   --->   "%p_1 = dadd i64 %add3_1, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 648 'dadd' 'p_1' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 649 [2/5] (8.23ns)   --->   "%p_s = dadd i64 %add3_2, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 649 'dadd' 'p_s' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 650 [3/5] (8.23ns)   --->   "%p_2 = dadd i64 %add3_3, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 650 'dadd' 'p_2' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 651 [4/5] (8.23ns)   --->   "%p_4 = dadd i64 %add3_4, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 651 'dadd' 'p_4' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 652 [1/5] (8.23ns)   --->   "%add3_5 = dadd i64 %llike_load_8, i64 %bitcast_ln35_5" [CCode/viterbi.c:34]   --->   Operation 652 'dadd' 'add3_5' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 653 [2/5] (8.23ns)   --->   "%add3_6 = dadd i64 %llike_load_9, i64 %bitcast_ln35_6" [CCode/viterbi.c:34]   --->   Operation 653 'dadd' 'add3_6' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 654 [3/5] (8.23ns)   --->   "%add3_7 = dadd i64 %llike_load_10, i64 %bitcast_ln35_7" [CCode/viterbi.c:34]   --->   Operation 654 'dadd' 'add3_7' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 655 [4/5] (8.23ns)   --->   "%add3_8 = dadd i64 %llike_load_11, i64 %bitcast_ln35_8" [CCode/viterbi.c:34]   --->   Operation 655 'dadd' 'add3_8' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 656 [1/1] (0.00ns)   --->   "%bitcast_ln35_9 = bitcast i64 %transition_load_11" [CCode/viterbi.c:35]   --->   Operation 656 'bitcast' 'bitcast_ln35_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 657 [5/5] (8.23ns)   --->   "%add3_9 = dadd i64 %llike_load_12, i64 %bitcast_ln35_9" [CCode/viterbi.c:34]   --->   Operation 657 'dadd' 'add3_9' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 658 [1/1] (0.00ns)   --->   "%bitcast_ln35_10 = bitcast i64 %transition_load_12" [CCode/viterbi.c:35]   --->   Operation 658 'bitcast' 'bitcast_ln35_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 659 [5/5] (8.23ns)   --->   "%add3_s = dadd i64 %llike_load_13, i64 %bitcast_ln35_10" [CCode/viterbi.c:34]   --->   Operation 659 'dadd' 'add3_s' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 660 [1/2] (3.25ns)   --->   "%llike_load_14 = load i14 %llike_addr_17" [CCode/viterbi.c:34]   --->   Operation 660 'load' 'llike_load_14' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_25 : Operation 661 [1/2] (3.25ns)   --->   "%transition_load_13 = load i12 %transition_addr_13" [CCode/viterbi.c:35]   --->   Operation 661 'load' 'transition_load_13' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 662 [2/2] (3.25ns)   --->   "%llike_load_15 = load i14 %llike_addr_18" [CCode/viterbi.c:34]   --->   Operation 662 'load' 'llike_load_15' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_25 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln35_4 = sext i9 %or_ln35_4" [CCode/viterbi.c:35]   --->   Operation 663 'sext' 'sext_ln35_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln35_12 = zext i10 %sext_ln35_4" [CCode/viterbi.c:35]   --->   Operation 664 'zext' 'zext_ln35_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 665 [1/1] (0.00ns)   --->   "%transition_addr_14 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_12" [CCode/viterbi.c:35]   --->   Operation 665 'getelementptr' 'transition_addr_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_25 : Operation 666 [2/2] (3.25ns)   --->   "%transition_load_14 = load i12 %transition_addr_14" [CCode/viterbi.c:35]   --->   Operation 666 'load' 'transition_load_14' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 26 <SV = 18> <Delay = 8.23>
ST_26 : Operation 667 [1/1] (0.00ns)   --->   "%or_ln34_13 = or i14 %tmp_380, i14 14" [CCode/viterbi.c:34]   --->   Operation 667 'or' 'or_ln34_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln34_13 = zext i14 %or_ln34_13" [CCode/viterbi.c:34]   --->   Operation 668 'zext' 'zext_ln34_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 669 [1/1] (0.00ns)   --->   "%llike_addr_19 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_13" [CCode/viterbi.c:34]   --->   Operation 669 'getelementptr' 'llike_addr_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 670 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i64 %p" [CCode/viterbi.c:37]   --->   Operation 670 'bitcast' 'bitcast_ln37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 671 'partselect' 'tmp_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i64 %bitcast_ln37" [CCode/viterbi.c:37]   --->   Operation 672 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 673 [1/1] (0.00ns)   --->   "%bitcast_ln37_1 = bitcast i64 %min_p_2" [CCode/viterbi.c:37]   --->   Operation 673 'bitcast' 'bitcast_ln37_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_1, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 674 'partselect' 'tmp_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 675 [1/1] (0.00ns)   --->   "%trunc_ln37_1 = trunc i64 %bitcast_ln37_1" [CCode/viterbi.c:37]   --->   Operation 675 'trunc' 'trunc_ln37_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 676 [1/1] (1.88ns)   --->   "%icmp_ln37 = icmp_ne  i11 %tmp_3, i11 2047" [CCode/viterbi.c:37]   --->   Operation 676 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 677 [1/1] (2.89ns)   --->   "%icmp_ln37_1 = icmp_eq  i52 %trunc_ln37, i52 0" [CCode/viterbi.c:37]   --->   Operation 677 'icmp' 'icmp_ln37_1' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_1)   --->   "%or_ln37 = or i1 %icmp_ln37_1, i1 %icmp_ln37" [CCode/viterbi.c:37]   --->   Operation 678 'or' 'or_ln37' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 679 [1/1] (1.88ns)   --->   "%icmp_ln37_2 = icmp_ne  i11 %tmp_4, i11 2047" [CCode/viterbi.c:37]   --->   Operation 679 'icmp' 'icmp_ln37_2' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 680 [1/1] (2.89ns)   --->   "%icmp_ln37_3 = icmp_eq  i52 %trunc_ln37_1, i52 0" [CCode/viterbi.c:37]   --->   Operation 680 'icmp' 'icmp_ln37_3' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_1)   --->   "%or_ln37_1 = or i1 %icmp_ln37_3, i1 %icmp_ln37_2" [CCode/viterbi.c:37]   --->   Operation 681 'or' 'or_ln37_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_1)   --->   "%and_ln37 = and i1 %or_ln37, i1 %or_ln37_1" [CCode/viterbi.c:37]   --->   Operation 682 'and' 'and_ln37' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 683 [1/2] (5.46ns)   --->   "%tmp_5 = fcmp_olt  i64 %p, i64 %min_p_2" [CCode/viterbi.c:37]   --->   Operation 683 'dcmp' 'tmp_5' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 684 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_1 = and i1 %and_ln37, i1 %tmp_5" [CCode/viterbi.c:37]   --->   Operation 684 'and' 'and_ln37_1' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 685 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37 = select i1 %and_ln37_1, i64 %p, i64 %min_p_2" [CCode/viterbi.c:37]   --->   Operation 685 'select' 'select_ln37' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 686 [1/5] (8.23ns)   --->   "%p_s = dadd i64 %add3_2, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 686 'dadd' 'p_s' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 687 [2/5] (8.23ns)   --->   "%p_2 = dadd i64 %add3_3, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 687 'dadd' 'p_2' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 688 [3/5] (8.23ns)   --->   "%p_4 = dadd i64 %add3_4, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 688 'dadd' 'p_4' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 689 [5/5] (8.23ns)   --->   "%p_5 = dadd i64 %add3_5, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 689 'dadd' 'p_5' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 690 [1/5] (8.23ns)   --->   "%add3_6 = dadd i64 %llike_load_9, i64 %bitcast_ln35_6" [CCode/viterbi.c:34]   --->   Operation 690 'dadd' 'add3_6' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 691 [2/5] (8.23ns)   --->   "%add3_7 = dadd i64 %llike_load_10, i64 %bitcast_ln35_7" [CCode/viterbi.c:34]   --->   Operation 691 'dadd' 'add3_7' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 692 [3/5] (8.23ns)   --->   "%add3_8 = dadd i64 %llike_load_11, i64 %bitcast_ln35_8" [CCode/viterbi.c:34]   --->   Operation 692 'dadd' 'add3_8' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 693 [4/5] (8.23ns)   --->   "%add3_9 = dadd i64 %llike_load_12, i64 %bitcast_ln35_9" [CCode/viterbi.c:34]   --->   Operation 693 'dadd' 'add3_9' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 694 [4/5] (8.23ns)   --->   "%add3_s = dadd i64 %llike_load_13, i64 %bitcast_ln35_10" [CCode/viterbi.c:34]   --->   Operation 694 'dadd' 'add3_s' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 695 [1/1] (0.00ns)   --->   "%bitcast_ln35_11 = bitcast i64 %transition_load_13" [CCode/viterbi.c:35]   --->   Operation 695 'bitcast' 'bitcast_ln35_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 696 [5/5] (8.23ns)   --->   "%add3_10 = dadd i64 %llike_load_14, i64 %bitcast_ln35_11" [CCode/viterbi.c:34]   --->   Operation 696 'dadd' 'add3_10' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 697 [1/2] (3.25ns)   --->   "%llike_load_15 = load i14 %llike_addr_18" [CCode/viterbi.c:34]   --->   Operation 697 'load' 'llike_load_15' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_26 : Operation 698 [1/2] (3.25ns)   --->   "%transition_load_14 = load i12 %transition_addr_14" [CCode/viterbi.c:35]   --->   Operation 698 'load' 'transition_load_14' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 699 [2/2] (3.25ns)   --->   "%llike_load_16 = load i14 %llike_addr_19" [CCode/viterbi.c:34]   --->   Operation 699 'load' 'llike_load_16' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_26 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln35_5 = sext i8 %or_ln35_1" [CCode/viterbi.c:35]   --->   Operation 700 'sext' 'sext_ln35_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln35_13 = zext i10 %sext_ln35_5" [CCode/viterbi.c:35]   --->   Operation 701 'zext' 'zext_ln35_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 702 [1/1] (0.00ns)   --->   "%transition_addr_15 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_13" [CCode/viterbi.c:35]   --->   Operation 702 'getelementptr' 'transition_addr_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_26 : Operation 703 [2/2] (3.25ns)   --->   "%transition_load_15 = load i12 %transition_addr_15" [CCode/viterbi.c:35]   --->   Operation 703 'load' 'transition_load_15' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 27 <SV = 19> <Delay = 8.23>
ST_27 : Operation 704 [1/1] (0.00ns)   --->   "%or_ln34_14 = or i14 %tmp_380, i14 15" [CCode/viterbi.c:34]   --->   Operation 704 'or' 'or_ln34_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln34_14 = zext i14 %or_ln34_14" [CCode/viterbi.c:34]   --->   Operation 705 'zext' 'zext_ln34_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 706 [1/1] (0.00ns)   --->   "%llike_addr_20 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_14" [CCode/viterbi.c:34]   --->   Operation 706 'getelementptr' 'llike_addr_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 707 [2/2] (5.46ns)   --->   "%tmp_8 = fcmp_olt  i64 %p_1, i64 %select_ln37" [CCode/viterbi.c:37]   --->   Operation 707 'dcmp' 'tmp_8' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 708 [1/5] (8.23ns)   --->   "%p_2 = dadd i64 %add3_3, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 708 'dadd' 'p_2' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 709 [2/5] (8.23ns)   --->   "%p_4 = dadd i64 %add3_4, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 709 'dadd' 'p_4' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 710 [4/5] (8.23ns)   --->   "%p_5 = dadd i64 %add3_5, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 710 'dadd' 'p_5' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 711 [5/5] (8.23ns)   --->   "%p_6 = dadd i64 %add3_6, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 711 'dadd' 'p_6' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 712 [1/5] (8.23ns)   --->   "%add3_7 = dadd i64 %llike_load_10, i64 %bitcast_ln35_7" [CCode/viterbi.c:34]   --->   Operation 712 'dadd' 'add3_7' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 713 [2/5] (8.23ns)   --->   "%add3_8 = dadd i64 %llike_load_11, i64 %bitcast_ln35_8" [CCode/viterbi.c:34]   --->   Operation 713 'dadd' 'add3_8' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 714 [3/5] (8.23ns)   --->   "%add3_9 = dadd i64 %llike_load_12, i64 %bitcast_ln35_9" [CCode/viterbi.c:34]   --->   Operation 714 'dadd' 'add3_9' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 715 [3/5] (8.23ns)   --->   "%add3_s = dadd i64 %llike_load_13, i64 %bitcast_ln35_10" [CCode/viterbi.c:34]   --->   Operation 715 'dadd' 'add3_s' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 716 [4/5] (8.23ns)   --->   "%add3_10 = dadd i64 %llike_load_14, i64 %bitcast_ln35_11" [CCode/viterbi.c:34]   --->   Operation 716 'dadd' 'add3_10' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 717 [1/1] (0.00ns)   --->   "%bitcast_ln35_12 = bitcast i64 %transition_load_14" [CCode/viterbi.c:35]   --->   Operation 717 'bitcast' 'bitcast_ln35_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 718 [5/5] (8.23ns)   --->   "%add3_11 = dadd i64 %llike_load_15, i64 %bitcast_ln35_12" [CCode/viterbi.c:34]   --->   Operation 718 'dadd' 'add3_11' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 719 [1/2] (3.25ns)   --->   "%llike_load_16 = load i14 %llike_addr_19" [CCode/viterbi.c:34]   --->   Operation 719 'load' 'llike_load_16' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_27 : Operation 720 [1/2] (3.25ns)   --->   "%transition_load_15 = load i12 %transition_addr_15" [CCode/viterbi.c:35]   --->   Operation 720 'load' 'transition_load_15' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 721 [2/2] (3.25ns)   --->   "%llike_load_17 = load i14 %llike_addr_20" [CCode/viterbi.c:34]   --->   Operation 721 'load' 'llike_load_17' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_27 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln35_6 = sext i7 %or_ln" [CCode/viterbi.c:35]   --->   Operation 722 'sext' 'sext_ln35_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln35_14 = zext i10 %sext_ln35_6" [CCode/viterbi.c:35]   --->   Operation 723 'zext' 'zext_ln35_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 724 [1/1] (0.00ns)   --->   "%transition_addr_16 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_14" [CCode/viterbi.c:35]   --->   Operation 724 'getelementptr' 'transition_addr_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 725 [2/2] (3.25ns)   --->   "%transition_load_16 = load i12 %transition_addr_16" [CCode/viterbi.c:35]   --->   Operation 725 'load' 'transition_load_16' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 28 <SV = 20> <Delay = 8.23>
ST_28 : Operation 726 [1/1] (0.00ns)   --->   "%or_ln34_15 = or i14 %tmp_380, i14 16" [CCode/viterbi.c:34]   --->   Operation 726 'or' 'or_ln34_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_28 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln34_15 = zext i14 %or_ln34_15" [CCode/viterbi.c:34]   --->   Operation 727 'zext' 'zext_ln34_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_28 : Operation 728 [1/1] (0.00ns)   --->   "%llike_addr_21 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_15" [CCode/viterbi.c:34]   --->   Operation 728 'getelementptr' 'llike_addr_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_28 : Operation 729 [1/1] (0.00ns)   --->   "%bitcast_ln37_2 = bitcast i64 %p_1" [CCode/viterbi.c:37]   --->   Operation 729 'bitcast' 'bitcast_ln37_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_28 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_2, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 730 'partselect' 'tmp_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_28 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln37_2 = trunc i64 %bitcast_ln37_2" [CCode/viterbi.c:37]   --->   Operation 731 'trunc' 'trunc_ln37_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_28 : Operation 732 [1/1] (0.00ns)   --->   "%bitcast_ln37_3 = bitcast i64 %select_ln37" [CCode/viterbi.c:37]   --->   Operation 732 'bitcast' 'bitcast_ln37_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_28 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_3, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 733 'partselect' 'tmp_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_28 : Operation 734 [1/1] (0.00ns)   --->   "%trunc_ln37_3 = trunc i64 %bitcast_ln37_3" [CCode/viterbi.c:37]   --->   Operation 734 'trunc' 'trunc_ln37_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_28 : Operation 735 [1/1] (1.88ns)   --->   "%icmp_ln37_4 = icmp_ne  i11 %tmp_6, i11 2047" [CCode/viterbi.c:37]   --->   Operation 735 'icmp' 'icmp_ln37_4' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 736 [1/1] (2.89ns)   --->   "%icmp_ln37_5 = icmp_eq  i52 %trunc_ln37_2, i52 0" [CCode/viterbi.c:37]   --->   Operation 736 'icmp' 'icmp_ln37_5' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_3)   --->   "%or_ln37_2 = or i1 %icmp_ln37_5, i1 %icmp_ln37_4" [CCode/viterbi.c:37]   --->   Operation 737 'or' 'or_ln37_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 738 [1/1] (1.88ns)   --->   "%icmp_ln37_6 = icmp_ne  i11 %tmp_7, i11 2047" [CCode/viterbi.c:37]   --->   Operation 738 'icmp' 'icmp_ln37_6' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 739 [1/1] (2.89ns)   --->   "%icmp_ln37_7 = icmp_eq  i52 %trunc_ln37_3, i52 0" [CCode/viterbi.c:37]   --->   Operation 739 'icmp' 'icmp_ln37_7' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_3)   --->   "%or_ln37_3 = or i1 %icmp_ln37_7, i1 %icmp_ln37_6" [CCode/viterbi.c:37]   --->   Operation 740 'or' 'or_ln37_3' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_3)   --->   "%and_ln37_2 = and i1 %or_ln37_2, i1 %or_ln37_3" [CCode/viterbi.c:37]   --->   Operation 741 'and' 'and_ln37_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 742 [1/2] (5.46ns)   --->   "%tmp_8 = fcmp_olt  i64 %p_1, i64 %select_ln37" [CCode/viterbi.c:37]   --->   Operation 742 'dcmp' 'tmp_8' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 743 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_3 = and i1 %and_ln37_2, i1 %tmp_8" [CCode/viterbi.c:37]   --->   Operation 743 'and' 'and_ln37_3' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 744 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_1 = select i1 %and_ln37_3, i64 %p_1, i64 %select_ln37" [CCode/viterbi.c:37]   --->   Operation 744 'select' 'select_ln37_1' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 745 [1/5] (8.23ns)   --->   "%p_4 = dadd i64 %add3_4, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 745 'dadd' 'p_4' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 746 [3/5] (8.23ns)   --->   "%p_5 = dadd i64 %add3_5, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 746 'dadd' 'p_5' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 747 [4/5] (8.23ns)   --->   "%p_6 = dadd i64 %add3_6, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 747 'dadd' 'p_6' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 748 [5/5] (8.23ns)   --->   "%p_7 = dadd i64 %add3_7, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 748 'dadd' 'p_7' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 749 [1/5] (8.23ns)   --->   "%add3_8 = dadd i64 %llike_load_11, i64 %bitcast_ln35_8" [CCode/viterbi.c:34]   --->   Operation 749 'dadd' 'add3_8' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 750 [2/5] (8.23ns)   --->   "%add3_9 = dadd i64 %llike_load_12, i64 %bitcast_ln35_9" [CCode/viterbi.c:34]   --->   Operation 750 'dadd' 'add3_9' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 751 [2/5] (8.23ns)   --->   "%add3_s = dadd i64 %llike_load_13, i64 %bitcast_ln35_10" [CCode/viterbi.c:34]   --->   Operation 751 'dadd' 'add3_s' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 752 [3/5] (8.23ns)   --->   "%add3_10 = dadd i64 %llike_load_14, i64 %bitcast_ln35_11" [CCode/viterbi.c:34]   --->   Operation 752 'dadd' 'add3_10' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 753 [4/5] (8.23ns)   --->   "%add3_11 = dadd i64 %llike_load_15, i64 %bitcast_ln35_12" [CCode/viterbi.c:34]   --->   Operation 753 'dadd' 'add3_11' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 754 [1/1] (0.00ns)   --->   "%bitcast_ln35_13 = bitcast i64 %transition_load_15" [CCode/viterbi.c:35]   --->   Operation 754 'bitcast' 'bitcast_ln35_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_28 : Operation 755 [5/5] (8.23ns)   --->   "%add3_12 = dadd i64 %llike_load_16, i64 %bitcast_ln35_13" [CCode/viterbi.c:34]   --->   Operation 755 'dadd' 'add3_12' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 756 [1/2] (3.25ns)   --->   "%llike_load_17 = load i14 %llike_addr_20" [CCode/viterbi.c:34]   --->   Operation 756 'load' 'llike_load_17' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_28 : Operation 757 [1/2] (3.25ns)   --->   "%transition_load_16 = load i12 %transition_addr_16" [CCode/viterbi.c:35]   --->   Operation 757 'load' 'transition_load_16' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 758 [2/2] (3.25ns)   --->   "%llike_load_18 = load i14 %llike_addr_21" [CCode/viterbi.c:34]   --->   Operation 758 'load' 'llike_load_18' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_28 : Operation 759 [1/1] (0.00ns)   --->   "%or_ln35_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 16, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 759 'bitconcatenate' 'or_ln35_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_28 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln35_15 = zext i11 %or_ln35_2" [CCode/viterbi.c:35]   --->   Operation 760 'zext' 'zext_ln35_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_28 : Operation 761 [1/1] (0.00ns)   --->   "%transition_addr_17 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_15" [CCode/viterbi.c:35]   --->   Operation 761 'getelementptr' 'transition_addr_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_28 : Operation 762 [2/2] (3.25ns)   --->   "%transition_load_17 = load i12 %transition_addr_17" [CCode/viterbi.c:35]   --->   Operation 762 'load' 'transition_load_17' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 29 <SV = 21> <Delay = 8.23>
ST_29 : Operation 763 [1/1] (0.00ns)   --->   "%or_ln34_16 = or i14 %tmp_380, i14 17" [CCode/viterbi.c:34]   --->   Operation 763 'or' 'or_ln34_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_29 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln34_16 = zext i14 %or_ln34_16" [CCode/viterbi.c:34]   --->   Operation 764 'zext' 'zext_ln34_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_29 : Operation 765 [1/1] (0.00ns)   --->   "%llike_addr_22 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_16" [CCode/viterbi.c:34]   --->   Operation 765 'getelementptr' 'llike_addr_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_29 : Operation 766 [2/2] (5.46ns)   --->   "%tmp_10 = fcmp_olt  i64 %p_s, i64 %select_ln37_1" [CCode/viterbi.c:37]   --->   Operation 766 'dcmp' 'tmp_10' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 767 [2/5] (8.23ns)   --->   "%p_5 = dadd i64 %add3_5, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 767 'dadd' 'p_5' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 768 [3/5] (8.23ns)   --->   "%p_6 = dadd i64 %add3_6, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 768 'dadd' 'p_6' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 769 [4/5] (8.23ns)   --->   "%p_7 = dadd i64 %add3_7, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 769 'dadd' 'p_7' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 770 [5/5] (8.23ns)   --->   "%p_8 = dadd i64 %add3_8, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 770 'dadd' 'p_8' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 771 [1/5] (8.23ns)   --->   "%add3_9 = dadd i64 %llike_load_12, i64 %bitcast_ln35_9" [CCode/viterbi.c:34]   --->   Operation 771 'dadd' 'add3_9' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 772 [1/5] (8.23ns)   --->   "%add3_s = dadd i64 %llike_load_13, i64 %bitcast_ln35_10" [CCode/viterbi.c:34]   --->   Operation 772 'dadd' 'add3_s' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 773 [2/5] (8.23ns)   --->   "%add3_10 = dadd i64 %llike_load_14, i64 %bitcast_ln35_11" [CCode/viterbi.c:34]   --->   Operation 773 'dadd' 'add3_10' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 774 [3/5] (8.23ns)   --->   "%add3_11 = dadd i64 %llike_load_15, i64 %bitcast_ln35_12" [CCode/viterbi.c:34]   --->   Operation 774 'dadd' 'add3_11' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 775 [4/5] (8.23ns)   --->   "%add3_12 = dadd i64 %llike_load_16, i64 %bitcast_ln35_13" [CCode/viterbi.c:34]   --->   Operation 775 'dadd' 'add3_12' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 776 [1/1] (0.00ns)   --->   "%bitcast_ln35_14 = bitcast i64 %transition_load_16" [CCode/viterbi.c:35]   --->   Operation 776 'bitcast' 'bitcast_ln35_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_29 : Operation 777 [5/5] (8.23ns)   --->   "%add3_13 = dadd i64 %llike_load_17, i64 %bitcast_ln35_14" [CCode/viterbi.c:34]   --->   Operation 777 'dadd' 'add3_13' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 778 [1/2] (3.25ns)   --->   "%llike_load_18 = load i14 %llike_addr_21" [CCode/viterbi.c:34]   --->   Operation 778 'load' 'llike_load_18' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_29 : Operation 779 [1/2] (3.25ns)   --->   "%transition_load_17 = load i12 %transition_addr_17" [CCode/viterbi.c:35]   --->   Operation 779 'load' 'transition_load_17' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 780 [2/2] (3.25ns)   --->   "%llike_load_19 = load i14 %llike_addr_22" [CCode/viterbi.c:34]   --->   Operation 780 'load' 'llike_load_19' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_29 : Operation 781 [1/1] (0.00ns)   --->   "%or_ln35_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 17, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 781 'bitconcatenate' 'or_ln35_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_29 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln35_16 = zext i11 %or_ln35_5" [CCode/viterbi.c:35]   --->   Operation 782 'zext' 'zext_ln35_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_29 : Operation 783 [1/1] (0.00ns)   --->   "%transition_addr_18 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_16" [CCode/viterbi.c:35]   --->   Operation 783 'getelementptr' 'transition_addr_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_29 : Operation 784 [2/2] (3.25ns)   --->   "%transition_load_18 = load i12 %transition_addr_18" [CCode/viterbi.c:35]   --->   Operation 784 'load' 'transition_load_18' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 30 <SV = 22> <Delay = 8.23>
ST_30 : Operation 785 [1/1] (0.00ns)   --->   "%or_ln34_17 = or i14 %tmp_380, i14 18" [CCode/viterbi.c:34]   --->   Operation 785 'or' 'or_ln34_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_30 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln34_17 = zext i14 %or_ln34_17" [CCode/viterbi.c:34]   --->   Operation 786 'zext' 'zext_ln34_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_30 : Operation 787 [1/1] (0.00ns)   --->   "%llike_addr_23 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_17" [CCode/viterbi.c:34]   --->   Operation 787 'getelementptr' 'llike_addr_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_30 : Operation 788 [1/1] (0.00ns)   --->   "%bitcast_ln37_4 = bitcast i64 %p_s" [CCode/viterbi.c:37]   --->   Operation 788 'bitcast' 'bitcast_ln37_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_30 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_4, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 789 'partselect' 'tmp_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_30 : Operation 790 [1/1] (0.00ns)   --->   "%trunc_ln37_4 = trunc i64 %bitcast_ln37_4" [CCode/viterbi.c:37]   --->   Operation 790 'trunc' 'trunc_ln37_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_30 : Operation 791 [1/1] (0.00ns)   --->   "%bitcast_ln37_5 = bitcast i64 %select_ln37_1" [CCode/viterbi.c:37]   --->   Operation 791 'bitcast' 'bitcast_ln37_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_30 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_5, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 792 'partselect' 'tmp_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_30 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln37_5 = trunc i64 %bitcast_ln37_5" [CCode/viterbi.c:37]   --->   Operation 793 'trunc' 'trunc_ln37_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_30 : Operation 794 [1/1] (1.88ns)   --->   "%icmp_ln37_8 = icmp_ne  i11 %tmp_9, i11 2047" [CCode/viterbi.c:37]   --->   Operation 794 'icmp' 'icmp_ln37_8' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 795 [1/1] (2.89ns)   --->   "%icmp_ln37_9 = icmp_eq  i52 %trunc_ln37_4, i52 0" [CCode/viterbi.c:37]   --->   Operation 795 'icmp' 'icmp_ln37_9' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_5)   --->   "%or_ln37_4 = or i1 %icmp_ln37_9, i1 %icmp_ln37_8" [CCode/viterbi.c:37]   --->   Operation 796 'or' 'or_ln37_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 797 [1/1] (1.88ns)   --->   "%icmp_ln37_10 = icmp_ne  i11 %tmp_s, i11 2047" [CCode/viterbi.c:37]   --->   Operation 797 'icmp' 'icmp_ln37_10' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 798 [1/1] (2.89ns)   --->   "%icmp_ln37_11 = icmp_eq  i52 %trunc_ln37_5, i52 0" [CCode/viterbi.c:37]   --->   Operation 798 'icmp' 'icmp_ln37_11' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_5)   --->   "%or_ln37_5 = or i1 %icmp_ln37_11, i1 %icmp_ln37_10" [CCode/viterbi.c:37]   --->   Operation 799 'or' 'or_ln37_5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_5)   --->   "%and_ln37_4 = and i1 %or_ln37_4, i1 %or_ln37_5" [CCode/viterbi.c:37]   --->   Operation 800 'and' 'and_ln37_4' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 801 [1/2] (5.46ns)   --->   "%tmp_10 = fcmp_olt  i64 %p_s, i64 %select_ln37_1" [CCode/viterbi.c:37]   --->   Operation 801 'dcmp' 'tmp_10' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 802 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_5 = and i1 %and_ln37_4, i1 %tmp_10" [CCode/viterbi.c:37]   --->   Operation 802 'and' 'and_ln37_5' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 803 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_2 = select i1 %and_ln37_5, i64 %p_s, i64 %select_ln37_1" [CCode/viterbi.c:37]   --->   Operation 803 'select' 'select_ln37_2' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 804 [1/5] (8.23ns)   --->   "%p_5 = dadd i64 %add3_5, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 804 'dadd' 'p_5' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 805 [2/5] (8.23ns)   --->   "%p_6 = dadd i64 %add3_6, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 805 'dadd' 'p_6' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 806 [3/5] (8.23ns)   --->   "%p_7 = dadd i64 %add3_7, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 806 'dadd' 'p_7' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 807 [4/5] (8.23ns)   --->   "%p_8 = dadd i64 %add3_8, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 807 'dadd' 'p_8' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 808 [5/5] (8.23ns)   --->   "%p_9 = dadd i64 %add3_9, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 808 'dadd' 'p_9' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 809 [5/5] (8.23ns)   --->   "%p_3 = dadd i64 %add3_s, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 809 'dadd' 'p_3' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 810 [1/5] (8.23ns)   --->   "%add3_10 = dadd i64 %llike_load_14, i64 %bitcast_ln35_11" [CCode/viterbi.c:34]   --->   Operation 810 'dadd' 'add3_10' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 811 [2/5] (8.23ns)   --->   "%add3_11 = dadd i64 %llike_load_15, i64 %bitcast_ln35_12" [CCode/viterbi.c:34]   --->   Operation 811 'dadd' 'add3_11' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 812 [3/5] (8.23ns)   --->   "%add3_12 = dadd i64 %llike_load_16, i64 %bitcast_ln35_13" [CCode/viterbi.c:34]   --->   Operation 812 'dadd' 'add3_12' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 813 [4/5] (8.23ns)   --->   "%add3_13 = dadd i64 %llike_load_17, i64 %bitcast_ln35_14" [CCode/viterbi.c:34]   --->   Operation 813 'dadd' 'add3_13' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 814 [1/2] (3.25ns)   --->   "%llike_load_19 = load i14 %llike_addr_22" [CCode/viterbi.c:34]   --->   Operation 814 'load' 'llike_load_19' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_30 : Operation 815 [1/2] (3.25ns)   --->   "%transition_load_18 = load i12 %transition_addr_18" [CCode/viterbi.c:35]   --->   Operation 815 'load' 'transition_load_18' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 816 [2/2] (3.25ns)   --->   "%llike_load_20 = load i14 %llike_addr_23" [CCode/viterbi.c:34]   --->   Operation 816 'load' 'llike_load_20' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_30 : Operation 817 [1/1] (0.00ns)   --->   "%or_ln35_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 18, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 817 'bitconcatenate' 'or_ln35_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_30 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln35_17 = zext i11 %or_ln35_6" [CCode/viterbi.c:35]   --->   Operation 818 'zext' 'zext_ln35_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_30 : Operation 819 [1/1] (0.00ns)   --->   "%transition_addr_19 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_17" [CCode/viterbi.c:35]   --->   Operation 819 'getelementptr' 'transition_addr_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_30 : Operation 820 [2/2] (3.25ns)   --->   "%transition_load_19 = load i12 %transition_addr_19" [CCode/viterbi.c:35]   --->   Operation 820 'load' 'transition_load_19' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 31 <SV = 23> <Delay = 8.23>
ST_31 : Operation 821 [1/1] (0.00ns)   --->   "%or_ln34_18 = or i14 %tmp_380, i14 19" [CCode/viterbi.c:34]   --->   Operation 821 'or' 'or_ln34_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_31 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln34_18 = zext i14 %or_ln34_18" [CCode/viterbi.c:34]   --->   Operation 822 'zext' 'zext_ln34_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_31 : Operation 823 [1/1] (0.00ns)   --->   "%llike_addr_24 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_18" [CCode/viterbi.c:34]   --->   Operation 823 'getelementptr' 'llike_addr_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_31 : Operation 824 [2/2] (5.46ns)   --->   "%tmp_13 = fcmp_olt  i64 %p_2, i64 %select_ln37_2" [CCode/viterbi.c:37]   --->   Operation 824 'dcmp' 'tmp_13' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 825 [1/5] (8.23ns)   --->   "%p_6 = dadd i64 %add3_6, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 825 'dadd' 'p_6' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 826 [2/5] (8.23ns)   --->   "%p_7 = dadd i64 %add3_7, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 826 'dadd' 'p_7' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 827 [3/5] (8.23ns)   --->   "%p_8 = dadd i64 %add3_8, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 827 'dadd' 'p_8' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 828 [4/5] (8.23ns)   --->   "%p_9 = dadd i64 %add3_9, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 828 'dadd' 'p_9' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 829 [4/5] (8.23ns)   --->   "%p_3 = dadd i64 %add3_s, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 829 'dadd' 'p_3' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 830 [5/5] (8.23ns)   --->   "%p_10 = dadd i64 %add3_10, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 830 'dadd' 'p_10' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 831 [1/5] (8.23ns)   --->   "%add3_11 = dadd i64 %llike_load_15, i64 %bitcast_ln35_12" [CCode/viterbi.c:34]   --->   Operation 831 'dadd' 'add3_11' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 832 [2/5] (8.23ns)   --->   "%add3_12 = dadd i64 %llike_load_16, i64 %bitcast_ln35_13" [CCode/viterbi.c:34]   --->   Operation 832 'dadd' 'add3_12' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 833 [3/5] (8.23ns)   --->   "%add3_13 = dadd i64 %llike_load_17, i64 %bitcast_ln35_14" [CCode/viterbi.c:34]   --->   Operation 833 'dadd' 'add3_13' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 834 [1/1] (0.00ns)   --->   "%bitcast_ln35_15 = bitcast i64 %transition_load_17" [CCode/viterbi.c:35]   --->   Operation 834 'bitcast' 'bitcast_ln35_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_31 : Operation 835 [5/5] (8.23ns)   --->   "%add3_14 = dadd i64 %llike_load_18, i64 %bitcast_ln35_15" [CCode/viterbi.c:34]   --->   Operation 835 'dadd' 'add3_14' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 836 [1/2] (3.25ns)   --->   "%llike_load_20 = load i14 %llike_addr_23" [CCode/viterbi.c:34]   --->   Operation 836 'load' 'llike_load_20' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_31 : Operation 837 [1/2] (3.25ns)   --->   "%transition_load_19 = load i12 %transition_addr_19" [CCode/viterbi.c:35]   --->   Operation 837 'load' 'transition_load_19' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 838 [2/2] (3.25ns)   --->   "%llike_load_21 = load i14 %llike_addr_24" [CCode/viterbi.c:34]   --->   Operation 838 'load' 'llike_load_21' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_31 : Operation 839 [1/1] (0.00ns)   --->   "%or_ln35_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 19, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 839 'bitconcatenate' 'or_ln35_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_31 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln35_18 = zext i11 %or_ln35_10" [CCode/viterbi.c:35]   --->   Operation 840 'zext' 'zext_ln35_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_31 : Operation 841 [1/1] (0.00ns)   --->   "%transition_addr_20 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_18" [CCode/viterbi.c:35]   --->   Operation 841 'getelementptr' 'transition_addr_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_31 : Operation 842 [2/2] (3.25ns)   --->   "%transition_load_20 = load i12 %transition_addr_20" [CCode/viterbi.c:35]   --->   Operation 842 'load' 'transition_load_20' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 32 <SV = 24> <Delay = 8.23>
ST_32 : Operation 843 [1/1] (0.00ns)   --->   "%or_ln34_19 = or i14 %tmp_380, i14 20" [CCode/viterbi.c:34]   --->   Operation 843 'or' 'or_ln34_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_32 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln34_19 = zext i14 %or_ln34_19" [CCode/viterbi.c:34]   --->   Operation 844 'zext' 'zext_ln34_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_32 : Operation 845 [1/1] (0.00ns)   --->   "%llike_addr_25 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_19" [CCode/viterbi.c:34]   --->   Operation 845 'getelementptr' 'llike_addr_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_32 : Operation 846 [1/1] (0.00ns)   --->   "%bitcast_ln37_6 = bitcast i64 %p_2" [CCode/viterbi.c:37]   --->   Operation 846 'bitcast' 'bitcast_ln37_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_32 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_6, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 847 'partselect' 'tmp_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_32 : Operation 848 [1/1] (0.00ns)   --->   "%trunc_ln37_6 = trunc i64 %bitcast_ln37_6" [CCode/viterbi.c:37]   --->   Operation 848 'trunc' 'trunc_ln37_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_32 : Operation 849 [1/1] (0.00ns)   --->   "%bitcast_ln37_7 = bitcast i64 %select_ln37_2" [CCode/viterbi.c:37]   --->   Operation 849 'bitcast' 'bitcast_ln37_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_32 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_7, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 850 'partselect' 'tmp_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_32 : Operation 851 [1/1] (0.00ns)   --->   "%trunc_ln37_7 = trunc i64 %bitcast_ln37_7" [CCode/viterbi.c:37]   --->   Operation 851 'trunc' 'trunc_ln37_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_32 : Operation 852 [1/1] (1.88ns)   --->   "%icmp_ln37_12 = icmp_ne  i11 %tmp_11, i11 2047" [CCode/viterbi.c:37]   --->   Operation 852 'icmp' 'icmp_ln37_12' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 853 [1/1] (2.89ns)   --->   "%icmp_ln37_13 = icmp_eq  i52 %trunc_ln37_6, i52 0" [CCode/viterbi.c:37]   --->   Operation 853 'icmp' 'icmp_ln37_13' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_7)   --->   "%or_ln37_6 = or i1 %icmp_ln37_13, i1 %icmp_ln37_12" [CCode/viterbi.c:37]   --->   Operation 854 'or' 'or_ln37_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 855 [1/1] (1.88ns)   --->   "%icmp_ln37_14 = icmp_ne  i11 %tmp_12, i11 2047" [CCode/viterbi.c:37]   --->   Operation 855 'icmp' 'icmp_ln37_14' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 856 [1/1] (2.89ns)   --->   "%icmp_ln37_15 = icmp_eq  i52 %trunc_ln37_7, i52 0" [CCode/viterbi.c:37]   --->   Operation 856 'icmp' 'icmp_ln37_15' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_7)   --->   "%or_ln37_7 = or i1 %icmp_ln37_15, i1 %icmp_ln37_14" [CCode/viterbi.c:37]   --->   Operation 857 'or' 'or_ln37_7' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_7)   --->   "%and_ln37_6 = and i1 %or_ln37_6, i1 %or_ln37_7" [CCode/viterbi.c:37]   --->   Operation 858 'and' 'and_ln37_6' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 859 [1/2] (5.46ns)   --->   "%tmp_13 = fcmp_olt  i64 %p_2, i64 %select_ln37_2" [CCode/viterbi.c:37]   --->   Operation 859 'dcmp' 'tmp_13' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 860 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_7 = and i1 %and_ln37_6, i1 %tmp_13" [CCode/viterbi.c:37]   --->   Operation 860 'and' 'and_ln37_7' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 861 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_3 = select i1 %and_ln37_7, i64 %p_2, i64 %select_ln37_2" [CCode/viterbi.c:37]   --->   Operation 861 'select' 'select_ln37_3' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 862 [1/5] (8.23ns)   --->   "%p_7 = dadd i64 %add3_7, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 862 'dadd' 'p_7' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 863 [2/5] (8.23ns)   --->   "%p_8 = dadd i64 %add3_8, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 863 'dadd' 'p_8' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 864 [3/5] (8.23ns)   --->   "%p_9 = dadd i64 %add3_9, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 864 'dadd' 'p_9' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 865 [3/5] (8.23ns)   --->   "%p_3 = dadd i64 %add3_s, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 865 'dadd' 'p_3' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 866 [4/5] (8.23ns)   --->   "%p_10 = dadd i64 %add3_10, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 866 'dadd' 'p_10' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 867 [5/5] (8.23ns)   --->   "%p_11 = dadd i64 %add3_11, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 867 'dadd' 'p_11' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 868 [1/5] (8.23ns)   --->   "%add3_12 = dadd i64 %llike_load_16, i64 %bitcast_ln35_13" [CCode/viterbi.c:34]   --->   Operation 868 'dadd' 'add3_12' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 869 [2/5] (8.23ns)   --->   "%add3_13 = dadd i64 %llike_load_17, i64 %bitcast_ln35_14" [CCode/viterbi.c:34]   --->   Operation 869 'dadd' 'add3_13' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 870 [4/5] (8.23ns)   --->   "%add3_14 = dadd i64 %llike_load_18, i64 %bitcast_ln35_15" [CCode/viterbi.c:34]   --->   Operation 870 'dadd' 'add3_14' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 871 [1/1] (0.00ns)   --->   "%bitcast_ln35_16 = bitcast i64 %transition_load_18" [CCode/viterbi.c:35]   --->   Operation 871 'bitcast' 'bitcast_ln35_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_32 : Operation 872 [5/5] (8.23ns)   --->   "%add3_15 = dadd i64 %llike_load_19, i64 %bitcast_ln35_16" [CCode/viterbi.c:34]   --->   Operation 872 'dadd' 'add3_15' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 873 [1/2] (3.25ns)   --->   "%llike_load_21 = load i14 %llike_addr_24" [CCode/viterbi.c:34]   --->   Operation 873 'load' 'llike_load_21' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_32 : Operation 874 [1/2] (3.25ns)   --->   "%transition_load_20 = load i12 %transition_addr_20" [CCode/viterbi.c:35]   --->   Operation 874 'load' 'transition_load_20' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 875 [2/2] (3.25ns)   --->   "%llike_load_22 = load i14 %llike_addr_25" [CCode/viterbi.c:34]   --->   Operation 875 'load' 'llike_load_22' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_32 : Operation 876 [1/1] (0.00ns)   --->   "%or_ln35_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 20, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 876 'bitconcatenate' 'or_ln35_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_32 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln35_19 = zext i11 %or_ln35_11" [CCode/viterbi.c:35]   --->   Operation 877 'zext' 'zext_ln35_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_32 : Operation 878 [1/1] (0.00ns)   --->   "%transition_addr_21 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_19" [CCode/viterbi.c:35]   --->   Operation 878 'getelementptr' 'transition_addr_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_32 : Operation 879 [2/2] (3.25ns)   --->   "%transition_load_21 = load i12 %transition_addr_21" [CCode/viterbi.c:35]   --->   Operation 879 'load' 'transition_load_21' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 33 <SV = 25> <Delay = 8.23>
ST_33 : Operation 880 [1/1] (0.00ns)   --->   "%or_ln34_20 = or i14 %tmp_380, i14 21" [CCode/viterbi.c:34]   --->   Operation 880 'or' 'or_ln34_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 881 [1/1] (0.00ns)   --->   "%zext_ln34_20 = zext i14 %or_ln34_20" [CCode/viterbi.c:34]   --->   Operation 881 'zext' 'zext_ln34_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 882 [1/1] (0.00ns)   --->   "%llike_addr_26 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_20" [CCode/viterbi.c:34]   --->   Operation 882 'getelementptr' 'llike_addr_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 883 [2/2] (5.46ns)   --->   "%tmp_16 = fcmp_olt  i64 %p_4, i64 %select_ln37_3" [CCode/viterbi.c:37]   --->   Operation 883 'dcmp' 'tmp_16' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 884 [1/5] (8.23ns)   --->   "%p_8 = dadd i64 %add3_8, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 884 'dadd' 'p_8' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 885 [2/5] (8.23ns)   --->   "%p_9 = dadd i64 %add3_9, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 885 'dadd' 'p_9' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 886 [2/5] (8.23ns)   --->   "%p_3 = dadd i64 %add3_s, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 886 'dadd' 'p_3' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 887 [3/5] (8.23ns)   --->   "%p_10 = dadd i64 %add3_10, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 887 'dadd' 'p_10' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 888 [4/5] (8.23ns)   --->   "%p_11 = dadd i64 %add3_11, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 888 'dadd' 'p_11' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 889 [5/5] (8.23ns)   --->   "%p_12 = dadd i64 %add3_12, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 889 'dadd' 'p_12' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 890 [1/5] (8.23ns)   --->   "%add3_13 = dadd i64 %llike_load_17, i64 %bitcast_ln35_14" [CCode/viterbi.c:34]   --->   Operation 890 'dadd' 'add3_13' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 891 [3/5] (8.23ns)   --->   "%add3_14 = dadd i64 %llike_load_18, i64 %bitcast_ln35_15" [CCode/viterbi.c:34]   --->   Operation 891 'dadd' 'add3_14' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 892 [4/5] (8.23ns)   --->   "%add3_15 = dadd i64 %llike_load_19, i64 %bitcast_ln35_16" [CCode/viterbi.c:34]   --->   Operation 892 'dadd' 'add3_15' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 893 [1/1] (0.00ns)   --->   "%bitcast_ln35_17 = bitcast i64 %transition_load_19" [CCode/viterbi.c:35]   --->   Operation 893 'bitcast' 'bitcast_ln35_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 894 [5/5] (8.23ns)   --->   "%add3_16 = dadd i64 %llike_load_20, i64 %bitcast_ln35_17" [CCode/viterbi.c:34]   --->   Operation 894 'dadd' 'add3_16' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 895 [1/2] (3.25ns)   --->   "%llike_load_22 = load i14 %llike_addr_25" [CCode/viterbi.c:34]   --->   Operation 895 'load' 'llike_load_22' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_33 : Operation 896 [1/2] (3.25ns)   --->   "%transition_load_21 = load i12 %transition_addr_21" [CCode/viterbi.c:35]   --->   Operation 896 'load' 'transition_load_21' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_33 : Operation 897 [2/2] (3.25ns)   --->   "%llike_load_23 = load i14 %llike_addr_26" [CCode/viterbi.c:34]   --->   Operation 897 'load' 'llike_load_23' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_33 : Operation 898 [1/1] (0.00ns)   --->   "%or_ln35_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 21, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 898 'bitconcatenate' 'or_ln35_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln35_20 = zext i11 %or_ln35_12" [CCode/viterbi.c:35]   --->   Operation 899 'zext' 'zext_ln35_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 900 [1/1] (0.00ns)   --->   "%transition_addr_22 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_20" [CCode/viterbi.c:35]   --->   Operation 900 'getelementptr' 'transition_addr_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_33 : Operation 901 [2/2] (3.25ns)   --->   "%transition_load_22 = load i12 %transition_addr_22" [CCode/viterbi.c:35]   --->   Operation 901 'load' 'transition_load_22' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 34 <SV = 26> <Delay = 8.23>
ST_34 : Operation 902 [1/1] (0.00ns)   --->   "%or_ln34_21 = or i14 %tmp_380, i14 22" [CCode/viterbi.c:34]   --->   Operation 902 'or' 'or_ln34_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln34_21 = zext i14 %or_ln34_21" [CCode/viterbi.c:34]   --->   Operation 903 'zext' 'zext_ln34_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 904 [1/1] (0.00ns)   --->   "%llike_addr_27 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_21" [CCode/viterbi.c:34]   --->   Operation 904 'getelementptr' 'llike_addr_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 905 [1/1] (0.00ns)   --->   "%bitcast_ln37_8 = bitcast i64 %p_4" [CCode/viterbi.c:37]   --->   Operation 905 'bitcast' 'bitcast_ln37_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 906 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_8, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 906 'partselect' 'tmp_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln37_8 = trunc i64 %bitcast_ln37_8" [CCode/viterbi.c:37]   --->   Operation 907 'trunc' 'trunc_ln37_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 908 [1/1] (0.00ns)   --->   "%bitcast_ln37_9 = bitcast i64 %select_ln37_3" [CCode/viterbi.c:37]   --->   Operation 908 'bitcast' 'bitcast_ln37_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 909 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_9, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 909 'partselect' 'tmp_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 910 [1/1] (0.00ns)   --->   "%trunc_ln37_9 = trunc i64 %bitcast_ln37_9" [CCode/viterbi.c:37]   --->   Operation 910 'trunc' 'trunc_ln37_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 911 [1/1] (1.88ns)   --->   "%icmp_ln37_16 = icmp_ne  i11 %tmp_14, i11 2047" [CCode/viterbi.c:37]   --->   Operation 911 'icmp' 'icmp_ln37_16' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 912 [1/1] (2.89ns)   --->   "%icmp_ln37_17 = icmp_eq  i52 %trunc_ln37_8, i52 0" [CCode/viterbi.c:37]   --->   Operation 912 'icmp' 'icmp_ln37_17' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_9)   --->   "%or_ln37_8 = or i1 %icmp_ln37_17, i1 %icmp_ln37_16" [CCode/viterbi.c:37]   --->   Operation 913 'or' 'or_ln37_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 914 [1/1] (1.88ns)   --->   "%icmp_ln37_18 = icmp_ne  i11 %tmp_15, i11 2047" [CCode/viterbi.c:37]   --->   Operation 914 'icmp' 'icmp_ln37_18' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 915 [1/1] (2.89ns)   --->   "%icmp_ln37_19 = icmp_eq  i52 %trunc_ln37_9, i52 0" [CCode/viterbi.c:37]   --->   Operation 915 'icmp' 'icmp_ln37_19' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_9)   --->   "%or_ln37_9 = or i1 %icmp_ln37_19, i1 %icmp_ln37_18" [CCode/viterbi.c:37]   --->   Operation 916 'or' 'or_ln37_9' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_9)   --->   "%and_ln37_8 = and i1 %or_ln37_8, i1 %or_ln37_9" [CCode/viterbi.c:37]   --->   Operation 917 'and' 'and_ln37_8' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 918 [1/2] (5.46ns)   --->   "%tmp_16 = fcmp_olt  i64 %p_4, i64 %select_ln37_3" [CCode/viterbi.c:37]   --->   Operation 918 'dcmp' 'tmp_16' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 919 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_9 = and i1 %and_ln37_8, i1 %tmp_16" [CCode/viterbi.c:37]   --->   Operation 919 'and' 'and_ln37_9' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 920 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_4 = select i1 %and_ln37_9, i64 %p_4, i64 %select_ln37_3" [CCode/viterbi.c:37]   --->   Operation 920 'select' 'select_ln37_4' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 921 [1/5] (8.23ns)   --->   "%p_9 = dadd i64 %add3_9, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 921 'dadd' 'p_9' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 922 [1/5] (8.23ns)   --->   "%p_3 = dadd i64 %add3_s, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 922 'dadd' 'p_3' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 923 [2/5] (8.23ns)   --->   "%p_10 = dadd i64 %add3_10, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 923 'dadd' 'p_10' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 924 [3/5] (8.23ns)   --->   "%p_11 = dadd i64 %add3_11, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 924 'dadd' 'p_11' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 925 [4/5] (8.23ns)   --->   "%p_12 = dadd i64 %add3_12, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 925 'dadd' 'p_12' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 926 [5/5] (8.23ns)   --->   "%p_13 = dadd i64 %add3_13, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 926 'dadd' 'p_13' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 927 [2/5] (8.23ns)   --->   "%add3_14 = dadd i64 %llike_load_18, i64 %bitcast_ln35_15" [CCode/viterbi.c:34]   --->   Operation 927 'dadd' 'add3_14' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 928 [3/5] (8.23ns)   --->   "%add3_15 = dadd i64 %llike_load_19, i64 %bitcast_ln35_16" [CCode/viterbi.c:34]   --->   Operation 928 'dadd' 'add3_15' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 929 [4/5] (8.23ns)   --->   "%add3_16 = dadd i64 %llike_load_20, i64 %bitcast_ln35_17" [CCode/viterbi.c:34]   --->   Operation 929 'dadd' 'add3_16' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 930 [1/1] (0.00ns)   --->   "%bitcast_ln35_18 = bitcast i64 %transition_load_20" [CCode/viterbi.c:35]   --->   Operation 930 'bitcast' 'bitcast_ln35_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 931 [5/5] (8.23ns)   --->   "%add3_17 = dadd i64 %llike_load_21, i64 %bitcast_ln35_18" [CCode/viterbi.c:34]   --->   Operation 931 'dadd' 'add3_17' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 932 [1/2] (3.25ns)   --->   "%llike_load_23 = load i14 %llike_addr_26" [CCode/viterbi.c:34]   --->   Operation 932 'load' 'llike_load_23' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_34 : Operation 933 [1/2] (3.25ns)   --->   "%transition_load_22 = load i12 %transition_addr_22" [CCode/viterbi.c:35]   --->   Operation 933 'load' 'transition_load_22' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_34 : Operation 934 [2/2] (3.25ns)   --->   "%llike_load_24 = load i14 %llike_addr_27" [CCode/viterbi.c:34]   --->   Operation 934 'load' 'llike_load_24' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_34 : Operation 935 [1/1] (0.00ns)   --->   "%or_ln35_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 22, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 935 'bitconcatenate' 'or_ln35_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln35_21 = zext i11 %or_ln35_13" [CCode/viterbi.c:35]   --->   Operation 936 'zext' 'zext_ln35_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 937 [1/1] (0.00ns)   --->   "%transition_addr_23 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_21" [CCode/viterbi.c:35]   --->   Operation 937 'getelementptr' 'transition_addr_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_34 : Operation 938 [2/2] (3.25ns)   --->   "%transition_load_23 = load i12 %transition_addr_23" [CCode/viterbi.c:35]   --->   Operation 938 'load' 'transition_load_23' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 35 <SV = 27> <Delay = 8.23>
ST_35 : Operation 939 [1/1] (0.00ns)   --->   "%or_ln34_22 = or i14 %tmp_380, i14 23" [CCode/viterbi.c:34]   --->   Operation 939 'or' 'or_ln34_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln34_22 = zext i14 %or_ln34_22" [CCode/viterbi.c:34]   --->   Operation 940 'zext' 'zext_ln34_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 941 [1/1] (0.00ns)   --->   "%llike_addr_28 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_22" [CCode/viterbi.c:34]   --->   Operation 941 'getelementptr' 'llike_addr_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 942 [2/2] (5.46ns)   --->   "%tmp_19 = fcmp_olt  i64 %p_5, i64 %select_ln37_4" [CCode/viterbi.c:37]   --->   Operation 942 'dcmp' 'tmp_19' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 943 [1/5] (8.23ns)   --->   "%p_10 = dadd i64 %add3_10, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 943 'dadd' 'p_10' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 944 [2/5] (8.23ns)   --->   "%p_11 = dadd i64 %add3_11, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 944 'dadd' 'p_11' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 945 [3/5] (8.23ns)   --->   "%p_12 = dadd i64 %add3_12, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 945 'dadd' 'p_12' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 946 [4/5] (8.23ns)   --->   "%p_13 = dadd i64 %add3_13, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 946 'dadd' 'p_13' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 947 [1/5] (8.23ns)   --->   "%add3_14 = dadd i64 %llike_load_18, i64 %bitcast_ln35_15" [CCode/viterbi.c:34]   --->   Operation 947 'dadd' 'add3_14' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 948 [2/5] (8.23ns)   --->   "%add3_15 = dadd i64 %llike_load_19, i64 %bitcast_ln35_16" [CCode/viterbi.c:34]   --->   Operation 948 'dadd' 'add3_15' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 949 [3/5] (8.23ns)   --->   "%add3_16 = dadd i64 %llike_load_20, i64 %bitcast_ln35_17" [CCode/viterbi.c:34]   --->   Operation 949 'dadd' 'add3_16' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 950 [4/5] (8.23ns)   --->   "%add3_17 = dadd i64 %llike_load_21, i64 %bitcast_ln35_18" [CCode/viterbi.c:34]   --->   Operation 950 'dadd' 'add3_17' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 951 [1/1] (0.00ns)   --->   "%bitcast_ln35_19 = bitcast i64 %transition_load_21" [CCode/viterbi.c:35]   --->   Operation 951 'bitcast' 'bitcast_ln35_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 952 [5/5] (8.23ns)   --->   "%add3_18 = dadd i64 %llike_load_22, i64 %bitcast_ln35_19" [CCode/viterbi.c:34]   --->   Operation 952 'dadd' 'add3_18' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 953 [1/1] (0.00ns)   --->   "%bitcast_ln35_20 = bitcast i64 %transition_load_22" [CCode/viterbi.c:35]   --->   Operation 953 'bitcast' 'bitcast_ln35_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 954 [5/5] (8.23ns)   --->   "%add3_19 = dadd i64 %llike_load_23, i64 %bitcast_ln35_20" [CCode/viterbi.c:34]   --->   Operation 954 'dadd' 'add3_19' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 955 [1/2] (3.25ns)   --->   "%llike_load_24 = load i14 %llike_addr_27" [CCode/viterbi.c:34]   --->   Operation 955 'load' 'llike_load_24' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_35 : Operation 956 [1/2] (3.25ns)   --->   "%transition_load_23 = load i12 %transition_addr_23" [CCode/viterbi.c:35]   --->   Operation 956 'load' 'transition_load_23' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_35 : Operation 957 [2/2] (3.25ns)   --->   "%llike_load_25 = load i14 %llike_addr_28" [CCode/viterbi.c:34]   --->   Operation 957 'load' 'llike_load_25' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_35 : Operation 958 [1/1] (0.00ns)   --->   "%or_ln35_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 23, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 958 'bitconcatenate' 'or_ln35_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln35_22 = zext i11 %or_ln35_14" [CCode/viterbi.c:35]   --->   Operation 959 'zext' 'zext_ln35_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 960 [1/1] (0.00ns)   --->   "%transition_addr_24 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_22" [CCode/viterbi.c:35]   --->   Operation 960 'getelementptr' 'transition_addr_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_35 : Operation 961 [2/2] (3.25ns)   --->   "%transition_load_24 = load i12 %transition_addr_24" [CCode/viterbi.c:35]   --->   Operation 961 'load' 'transition_load_24' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 36 <SV = 28> <Delay = 8.23>
ST_36 : Operation 962 [1/1] (0.00ns)   --->   "%or_ln34_23 = or i14 %tmp_380, i14 24" [CCode/viterbi.c:34]   --->   Operation 962 'or' 'or_ln34_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_36 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln34_23 = zext i14 %or_ln34_23" [CCode/viterbi.c:34]   --->   Operation 963 'zext' 'zext_ln34_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_36 : Operation 964 [1/1] (0.00ns)   --->   "%llike_addr_29 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_23" [CCode/viterbi.c:34]   --->   Operation 964 'getelementptr' 'llike_addr_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_36 : Operation 965 [1/1] (0.00ns)   --->   "%bitcast_ln37_10 = bitcast i64 %p_5" [CCode/viterbi.c:37]   --->   Operation 965 'bitcast' 'bitcast_ln37_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_36 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_10, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 966 'partselect' 'tmp_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_36 : Operation 967 [1/1] (0.00ns)   --->   "%trunc_ln37_10 = trunc i64 %bitcast_ln37_10" [CCode/viterbi.c:37]   --->   Operation 967 'trunc' 'trunc_ln37_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_36 : Operation 968 [1/1] (0.00ns)   --->   "%bitcast_ln37_11 = bitcast i64 %select_ln37_4" [CCode/viterbi.c:37]   --->   Operation 968 'bitcast' 'bitcast_ln37_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_36 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_11, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 969 'partselect' 'tmp_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_36 : Operation 970 [1/1] (0.00ns)   --->   "%trunc_ln37_11 = trunc i64 %bitcast_ln37_11" [CCode/viterbi.c:37]   --->   Operation 970 'trunc' 'trunc_ln37_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_36 : Operation 971 [1/1] (1.88ns)   --->   "%icmp_ln37_20 = icmp_ne  i11 %tmp_17, i11 2047" [CCode/viterbi.c:37]   --->   Operation 971 'icmp' 'icmp_ln37_20' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 972 [1/1] (2.89ns)   --->   "%icmp_ln37_21 = icmp_eq  i52 %trunc_ln37_10, i52 0" [CCode/viterbi.c:37]   --->   Operation 972 'icmp' 'icmp_ln37_21' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_11)   --->   "%or_ln37_10 = or i1 %icmp_ln37_21, i1 %icmp_ln37_20" [CCode/viterbi.c:37]   --->   Operation 973 'or' 'or_ln37_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 974 [1/1] (1.88ns)   --->   "%icmp_ln37_22 = icmp_ne  i11 %tmp_18, i11 2047" [CCode/viterbi.c:37]   --->   Operation 974 'icmp' 'icmp_ln37_22' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 975 [1/1] (2.89ns)   --->   "%icmp_ln37_23 = icmp_eq  i52 %trunc_ln37_11, i52 0" [CCode/viterbi.c:37]   --->   Operation 975 'icmp' 'icmp_ln37_23' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_11)   --->   "%or_ln37_11 = or i1 %icmp_ln37_23, i1 %icmp_ln37_22" [CCode/viterbi.c:37]   --->   Operation 976 'or' 'or_ln37_11' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_11)   --->   "%and_ln37_10 = and i1 %or_ln37_10, i1 %or_ln37_11" [CCode/viterbi.c:37]   --->   Operation 977 'and' 'and_ln37_10' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 978 [1/2] (5.46ns)   --->   "%tmp_19 = fcmp_olt  i64 %p_5, i64 %select_ln37_4" [CCode/viterbi.c:37]   --->   Operation 978 'dcmp' 'tmp_19' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 979 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_11 = and i1 %and_ln37_10, i1 %tmp_19" [CCode/viterbi.c:37]   --->   Operation 979 'and' 'and_ln37_11' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 980 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_5 = select i1 %and_ln37_11, i64 %p_5, i64 %select_ln37_4" [CCode/viterbi.c:37]   --->   Operation 980 'select' 'select_ln37_5' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 981 [1/5] (8.23ns)   --->   "%p_11 = dadd i64 %add3_11, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 981 'dadd' 'p_11' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 982 [2/5] (8.23ns)   --->   "%p_12 = dadd i64 %add3_12, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 982 'dadd' 'p_12' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 983 [3/5] (8.23ns)   --->   "%p_13 = dadd i64 %add3_13, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 983 'dadd' 'p_13' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 984 [5/5] (8.23ns)   --->   "%p_14 = dadd i64 %add3_14, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 984 'dadd' 'p_14' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 985 [1/5] (8.23ns)   --->   "%add3_15 = dadd i64 %llike_load_19, i64 %bitcast_ln35_16" [CCode/viterbi.c:34]   --->   Operation 985 'dadd' 'add3_15' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 986 [2/5] (8.23ns)   --->   "%add3_16 = dadd i64 %llike_load_20, i64 %bitcast_ln35_17" [CCode/viterbi.c:34]   --->   Operation 986 'dadd' 'add3_16' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 987 [3/5] (8.23ns)   --->   "%add3_17 = dadd i64 %llike_load_21, i64 %bitcast_ln35_18" [CCode/viterbi.c:34]   --->   Operation 987 'dadd' 'add3_17' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 988 [4/5] (8.23ns)   --->   "%add3_18 = dadd i64 %llike_load_22, i64 %bitcast_ln35_19" [CCode/viterbi.c:34]   --->   Operation 988 'dadd' 'add3_18' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 989 [4/5] (8.23ns)   --->   "%add3_19 = dadd i64 %llike_load_23, i64 %bitcast_ln35_20" [CCode/viterbi.c:34]   --->   Operation 989 'dadd' 'add3_19' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 990 [1/1] (0.00ns)   --->   "%bitcast_ln35_21 = bitcast i64 %transition_load_23" [CCode/viterbi.c:35]   --->   Operation 990 'bitcast' 'bitcast_ln35_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_36 : Operation 991 [5/5] (8.23ns)   --->   "%add3_20 = dadd i64 %llike_load_24, i64 %bitcast_ln35_21" [CCode/viterbi.c:34]   --->   Operation 991 'dadd' 'add3_20' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 992 [1/2] (3.25ns)   --->   "%llike_load_25 = load i14 %llike_addr_28" [CCode/viterbi.c:34]   --->   Operation 992 'load' 'llike_load_25' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_36 : Operation 993 [1/2] (3.25ns)   --->   "%transition_load_24 = load i12 %transition_addr_24" [CCode/viterbi.c:35]   --->   Operation 993 'load' 'transition_load_24' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_36 : Operation 994 [2/2] (3.25ns)   --->   "%llike_load_26 = load i14 %llike_addr_29" [CCode/viterbi.c:34]   --->   Operation 994 'load' 'llike_load_26' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_36 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln35_7 = sext i10 %or_ln35_7" [CCode/viterbi.c:35]   --->   Operation 995 'sext' 'sext_ln35_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_36 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln35_23 = zext i11 %sext_ln35_7" [CCode/viterbi.c:35]   --->   Operation 996 'zext' 'zext_ln35_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_36 : Operation 997 [1/1] (0.00ns)   --->   "%transition_addr_25 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_23" [CCode/viterbi.c:35]   --->   Operation 997 'getelementptr' 'transition_addr_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_36 : Operation 998 [2/2] (3.25ns)   --->   "%transition_load_25 = load i12 %transition_addr_25" [CCode/viterbi.c:35]   --->   Operation 998 'load' 'transition_load_25' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 37 <SV = 29> <Delay = 8.23>
ST_37 : Operation 999 [1/1] (0.00ns)   --->   "%or_ln34_24 = or i14 %tmp_380, i14 25" [CCode/viterbi.c:34]   --->   Operation 999 'or' 'or_ln34_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_37 : Operation 1000 [1/1] (0.00ns)   --->   "%zext_ln34_24 = zext i14 %or_ln34_24" [CCode/viterbi.c:34]   --->   Operation 1000 'zext' 'zext_ln34_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_37 : Operation 1001 [1/1] (0.00ns)   --->   "%llike_addr_30 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_24" [CCode/viterbi.c:34]   --->   Operation 1001 'getelementptr' 'llike_addr_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_37 : Operation 1002 [2/2] (5.46ns)   --->   "%tmp_22 = fcmp_olt  i64 %p_6, i64 %select_ln37_5" [CCode/viterbi.c:37]   --->   Operation 1002 'dcmp' 'tmp_22' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1003 [1/5] (8.23ns)   --->   "%p_12 = dadd i64 %add3_12, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1003 'dadd' 'p_12' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1004 [2/5] (8.23ns)   --->   "%p_13 = dadd i64 %add3_13, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1004 'dadd' 'p_13' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1005 [4/5] (8.23ns)   --->   "%p_14 = dadd i64 %add3_14, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1005 'dadd' 'p_14' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1006 [5/5] (8.23ns)   --->   "%p_15 = dadd i64 %add3_15, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1006 'dadd' 'p_15' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1007 [1/5] (8.23ns)   --->   "%add3_16 = dadd i64 %llike_load_20, i64 %bitcast_ln35_17" [CCode/viterbi.c:34]   --->   Operation 1007 'dadd' 'add3_16' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1008 [2/5] (8.23ns)   --->   "%add3_17 = dadd i64 %llike_load_21, i64 %bitcast_ln35_18" [CCode/viterbi.c:34]   --->   Operation 1008 'dadd' 'add3_17' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1009 [3/5] (8.23ns)   --->   "%add3_18 = dadd i64 %llike_load_22, i64 %bitcast_ln35_19" [CCode/viterbi.c:34]   --->   Operation 1009 'dadd' 'add3_18' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1010 [3/5] (8.23ns)   --->   "%add3_19 = dadd i64 %llike_load_23, i64 %bitcast_ln35_20" [CCode/viterbi.c:34]   --->   Operation 1010 'dadd' 'add3_19' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1011 [4/5] (8.23ns)   --->   "%add3_20 = dadd i64 %llike_load_24, i64 %bitcast_ln35_21" [CCode/viterbi.c:34]   --->   Operation 1011 'dadd' 'add3_20' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1012 [1/1] (0.00ns)   --->   "%bitcast_ln35_22 = bitcast i64 %transition_load_24" [CCode/viterbi.c:35]   --->   Operation 1012 'bitcast' 'bitcast_ln35_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_37 : Operation 1013 [5/5] (8.23ns)   --->   "%add3_21 = dadd i64 %llike_load_25, i64 %bitcast_ln35_22" [CCode/viterbi.c:34]   --->   Operation 1013 'dadd' 'add3_21' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1014 [1/2] (3.25ns)   --->   "%llike_load_26 = load i14 %llike_addr_29" [CCode/viterbi.c:34]   --->   Operation 1014 'load' 'llike_load_26' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_37 : Operation 1015 [1/2] (3.25ns)   --->   "%transition_load_25 = load i12 %transition_addr_25" [CCode/viterbi.c:35]   --->   Operation 1015 'load' 'transition_load_25' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_37 : Operation 1016 [2/2] (3.25ns)   --->   "%llike_load_27 = load i14 %llike_addr_30" [CCode/viterbi.c:34]   --->   Operation 1016 'load' 'llike_load_27' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_37 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln35_8 = sext i10 %or_ln35_8" [CCode/viterbi.c:35]   --->   Operation 1017 'sext' 'sext_ln35_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_37 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln35_24 = zext i11 %sext_ln35_8" [CCode/viterbi.c:35]   --->   Operation 1018 'zext' 'zext_ln35_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_37 : Operation 1019 [1/1] (0.00ns)   --->   "%transition_addr_26 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_24" [CCode/viterbi.c:35]   --->   Operation 1019 'getelementptr' 'transition_addr_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_37 : Operation 1020 [2/2] (3.25ns)   --->   "%transition_load_26 = load i12 %transition_addr_26" [CCode/viterbi.c:35]   --->   Operation 1020 'load' 'transition_load_26' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 38 <SV = 30> <Delay = 8.23>
ST_38 : Operation 1021 [1/1] (0.00ns)   --->   "%or_ln34_25 = or i14 %tmp_380, i14 26" [CCode/viterbi.c:34]   --->   Operation 1021 'or' 'or_ln34_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_38 : Operation 1022 [1/1] (0.00ns)   --->   "%zext_ln34_25 = zext i14 %or_ln34_25" [CCode/viterbi.c:34]   --->   Operation 1022 'zext' 'zext_ln34_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_38 : Operation 1023 [1/1] (0.00ns)   --->   "%llike_addr_31 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_25" [CCode/viterbi.c:34]   --->   Operation 1023 'getelementptr' 'llike_addr_31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_38 : Operation 1024 [1/1] (0.00ns)   --->   "%bitcast_ln37_12 = bitcast i64 %p_6" [CCode/viterbi.c:37]   --->   Operation 1024 'bitcast' 'bitcast_ln37_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_38 : Operation 1025 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_12, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1025 'partselect' 'tmp_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_38 : Operation 1026 [1/1] (0.00ns)   --->   "%trunc_ln37_12 = trunc i64 %bitcast_ln37_12" [CCode/viterbi.c:37]   --->   Operation 1026 'trunc' 'trunc_ln37_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_38 : Operation 1027 [1/1] (0.00ns)   --->   "%bitcast_ln37_13 = bitcast i64 %select_ln37_5" [CCode/viterbi.c:37]   --->   Operation 1027 'bitcast' 'bitcast_ln37_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_38 : Operation 1028 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_13, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1028 'partselect' 'tmp_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_38 : Operation 1029 [1/1] (0.00ns)   --->   "%trunc_ln37_13 = trunc i64 %bitcast_ln37_13" [CCode/viterbi.c:37]   --->   Operation 1029 'trunc' 'trunc_ln37_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_38 : Operation 1030 [1/1] (1.88ns)   --->   "%icmp_ln37_24 = icmp_ne  i11 %tmp_20, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1030 'icmp' 'icmp_ln37_24' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1031 [1/1] (2.89ns)   --->   "%icmp_ln37_25 = icmp_eq  i52 %trunc_ln37_12, i52 0" [CCode/viterbi.c:37]   --->   Operation 1031 'icmp' 'icmp_ln37_25' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_13)   --->   "%or_ln37_12 = or i1 %icmp_ln37_25, i1 %icmp_ln37_24" [CCode/viterbi.c:37]   --->   Operation 1032 'or' 'or_ln37_12' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1033 [1/1] (1.88ns)   --->   "%icmp_ln37_26 = icmp_ne  i11 %tmp_21, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1033 'icmp' 'icmp_ln37_26' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1034 [1/1] (2.89ns)   --->   "%icmp_ln37_27 = icmp_eq  i52 %trunc_ln37_13, i52 0" [CCode/viterbi.c:37]   --->   Operation 1034 'icmp' 'icmp_ln37_27' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_13)   --->   "%or_ln37_13 = or i1 %icmp_ln37_27, i1 %icmp_ln37_26" [CCode/viterbi.c:37]   --->   Operation 1035 'or' 'or_ln37_13' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_13)   --->   "%and_ln37_12 = and i1 %or_ln37_12, i1 %or_ln37_13" [CCode/viterbi.c:37]   --->   Operation 1036 'and' 'and_ln37_12' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1037 [1/2] (5.46ns)   --->   "%tmp_22 = fcmp_olt  i64 %p_6, i64 %select_ln37_5" [CCode/viterbi.c:37]   --->   Operation 1037 'dcmp' 'tmp_22' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1038 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_13 = and i1 %and_ln37_12, i1 %tmp_22" [CCode/viterbi.c:37]   --->   Operation 1038 'and' 'and_ln37_13' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1039 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_6 = select i1 %and_ln37_13, i64 %p_6, i64 %select_ln37_5" [CCode/viterbi.c:37]   --->   Operation 1039 'select' 'select_ln37_6' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1040 [1/5] (8.23ns)   --->   "%p_13 = dadd i64 %add3_13, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1040 'dadd' 'p_13' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1041 [3/5] (8.23ns)   --->   "%p_14 = dadd i64 %add3_14, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1041 'dadd' 'p_14' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1042 [4/5] (8.23ns)   --->   "%p_15 = dadd i64 %add3_15, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1042 'dadd' 'p_15' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1043 [5/5] (8.23ns)   --->   "%p_16 = dadd i64 %add3_16, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1043 'dadd' 'p_16' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1044 [1/5] (8.23ns)   --->   "%add3_17 = dadd i64 %llike_load_21, i64 %bitcast_ln35_18" [CCode/viterbi.c:34]   --->   Operation 1044 'dadd' 'add3_17' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1045 [2/5] (8.23ns)   --->   "%add3_18 = dadd i64 %llike_load_22, i64 %bitcast_ln35_19" [CCode/viterbi.c:34]   --->   Operation 1045 'dadd' 'add3_18' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1046 [2/5] (8.23ns)   --->   "%add3_19 = dadd i64 %llike_load_23, i64 %bitcast_ln35_20" [CCode/viterbi.c:34]   --->   Operation 1046 'dadd' 'add3_19' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1047 [3/5] (8.23ns)   --->   "%add3_20 = dadd i64 %llike_load_24, i64 %bitcast_ln35_21" [CCode/viterbi.c:34]   --->   Operation 1047 'dadd' 'add3_20' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1048 [4/5] (8.23ns)   --->   "%add3_21 = dadd i64 %llike_load_25, i64 %bitcast_ln35_22" [CCode/viterbi.c:34]   --->   Operation 1048 'dadd' 'add3_21' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1049 [1/1] (0.00ns)   --->   "%bitcast_ln35_23 = bitcast i64 %transition_load_25" [CCode/viterbi.c:35]   --->   Operation 1049 'bitcast' 'bitcast_ln35_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_38 : Operation 1050 [5/5] (8.23ns)   --->   "%add3_22 = dadd i64 %llike_load_26, i64 %bitcast_ln35_23" [CCode/viterbi.c:34]   --->   Operation 1050 'dadd' 'add3_22' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1051 [1/2] (3.25ns)   --->   "%llike_load_27 = load i14 %llike_addr_30" [CCode/viterbi.c:34]   --->   Operation 1051 'load' 'llike_load_27' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_38 : Operation 1052 [1/2] (3.25ns)   --->   "%transition_load_26 = load i12 %transition_addr_26" [CCode/viterbi.c:35]   --->   Operation 1052 'load' 'transition_load_26' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_38 : Operation 1053 [2/2] (3.25ns)   --->   "%llike_load_28 = load i14 %llike_addr_31" [CCode/viterbi.c:34]   --->   Operation 1053 'load' 'llike_load_28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_38 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln35_9 = sext i10 %or_ln35_9" [CCode/viterbi.c:35]   --->   Operation 1054 'sext' 'sext_ln35_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_38 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln35_25 = zext i11 %sext_ln35_9" [CCode/viterbi.c:35]   --->   Operation 1055 'zext' 'zext_ln35_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_38 : Operation 1056 [1/1] (0.00ns)   --->   "%transition_addr_27 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_25" [CCode/viterbi.c:35]   --->   Operation 1056 'getelementptr' 'transition_addr_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_38 : Operation 1057 [2/2] (3.25ns)   --->   "%transition_load_27 = load i12 %transition_addr_27" [CCode/viterbi.c:35]   --->   Operation 1057 'load' 'transition_load_27' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 39 <SV = 31> <Delay = 8.23>
ST_39 : Operation 1058 [1/1] (0.00ns)   --->   "%or_ln34_26 = or i14 %tmp_380, i14 27" [CCode/viterbi.c:34]   --->   Operation 1058 'or' 'or_ln34_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_39 : Operation 1059 [1/1] (0.00ns)   --->   "%zext_ln34_26 = zext i14 %or_ln34_26" [CCode/viterbi.c:34]   --->   Operation 1059 'zext' 'zext_ln34_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_39 : Operation 1060 [1/1] (0.00ns)   --->   "%llike_addr_32 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_26" [CCode/viterbi.c:34]   --->   Operation 1060 'getelementptr' 'llike_addr_32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_39 : Operation 1061 [2/2] (5.46ns)   --->   "%tmp_25 = fcmp_olt  i64 %p_7, i64 %select_ln37_6" [CCode/viterbi.c:37]   --->   Operation 1061 'dcmp' 'tmp_25' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1062 [2/5] (8.23ns)   --->   "%p_14 = dadd i64 %add3_14, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1062 'dadd' 'p_14' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1063 [3/5] (8.23ns)   --->   "%p_15 = dadd i64 %add3_15, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1063 'dadd' 'p_15' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1064 [4/5] (8.23ns)   --->   "%p_16 = dadd i64 %add3_16, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1064 'dadd' 'p_16' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1065 [5/5] (8.23ns)   --->   "%p_17 = dadd i64 %add3_17, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1065 'dadd' 'p_17' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1066 [1/5] (8.23ns)   --->   "%add3_18 = dadd i64 %llike_load_22, i64 %bitcast_ln35_19" [CCode/viterbi.c:34]   --->   Operation 1066 'dadd' 'add3_18' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1067 [1/5] (8.23ns)   --->   "%add3_19 = dadd i64 %llike_load_23, i64 %bitcast_ln35_20" [CCode/viterbi.c:34]   --->   Operation 1067 'dadd' 'add3_19' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1068 [2/5] (8.23ns)   --->   "%add3_20 = dadd i64 %llike_load_24, i64 %bitcast_ln35_21" [CCode/viterbi.c:34]   --->   Operation 1068 'dadd' 'add3_20' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1069 [3/5] (8.23ns)   --->   "%add3_21 = dadd i64 %llike_load_25, i64 %bitcast_ln35_22" [CCode/viterbi.c:34]   --->   Operation 1069 'dadd' 'add3_21' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1070 [4/5] (8.23ns)   --->   "%add3_22 = dadd i64 %llike_load_26, i64 %bitcast_ln35_23" [CCode/viterbi.c:34]   --->   Operation 1070 'dadd' 'add3_22' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1071 [1/1] (0.00ns)   --->   "%bitcast_ln35_24 = bitcast i64 %transition_load_26" [CCode/viterbi.c:35]   --->   Operation 1071 'bitcast' 'bitcast_ln35_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_39 : Operation 1072 [5/5] (8.23ns)   --->   "%add3_23 = dadd i64 %llike_load_27, i64 %bitcast_ln35_24" [CCode/viterbi.c:34]   --->   Operation 1072 'dadd' 'add3_23' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1073 [1/2] (3.25ns)   --->   "%llike_load_28 = load i14 %llike_addr_31" [CCode/viterbi.c:34]   --->   Operation 1073 'load' 'llike_load_28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_39 : Operation 1074 [1/2] (3.25ns)   --->   "%transition_load_27 = load i12 %transition_addr_27" [CCode/viterbi.c:35]   --->   Operation 1074 'load' 'transition_load_27' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_39 : Operation 1075 [2/2] (3.25ns)   --->   "%llike_load_29 = load i14 %llike_addr_32" [CCode/viterbi.c:34]   --->   Operation 1075 'load' 'llike_load_29' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_39 : Operation 1076 [1/1] (0.00ns)   --->   "%sext_ln35_10 = sext i10 %or_ln35_s" [CCode/viterbi.c:35]   --->   Operation 1076 'sext' 'sext_ln35_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_39 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln35_26 = zext i11 %sext_ln35_10" [CCode/viterbi.c:35]   --->   Operation 1077 'zext' 'zext_ln35_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_39 : Operation 1078 [1/1] (0.00ns)   --->   "%transition_addr_28 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_26" [CCode/viterbi.c:35]   --->   Operation 1078 'getelementptr' 'transition_addr_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_39 : Operation 1079 [2/2] (3.25ns)   --->   "%transition_load_28 = load i12 %transition_addr_28" [CCode/viterbi.c:35]   --->   Operation 1079 'load' 'transition_load_28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 40 <SV = 32> <Delay = 8.23>
ST_40 : Operation 1080 [1/1] (0.00ns)   --->   "%or_ln34_27 = or i14 %tmp_380, i14 28" [CCode/viterbi.c:34]   --->   Operation 1080 'or' 'or_ln34_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_40 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln34_27 = zext i14 %or_ln34_27" [CCode/viterbi.c:34]   --->   Operation 1081 'zext' 'zext_ln34_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_40 : Operation 1082 [1/1] (0.00ns)   --->   "%llike_addr_33 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_27" [CCode/viterbi.c:34]   --->   Operation 1082 'getelementptr' 'llike_addr_33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_40 : Operation 1083 [1/1] (0.00ns)   --->   "%bitcast_ln37_14 = bitcast i64 %p_7" [CCode/viterbi.c:37]   --->   Operation 1083 'bitcast' 'bitcast_ln37_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_40 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_14, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1084 'partselect' 'tmp_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_40 : Operation 1085 [1/1] (0.00ns)   --->   "%trunc_ln37_14 = trunc i64 %bitcast_ln37_14" [CCode/viterbi.c:37]   --->   Operation 1085 'trunc' 'trunc_ln37_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_40 : Operation 1086 [1/1] (0.00ns)   --->   "%bitcast_ln37_15 = bitcast i64 %select_ln37_6" [CCode/viterbi.c:37]   --->   Operation 1086 'bitcast' 'bitcast_ln37_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_40 : Operation 1087 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_15, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1087 'partselect' 'tmp_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_40 : Operation 1088 [1/1] (0.00ns)   --->   "%trunc_ln37_15 = trunc i64 %bitcast_ln37_15" [CCode/viterbi.c:37]   --->   Operation 1088 'trunc' 'trunc_ln37_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_40 : Operation 1089 [1/1] (1.88ns)   --->   "%icmp_ln37_28 = icmp_ne  i11 %tmp_23, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1089 'icmp' 'icmp_ln37_28' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1090 [1/1] (2.89ns)   --->   "%icmp_ln37_29 = icmp_eq  i52 %trunc_ln37_14, i52 0" [CCode/viterbi.c:37]   --->   Operation 1090 'icmp' 'icmp_ln37_29' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_15)   --->   "%or_ln37_14 = or i1 %icmp_ln37_29, i1 %icmp_ln37_28" [CCode/viterbi.c:37]   --->   Operation 1091 'or' 'or_ln37_14' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1092 [1/1] (1.88ns)   --->   "%icmp_ln37_30 = icmp_ne  i11 %tmp_24, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1092 'icmp' 'icmp_ln37_30' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1093 [1/1] (2.89ns)   --->   "%icmp_ln37_31 = icmp_eq  i52 %trunc_ln37_15, i52 0" [CCode/viterbi.c:37]   --->   Operation 1093 'icmp' 'icmp_ln37_31' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_15)   --->   "%or_ln37_15 = or i1 %icmp_ln37_31, i1 %icmp_ln37_30" [CCode/viterbi.c:37]   --->   Operation 1094 'or' 'or_ln37_15' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_15)   --->   "%and_ln37_14 = and i1 %or_ln37_14, i1 %or_ln37_15" [CCode/viterbi.c:37]   --->   Operation 1095 'and' 'and_ln37_14' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1096 [1/2] (5.46ns)   --->   "%tmp_25 = fcmp_olt  i64 %p_7, i64 %select_ln37_6" [CCode/viterbi.c:37]   --->   Operation 1096 'dcmp' 'tmp_25' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1097 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_15 = and i1 %and_ln37_14, i1 %tmp_25" [CCode/viterbi.c:37]   --->   Operation 1097 'and' 'and_ln37_15' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1098 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_7 = select i1 %and_ln37_15, i64 %p_7, i64 %select_ln37_6" [CCode/viterbi.c:37]   --->   Operation 1098 'select' 'select_ln37_7' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1099 [1/5] (8.23ns)   --->   "%p_14 = dadd i64 %add3_14, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1099 'dadd' 'p_14' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1100 [2/5] (8.23ns)   --->   "%p_15 = dadd i64 %add3_15, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1100 'dadd' 'p_15' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1101 [3/5] (8.23ns)   --->   "%p_16 = dadd i64 %add3_16, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1101 'dadd' 'p_16' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1102 [4/5] (8.23ns)   --->   "%p_17 = dadd i64 %add3_17, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1102 'dadd' 'p_17' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1103 [5/5] (8.23ns)   --->   "%p_18 = dadd i64 %add3_18, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1103 'dadd' 'p_18' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1104 [5/5] (8.23ns)   --->   "%p_19 = dadd i64 %add3_19, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1104 'dadd' 'p_19' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1105 [1/5] (8.23ns)   --->   "%add3_20 = dadd i64 %llike_load_24, i64 %bitcast_ln35_21" [CCode/viterbi.c:34]   --->   Operation 1105 'dadd' 'add3_20' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1106 [2/5] (8.23ns)   --->   "%add3_21 = dadd i64 %llike_load_25, i64 %bitcast_ln35_22" [CCode/viterbi.c:34]   --->   Operation 1106 'dadd' 'add3_21' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1107 [3/5] (8.23ns)   --->   "%add3_22 = dadd i64 %llike_load_26, i64 %bitcast_ln35_23" [CCode/viterbi.c:34]   --->   Operation 1107 'dadd' 'add3_22' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1108 [4/5] (8.23ns)   --->   "%add3_23 = dadd i64 %llike_load_27, i64 %bitcast_ln35_24" [CCode/viterbi.c:34]   --->   Operation 1108 'dadd' 'add3_23' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1109 [1/2] (3.25ns)   --->   "%llike_load_29 = load i14 %llike_addr_32" [CCode/viterbi.c:34]   --->   Operation 1109 'load' 'llike_load_29' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_40 : Operation 1110 [1/2] (3.25ns)   --->   "%transition_load_28 = load i12 %transition_addr_28" [CCode/viterbi.c:35]   --->   Operation 1110 'load' 'transition_load_28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_40 : Operation 1111 [2/2] (3.25ns)   --->   "%llike_load_30 = load i14 %llike_addr_33" [CCode/viterbi.c:34]   --->   Operation 1111 'load' 'llike_load_30' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_40 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln35_11 = sext i9 %or_ln35_3" [CCode/viterbi.c:35]   --->   Operation 1112 'sext' 'sext_ln35_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_40 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln35_27 = zext i11 %sext_ln35_11" [CCode/viterbi.c:35]   --->   Operation 1113 'zext' 'zext_ln35_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_40 : Operation 1114 [1/1] (0.00ns)   --->   "%transition_addr_29 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_27" [CCode/viterbi.c:35]   --->   Operation 1114 'getelementptr' 'transition_addr_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_40 : Operation 1115 [2/2] (3.25ns)   --->   "%transition_load_29 = load i12 %transition_addr_29" [CCode/viterbi.c:35]   --->   Operation 1115 'load' 'transition_load_29' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 41 <SV = 33> <Delay = 8.23>
ST_41 : Operation 1116 [1/1] (0.00ns)   --->   "%or_ln34_28 = or i14 %tmp_380, i14 29" [CCode/viterbi.c:34]   --->   Operation 1116 'or' 'or_ln34_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_41 : Operation 1117 [1/1] (0.00ns)   --->   "%zext_ln34_28 = zext i14 %or_ln34_28" [CCode/viterbi.c:34]   --->   Operation 1117 'zext' 'zext_ln34_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_41 : Operation 1118 [1/1] (0.00ns)   --->   "%llike_addr_34 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_28" [CCode/viterbi.c:34]   --->   Operation 1118 'getelementptr' 'llike_addr_34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_41 : Operation 1119 [2/2] (5.46ns)   --->   "%tmp_28 = fcmp_olt  i64 %p_8, i64 %select_ln37_7" [CCode/viterbi.c:37]   --->   Operation 1119 'dcmp' 'tmp_28' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1120 [1/5] (8.23ns)   --->   "%p_15 = dadd i64 %add3_15, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1120 'dadd' 'p_15' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1121 [2/5] (8.23ns)   --->   "%p_16 = dadd i64 %add3_16, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1121 'dadd' 'p_16' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1122 [3/5] (8.23ns)   --->   "%p_17 = dadd i64 %add3_17, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1122 'dadd' 'p_17' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1123 [4/5] (8.23ns)   --->   "%p_18 = dadd i64 %add3_18, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1123 'dadd' 'p_18' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1124 [4/5] (8.23ns)   --->   "%p_19 = dadd i64 %add3_19, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1124 'dadd' 'p_19' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1125 [5/5] (8.23ns)   --->   "%p_20 = dadd i64 %add3_20, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1125 'dadd' 'p_20' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1126 [1/5] (8.23ns)   --->   "%add3_21 = dadd i64 %llike_load_25, i64 %bitcast_ln35_22" [CCode/viterbi.c:34]   --->   Operation 1126 'dadd' 'add3_21' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1127 [2/5] (8.23ns)   --->   "%add3_22 = dadd i64 %llike_load_26, i64 %bitcast_ln35_23" [CCode/viterbi.c:34]   --->   Operation 1127 'dadd' 'add3_22' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1128 [3/5] (8.23ns)   --->   "%add3_23 = dadd i64 %llike_load_27, i64 %bitcast_ln35_24" [CCode/viterbi.c:34]   --->   Operation 1128 'dadd' 'add3_23' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1129 [1/1] (0.00ns)   --->   "%bitcast_ln35_25 = bitcast i64 %transition_load_27" [CCode/viterbi.c:35]   --->   Operation 1129 'bitcast' 'bitcast_ln35_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_41 : Operation 1130 [5/5] (8.23ns)   --->   "%add3_24 = dadd i64 %llike_load_28, i64 %bitcast_ln35_25" [CCode/viterbi.c:34]   --->   Operation 1130 'dadd' 'add3_24' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1131 [1/2] (3.25ns)   --->   "%llike_load_30 = load i14 %llike_addr_33" [CCode/viterbi.c:34]   --->   Operation 1131 'load' 'llike_load_30' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_41 : Operation 1132 [1/2] (3.25ns)   --->   "%transition_load_29 = load i12 %transition_addr_29" [CCode/viterbi.c:35]   --->   Operation 1132 'load' 'transition_load_29' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_41 : Operation 1133 [2/2] (3.25ns)   --->   "%llike_load_31 = load i14 %llike_addr_34" [CCode/viterbi.c:34]   --->   Operation 1133 'load' 'llike_load_31' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_41 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln35_12 = sext i9 %or_ln35_4" [CCode/viterbi.c:35]   --->   Operation 1134 'sext' 'sext_ln35_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_41 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln35_28 = zext i11 %sext_ln35_12" [CCode/viterbi.c:35]   --->   Operation 1135 'zext' 'zext_ln35_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_41 : Operation 1136 [1/1] (0.00ns)   --->   "%transition_addr_30 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_28" [CCode/viterbi.c:35]   --->   Operation 1136 'getelementptr' 'transition_addr_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_41 : Operation 1137 [2/2] (3.25ns)   --->   "%transition_load_30 = load i12 %transition_addr_30" [CCode/viterbi.c:35]   --->   Operation 1137 'load' 'transition_load_30' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 42 <SV = 34> <Delay = 8.23>
ST_42 : Operation 1138 [1/1] (0.00ns)   --->   "%or_ln34_29 = or i14 %tmp_380, i14 30" [CCode/viterbi.c:34]   --->   Operation 1138 'or' 'or_ln34_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_42 : Operation 1139 [1/1] (0.00ns)   --->   "%zext_ln34_29 = zext i14 %or_ln34_29" [CCode/viterbi.c:34]   --->   Operation 1139 'zext' 'zext_ln34_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_42 : Operation 1140 [1/1] (0.00ns)   --->   "%llike_addr_35 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_29" [CCode/viterbi.c:34]   --->   Operation 1140 'getelementptr' 'llike_addr_35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_42 : Operation 1141 [1/1] (0.00ns)   --->   "%bitcast_ln37_16 = bitcast i64 %p_8" [CCode/viterbi.c:37]   --->   Operation 1141 'bitcast' 'bitcast_ln37_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_42 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_16, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1142 'partselect' 'tmp_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_42 : Operation 1143 [1/1] (0.00ns)   --->   "%trunc_ln37_16 = trunc i64 %bitcast_ln37_16" [CCode/viterbi.c:37]   --->   Operation 1143 'trunc' 'trunc_ln37_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_42 : Operation 1144 [1/1] (0.00ns)   --->   "%bitcast_ln37_17 = bitcast i64 %select_ln37_7" [CCode/viterbi.c:37]   --->   Operation 1144 'bitcast' 'bitcast_ln37_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_42 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_17, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1145 'partselect' 'tmp_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_42 : Operation 1146 [1/1] (0.00ns)   --->   "%trunc_ln37_17 = trunc i64 %bitcast_ln37_17" [CCode/viterbi.c:37]   --->   Operation 1146 'trunc' 'trunc_ln37_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_42 : Operation 1147 [1/1] (1.88ns)   --->   "%icmp_ln37_32 = icmp_ne  i11 %tmp_26, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1147 'icmp' 'icmp_ln37_32' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1148 [1/1] (2.89ns)   --->   "%icmp_ln37_33 = icmp_eq  i52 %trunc_ln37_16, i52 0" [CCode/viterbi.c:37]   --->   Operation 1148 'icmp' 'icmp_ln37_33' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_17)   --->   "%or_ln37_16 = or i1 %icmp_ln37_33, i1 %icmp_ln37_32" [CCode/viterbi.c:37]   --->   Operation 1149 'or' 'or_ln37_16' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1150 [1/1] (1.88ns)   --->   "%icmp_ln37_34 = icmp_ne  i11 %tmp_27, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1150 'icmp' 'icmp_ln37_34' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1151 [1/1] (2.89ns)   --->   "%icmp_ln37_35 = icmp_eq  i52 %trunc_ln37_17, i52 0" [CCode/viterbi.c:37]   --->   Operation 1151 'icmp' 'icmp_ln37_35' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_17)   --->   "%or_ln37_17 = or i1 %icmp_ln37_35, i1 %icmp_ln37_34" [CCode/viterbi.c:37]   --->   Operation 1152 'or' 'or_ln37_17' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_17)   --->   "%and_ln37_16 = and i1 %or_ln37_16, i1 %or_ln37_17" [CCode/viterbi.c:37]   --->   Operation 1153 'and' 'and_ln37_16' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1154 [1/2] (5.46ns)   --->   "%tmp_28 = fcmp_olt  i64 %p_8, i64 %select_ln37_7" [CCode/viterbi.c:37]   --->   Operation 1154 'dcmp' 'tmp_28' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1155 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_17 = and i1 %and_ln37_16, i1 %tmp_28" [CCode/viterbi.c:37]   --->   Operation 1155 'and' 'and_ln37_17' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1156 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_8 = select i1 %and_ln37_17, i64 %p_8, i64 %select_ln37_7" [CCode/viterbi.c:37]   --->   Operation 1156 'select' 'select_ln37_8' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 1157 [1/5] (8.23ns)   --->   "%p_16 = dadd i64 %add3_16, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1157 'dadd' 'p_16' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1158 [2/5] (8.23ns)   --->   "%p_17 = dadd i64 %add3_17, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1158 'dadd' 'p_17' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1159 [3/5] (8.23ns)   --->   "%p_18 = dadd i64 %add3_18, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1159 'dadd' 'p_18' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1160 [3/5] (8.23ns)   --->   "%p_19 = dadd i64 %add3_19, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1160 'dadd' 'p_19' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1161 [4/5] (8.23ns)   --->   "%p_20 = dadd i64 %add3_20, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1161 'dadd' 'p_20' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1162 [5/5] (8.23ns)   --->   "%p_21 = dadd i64 %add3_21, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1162 'dadd' 'p_21' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1163 [1/5] (8.23ns)   --->   "%add3_22 = dadd i64 %llike_load_26, i64 %bitcast_ln35_23" [CCode/viterbi.c:34]   --->   Operation 1163 'dadd' 'add3_22' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1164 [2/5] (8.23ns)   --->   "%add3_23 = dadd i64 %llike_load_27, i64 %bitcast_ln35_24" [CCode/viterbi.c:34]   --->   Operation 1164 'dadd' 'add3_23' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1165 [4/5] (8.23ns)   --->   "%add3_24 = dadd i64 %llike_load_28, i64 %bitcast_ln35_25" [CCode/viterbi.c:34]   --->   Operation 1165 'dadd' 'add3_24' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1166 [1/1] (0.00ns)   --->   "%bitcast_ln35_26 = bitcast i64 %transition_load_28" [CCode/viterbi.c:35]   --->   Operation 1166 'bitcast' 'bitcast_ln35_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_42 : Operation 1167 [5/5] (8.23ns)   --->   "%add3_25 = dadd i64 %llike_load_29, i64 %bitcast_ln35_26" [CCode/viterbi.c:34]   --->   Operation 1167 'dadd' 'add3_25' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1168 [1/2] (3.25ns)   --->   "%llike_load_31 = load i14 %llike_addr_34" [CCode/viterbi.c:34]   --->   Operation 1168 'load' 'llike_load_31' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_42 : Operation 1169 [1/2] (3.25ns)   --->   "%transition_load_30 = load i12 %transition_addr_30" [CCode/viterbi.c:35]   --->   Operation 1169 'load' 'transition_load_30' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_42 : Operation 1170 [2/2] (3.25ns)   --->   "%llike_load_32 = load i14 %llike_addr_35" [CCode/viterbi.c:34]   --->   Operation 1170 'load' 'llike_load_32' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_42 : Operation 1171 [1/1] (0.00ns)   --->   "%sext_ln35_13 = sext i8 %or_ln35_1" [CCode/viterbi.c:35]   --->   Operation 1171 'sext' 'sext_ln35_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_42 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln35_29 = zext i11 %sext_ln35_13" [CCode/viterbi.c:35]   --->   Operation 1172 'zext' 'zext_ln35_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_42 : Operation 1173 [1/1] (0.00ns)   --->   "%transition_addr_31 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_29" [CCode/viterbi.c:35]   --->   Operation 1173 'getelementptr' 'transition_addr_31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_42 : Operation 1174 [2/2] (3.25ns)   --->   "%transition_load_31 = load i12 %transition_addr_31" [CCode/viterbi.c:35]   --->   Operation 1174 'load' 'transition_load_31' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 43 <SV = 35> <Delay = 8.23>
ST_43 : Operation 1175 [1/1] (0.00ns)   --->   "%or_ln34_30 = or i14 %tmp_380, i14 31" [CCode/viterbi.c:34]   --->   Operation 1175 'or' 'or_ln34_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_43 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln34_30 = zext i14 %or_ln34_30" [CCode/viterbi.c:34]   --->   Operation 1176 'zext' 'zext_ln34_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_43 : Operation 1177 [1/1] (0.00ns)   --->   "%llike_addr_36 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_30" [CCode/viterbi.c:34]   --->   Operation 1177 'getelementptr' 'llike_addr_36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_43 : Operation 1178 [2/2] (5.46ns)   --->   "%tmp_31 = fcmp_olt  i64 %p_9, i64 %select_ln37_8" [CCode/viterbi.c:37]   --->   Operation 1178 'dcmp' 'tmp_31' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1179 [1/5] (8.23ns)   --->   "%p_17 = dadd i64 %add3_17, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1179 'dadd' 'p_17' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1180 [2/5] (8.23ns)   --->   "%p_18 = dadd i64 %add3_18, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1180 'dadd' 'p_18' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1181 [2/5] (8.23ns)   --->   "%p_19 = dadd i64 %add3_19, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1181 'dadd' 'p_19' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1182 [3/5] (8.23ns)   --->   "%p_20 = dadd i64 %add3_20, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1182 'dadd' 'p_20' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1183 [4/5] (8.23ns)   --->   "%p_21 = dadd i64 %add3_21, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1183 'dadd' 'p_21' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1184 [5/5] (8.23ns)   --->   "%p_22 = dadd i64 %add3_22, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1184 'dadd' 'p_22' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1185 [1/5] (8.23ns)   --->   "%add3_23 = dadd i64 %llike_load_27, i64 %bitcast_ln35_24" [CCode/viterbi.c:34]   --->   Operation 1185 'dadd' 'add3_23' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1186 [3/5] (8.23ns)   --->   "%add3_24 = dadd i64 %llike_load_28, i64 %bitcast_ln35_25" [CCode/viterbi.c:34]   --->   Operation 1186 'dadd' 'add3_24' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1187 [4/5] (8.23ns)   --->   "%add3_25 = dadd i64 %llike_load_29, i64 %bitcast_ln35_26" [CCode/viterbi.c:34]   --->   Operation 1187 'dadd' 'add3_25' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1188 [1/1] (0.00ns)   --->   "%bitcast_ln35_27 = bitcast i64 %transition_load_29" [CCode/viterbi.c:35]   --->   Operation 1188 'bitcast' 'bitcast_ln35_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_43 : Operation 1189 [5/5] (8.23ns)   --->   "%add3_26 = dadd i64 %llike_load_30, i64 %bitcast_ln35_27" [CCode/viterbi.c:34]   --->   Operation 1189 'dadd' 'add3_26' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1190 [1/2] (3.25ns)   --->   "%llike_load_32 = load i14 %llike_addr_35" [CCode/viterbi.c:34]   --->   Operation 1190 'load' 'llike_load_32' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_43 : Operation 1191 [1/2] (3.25ns)   --->   "%transition_load_31 = load i12 %transition_addr_31" [CCode/viterbi.c:35]   --->   Operation 1191 'load' 'transition_load_31' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_43 : Operation 1192 [2/2] (3.25ns)   --->   "%llike_load_33 = load i14 %llike_addr_36" [CCode/viterbi.c:34]   --->   Operation 1192 'load' 'llike_load_33' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_43 : Operation 1193 [1/1] (0.00ns)   --->   "%sext_ln35_14 = sext i7 %or_ln" [CCode/viterbi.c:35]   --->   Operation 1193 'sext' 'sext_ln35_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_43 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln35_30 = zext i11 %sext_ln35_14" [CCode/viterbi.c:35]   --->   Operation 1194 'zext' 'zext_ln35_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_43 : Operation 1195 [1/1] (0.00ns)   --->   "%transition_addr_32 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_30" [CCode/viterbi.c:35]   --->   Operation 1195 'getelementptr' 'transition_addr_32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_43 : Operation 1196 [2/2] (3.25ns)   --->   "%transition_load_32 = load i12 %transition_addr_32" [CCode/viterbi.c:35]   --->   Operation 1196 'load' 'transition_load_32' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 44 <SV = 36> <Delay = 8.23>
ST_44 : Operation 1197 [1/1] (0.00ns)   --->   "%or_ln34_31 = or i14 %tmp_380, i14 32" [CCode/viterbi.c:34]   --->   Operation 1197 'or' 'or_ln34_31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_44 : Operation 1198 [1/1] (0.00ns)   --->   "%zext_ln34_31 = zext i14 %or_ln34_31" [CCode/viterbi.c:34]   --->   Operation 1198 'zext' 'zext_ln34_31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_44 : Operation 1199 [1/1] (0.00ns)   --->   "%llike_addr_37 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_31" [CCode/viterbi.c:34]   --->   Operation 1199 'getelementptr' 'llike_addr_37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_44 : Operation 1200 [1/1] (0.00ns)   --->   "%bitcast_ln37_18 = bitcast i64 %p_9" [CCode/viterbi.c:37]   --->   Operation 1200 'bitcast' 'bitcast_ln37_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_44 : Operation 1201 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_18, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1201 'partselect' 'tmp_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_44 : Operation 1202 [1/1] (0.00ns)   --->   "%trunc_ln37_18 = trunc i64 %bitcast_ln37_18" [CCode/viterbi.c:37]   --->   Operation 1202 'trunc' 'trunc_ln37_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_44 : Operation 1203 [1/1] (0.00ns)   --->   "%bitcast_ln37_19 = bitcast i64 %select_ln37_8" [CCode/viterbi.c:37]   --->   Operation 1203 'bitcast' 'bitcast_ln37_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_44 : Operation 1204 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_19, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1204 'partselect' 'tmp_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_44 : Operation 1205 [1/1] (0.00ns)   --->   "%trunc_ln37_19 = trunc i64 %bitcast_ln37_19" [CCode/viterbi.c:37]   --->   Operation 1205 'trunc' 'trunc_ln37_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_44 : Operation 1206 [1/1] (1.88ns)   --->   "%icmp_ln37_36 = icmp_ne  i11 %tmp_29, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1206 'icmp' 'icmp_ln37_36' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1207 [1/1] (2.89ns)   --->   "%icmp_ln37_37 = icmp_eq  i52 %trunc_ln37_18, i52 0" [CCode/viterbi.c:37]   --->   Operation 1207 'icmp' 'icmp_ln37_37' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_19)   --->   "%or_ln37_18 = or i1 %icmp_ln37_37, i1 %icmp_ln37_36" [CCode/viterbi.c:37]   --->   Operation 1208 'or' 'or_ln37_18' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1209 [1/1] (1.88ns)   --->   "%icmp_ln37_38 = icmp_ne  i11 %tmp_30, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1209 'icmp' 'icmp_ln37_38' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1210 [1/1] (2.89ns)   --->   "%icmp_ln37_39 = icmp_eq  i52 %trunc_ln37_19, i52 0" [CCode/viterbi.c:37]   --->   Operation 1210 'icmp' 'icmp_ln37_39' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_19)   --->   "%or_ln37_19 = or i1 %icmp_ln37_39, i1 %icmp_ln37_38" [CCode/viterbi.c:37]   --->   Operation 1211 'or' 'or_ln37_19' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_19)   --->   "%and_ln37_18 = and i1 %or_ln37_18, i1 %or_ln37_19" [CCode/viterbi.c:37]   --->   Operation 1212 'and' 'and_ln37_18' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1213 [1/2] (5.46ns)   --->   "%tmp_31 = fcmp_olt  i64 %p_9, i64 %select_ln37_8" [CCode/viterbi.c:37]   --->   Operation 1213 'dcmp' 'tmp_31' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1214 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_19 = and i1 %and_ln37_18, i1 %tmp_31" [CCode/viterbi.c:37]   --->   Operation 1214 'and' 'and_ln37_19' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1215 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_9 = select i1 %and_ln37_19, i64 %p_9, i64 %select_ln37_8" [CCode/viterbi.c:37]   --->   Operation 1215 'select' 'select_ln37_9' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1216 [1/5] (8.23ns)   --->   "%p_18 = dadd i64 %add3_18, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1216 'dadd' 'p_18' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1217 [1/5] (8.23ns)   --->   "%p_19 = dadd i64 %add3_19, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1217 'dadd' 'p_19' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1218 [2/5] (8.23ns)   --->   "%p_20 = dadd i64 %add3_20, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1218 'dadd' 'p_20' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1219 [3/5] (8.23ns)   --->   "%p_21 = dadd i64 %add3_21, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1219 'dadd' 'p_21' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1220 [4/5] (8.23ns)   --->   "%p_22 = dadd i64 %add3_22, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1220 'dadd' 'p_22' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1221 [5/5] (8.23ns)   --->   "%p_23 = dadd i64 %add3_23, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1221 'dadd' 'p_23' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1222 [2/5] (8.23ns)   --->   "%add3_24 = dadd i64 %llike_load_28, i64 %bitcast_ln35_25" [CCode/viterbi.c:34]   --->   Operation 1222 'dadd' 'add3_24' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1223 [3/5] (8.23ns)   --->   "%add3_25 = dadd i64 %llike_load_29, i64 %bitcast_ln35_26" [CCode/viterbi.c:34]   --->   Operation 1223 'dadd' 'add3_25' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1224 [4/5] (8.23ns)   --->   "%add3_26 = dadd i64 %llike_load_30, i64 %bitcast_ln35_27" [CCode/viterbi.c:34]   --->   Operation 1224 'dadd' 'add3_26' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1225 [1/1] (0.00ns)   --->   "%bitcast_ln35_28 = bitcast i64 %transition_load_30" [CCode/viterbi.c:35]   --->   Operation 1225 'bitcast' 'bitcast_ln35_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_44 : Operation 1226 [5/5] (8.23ns)   --->   "%add3_27 = dadd i64 %llike_load_31, i64 %bitcast_ln35_28" [CCode/viterbi.c:34]   --->   Operation 1226 'dadd' 'add3_27' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1227 [1/2] (3.25ns)   --->   "%llike_load_33 = load i14 %llike_addr_36" [CCode/viterbi.c:34]   --->   Operation 1227 'load' 'llike_load_33' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_44 : Operation 1228 [1/2] (3.25ns)   --->   "%transition_load_32 = load i12 %transition_addr_32" [CCode/viterbi.c:35]   --->   Operation 1228 'load' 'transition_load_32' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_44 : Operation 1229 [2/2] (3.25ns)   --->   "%llike_load_34 = load i14 %llike_addr_37" [CCode/viterbi.c:34]   --->   Operation 1229 'load' 'llike_load_34' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_44 : Operation 1230 [1/1] (0.00ns)   --->   "%or_ln35_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 32, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 1230 'bitconcatenate' 'or_ln35_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_44 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln35_31 = zext i12 %or_ln35_15" [CCode/viterbi.c:35]   --->   Operation 1231 'zext' 'zext_ln35_31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_44 : Operation 1232 [1/1] (0.00ns)   --->   "%transition_addr_33 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_31" [CCode/viterbi.c:35]   --->   Operation 1232 'getelementptr' 'transition_addr_33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_44 : Operation 1233 [2/2] (3.25ns)   --->   "%transition_load_33 = load i12 %transition_addr_33" [CCode/viterbi.c:35]   --->   Operation 1233 'load' 'transition_load_33' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 45 <SV = 37> <Delay = 8.23>
ST_45 : Operation 1234 [1/1] (0.00ns)   --->   "%or_ln34_32 = or i14 %tmp_380, i14 33" [CCode/viterbi.c:34]   --->   Operation 1234 'or' 'or_ln34_32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_45 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln34_32 = zext i14 %or_ln34_32" [CCode/viterbi.c:34]   --->   Operation 1235 'zext' 'zext_ln34_32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_45 : Operation 1236 [1/1] (0.00ns)   --->   "%llike_addr_38 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_32" [CCode/viterbi.c:34]   --->   Operation 1236 'getelementptr' 'llike_addr_38' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_45 : Operation 1237 [2/2] (5.46ns)   --->   "%tmp_34 = fcmp_olt  i64 %p_3, i64 %select_ln37_9" [CCode/viterbi.c:37]   --->   Operation 1237 'dcmp' 'tmp_34' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1238 [1/5] (8.23ns)   --->   "%p_20 = dadd i64 %add3_20, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1238 'dadd' 'p_20' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1239 [2/5] (8.23ns)   --->   "%p_21 = dadd i64 %add3_21, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1239 'dadd' 'p_21' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1240 [3/5] (8.23ns)   --->   "%p_22 = dadd i64 %add3_22, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1240 'dadd' 'p_22' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1241 [4/5] (8.23ns)   --->   "%p_23 = dadd i64 %add3_23, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1241 'dadd' 'p_23' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1242 [1/5] (8.23ns)   --->   "%add3_24 = dadd i64 %llike_load_28, i64 %bitcast_ln35_25" [CCode/viterbi.c:34]   --->   Operation 1242 'dadd' 'add3_24' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1243 [2/5] (8.23ns)   --->   "%add3_25 = dadd i64 %llike_load_29, i64 %bitcast_ln35_26" [CCode/viterbi.c:34]   --->   Operation 1243 'dadd' 'add3_25' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1244 [3/5] (8.23ns)   --->   "%add3_26 = dadd i64 %llike_load_30, i64 %bitcast_ln35_27" [CCode/viterbi.c:34]   --->   Operation 1244 'dadd' 'add3_26' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1245 [4/5] (8.23ns)   --->   "%add3_27 = dadd i64 %llike_load_31, i64 %bitcast_ln35_28" [CCode/viterbi.c:34]   --->   Operation 1245 'dadd' 'add3_27' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1246 [1/1] (0.00ns)   --->   "%bitcast_ln35_29 = bitcast i64 %transition_load_31" [CCode/viterbi.c:35]   --->   Operation 1246 'bitcast' 'bitcast_ln35_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_45 : Operation 1247 [5/5] (8.23ns)   --->   "%add3_28 = dadd i64 %llike_load_32, i64 %bitcast_ln35_29" [CCode/viterbi.c:34]   --->   Operation 1247 'dadd' 'add3_28' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1248 [1/1] (0.00ns)   --->   "%bitcast_ln35_30 = bitcast i64 %transition_load_32" [CCode/viterbi.c:35]   --->   Operation 1248 'bitcast' 'bitcast_ln35_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_45 : Operation 1249 [5/5] (8.23ns)   --->   "%add3_29 = dadd i64 %llike_load_33, i64 %bitcast_ln35_30" [CCode/viterbi.c:34]   --->   Operation 1249 'dadd' 'add3_29' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1250 [1/2] (3.25ns)   --->   "%llike_load_34 = load i14 %llike_addr_37" [CCode/viterbi.c:34]   --->   Operation 1250 'load' 'llike_load_34' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_45 : Operation 1251 [1/2] (3.25ns)   --->   "%transition_load_33 = load i12 %transition_addr_33" [CCode/viterbi.c:35]   --->   Operation 1251 'load' 'transition_load_33' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_45 : Operation 1252 [2/2] (3.25ns)   --->   "%llike_load_35 = load i14 %llike_addr_38" [CCode/viterbi.c:34]   --->   Operation 1252 'load' 'llike_load_35' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_45 : Operation 1253 [1/1] (0.00ns)   --->   "%or_ln35_16 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 33, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 1253 'bitconcatenate' 'or_ln35_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_45 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln35_32 = zext i12 %or_ln35_16" [CCode/viterbi.c:35]   --->   Operation 1254 'zext' 'zext_ln35_32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_45 : Operation 1255 [1/1] (0.00ns)   --->   "%transition_addr_34 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_32" [CCode/viterbi.c:35]   --->   Operation 1255 'getelementptr' 'transition_addr_34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_45 : Operation 1256 [2/2] (3.25ns)   --->   "%transition_load_34 = load i12 %transition_addr_34" [CCode/viterbi.c:35]   --->   Operation 1256 'load' 'transition_load_34' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 46 <SV = 38> <Delay = 8.23>
ST_46 : Operation 1257 [1/1] (0.00ns)   --->   "%or_ln34_33 = or i14 %tmp_380, i14 34" [CCode/viterbi.c:34]   --->   Operation 1257 'or' 'or_ln34_33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_46 : Operation 1258 [1/1] (0.00ns)   --->   "%zext_ln34_33 = zext i14 %or_ln34_33" [CCode/viterbi.c:34]   --->   Operation 1258 'zext' 'zext_ln34_33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_46 : Operation 1259 [1/1] (0.00ns)   --->   "%llike_addr_39 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_33" [CCode/viterbi.c:34]   --->   Operation 1259 'getelementptr' 'llike_addr_39' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_46 : Operation 1260 [1/1] (0.00ns)   --->   "%bitcast_ln37_20 = bitcast i64 %p_3" [CCode/viterbi.c:37]   --->   Operation 1260 'bitcast' 'bitcast_ln37_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_46 : Operation 1261 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_20, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1261 'partselect' 'tmp_32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_46 : Operation 1262 [1/1] (0.00ns)   --->   "%trunc_ln37_20 = trunc i64 %bitcast_ln37_20" [CCode/viterbi.c:37]   --->   Operation 1262 'trunc' 'trunc_ln37_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_46 : Operation 1263 [1/1] (0.00ns)   --->   "%bitcast_ln37_21 = bitcast i64 %select_ln37_9" [CCode/viterbi.c:37]   --->   Operation 1263 'bitcast' 'bitcast_ln37_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_46 : Operation 1264 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_21, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1264 'partselect' 'tmp_33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_46 : Operation 1265 [1/1] (0.00ns)   --->   "%trunc_ln37_21 = trunc i64 %bitcast_ln37_21" [CCode/viterbi.c:37]   --->   Operation 1265 'trunc' 'trunc_ln37_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_46 : Operation 1266 [1/1] (1.88ns)   --->   "%icmp_ln37_40 = icmp_ne  i11 %tmp_32, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1266 'icmp' 'icmp_ln37_40' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1267 [1/1] (2.89ns)   --->   "%icmp_ln37_41 = icmp_eq  i52 %trunc_ln37_20, i52 0" [CCode/viterbi.c:37]   --->   Operation 1267 'icmp' 'icmp_ln37_41' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_21)   --->   "%or_ln37_20 = or i1 %icmp_ln37_41, i1 %icmp_ln37_40" [CCode/viterbi.c:37]   --->   Operation 1268 'or' 'or_ln37_20' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1269 [1/1] (1.88ns)   --->   "%icmp_ln37_42 = icmp_ne  i11 %tmp_33, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1269 'icmp' 'icmp_ln37_42' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1270 [1/1] (2.89ns)   --->   "%icmp_ln37_43 = icmp_eq  i52 %trunc_ln37_21, i52 0" [CCode/viterbi.c:37]   --->   Operation 1270 'icmp' 'icmp_ln37_43' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_21)   --->   "%or_ln37_21 = or i1 %icmp_ln37_43, i1 %icmp_ln37_42" [CCode/viterbi.c:37]   --->   Operation 1271 'or' 'or_ln37_21' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_21)   --->   "%and_ln37_20 = and i1 %or_ln37_20, i1 %or_ln37_21" [CCode/viterbi.c:37]   --->   Operation 1272 'and' 'and_ln37_20' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1273 [1/2] (5.46ns)   --->   "%tmp_34 = fcmp_olt  i64 %p_3, i64 %select_ln37_9" [CCode/viterbi.c:37]   --->   Operation 1273 'dcmp' 'tmp_34' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1274 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_21 = and i1 %and_ln37_20, i1 %tmp_34" [CCode/viterbi.c:37]   --->   Operation 1274 'and' 'and_ln37_21' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1275 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_10 = select i1 %and_ln37_21, i64 %p_3, i64 %select_ln37_9" [CCode/viterbi.c:37]   --->   Operation 1275 'select' 'select_ln37_10' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1276 [1/5] (8.23ns)   --->   "%p_21 = dadd i64 %add3_21, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1276 'dadd' 'p_21' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1277 [2/5] (8.23ns)   --->   "%p_22 = dadd i64 %add3_22, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1277 'dadd' 'p_22' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1278 [3/5] (8.23ns)   --->   "%p_23 = dadd i64 %add3_23, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1278 'dadd' 'p_23' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1279 [5/5] (8.23ns)   --->   "%p_24 = dadd i64 %add3_24, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1279 'dadd' 'p_24' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1280 [1/5] (8.23ns)   --->   "%add3_25 = dadd i64 %llike_load_29, i64 %bitcast_ln35_26" [CCode/viterbi.c:34]   --->   Operation 1280 'dadd' 'add3_25' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1281 [2/5] (8.23ns)   --->   "%add3_26 = dadd i64 %llike_load_30, i64 %bitcast_ln35_27" [CCode/viterbi.c:34]   --->   Operation 1281 'dadd' 'add3_26' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1282 [3/5] (8.23ns)   --->   "%add3_27 = dadd i64 %llike_load_31, i64 %bitcast_ln35_28" [CCode/viterbi.c:34]   --->   Operation 1282 'dadd' 'add3_27' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1283 [4/5] (8.23ns)   --->   "%add3_28 = dadd i64 %llike_load_32, i64 %bitcast_ln35_29" [CCode/viterbi.c:34]   --->   Operation 1283 'dadd' 'add3_28' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1284 [4/5] (8.23ns)   --->   "%add3_29 = dadd i64 %llike_load_33, i64 %bitcast_ln35_30" [CCode/viterbi.c:34]   --->   Operation 1284 'dadd' 'add3_29' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1285 [1/1] (0.00ns)   --->   "%bitcast_ln35_31 = bitcast i64 %transition_load_33" [CCode/viterbi.c:35]   --->   Operation 1285 'bitcast' 'bitcast_ln35_31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_46 : Operation 1286 [5/5] (8.23ns)   --->   "%add3_30 = dadd i64 %llike_load_34, i64 %bitcast_ln35_31" [CCode/viterbi.c:34]   --->   Operation 1286 'dadd' 'add3_30' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1287 [1/2] (3.25ns)   --->   "%llike_load_35 = load i14 %llike_addr_38" [CCode/viterbi.c:34]   --->   Operation 1287 'load' 'llike_load_35' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_46 : Operation 1288 [1/2] (3.25ns)   --->   "%transition_load_34 = load i12 %transition_addr_34" [CCode/viterbi.c:35]   --->   Operation 1288 'load' 'transition_load_34' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_46 : Operation 1289 [2/2] (3.25ns)   --->   "%llike_load_36 = load i14 %llike_addr_39" [CCode/viterbi.c:34]   --->   Operation 1289 'load' 'llike_load_36' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_46 : Operation 1290 [1/1] (0.00ns)   --->   "%or_ln35_17 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 34, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 1290 'bitconcatenate' 'or_ln35_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_46 : Operation 1291 [1/1] (0.00ns)   --->   "%zext_ln35_33 = zext i12 %or_ln35_17" [CCode/viterbi.c:35]   --->   Operation 1291 'zext' 'zext_ln35_33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_46 : Operation 1292 [1/1] (0.00ns)   --->   "%transition_addr_35 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_33" [CCode/viterbi.c:35]   --->   Operation 1292 'getelementptr' 'transition_addr_35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_46 : Operation 1293 [2/2] (3.25ns)   --->   "%transition_load_35 = load i12 %transition_addr_35" [CCode/viterbi.c:35]   --->   Operation 1293 'load' 'transition_load_35' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 47 <SV = 39> <Delay = 8.23>
ST_47 : Operation 1294 [1/1] (0.00ns)   --->   "%or_ln34_34 = or i14 %tmp_380, i14 35" [CCode/viterbi.c:34]   --->   Operation 1294 'or' 'or_ln34_34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_47 : Operation 1295 [1/1] (0.00ns)   --->   "%zext_ln34_34 = zext i14 %or_ln34_34" [CCode/viterbi.c:34]   --->   Operation 1295 'zext' 'zext_ln34_34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_47 : Operation 1296 [1/1] (0.00ns)   --->   "%llike_addr_40 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_34" [CCode/viterbi.c:34]   --->   Operation 1296 'getelementptr' 'llike_addr_40' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_47 : Operation 1297 [2/2] (5.46ns)   --->   "%tmp_37 = fcmp_olt  i64 %p_10, i64 %select_ln37_10" [CCode/viterbi.c:37]   --->   Operation 1297 'dcmp' 'tmp_37' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1298 [1/5] (8.23ns)   --->   "%p_22 = dadd i64 %add3_22, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1298 'dadd' 'p_22' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1299 [2/5] (8.23ns)   --->   "%p_23 = dadd i64 %add3_23, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1299 'dadd' 'p_23' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1300 [4/5] (8.23ns)   --->   "%p_24 = dadd i64 %add3_24, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1300 'dadd' 'p_24' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1301 [5/5] (8.23ns)   --->   "%p_25 = dadd i64 %add3_25, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1301 'dadd' 'p_25' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1302 [1/5] (8.23ns)   --->   "%add3_26 = dadd i64 %llike_load_30, i64 %bitcast_ln35_27" [CCode/viterbi.c:34]   --->   Operation 1302 'dadd' 'add3_26' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1303 [2/5] (8.23ns)   --->   "%add3_27 = dadd i64 %llike_load_31, i64 %bitcast_ln35_28" [CCode/viterbi.c:34]   --->   Operation 1303 'dadd' 'add3_27' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1304 [3/5] (8.23ns)   --->   "%add3_28 = dadd i64 %llike_load_32, i64 %bitcast_ln35_29" [CCode/viterbi.c:34]   --->   Operation 1304 'dadd' 'add3_28' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1305 [3/5] (8.23ns)   --->   "%add3_29 = dadd i64 %llike_load_33, i64 %bitcast_ln35_30" [CCode/viterbi.c:34]   --->   Operation 1305 'dadd' 'add3_29' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1306 [4/5] (8.23ns)   --->   "%add3_30 = dadd i64 %llike_load_34, i64 %bitcast_ln35_31" [CCode/viterbi.c:34]   --->   Operation 1306 'dadd' 'add3_30' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1307 [1/1] (0.00ns)   --->   "%bitcast_ln35_32 = bitcast i64 %transition_load_34" [CCode/viterbi.c:35]   --->   Operation 1307 'bitcast' 'bitcast_ln35_32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_47 : Operation 1308 [5/5] (8.23ns)   --->   "%add3_31 = dadd i64 %llike_load_35, i64 %bitcast_ln35_32" [CCode/viterbi.c:34]   --->   Operation 1308 'dadd' 'add3_31' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1309 [1/2] (3.25ns)   --->   "%llike_load_36 = load i14 %llike_addr_39" [CCode/viterbi.c:34]   --->   Operation 1309 'load' 'llike_load_36' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_47 : Operation 1310 [1/2] (3.25ns)   --->   "%transition_load_35 = load i12 %transition_addr_35" [CCode/viterbi.c:35]   --->   Operation 1310 'load' 'transition_load_35' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_47 : Operation 1311 [2/2] (3.25ns)   --->   "%llike_load_37 = load i14 %llike_addr_40" [CCode/viterbi.c:34]   --->   Operation 1311 'load' 'llike_load_37' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_47 : Operation 1312 [1/1] (0.00ns)   --->   "%or_ln35_18 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 35, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 1312 'bitconcatenate' 'or_ln35_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_47 : Operation 1313 [1/1] (0.00ns)   --->   "%zext_ln35_34 = zext i12 %or_ln35_18" [CCode/viterbi.c:35]   --->   Operation 1313 'zext' 'zext_ln35_34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_47 : Operation 1314 [1/1] (0.00ns)   --->   "%transition_addr_36 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_34" [CCode/viterbi.c:35]   --->   Operation 1314 'getelementptr' 'transition_addr_36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_47 : Operation 1315 [2/2] (3.25ns)   --->   "%transition_load_36 = load i12 %transition_addr_36" [CCode/viterbi.c:35]   --->   Operation 1315 'load' 'transition_load_36' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 48 <SV = 40> <Delay = 8.23>
ST_48 : Operation 1316 [1/1] (0.00ns)   --->   "%or_ln34_35 = or i14 %tmp_380, i14 36" [CCode/viterbi.c:34]   --->   Operation 1316 'or' 'or_ln34_35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_48 : Operation 1317 [1/1] (0.00ns)   --->   "%zext_ln34_35 = zext i14 %or_ln34_35" [CCode/viterbi.c:34]   --->   Operation 1317 'zext' 'zext_ln34_35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_48 : Operation 1318 [1/1] (0.00ns)   --->   "%llike_addr_41 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_35" [CCode/viterbi.c:34]   --->   Operation 1318 'getelementptr' 'llike_addr_41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_48 : Operation 1319 [1/1] (0.00ns)   --->   "%bitcast_ln37_22 = bitcast i64 %p_10" [CCode/viterbi.c:37]   --->   Operation 1319 'bitcast' 'bitcast_ln37_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_48 : Operation 1320 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_22, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1320 'partselect' 'tmp_35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_48 : Operation 1321 [1/1] (0.00ns)   --->   "%trunc_ln37_22 = trunc i64 %bitcast_ln37_22" [CCode/viterbi.c:37]   --->   Operation 1321 'trunc' 'trunc_ln37_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_48 : Operation 1322 [1/1] (0.00ns)   --->   "%bitcast_ln37_23 = bitcast i64 %select_ln37_10" [CCode/viterbi.c:37]   --->   Operation 1322 'bitcast' 'bitcast_ln37_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_48 : Operation 1323 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_23, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1323 'partselect' 'tmp_36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_48 : Operation 1324 [1/1] (0.00ns)   --->   "%trunc_ln37_23 = trunc i64 %bitcast_ln37_23" [CCode/viterbi.c:37]   --->   Operation 1324 'trunc' 'trunc_ln37_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_48 : Operation 1325 [1/1] (1.88ns)   --->   "%icmp_ln37_44 = icmp_ne  i11 %tmp_35, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1325 'icmp' 'icmp_ln37_44' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1326 [1/1] (2.89ns)   --->   "%icmp_ln37_45 = icmp_eq  i52 %trunc_ln37_22, i52 0" [CCode/viterbi.c:37]   --->   Operation 1326 'icmp' 'icmp_ln37_45' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_23)   --->   "%or_ln37_22 = or i1 %icmp_ln37_45, i1 %icmp_ln37_44" [CCode/viterbi.c:37]   --->   Operation 1327 'or' 'or_ln37_22' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1328 [1/1] (1.88ns)   --->   "%icmp_ln37_46 = icmp_ne  i11 %tmp_36, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1328 'icmp' 'icmp_ln37_46' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1329 [1/1] (2.89ns)   --->   "%icmp_ln37_47 = icmp_eq  i52 %trunc_ln37_23, i52 0" [CCode/viterbi.c:37]   --->   Operation 1329 'icmp' 'icmp_ln37_47' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_23)   --->   "%or_ln37_23 = or i1 %icmp_ln37_47, i1 %icmp_ln37_46" [CCode/viterbi.c:37]   --->   Operation 1330 'or' 'or_ln37_23' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_23)   --->   "%and_ln37_22 = and i1 %or_ln37_22, i1 %or_ln37_23" [CCode/viterbi.c:37]   --->   Operation 1331 'and' 'and_ln37_22' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1332 [1/2] (5.46ns)   --->   "%tmp_37 = fcmp_olt  i64 %p_10, i64 %select_ln37_10" [CCode/viterbi.c:37]   --->   Operation 1332 'dcmp' 'tmp_37' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1333 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_23 = and i1 %and_ln37_22, i1 %tmp_37" [CCode/viterbi.c:37]   --->   Operation 1333 'and' 'and_ln37_23' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1334 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_11 = select i1 %and_ln37_23, i64 %p_10, i64 %select_ln37_10" [CCode/viterbi.c:37]   --->   Operation 1334 'select' 'select_ln37_11' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 1335 [1/5] (8.23ns)   --->   "%p_23 = dadd i64 %add3_23, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1335 'dadd' 'p_23' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1336 [3/5] (8.23ns)   --->   "%p_24 = dadd i64 %add3_24, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1336 'dadd' 'p_24' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1337 [4/5] (8.23ns)   --->   "%p_25 = dadd i64 %add3_25, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1337 'dadd' 'p_25' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1338 [5/5] (8.23ns)   --->   "%p_26 = dadd i64 %add3_26, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1338 'dadd' 'p_26' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1339 [1/5] (8.23ns)   --->   "%add3_27 = dadd i64 %llike_load_31, i64 %bitcast_ln35_28" [CCode/viterbi.c:34]   --->   Operation 1339 'dadd' 'add3_27' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1340 [2/5] (8.23ns)   --->   "%add3_28 = dadd i64 %llike_load_32, i64 %bitcast_ln35_29" [CCode/viterbi.c:34]   --->   Operation 1340 'dadd' 'add3_28' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1341 [2/5] (8.23ns)   --->   "%add3_29 = dadd i64 %llike_load_33, i64 %bitcast_ln35_30" [CCode/viterbi.c:34]   --->   Operation 1341 'dadd' 'add3_29' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1342 [3/5] (8.23ns)   --->   "%add3_30 = dadd i64 %llike_load_34, i64 %bitcast_ln35_31" [CCode/viterbi.c:34]   --->   Operation 1342 'dadd' 'add3_30' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1343 [4/5] (8.23ns)   --->   "%add3_31 = dadd i64 %llike_load_35, i64 %bitcast_ln35_32" [CCode/viterbi.c:34]   --->   Operation 1343 'dadd' 'add3_31' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1344 [1/1] (0.00ns)   --->   "%bitcast_ln35_33 = bitcast i64 %transition_load_35" [CCode/viterbi.c:35]   --->   Operation 1344 'bitcast' 'bitcast_ln35_33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_48 : Operation 1345 [5/5] (8.23ns)   --->   "%add3_32 = dadd i64 %llike_load_36, i64 %bitcast_ln35_33" [CCode/viterbi.c:34]   --->   Operation 1345 'dadd' 'add3_32' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1346 [1/2] (3.25ns)   --->   "%llike_load_37 = load i14 %llike_addr_40" [CCode/viterbi.c:34]   --->   Operation 1346 'load' 'llike_load_37' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_48 : Operation 1347 [1/2] (3.25ns)   --->   "%transition_load_36 = load i12 %transition_addr_36" [CCode/viterbi.c:35]   --->   Operation 1347 'load' 'transition_load_36' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_48 : Operation 1348 [2/2] (3.25ns)   --->   "%llike_load_38 = load i14 %llike_addr_41" [CCode/viterbi.c:34]   --->   Operation 1348 'load' 'llike_load_38' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_48 : Operation 1349 [1/1] (0.00ns)   --->   "%or_ln35_19 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 36, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 1349 'bitconcatenate' 'or_ln35_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_48 : Operation 1350 [1/1] (0.00ns)   --->   "%zext_ln35_35 = zext i12 %or_ln35_19" [CCode/viterbi.c:35]   --->   Operation 1350 'zext' 'zext_ln35_35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_48 : Operation 1351 [1/1] (0.00ns)   --->   "%transition_addr_37 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_35" [CCode/viterbi.c:35]   --->   Operation 1351 'getelementptr' 'transition_addr_37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_48 : Operation 1352 [2/2] (3.25ns)   --->   "%transition_load_37 = load i12 %transition_addr_37" [CCode/viterbi.c:35]   --->   Operation 1352 'load' 'transition_load_37' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 49 <SV = 41> <Delay = 8.23>
ST_49 : Operation 1353 [1/1] (0.00ns)   --->   "%or_ln34_36 = or i14 %tmp_380, i14 37" [CCode/viterbi.c:34]   --->   Operation 1353 'or' 'or_ln34_36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 1354 [1/1] (0.00ns)   --->   "%zext_ln34_36 = zext i14 %or_ln34_36" [CCode/viterbi.c:34]   --->   Operation 1354 'zext' 'zext_ln34_36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 1355 [1/1] (0.00ns)   --->   "%llike_addr_42 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_36" [CCode/viterbi.c:34]   --->   Operation 1355 'getelementptr' 'llike_addr_42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 1356 [2/2] (5.46ns)   --->   "%tmp_40 = fcmp_olt  i64 %p_11, i64 %select_ln37_11" [CCode/viterbi.c:37]   --->   Operation 1356 'dcmp' 'tmp_40' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1357 [2/5] (8.23ns)   --->   "%p_24 = dadd i64 %add3_24, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1357 'dadd' 'p_24' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1358 [3/5] (8.23ns)   --->   "%p_25 = dadd i64 %add3_25, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1358 'dadd' 'p_25' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1359 [4/5] (8.23ns)   --->   "%p_26 = dadd i64 %add3_26, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1359 'dadd' 'p_26' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1360 [5/5] (8.23ns)   --->   "%p_27 = dadd i64 %add3_27, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1360 'dadd' 'p_27' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1361 [1/5] (8.23ns)   --->   "%add3_28 = dadd i64 %llike_load_32, i64 %bitcast_ln35_29" [CCode/viterbi.c:34]   --->   Operation 1361 'dadd' 'add3_28' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1362 [1/5] (8.23ns)   --->   "%add3_29 = dadd i64 %llike_load_33, i64 %bitcast_ln35_30" [CCode/viterbi.c:34]   --->   Operation 1362 'dadd' 'add3_29' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1363 [2/5] (8.23ns)   --->   "%add3_30 = dadd i64 %llike_load_34, i64 %bitcast_ln35_31" [CCode/viterbi.c:34]   --->   Operation 1363 'dadd' 'add3_30' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1364 [3/5] (8.23ns)   --->   "%add3_31 = dadd i64 %llike_load_35, i64 %bitcast_ln35_32" [CCode/viterbi.c:34]   --->   Operation 1364 'dadd' 'add3_31' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1365 [4/5] (8.23ns)   --->   "%add3_32 = dadd i64 %llike_load_36, i64 %bitcast_ln35_33" [CCode/viterbi.c:34]   --->   Operation 1365 'dadd' 'add3_32' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1366 [1/1] (0.00ns)   --->   "%bitcast_ln35_34 = bitcast i64 %transition_load_36" [CCode/viterbi.c:35]   --->   Operation 1366 'bitcast' 'bitcast_ln35_34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 1367 [5/5] (8.23ns)   --->   "%add3_33 = dadd i64 %llike_load_37, i64 %bitcast_ln35_34" [CCode/viterbi.c:34]   --->   Operation 1367 'dadd' 'add3_33' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1368 [1/2] (3.25ns)   --->   "%llike_load_38 = load i14 %llike_addr_41" [CCode/viterbi.c:34]   --->   Operation 1368 'load' 'llike_load_38' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_49 : Operation 1369 [1/2] (3.25ns)   --->   "%transition_load_37 = load i12 %transition_addr_37" [CCode/viterbi.c:35]   --->   Operation 1369 'load' 'transition_load_37' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_49 : Operation 1370 [2/2] (3.25ns)   --->   "%llike_load_39 = load i14 %llike_addr_42" [CCode/viterbi.c:34]   --->   Operation 1370 'load' 'llike_load_39' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_49 : Operation 1371 [1/1] (0.00ns)   --->   "%or_ln35_20 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 37, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 1371 'bitconcatenate' 'or_ln35_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 1372 [1/1] (0.00ns)   --->   "%zext_ln35_36 = zext i12 %or_ln35_20" [CCode/viterbi.c:35]   --->   Operation 1372 'zext' 'zext_ln35_36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 1373 [1/1] (0.00ns)   --->   "%transition_addr_38 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_36" [CCode/viterbi.c:35]   --->   Operation 1373 'getelementptr' 'transition_addr_38' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_49 : Operation 1374 [2/2] (3.25ns)   --->   "%transition_load_38 = load i12 %transition_addr_38" [CCode/viterbi.c:35]   --->   Operation 1374 'load' 'transition_load_38' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 50 <SV = 42> <Delay = 8.23>
ST_50 : Operation 1375 [1/1] (0.00ns)   --->   "%or_ln34_37 = or i14 %tmp_380, i14 38" [CCode/viterbi.c:34]   --->   Operation 1375 'or' 'or_ln34_37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 1376 [1/1] (0.00ns)   --->   "%zext_ln34_37 = zext i14 %or_ln34_37" [CCode/viterbi.c:34]   --->   Operation 1376 'zext' 'zext_ln34_37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 1377 [1/1] (0.00ns)   --->   "%llike_addr_43 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_37" [CCode/viterbi.c:34]   --->   Operation 1377 'getelementptr' 'llike_addr_43' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 1378 [1/1] (0.00ns)   --->   "%bitcast_ln37_24 = bitcast i64 %p_11" [CCode/viterbi.c:37]   --->   Operation 1378 'bitcast' 'bitcast_ln37_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 1379 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_24, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1379 'partselect' 'tmp_38' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 1380 [1/1] (0.00ns)   --->   "%trunc_ln37_24 = trunc i64 %bitcast_ln37_24" [CCode/viterbi.c:37]   --->   Operation 1380 'trunc' 'trunc_ln37_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 1381 [1/1] (0.00ns)   --->   "%bitcast_ln37_25 = bitcast i64 %select_ln37_11" [CCode/viterbi.c:37]   --->   Operation 1381 'bitcast' 'bitcast_ln37_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 1382 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_25, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1382 'partselect' 'tmp_39' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 1383 [1/1] (0.00ns)   --->   "%trunc_ln37_25 = trunc i64 %bitcast_ln37_25" [CCode/viterbi.c:37]   --->   Operation 1383 'trunc' 'trunc_ln37_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 1384 [1/1] (1.88ns)   --->   "%icmp_ln37_48 = icmp_ne  i11 %tmp_38, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1384 'icmp' 'icmp_ln37_48' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1385 [1/1] (2.89ns)   --->   "%icmp_ln37_49 = icmp_eq  i52 %trunc_ln37_24, i52 0" [CCode/viterbi.c:37]   --->   Operation 1385 'icmp' 'icmp_ln37_49' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_25)   --->   "%or_ln37_24 = or i1 %icmp_ln37_49, i1 %icmp_ln37_48" [CCode/viterbi.c:37]   --->   Operation 1386 'or' 'or_ln37_24' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1387 [1/1] (1.88ns)   --->   "%icmp_ln37_50 = icmp_ne  i11 %tmp_39, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1387 'icmp' 'icmp_ln37_50' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1388 [1/1] (2.89ns)   --->   "%icmp_ln37_51 = icmp_eq  i52 %trunc_ln37_25, i52 0" [CCode/viterbi.c:37]   --->   Operation 1388 'icmp' 'icmp_ln37_51' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_25)   --->   "%or_ln37_25 = or i1 %icmp_ln37_51, i1 %icmp_ln37_50" [CCode/viterbi.c:37]   --->   Operation 1389 'or' 'or_ln37_25' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_25)   --->   "%and_ln37_24 = and i1 %or_ln37_24, i1 %or_ln37_25" [CCode/viterbi.c:37]   --->   Operation 1390 'and' 'and_ln37_24' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1391 [1/2] (5.46ns)   --->   "%tmp_40 = fcmp_olt  i64 %p_11, i64 %select_ln37_11" [CCode/viterbi.c:37]   --->   Operation 1391 'dcmp' 'tmp_40' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1392 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_25 = and i1 %and_ln37_24, i1 %tmp_40" [CCode/viterbi.c:37]   --->   Operation 1392 'and' 'and_ln37_25' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1393 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_12 = select i1 %and_ln37_25, i64 %p_11, i64 %select_ln37_11" [CCode/viterbi.c:37]   --->   Operation 1393 'select' 'select_ln37_12' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 1394 [1/5] (8.23ns)   --->   "%p_24 = dadd i64 %add3_24, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1394 'dadd' 'p_24' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1395 [2/5] (8.23ns)   --->   "%p_25 = dadd i64 %add3_25, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1395 'dadd' 'p_25' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1396 [3/5] (8.23ns)   --->   "%p_26 = dadd i64 %add3_26, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1396 'dadd' 'p_26' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1397 [4/5] (8.23ns)   --->   "%p_27 = dadd i64 %add3_27, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1397 'dadd' 'p_27' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1398 [5/5] (8.23ns)   --->   "%p_28 = dadd i64 %add3_28, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1398 'dadd' 'p_28' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1399 [5/5] (8.23ns)   --->   "%p_29 = dadd i64 %add3_29, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1399 'dadd' 'p_29' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1400 [1/5] (8.23ns)   --->   "%add3_30 = dadd i64 %llike_load_34, i64 %bitcast_ln35_31" [CCode/viterbi.c:34]   --->   Operation 1400 'dadd' 'add3_30' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1401 [2/5] (8.23ns)   --->   "%add3_31 = dadd i64 %llike_load_35, i64 %bitcast_ln35_32" [CCode/viterbi.c:34]   --->   Operation 1401 'dadd' 'add3_31' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1402 [3/5] (8.23ns)   --->   "%add3_32 = dadd i64 %llike_load_36, i64 %bitcast_ln35_33" [CCode/viterbi.c:34]   --->   Operation 1402 'dadd' 'add3_32' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1403 [4/5] (8.23ns)   --->   "%add3_33 = dadd i64 %llike_load_37, i64 %bitcast_ln35_34" [CCode/viterbi.c:34]   --->   Operation 1403 'dadd' 'add3_33' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1404 [1/2] (3.25ns)   --->   "%llike_load_39 = load i14 %llike_addr_42" [CCode/viterbi.c:34]   --->   Operation 1404 'load' 'llike_load_39' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_50 : Operation 1405 [1/2] (3.25ns)   --->   "%transition_load_38 = load i12 %transition_addr_38" [CCode/viterbi.c:35]   --->   Operation 1405 'load' 'transition_load_38' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_50 : Operation 1406 [2/2] (3.25ns)   --->   "%llike_load_40 = load i14 %llike_addr_43" [CCode/viterbi.c:34]   --->   Operation 1406 'load' 'llike_load_40' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_50 : Operation 1407 [1/1] (0.00ns)   --->   "%or_ln35_21 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 38, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 1407 'bitconcatenate' 'or_ln35_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 1408 [1/1] (0.00ns)   --->   "%zext_ln35_37 = zext i12 %or_ln35_21" [CCode/viterbi.c:35]   --->   Operation 1408 'zext' 'zext_ln35_37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 1409 [1/1] (0.00ns)   --->   "%transition_addr_39 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_37" [CCode/viterbi.c:35]   --->   Operation 1409 'getelementptr' 'transition_addr_39' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_50 : Operation 1410 [2/2] (3.25ns)   --->   "%transition_load_39 = load i12 %transition_addr_39" [CCode/viterbi.c:35]   --->   Operation 1410 'load' 'transition_load_39' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 51 <SV = 43> <Delay = 8.23>
ST_51 : Operation 1411 [1/1] (0.00ns)   --->   "%or_ln34_38 = or i14 %tmp_380, i14 39" [CCode/viterbi.c:34]   --->   Operation 1411 'or' 'or_ln34_38' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 1412 [1/1] (0.00ns)   --->   "%zext_ln34_38 = zext i14 %or_ln34_38" [CCode/viterbi.c:34]   --->   Operation 1412 'zext' 'zext_ln34_38' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 1413 [1/1] (0.00ns)   --->   "%llike_addr_44 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_38" [CCode/viterbi.c:34]   --->   Operation 1413 'getelementptr' 'llike_addr_44' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 1414 [2/2] (5.46ns)   --->   "%tmp_43 = fcmp_olt  i64 %p_12, i64 %select_ln37_12" [CCode/viterbi.c:37]   --->   Operation 1414 'dcmp' 'tmp_43' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1415 [1/5] (8.23ns)   --->   "%p_25 = dadd i64 %add3_25, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1415 'dadd' 'p_25' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1416 [2/5] (8.23ns)   --->   "%p_26 = dadd i64 %add3_26, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1416 'dadd' 'p_26' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1417 [3/5] (8.23ns)   --->   "%p_27 = dadd i64 %add3_27, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1417 'dadd' 'p_27' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1418 [4/5] (8.23ns)   --->   "%p_28 = dadd i64 %add3_28, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1418 'dadd' 'p_28' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1419 [4/5] (8.23ns)   --->   "%p_29 = dadd i64 %add3_29, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1419 'dadd' 'p_29' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1420 [5/5] (8.23ns)   --->   "%p_30 = dadd i64 %add3_30, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1420 'dadd' 'p_30' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1421 [1/5] (8.23ns)   --->   "%add3_31 = dadd i64 %llike_load_35, i64 %bitcast_ln35_32" [CCode/viterbi.c:34]   --->   Operation 1421 'dadd' 'add3_31' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1422 [2/5] (8.23ns)   --->   "%add3_32 = dadd i64 %llike_load_36, i64 %bitcast_ln35_33" [CCode/viterbi.c:34]   --->   Operation 1422 'dadd' 'add3_32' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1423 [3/5] (8.23ns)   --->   "%add3_33 = dadd i64 %llike_load_37, i64 %bitcast_ln35_34" [CCode/viterbi.c:34]   --->   Operation 1423 'dadd' 'add3_33' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1424 [1/1] (0.00ns)   --->   "%bitcast_ln35_35 = bitcast i64 %transition_load_37" [CCode/viterbi.c:35]   --->   Operation 1424 'bitcast' 'bitcast_ln35_35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 1425 [5/5] (8.23ns)   --->   "%add3_34 = dadd i64 %llike_load_38, i64 %bitcast_ln35_35" [CCode/viterbi.c:34]   --->   Operation 1425 'dadd' 'add3_34' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1426 [1/2] (3.25ns)   --->   "%llike_load_40 = load i14 %llike_addr_43" [CCode/viterbi.c:34]   --->   Operation 1426 'load' 'llike_load_40' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_51 : Operation 1427 [1/2] (3.25ns)   --->   "%transition_load_39 = load i12 %transition_addr_39" [CCode/viterbi.c:35]   --->   Operation 1427 'load' 'transition_load_39' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_51 : Operation 1428 [2/2] (3.25ns)   --->   "%llike_load_41 = load i14 %llike_addr_44" [CCode/viterbi.c:34]   --->   Operation 1428 'load' 'llike_load_41' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_51 : Operation 1429 [1/1] (0.00ns)   --->   "%or_ln35_22 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 39, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 1429 'bitconcatenate' 'or_ln35_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 1430 [1/1] (0.00ns)   --->   "%zext_ln35_38 = zext i12 %or_ln35_22" [CCode/viterbi.c:35]   --->   Operation 1430 'zext' 'zext_ln35_38' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 1431 [1/1] (0.00ns)   --->   "%transition_addr_40 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_38" [CCode/viterbi.c:35]   --->   Operation 1431 'getelementptr' 'transition_addr_40' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_51 : Operation 1432 [2/2] (3.25ns)   --->   "%transition_load_40 = load i12 %transition_addr_40" [CCode/viterbi.c:35]   --->   Operation 1432 'load' 'transition_load_40' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 52 <SV = 44> <Delay = 8.23>
ST_52 : Operation 1433 [1/1] (0.00ns)   --->   "%or_ln34_39 = or i14 %tmp_380, i14 40" [CCode/viterbi.c:34]   --->   Operation 1433 'or' 'or_ln34_39' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 1434 [1/1] (0.00ns)   --->   "%zext_ln34_39 = zext i14 %or_ln34_39" [CCode/viterbi.c:34]   --->   Operation 1434 'zext' 'zext_ln34_39' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 1435 [1/1] (0.00ns)   --->   "%llike_addr_45 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_39" [CCode/viterbi.c:34]   --->   Operation 1435 'getelementptr' 'llike_addr_45' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 1436 [1/1] (0.00ns)   --->   "%bitcast_ln37_26 = bitcast i64 %p_12" [CCode/viterbi.c:37]   --->   Operation 1436 'bitcast' 'bitcast_ln37_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 1437 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_26, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1437 'partselect' 'tmp_41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 1438 [1/1] (0.00ns)   --->   "%trunc_ln37_26 = trunc i64 %bitcast_ln37_26" [CCode/viterbi.c:37]   --->   Operation 1438 'trunc' 'trunc_ln37_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 1439 [1/1] (0.00ns)   --->   "%bitcast_ln37_27 = bitcast i64 %select_ln37_12" [CCode/viterbi.c:37]   --->   Operation 1439 'bitcast' 'bitcast_ln37_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 1440 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_27, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1440 'partselect' 'tmp_42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 1441 [1/1] (0.00ns)   --->   "%trunc_ln37_27 = trunc i64 %bitcast_ln37_27" [CCode/viterbi.c:37]   --->   Operation 1441 'trunc' 'trunc_ln37_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 1442 [1/1] (1.88ns)   --->   "%icmp_ln37_52 = icmp_ne  i11 %tmp_41, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1442 'icmp' 'icmp_ln37_52' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1443 [1/1] (2.89ns)   --->   "%icmp_ln37_53 = icmp_eq  i52 %trunc_ln37_26, i52 0" [CCode/viterbi.c:37]   --->   Operation 1443 'icmp' 'icmp_ln37_53' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_27)   --->   "%or_ln37_26 = or i1 %icmp_ln37_53, i1 %icmp_ln37_52" [CCode/viterbi.c:37]   --->   Operation 1444 'or' 'or_ln37_26' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1445 [1/1] (1.88ns)   --->   "%icmp_ln37_54 = icmp_ne  i11 %tmp_42, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1445 'icmp' 'icmp_ln37_54' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1446 [1/1] (2.89ns)   --->   "%icmp_ln37_55 = icmp_eq  i52 %trunc_ln37_27, i52 0" [CCode/viterbi.c:37]   --->   Operation 1446 'icmp' 'icmp_ln37_55' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_27)   --->   "%or_ln37_27 = or i1 %icmp_ln37_55, i1 %icmp_ln37_54" [CCode/viterbi.c:37]   --->   Operation 1447 'or' 'or_ln37_27' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_27)   --->   "%and_ln37_26 = and i1 %or_ln37_26, i1 %or_ln37_27" [CCode/viterbi.c:37]   --->   Operation 1448 'and' 'and_ln37_26' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1449 [1/2] (5.46ns)   --->   "%tmp_43 = fcmp_olt  i64 %p_12, i64 %select_ln37_12" [CCode/viterbi.c:37]   --->   Operation 1449 'dcmp' 'tmp_43' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1450 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_27 = and i1 %and_ln37_26, i1 %tmp_43" [CCode/viterbi.c:37]   --->   Operation 1450 'and' 'and_ln37_27' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1451 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_13 = select i1 %and_ln37_27, i64 %p_12, i64 %select_ln37_12" [CCode/viterbi.c:37]   --->   Operation 1451 'select' 'select_ln37_13' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1452 [1/5] (8.23ns)   --->   "%p_26 = dadd i64 %add3_26, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1452 'dadd' 'p_26' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1453 [2/5] (8.23ns)   --->   "%p_27 = dadd i64 %add3_27, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1453 'dadd' 'p_27' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1454 [3/5] (8.23ns)   --->   "%p_28 = dadd i64 %add3_28, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1454 'dadd' 'p_28' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1455 [3/5] (8.23ns)   --->   "%p_29 = dadd i64 %add3_29, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1455 'dadd' 'p_29' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1456 [4/5] (8.23ns)   --->   "%p_30 = dadd i64 %add3_30, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1456 'dadd' 'p_30' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1457 [5/5] (8.23ns)   --->   "%p_31 = dadd i64 %add3_31, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1457 'dadd' 'p_31' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1458 [1/5] (8.23ns)   --->   "%add3_32 = dadd i64 %llike_load_36, i64 %bitcast_ln35_33" [CCode/viterbi.c:34]   --->   Operation 1458 'dadd' 'add3_32' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1459 [2/5] (8.23ns)   --->   "%add3_33 = dadd i64 %llike_load_37, i64 %bitcast_ln35_34" [CCode/viterbi.c:34]   --->   Operation 1459 'dadd' 'add3_33' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1460 [4/5] (8.23ns)   --->   "%add3_34 = dadd i64 %llike_load_38, i64 %bitcast_ln35_35" [CCode/viterbi.c:34]   --->   Operation 1460 'dadd' 'add3_34' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1461 [1/1] (0.00ns)   --->   "%bitcast_ln35_36 = bitcast i64 %transition_load_38" [CCode/viterbi.c:35]   --->   Operation 1461 'bitcast' 'bitcast_ln35_36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 1462 [5/5] (8.23ns)   --->   "%add3_35 = dadd i64 %llike_load_39, i64 %bitcast_ln35_36" [CCode/viterbi.c:34]   --->   Operation 1462 'dadd' 'add3_35' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1463 [1/2] (3.25ns)   --->   "%llike_load_41 = load i14 %llike_addr_44" [CCode/viterbi.c:34]   --->   Operation 1463 'load' 'llike_load_41' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_52 : Operation 1464 [1/2] (3.25ns)   --->   "%transition_load_40 = load i12 %transition_addr_40" [CCode/viterbi.c:35]   --->   Operation 1464 'load' 'transition_load_40' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_52 : Operation 1465 [2/2] (3.25ns)   --->   "%llike_load_42 = load i14 %llike_addr_45" [CCode/viterbi.c:34]   --->   Operation 1465 'load' 'llike_load_42' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_52 : Operation 1466 [1/1] (0.00ns)   --->   "%or_ln35_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 40, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 1466 'bitconcatenate' 'or_ln35_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 1467 [1/1] (0.00ns)   --->   "%zext_ln35_39 = zext i12 %or_ln35_23" [CCode/viterbi.c:35]   --->   Operation 1467 'zext' 'zext_ln35_39' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 1468 [1/1] (0.00ns)   --->   "%transition_addr_41 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_39" [CCode/viterbi.c:35]   --->   Operation 1468 'getelementptr' 'transition_addr_41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_52 : Operation 1469 [2/2] (3.25ns)   --->   "%transition_load_41 = load i12 %transition_addr_41" [CCode/viterbi.c:35]   --->   Operation 1469 'load' 'transition_load_41' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 53 <SV = 45> <Delay = 8.23>
ST_53 : Operation 1470 [1/1] (0.00ns)   --->   "%or_ln34_40 = or i14 %tmp_380, i14 41" [CCode/viterbi.c:34]   --->   Operation 1470 'or' 'or_ln34_40' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 1471 [1/1] (0.00ns)   --->   "%zext_ln34_40 = zext i14 %or_ln34_40" [CCode/viterbi.c:34]   --->   Operation 1471 'zext' 'zext_ln34_40' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 1472 [1/1] (0.00ns)   --->   "%llike_addr_46 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_40" [CCode/viterbi.c:34]   --->   Operation 1472 'getelementptr' 'llike_addr_46' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 1473 [2/2] (5.46ns)   --->   "%tmp_46 = fcmp_olt  i64 %p_13, i64 %select_ln37_13" [CCode/viterbi.c:37]   --->   Operation 1473 'dcmp' 'tmp_46' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1474 [1/5] (8.23ns)   --->   "%p_27 = dadd i64 %add3_27, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1474 'dadd' 'p_27' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1475 [2/5] (8.23ns)   --->   "%p_28 = dadd i64 %add3_28, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1475 'dadd' 'p_28' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1476 [2/5] (8.23ns)   --->   "%p_29 = dadd i64 %add3_29, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1476 'dadd' 'p_29' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1477 [3/5] (8.23ns)   --->   "%p_30 = dadd i64 %add3_30, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1477 'dadd' 'p_30' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1478 [4/5] (8.23ns)   --->   "%p_31 = dadd i64 %add3_31, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1478 'dadd' 'p_31' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1479 [5/5] (8.23ns)   --->   "%p_32 = dadd i64 %add3_32, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1479 'dadd' 'p_32' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1480 [1/5] (8.23ns)   --->   "%add3_33 = dadd i64 %llike_load_37, i64 %bitcast_ln35_34" [CCode/viterbi.c:34]   --->   Operation 1480 'dadd' 'add3_33' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1481 [3/5] (8.23ns)   --->   "%add3_34 = dadd i64 %llike_load_38, i64 %bitcast_ln35_35" [CCode/viterbi.c:34]   --->   Operation 1481 'dadd' 'add3_34' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1482 [4/5] (8.23ns)   --->   "%add3_35 = dadd i64 %llike_load_39, i64 %bitcast_ln35_36" [CCode/viterbi.c:34]   --->   Operation 1482 'dadd' 'add3_35' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1483 [1/1] (0.00ns)   --->   "%bitcast_ln35_37 = bitcast i64 %transition_load_39" [CCode/viterbi.c:35]   --->   Operation 1483 'bitcast' 'bitcast_ln35_37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 1484 [5/5] (8.23ns)   --->   "%add3_36 = dadd i64 %llike_load_40, i64 %bitcast_ln35_37" [CCode/viterbi.c:34]   --->   Operation 1484 'dadd' 'add3_36' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1485 [1/2] (3.25ns)   --->   "%llike_load_42 = load i14 %llike_addr_45" [CCode/viterbi.c:34]   --->   Operation 1485 'load' 'llike_load_42' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_53 : Operation 1486 [1/2] (3.25ns)   --->   "%transition_load_41 = load i12 %transition_addr_41" [CCode/viterbi.c:35]   --->   Operation 1486 'load' 'transition_load_41' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_53 : Operation 1487 [2/2] (3.25ns)   --->   "%llike_load_43 = load i14 %llike_addr_46" [CCode/viterbi.c:34]   --->   Operation 1487 'load' 'llike_load_43' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_53 : Operation 1488 [1/1] (0.00ns)   --->   "%or_ln35_24 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 41, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 1488 'bitconcatenate' 'or_ln35_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 1489 [1/1] (0.00ns)   --->   "%zext_ln35_40 = zext i12 %or_ln35_24" [CCode/viterbi.c:35]   --->   Operation 1489 'zext' 'zext_ln35_40' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 1490 [1/1] (0.00ns)   --->   "%transition_addr_42 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_40" [CCode/viterbi.c:35]   --->   Operation 1490 'getelementptr' 'transition_addr_42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_53 : Operation 1491 [2/2] (3.25ns)   --->   "%transition_load_42 = load i12 %transition_addr_42" [CCode/viterbi.c:35]   --->   Operation 1491 'load' 'transition_load_42' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 54 <SV = 46> <Delay = 8.23>
ST_54 : Operation 1492 [1/1] (0.00ns)   --->   "%or_ln34_41 = or i14 %tmp_380, i14 42" [CCode/viterbi.c:34]   --->   Operation 1492 'or' 'or_ln34_41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1493 [1/1] (0.00ns)   --->   "%zext_ln34_41 = zext i14 %or_ln34_41" [CCode/viterbi.c:34]   --->   Operation 1493 'zext' 'zext_ln34_41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1494 [1/1] (0.00ns)   --->   "%llike_addr_47 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_41" [CCode/viterbi.c:34]   --->   Operation 1494 'getelementptr' 'llike_addr_47' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1495 [1/1] (0.00ns)   --->   "%bitcast_ln37_28 = bitcast i64 %p_13" [CCode/viterbi.c:37]   --->   Operation 1495 'bitcast' 'bitcast_ln37_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1496 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_28, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1496 'partselect' 'tmp_44' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1497 [1/1] (0.00ns)   --->   "%trunc_ln37_28 = trunc i64 %bitcast_ln37_28" [CCode/viterbi.c:37]   --->   Operation 1497 'trunc' 'trunc_ln37_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1498 [1/1] (0.00ns)   --->   "%bitcast_ln37_29 = bitcast i64 %select_ln37_13" [CCode/viterbi.c:37]   --->   Operation 1498 'bitcast' 'bitcast_ln37_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1499 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_29, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1499 'partselect' 'tmp_45' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1500 [1/1] (0.00ns)   --->   "%trunc_ln37_29 = trunc i64 %bitcast_ln37_29" [CCode/viterbi.c:37]   --->   Operation 1500 'trunc' 'trunc_ln37_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1501 [1/1] (1.88ns)   --->   "%icmp_ln37_56 = icmp_ne  i11 %tmp_44, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1501 'icmp' 'icmp_ln37_56' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1502 [1/1] (2.89ns)   --->   "%icmp_ln37_57 = icmp_eq  i52 %trunc_ln37_28, i52 0" [CCode/viterbi.c:37]   --->   Operation 1502 'icmp' 'icmp_ln37_57' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_29)   --->   "%or_ln37_28 = or i1 %icmp_ln37_57, i1 %icmp_ln37_56" [CCode/viterbi.c:37]   --->   Operation 1503 'or' 'or_ln37_28' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1504 [1/1] (1.88ns)   --->   "%icmp_ln37_58 = icmp_ne  i11 %tmp_45, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1504 'icmp' 'icmp_ln37_58' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1505 [1/1] (2.89ns)   --->   "%icmp_ln37_59 = icmp_eq  i52 %trunc_ln37_29, i52 0" [CCode/viterbi.c:37]   --->   Operation 1505 'icmp' 'icmp_ln37_59' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_29)   --->   "%or_ln37_29 = or i1 %icmp_ln37_59, i1 %icmp_ln37_58" [CCode/viterbi.c:37]   --->   Operation 1506 'or' 'or_ln37_29' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_29)   --->   "%and_ln37_28 = and i1 %or_ln37_28, i1 %or_ln37_29" [CCode/viterbi.c:37]   --->   Operation 1507 'and' 'and_ln37_28' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1508 [1/2] (5.46ns)   --->   "%tmp_46 = fcmp_olt  i64 %p_13, i64 %select_ln37_13" [CCode/viterbi.c:37]   --->   Operation 1508 'dcmp' 'tmp_46' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1509 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_29 = and i1 %and_ln37_28, i1 %tmp_46" [CCode/viterbi.c:37]   --->   Operation 1509 'and' 'and_ln37_29' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1510 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_14 = select i1 %and_ln37_29, i64 %p_13, i64 %select_ln37_13" [CCode/viterbi.c:37]   --->   Operation 1510 'select' 'select_ln37_14' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1511 [1/5] (8.23ns)   --->   "%p_28 = dadd i64 %add3_28, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1511 'dadd' 'p_28' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1512 [1/5] (8.23ns)   --->   "%p_29 = dadd i64 %add3_29, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1512 'dadd' 'p_29' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1513 [2/5] (8.23ns)   --->   "%p_30 = dadd i64 %add3_30, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1513 'dadd' 'p_30' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1514 [3/5] (8.23ns)   --->   "%p_31 = dadd i64 %add3_31, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1514 'dadd' 'p_31' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1515 [4/5] (8.23ns)   --->   "%p_32 = dadd i64 %add3_32, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1515 'dadd' 'p_32' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1516 [5/5] (8.23ns)   --->   "%p_33 = dadd i64 %add3_33, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1516 'dadd' 'p_33' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1517 [2/5] (8.23ns)   --->   "%add3_34 = dadd i64 %llike_load_38, i64 %bitcast_ln35_35" [CCode/viterbi.c:34]   --->   Operation 1517 'dadd' 'add3_34' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1518 [3/5] (8.23ns)   --->   "%add3_35 = dadd i64 %llike_load_39, i64 %bitcast_ln35_36" [CCode/viterbi.c:34]   --->   Operation 1518 'dadd' 'add3_35' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1519 [4/5] (8.23ns)   --->   "%add3_36 = dadd i64 %llike_load_40, i64 %bitcast_ln35_37" [CCode/viterbi.c:34]   --->   Operation 1519 'dadd' 'add3_36' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1520 [1/1] (0.00ns)   --->   "%bitcast_ln35_38 = bitcast i64 %transition_load_40" [CCode/viterbi.c:35]   --->   Operation 1520 'bitcast' 'bitcast_ln35_38' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1521 [5/5] (8.23ns)   --->   "%add3_37 = dadd i64 %llike_load_41, i64 %bitcast_ln35_38" [CCode/viterbi.c:34]   --->   Operation 1521 'dadd' 'add3_37' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1522 [1/2] (3.25ns)   --->   "%llike_load_43 = load i14 %llike_addr_46" [CCode/viterbi.c:34]   --->   Operation 1522 'load' 'llike_load_43' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_54 : Operation 1523 [1/2] (3.25ns)   --->   "%transition_load_42 = load i12 %transition_addr_42" [CCode/viterbi.c:35]   --->   Operation 1523 'load' 'transition_load_42' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_54 : Operation 1524 [2/2] (3.25ns)   --->   "%llike_load_44 = load i14 %llike_addr_47" [CCode/viterbi.c:34]   --->   Operation 1524 'load' 'llike_load_44' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_54 : Operation 1525 [1/1] (0.00ns)   --->   "%or_ln35_25 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 42, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 1525 'bitconcatenate' 'or_ln35_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1526 [1/1] (0.00ns)   --->   "%zext_ln35_41 = zext i12 %or_ln35_25" [CCode/viterbi.c:35]   --->   Operation 1526 'zext' 'zext_ln35_41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1527 [1/1] (0.00ns)   --->   "%transition_addr_43 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_41" [CCode/viterbi.c:35]   --->   Operation 1527 'getelementptr' 'transition_addr_43' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_54 : Operation 1528 [2/2] (3.25ns)   --->   "%transition_load_43 = load i12 %transition_addr_43" [CCode/viterbi.c:35]   --->   Operation 1528 'load' 'transition_load_43' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 55 <SV = 47> <Delay = 8.23>
ST_55 : Operation 1529 [1/1] (0.00ns)   --->   "%or_ln34_42 = or i14 %tmp_380, i14 43" [CCode/viterbi.c:34]   --->   Operation 1529 'or' 'or_ln34_42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1530 [1/1] (0.00ns)   --->   "%zext_ln34_42 = zext i14 %or_ln34_42" [CCode/viterbi.c:34]   --->   Operation 1530 'zext' 'zext_ln34_42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1531 [1/1] (0.00ns)   --->   "%llike_addr_48 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_42" [CCode/viterbi.c:34]   --->   Operation 1531 'getelementptr' 'llike_addr_48' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1532 [2/2] (5.46ns)   --->   "%tmp_49 = fcmp_olt  i64 %p_14, i64 %select_ln37_14" [CCode/viterbi.c:37]   --->   Operation 1532 'dcmp' 'tmp_49' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1533 [1/5] (8.23ns)   --->   "%p_30 = dadd i64 %add3_30, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1533 'dadd' 'p_30' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1534 [2/5] (8.23ns)   --->   "%p_31 = dadd i64 %add3_31, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1534 'dadd' 'p_31' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1535 [3/5] (8.23ns)   --->   "%p_32 = dadd i64 %add3_32, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1535 'dadd' 'p_32' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1536 [4/5] (8.23ns)   --->   "%p_33 = dadd i64 %add3_33, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1536 'dadd' 'p_33' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1537 [1/5] (8.23ns)   --->   "%add3_34 = dadd i64 %llike_load_38, i64 %bitcast_ln35_35" [CCode/viterbi.c:34]   --->   Operation 1537 'dadd' 'add3_34' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1538 [2/5] (8.23ns)   --->   "%add3_35 = dadd i64 %llike_load_39, i64 %bitcast_ln35_36" [CCode/viterbi.c:34]   --->   Operation 1538 'dadd' 'add3_35' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1539 [3/5] (8.23ns)   --->   "%add3_36 = dadd i64 %llike_load_40, i64 %bitcast_ln35_37" [CCode/viterbi.c:34]   --->   Operation 1539 'dadd' 'add3_36' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1540 [4/5] (8.23ns)   --->   "%add3_37 = dadd i64 %llike_load_41, i64 %bitcast_ln35_38" [CCode/viterbi.c:34]   --->   Operation 1540 'dadd' 'add3_37' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1541 [1/1] (0.00ns)   --->   "%bitcast_ln35_39 = bitcast i64 %transition_load_41" [CCode/viterbi.c:35]   --->   Operation 1541 'bitcast' 'bitcast_ln35_39' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1542 [5/5] (8.23ns)   --->   "%add3_38 = dadd i64 %llike_load_42, i64 %bitcast_ln35_39" [CCode/viterbi.c:34]   --->   Operation 1542 'dadd' 'add3_38' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1543 [1/1] (0.00ns)   --->   "%bitcast_ln35_40 = bitcast i64 %transition_load_42" [CCode/viterbi.c:35]   --->   Operation 1543 'bitcast' 'bitcast_ln35_40' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1544 [5/5] (8.23ns)   --->   "%add3_39 = dadd i64 %llike_load_43, i64 %bitcast_ln35_40" [CCode/viterbi.c:34]   --->   Operation 1544 'dadd' 'add3_39' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1545 [1/2] (3.25ns)   --->   "%llike_load_44 = load i14 %llike_addr_47" [CCode/viterbi.c:34]   --->   Operation 1545 'load' 'llike_load_44' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_55 : Operation 1546 [1/2] (3.25ns)   --->   "%transition_load_43 = load i12 %transition_addr_43" [CCode/viterbi.c:35]   --->   Operation 1546 'load' 'transition_load_43' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_55 : Operation 1547 [2/2] (3.25ns)   --->   "%llike_load_45 = load i14 %llike_addr_48" [CCode/viterbi.c:34]   --->   Operation 1547 'load' 'llike_load_45' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_55 : Operation 1548 [1/1] (0.00ns)   --->   "%or_ln35_26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 43, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 1548 'bitconcatenate' 'or_ln35_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1549 [1/1] (0.00ns)   --->   "%zext_ln35_42 = zext i12 %or_ln35_26" [CCode/viterbi.c:35]   --->   Operation 1549 'zext' 'zext_ln35_42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1550 [1/1] (0.00ns)   --->   "%transition_addr_44 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_42" [CCode/viterbi.c:35]   --->   Operation 1550 'getelementptr' 'transition_addr_44' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_55 : Operation 1551 [2/2] (3.25ns)   --->   "%transition_load_44 = load i12 %transition_addr_44" [CCode/viterbi.c:35]   --->   Operation 1551 'load' 'transition_load_44' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 56 <SV = 48> <Delay = 8.23>
ST_56 : Operation 1552 [1/1] (0.00ns)   --->   "%or_ln34_43 = or i14 %tmp_380, i14 44" [CCode/viterbi.c:34]   --->   Operation 1552 'or' 'or_ln34_43' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 1553 [1/1] (0.00ns)   --->   "%zext_ln34_43 = zext i14 %or_ln34_43" [CCode/viterbi.c:34]   --->   Operation 1553 'zext' 'zext_ln34_43' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 1554 [1/1] (0.00ns)   --->   "%llike_addr_49 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_43" [CCode/viterbi.c:34]   --->   Operation 1554 'getelementptr' 'llike_addr_49' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 1555 [1/1] (0.00ns)   --->   "%bitcast_ln37_30 = bitcast i64 %p_14" [CCode/viterbi.c:37]   --->   Operation 1555 'bitcast' 'bitcast_ln37_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 1556 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_30, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1556 'partselect' 'tmp_47' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 1557 [1/1] (0.00ns)   --->   "%trunc_ln37_30 = trunc i64 %bitcast_ln37_30" [CCode/viterbi.c:37]   --->   Operation 1557 'trunc' 'trunc_ln37_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 1558 [1/1] (0.00ns)   --->   "%bitcast_ln37_31 = bitcast i64 %select_ln37_14" [CCode/viterbi.c:37]   --->   Operation 1558 'bitcast' 'bitcast_ln37_31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 1559 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_31, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1559 'partselect' 'tmp_48' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 1560 [1/1] (0.00ns)   --->   "%trunc_ln37_31 = trunc i64 %bitcast_ln37_31" [CCode/viterbi.c:37]   --->   Operation 1560 'trunc' 'trunc_ln37_31' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 1561 [1/1] (1.88ns)   --->   "%icmp_ln37_60 = icmp_ne  i11 %tmp_47, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1561 'icmp' 'icmp_ln37_60' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1562 [1/1] (2.89ns)   --->   "%icmp_ln37_61 = icmp_eq  i52 %trunc_ln37_30, i52 0" [CCode/viterbi.c:37]   --->   Operation 1562 'icmp' 'icmp_ln37_61' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_31)   --->   "%or_ln37_30 = or i1 %icmp_ln37_61, i1 %icmp_ln37_60" [CCode/viterbi.c:37]   --->   Operation 1563 'or' 'or_ln37_30' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1564 [1/1] (1.88ns)   --->   "%icmp_ln37_62 = icmp_ne  i11 %tmp_48, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1564 'icmp' 'icmp_ln37_62' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1565 [1/1] (2.89ns)   --->   "%icmp_ln37_63 = icmp_eq  i52 %trunc_ln37_31, i52 0" [CCode/viterbi.c:37]   --->   Operation 1565 'icmp' 'icmp_ln37_63' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_31)   --->   "%or_ln37_31 = or i1 %icmp_ln37_63, i1 %icmp_ln37_62" [CCode/viterbi.c:37]   --->   Operation 1566 'or' 'or_ln37_31' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_31)   --->   "%and_ln37_30 = and i1 %or_ln37_30, i1 %or_ln37_31" [CCode/viterbi.c:37]   --->   Operation 1567 'and' 'and_ln37_30' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1568 [1/2] (5.46ns)   --->   "%tmp_49 = fcmp_olt  i64 %p_14, i64 %select_ln37_14" [CCode/viterbi.c:37]   --->   Operation 1568 'dcmp' 'tmp_49' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1569 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_31 = and i1 %and_ln37_30, i1 %tmp_49" [CCode/viterbi.c:37]   --->   Operation 1569 'and' 'and_ln37_31' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1570 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_15 = select i1 %and_ln37_31, i64 %p_14, i64 %select_ln37_14" [CCode/viterbi.c:37]   --->   Operation 1570 'select' 'select_ln37_15' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1571 [1/5] (8.23ns)   --->   "%p_31 = dadd i64 %add3_31, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1571 'dadd' 'p_31' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1572 [2/5] (8.23ns)   --->   "%p_32 = dadd i64 %add3_32, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1572 'dadd' 'p_32' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1573 [3/5] (8.23ns)   --->   "%p_33 = dadd i64 %add3_33, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1573 'dadd' 'p_33' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1574 [5/5] (8.23ns)   --->   "%p_34 = dadd i64 %add3_34, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1574 'dadd' 'p_34' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1575 [1/5] (8.23ns)   --->   "%add3_35 = dadd i64 %llike_load_39, i64 %bitcast_ln35_36" [CCode/viterbi.c:34]   --->   Operation 1575 'dadd' 'add3_35' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1576 [2/5] (8.23ns)   --->   "%add3_36 = dadd i64 %llike_load_40, i64 %bitcast_ln35_37" [CCode/viterbi.c:34]   --->   Operation 1576 'dadd' 'add3_36' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1577 [3/5] (8.23ns)   --->   "%add3_37 = dadd i64 %llike_load_41, i64 %bitcast_ln35_38" [CCode/viterbi.c:34]   --->   Operation 1577 'dadd' 'add3_37' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1578 [4/5] (8.23ns)   --->   "%add3_38 = dadd i64 %llike_load_42, i64 %bitcast_ln35_39" [CCode/viterbi.c:34]   --->   Operation 1578 'dadd' 'add3_38' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1579 [4/5] (8.23ns)   --->   "%add3_39 = dadd i64 %llike_load_43, i64 %bitcast_ln35_40" [CCode/viterbi.c:34]   --->   Operation 1579 'dadd' 'add3_39' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1580 [1/1] (0.00ns)   --->   "%bitcast_ln35_41 = bitcast i64 %transition_load_43" [CCode/viterbi.c:35]   --->   Operation 1580 'bitcast' 'bitcast_ln35_41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 1581 [5/5] (8.23ns)   --->   "%add3_40 = dadd i64 %llike_load_44, i64 %bitcast_ln35_41" [CCode/viterbi.c:34]   --->   Operation 1581 'dadd' 'add3_40' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1582 [1/2] (3.25ns)   --->   "%llike_load_45 = load i14 %llike_addr_48" [CCode/viterbi.c:34]   --->   Operation 1582 'load' 'llike_load_45' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_56 : Operation 1583 [1/2] (3.25ns)   --->   "%transition_load_44 = load i12 %transition_addr_44" [CCode/viterbi.c:35]   --->   Operation 1583 'load' 'transition_load_44' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_56 : Operation 1584 [2/2] (3.25ns)   --->   "%llike_load_46 = load i14 %llike_addr_49" [CCode/viterbi.c:34]   --->   Operation 1584 'load' 'llike_load_46' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_56 : Operation 1585 [1/1] (0.00ns)   --->   "%or_ln35_27 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 44, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 1585 'bitconcatenate' 'or_ln35_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 1586 [1/1] (0.00ns)   --->   "%zext_ln35_43 = zext i12 %or_ln35_27" [CCode/viterbi.c:35]   --->   Operation 1586 'zext' 'zext_ln35_43' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 1587 [1/1] (0.00ns)   --->   "%transition_addr_45 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_43" [CCode/viterbi.c:35]   --->   Operation 1587 'getelementptr' 'transition_addr_45' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_56 : Operation 1588 [2/2] (3.25ns)   --->   "%transition_load_45 = load i12 %transition_addr_45" [CCode/viterbi.c:35]   --->   Operation 1588 'load' 'transition_load_45' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 57 <SV = 49> <Delay = 8.23>
ST_57 : Operation 1589 [1/1] (0.00ns)   --->   "%or_ln34_44 = or i14 %tmp_380, i14 45" [CCode/viterbi.c:34]   --->   Operation 1589 'or' 'or_ln34_44' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 1590 [1/1] (0.00ns)   --->   "%zext_ln34_44 = zext i14 %or_ln34_44" [CCode/viterbi.c:34]   --->   Operation 1590 'zext' 'zext_ln34_44' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 1591 [1/1] (0.00ns)   --->   "%llike_addr_50 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_44" [CCode/viterbi.c:34]   --->   Operation 1591 'getelementptr' 'llike_addr_50' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 1592 [2/2] (5.46ns)   --->   "%tmp_52 = fcmp_olt  i64 %p_15, i64 %select_ln37_15" [CCode/viterbi.c:37]   --->   Operation 1592 'dcmp' 'tmp_52' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1593 [1/5] (8.23ns)   --->   "%p_32 = dadd i64 %add3_32, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1593 'dadd' 'p_32' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1594 [2/5] (8.23ns)   --->   "%p_33 = dadd i64 %add3_33, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1594 'dadd' 'p_33' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1595 [4/5] (8.23ns)   --->   "%p_34 = dadd i64 %add3_34, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1595 'dadd' 'p_34' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1596 [5/5] (8.23ns)   --->   "%p_35 = dadd i64 %add3_35, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1596 'dadd' 'p_35' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1597 [1/5] (8.23ns)   --->   "%add3_36 = dadd i64 %llike_load_40, i64 %bitcast_ln35_37" [CCode/viterbi.c:34]   --->   Operation 1597 'dadd' 'add3_36' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1598 [2/5] (8.23ns)   --->   "%add3_37 = dadd i64 %llike_load_41, i64 %bitcast_ln35_38" [CCode/viterbi.c:34]   --->   Operation 1598 'dadd' 'add3_37' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1599 [3/5] (8.23ns)   --->   "%add3_38 = dadd i64 %llike_load_42, i64 %bitcast_ln35_39" [CCode/viterbi.c:34]   --->   Operation 1599 'dadd' 'add3_38' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1600 [3/5] (8.23ns)   --->   "%add3_39 = dadd i64 %llike_load_43, i64 %bitcast_ln35_40" [CCode/viterbi.c:34]   --->   Operation 1600 'dadd' 'add3_39' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1601 [4/5] (8.23ns)   --->   "%add3_40 = dadd i64 %llike_load_44, i64 %bitcast_ln35_41" [CCode/viterbi.c:34]   --->   Operation 1601 'dadd' 'add3_40' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1602 [1/1] (0.00ns)   --->   "%bitcast_ln35_42 = bitcast i64 %transition_load_44" [CCode/viterbi.c:35]   --->   Operation 1602 'bitcast' 'bitcast_ln35_42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 1603 [5/5] (8.23ns)   --->   "%add3_41 = dadd i64 %llike_load_45, i64 %bitcast_ln35_42" [CCode/viterbi.c:34]   --->   Operation 1603 'dadd' 'add3_41' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1604 [1/2] (3.25ns)   --->   "%llike_load_46 = load i14 %llike_addr_49" [CCode/viterbi.c:34]   --->   Operation 1604 'load' 'llike_load_46' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_57 : Operation 1605 [1/2] (3.25ns)   --->   "%transition_load_45 = load i12 %transition_addr_45" [CCode/viterbi.c:35]   --->   Operation 1605 'load' 'transition_load_45' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_57 : Operation 1606 [2/2] (3.25ns)   --->   "%llike_load_47 = load i14 %llike_addr_50" [CCode/viterbi.c:34]   --->   Operation 1606 'load' 'llike_load_47' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_57 : Operation 1607 [1/1] (0.00ns)   --->   "%or_ln35_28 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 45, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 1607 'bitconcatenate' 'or_ln35_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 1608 [1/1] (0.00ns)   --->   "%zext_ln35_44 = zext i12 %or_ln35_28" [CCode/viterbi.c:35]   --->   Operation 1608 'zext' 'zext_ln35_44' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 1609 [1/1] (0.00ns)   --->   "%transition_addr_46 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_44" [CCode/viterbi.c:35]   --->   Operation 1609 'getelementptr' 'transition_addr_46' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_57 : Operation 1610 [2/2] (3.25ns)   --->   "%transition_load_46 = load i12 %transition_addr_46" [CCode/viterbi.c:35]   --->   Operation 1610 'load' 'transition_load_46' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 58 <SV = 50> <Delay = 8.23>
ST_58 : Operation 1611 [1/1] (0.00ns)   --->   "%or_ln34_45 = or i14 %tmp_380, i14 46" [CCode/viterbi.c:34]   --->   Operation 1611 'or' 'or_ln34_45' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 1612 [1/1] (0.00ns)   --->   "%zext_ln34_45 = zext i14 %or_ln34_45" [CCode/viterbi.c:34]   --->   Operation 1612 'zext' 'zext_ln34_45' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 1613 [1/1] (0.00ns)   --->   "%llike_addr_51 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_45" [CCode/viterbi.c:34]   --->   Operation 1613 'getelementptr' 'llike_addr_51' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 1614 [1/1] (0.00ns)   --->   "%bitcast_ln37_32 = bitcast i64 %p_15" [CCode/viterbi.c:37]   --->   Operation 1614 'bitcast' 'bitcast_ln37_32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 1615 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_32, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1615 'partselect' 'tmp_50' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 1616 [1/1] (0.00ns)   --->   "%trunc_ln37_32 = trunc i64 %bitcast_ln37_32" [CCode/viterbi.c:37]   --->   Operation 1616 'trunc' 'trunc_ln37_32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 1617 [1/1] (0.00ns)   --->   "%bitcast_ln37_33 = bitcast i64 %select_ln37_15" [CCode/viterbi.c:37]   --->   Operation 1617 'bitcast' 'bitcast_ln37_33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 1618 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_33, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1618 'partselect' 'tmp_51' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 1619 [1/1] (0.00ns)   --->   "%trunc_ln37_33 = trunc i64 %bitcast_ln37_33" [CCode/viterbi.c:37]   --->   Operation 1619 'trunc' 'trunc_ln37_33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 1620 [1/1] (1.88ns)   --->   "%icmp_ln37_64 = icmp_ne  i11 %tmp_50, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1620 'icmp' 'icmp_ln37_64' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1621 [1/1] (2.89ns)   --->   "%icmp_ln37_65 = icmp_eq  i52 %trunc_ln37_32, i52 0" [CCode/viterbi.c:37]   --->   Operation 1621 'icmp' 'icmp_ln37_65' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_33)   --->   "%or_ln37_32 = or i1 %icmp_ln37_65, i1 %icmp_ln37_64" [CCode/viterbi.c:37]   --->   Operation 1622 'or' 'or_ln37_32' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1623 [1/1] (1.88ns)   --->   "%icmp_ln37_66 = icmp_ne  i11 %tmp_51, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1623 'icmp' 'icmp_ln37_66' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1624 [1/1] (2.89ns)   --->   "%icmp_ln37_67 = icmp_eq  i52 %trunc_ln37_33, i52 0" [CCode/viterbi.c:37]   --->   Operation 1624 'icmp' 'icmp_ln37_67' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_33)   --->   "%or_ln37_33 = or i1 %icmp_ln37_67, i1 %icmp_ln37_66" [CCode/viterbi.c:37]   --->   Operation 1625 'or' 'or_ln37_33' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_33)   --->   "%and_ln37_32 = and i1 %or_ln37_32, i1 %or_ln37_33" [CCode/viterbi.c:37]   --->   Operation 1626 'and' 'and_ln37_32' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1627 [1/2] (5.46ns)   --->   "%tmp_52 = fcmp_olt  i64 %p_15, i64 %select_ln37_15" [CCode/viterbi.c:37]   --->   Operation 1627 'dcmp' 'tmp_52' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1628 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_33 = and i1 %and_ln37_32, i1 %tmp_52" [CCode/viterbi.c:37]   --->   Operation 1628 'and' 'and_ln37_33' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1629 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_16 = select i1 %and_ln37_33, i64 %p_15, i64 %select_ln37_15" [CCode/viterbi.c:37]   --->   Operation 1629 'select' 'select_ln37_16' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 1630 [1/5] (8.23ns)   --->   "%p_33 = dadd i64 %add3_33, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1630 'dadd' 'p_33' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1631 [3/5] (8.23ns)   --->   "%p_34 = dadd i64 %add3_34, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1631 'dadd' 'p_34' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1632 [4/5] (8.23ns)   --->   "%p_35 = dadd i64 %add3_35, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1632 'dadd' 'p_35' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1633 [5/5] (8.23ns)   --->   "%p_36 = dadd i64 %add3_36, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1633 'dadd' 'p_36' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1634 [1/5] (8.23ns)   --->   "%add3_37 = dadd i64 %llike_load_41, i64 %bitcast_ln35_38" [CCode/viterbi.c:34]   --->   Operation 1634 'dadd' 'add3_37' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1635 [2/5] (8.23ns)   --->   "%add3_38 = dadd i64 %llike_load_42, i64 %bitcast_ln35_39" [CCode/viterbi.c:34]   --->   Operation 1635 'dadd' 'add3_38' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1636 [2/5] (8.23ns)   --->   "%add3_39 = dadd i64 %llike_load_43, i64 %bitcast_ln35_40" [CCode/viterbi.c:34]   --->   Operation 1636 'dadd' 'add3_39' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1637 [3/5] (8.23ns)   --->   "%add3_40 = dadd i64 %llike_load_44, i64 %bitcast_ln35_41" [CCode/viterbi.c:34]   --->   Operation 1637 'dadd' 'add3_40' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1638 [4/5] (8.23ns)   --->   "%add3_41 = dadd i64 %llike_load_45, i64 %bitcast_ln35_42" [CCode/viterbi.c:34]   --->   Operation 1638 'dadd' 'add3_41' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1639 [1/1] (0.00ns)   --->   "%bitcast_ln35_43 = bitcast i64 %transition_load_45" [CCode/viterbi.c:35]   --->   Operation 1639 'bitcast' 'bitcast_ln35_43' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 1640 [5/5] (8.23ns)   --->   "%add3_42 = dadd i64 %llike_load_46, i64 %bitcast_ln35_43" [CCode/viterbi.c:34]   --->   Operation 1640 'dadd' 'add3_42' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1641 [1/2] (3.25ns)   --->   "%llike_load_47 = load i14 %llike_addr_50" [CCode/viterbi.c:34]   --->   Operation 1641 'load' 'llike_load_47' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_58 : Operation 1642 [1/2] (3.25ns)   --->   "%transition_load_46 = load i12 %transition_addr_46" [CCode/viterbi.c:35]   --->   Operation 1642 'load' 'transition_load_46' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_58 : Operation 1643 [2/2] (3.25ns)   --->   "%llike_load_48 = load i14 %llike_addr_51" [CCode/viterbi.c:34]   --->   Operation 1643 'load' 'llike_load_48' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_58 : Operation 1644 [1/1] (0.00ns)   --->   "%or_ln35_29 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 46, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 1644 'bitconcatenate' 'or_ln35_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 1645 [1/1] (0.00ns)   --->   "%zext_ln35_45 = zext i12 %or_ln35_29" [CCode/viterbi.c:35]   --->   Operation 1645 'zext' 'zext_ln35_45' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 1646 [1/1] (0.00ns)   --->   "%transition_addr_47 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_45" [CCode/viterbi.c:35]   --->   Operation 1646 'getelementptr' 'transition_addr_47' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_58 : Operation 1647 [2/2] (3.25ns)   --->   "%transition_load_47 = load i12 %transition_addr_47" [CCode/viterbi.c:35]   --->   Operation 1647 'load' 'transition_load_47' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 59 <SV = 51> <Delay = 8.23>
ST_59 : Operation 1648 [1/1] (0.00ns)   --->   "%or_ln34_46 = or i14 %tmp_380, i14 47" [CCode/viterbi.c:34]   --->   Operation 1648 'or' 'or_ln34_46' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1649 [1/1] (0.00ns)   --->   "%zext_ln34_46 = zext i14 %or_ln34_46" [CCode/viterbi.c:34]   --->   Operation 1649 'zext' 'zext_ln34_46' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1650 [1/1] (0.00ns)   --->   "%llike_addr_52 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_46" [CCode/viterbi.c:34]   --->   Operation 1650 'getelementptr' 'llike_addr_52' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1651 [2/2] (5.46ns)   --->   "%tmp_55 = fcmp_olt  i64 %p_16, i64 %select_ln37_16" [CCode/viterbi.c:37]   --->   Operation 1651 'dcmp' 'tmp_55' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1652 [2/5] (8.23ns)   --->   "%p_34 = dadd i64 %add3_34, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1652 'dadd' 'p_34' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1653 [3/5] (8.23ns)   --->   "%p_35 = dadd i64 %add3_35, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1653 'dadd' 'p_35' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1654 [4/5] (8.23ns)   --->   "%p_36 = dadd i64 %add3_36, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1654 'dadd' 'p_36' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1655 [5/5] (8.23ns)   --->   "%p_37 = dadd i64 %add3_37, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1655 'dadd' 'p_37' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1656 [1/5] (8.23ns)   --->   "%add3_38 = dadd i64 %llike_load_42, i64 %bitcast_ln35_39" [CCode/viterbi.c:34]   --->   Operation 1656 'dadd' 'add3_38' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1657 [1/5] (8.23ns)   --->   "%add3_39 = dadd i64 %llike_load_43, i64 %bitcast_ln35_40" [CCode/viterbi.c:34]   --->   Operation 1657 'dadd' 'add3_39' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1658 [2/5] (8.23ns)   --->   "%add3_40 = dadd i64 %llike_load_44, i64 %bitcast_ln35_41" [CCode/viterbi.c:34]   --->   Operation 1658 'dadd' 'add3_40' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1659 [3/5] (8.23ns)   --->   "%add3_41 = dadd i64 %llike_load_45, i64 %bitcast_ln35_42" [CCode/viterbi.c:34]   --->   Operation 1659 'dadd' 'add3_41' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1660 [4/5] (8.23ns)   --->   "%add3_42 = dadd i64 %llike_load_46, i64 %bitcast_ln35_43" [CCode/viterbi.c:34]   --->   Operation 1660 'dadd' 'add3_42' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1661 [1/1] (0.00ns)   --->   "%bitcast_ln35_44 = bitcast i64 %transition_load_46" [CCode/viterbi.c:35]   --->   Operation 1661 'bitcast' 'bitcast_ln35_44' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1662 [5/5] (8.23ns)   --->   "%add3_43 = dadd i64 %llike_load_47, i64 %bitcast_ln35_44" [CCode/viterbi.c:34]   --->   Operation 1662 'dadd' 'add3_43' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1663 [1/2] (3.25ns)   --->   "%llike_load_48 = load i14 %llike_addr_51" [CCode/viterbi.c:34]   --->   Operation 1663 'load' 'llike_load_48' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_59 : Operation 1664 [1/2] (3.25ns)   --->   "%transition_load_47 = load i12 %transition_addr_47" [CCode/viterbi.c:35]   --->   Operation 1664 'load' 'transition_load_47' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_59 : Operation 1665 [2/2] (3.25ns)   --->   "%llike_load_49 = load i14 %llike_addr_52" [CCode/viterbi.c:34]   --->   Operation 1665 'load' 'llike_load_49' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_59 : Operation 1666 [1/1] (0.00ns)   --->   "%or_ln35_30 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 47, i6 %trunc_ln31" [CCode/viterbi.c:35]   --->   Operation 1666 'bitconcatenate' 'or_ln35_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1667 [1/1] (0.00ns)   --->   "%zext_ln35_46 = zext i12 %or_ln35_30" [CCode/viterbi.c:35]   --->   Operation 1667 'zext' 'zext_ln35_46' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1668 [1/1] (0.00ns)   --->   "%transition_addr_48 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_46" [CCode/viterbi.c:35]   --->   Operation 1668 'getelementptr' 'transition_addr_48' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_59 : Operation 1669 [2/2] (3.25ns)   --->   "%transition_load_48 = load i12 %transition_addr_48" [CCode/viterbi.c:35]   --->   Operation 1669 'load' 'transition_load_48' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 60 <SV = 52> <Delay = 8.23>
ST_60 : Operation 1670 [1/1] (0.00ns)   --->   "%or_ln34_47 = or i14 %tmp_380, i14 48" [CCode/viterbi.c:34]   --->   Operation 1670 'or' 'or_ln34_47' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1671 [1/1] (0.00ns)   --->   "%zext_ln34_47 = zext i14 %or_ln34_47" [CCode/viterbi.c:34]   --->   Operation 1671 'zext' 'zext_ln34_47' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1672 [1/1] (0.00ns)   --->   "%llike_addr_53 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_47" [CCode/viterbi.c:34]   --->   Operation 1672 'getelementptr' 'llike_addr_53' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1673 [1/1] (0.00ns)   --->   "%bitcast_ln37_34 = bitcast i64 %p_16" [CCode/viterbi.c:37]   --->   Operation 1673 'bitcast' 'bitcast_ln37_34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1674 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_34, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1674 'partselect' 'tmp_53' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1675 [1/1] (0.00ns)   --->   "%trunc_ln37_34 = trunc i64 %bitcast_ln37_34" [CCode/viterbi.c:37]   --->   Operation 1675 'trunc' 'trunc_ln37_34' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1676 [1/1] (0.00ns)   --->   "%bitcast_ln37_35 = bitcast i64 %select_ln37_16" [CCode/viterbi.c:37]   --->   Operation 1676 'bitcast' 'bitcast_ln37_35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1677 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_35, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1677 'partselect' 'tmp_54' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1678 [1/1] (0.00ns)   --->   "%trunc_ln37_35 = trunc i64 %bitcast_ln37_35" [CCode/viterbi.c:37]   --->   Operation 1678 'trunc' 'trunc_ln37_35' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1679 [1/1] (1.88ns)   --->   "%icmp_ln37_68 = icmp_ne  i11 %tmp_53, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1679 'icmp' 'icmp_ln37_68' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1680 [1/1] (2.89ns)   --->   "%icmp_ln37_69 = icmp_eq  i52 %trunc_ln37_34, i52 0" [CCode/viterbi.c:37]   --->   Operation 1680 'icmp' 'icmp_ln37_69' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_35)   --->   "%or_ln37_34 = or i1 %icmp_ln37_69, i1 %icmp_ln37_68" [CCode/viterbi.c:37]   --->   Operation 1681 'or' 'or_ln37_34' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1682 [1/1] (1.88ns)   --->   "%icmp_ln37_70 = icmp_ne  i11 %tmp_54, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1682 'icmp' 'icmp_ln37_70' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1683 [1/1] (2.89ns)   --->   "%icmp_ln37_71 = icmp_eq  i52 %trunc_ln37_35, i52 0" [CCode/viterbi.c:37]   --->   Operation 1683 'icmp' 'icmp_ln37_71' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_35)   --->   "%or_ln37_35 = or i1 %icmp_ln37_71, i1 %icmp_ln37_70" [CCode/viterbi.c:37]   --->   Operation 1684 'or' 'or_ln37_35' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_35)   --->   "%and_ln37_34 = and i1 %or_ln37_34, i1 %or_ln37_35" [CCode/viterbi.c:37]   --->   Operation 1685 'and' 'and_ln37_34' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1686 [1/2] (5.46ns)   --->   "%tmp_55 = fcmp_olt  i64 %p_16, i64 %select_ln37_16" [CCode/viterbi.c:37]   --->   Operation 1686 'dcmp' 'tmp_55' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1687 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_35 = and i1 %and_ln37_34, i1 %tmp_55" [CCode/viterbi.c:37]   --->   Operation 1687 'and' 'and_ln37_35' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1688 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_17 = select i1 %and_ln37_35, i64 %p_16, i64 %select_ln37_16" [CCode/viterbi.c:37]   --->   Operation 1688 'select' 'select_ln37_17' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 1689 [1/5] (8.23ns)   --->   "%p_34 = dadd i64 %add3_34, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1689 'dadd' 'p_34' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1690 [2/5] (8.23ns)   --->   "%p_35 = dadd i64 %add3_35, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1690 'dadd' 'p_35' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1691 [3/5] (8.23ns)   --->   "%p_36 = dadd i64 %add3_36, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1691 'dadd' 'p_36' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1692 [4/5] (8.23ns)   --->   "%p_37 = dadd i64 %add3_37, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1692 'dadd' 'p_37' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1693 [5/5] (8.23ns)   --->   "%p_38 = dadd i64 %add3_38, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1693 'dadd' 'p_38' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1694 [5/5] (8.23ns)   --->   "%p_39 = dadd i64 %add3_39, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1694 'dadd' 'p_39' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1695 [1/5] (8.23ns)   --->   "%add3_40 = dadd i64 %llike_load_44, i64 %bitcast_ln35_41" [CCode/viterbi.c:34]   --->   Operation 1695 'dadd' 'add3_40' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1696 [2/5] (8.23ns)   --->   "%add3_41 = dadd i64 %llike_load_45, i64 %bitcast_ln35_42" [CCode/viterbi.c:34]   --->   Operation 1696 'dadd' 'add3_41' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1697 [3/5] (8.23ns)   --->   "%add3_42 = dadd i64 %llike_load_46, i64 %bitcast_ln35_43" [CCode/viterbi.c:34]   --->   Operation 1697 'dadd' 'add3_42' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1698 [4/5] (8.23ns)   --->   "%add3_43 = dadd i64 %llike_load_47, i64 %bitcast_ln35_44" [CCode/viterbi.c:34]   --->   Operation 1698 'dadd' 'add3_43' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1699 [1/2] (3.25ns)   --->   "%llike_load_49 = load i14 %llike_addr_52" [CCode/viterbi.c:34]   --->   Operation 1699 'load' 'llike_load_49' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_60 : Operation 1700 [1/2] (3.25ns)   --->   "%transition_load_48 = load i12 %transition_addr_48" [CCode/viterbi.c:35]   --->   Operation 1700 'load' 'transition_load_48' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_60 : Operation 1701 [2/2] (3.25ns)   --->   "%llike_load_50 = load i14 %llike_addr_53" [CCode/viterbi.c:34]   --->   Operation 1701 'load' 'llike_load_50' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_60 : Operation 1702 [1/1] (0.00ns)   --->   "%sext_ln35_15 = sext i11 %or_ln35_2" [CCode/viterbi.c:35]   --->   Operation 1702 'sext' 'sext_ln35_15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1703 [1/1] (0.00ns)   --->   "%zext_ln35_47 = zext i12 %sext_ln35_15" [CCode/viterbi.c:35]   --->   Operation 1703 'zext' 'zext_ln35_47' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1704 [1/1] (0.00ns)   --->   "%transition_addr_49 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_47" [CCode/viterbi.c:35]   --->   Operation 1704 'getelementptr' 'transition_addr_49' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_60 : Operation 1705 [2/2] (3.25ns)   --->   "%transition_load_49 = load i12 %transition_addr_49" [CCode/viterbi.c:35]   --->   Operation 1705 'load' 'transition_load_49' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 61 <SV = 53> <Delay = 8.23>
ST_61 : Operation 1706 [1/1] (0.00ns)   --->   "%or_ln34_48 = or i14 %tmp_380, i14 49" [CCode/viterbi.c:34]   --->   Operation 1706 'or' 'or_ln34_48' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1707 [1/1] (0.00ns)   --->   "%zext_ln34_48 = zext i14 %or_ln34_48" [CCode/viterbi.c:34]   --->   Operation 1707 'zext' 'zext_ln34_48' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1708 [1/1] (0.00ns)   --->   "%llike_addr_54 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_48" [CCode/viterbi.c:34]   --->   Operation 1708 'getelementptr' 'llike_addr_54' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1709 [2/2] (5.46ns)   --->   "%tmp_58 = fcmp_olt  i64 %p_17, i64 %select_ln37_17" [CCode/viterbi.c:37]   --->   Operation 1709 'dcmp' 'tmp_58' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1710 [1/5] (8.23ns)   --->   "%p_35 = dadd i64 %add3_35, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1710 'dadd' 'p_35' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1711 [2/5] (8.23ns)   --->   "%p_36 = dadd i64 %add3_36, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1711 'dadd' 'p_36' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1712 [3/5] (8.23ns)   --->   "%p_37 = dadd i64 %add3_37, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1712 'dadd' 'p_37' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1713 [4/5] (8.23ns)   --->   "%p_38 = dadd i64 %add3_38, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1713 'dadd' 'p_38' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1714 [4/5] (8.23ns)   --->   "%p_39 = dadd i64 %add3_39, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1714 'dadd' 'p_39' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1715 [5/5] (8.23ns)   --->   "%p_40 = dadd i64 %add3_40, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1715 'dadd' 'p_40' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1716 [1/5] (8.23ns)   --->   "%add3_41 = dadd i64 %llike_load_45, i64 %bitcast_ln35_42" [CCode/viterbi.c:34]   --->   Operation 1716 'dadd' 'add3_41' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1717 [2/5] (8.23ns)   --->   "%add3_42 = dadd i64 %llike_load_46, i64 %bitcast_ln35_43" [CCode/viterbi.c:34]   --->   Operation 1717 'dadd' 'add3_42' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1718 [3/5] (8.23ns)   --->   "%add3_43 = dadd i64 %llike_load_47, i64 %bitcast_ln35_44" [CCode/viterbi.c:34]   --->   Operation 1718 'dadd' 'add3_43' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1719 [1/1] (0.00ns)   --->   "%bitcast_ln35_45 = bitcast i64 %transition_load_47" [CCode/viterbi.c:35]   --->   Operation 1719 'bitcast' 'bitcast_ln35_45' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1720 [5/5] (8.23ns)   --->   "%add3_44 = dadd i64 %llike_load_48, i64 %bitcast_ln35_45" [CCode/viterbi.c:34]   --->   Operation 1720 'dadd' 'add3_44' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1721 [1/2] (3.25ns)   --->   "%llike_load_50 = load i14 %llike_addr_53" [CCode/viterbi.c:34]   --->   Operation 1721 'load' 'llike_load_50' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_61 : Operation 1722 [1/2] (3.25ns)   --->   "%transition_load_49 = load i12 %transition_addr_49" [CCode/viterbi.c:35]   --->   Operation 1722 'load' 'transition_load_49' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_61 : Operation 1723 [2/2] (3.25ns)   --->   "%llike_load_51 = load i14 %llike_addr_54" [CCode/viterbi.c:34]   --->   Operation 1723 'load' 'llike_load_51' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_61 : Operation 1724 [1/1] (0.00ns)   --->   "%sext_ln35_16 = sext i11 %or_ln35_5" [CCode/viterbi.c:35]   --->   Operation 1724 'sext' 'sext_ln35_16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1725 [1/1] (0.00ns)   --->   "%zext_ln35_48 = zext i12 %sext_ln35_16" [CCode/viterbi.c:35]   --->   Operation 1725 'zext' 'zext_ln35_48' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1726 [1/1] (0.00ns)   --->   "%transition_addr_50 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_48" [CCode/viterbi.c:35]   --->   Operation 1726 'getelementptr' 'transition_addr_50' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_61 : Operation 1727 [2/2] (3.25ns)   --->   "%transition_load_50 = load i12 %transition_addr_50" [CCode/viterbi.c:35]   --->   Operation 1727 'load' 'transition_load_50' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 62 <SV = 54> <Delay = 8.23>
ST_62 : Operation 1728 [1/1] (0.00ns)   --->   "%or_ln34_49 = or i14 %tmp_380, i14 50" [CCode/viterbi.c:34]   --->   Operation 1728 'or' 'or_ln34_49' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 1729 [1/1] (0.00ns)   --->   "%zext_ln34_49 = zext i14 %or_ln34_49" [CCode/viterbi.c:34]   --->   Operation 1729 'zext' 'zext_ln34_49' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 1730 [1/1] (0.00ns)   --->   "%llike_addr_55 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_49" [CCode/viterbi.c:34]   --->   Operation 1730 'getelementptr' 'llike_addr_55' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 1731 [1/1] (0.00ns)   --->   "%bitcast_ln37_36 = bitcast i64 %p_17" [CCode/viterbi.c:37]   --->   Operation 1731 'bitcast' 'bitcast_ln37_36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 1732 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_36, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1732 'partselect' 'tmp_56' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 1733 [1/1] (0.00ns)   --->   "%trunc_ln37_36 = trunc i64 %bitcast_ln37_36" [CCode/viterbi.c:37]   --->   Operation 1733 'trunc' 'trunc_ln37_36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 1734 [1/1] (0.00ns)   --->   "%bitcast_ln37_37 = bitcast i64 %select_ln37_17" [CCode/viterbi.c:37]   --->   Operation 1734 'bitcast' 'bitcast_ln37_37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 1735 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_37, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1735 'partselect' 'tmp_57' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 1736 [1/1] (0.00ns)   --->   "%trunc_ln37_37 = trunc i64 %bitcast_ln37_37" [CCode/viterbi.c:37]   --->   Operation 1736 'trunc' 'trunc_ln37_37' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 1737 [1/1] (1.88ns)   --->   "%icmp_ln37_72 = icmp_ne  i11 %tmp_56, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1737 'icmp' 'icmp_ln37_72' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1738 [1/1] (2.89ns)   --->   "%icmp_ln37_73 = icmp_eq  i52 %trunc_ln37_36, i52 0" [CCode/viterbi.c:37]   --->   Operation 1738 'icmp' 'icmp_ln37_73' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_37)   --->   "%or_ln37_36 = or i1 %icmp_ln37_73, i1 %icmp_ln37_72" [CCode/viterbi.c:37]   --->   Operation 1739 'or' 'or_ln37_36' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1740 [1/1] (1.88ns)   --->   "%icmp_ln37_74 = icmp_ne  i11 %tmp_57, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1740 'icmp' 'icmp_ln37_74' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1741 [1/1] (2.89ns)   --->   "%icmp_ln37_75 = icmp_eq  i52 %trunc_ln37_37, i52 0" [CCode/viterbi.c:37]   --->   Operation 1741 'icmp' 'icmp_ln37_75' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_37)   --->   "%or_ln37_37 = or i1 %icmp_ln37_75, i1 %icmp_ln37_74" [CCode/viterbi.c:37]   --->   Operation 1742 'or' 'or_ln37_37' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_37)   --->   "%and_ln37_36 = and i1 %or_ln37_36, i1 %or_ln37_37" [CCode/viterbi.c:37]   --->   Operation 1743 'and' 'and_ln37_36' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1744 [1/2] (5.46ns)   --->   "%tmp_58 = fcmp_olt  i64 %p_17, i64 %select_ln37_17" [CCode/viterbi.c:37]   --->   Operation 1744 'dcmp' 'tmp_58' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1745 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_37 = and i1 %and_ln37_36, i1 %tmp_58" [CCode/viterbi.c:37]   --->   Operation 1745 'and' 'and_ln37_37' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1746 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_18 = select i1 %and_ln37_37, i64 %p_17, i64 %select_ln37_17" [CCode/viterbi.c:37]   --->   Operation 1746 'select' 'select_ln37_18' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 1747 [1/5] (8.23ns)   --->   "%p_36 = dadd i64 %add3_36, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1747 'dadd' 'p_36' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1748 [2/5] (8.23ns)   --->   "%p_37 = dadd i64 %add3_37, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1748 'dadd' 'p_37' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1749 [3/5] (8.23ns)   --->   "%p_38 = dadd i64 %add3_38, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1749 'dadd' 'p_38' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1750 [3/5] (8.23ns)   --->   "%p_39 = dadd i64 %add3_39, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1750 'dadd' 'p_39' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1751 [4/5] (8.23ns)   --->   "%p_40 = dadd i64 %add3_40, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1751 'dadd' 'p_40' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1752 [5/5] (8.23ns)   --->   "%p_41 = dadd i64 %add3_41, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1752 'dadd' 'p_41' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1753 [1/5] (8.23ns)   --->   "%add3_42 = dadd i64 %llike_load_46, i64 %bitcast_ln35_43" [CCode/viterbi.c:34]   --->   Operation 1753 'dadd' 'add3_42' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1754 [2/5] (8.23ns)   --->   "%add3_43 = dadd i64 %llike_load_47, i64 %bitcast_ln35_44" [CCode/viterbi.c:34]   --->   Operation 1754 'dadd' 'add3_43' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1755 [4/5] (8.23ns)   --->   "%add3_44 = dadd i64 %llike_load_48, i64 %bitcast_ln35_45" [CCode/viterbi.c:34]   --->   Operation 1755 'dadd' 'add3_44' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1756 [1/1] (0.00ns)   --->   "%bitcast_ln35_46 = bitcast i64 %transition_load_48" [CCode/viterbi.c:35]   --->   Operation 1756 'bitcast' 'bitcast_ln35_46' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 1757 [5/5] (8.23ns)   --->   "%add3_45 = dadd i64 %llike_load_49, i64 %bitcast_ln35_46" [CCode/viterbi.c:34]   --->   Operation 1757 'dadd' 'add3_45' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1758 [1/2] (3.25ns)   --->   "%llike_load_51 = load i14 %llike_addr_54" [CCode/viterbi.c:34]   --->   Operation 1758 'load' 'llike_load_51' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_62 : Operation 1759 [1/2] (3.25ns)   --->   "%transition_load_50 = load i12 %transition_addr_50" [CCode/viterbi.c:35]   --->   Operation 1759 'load' 'transition_load_50' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_62 : Operation 1760 [2/2] (3.25ns)   --->   "%llike_load_52 = load i14 %llike_addr_55" [CCode/viterbi.c:34]   --->   Operation 1760 'load' 'llike_load_52' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_62 : Operation 1761 [1/1] (0.00ns)   --->   "%sext_ln35_17 = sext i11 %or_ln35_6" [CCode/viterbi.c:35]   --->   Operation 1761 'sext' 'sext_ln35_17' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 1762 [1/1] (0.00ns)   --->   "%zext_ln35_49 = zext i12 %sext_ln35_17" [CCode/viterbi.c:35]   --->   Operation 1762 'zext' 'zext_ln35_49' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 1763 [1/1] (0.00ns)   --->   "%transition_addr_51 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_49" [CCode/viterbi.c:35]   --->   Operation 1763 'getelementptr' 'transition_addr_51' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_62 : Operation 1764 [2/2] (3.25ns)   --->   "%transition_load_51 = load i12 %transition_addr_51" [CCode/viterbi.c:35]   --->   Operation 1764 'load' 'transition_load_51' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 63 <SV = 55> <Delay = 8.23>
ST_63 : Operation 1765 [1/1] (0.00ns)   --->   "%or_ln34_50 = or i14 %tmp_380, i14 51" [CCode/viterbi.c:34]   --->   Operation 1765 'or' 'or_ln34_50' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_63 : Operation 1766 [1/1] (0.00ns)   --->   "%zext_ln34_50 = zext i14 %or_ln34_50" [CCode/viterbi.c:34]   --->   Operation 1766 'zext' 'zext_ln34_50' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_63 : Operation 1767 [1/1] (0.00ns)   --->   "%llike_addr_56 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_50" [CCode/viterbi.c:34]   --->   Operation 1767 'getelementptr' 'llike_addr_56' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_63 : Operation 1768 [2/2] (5.46ns)   --->   "%tmp_61 = fcmp_olt  i64 %p_18, i64 %select_ln37_18" [CCode/viterbi.c:37]   --->   Operation 1768 'dcmp' 'tmp_61' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1769 [1/5] (8.23ns)   --->   "%p_37 = dadd i64 %add3_37, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1769 'dadd' 'p_37' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1770 [2/5] (8.23ns)   --->   "%p_38 = dadd i64 %add3_38, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1770 'dadd' 'p_38' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1771 [2/5] (8.23ns)   --->   "%p_39 = dadd i64 %add3_39, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1771 'dadd' 'p_39' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1772 [3/5] (8.23ns)   --->   "%p_40 = dadd i64 %add3_40, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1772 'dadd' 'p_40' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1773 [4/5] (8.23ns)   --->   "%p_41 = dadd i64 %add3_41, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1773 'dadd' 'p_41' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1774 [5/5] (8.23ns)   --->   "%p_42 = dadd i64 %add3_42, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1774 'dadd' 'p_42' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1775 [1/5] (8.23ns)   --->   "%add3_43 = dadd i64 %llike_load_47, i64 %bitcast_ln35_44" [CCode/viterbi.c:34]   --->   Operation 1775 'dadd' 'add3_43' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1776 [3/5] (8.23ns)   --->   "%add3_44 = dadd i64 %llike_load_48, i64 %bitcast_ln35_45" [CCode/viterbi.c:34]   --->   Operation 1776 'dadd' 'add3_44' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1777 [4/5] (8.23ns)   --->   "%add3_45 = dadd i64 %llike_load_49, i64 %bitcast_ln35_46" [CCode/viterbi.c:34]   --->   Operation 1777 'dadd' 'add3_45' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1778 [1/1] (0.00ns)   --->   "%bitcast_ln35_47 = bitcast i64 %transition_load_49" [CCode/viterbi.c:35]   --->   Operation 1778 'bitcast' 'bitcast_ln35_47' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_63 : Operation 1779 [5/5] (8.23ns)   --->   "%add3_46 = dadd i64 %llike_load_50, i64 %bitcast_ln35_47" [CCode/viterbi.c:34]   --->   Operation 1779 'dadd' 'add3_46' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1780 [1/2] (3.25ns)   --->   "%llike_load_52 = load i14 %llike_addr_55" [CCode/viterbi.c:34]   --->   Operation 1780 'load' 'llike_load_52' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_63 : Operation 1781 [1/2] (3.25ns)   --->   "%transition_load_51 = load i12 %transition_addr_51" [CCode/viterbi.c:35]   --->   Operation 1781 'load' 'transition_load_51' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_63 : Operation 1782 [2/2] (3.25ns)   --->   "%llike_load_53 = load i14 %llike_addr_56" [CCode/viterbi.c:34]   --->   Operation 1782 'load' 'llike_load_53' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_63 : Operation 1783 [1/1] (0.00ns)   --->   "%sext_ln35_18 = sext i11 %or_ln35_10" [CCode/viterbi.c:35]   --->   Operation 1783 'sext' 'sext_ln35_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_63 : Operation 1784 [1/1] (0.00ns)   --->   "%zext_ln35_50 = zext i12 %sext_ln35_18" [CCode/viterbi.c:35]   --->   Operation 1784 'zext' 'zext_ln35_50' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_63 : Operation 1785 [1/1] (0.00ns)   --->   "%transition_addr_52 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_50" [CCode/viterbi.c:35]   --->   Operation 1785 'getelementptr' 'transition_addr_52' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_63 : Operation 1786 [2/2] (3.25ns)   --->   "%transition_load_52 = load i12 %transition_addr_52" [CCode/viterbi.c:35]   --->   Operation 1786 'load' 'transition_load_52' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 64 <SV = 56> <Delay = 8.23>
ST_64 : Operation 1787 [1/1] (0.00ns)   --->   "%or_ln34_51 = or i14 %tmp_380, i14 52" [CCode/viterbi.c:34]   --->   Operation 1787 'or' 'or_ln34_51' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 1788 [1/1] (0.00ns)   --->   "%zext_ln34_51 = zext i14 %or_ln34_51" [CCode/viterbi.c:34]   --->   Operation 1788 'zext' 'zext_ln34_51' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 1789 [1/1] (0.00ns)   --->   "%llike_addr_57 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_51" [CCode/viterbi.c:34]   --->   Operation 1789 'getelementptr' 'llike_addr_57' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 1790 [1/1] (0.00ns)   --->   "%bitcast_ln37_38 = bitcast i64 %p_18" [CCode/viterbi.c:37]   --->   Operation 1790 'bitcast' 'bitcast_ln37_38' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 1791 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_38, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1791 'partselect' 'tmp_59' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 1792 [1/1] (0.00ns)   --->   "%trunc_ln37_38 = trunc i64 %bitcast_ln37_38" [CCode/viterbi.c:37]   --->   Operation 1792 'trunc' 'trunc_ln37_38' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 1793 [1/1] (0.00ns)   --->   "%bitcast_ln37_39 = bitcast i64 %select_ln37_18" [CCode/viterbi.c:37]   --->   Operation 1793 'bitcast' 'bitcast_ln37_39' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 1794 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_39, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1794 'partselect' 'tmp_60' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 1795 [1/1] (0.00ns)   --->   "%trunc_ln37_39 = trunc i64 %bitcast_ln37_39" [CCode/viterbi.c:37]   --->   Operation 1795 'trunc' 'trunc_ln37_39' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 1796 [1/1] (1.88ns)   --->   "%icmp_ln37_76 = icmp_ne  i11 %tmp_59, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1796 'icmp' 'icmp_ln37_76' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1797 [1/1] (2.89ns)   --->   "%icmp_ln37_77 = icmp_eq  i52 %trunc_ln37_38, i52 0" [CCode/viterbi.c:37]   --->   Operation 1797 'icmp' 'icmp_ln37_77' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_39)   --->   "%or_ln37_38 = or i1 %icmp_ln37_77, i1 %icmp_ln37_76" [CCode/viterbi.c:37]   --->   Operation 1798 'or' 'or_ln37_38' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1799 [1/1] (1.88ns)   --->   "%icmp_ln37_78 = icmp_ne  i11 %tmp_60, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1799 'icmp' 'icmp_ln37_78' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1800 [1/1] (2.89ns)   --->   "%icmp_ln37_79 = icmp_eq  i52 %trunc_ln37_39, i52 0" [CCode/viterbi.c:37]   --->   Operation 1800 'icmp' 'icmp_ln37_79' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_39)   --->   "%or_ln37_39 = or i1 %icmp_ln37_79, i1 %icmp_ln37_78" [CCode/viterbi.c:37]   --->   Operation 1801 'or' 'or_ln37_39' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_39)   --->   "%and_ln37_38 = and i1 %or_ln37_38, i1 %or_ln37_39" [CCode/viterbi.c:37]   --->   Operation 1802 'and' 'and_ln37_38' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1803 [1/2] (5.46ns)   --->   "%tmp_61 = fcmp_olt  i64 %p_18, i64 %select_ln37_18" [CCode/viterbi.c:37]   --->   Operation 1803 'dcmp' 'tmp_61' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1804 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_39 = and i1 %and_ln37_38, i1 %tmp_61" [CCode/viterbi.c:37]   --->   Operation 1804 'and' 'and_ln37_39' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1805 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_19 = select i1 %and_ln37_39, i64 %p_18, i64 %select_ln37_18" [CCode/viterbi.c:37]   --->   Operation 1805 'select' 'select_ln37_19' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 1806 [1/5] (8.23ns)   --->   "%p_38 = dadd i64 %add3_38, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1806 'dadd' 'p_38' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1807 [1/5] (8.23ns)   --->   "%p_39 = dadd i64 %add3_39, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1807 'dadd' 'p_39' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1808 [2/5] (8.23ns)   --->   "%p_40 = dadd i64 %add3_40, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1808 'dadd' 'p_40' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1809 [3/5] (8.23ns)   --->   "%p_41 = dadd i64 %add3_41, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1809 'dadd' 'p_41' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1810 [4/5] (8.23ns)   --->   "%p_42 = dadd i64 %add3_42, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1810 'dadd' 'p_42' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1811 [5/5] (8.23ns)   --->   "%p_43 = dadd i64 %add3_43, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1811 'dadd' 'p_43' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1812 [2/5] (8.23ns)   --->   "%add3_44 = dadd i64 %llike_load_48, i64 %bitcast_ln35_45" [CCode/viterbi.c:34]   --->   Operation 1812 'dadd' 'add3_44' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1813 [3/5] (8.23ns)   --->   "%add3_45 = dadd i64 %llike_load_49, i64 %bitcast_ln35_46" [CCode/viterbi.c:34]   --->   Operation 1813 'dadd' 'add3_45' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1814 [4/5] (8.23ns)   --->   "%add3_46 = dadd i64 %llike_load_50, i64 %bitcast_ln35_47" [CCode/viterbi.c:34]   --->   Operation 1814 'dadd' 'add3_46' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1815 [1/1] (0.00ns)   --->   "%bitcast_ln35_48 = bitcast i64 %transition_load_50" [CCode/viterbi.c:35]   --->   Operation 1815 'bitcast' 'bitcast_ln35_48' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 1816 [5/5] (8.23ns)   --->   "%add3_47 = dadd i64 %llike_load_51, i64 %bitcast_ln35_48" [CCode/viterbi.c:34]   --->   Operation 1816 'dadd' 'add3_47' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1817 [1/2] (3.25ns)   --->   "%llike_load_53 = load i14 %llike_addr_56" [CCode/viterbi.c:34]   --->   Operation 1817 'load' 'llike_load_53' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_64 : Operation 1818 [1/2] (3.25ns)   --->   "%transition_load_52 = load i12 %transition_addr_52" [CCode/viterbi.c:35]   --->   Operation 1818 'load' 'transition_load_52' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_64 : Operation 1819 [2/2] (3.25ns)   --->   "%llike_load_54 = load i14 %llike_addr_57" [CCode/viterbi.c:34]   --->   Operation 1819 'load' 'llike_load_54' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_64 : Operation 1820 [1/1] (0.00ns)   --->   "%sext_ln35_19 = sext i11 %or_ln35_11" [CCode/viterbi.c:35]   --->   Operation 1820 'sext' 'sext_ln35_19' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 1821 [1/1] (0.00ns)   --->   "%zext_ln35_51 = zext i12 %sext_ln35_19" [CCode/viterbi.c:35]   --->   Operation 1821 'zext' 'zext_ln35_51' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 1822 [1/1] (0.00ns)   --->   "%transition_addr_53 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_51" [CCode/viterbi.c:35]   --->   Operation 1822 'getelementptr' 'transition_addr_53' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_64 : Operation 1823 [2/2] (3.25ns)   --->   "%transition_load_53 = load i12 %transition_addr_53" [CCode/viterbi.c:35]   --->   Operation 1823 'load' 'transition_load_53' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 65 <SV = 57> <Delay = 8.23>
ST_65 : Operation 1824 [1/1] (0.00ns)   --->   "%or_ln34_52 = or i14 %tmp_380, i14 53" [CCode/viterbi.c:34]   --->   Operation 1824 'or' 'or_ln34_52' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_65 : Operation 1825 [1/1] (0.00ns)   --->   "%zext_ln34_52 = zext i14 %or_ln34_52" [CCode/viterbi.c:34]   --->   Operation 1825 'zext' 'zext_ln34_52' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_65 : Operation 1826 [1/1] (0.00ns)   --->   "%llike_addr_58 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_52" [CCode/viterbi.c:34]   --->   Operation 1826 'getelementptr' 'llike_addr_58' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_65 : Operation 1827 [2/2] (5.46ns)   --->   "%tmp_64 = fcmp_olt  i64 %p_19, i64 %select_ln37_19" [CCode/viterbi.c:37]   --->   Operation 1827 'dcmp' 'tmp_64' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1828 [1/5] (8.23ns)   --->   "%p_40 = dadd i64 %add3_40, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1828 'dadd' 'p_40' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1829 [2/5] (8.23ns)   --->   "%p_41 = dadd i64 %add3_41, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1829 'dadd' 'p_41' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1830 [3/5] (8.23ns)   --->   "%p_42 = dadd i64 %add3_42, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1830 'dadd' 'p_42' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1831 [4/5] (8.23ns)   --->   "%p_43 = dadd i64 %add3_43, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1831 'dadd' 'p_43' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1832 [1/5] (8.23ns)   --->   "%add3_44 = dadd i64 %llike_load_48, i64 %bitcast_ln35_45" [CCode/viterbi.c:34]   --->   Operation 1832 'dadd' 'add3_44' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1833 [2/5] (8.23ns)   --->   "%add3_45 = dadd i64 %llike_load_49, i64 %bitcast_ln35_46" [CCode/viterbi.c:34]   --->   Operation 1833 'dadd' 'add3_45' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1834 [3/5] (8.23ns)   --->   "%add3_46 = dadd i64 %llike_load_50, i64 %bitcast_ln35_47" [CCode/viterbi.c:34]   --->   Operation 1834 'dadd' 'add3_46' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1835 [4/5] (8.23ns)   --->   "%add3_47 = dadd i64 %llike_load_51, i64 %bitcast_ln35_48" [CCode/viterbi.c:34]   --->   Operation 1835 'dadd' 'add3_47' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1836 [1/1] (0.00ns)   --->   "%bitcast_ln35_49 = bitcast i64 %transition_load_51" [CCode/viterbi.c:35]   --->   Operation 1836 'bitcast' 'bitcast_ln35_49' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_65 : Operation 1837 [5/5] (8.23ns)   --->   "%add3_48 = dadd i64 %llike_load_52, i64 %bitcast_ln35_49" [CCode/viterbi.c:34]   --->   Operation 1837 'dadd' 'add3_48' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1838 [1/1] (0.00ns)   --->   "%bitcast_ln35_50 = bitcast i64 %transition_load_52" [CCode/viterbi.c:35]   --->   Operation 1838 'bitcast' 'bitcast_ln35_50' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_65 : Operation 1839 [5/5] (8.23ns)   --->   "%add3_49 = dadd i64 %llike_load_53, i64 %bitcast_ln35_50" [CCode/viterbi.c:34]   --->   Operation 1839 'dadd' 'add3_49' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1840 [1/2] (3.25ns)   --->   "%llike_load_54 = load i14 %llike_addr_57" [CCode/viterbi.c:34]   --->   Operation 1840 'load' 'llike_load_54' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_65 : Operation 1841 [1/2] (3.25ns)   --->   "%transition_load_53 = load i12 %transition_addr_53" [CCode/viterbi.c:35]   --->   Operation 1841 'load' 'transition_load_53' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_65 : Operation 1842 [2/2] (3.25ns)   --->   "%llike_load_55 = load i14 %llike_addr_58" [CCode/viterbi.c:34]   --->   Operation 1842 'load' 'llike_load_55' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_65 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln35_20 = sext i11 %or_ln35_12" [CCode/viterbi.c:35]   --->   Operation 1843 'sext' 'sext_ln35_20' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_65 : Operation 1844 [1/1] (0.00ns)   --->   "%zext_ln35_52 = zext i12 %sext_ln35_20" [CCode/viterbi.c:35]   --->   Operation 1844 'zext' 'zext_ln35_52' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_65 : Operation 1845 [1/1] (0.00ns)   --->   "%transition_addr_54 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_52" [CCode/viterbi.c:35]   --->   Operation 1845 'getelementptr' 'transition_addr_54' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_65 : Operation 1846 [2/2] (3.25ns)   --->   "%transition_load_54 = load i12 %transition_addr_54" [CCode/viterbi.c:35]   --->   Operation 1846 'load' 'transition_load_54' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 66 <SV = 58> <Delay = 8.23>
ST_66 : Operation 1847 [1/1] (0.00ns)   --->   "%or_ln34_53 = or i14 %tmp_380, i14 54" [CCode/viterbi.c:34]   --->   Operation 1847 'or' 'or_ln34_53' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 1848 [1/1] (0.00ns)   --->   "%zext_ln34_53 = zext i14 %or_ln34_53" [CCode/viterbi.c:34]   --->   Operation 1848 'zext' 'zext_ln34_53' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 1849 [1/1] (0.00ns)   --->   "%llike_addr_59 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_53" [CCode/viterbi.c:34]   --->   Operation 1849 'getelementptr' 'llike_addr_59' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 1850 [1/1] (0.00ns)   --->   "%bitcast_ln37_40 = bitcast i64 %p_19" [CCode/viterbi.c:37]   --->   Operation 1850 'bitcast' 'bitcast_ln37_40' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 1851 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_40, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1851 'partselect' 'tmp_62' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 1852 [1/1] (0.00ns)   --->   "%trunc_ln37_40 = trunc i64 %bitcast_ln37_40" [CCode/viterbi.c:37]   --->   Operation 1852 'trunc' 'trunc_ln37_40' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 1853 [1/1] (0.00ns)   --->   "%bitcast_ln37_41 = bitcast i64 %select_ln37_19" [CCode/viterbi.c:37]   --->   Operation 1853 'bitcast' 'bitcast_ln37_41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 1854 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_41, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1854 'partselect' 'tmp_63' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 1855 [1/1] (0.00ns)   --->   "%trunc_ln37_41 = trunc i64 %bitcast_ln37_41" [CCode/viterbi.c:37]   --->   Operation 1855 'trunc' 'trunc_ln37_41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 1856 [1/1] (1.88ns)   --->   "%icmp_ln37_80 = icmp_ne  i11 %tmp_62, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1856 'icmp' 'icmp_ln37_80' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1857 [1/1] (2.89ns)   --->   "%icmp_ln37_81 = icmp_eq  i52 %trunc_ln37_40, i52 0" [CCode/viterbi.c:37]   --->   Operation 1857 'icmp' 'icmp_ln37_81' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_41)   --->   "%or_ln37_40 = or i1 %icmp_ln37_81, i1 %icmp_ln37_80" [CCode/viterbi.c:37]   --->   Operation 1858 'or' 'or_ln37_40' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1859 [1/1] (1.88ns)   --->   "%icmp_ln37_82 = icmp_ne  i11 %tmp_63, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1859 'icmp' 'icmp_ln37_82' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1860 [1/1] (2.89ns)   --->   "%icmp_ln37_83 = icmp_eq  i52 %trunc_ln37_41, i52 0" [CCode/viterbi.c:37]   --->   Operation 1860 'icmp' 'icmp_ln37_83' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_41)   --->   "%or_ln37_41 = or i1 %icmp_ln37_83, i1 %icmp_ln37_82" [CCode/viterbi.c:37]   --->   Operation 1861 'or' 'or_ln37_41' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_41)   --->   "%and_ln37_40 = and i1 %or_ln37_40, i1 %or_ln37_41" [CCode/viterbi.c:37]   --->   Operation 1862 'and' 'and_ln37_40' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1863 [1/2] (5.46ns)   --->   "%tmp_64 = fcmp_olt  i64 %p_19, i64 %select_ln37_19" [CCode/viterbi.c:37]   --->   Operation 1863 'dcmp' 'tmp_64' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1864 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_41 = and i1 %and_ln37_40, i1 %tmp_64" [CCode/viterbi.c:37]   --->   Operation 1864 'and' 'and_ln37_41' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1865 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_20 = select i1 %and_ln37_41, i64 %p_19, i64 %select_ln37_19" [CCode/viterbi.c:37]   --->   Operation 1865 'select' 'select_ln37_20' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 1866 [1/5] (8.23ns)   --->   "%p_41 = dadd i64 %add3_41, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1866 'dadd' 'p_41' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1867 [2/5] (8.23ns)   --->   "%p_42 = dadd i64 %add3_42, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1867 'dadd' 'p_42' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1868 [3/5] (8.23ns)   --->   "%p_43 = dadd i64 %add3_43, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1868 'dadd' 'p_43' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1869 [5/5] (8.23ns)   --->   "%p_44 = dadd i64 %add3_44, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1869 'dadd' 'p_44' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1870 [1/5] (8.23ns)   --->   "%add3_45 = dadd i64 %llike_load_49, i64 %bitcast_ln35_46" [CCode/viterbi.c:34]   --->   Operation 1870 'dadd' 'add3_45' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1871 [2/5] (8.23ns)   --->   "%add3_46 = dadd i64 %llike_load_50, i64 %bitcast_ln35_47" [CCode/viterbi.c:34]   --->   Operation 1871 'dadd' 'add3_46' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1872 [3/5] (8.23ns)   --->   "%add3_47 = dadd i64 %llike_load_51, i64 %bitcast_ln35_48" [CCode/viterbi.c:34]   --->   Operation 1872 'dadd' 'add3_47' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1873 [4/5] (8.23ns)   --->   "%add3_48 = dadd i64 %llike_load_52, i64 %bitcast_ln35_49" [CCode/viterbi.c:34]   --->   Operation 1873 'dadd' 'add3_48' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1874 [4/5] (8.23ns)   --->   "%add3_49 = dadd i64 %llike_load_53, i64 %bitcast_ln35_50" [CCode/viterbi.c:34]   --->   Operation 1874 'dadd' 'add3_49' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1875 [1/1] (0.00ns)   --->   "%bitcast_ln35_51 = bitcast i64 %transition_load_53" [CCode/viterbi.c:35]   --->   Operation 1875 'bitcast' 'bitcast_ln35_51' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 1876 [5/5] (8.23ns)   --->   "%add3_50 = dadd i64 %llike_load_54, i64 %bitcast_ln35_51" [CCode/viterbi.c:34]   --->   Operation 1876 'dadd' 'add3_50' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1877 [1/2] (3.25ns)   --->   "%llike_load_55 = load i14 %llike_addr_58" [CCode/viterbi.c:34]   --->   Operation 1877 'load' 'llike_load_55' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_66 : Operation 1878 [1/2] (3.25ns)   --->   "%transition_load_54 = load i12 %transition_addr_54" [CCode/viterbi.c:35]   --->   Operation 1878 'load' 'transition_load_54' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_66 : Operation 1879 [2/2] (3.25ns)   --->   "%llike_load_56 = load i14 %llike_addr_59" [CCode/viterbi.c:34]   --->   Operation 1879 'load' 'llike_load_56' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_66 : Operation 1880 [1/1] (0.00ns)   --->   "%sext_ln35_21 = sext i11 %or_ln35_13" [CCode/viterbi.c:35]   --->   Operation 1880 'sext' 'sext_ln35_21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 1881 [1/1] (0.00ns)   --->   "%zext_ln35_53 = zext i12 %sext_ln35_21" [CCode/viterbi.c:35]   --->   Operation 1881 'zext' 'zext_ln35_53' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 1882 [1/1] (0.00ns)   --->   "%transition_addr_55 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_53" [CCode/viterbi.c:35]   --->   Operation 1882 'getelementptr' 'transition_addr_55' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_66 : Operation 1883 [2/2] (3.25ns)   --->   "%transition_load_55 = load i12 %transition_addr_55" [CCode/viterbi.c:35]   --->   Operation 1883 'load' 'transition_load_55' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 67 <SV = 59> <Delay = 8.23>
ST_67 : Operation 1884 [1/1] (0.00ns)   --->   "%or_ln34_54 = or i14 %tmp_380, i14 55" [CCode/viterbi.c:34]   --->   Operation 1884 'or' 'or_ln34_54' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_67 : Operation 1885 [1/1] (0.00ns)   --->   "%zext_ln34_54 = zext i14 %or_ln34_54" [CCode/viterbi.c:34]   --->   Operation 1885 'zext' 'zext_ln34_54' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_67 : Operation 1886 [1/1] (0.00ns)   --->   "%llike_addr_60 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_54" [CCode/viterbi.c:34]   --->   Operation 1886 'getelementptr' 'llike_addr_60' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_67 : Operation 1887 [2/2] (5.46ns)   --->   "%tmp_67 = fcmp_olt  i64 %p_20, i64 %select_ln37_20" [CCode/viterbi.c:37]   --->   Operation 1887 'dcmp' 'tmp_67' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1888 [1/5] (8.23ns)   --->   "%p_42 = dadd i64 %add3_42, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1888 'dadd' 'p_42' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1889 [2/5] (8.23ns)   --->   "%p_43 = dadd i64 %add3_43, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1889 'dadd' 'p_43' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1890 [4/5] (8.23ns)   --->   "%p_44 = dadd i64 %add3_44, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1890 'dadd' 'p_44' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1891 [5/5] (8.23ns)   --->   "%p_45 = dadd i64 %add3_45, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1891 'dadd' 'p_45' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1892 [1/5] (8.23ns)   --->   "%add3_46 = dadd i64 %llike_load_50, i64 %bitcast_ln35_47" [CCode/viterbi.c:34]   --->   Operation 1892 'dadd' 'add3_46' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1893 [2/5] (8.23ns)   --->   "%add3_47 = dadd i64 %llike_load_51, i64 %bitcast_ln35_48" [CCode/viterbi.c:34]   --->   Operation 1893 'dadd' 'add3_47' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1894 [3/5] (8.23ns)   --->   "%add3_48 = dadd i64 %llike_load_52, i64 %bitcast_ln35_49" [CCode/viterbi.c:34]   --->   Operation 1894 'dadd' 'add3_48' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1895 [3/5] (8.23ns)   --->   "%add3_49 = dadd i64 %llike_load_53, i64 %bitcast_ln35_50" [CCode/viterbi.c:34]   --->   Operation 1895 'dadd' 'add3_49' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1896 [4/5] (8.23ns)   --->   "%add3_50 = dadd i64 %llike_load_54, i64 %bitcast_ln35_51" [CCode/viterbi.c:34]   --->   Operation 1896 'dadd' 'add3_50' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1897 [1/1] (0.00ns)   --->   "%bitcast_ln35_52 = bitcast i64 %transition_load_54" [CCode/viterbi.c:35]   --->   Operation 1897 'bitcast' 'bitcast_ln35_52' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_67 : Operation 1898 [5/5] (8.23ns)   --->   "%add3_51 = dadd i64 %llike_load_55, i64 %bitcast_ln35_52" [CCode/viterbi.c:34]   --->   Operation 1898 'dadd' 'add3_51' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1899 [1/2] (3.25ns)   --->   "%llike_load_56 = load i14 %llike_addr_59" [CCode/viterbi.c:34]   --->   Operation 1899 'load' 'llike_load_56' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_67 : Operation 1900 [1/2] (3.25ns)   --->   "%transition_load_55 = load i12 %transition_addr_55" [CCode/viterbi.c:35]   --->   Operation 1900 'load' 'transition_load_55' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_67 : Operation 1901 [2/2] (3.25ns)   --->   "%llike_load_57 = load i14 %llike_addr_60" [CCode/viterbi.c:34]   --->   Operation 1901 'load' 'llike_load_57' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_67 : Operation 1902 [1/1] (0.00ns)   --->   "%sext_ln35_22 = sext i11 %or_ln35_14" [CCode/viterbi.c:35]   --->   Operation 1902 'sext' 'sext_ln35_22' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_67 : Operation 1903 [1/1] (0.00ns)   --->   "%zext_ln35_54 = zext i12 %sext_ln35_22" [CCode/viterbi.c:35]   --->   Operation 1903 'zext' 'zext_ln35_54' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_67 : Operation 1904 [1/1] (0.00ns)   --->   "%transition_addr_56 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_54" [CCode/viterbi.c:35]   --->   Operation 1904 'getelementptr' 'transition_addr_56' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_67 : Operation 1905 [2/2] (3.25ns)   --->   "%transition_load_56 = load i12 %transition_addr_56" [CCode/viterbi.c:35]   --->   Operation 1905 'load' 'transition_load_56' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 68 <SV = 60> <Delay = 8.23>
ST_68 : Operation 1906 [1/1] (0.00ns)   --->   "%or_ln34_55 = or i14 %tmp_380, i14 56" [CCode/viterbi.c:34]   --->   Operation 1906 'or' 'or_ln34_55' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 1907 [1/1] (0.00ns)   --->   "%zext_ln34_55 = zext i14 %or_ln34_55" [CCode/viterbi.c:34]   --->   Operation 1907 'zext' 'zext_ln34_55' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 1908 [1/1] (0.00ns)   --->   "%llike_addr_61 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_55" [CCode/viterbi.c:34]   --->   Operation 1908 'getelementptr' 'llike_addr_61' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 1909 [1/1] (0.00ns)   --->   "%bitcast_ln37_42 = bitcast i64 %p_20" [CCode/viterbi.c:37]   --->   Operation 1909 'bitcast' 'bitcast_ln37_42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 1910 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_42, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1910 'partselect' 'tmp_65' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 1911 [1/1] (0.00ns)   --->   "%trunc_ln37_42 = trunc i64 %bitcast_ln37_42" [CCode/viterbi.c:37]   --->   Operation 1911 'trunc' 'trunc_ln37_42' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 1912 [1/1] (0.00ns)   --->   "%bitcast_ln37_43 = bitcast i64 %select_ln37_20" [CCode/viterbi.c:37]   --->   Operation 1912 'bitcast' 'bitcast_ln37_43' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 1913 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_43, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1913 'partselect' 'tmp_66' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 1914 [1/1] (0.00ns)   --->   "%trunc_ln37_43 = trunc i64 %bitcast_ln37_43" [CCode/viterbi.c:37]   --->   Operation 1914 'trunc' 'trunc_ln37_43' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 1915 [1/1] (1.88ns)   --->   "%icmp_ln37_84 = icmp_ne  i11 %tmp_65, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1915 'icmp' 'icmp_ln37_84' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1916 [1/1] (2.89ns)   --->   "%icmp_ln37_85 = icmp_eq  i52 %trunc_ln37_42, i52 0" [CCode/viterbi.c:37]   --->   Operation 1916 'icmp' 'icmp_ln37_85' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_43)   --->   "%or_ln37_42 = or i1 %icmp_ln37_85, i1 %icmp_ln37_84" [CCode/viterbi.c:37]   --->   Operation 1917 'or' 'or_ln37_42' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1918 [1/1] (1.88ns)   --->   "%icmp_ln37_86 = icmp_ne  i11 %tmp_66, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1918 'icmp' 'icmp_ln37_86' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1919 [1/1] (2.89ns)   --->   "%icmp_ln37_87 = icmp_eq  i52 %trunc_ln37_43, i52 0" [CCode/viterbi.c:37]   --->   Operation 1919 'icmp' 'icmp_ln37_87' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_43)   --->   "%or_ln37_43 = or i1 %icmp_ln37_87, i1 %icmp_ln37_86" [CCode/viterbi.c:37]   --->   Operation 1920 'or' 'or_ln37_43' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_43)   --->   "%and_ln37_42 = and i1 %or_ln37_42, i1 %or_ln37_43" [CCode/viterbi.c:37]   --->   Operation 1921 'and' 'and_ln37_42' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1922 [1/2] (5.46ns)   --->   "%tmp_67 = fcmp_olt  i64 %p_20, i64 %select_ln37_20" [CCode/viterbi.c:37]   --->   Operation 1922 'dcmp' 'tmp_67' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1923 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_43 = and i1 %and_ln37_42, i1 %tmp_67" [CCode/viterbi.c:37]   --->   Operation 1923 'and' 'and_ln37_43' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1924 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_21 = select i1 %and_ln37_43, i64 %p_20, i64 %select_ln37_20" [CCode/viterbi.c:37]   --->   Operation 1924 'select' 'select_ln37_21' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 1925 [1/5] (8.23ns)   --->   "%p_43 = dadd i64 %add3_43, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1925 'dadd' 'p_43' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1926 [3/5] (8.23ns)   --->   "%p_44 = dadd i64 %add3_44, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1926 'dadd' 'p_44' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1927 [4/5] (8.23ns)   --->   "%p_45 = dadd i64 %add3_45, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1927 'dadd' 'p_45' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1928 [5/5] (8.23ns)   --->   "%p_46 = dadd i64 %add3_46, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1928 'dadd' 'p_46' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1929 [1/5] (8.23ns)   --->   "%add3_47 = dadd i64 %llike_load_51, i64 %bitcast_ln35_48" [CCode/viterbi.c:34]   --->   Operation 1929 'dadd' 'add3_47' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1930 [2/5] (8.23ns)   --->   "%add3_48 = dadd i64 %llike_load_52, i64 %bitcast_ln35_49" [CCode/viterbi.c:34]   --->   Operation 1930 'dadd' 'add3_48' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1931 [2/5] (8.23ns)   --->   "%add3_49 = dadd i64 %llike_load_53, i64 %bitcast_ln35_50" [CCode/viterbi.c:34]   --->   Operation 1931 'dadd' 'add3_49' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1932 [3/5] (8.23ns)   --->   "%add3_50 = dadd i64 %llike_load_54, i64 %bitcast_ln35_51" [CCode/viterbi.c:34]   --->   Operation 1932 'dadd' 'add3_50' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1933 [4/5] (8.23ns)   --->   "%add3_51 = dadd i64 %llike_load_55, i64 %bitcast_ln35_52" [CCode/viterbi.c:34]   --->   Operation 1933 'dadd' 'add3_51' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1934 [1/1] (0.00ns)   --->   "%bitcast_ln35_53 = bitcast i64 %transition_load_55" [CCode/viterbi.c:35]   --->   Operation 1934 'bitcast' 'bitcast_ln35_53' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 1935 [5/5] (8.23ns)   --->   "%add3_52 = dadd i64 %llike_load_56, i64 %bitcast_ln35_53" [CCode/viterbi.c:34]   --->   Operation 1935 'dadd' 'add3_52' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1936 [1/2] (3.25ns)   --->   "%llike_load_57 = load i14 %llike_addr_60" [CCode/viterbi.c:34]   --->   Operation 1936 'load' 'llike_load_57' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_68 : Operation 1937 [1/2] (3.25ns)   --->   "%transition_load_56 = load i12 %transition_addr_56" [CCode/viterbi.c:35]   --->   Operation 1937 'load' 'transition_load_56' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_68 : Operation 1938 [2/2] (3.25ns)   --->   "%llike_load_58 = load i14 %llike_addr_61" [CCode/viterbi.c:34]   --->   Operation 1938 'load' 'llike_load_58' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_68 : Operation 1939 [1/1] (0.00ns)   --->   "%sext_ln35_23 = sext i10 %or_ln35_7" [CCode/viterbi.c:35]   --->   Operation 1939 'sext' 'sext_ln35_23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 1940 [1/1] (0.00ns)   --->   "%zext_ln35_55 = zext i12 %sext_ln35_23" [CCode/viterbi.c:35]   --->   Operation 1940 'zext' 'zext_ln35_55' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 1941 [1/1] (0.00ns)   --->   "%transition_addr_57 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_55" [CCode/viterbi.c:35]   --->   Operation 1941 'getelementptr' 'transition_addr_57' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_68 : Operation 1942 [2/2] (3.25ns)   --->   "%transition_load_57 = load i12 %transition_addr_57" [CCode/viterbi.c:35]   --->   Operation 1942 'load' 'transition_load_57' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 69 <SV = 61> <Delay = 8.23>
ST_69 : Operation 1943 [1/1] (0.00ns)   --->   "%or_ln34_56 = or i14 %tmp_380, i14 57" [CCode/viterbi.c:34]   --->   Operation 1943 'or' 'or_ln34_56' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_69 : Operation 1944 [1/1] (0.00ns)   --->   "%zext_ln34_56 = zext i14 %or_ln34_56" [CCode/viterbi.c:34]   --->   Operation 1944 'zext' 'zext_ln34_56' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_69 : Operation 1945 [1/1] (0.00ns)   --->   "%llike_addr_62 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_56" [CCode/viterbi.c:34]   --->   Operation 1945 'getelementptr' 'llike_addr_62' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_69 : Operation 1946 [2/2] (5.46ns)   --->   "%tmp_70 = fcmp_olt  i64 %p_21, i64 %select_ln37_21" [CCode/viterbi.c:37]   --->   Operation 1946 'dcmp' 'tmp_70' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1947 [2/5] (8.23ns)   --->   "%p_44 = dadd i64 %add3_44, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1947 'dadd' 'p_44' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1948 [3/5] (8.23ns)   --->   "%p_45 = dadd i64 %add3_45, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1948 'dadd' 'p_45' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1949 [4/5] (8.23ns)   --->   "%p_46 = dadd i64 %add3_46, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1949 'dadd' 'p_46' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1950 [5/5] (8.23ns)   --->   "%p_47 = dadd i64 %add3_47, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1950 'dadd' 'p_47' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1951 [1/5] (8.23ns)   --->   "%add3_48 = dadd i64 %llike_load_52, i64 %bitcast_ln35_49" [CCode/viterbi.c:34]   --->   Operation 1951 'dadd' 'add3_48' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1952 [1/5] (8.23ns)   --->   "%add3_49 = dadd i64 %llike_load_53, i64 %bitcast_ln35_50" [CCode/viterbi.c:34]   --->   Operation 1952 'dadd' 'add3_49' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1953 [2/5] (8.23ns)   --->   "%add3_50 = dadd i64 %llike_load_54, i64 %bitcast_ln35_51" [CCode/viterbi.c:34]   --->   Operation 1953 'dadd' 'add3_50' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1954 [3/5] (8.23ns)   --->   "%add3_51 = dadd i64 %llike_load_55, i64 %bitcast_ln35_52" [CCode/viterbi.c:34]   --->   Operation 1954 'dadd' 'add3_51' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1955 [4/5] (8.23ns)   --->   "%add3_52 = dadd i64 %llike_load_56, i64 %bitcast_ln35_53" [CCode/viterbi.c:34]   --->   Operation 1955 'dadd' 'add3_52' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1956 [1/1] (0.00ns)   --->   "%bitcast_ln35_54 = bitcast i64 %transition_load_56" [CCode/viterbi.c:35]   --->   Operation 1956 'bitcast' 'bitcast_ln35_54' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_69 : Operation 1957 [5/5] (8.23ns)   --->   "%add3_53 = dadd i64 %llike_load_57, i64 %bitcast_ln35_54" [CCode/viterbi.c:34]   --->   Operation 1957 'dadd' 'add3_53' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1958 [1/2] (3.25ns)   --->   "%llike_load_58 = load i14 %llike_addr_61" [CCode/viterbi.c:34]   --->   Operation 1958 'load' 'llike_load_58' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_69 : Operation 1959 [1/2] (3.25ns)   --->   "%transition_load_57 = load i12 %transition_addr_57" [CCode/viterbi.c:35]   --->   Operation 1959 'load' 'transition_load_57' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_69 : Operation 1960 [2/2] (3.25ns)   --->   "%llike_load_59 = load i14 %llike_addr_62" [CCode/viterbi.c:34]   --->   Operation 1960 'load' 'llike_load_59' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_69 : Operation 1961 [1/1] (0.00ns)   --->   "%sext_ln35_24 = sext i10 %or_ln35_8" [CCode/viterbi.c:35]   --->   Operation 1961 'sext' 'sext_ln35_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_69 : Operation 1962 [1/1] (0.00ns)   --->   "%zext_ln35_56 = zext i12 %sext_ln35_24" [CCode/viterbi.c:35]   --->   Operation 1962 'zext' 'zext_ln35_56' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_69 : Operation 1963 [1/1] (0.00ns)   --->   "%transition_addr_58 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_56" [CCode/viterbi.c:35]   --->   Operation 1963 'getelementptr' 'transition_addr_58' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_69 : Operation 1964 [2/2] (3.25ns)   --->   "%transition_load_58 = load i12 %transition_addr_58" [CCode/viterbi.c:35]   --->   Operation 1964 'load' 'transition_load_58' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 70 <SV = 62> <Delay = 8.23>
ST_70 : Operation 1965 [1/1] (0.00ns)   --->   "%or_ln34_57 = or i14 %tmp_380, i14 58" [CCode/viterbi.c:34]   --->   Operation 1965 'or' 'or_ln34_57' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 1966 [1/1] (0.00ns)   --->   "%zext_ln34_57 = zext i14 %or_ln34_57" [CCode/viterbi.c:34]   --->   Operation 1966 'zext' 'zext_ln34_57' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 1967 [1/1] (0.00ns)   --->   "%llike_addr_63 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_57" [CCode/viterbi.c:34]   --->   Operation 1967 'getelementptr' 'llike_addr_63' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 1968 [1/1] (0.00ns)   --->   "%bitcast_ln37_44 = bitcast i64 %p_21" [CCode/viterbi.c:37]   --->   Operation 1968 'bitcast' 'bitcast_ln37_44' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 1969 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_44, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1969 'partselect' 'tmp_68' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 1970 [1/1] (0.00ns)   --->   "%trunc_ln37_44 = trunc i64 %bitcast_ln37_44" [CCode/viterbi.c:37]   --->   Operation 1970 'trunc' 'trunc_ln37_44' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 1971 [1/1] (0.00ns)   --->   "%bitcast_ln37_45 = bitcast i64 %select_ln37_21" [CCode/viterbi.c:37]   --->   Operation 1971 'bitcast' 'bitcast_ln37_45' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 1972 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_45, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 1972 'partselect' 'tmp_69' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 1973 [1/1] (0.00ns)   --->   "%trunc_ln37_45 = trunc i64 %bitcast_ln37_45" [CCode/viterbi.c:37]   --->   Operation 1973 'trunc' 'trunc_ln37_45' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 1974 [1/1] (1.88ns)   --->   "%icmp_ln37_88 = icmp_ne  i11 %tmp_68, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1974 'icmp' 'icmp_ln37_88' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1975 [1/1] (2.89ns)   --->   "%icmp_ln37_89 = icmp_eq  i52 %trunc_ln37_44, i52 0" [CCode/viterbi.c:37]   --->   Operation 1975 'icmp' 'icmp_ln37_89' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_45)   --->   "%or_ln37_44 = or i1 %icmp_ln37_89, i1 %icmp_ln37_88" [CCode/viterbi.c:37]   --->   Operation 1976 'or' 'or_ln37_44' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1977 [1/1] (1.88ns)   --->   "%icmp_ln37_90 = icmp_ne  i11 %tmp_69, i11 2047" [CCode/viterbi.c:37]   --->   Operation 1977 'icmp' 'icmp_ln37_90' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1978 [1/1] (2.89ns)   --->   "%icmp_ln37_91 = icmp_eq  i52 %trunc_ln37_45, i52 0" [CCode/viterbi.c:37]   --->   Operation 1978 'icmp' 'icmp_ln37_91' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_45)   --->   "%or_ln37_45 = or i1 %icmp_ln37_91, i1 %icmp_ln37_90" [CCode/viterbi.c:37]   --->   Operation 1979 'or' 'or_ln37_45' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_45)   --->   "%and_ln37_44 = and i1 %or_ln37_44, i1 %or_ln37_45" [CCode/viterbi.c:37]   --->   Operation 1980 'and' 'and_ln37_44' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1981 [1/2] (5.46ns)   --->   "%tmp_70 = fcmp_olt  i64 %p_21, i64 %select_ln37_21" [CCode/viterbi.c:37]   --->   Operation 1981 'dcmp' 'tmp_70' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1982 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_45 = and i1 %and_ln37_44, i1 %tmp_70" [CCode/viterbi.c:37]   --->   Operation 1982 'and' 'and_ln37_45' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1983 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_22 = select i1 %and_ln37_45, i64 %p_21, i64 %select_ln37_21" [CCode/viterbi.c:37]   --->   Operation 1983 'select' 'select_ln37_22' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 1984 [1/5] (8.23ns)   --->   "%p_44 = dadd i64 %add3_44, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1984 'dadd' 'p_44' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1985 [2/5] (8.23ns)   --->   "%p_45 = dadd i64 %add3_45, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1985 'dadd' 'p_45' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1986 [3/5] (8.23ns)   --->   "%p_46 = dadd i64 %add3_46, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1986 'dadd' 'p_46' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1987 [4/5] (8.23ns)   --->   "%p_47 = dadd i64 %add3_47, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1987 'dadd' 'p_47' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1988 [5/5] (8.23ns)   --->   "%p_48 = dadd i64 %add3_48, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1988 'dadd' 'p_48' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1989 [5/5] (8.23ns)   --->   "%p_49 = dadd i64 %add3_49, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 1989 'dadd' 'p_49' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1990 [1/5] (8.23ns)   --->   "%add3_50 = dadd i64 %llike_load_54, i64 %bitcast_ln35_51" [CCode/viterbi.c:34]   --->   Operation 1990 'dadd' 'add3_50' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1991 [2/5] (8.23ns)   --->   "%add3_51 = dadd i64 %llike_load_55, i64 %bitcast_ln35_52" [CCode/viterbi.c:34]   --->   Operation 1991 'dadd' 'add3_51' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1992 [3/5] (8.23ns)   --->   "%add3_52 = dadd i64 %llike_load_56, i64 %bitcast_ln35_53" [CCode/viterbi.c:34]   --->   Operation 1992 'dadd' 'add3_52' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1993 [4/5] (8.23ns)   --->   "%add3_53 = dadd i64 %llike_load_57, i64 %bitcast_ln35_54" [CCode/viterbi.c:34]   --->   Operation 1993 'dadd' 'add3_53' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1994 [1/2] (3.25ns)   --->   "%llike_load_59 = load i14 %llike_addr_62" [CCode/viterbi.c:34]   --->   Operation 1994 'load' 'llike_load_59' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_70 : Operation 1995 [1/2] (3.25ns)   --->   "%transition_load_58 = load i12 %transition_addr_58" [CCode/viterbi.c:35]   --->   Operation 1995 'load' 'transition_load_58' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_70 : Operation 1996 [2/2] (3.25ns)   --->   "%llike_load_60 = load i14 %llike_addr_63" [CCode/viterbi.c:34]   --->   Operation 1996 'load' 'llike_load_60' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_70 : Operation 1997 [1/1] (0.00ns)   --->   "%sext_ln35_25 = sext i10 %or_ln35_9" [CCode/viterbi.c:35]   --->   Operation 1997 'sext' 'sext_ln35_25' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 1998 [1/1] (0.00ns)   --->   "%zext_ln35_57 = zext i12 %sext_ln35_25" [CCode/viterbi.c:35]   --->   Operation 1998 'zext' 'zext_ln35_57' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 1999 [1/1] (0.00ns)   --->   "%transition_addr_59 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_57" [CCode/viterbi.c:35]   --->   Operation 1999 'getelementptr' 'transition_addr_59' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_70 : Operation 2000 [2/2] (3.25ns)   --->   "%transition_load_59 = load i12 %transition_addr_59" [CCode/viterbi.c:35]   --->   Operation 2000 'load' 'transition_load_59' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 71 <SV = 63> <Delay = 8.23>
ST_71 : Operation 2001 [1/1] (0.00ns)   --->   "%or_ln34_58 = or i14 %tmp_380, i14 59" [CCode/viterbi.c:34]   --->   Operation 2001 'or' 'or_ln34_58' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_71 : Operation 2002 [1/1] (0.00ns)   --->   "%zext_ln34_58 = zext i14 %or_ln34_58" [CCode/viterbi.c:34]   --->   Operation 2002 'zext' 'zext_ln34_58' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_71 : Operation 2003 [1/1] (0.00ns)   --->   "%llike_addr_64 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_58" [CCode/viterbi.c:34]   --->   Operation 2003 'getelementptr' 'llike_addr_64' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_71 : Operation 2004 [2/2] (5.46ns)   --->   "%tmp_73 = fcmp_olt  i64 %p_22, i64 %select_ln37_22" [CCode/viterbi.c:37]   --->   Operation 2004 'dcmp' 'tmp_73' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2005 [1/5] (8.23ns)   --->   "%p_45 = dadd i64 %add3_45, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2005 'dadd' 'p_45' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2006 [2/5] (8.23ns)   --->   "%p_46 = dadd i64 %add3_46, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2006 'dadd' 'p_46' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2007 [3/5] (8.23ns)   --->   "%p_47 = dadd i64 %add3_47, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2007 'dadd' 'p_47' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2008 [4/5] (8.23ns)   --->   "%p_48 = dadd i64 %add3_48, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2008 'dadd' 'p_48' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2009 [4/5] (8.23ns)   --->   "%p_49 = dadd i64 %add3_49, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2009 'dadd' 'p_49' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2010 [5/5] (8.23ns)   --->   "%p_50 = dadd i64 %add3_50, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2010 'dadd' 'p_50' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2011 [1/5] (8.23ns)   --->   "%add3_51 = dadd i64 %llike_load_55, i64 %bitcast_ln35_52" [CCode/viterbi.c:34]   --->   Operation 2011 'dadd' 'add3_51' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2012 [2/5] (8.23ns)   --->   "%add3_52 = dadd i64 %llike_load_56, i64 %bitcast_ln35_53" [CCode/viterbi.c:34]   --->   Operation 2012 'dadd' 'add3_52' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2013 [3/5] (8.23ns)   --->   "%add3_53 = dadd i64 %llike_load_57, i64 %bitcast_ln35_54" [CCode/viterbi.c:34]   --->   Operation 2013 'dadd' 'add3_53' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2014 [1/1] (0.00ns)   --->   "%bitcast_ln35_55 = bitcast i64 %transition_load_57" [CCode/viterbi.c:35]   --->   Operation 2014 'bitcast' 'bitcast_ln35_55' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_71 : Operation 2015 [5/5] (8.23ns)   --->   "%add3_54 = dadd i64 %llike_load_58, i64 %bitcast_ln35_55" [CCode/viterbi.c:34]   --->   Operation 2015 'dadd' 'add3_54' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2016 [1/2] (3.25ns)   --->   "%llike_load_60 = load i14 %llike_addr_63" [CCode/viterbi.c:34]   --->   Operation 2016 'load' 'llike_load_60' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_71 : Operation 2017 [1/2] (3.25ns)   --->   "%transition_load_59 = load i12 %transition_addr_59" [CCode/viterbi.c:35]   --->   Operation 2017 'load' 'transition_load_59' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_71 : Operation 2018 [2/2] (3.25ns)   --->   "%llike_load_61 = load i14 %llike_addr_64" [CCode/viterbi.c:34]   --->   Operation 2018 'load' 'llike_load_61' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_71 : Operation 2019 [1/1] (0.00ns)   --->   "%sext_ln35_26 = sext i10 %or_ln35_s" [CCode/viterbi.c:35]   --->   Operation 2019 'sext' 'sext_ln35_26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_71 : Operation 2020 [1/1] (0.00ns)   --->   "%zext_ln35_58 = zext i12 %sext_ln35_26" [CCode/viterbi.c:35]   --->   Operation 2020 'zext' 'zext_ln35_58' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_71 : Operation 2021 [1/1] (0.00ns)   --->   "%transition_addr_60 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_58" [CCode/viterbi.c:35]   --->   Operation 2021 'getelementptr' 'transition_addr_60' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_71 : Operation 2022 [2/2] (3.25ns)   --->   "%transition_load_60 = load i12 %transition_addr_60" [CCode/viterbi.c:35]   --->   Operation 2022 'load' 'transition_load_60' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 72 <SV = 64> <Delay = 8.23>
ST_72 : Operation 2023 [1/1] (0.00ns)   --->   "%or_ln34_59 = or i14 %tmp_380, i14 60" [CCode/viterbi.c:34]   --->   Operation 2023 'or' 'or_ln34_59' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2024 [1/1] (0.00ns)   --->   "%zext_ln34_59 = zext i14 %or_ln34_59" [CCode/viterbi.c:34]   --->   Operation 2024 'zext' 'zext_ln34_59' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2025 [1/1] (0.00ns)   --->   "%llike_addr_65 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_59" [CCode/viterbi.c:34]   --->   Operation 2025 'getelementptr' 'llike_addr_65' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2026 [1/1] (0.00ns)   --->   "%bitcast_ln37_46 = bitcast i64 %p_22" [CCode/viterbi.c:37]   --->   Operation 2026 'bitcast' 'bitcast_ln37_46' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2027 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_46, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2027 'partselect' 'tmp_71' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2028 [1/1] (0.00ns)   --->   "%trunc_ln37_46 = trunc i64 %bitcast_ln37_46" [CCode/viterbi.c:37]   --->   Operation 2028 'trunc' 'trunc_ln37_46' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2029 [1/1] (0.00ns)   --->   "%bitcast_ln37_47 = bitcast i64 %select_ln37_22" [CCode/viterbi.c:37]   --->   Operation 2029 'bitcast' 'bitcast_ln37_47' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2030 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_47, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2030 'partselect' 'tmp_72' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2031 [1/1] (0.00ns)   --->   "%trunc_ln37_47 = trunc i64 %bitcast_ln37_47" [CCode/viterbi.c:37]   --->   Operation 2031 'trunc' 'trunc_ln37_47' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2032 [1/1] (1.88ns)   --->   "%icmp_ln37_92 = icmp_ne  i11 %tmp_71, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2032 'icmp' 'icmp_ln37_92' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2033 [1/1] (2.89ns)   --->   "%icmp_ln37_93 = icmp_eq  i52 %trunc_ln37_46, i52 0" [CCode/viterbi.c:37]   --->   Operation 2033 'icmp' 'icmp_ln37_93' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_47)   --->   "%or_ln37_46 = or i1 %icmp_ln37_93, i1 %icmp_ln37_92" [CCode/viterbi.c:37]   --->   Operation 2034 'or' 'or_ln37_46' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2035 [1/1] (1.88ns)   --->   "%icmp_ln37_94 = icmp_ne  i11 %tmp_72, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2035 'icmp' 'icmp_ln37_94' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2036 [1/1] (2.89ns)   --->   "%icmp_ln37_95 = icmp_eq  i52 %trunc_ln37_47, i52 0" [CCode/viterbi.c:37]   --->   Operation 2036 'icmp' 'icmp_ln37_95' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_47)   --->   "%or_ln37_47 = or i1 %icmp_ln37_95, i1 %icmp_ln37_94" [CCode/viterbi.c:37]   --->   Operation 2037 'or' 'or_ln37_47' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_47)   --->   "%and_ln37_46 = and i1 %or_ln37_46, i1 %or_ln37_47" [CCode/viterbi.c:37]   --->   Operation 2038 'and' 'and_ln37_46' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2039 [1/2] (5.46ns)   --->   "%tmp_73 = fcmp_olt  i64 %p_22, i64 %select_ln37_22" [CCode/viterbi.c:37]   --->   Operation 2039 'dcmp' 'tmp_73' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2040 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_47 = and i1 %and_ln37_46, i1 %tmp_73" [CCode/viterbi.c:37]   --->   Operation 2040 'and' 'and_ln37_47' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2041 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_23 = select i1 %and_ln37_47, i64 %p_22, i64 %select_ln37_22" [CCode/viterbi.c:37]   --->   Operation 2041 'select' 'select_ln37_23' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 2042 [1/5] (8.23ns)   --->   "%p_46 = dadd i64 %add3_46, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2042 'dadd' 'p_46' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2043 [2/5] (8.23ns)   --->   "%p_47 = dadd i64 %add3_47, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2043 'dadd' 'p_47' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2044 [3/5] (8.23ns)   --->   "%p_48 = dadd i64 %add3_48, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2044 'dadd' 'p_48' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2045 [3/5] (8.23ns)   --->   "%p_49 = dadd i64 %add3_49, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2045 'dadd' 'p_49' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2046 [4/5] (8.23ns)   --->   "%p_50 = dadd i64 %add3_50, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2046 'dadd' 'p_50' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2047 [5/5] (8.23ns)   --->   "%p_51 = dadd i64 %add3_51, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2047 'dadd' 'p_51' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2048 [1/5] (8.23ns)   --->   "%add3_52 = dadd i64 %llike_load_56, i64 %bitcast_ln35_53" [CCode/viterbi.c:34]   --->   Operation 2048 'dadd' 'add3_52' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2049 [2/5] (8.23ns)   --->   "%add3_53 = dadd i64 %llike_load_57, i64 %bitcast_ln35_54" [CCode/viterbi.c:34]   --->   Operation 2049 'dadd' 'add3_53' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2050 [4/5] (8.23ns)   --->   "%add3_54 = dadd i64 %llike_load_58, i64 %bitcast_ln35_55" [CCode/viterbi.c:34]   --->   Operation 2050 'dadd' 'add3_54' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2051 [1/1] (0.00ns)   --->   "%bitcast_ln35_56 = bitcast i64 %transition_load_58" [CCode/viterbi.c:35]   --->   Operation 2051 'bitcast' 'bitcast_ln35_56' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2052 [5/5] (8.23ns)   --->   "%add3_55 = dadd i64 %llike_load_59, i64 %bitcast_ln35_56" [CCode/viterbi.c:34]   --->   Operation 2052 'dadd' 'add3_55' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2053 [1/2] (3.25ns)   --->   "%llike_load_61 = load i14 %llike_addr_64" [CCode/viterbi.c:34]   --->   Operation 2053 'load' 'llike_load_61' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_72 : Operation 2054 [1/2] (3.25ns)   --->   "%transition_load_60 = load i12 %transition_addr_60" [CCode/viterbi.c:35]   --->   Operation 2054 'load' 'transition_load_60' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_72 : Operation 2055 [2/2] (3.25ns)   --->   "%llike_load_62 = load i14 %llike_addr_65" [CCode/viterbi.c:34]   --->   Operation 2055 'load' 'llike_load_62' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_72 : Operation 2056 [1/1] (0.00ns)   --->   "%sext_ln35_27 = sext i9 %or_ln35_3" [CCode/viterbi.c:35]   --->   Operation 2056 'sext' 'sext_ln35_27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2057 [1/1] (0.00ns)   --->   "%zext_ln35_59 = zext i12 %sext_ln35_27" [CCode/viterbi.c:35]   --->   Operation 2057 'zext' 'zext_ln35_59' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2058 [1/1] (0.00ns)   --->   "%transition_addr_61 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_59" [CCode/viterbi.c:35]   --->   Operation 2058 'getelementptr' 'transition_addr_61' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_72 : Operation 2059 [2/2] (3.25ns)   --->   "%transition_load_61 = load i12 %transition_addr_61" [CCode/viterbi.c:35]   --->   Operation 2059 'load' 'transition_load_61' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 73 <SV = 65> <Delay = 8.23>
ST_73 : Operation 2060 [1/1] (0.00ns)   --->   "%or_ln34_60 = or i14 %tmp_380, i14 61" [CCode/viterbi.c:34]   --->   Operation 2060 'or' 'or_ln34_60' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_73 : Operation 2061 [1/1] (0.00ns)   --->   "%zext_ln34_60 = zext i14 %or_ln34_60" [CCode/viterbi.c:34]   --->   Operation 2061 'zext' 'zext_ln34_60' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_73 : Operation 2062 [1/1] (0.00ns)   --->   "%llike_addr_66 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_60" [CCode/viterbi.c:34]   --->   Operation 2062 'getelementptr' 'llike_addr_66' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_73 : Operation 2063 [2/2] (5.46ns)   --->   "%tmp_76 = fcmp_olt  i64 %p_23, i64 %select_ln37_23" [CCode/viterbi.c:37]   --->   Operation 2063 'dcmp' 'tmp_76' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2064 [1/5] (8.23ns)   --->   "%p_47 = dadd i64 %add3_47, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2064 'dadd' 'p_47' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2065 [2/5] (8.23ns)   --->   "%p_48 = dadd i64 %add3_48, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2065 'dadd' 'p_48' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2066 [2/5] (8.23ns)   --->   "%p_49 = dadd i64 %add3_49, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2066 'dadd' 'p_49' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2067 [3/5] (8.23ns)   --->   "%p_50 = dadd i64 %add3_50, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2067 'dadd' 'p_50' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2068 [4/5] (8.23ns)   --->   "%p_51 = dadd i64 %add3_51, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2068 'dadd' 'p_51' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2069 [5/5] (8.23ns)   --->   "%p_52 = dadd i64 %add3_52, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2069 'dadd' 'p_52' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2070 [1/5] (8.23ns)   --->   "%add3_53 = dadd i64 %llike_load_57, i64 %bitcast_ln35_54" [CCode/viterbi.c:34]   --->   Operation 2070 'dadd' 'add3_53' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2071 [3/5] (8.23ns)   --->   "%add3_54 = dadd i64 %llike_load_58, i64 %bitcast_ln35_55" [CCode/viterbi.c:34]   --->   Operation 2071 'dadd' 'add3_54' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2072 [4/5] (8.23ns)   --->   "%add3_55 = dadd i64 %llike_load_59, i64 %bitcast_ln35_56" [CCode/viterbi.c:34]   --->   Operation 2072 'dadd' 'add3_55' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2073 [1/1] (0.00ns)   --->   "%bitcast_ln35_57 = bitcast i64 %transition_load_59" [CCode/viterbi.c:35]   --->   Operation 2073 'bitcast' 'bitcast_ln35_57' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_73 : Operation 2074 [5/5] (8.23ns)   --->   "%add3_56 = dadd i64 %llike_load_60, i64 %bitcast_ln35_57" [CCode/viterbi.c:34]   --->   Operation 2074 'dadd' 'add3_56' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2075 [1/2] (3.25ns)   --->   "%llike_load_62 = load i14 %llike_addr_65" [CCode/viterbi.c:34]   --->   Operation 2075 'load' 'llike_load_62' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_73 : Operation 2076 [1/2] (3.25ns)   --->   "%transition_load_61 = load i12 %transition_addr_61" [CCode/viterbi.c:35]   --->   Operation 2076 'load' 'transition_load_61' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_73 : Operation 2077 [2/2] (3.25ns)   --->   "%llike_load_63 = load i14 %llike_addr_66" [CCode/viterbi.c:34]   --->   Operation 2077 'load' 'llike_load_63' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_73 : Operation 2078 [1/1] (0.00ns)   --->   "%sext_ln35_28 = sext i9 %or_ln35_4" [CCode/viterbi.c:35]   --->   Operation 2078 'sext' 'sext_ln35_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_73 : Operation 2079 [1/1] (0.00ns)   --->   "%zext_ln35_60 = zext i12 %sext_ln35_28" [CCode/viterbi.c:35]   --->   Operation 2079 'zext' 'zext_ln35_60' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_73 : Operation 2080 [1/1] (0.00ns)   --->   "%transition_addr_62 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_60" [CCode/viterbi.c:35]   --->   Operation 2080 'getelementptr' 'transition_addr_62' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_73 : Operation 2081 [2/2] (3.25ns)   --->   "%transition_load_62 = load i12 %transition_addr_62" [CCode/viterbi.c:35]   --->   Operation 2081 'load' 'transition_load_62' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 74 <SV = 66> <Delay = 8.23>
ST_74 : Operation 2082 [1/1] (0.00ns)   --->   "%or_ln34_61 = or i14 %tmp_380, i14 62" [CCode/viterbi.c:34]   --->   Operation 2082 'or' 'or_ln34_61' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2083 [1/1] (0.00ns)   --->   "%zext_ln34_61 = zext i14 %or_ln34_61" [CCode/viterbi.c:34]   --->   Operation 2083 'zext' 'zext_ln34_61' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2084 [1/1] (0.00ns)   --->   "%llike_addr_67 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_61" [CCode/viterbi.c:34]   --->   Operation 2084 'getelementptr' 'llike_addr_67' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2085 [1/1] (0.00ns)   --->   "%bitcast_ln37_48 = bitcast i64 %p_23" [CCode/viterbi.c:37]   --->   Operation 2085 'bitcast' 'bitcast_ln37_48' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2086 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_48, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2086 'partselect' 'tmp_74' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2087 [1/1] (0.00ns)   --->   "%trunc_ln37_48 = trunc i64 %bitcast_ln37_48" [CCode/viterbi.c:37]   --->   Operation 2087 'trunc' 'trunc_ln37_48' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2088 [1/1] (0.00ns)   --->   "%bitcast_ln37_49 = bitcast i64 %select_ln37_23" [CCode/viterbi.c:37]   --->   Operation 2088 'bitcast' 'bitcast_ln37_49' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2089 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_49, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2089 'partselect' 'tmp_75' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2090 [1/1] (0.00ns)   --->   "%trunc_ln37_49 = trunc i64 %bitcast_ln37_49" [CCode/viterbi.c:37]   --->   Operation 2090 'trunc' 'trunc_ln37_49' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2091 [1/1] (1.88ns)   --->   "%icmp_ln37_96 = icmp_ne  i11 %tmp_74, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2091 'icmp' 'icmp_ln37_96' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2092 [1/1] (2.89ns)   --->   "%icmp_ln37_97 = icmp_eq  i52 %trunc_ln37_48, i52 0" [CCode/viterbi.c:37]   --->   Operation 2092 'icmp' 'icmp_ln37_97' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_49)   --->   "%or_ln37_48 = or i1 %icmp_ln37_97, i1 %icmp_ln37_96" [CCode/viterbi.c:37]   --->   Operation 2093 'or' 'or_ln37_48' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2094 [1/1] (1.88ns)   --->   "%icmp_ln37_98 = icmp_ne  i11 %tmp_75, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2094 'icmp' 'icmp_ln37_98' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2095 [1/1] (2.89ns)   --->   "%icmp_ln37_99 = icmp_eq  i52 %trunc_ln37_49, i52 0" [CCode/viterbi.c:37]   --->   Operation 2095 'icmp' 'icmp_ln37_99' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_49)   --->   "%or_ln37_49 = or i1 %icmp_ln37_99, i1 %icmp_ln37_98" [CCode/viterbi.c:37]   --->   Operation 2096 'or' 'or_ln37_49' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_49)   --->   "%and_ln37_48 = and i1 %or_ln37_48, i1 %or_ln37_49" [CCode/viterbi.c:37]   --->   Operation 2097 'and' 'and_ln37_48' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2098 [1/2] (5.46ns)   --->   "%tmp_76 = fcmp_olt  i64 %p_23, i64 %select_ln37_23" [CCode/viterbi.c:37]   --->   Operation 2098 'dcmp' 'tmp_76' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2099 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_49 = and i1 %and_ln37_48, i1 %tmp_76" [CCode/viterbi.c:37]   --->   Operation 2099 'and' 'and_ln37_49' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2100 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_24 = select i1 %and_ln37_49, i64 %p_23, i64 %select_ln37_23" [CCode/viterbi.c:37]   --->   Operation 2100 'select' 'select_ln37_24' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 2101 [1/5] (8.23ns)   --->   "%p_48 = dadd i64 %add3_48, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2101 'dadd' 'p_48' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2102 [1/5] (8.23ns)   --->   "%p_49 = dadd i64 %add3_49, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2102 'dadd' 'p_49' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2103 [2/5] (8.23ns)   --->   "%p_50 = dadd i64 %add3_50, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2103 'dadd' 'p_50' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2104 [3/5] (8.23ns)   --->   "%p_51 = dadd i64 %add3_51, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2104 'dadd' 'p_51' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2105 [4/5] (8.23ns)   --->   "%p_52 = dadd i64 %add3_52, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2105 'dadd' 'p_52' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2106 [5/5] (8.23ns)   --->   "%p_53 = dadd i64 %add3_53, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2106 'dadd' 'p_53' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2107 [2/5] (8.23ns)   --->   "%add3_54 = dadd i64 %llike_load_58, i64 %bitcast_ln35_55" [CCode/viterbi.c:34]   --->   Operation 2107 'dadd' 'add3_54' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2108 [3/5] (8.23ns)   --->   "%add3_55 = dadd i64 %llike_load_59, i64 %bitcast_ln35_56" [CCode/viterbi.c:34]   --->   Operation 2108 'dadd' 'add3_55' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2109 [4/5] (8.23ns)   --->   "%add3_56 = dadd i64 %llike_load_60, i64 %bitcast_ln35_57" [CCode/viterbi.c:34]   --->   Operation 2109 'dadd' 'add3_56' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2110 [1/1] (0.00ns)   --->   "%bitcast_ln35_58 = bitcast i64 %transition_load_60" [CCode/viterbi.c:35]   --->   Operation 2110 'bitcast' 'bitcast_ln35_58' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2111 [5/5] (8.23ns)   --->   "%add3_57 = dadd i64 %llike_load_61, i64 %bitcast_ln35_58" [CCode/viterbi.c:34]   --->   Operation 2111 'dadd' 'add3_57' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2112 [1/2] (3.25ns)   --->   "%llike_load_63 = load i14 %llike_addr_66" [CCode/viterbi.c:34]   --->   Operation 2112 'load' 'llike_load_63' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_74 : Operation 2113 [1/2] (3.25ns)   --->   "%transition_load_62 = load i12 %transition_addr_62" [CCode/viterbi.c:35]   --->   Operation 2113 'load' 'transition_load_62' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_74 : Operation 2114 [2/2] (3.25ns)   --->   "%llike_load_64 = load i14 %llike_addr_67" [CCode/viterbi.c:34]   --->   Operation 2114 'load' 'llike_load_64' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_74 : Operation 2115 [1/1] (0.00ns)   --->   "%sext_ln35_29 = sext i8 %or_ln35_1" [CCode/viterbi.c:35]   --->   Operation 2115 'sext' 'sext_ln35_29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2116 [1/1] (0.00ns)   --->   "%zext_ln35_61 = zext i12 %sext_ln35_29" [CCode/viterbi.c:35]   --->   Operation 2116 'zext' 'zext_ln35_61' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2117 [1/1] (0.00ns)   --->   "%transition_addr_63 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_61" [CCode/viterbi.c:35]   --->   Operation 2117 'getelementptr' 'transition_addr_63' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_74 : Operation 2118 [2/2] (3.25ns)   --->   "%transition_load_63 = load i12 %transition_addr_63" [CCode/viterbi.c:35]   --->   Operation 2118 'load' 'transition_load_63' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 75 <SV = 67> <Delay = 8.23>
ST_75 : Operation 2119 [1/1] (0.00ns)   --->   "%or_ln34_62 = or i14 %tmp_380, i14 63" [CCode/viterbi.c:34]   --->   Operation 2119 'or' 'or_ln34_62' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_75 : Operation 2120 [1/1] (0.00ns)   --->   "%zext_ln34_62 = zext i14 %or_ln34_62" [CCode/viterbi.c:34]   --->   Operation 2120 'zext' 'zext_ln34_62' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_75 : Operation 2121 [1/1] (0.00ns)   --->   "%llike_addr_68 = getelementptr i64 %llike, i64 0, i64 %zext_ln34_62" [CCode/viterbi.c:34]   --->   Operation 2121 'getelementptr' 'llike_addr_68' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_75 : Operation 2122 [2/2] (5.46ns)   --->   "%tmp_79 = fcmp_olt  i64 %p_24, i64 %select_ln37_24" [CCode/viterbi.c:37]   --->   Operation 2122 'dcmp' 'tmp_79' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2123 [1/5] (8.23ns)   --->   "%p_50 = dadd i64 %add3_50, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2123 'dadd' 'p_50' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2124 [2/5] (8.23ns)   --->   "%p_51 = dadd i64 %add3_51, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2124 'dadd' 'p_51' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2125 [3/5] (8.23ns)   --->   "%p_52 = dadd i64 %add3_52, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2125 'dadd' 'p_52' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2126 [4/5] (8.23ns)   --->   "%p_53 = dadd i64 %add3_53, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2126 'dadd' 'p_53' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2127 [1/5] (8.23ns)   --->   "%add3_54 = dadd i64 %llike_load_58, i64 %bitcast_ln35_55" [CCode/viterbi.c:34]   --->   Operation 2127 'dadd' 'add3_54' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2128 [2/5] (8.23ns)   --->   "%add3_55 = dadd i64 %llike_load_59, i64 %bitcast_ln35_56" [CCode/viterbi.c:34]   --->   Operation 2128 'dadd' 'add3_55' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2129 [3/5] (8.23ns)   --->   "%add3_56 = dadd i64 %llike_load_60, i64 %bitcast_ln35_57" [CCode/viterbi.c:34]   --->   Operation 2129 'dadd' 'add3_56' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2130 [4/5] (8.23ns)   --->   "%add3_57 = dadd i64 %llike_load_61, i64 %bitcast_ln35_58" [CCode/viterbi.c:34]   --->   Operation 2130 'dadd' 'add3_57' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2131 [1/1] (0.00ns)   --->   "%bitcast_ln35_59 = bitcast i64 %transition_load_61" [CCode/viterbi.c:35]   --->   Operation 2131 'bitcast' 'bitcast_ln35_59' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_75 : Operation 2132 [5/5] (8.23ns)   --->   "%add3_58 = dadd i64 %llike_load_62, i64 %bitcast_ln35_59" [CCode/viterbi.c:34]   --->   Operation 2132 'dadd' 'add3_58' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2133 [1/1] (0.00ns)   --->   "%bitcast_ln35_60 = bitcast i64 %transition_load_62" [CCode/viterbi.c:35]   --->   Operation 2133 'bitcast' 'bitcast_ln35_60' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_75 : Operation 2134 [5/5] (8.23ns)   --->   "%add3_59 = dadd i64 %llike_load_63, i64 %bitcast_ln35_60" [CCode/viterbi.c:34]   --->   Operation 2134 'dadd' 'add3_59' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2135 [1/2] (3.25ns)   --->   "%llike_load_64 = load i14 %llike_addr_67" [CCode/viterbi.c:34]   --->   Operation 2135 'load' 'llike_load_64' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_75 : Operation 2136 [1/2] (3.25ns)   --->   "%transition_load_63 = load i12 %transition_addr_63" [CCode/viterbi.c:35]   --->   Operation 2136 'load' 'transition_load_63' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_75 : Operation 2137 [2/2] (3.25ns)   --->   "%llike_load_65 = load i14 %llike_addr_68" [CCode/viterbi.c:34]   --->   Operation 2137 'load' 'llike_load_65' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_75 : Operation 2138 [1/1] (0.00ns)   --->   "%sext_ln35_30 = sext i7 %or_ln" [CCode/viterbi.c:35]   --->   Operation 2138 'sext' 'sext_ln35_30' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_75 : Operation 2139 [1/1] (0.00ns)   --->   "%zext_ln35_62 = zext i12 %sext_ln35_30" [CCode/viterbi.c:35]   --->   Operation 2139 'zext' 'zext_ln35_62' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_75 : Operation 2140 [1/1] (0.00ns)   --->   "%transition_addr_64 = getelementptr i64 %transition, i64 0, i64 %zext_ln35_62" [CCode/viterbi.c:35]   --->   Operation 2140 'getelementptr' 'transition_addr_64' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_75 : Operation 2141 [2/2] (3.25ns)   --->   "%transition_load_64 = load i12 %transition_addr_64" [CCode/viterbi.c:35]   --->   Operation 2141 'load' 'transition_load_64' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 76 <SV = 68> <Delay = 8.23>
ST_76 : Operation 2142 [1/1] (0.00ns)   --->   "%bitcast_ln37_50 = bitcast i64 %p_24" [CCode/viterbi.c:37]   --->   Operation 2142 'bitcast' 'bitcast_ln37_50' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_76 : Operation 2143 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_50, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2143 'partselect' 'tmp_77' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_76 : Operation 2144 [1/1] (0.00ns)   --->   "%trunc_ln37_50 = trunc i64 %bitcast_ln37_50" [CCode/viterbi.c:37]   --->   Operation 2144 'trunc' 'trunc_ln37_50' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_76 : Operation 2145 [1/1] (0.00ns)   --->   "%bitcast_ln37_51 = bitcast i64 %select_ln37_24" [CCode/viterbi.c:37]   --->   Operation 2145 'bitcast' 'bitcast_ln37_51' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_76 : Operation 2146 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_51, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2146 'partselect' 'tmp_78' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_76 : Operation 2147 [1/1] (0.00ns)   --->   "%trunc_ln37_51 = trunc i64 %bitcast_ln37_51" [CCode/viterbi.c:37]   --->   Operation 2147 'trunc' 'trunc_ln37_51' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_76 : Operation 2148 [1/1] (1.88ns)   --->   "%icmp_ln37_100 = icmp_ne  i11 %tmp_77, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2148 'icmp' 'icmp_ln37_100' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2149 [1/1] (2.89ns)   --->   "%icmp_ln37_101 = icmp_eq  i52 %trunc_ln37_50, i52 0" [CCode/viterbi.c:37]   --->   Operation 2149 'icmp' 'icmp_ln37_101' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_51)   --->   "%or_ln37_50 = or i1 %icmp_ln37_101, i1 %icmp_ln37_100" [CCode/viterbi.c:37]   --->   Operation 2150 'or' 'or_ln37_50' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2151 [1/1] (1.88ns)   --->   "%icmp_ln37_102 = icmp_ne  i11 %tmp_78, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2151 'icmp' 'icmp_ln37_102' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2152 [1/1] (2.89ns)   --->   "%icmp_ln37_103 = icmp_eq  i52 %trunc_ln37_51, i52 0" [CCode/viterbi.c:37]   --->   Operation 2152 'icmp' 'icmp_ln37_103' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_51)   --->   "%or_ln37_51 = or i1 %icmp_ln37_103, i1 %icmp_ln37_102" [CCode/viterbi.c:37]   --->   Operation 2153 'or' 'or_ln37_51' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_51)   --->   "%and_ln37_50 = and i1 %or_ln37_50, i1 %or_ln37_51" [CCode/viterbi.c:37]   --->   Operation 2154 'and' 'and_ln37_50' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2155 [1/2] (5.46ns)   --->   "%tmp_79 = fcmp_olt  i64 %p_24, i64 %select_ln37_24" [CCode/viterbi.c:37]   --->   Operation 2155 'dcmp' 'tmp_79' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2156 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_51 = and i1 %and_ln37_50, i1 %tmp_79" [CCode/viterbi.c:37]   --->   Operation 2156 'and' 'and_ln37_51' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2157 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_25 = select i1 %and_ln37_51, i64 %p_24, i64 %select_ln37_24" [CCode/viterbi.c:37]   --->   Operation 2157 'select' 'select_ln37_25' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 2158 [1/5] (8.23ns)   --->   "%p_51 = dadd i64 %add3_51, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2158 'dadd' 'p_51' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2159 [2/5] (8.23ns)   --->   "%p_52 = dadd i64 %add3_52, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2159 'dadd' 'p_52' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2160 [3/5] (8.23ns)   --->   "%p_53 = dadd i64 %add3_53, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2160 'dadd' 'p_53' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2161 [5/5] (8.23ns)   --->   "%p_54 = dadd i64 %add3_54, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2161 'dadd' 'p_54' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2162 [1/5] (8.23ns)   --->   "%add3_55 = dadd i64 %llike_load_59, i64 %bitcast_ln35_56" [CCode/viterbi.c:34]   --->   Operation 2162 'dadd' 'add3_55' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2163 [2/5] (8.23ns)   --->   "%add3_56 = dadd i64 %llike_load_60, i64 %bitcast_ln35_57" [CCode/viterbi.c:34]   --->   Operation 2163 'dadd' 'add3_56' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2164 [3/5] (8.23ns)   --->   "%add3_57 = dadd i64 %llike_load_61, i64 %bitcast_ln35_58" [CCode/viterbi.c:34]   --->   Operation 2164 'dadd' 'add3_57' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2165 [4/5] (8.23ns)   --->   "%add3_58 = dadd i64 %llike_load_62, i64 %bitcast_ln35_59" [CCode/viterbi.c:34]   --->   Operation 2165 'dadd' 'add3_58' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2166 [4/5] (8.23ns)   --->   "%add3_59 = dadd i64 %llike_load_63, i64 %bitcast_ln35_60" [CCode/viterbi.c:34]   --->   Operation 2166 'dadd' 'add3_59' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2167 [1/1] (0.00ns)   --->   "%bitcast_ln35_61 = bitcast i64 %transition_load_63" [CCode/viterbi.c:35]   --->   Operation 2167 'bitcast' 'bitcast_ln35_61' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_76 : Operation 2168 [5/5] (8.23ns)   --->   "%add3_60 = dadd i64 %llike_load_64, i64 %bitcast_ln35_61" [CCode/viterbi.c:34]   --->   Operation 2168 'dadd' 'add3_60' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2169 [1/2] (3.25ns)   --->   "%llike_load_65 = load i14 %llike_addr_68" [CCode/viterbi.c:34]   --->   Operation 2169 'load' 'llike_load_65' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_76 : Operation 2170 [1/2] (3.25ns)   --->   "%transition_load_64 = load i12 %transition_addr_64" [CCode/viterbi.c:35]   --->   Operation 2170 'load' 'transition_load_64' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 77 <SV = 69> <Delay = 8.23>
ST_77 : Operation 2171 [2/2] (5.46ns)   --->   "%tmp_82 = fcmp_olt  i64 %p_25, i64 %select_ln37_25" [CCode/viterbi.c:37]   --->   Operation 2171 'dcmp' 'tmp_82' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2172 [1/5] (8.23ns)   --->   "%p_52 = dadd i64 %add3_52, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2172 'dadd' 'p_52' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2173 [2/5] (8.23ns)   --->   "%p_53 = dadd i64 %add3_53, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2173 'dadd' 'p_53' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2174 [4/5] (8.23ns)   --->   "%p_54 = dadd i64 %add3_54, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2174 'dadd' 'p_54' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2175 [5/5] (8.23ns)   --->   "%p_55 = dadd i64 %add3_55, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2175 'dadd' 'p_55' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2176 [1/5] (8.23ns)   --->   "%add3_56 = dadd i64 %llike_load_60, i64 %bitcast_ln35_57" [CCode/viterbi.c:34]   --->   Operation 2176 'dadd' 'add3_56' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2177 [2/5] (8.23ns)   --->   "%add3_57 = dadd i64 %llike_load_61, i64 %bitcast_ln35_58" [CCode/viterbi.c:34]   --->   Operation 2177 'dadd' 'add3_57' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2178 [3/5] (8.23ns)   --->   "%add3_58 = dadd i64 %llike_load_62, i64 %bitcast_ln35_59" [CCode/viterbi.c:34]   --->   Operation 2178 'dadd' 'add3_58' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2179 [3/5] (8.23ns)   --->   "%add3_59 = dadd i64 %llike_load_63, i64 %bitcast_ln35_60" [CCode/viterbi.c:34]   --->   Operation 2179 'dadd' 'add3_59' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2180 [4/5] (8.23ns)   --->   "%add3_60 = dadd i64 %llike_load_64, i64 %bitcast_ln35_61" [CCode/viterbi.c:34]   --->   Operation 2180 'dadd' 'add3_60' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2181 [1/1] (0.00ns)   --->   "%bitcast_ln35_62 = bitcast i64 %transition_load_64" [CCode/viterbi.c:35]   --->   Operation 2181 'bitcast' 'bitcast_ln35_62' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_77 : Operation 2182 [5/5] (8.23ns)   --->   "%add3_61 = dadd i64 %llike_load_65, i64 %bitcast_ln35_62" [CCode/viterbi.c:34]   --->   Operation 2182 'dadd' 'add3_61' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 70> <Delay = 8.23>
ST_78 : Operation 2183 [1/1] (0.00ns)   --->   "%bitcast_ln37_52 = bitcast i64 %p_25" [CCode/viterbi.c:37]   --->   Operation 2183 'bitcast' 'bitcast_ln37_52' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_78 : Operation 2184 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_52, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2184 'partselect' 'tmp_80' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_78 : Operation 2185 [1/1] (0.00ns)   --->   "%trunc_ln37_52 = trunc i64 %bitcast_ln37_52" [CCode/viterbi.c:37]   --->   Operation 2185 'trunc' 'trunc_ln37_52' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_78 : Operation 2186 [1/1] (0.00ns)   --->   "%bitcast_ln37_53 = bitcast i64 %select_ln37_25" [CCode/viterbi.c:37]   --->   Operation 2186 'bitcast' 'bitcast_ln37_53' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_78 : Operation 2187 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_53, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2187 'partselect' 'tmp_81' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_78 : Operation 2188 [1/1] (0.00ns)   --->   "%trunc_ln37_53 = trunc i64 %bitcast_ln37_53" [CCode/viterbi.c:37]   --->   Operation 2188 'trunc' 'trunc_ln37_53' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_78 : Operation 2189 [1/1] (1.88ns)   --->   "%icmp_ln37_104 = icmp_ne  i11 %tmp_80, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2189 'icmp' 'icmp_ln37_104' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2190 [1/1] (2.89ns)   --->   "%icmp_ln37_105 = icmp_eq  i52 %trunc_ln37_52, i52 0" [CCode/viterbi.c:37]   --->   Operation 2190 'icmp' 'icmp_ln37_105' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_53)   --->   "%or_ln37_52 = or i1 %icmp_ln37_105, i1 %icmp_ln37_104" [CCode/viterbi.c:37]   --->   Operation 2191 'or' 'or_ln37_52' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2192 [1/1] (1.88ns)   --->   "%icmp_ln37_106 = icmp_ne  i11 %tmp_81, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2192 'icmp' 'icmp_ln37_106' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2193 [1/1] (2.89ns)   --->   "%icmp_ln37_107 = icmp_eq  i52 %trunc_ln37_53, i52 0" [CCode/viterbi.c:37]   --->   Operation 2193 'icmp' 'icmp_ln37_107' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_53)   --->   "%or_ln37_53 = or i1 %icmp_ln37_107, i1 %icmp_ln37_106" [CCode/viterbi.c:37]   --->   Operation 2194 'or' 'or_ln37_53' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_53)   --->   "%and_ln37_52 = and i1 %or_ln37_52, i1 %or_ln37_53" [CCode/viterbi.c:37]   --->   Operation 2195 'and' 'and_ln37_52' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2196 [1/2] (5.46ns)   --->   "%tmp_82 = fcmp_olt  i64 %p_25, i64 %select_ln37_25" [CCode/viterbi.c:37]   --->   Operation 2196 'dcmp' 'tmp_82' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2197 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_53 = and i1 %and_ln37_52, i1 %tmp_82" [CCode/viterbi.c:37]   --->   Operation 2197 'and' 'and_ln37_53' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2198 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_26 = select i1 %and_ln37_53, i64 %p_25, i64 %select_ln37_25" [CCode/viterbi.c:37]   --->   Operation 2198 'select' 'select_ln37_26' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 2199 [1/5] (8.23ns)   --->   "%p_53 = dadd i64 %add3_53, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2199 'dadd' 'p_53' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2200 [3/5] (8.23ns)   --->   "%p_54 = dadd i64 %add3_54, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2200 'dadd' 'p_54' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2201 [4/5] (8.23ns)   --->   "%p_55 = dadd i64 %add3_55, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2201 'dadd' 'p_55' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2202 [5/5] (8.23ns)   --->   "%p_56 = dadd i64 %add3_56, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2202 'dadd' 'p_56' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2203 [1/5] (8.23ns)   --->   "%add3_57 = dadd i64 %llike_load_61, i64 %bitcast_ln35_58" [CCode/viterbi.c:34]   --->   Operation 2203 'dadd' 'add3_57' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2204 [2/5] (8.23ns)   --->   "%add3_58 = dadd i64 %llike_load_62, i64 %bitcast_ln35_59" [CCode/viterbi.c:34]   --->   Operation 2204 'dadd' 'add3_58' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2205 [2/5] (8.23ns)   --->   "%add3_59 = dadd i64 %llike_load_63, i64 %bitcast_ln35_60" [CCode/viterbi.c:34]   --->   Operation 2205 'dadd' 'add3_59' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2206 [3/5] (8.23ns)   --->   "%add3_60 = dadd i64 %llike_load_64, i64 %bitcast_ln35_61" [CCode/viterbi.c:34]   --->   Operation 2206 'dadd' 'add3_60' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2207 [4/5] (8.23ns)   --->   "%add3_61 = dadd i64 %llike_load_65, i64 %bitcast_ln35_62" [CCode/viterbi.c:34]   --->   Operation 2207 'dadd' 'add3_61' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 71> <Delay = 8.23>
ST_79 : Operation 2208 [2/2] (5.46ns)   --->   "%tmp_85 = fcmp_olt  i64 %p_26, i64 %select_ln37_26" [CCode/viterbi.c:37]   --->   Operation 2208 'dcmp' 'tmp_85' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2209 [2/5] (8.23ns)   --->   "%p_54 = dadd i64 %add3_54, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2209 'dadd' 'p_54' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2210 [3/5] (8.23ns)   --->   "%p_55 = dadd i64 %add3_55, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2210 'dadd' 'p_55' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2211 [4/5] (8.23ns)   --->   "%p_56 = dadd i64 %add3_56, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2211 'dadd' 'p_56' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2212 [5/5] (8.23ns)   --->   "%p_57 = dadd i64 %add3_57, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2212 'dadd' 'p_57' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2213 [1/5] (8.23ns)   --->   "%add3_58 = dadd i64 %llike_load_62, i64 %bitcast_ln35_59" [CCode/viterbi.c:34]   --->   Operation 2213 'dadd' 'add3_58' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2214 [1/5] (8.23ns)   --->   "%add3_59 = dadd i64 %llike_load_63, i64 %bitcast_ln35_60" [CCode/viterbi.c:34]   --->   Operation 2214 'dadd' 'add3_59' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2215 [2/5] (8.23ns)   --->   "%add3_60 = dadd i64 %llike_load_64, i64 %bitcast_ln35_61" [CCode/viterbi.c:34]   --->   Operation 2215 'dadd' 'add3_60' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2216 [3/5] (8.23ns)   --->   "%add3_61 = dadd i64 %llike_load_65, i64 %bitcast_ln35_62" [CCode/viterbi.c:34]   --->   Operation 2216 'dadd' 'add3_61' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 72> <Delay = 8.23>
ST_80 : Operation 2217 [1/1] (0.00ns)   --->   "%bitcast_ln37_54 = bitcast i64 %p_26" [CCode/viterbi.c:37]   --->   Operation 2217 'bitcast' 'bitcast_ln37_54' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_80 : Operation 2218 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_54, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2218 'partselect' 'tmp_83' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_80 : Operation 2219 [1/1] (0.00ns)   --->   "%trunc_ln37_54 = trunc i64 %bitcast_ln37_54" [CCode/viterbi.c:37]   --->   Operation 2219 'trunc' 'trunc_ln37_54' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_80 : Operation 2220 [1/1] (0.00ns)   --->   "%bitcast_ln37_55 = bitcast i64 %select_ln37_26" [CCode/viterbi.c:37]   --->   Operation 2220 'bitcast' 'bitcast_ln37_55' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_80 : Operation 2221 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_55, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2221 'partselect' 'tmp_84' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_80 : Operation 2222 [1/1] (0.00ns)   --->   "%trunc_ln37_55 = trunc i64 %bitcast_ln37_55" [CCode/viterbi.c:37]   --->   Operation 2222 'trunc' 'trunc_ln37_55' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_80 : Operation 2223 [1/1] (1.88ns)   --->   "%icmp_ln37_108 = icmp_ne  i11 %tmp_83, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2223 'icmp' 'icmp_ln37_108' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2224 [1/1] (2.89ns)   --->   "%icmp_ln37_109 = icmp_eq  i52 %trunc_ln37_54, i52 0" [CCode/viterbi.c:37]   --->   Operation 2224 'icmp' 'icmp_ln37_109' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_55)   --->   "%or_ln37_54 = or i1 %icmp_ln37_109, i1 %icmp_ln37_108" [CCode/viterbi.c:37]   --->   Operation 2225 'or' 'or_ln37_54' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2226 [1/1] (1.88ns)   --->   "%icmp_ln37_110 = icmp_ne  i11 %tmp_84, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2226 'icmp' 'icmp_ln37_110' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2227 [1/1] (2.89ns)   --->   "%icmp_ln37_111 = icmp_eq  i52 %trunc_ln37_55, i52 0" [CCode/viterbi.c:37]   --->   Operation 2227 'icmp' 'icmp_ln37_111' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_55)   --->   "%or_ln37_55 = or i1 %icmp_ln37_111, i1 %icmp_ln37_110" [CCode/viterbi.c:37]   --->   Operation 2228 'or' 'or_ln37_55' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_55)   --->   "%and_ln37_54 = and i1 %or_ln37_54, i1 %or_ln37_55" [CCode/viterbi.c:37]   --->   Operation 2229 'and' 'and_ln37_54' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2230 [1/2] (5.46ns)   --->   "%tmp_85 = fcmp_olt  i64 %p_26, i64 %select_ln37_26" [CCode/viterbi.c:37]   --->   Operation 2230 'dcmp' 'tmp_85' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2231 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_55 = and i1 %and_ln37_54, i1 %tmp_85" [CCode/viterbi.c:37]   --->   Operation 2231 'and' 'and_ln37_55' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2232 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_27 = select i1 %and_ln37_55, i64 %p_26, i64 %select_ln37_26" [CCode/viterbi.c:37]   --->   Operation 2232 'select' 'select_ln37_27' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 2233 [1/5] (8.23ns)   --->   "%p_54 = dadd i64 %add3_54, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2233 'dadd' 'p_54' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2234 [2/5] (8.23ns)   --->   "%p_55 = dadd i64 %add3_55, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2234 'dadd' 'p_55' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2235 [3/5] (8.23ns)   --->   "%p_56 = dadd i64 %add3_56, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2235 'dadd' 'p_56' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2236 [4/5] (8.23ns)   --->   "%p_57 = dadd i64 %add3_57, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2236 'dadd' 'p_57' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2237 [5/5] (8.23ns)   --->   "%p_58 = dadd i64 %add3_58, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2237 'dadd' 'p_58' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2238 [5/5] (8.23ns)   --->   "%p_59 = dadd i64 %add3_59, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2238 'dadd' 'p_59' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2239 [1/5] (8.23ns)   --->   "%add3_60 = dadd i64 %llike_load_64, i64 %bitcast_ln35_61" [CCode/viterbi.c:34]   --->   Operation 2239 'dadd' 'add3_60' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2240 [2/5] (8.23ns)   --->   "%add3_61 = dadd i64 %llike_load_65, i64 %bitcast_ln35_62" [CCode/viterbi.c:34]   --->   Operation 2240 'dadd' 'add3_61' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 73> <Delay = 8.23>
ST_81 : Operation 2241 [2/2] (5.46ns)   --->   "%tmp_88 = fcmp_olt  i64 %p_27, i64 %select_ln37_27" [CCode/viterbi.c:37]   --->   Operation 2241 'dcmp' 'tmp_88' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2242 [1/5] (8.23ns)   --->   "%p_55 = dadd i64 %add3_55, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2242 'dadd' 'p_55' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2243 [2/5] (8.23ns)   --->   "%p_56 = dadd i64 %add3_56, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2243 'dadd' 'p_56' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2244 [3/5] (8.23ns)   --->   "%p_57 = dadd i64 %add3_57, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2244 'dadd' 'p_57' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2245 [4/5] (8.23ns)   --->   "%p_58 = dadd i64 %add3_58, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2245 'dadd' 'p_58' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2246 [4/5] (8.23ns)   --->   "%p_59 = dadd i64 %add3_59, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2246 'dadd' 'p_59' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2247 [5/5] (8.23ns)   --->   "%p_60 = dadd i64 %add3_60, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2247 'dadd' 'p_60' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2248 [1/5] (8.23ns)   --->   "%add3_61 = dadd i64 %llike_load_65, i64 %bitcast_ln35_62" [CCode/viterbi.c:34]   --->   Operation 2248 'dadd' 'add3_61' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 74> <Delay = 8.23>
ST_82 : Operation 2249 [1/1] (0.00ns)   --->   "%bitcast_ln37_56 = bitcast i64 %p_27" [CCode/viterbi.c:37]   --->   Operation 2249 'bitcast' 'bitcast_ln37_56' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_82 : Operation 2250 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_56, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2250 'partselect' 'tmp_86' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_82 : Operation 2251 [1/1] (0.00ns)   --->   "%trunc_ln37_56 = trunc i64 %bitcast_ln37_56" [CCode/viterbi.c:37]   --->   Operation 2251 'trunc' 'trunc_ln37_56' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_82 : Operation 2252 [1/1] (0.00ns)   --->   "%bitcast_ln37_57 = bitcast i64 %select_ln37_27" [CCode/viterbi.c:37]   --->   Operation 2252 'bitcast' 'bitcast_ln37_57' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_82 : Operation 2253 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_57, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2253 'partselect' 'tmp_87' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_82 : Operation 2254 [1/1] (0.00ns)   --->   "%trunc_ln37_57 = trunc i64 %bitcast_ln37_57" [CCode/viterbi.c:37]   --->   Operation 2254 'trunc' 'trunc_ln37_57' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_82 : Operation 2255 [1/1] (1.88ns)   --->   "%icmp_ln37_112 = icmp_ne  i11 %tmp_86, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2255 'icmp' 'icmp_ln37_112' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2256 [1/1] (2.89ns)   --->   "%icmp_ln37_113 = icmp_eq  i52 %trunc_ln37_56, i52 0" [CCode/viterbi.c:37]   --->   Operation 2256 'icmp' 'icmp_ln37_113' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_57)   --->   "%or_ln37_56 = or i1 %icmp_ln37_113, i1 %icmp_ln37_112" [CCode/viterbi.c:37]   --->   Operation 2257 'or' 'or_ln37_56' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2258 [1/1] (1.88ns)   --->   "%icmp_ln37_114 = icmp_ne  i11 %tmp_87, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2258 'icmp' 'icmp_ln37_114' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2259 [1/1] (2.89ns)   --->   "%icmp_ln37_115 = icmp_eq  i52 %trunc_ln37_57, i52 0" [CCode/viterbi.c:37]   --->   Operation 2259 'icmp' 'icmp_ln37_115' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_57)   --->   "%or_ln37_57 = or i1 %icmp_ln37_115, i1 %icmp_ln37_114" [CCode/viterbi.c:37]   --->   Operation 2260 'or' 'or_ln37_57' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_57)   --->   "%and_ln37_56 = and i1 %or_ln37_56, i1 %or_ln37_57" [CCode/viterbi.c:37]   --->   Operation 2261 'and' 'and_ln37_56' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2262 [1/2] (5.46ns)   --->   "%tmp_88 = fcmp_olt  i64 %p_27, i64 %select_ln37_27" [CCode/viterbi.c:37]   --->   Operation 2262 'dcmp' 'tmp_88' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2263 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_57 = and i1 %and_ln37_56, i1 %tmp_88" [CCode/viterbi.c:37]   --->   Operation 2263 'and' 'and_ln37_57' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2264 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_28 = select i1 %and_ln37_57, i64 %p_27, i64 %select_ln37_27" [CCode/viterbi.c:37]   --->   Operation 2264 'select' 'select_ln37_28' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 2265 [1/5] (8.23ns)   --->   "%p_56 = dadd i64 %add3_56, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2265 'dadd' 'p_56' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2266 [2/5] (8.23ns)   --->   "%p_57 = dadd i64 %add3_57, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2266 'dadd' 'p_57' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2267 [3/5] (8.23ns)   --->   "%p_58 = dadd i64 %add3_58, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2267 'dadd' 'p_58' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2268 [3/5] (8.23ns)   --->   "%p_59 = dadd i64 %add3_59, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2268 'dadd' 'p_59' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2269 [4/5] (8.23ns)   --->   "%p_60 = dadd i64 %add3_60, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2269 'dadd' 'p_60' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2270 [5/5] (8.23ns)   --->   "%p_61 = dadd i64 %add3_61, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2270 'dadd' 'p_61' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 75> <Delay = 8.23>
ST_83 : Operation 2271 [2/2] (5.46ns)   --->   "%tmp_91 = fcmp_olt  i64 %p_28, i64 %select_ln37_28" [CCode/viterbi.c:37]   --->   Operation 2271 'dcmp' 'tmp_91' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2272 [1/5] (8.23ns)   --->   "%p_57 = dadd i64 %add3_57, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2272 'dadd' 'p_57' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2273 [2/5] (8.23ns)   --->   "%p_58 = dadd i64 %add3_58, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2273 'dadd' 'p_58' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2274 [2/5] (8.23ns)   --->   "%p_59 = dadd i64 %add3_59, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2274 'dadd' 'p_59' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2275 [3/5] (8.23ns)   --->   "%p_60 = dadd i64 %add3_60, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2275 'dadd' 'p_60' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2276 [4/5] (8.23ns)   --->   "%p_61 = dadd i64 %add3_61, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2276 'dadd' 'p_61' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 76> <Delay = 8.23>
ST_84 : Operation 2277 [1/1] (0.00ns)   --->   "%bitcast_ln37_58 = bitcast i64 %p_28" [CCode/viterbi.c:37]   --->   Operation 2277 'bitcast' 'bitcast_ln37_58' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 2278 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_58, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2278 'partselect' 'tmp_89' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 2279 [1/1] (0.00ns)   --->   "%trunc_ln37_58 = trunc i64 %bitcast_ln37_58" [CCode/viterbi.c:37]   --->   Operation 2279 'trunc' 'trunc_ln37_58' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 2280 [1/1] (0.00ns)   --->   "%bitcast_ln37_59 = bitcast i64 %select_ln37_28" [CCode/viterbi.c:37]   --->   Operation 2280 'bitcast' 'bitcast_ln37_59' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 2281 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_59, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2281 'partselect' 'tmp_90' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 2282 [1/1] (0.00ns)   --->   "%trunc_ln37_59 = trunc i64 %bitcast_ln37_59" [CCode/viterbi.c:37]   --->   Operation 2282 'trunc' 'trunc_ln37_59' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_84 : Operation 2283 [1/1] (1.88ns)   --->   "%icmp_ln37_116 = icmp_ne  i11 %tmp_89, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2283 'icmp' 'icmp_ln37_116' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2284 [1/1] (2.89ns)   --->   "%icmp_ln37_117 = icmp_eq  i52 %trunc_ln37_58, i52 0" [CCode/viterbi.c:37]   --->   Operation 2284 'icmp' 'icmp_ln37_117' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_59)   --->   "%or_ln37_58 = or i1 %icmp_ln37_117, i1 %icmp_ln37_116" [CCode/viterbi.c:37]   --->   Operation 2285 'or' 'or_ln37_58' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2286 [1/1] (1.88ns)   --->   "%icmp_ln37_118 = icmp_ne  i11 %tmp_90, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2286 'icmp' 'icmp_ln37_118' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2287 [1/1] (2.89ns)   --->   "%icmp_ln37_119 = icmp_eq  i52 %trunc_ln37_59, i52 0" [CCode/viterbi.c:37]   --->   Operation 2287 'icmp' 'icmp_ln37_119' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_59)   --->   "%or_ln37_59 = or i1 %icmp_ln37_119, i1 %icmp_ln37_118" [CCode/viterbi.c:37]   --->   Operation 2288 'or' 'or_ln37_59' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_59)   --->   "%and_ln37_58 = and i1 %or_ln37_58, i1 %or_ln37_59" [CCode/viterbi.c:37]   --->   Operation 2289 'and' 'and_ln37_58' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2290 [1/2] (5.46ns)   --->   "%tmp_91 = fcmp_olt  i64 %p_28, i64 %select_ln37_28" [CCode/viterbi.c:37]   --->   Operation 2290 'dcmp' 'tmp_91' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2291 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_59 = and i1 %and_ln37_58, i1 %tmp_91" [CCode/viterbi.c:37]   --->   Operation 2291 'and' 'and_ln37_59' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2292 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_29 = select i1 %and_ln37_59, i64 %p_28, i64 %select_ln37_28" [CCode/viterbi.c:37]   --->   Operation 2292 'select' 'select_ln37_29' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 2293 [1/5] (8.23ns)   --->   "%p_58 = dadd i64 %add3_58, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2293 'dadd' 'p_58' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2294 [1/5] (8.23ns)   --->   "%p_59 = dadd i64 %add3_59, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2294 'dadd' 'p_59' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2295 [2/5] (8.23ns)   --->   "%p_60 = dadd i64 %add3_60, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2295 'dadd' 'p_60' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2296 [3/5] (8.23ns)   --->   "%p_61 = dadd i64 %add3_61, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2296 'dadd' 'p_61' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 77> <Delay = 8.23>
ST_85 : Operation 2297 [2/2] (5.46ns)   --->   "%tmp_94 = fcmp_olt  i64 %p_29, i64 %select_ln37_29" [CCode/viterbi.c:37]   --->   Operation 2297 'dcmp' 'tmp_94' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2298 [1/5] (8.23ns)   --->   "%p_60 = dadd i64 %add3_60, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2298 'dadd' 'p_60' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2299 [2/5] (8.23ns)   --->   "%p_61 = dadd i64 %add3_61, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2299 'dadd' 'p_61' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 78> <Delay = 8.23>
ST_86 : Operation 2300 [1/1] (0.00ns)   --->   "%bitcast_ln37_60 = bitcast i64 %p_29" [CCode/viterbi.c:37]   --->   Operation 2300 'bitcast' 'bitcast_ln37_60' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 2301 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_60, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2301 'partselect' 'tmp_92' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 2302 [1/1] (0.00ns)   --->   "%trunc_ln37_60 = trunc i64 %bitcast_ln37_60" [CCode/viterbi.c:37]   --->   Operation 2302 'trunc' 'trunc_ln37_60' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 2303 [1/1] (0.00ns)   --->   "%bitcast_ln37_61 = bitcast i64 %select_ln37_29" [CCode/viterbi.c:37]   --->   Operation 2303 'bitcast' 'bitcast_ln37_61' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 2304 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_61, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2304 'partselect' 'tmp_93' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 2305 [1/1] (0.00ns)   --->   "%trunc_ln37_61 = trunc i64 %bitcast_ln37_61" [CCode/viterbi.c:37]   --->   Operation 2305 'trunc' 'trunc_ln37_61' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_86 : Operation 2306 [1/1] (1.88ns)   --->   "%icmp_ln37_120 = icmp_ne  i11 %tmp_92, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2306 'icmp' 'icmp_ln37_120' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2307 [1/1] (2.89ns)   --->   "%icmp_ln37_121 = icmp_eq  i52 %trunc_ln37_60, i52 0" [CCode/viterbi.c:37]   --->   Operation 2307 'icmp' 'icmp_ln37_121' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_61)   --->   "%or_ln37_60 = or i1 %icmp_ln37_121, i1 %icmp_ln37_120" [CCode/viterbi.c:37]   --->   Operation 2308 'or' 'or_ln37_60' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2309 [1/1] (1.88ns)   --->   "%icmp_ln37_122 = icmp_ne  i11 %tmp_93, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2309 'icmp' 'icmp_ln37_122' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2310 [1/1] (2.89ns)   --->   "%icmp_ln37_123 = icmp_eq  i52 %trunc_ln37_61, i52 0" [CCode/viterbi.c:37]   --->   Operation 2310 'icmp' 'icmp_ln37_123' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_61)   --->   "%or_ln37_61 = or i1 %icmp_ln37_123, i1 %icmp_ln37_122" [CCode/viterbi.c:37]   --->   Operation 2311 'or' 'or_ln37_61' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_61)   --->   "%and_ln37_60 = and i1 %or_ln37_60, i1 %or_ln37_61" [CCode/viterbi.c:37]   --->   Operation 2312 'and' 'and_ln37_60' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2313 [1/2] (5.46ns)   --->   "%tmp_94 = fcmp_olt  i64 %p_29, i64 %select_ln37_29" [CCode/viterbi.c:37]   --->   Operation 2313 'dcmp' 'tmp_94' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2314 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_61 = and i1 %and_ln37_60, i1 %tmp_94" [CCode/viterbi.c:37]   --->   Operation 2314 'and' 'and_ln37_61' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2315 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_30 = select i1 %and_ln37_61, i64 %p_29, i64 %select_ln37_29" [CCode/viterbi.c:37]   --->   Operation 2315 'select' 'select_ln37_30' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 2316 [1/5] (8.23ns)   --->   "%p_61 = dadd i64 %add3_61, i64 %bitcast_ln32" [CCode/viterbi.c:35]   --->   Operation 2316 'dadd' 'p_61' <Predicate = (!icmp_ln26)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 79> <Delay = 5.46>
ST_87 : Operation 2317 [2/2] (5.46ns)   --->   "%tmp_97 = fcmp_olt  i64 %p_30, i64 %select_ln37_30" [CCode/viterbi.c:37]   --->   Operation 2317 'dcmp' 'tmp_97' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 80> <Delay = 7.91>
ST_88 : Operation 2318 [1/1] (0.00ns)   --->   "%bitcast_ln37_62 = bitcast i64 %p_30" [CCode/viterbi.c:37]   --->   Operation 2318 'bitcast' 'bitcast_ln37_62' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_88 : Operation 2319 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_62, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2319 'partselect' 'tmp_95' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_88 : Operation 2320 [1/1] (0.00ns)   --->   "%trunc_ln37_62 = trunc i64 %bitcast_ln37_62" [CCode/viterbi.c:37]   --->   Operation 2320 'trunc' 'trunc_ln37_62' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_88 : Operation 2321 [1/1] (0.00ns)   --->   "%bitcast_ln37_63 = bitcast i64 %select_ln37_30" [CCode/viterbi.c:37]   --->   Operation 2321 'bitcast' 'bitcast_ln37_63' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_88 : Operation 2322 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_63, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2322 'partselect' 'tmp_96' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_88 : Operation 2323 [1/1] (0.00ns)   --->   "%trunc_ln37_63 = trunc i64 %bitcast_ln37_63" [CCode/viterbi.c:37]   --->   Operation 2323 'trunc' 'trunc_ln37_63' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_88 : Operation 2324 [1/1] (1.88ns)   --->   "%icmp_ln37_124 = icmp_ne  i11 %tmp_95, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2324 'icmp' 'icmp_ln37_124' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2325 [1/1] (2.89ns)   --->   "%icmp_ln37_125 = icmp_eq  i52 %trunc_ln37_62, i52 0" [CCode/viterbi.c:37]   --->   Operation 2325 'icmp' 'icmp_ln37_125' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_63)   --->   "%or_ln37_62 = or i1 %icmp_ln37_125, i1 %icmp_ln37_124" [CCode/viterbi.c:37]   --->   Operation 2326 'or' 'or_ln37_62' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2327 [1/1] (1.88ns)   --->   "%icmp_ln37_126 = icmp_ne  i11 %tmp_96, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2327 'icmp' 'icmp_ln37_126' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2328 [1/1] (2.89ns)   --->   "%icmp_ln37_127 = icmp_eq  i52 %trunc_ln37_63, i52 0" [CCode/viterbi.c:37]   --->   Operation 2328 'icmp' 'icmp_ln37_127' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_63)   --->   "%or_ln37_63 = or i1 %icmp_ln37_127, i1 %icmp_ln37_126" [CCode/viterbi.c:37]   --->   Operation 2329 'or' 'or_ln37_63' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_63)   --->   "%and_ln37_62 = and i1 %or_ln37_62, i1 %or_ln37_63" [CCode/viterbi.c:37]   --->   Operation 2330 'and' 'and_ln37_62' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2331 [1/2] (5.46ns)   --->   "%tmp_97 = fcmp_olt  i64 %p_30, i64 %select_ln37_30" [CCode/viterbi.c:37]   --->   Operation 2331 'dcmp' 'tmp_97' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2332 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_63 = and i1 %and_ln37_62, i1 %tmp_97" [CCode/viterbi.c:37]   --->   Operation 2332 'and' 'and_ln37_63' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2333 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_31 = select i1 %and_ln37_63, i64 %p_30, i64 %select_ln37_30" [CCode/viterbi.c:37]   --->   Operation 2333 'select' 'select_ln37_31' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 89 <SV = 81> <Delay = 5.46>
ST_89 : Operation 2334 [2/2] (5.46ns)   --->   "%tmp_100 = fcmp_olt  i64 %p_31, i64 %select_ln37_31" [CCode/viterbi.c:37]   --->   Operation 2334 'dcmp' 'tmp_100' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 82> <Delay = 7.91>
ST_90 : Operation 2335 [1/1] (0.00ns)   --->   "%bitcast_ln37_64 = bitcast i64 %p_31" [CCode/viterbi.c:37]   --->   Operation 2335 'bitcast' 'bitcast_ln37_64' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_90 : Operation 2336 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_64, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2336 'partselect' 'tmp_98' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_90 : Operation 2337 [1/1] (0.00ns)   --->   "%trunc_ln37_64 = trunc i64 %bitcast_ln37_64" [CCode/viterbi.c:37]   --->   Operation 2337 'trunc' 'trunc_ln37_64' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_90 : Operation 2338 [1/1] (0.00ns)   --->   "%bitcast_ln37_65 = bitcast i64 %select_ln37_31" [CCode/viterbi.c:37]   --->   Operation 2338 'bitcast' 'bitcast_ln37_65' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_90 : Operation 2339 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_65, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2339 'partselect' 'tmp_99' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_90 : Operation 2340 [1/1] (0.00ns)   --->   "%trunc_ln37_65 = trunc i64 %bitcast_ln37_65" [CCode/viterbi.c:37]   --->   Operation 2340 'trunc' 'trunc_ln37_65' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_90 : Operation 2341 [1/1] (1.88ns)   --->   "%icmp_ln37_128 = icmp_ne  i11 %tmp_98, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2341 'icmp' 'icmp_ln37_128' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2342 [1/1] (2.89ns)   --->   "%icmp_ln37_129 = icmp_eq  i52 %trunc_ln37_64, i52 0" [CCode/viterbi.c:37]   --->   Operation 2342 'icmp' 'icmp_ln37_129' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_65)   --->   "%or_ln37_64 = or i1 %icmp_ln37_129, i1 %icmp_ln37_128" [CCode/viterbi.c:37]   --->   Operation 2343 'or' 'or_ln37_64' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2344 [1/1] (1.88ns)   --->   "%icmp_ln37_130 = icmp_ne  i11 %tmp_99, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2344 'icmp' 'icmp_ln37_130' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2345 [1/1] (2.89ns)   --->   "%icmp_ln37_131 = icmp_eq  i52 %trunc_ln37_65, i52 0" [CCode/viterbi.c:37]   --->   Operation 2345 'icmp' 'icmp_ln37_131' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_65)   --->   "%or_ln37_65 = or i1 %icmp_ln37_131, i1 %icmp_ln37_130" [CCode/viterbi.c:37]   --->   Operation 2346 'or' 'or_ln37_65' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_65)   --->   "%and_ln37_64 = and i1 %or_ln37_64, i1 %or_ln37_65" [CCode/viterbi.c:37]   --->   Operation 2347 'and' 'and_ln37_64' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2348 [1/2] (5.46ns)   --->   "%tmp_100 = fcmp_olt  i64 %p_31, i64 %select_ln37_31" [CCode/viterbi.c:37]   --->   Operation 2348 'dcmp' 'tmp_100' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2349 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_65 = and i1 %and_ln37_64, i1 %tmp_100" [CCode/viterbi.c:37]   --->   Operation 2349 'and' 'and_ln37_65' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2350 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_32 = select i1 %and_ln37_65, i64 %p_31, i64 %select_ln37_31" [CCode/viterbi.c:37]   --->   Operation 2350 'select' 'select_ln37_32' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 91 <SV = 83> <Delay = 5.46>
ST_91 : Operation 2351 [2/2] (5.46ns)   --->   "%tmp_103 = fcmp_olt  i64 %p_32, i64 %select_ln37_32" [CCode/viterbi.c:37]   --->   Operation 2351 'dcmp' 'tmp_103' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 84> <Delay = 7.91>
ST_92 : Operation 2352 [1/1] (0.00ns)   --->   "%bitcast_ln37_66 = bitcast i64 %p_32" [CCode/viterbi.c:37]   --->   Operation 2352 'bitcast' 'bitcast_ln37_66' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_92 : Operation 2353 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_66, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2353 'partselect' 'tmp_101' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_92 : Operation 2354 [1/1] (0.00ns)   --->   "%trunc_ln37_66 = trunc i64 %bitcast_ln37_66" [CCode/viterbi.c:37]   --->   Operation 2354 'trunc' 'trunc_ln37_66' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_92 : Operation 2355 [1/1] (0.00ns)   --->   "%bitcast_ln37_67 = bitcast i64 %select_ln37_32" [CCode/viterbi.c:37]   --->   Operation 2355 'bitcast' 'bitcast_ln37_67' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_92 : Operation 2356 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_67, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2356 'partselect' 'tmp_102' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_92 : Operation 2357 [1/1] (0.00ns)   --->   "%trunc_ln37_67 = trunc i64 %bitcast_ln37_67" [CCode/viterbi.c:37]   --->   Operation 2357 'trunc' 'trunc_ln37_67' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_92 : Operation 2358 [1/1] (1.88ns)   --->   "%icmp_ln37_132 = icmp_ne  i11 %tmp_101, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2358 'icmp' 'icmp_ln37_132' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2359 [1/1] (2.89ns)   --->   "%icmp_ln37_133 = icmp_eq  i52 %trunc_ln37_66, i52 0" [CCode/viterbi.c:37]   --->   Operation 2359 'icmp' 'icmp_ln37_133' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2360 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_67)   --->   "%or_ln37_66 = or i1 %icmp_ln37_133, i1 %icmp_ln37_132" [CCode/viterbi.c:37]   --->   Operation 2360 'or' 'or_ln37_66' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2361 [1/1] (1.88ns)   --->   "%icmp_ln37_134 = icmp_ne  i11 %tmp_102, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2361 'icmp' 'icmp_ln37_134' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2362 [1/1] (2.89ns)   --->   "%icmp_ln37_135 = icmp_eq  i52 %trunc_ln37_67, i52 0" [CCode/viterbi.c:37]   --->   Operation 2362 'icmp' 'icmp_ln37_135' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_67)   --->   "%or_ln37_67 = or i1 %icmp_ln37_135, i1 %icmp_ln37_134" [CCode/viterbi.c:37]   --->   Operation 2363 'or' 'or_ln37_67' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_67)   --->   "%and_ln37_66 = and i1 %or_ln37_66, i1 %or_ln37_67" [CCode/viterbi.c:37]   --->   Operation 2364 'and' 'and_ln37_66' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2365 [1/2] (5.46ns)   --->   "%tmp_103 = fcmp_olt  i64 %p_32, i64 %select_ln37_32" [CCode/viterbi.c:37]   --->   Operation 2365 'dcmp' 'tmp_103' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2366 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_67 = and i1 %and_ln37_66, i1 %tmp_103" [CCode/viterbi.c:37]   --->   Operation 2366 'and' 'and_ln37_67' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2367 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_33 = select i1 %and_ln37_67, i64 %p_32, i64 %select_ln37_32" [CCode/viterbi.c:37]   --->   Operation 2367 'select' 'select_ln37_33' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 93 <SV = 85> <Delay = 5.46>
ST_93 : Operation 2368 [2/2] (5.46ns)   --->   "%tmp_106 = fcmp_olt  i64 %p_33, i64 %select_ln37_33" [CCode/viterbi.c:37]   --->   Operation 2368 'dcmp' 'tmp_106' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 86> <Delay = 7.91>
ST_94 : Operation 2369 [1/1] (0.00ns)   --->   "%bitcast_ln37_68 = bitcast i64 %p_33" [CCode/viterbi.c:37]   --->   Operation 2369 'bitcast' 'bitcast_ln37_68' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_94 : Operation 2370 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_68, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2370 'partselect' 'tmp_104' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_94 : Operation 2371 [1/1] (0.00ns)   --->   "%trunc_ln37_68 = trunc i64 %bitcast_ln37_68" [CCode/viterbi.c:37]   --->   Operation 2371 'trunc' 'trunc_ln37_68' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_94 : Operation 2372 [1/1] (0.00ns)   --->   "%bitcast_ln37_69 = bitcast i64 %select_ln37_33" [CCode/viterbi.c:37]   --->   Operation 2372 'bitcast' 'bitcast_ln37_69' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_94 : Operation 2373 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_69, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2373 'partselect' 'tmp_105' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_94 : Operation 2374 [1/1] (0.00ns)   --->   "%trunc_ln37_69 = trunc i64 %bitcast_ln37_69" [CCode/viterbi.c:37]   --->   Operation 2374 'trunc' 'trunc_ln37_69' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_94 : Operation 2375 [1/1] (1.88ns)   --->   "%icmp_ln37_136 = icmp_ne  i11 %tmp_104, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2375 'icmp' 'icmp_ln37_136' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2376 [1/1] (2.89ns)   --->   "%icmp_ln37_137 = icmp_eq  i52 %trunc_ln37_68, i52 0" [CCode/viterbi.c:37]   --->   Operation 2376 'icmp' 'icmp_ln37_137' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_69)   --->   "%or_ln37_68 = or i1 %icmp_ln37_137, i1 %icmp_ln37_136" [CCode/viterbi.c:37]   --->   Operation 2377 'or' 'or_ln37_68' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2378 [1/1] (1.88ns)   --->   "%icmp_ln37_138 = icmp_ne  i11 %tmp_105, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2378 'icmp' 'icmp_ln37_138' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2379 [1/1] (2.89ns)   --->   "%icmp_ln37_139 = icmp_eq  i52 %trunc_ln37_69, i52 0" [CCode/viterbi.c:37]   --->   Operation 2379 'icmp' 'icmp_ln37_139' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_69)   --->   "%or_ln37_69 = or i1 %icmp_ln37_139, i1 %icmp_ln37_138" [CCode/viterbi.c:37]   --->   Operation 2380 'or' 'or_ln37_69' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_69)   --->   "%and_ln37_68 = and i1 %or_ln37_68, i1 %or_ln37_69" [CCode/viterbi.c:37]   --->   Operation 2381 'and' 'and_ln37_68' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2382 [1/2] (5.46ns)   --->   "%tmp_106 = fcmp_olt  i64 %p_33, i64 %select_ln37_33" [CCode/viterbi.c:37]   --->   Operation 2382 'dcmp' 'tmp_106' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2383 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_69 = and i1 %and_ln37_68, i1 %tmp_106" [CCode/viterbi.c:37]   --->   Operation 2383 'and' 'and_ln37_69' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2384 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_34 = select i1 %and_ln37_69, i64 %p_33, i64 %select_ln37_33" [CCode/viterbi.c:37]   --->   Operation 2384 'select' 'select_ln37_34' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 95 <SV = 87> <Delay = 5.46>
ST_95 : Operation 2385 [2/2] (5.46ns)   --->   "%tmp_109 = fcmp_olt  i64 %p_34, i64 %select_ln37_34" [CCode/viterbi.c:37]   --->   Operation 2385 'dcmp' 'tmp_109' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 88> <Delay = 7.91>
ST_96 : Operation 2386 [1/1] (0.00ns)   --->   "%bitcast_ln37_70 = bitcast i64 %p_34" [CCode/viterbi.c:37]   --->   Operation 2386 'bitcast' 'bitcast_ln37_70' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_96 : Operation 2387 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_70, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2387 'partselect' 'tmp_107' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_96 : Operation 2388 [1/1] (0.00ns)   --->   "%trunc_ln37_70 = trunc i64 %bitcast_ln37_70" [CCode/viterbi.c:37]   --->   Operation 2388 'trunc' 'trunc_ln37_70' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_96 : Operation 2389 [1/1] (0.00ns)   --->   "%bitcast_ln37_71 = bitcast i64 %select_ln37_34" [CCode/viterbi.c:37]   --->   Operation 2389 'bitcast' 'bitcast_ln37_71' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_96 : Operation 2390 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_71, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2390 'partselect' 'tmp_108' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_96 : Operation 2391 [1/1] (0.00ns)   --->   "%trunc_ln37_71 = trunc i64 %bitcast_ln37_71" [CCode/viterbi.c:37]   --->   Operation 2391 'trunc' 'trunc_ln37_71' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_96 : Operation 2392 [1/1] (1.88ns)   --->   "%icmp_ln37_140 = icmp_ne  i11 %tmp_107, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2392 'icmp' 'icmp_ln37_140' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2393 [1/1] (2.89ns)   --->   "%icmp_ln37_141 = icmp_eq  i52 %trunc_ln37_70, i52 0" [CCode/viterbi.c:37]   --->   Operation 2393 'icmp' 'icmp_ln37_141' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_71)   --->   "%or_ln37_70 = or i1 %icmp_ln37_141, i1 %icmp_ln37_140" [CCode/viterbi.c:37]   --->   Operation 2394 'or' 'or_ln37_70' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2395 [1/1] (1.88ns)   --->   "%icmp_ln37_142 = icmp_ne  i11 %tmp_108, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2395 'icmp' 'icmp_ln37_142' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2396 [1/1] (2.89ns)   --->   "%icmp_ln37_143 = icmp_eq  i52 %trunc_ln37_71, i52 0" [CCode/viterbi.c:37]   --->   Operation 2396 'icmp' 'icmp_ln37_143' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_71)   --->   "%or_ln37_71 = or i1 %icmp_ln37_143, i1 %icmp_ln37_142" [CCode/viterbi.c:37]   --->   Operation 2397 'or' 'or_ln37_71' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_71)   --->   "%and_ln37_70 = and i1 %or_ln37_70, i1 %or_ln37_71" [CCode/viterbi.c:37]   --->   Operation 2398 'and' 'and_ln37_70' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2399 [1/2] (5.46ns)   --->   "%tmp_109 = fcmp_olt  i64 %p_34, i64 %select_ln37_34" [CCode/viterbi.c:37]   --->   Operation 2399 'dcmp' 'tmp_109' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2400 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_71 = and i1 %and_ln37_70, i1 %tmp_109" [CCode/viterbi.c:37]   --->   Operation 2400 'and' 'and_ln37_71' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2401 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_35 = select i1 %and_ln37_71, i64 %p_34, i64 %select_ln37_34" [CCode/viterbi.c:37]   --->   Operation 2401 'select' 'select_ln37_35' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 97 <SV = 89> <Delay = 5.46>
ST_97 : Operation 2402 [2/2] (5.46ns)   --->   "%tmp_112 = fcmp_olt  i64 %p_35, i64 %select_ln37_35" [CCode/viterbi.c:37]   --->   Operation 2402 'dcmp' 'tmp_112' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 90> <Delay = 7.91>
ST_98 : Operation 2403 [1/1] (0.00ns)   --->   "%bitcast_ln37_72 = bitcast i64 %p_35" [CCode/viterbi.c:37]   --->   Operation 2403 'bitcast' 'bitcast_ln37_72' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_98 : Operation 2404 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_72, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2404 'partselect' 'tmp_110' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_98 : Operation 2405 [1/1] (0.00ns)   --->   "%trunc_ln37_72 = trunc i64 %bitcast_ln37_72" [CCode/viterbi.c:37]   --->   Operation 2405 'trunc' 'trunc_ln37_72' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_98 : Operation 2406 [1/1] (0.00ns)   --->   "%bitcast_ln37_73 = bitcast i64 %select_ln37_35" [CCode/viterbi.c:37]   --->   Operation 2406 'bitcast' 'bitcast_ln37_73' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_98 : Operation 2407 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_73, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2407 'partselect' 'tmp_111' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_98 : Operation 2408 [1/1] (0.00ns)   --->   "%trunc_ln37_73 = trunc i64 %bitcast_ln37_73" [CCode/viterbi.c:37]   --->   Operation 2408 'trunc' 'trunc_ln37_73' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_98 : Operation 2409 [1/1] (1.88ns)   --->   "%icmp_ln37_144 = icmp_ne  i11 %tmp_110, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2409 'icmp' 'icmp_ln37_144' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2410 [1/1] (2.89ns)   --->   "%icmp_ln37_145 = icmp_eq  i52 %trunc_ln37_72, i52 0" [CCode/viterbi.c:37]   --->   Operation 2410 'icmp' 'icmp_ln37_145' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_73)   --->   "%or_ln37_72 = or i1 %icmp_ln37_145, i1 %icmp_ln37_144" [CCode/viterbi.c:37]   --->   Operation 2411 'or' 'or_ln37_72' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2412 [1/1] (1.88ns)   --->   "%icmp_ln37_146 = icmp_ne  i11 %tmp_111, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2412 'icmp' 'icmp_ln37_146' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2413 [1/1] (2.89ns)   --->   "%icmp_ln37_147 = icmp_eq  i52 %trunc_ln37_73, i52 0" [CCode/viterbi.c:37]   --->   Operation 2413 'icmp' 'icmp_ln37_147' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2414 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_73)   --->   "%or_ln37_73 = or i1 %icmp_ln37_147, i1 %icmp_ln37_146" [CCode/viterbi.c:37]   --->   Operation 2414 'or' 'or_ln37_73' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_73)   --->   "%and_ln37_72 = and i1 %or_ln37_72, i1 %or_ln37_73" [CCode/viterbi.c:37]   --->   Operation 2415 'and' 'and_ln37_72' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2416 [1/2] (5.46ns)   --->   "%tmp_112 = fcmp_olt  i64 %p_35, i64 %select_ln37_35" [CCode/viterbi.c:37]   --->   Operation 2416 'dcmp' 'tmp_112' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2417 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_73 = and i1 %and_ln37_72, i1 %tmp_112" [CCode/viterbi.c:37]   --->   Operation 2417 'and' 'and_ln37_73' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2418 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_36 = select i1 %and_ln37_73, i64 %p_35, i64 %select_ln37_35" [CCode/viterbi.c:37]   --->   Operation 2418 'select' 'select_ln37_36' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 99 <SV = 91> <Delay = 5.46>
ST_99 : Operation 2419 [2/2] (5.46ns)   --->   "%tmp_115 = fcmp_olt  i64 %p_36, i64 %select_ln37_36" [CCode/viterbi.c:37]   --->   Operation 2419 'dcmp' 'tmp_115' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 92> <Delay = 7.91>
ST_100 : Operation 2420 [1/1] (0.00ns)   --->   "%bitcast_ln37_74 = bitcast i64 %p_36" [CCode/viterbi.c:37]   --->   Operation 2420 'bitcast' 'bitcast_ln37_74' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_100 : Operation 2421 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_74, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2421 'partselect' 'tmp_113' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_100 : Operation 2422 [1/1] (0.00ns)   --->   "%trunc_ln37_74 = trunc i64 %bitcast_ln37_74" [CCode/viterbi.c:37]   --->   Operation 2422 'trunc' 'trunc_ln37_74' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_100 : Operation 2423 [1/1] (0.00ns)   --->   "%bitcast_ln37_75 = bitcast i64 %select_ln37_36" [CCode/viterbi.c:37]   --->   Operation 2423 'bitcast' 'bitcast_ln37_75' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_100 : Operation 2424 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_75, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2424 'partselect' 'tmp_114' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_100 : Operation 2425 [1/1] (0.00ns)   --->   "%trunc_ln37_75 = trunc i64 %bitcast_ln37_75" [CCode/viterbi.c:37]   --->   Operation 2425 'trunc' 'trunc_ln37_75' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_100 : Operation 2426 [1/1] (1.88ns)   --->   "%icmp_ln37_148 = icmp_ne  i11 %tmp_113, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2426 'icmp' 'icmp_ln37_148' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2427 [1/1] (2.89ns)   --->   "%icmp_ln37_149 = icmp_eq  i52 %trunc_ln37_74, i52 0" [CCode/viterbi.c:37]   --->   Operation 2427 'icmp' 'icmp_ln37_149' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_75)   --->   "%or_ln37_74 = or i1 %icmp_ln37_149, i1 %icmp_ln37_148" [CCode/viterbi.c:37]   --->   Operation 2428 'or' 'or_ln37_74' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2429 [1/1] (1.88ns)   --->   "%icmp_ln37_150 = icmp_ne  i11 %tmp_114, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2429 'icmp' 'icmp_ln37_150' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2430 [1/1] (2.89ns)   --->   "%icmp_ln37_151 = icmp_eq  i52 %trunc_ln37_75, i52 0" [CCode/viterbi.c:37]   --->   Operation 2430 'icmp' 'icmp_ln37_151' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_75)   --->   "%or_ln37_75 = or i1 %icmp_ln37_151, i1 %icmp_ln37_150" [CCode/viterbi.c:37]   --->   Operation 2431 'or' 'or_ln37_75' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_75)   --->   "%and_ln37_74 = and i1 %or_ln37_74, i1 %or_ln37_75" [CCode/viterbi.c:37]   --->   Operation 2432 'and' 'and_ln37_74' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2433 [1/2] (5.46ns)   --->   "%tmp_115 = fcmp_olt  i64 %p_36, i64 %select_ln37_36" [CCode/viterbi.c:37]   --->   Operation 2433 'dcmp' 'tmp_115' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2434 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_75 = and i1 %and_ln37_74, i1 %tmp_115" [CCode/viterbi.c:37]   --->   Operation 2434 'and' 'and_ln37_75' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2435 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_37 = select i1 %and_ln37_75, i64 %p_36, i64 %select_ln37_36" [CCode/viterbi.c:37]   --->   Operation 2435 'select' 'select_ln37_37' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 101 <SV = 93> <Delay = 5.46>
ST_101 : Operation 2436 [2/2] (5.46ns)   --->   "%tmp_118 = fcmp_olt  i64 %p_37, i64 %select_ln37_37" [CCode/viterbi.c:37]   --->   Operation 2436 'dcmp' 'tmp_118' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 94> <Delay = 7.91>
ST_102 : Operation 2437 [1/1] (0.00ns)   --->   "%bitcast_ln37_76 = bitcast i64 %p_37" [CCode/viterbi.c:37]   --->   Operation 2437 'bitcast' 'bitcast_ln37_76' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_102 : Operation 2438 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_76, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2438 'partselect' 'tmp_116' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_102 : Operation 2439 [1/1] (0.00ns)   --->   "%trunc_ln37_76 = trunc i64 %bitcast_ln37_76" [CCode/viterbi.c:37]   --->   Operation 2439 'trunc' 'trunc_ln37_76' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_102 : Operation 2440 [1/1] (0.00ns)   --->   "%bitcast_ln37_77 = bitcast i64 %select_ln37_37" [CCode/viterbi.c:37]   --->   Operation 2440 'bitcast' 'bitcast_ln37_77' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_102 : Operation 2441 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_77, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2441 'partselect' 'tmp_117' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_102 : Operation 2442 [1/1] (0.00ns)   --->   "%trunc_ln37_77 = trunc i64 %bitcast_ln37_77" [CCode/viterbi.c:37]   --->   Operation 2442 'trunc' 'trunc_ln37_77' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_102 : Operation 2443 [1/1] (1.88ns)   --->   "%icmp_ln37_152 = icmp_ne  i11 %tmp_116, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2443 'icmp' 'icmp_ln37_152' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2444 [1/1] (2.89ns)   --->   "%icmp_ln37_153 = icmp_eq  i52 %trunc_ln37_76, i52 0" [CCode/viterbi.c:37]   --->   Operation 2444 'icmp' 'icmp_ln37_153' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_77)   --->   "%or_ln37_76 = or i1 %icmp_ln37_153, i1 %icmp_ln37_152" [CCode/viterbi.c:37]   --->   Operation 2445 'or' 'or_ln37_76' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2446 [1/1] (1.88ns)   --->   "%icmp_ln37_154 = icmp_ne  i11 %tmp_117, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2446 'icmp' 'icmp_ln37_154' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2447 [1/1] (2.89ns)   --->   "%icmp_ln37_155 = icmp_eq  i52 %trunc_ln37_77, i52 0" [CCode/viterbi.c:37]   --->   Operation 2447 'icmp' 'icmp_ln37_155' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_77)   --->   "%or_ln37_77 = or i1 %icmp_ln37_155, i1 %icmp_ln37_154" [CCode/viterbi.c:37]   --->   Operation 2448 'or' 'or_ln37_77' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_77)   --->   "%and_ln37_76 = and i1 %or_ln37_76, i1 %or_ln37_77" [CCode/viterbi.c:37]   --->   Operation 2449 'and' 'and_ln37_76' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2450 [1/2] (5.46ns)   --->   "%tmp_118 = fcmp_olt  i64 %p_37, i64 %select_ln37_37" [CCode/viterbi.c:37]   --->   Operation 2450 'dcmp' 'tmp_118' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2451 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_77 = and i1 %and_ln37_76, i1 %tmp_118" [CCode/viterbi.c:37]   --->   Operation 2451 'and' 'and_ln37_77' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2452 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_38 = select i1 %and_ln37_77, i64 %p_37, i64 %select_ln37_37" [CCode/viterbi.c:37]   --->   Operation 2452 'select' 'select_ln37_38' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 103 <SV = 95> <Delay = 5.46>
ST_103 : Operation 2453 [2/2] (5.46ns)   --->   "%tmp_121 = fcmp_olt  i64 %p_38, i64 %select_ln37_38" [CCode/viterbi.c:37]   --->   Operation 2453 'dcmp' 'tmp_121' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 96> <Delay = 7.91>
ST_104 : Operation 2454 [1/1] (0.00ns)   --->   "%bitcast_ln37_78 = bitcast i64 %p_38" [CCode/viterbi.c:37]   --->   Operation 2454 'bitcast' 'bitcast_ln37_78' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_104 : Operation 2455 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_78, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2455 'partselect' 'tmp_119' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_104 : Operation 2456 [1/1] (0.00ns)   --->   "%trunc_ln37_78 = trunc i64 %bitcast_ln37_78" [CCode/viterbi.c:37]   --->   Operation 2456 'trunc' 'trunc_ln37_78' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_104 : Operation 2457 [1/1] (0.00ns)   --->   "%bitcast_ln37_79 = bitcast i64 %select_ln37_38" [CCode/viterbi.c:37]   --->   Operation 2457 'bitcast' 'bitcast_ln37_79' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_104 : Operation 2458 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_79, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2458 'partselect' 'tmp_120' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_104 : Operation 2459 [1/1] (0.00ns)   --->   "%trunc_ln37_79 = trunc i64 %bitcast_ln37_79" [CCode/viterbi.c:37]   --->   Operation 2459 'trunc' 'trunc_ln37_79' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_104 : Operation 2460 [1/1] (1.88ns)   --->   "%icmp_ln37_156 = icmp_ne  i11 %tmp_119, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2460 'icmp' 'icmp_ln37_156' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2461 [1/1] (2.89ns)   --->   "%icmp_ln37_157 = icmp_eq  i52 %trunc_ln37_78, i52 0" [CCode/viterbi.c:37]   --->   Operation 2461 'icmp' 'icmp_ln37_157' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_79)   --->   "%or_ln37_78 = or i1 %icmp_ln37_157, i1 %icmp_ln37_156" [CCode/viterbi.c:37]   --->   Operation 2462 'or' 'or_ln37_78' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2463 [1/1] (1.88ns)   --->   "%icmp_ln37_158 = icmp_ne  i11 %tmp_120, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2463 'icmp' 'icmp_ln37_158' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2464 [1/1] (2.89ns)   --->   "%icmp_ln37_159 = icmp_eq  i52 %trunc_ln37_79, i52 0" [CCode/viterbi.c:37]   --->   Operation 2464 'icmp' 'icmp_ln37_159' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_79)   --->   "%or_ln37_79 = or i1 %icmp_ln37_159, i1 %icmp_ln37_158" [CCode/viterbi.c:37]   --->   Operation 2465 'or' 'or_ln37_79' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_79)   --->   "%and_ln37_78 = and i1 %or_ln37_78, i1 %or_ln37_79" [CCode/viterbi.c:37]   --->   Operation 2466 'and' 'and_ln37_78' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2467 [1/2] (5.46ns)   --->   "%tmp_121 = fcmp_olt  i64 %p_38, i64 %select_ln37_38" [CCode/viterbi.c:37]   --->   Operation 2467 'dcmp' 'tmp_121' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2468 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_79 = and i1 %and_ln37_78, i1 %tmp_121" [CCode/viterbi.c:37]   --->   Operation 2468 'and' 'and_ln37_79' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2469 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_39 = select i1 %and_ln37_79, i64 %p_38, i64 %select_ln37_38" [CCode/viterbi.c:37]   --->   Operation 2469 'select' 'select_ln37_39' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 105 <SV = 97> <Delay = 5.46>
ST_105 : Operation 2470 [2/2] (5.46ns)   --->   "%tmp_124 = fcmp_olt  i64 %p_39, i64 %select_ln37_39" [CCode/viterbi.c:37]   --->   Operation 2470 'dcmp' 'tmp_124' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 98> <Delay = 7.91>
ST_106 : Operation 2471 [1/1] (0.00ns)   --->   "%bitcast_ln37_80 = bitcast i64 %p_39" [CCode/viterbi.c:37]   --->   Operation 2471 'bitcast' 'bitcast_ln37_80' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_106 : Operation 2472 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_80, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2472 'partselect' 'tmp_122' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_106 : Operation 2473 [1/1] (0.00ns)   --->   "%trunc_ln37_80 = trunc i64 %bitcast_ln37_80" [CCode/viterbi.c:37]   --->   Operation 2473 'trunc' 'trunc_ln37_80' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_106 : Operation 2474 [1/1] (0.00ns)   --->   "%bitcast_ln37_81 = bitcast i64 %select_ln37_39" [CCode/viterbi.c:37]   --->   Operation 2474 'bitcast' 'bitcast_ln37_81' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_106 : Operation 2475 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_81, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2475 'partselect' 'tmp_123' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_106 : Operation 2476 [1/1] (0.00ns)   --->   "%trunc_ln37_81 = trunc i64 %bitcast_ln37_81" [CCode/viterbi.c:37]   --->   Operation 2476 'trunc' 'trunc_ln37_81' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_106 : Operation 2477 [1/1] (1.88ns)   --->   "%icmp_ln37_160 = icmp_ne  i11 %tmp_122, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2477 'icmp' 'icmp_ln37_160' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2478 [1/1] (2.89ns)   --->   "%icmp_ln37_161 = icmp_eq  i52 %trunc_ln37_80, i52 0" [CCode/viterbi.c:37]   --->   Operation 2478 'icmp' 'icmp_ln37_161' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_81)   --->   "%or_ln37_80 = or i1 %icmp_ln37_161, i1 %icmp_ln37_160" [CCode/viterbi.c:37]   --->   Operation 2479 'or' 'or_ln37_80' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2480 [1/1] (1.88ns)   --->   "%icmp_ln37_162 = icmp_ne  i11 %tmp_123, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2480 'icmp' 'icmp_ln37_162' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2481 [1/1] (2.89ns)   --->   "%icmp_ln37_163 = icmp_eq  i52 %trunc_ln37_81, i52 0" [CCode/viterbi.c:37]   --->   Operation 2481 'icmp' 'icmp_ln37_163' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_81)   --->   "%or_ln37_81 = or i1 %icmp_ln37_163, i1 %icmp_ln37_162" [CCode/viterbi.c:37]   --->   Operation 2482 'or' 'or_ln37_81' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_81)   --->   "%and_ln37_80 = and i1 %or_ln37_80, i1 %or_ln37_81" [CCode/viterbi.c:37]   --->   Operation 2483 'and' 'and_ln37_80' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2484 [1/2] (5.46ns)   --->   "%tmp_124 = fcmp_olt  i64 %p_39, i64 %select_ln37_39" [CCode/viterbi.c:37]   --->   Operation 2484 'dcmp' 'tmp_124' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2485 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_81 = and i1 %and_ln37_80, i1 %tmp_124" [CCode/viterbi.c:37]   --->   Operation 2485 'and' 'and_ln37_81' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2486 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_40 = select i1 %and_ln37_81, i64 %p_39, i64 %select_ln37_39" [CCode/viterbi.c:37]   --->   Operation 2486 'select' 'select_ln37_40' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 107 <SV = 99> <Delay = 5.46>
ST_107 : Operation 2487 [2/2] (5.46ns)   --->   "%tmp_127 = fcmp_olt  i64 %p_40, i64 %select_ln37_40" [CCode/viterbi.c:37]   --->   Operation 2487 'dcmp' 'tmp_127' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 100> <Delay = 7.91>
ST_108 : Operation 2488 [1/1] (0.00ns)   --->   "%bitcast_ln37_82 = bitcast i64 %p_40" [CCode/viterbi.c:37]   --->   Operation 2488 'bitcast' 'bitcast_ln37_82' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_108 : Operation 2489 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_82, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2489 'partselect' 'tmp_125' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_108 : Operation 2490 [1/1] (0.00ns)   --->   "%trunc_ln37_82 = trunc i64 %bitcast_ln37_82" [CCode/viterbi.c:37]   --->   Operation 2490 'trunc' 'trunc_ln37_82' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_108 : Operation 2491 [1/1] (0.00ns)   --->   "%bitcast_ln37_83 = bitcast i64 %select_ln37_40" [CCode/viterbi.c:37]   --->   Operation 2491 'bitcast' 'bitcast_ln37_83' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_108 : Operation 2492 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_83, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2492 'partselect' 'tmp_126' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_108 : Operation 2493 [1/1] (0.00ns)   --->   "%trunc_ln37_83 = trunc i64 %bitcast_ln37_83" [CCode/viterbi.c:37]   --->   Operation 2493 'trunc' 'trunc_ln37_83' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_108 : Operation 2494 [1/1] (1.88ns)   --->   "%icmp_ln37_164 = icmp_ne  i11 %tmp_125, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2494 'icmp' 'icmp_ln37_164' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2495 [1/1] (2.89ns)   --->   "%icmp_ln37_165 = icmp_eq  i52 %trunc_ln37_82, i52 0" [CCode/viterbi.c:37]   --->   Operation 2495 'icmp' 'icmp_ln37_165' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_83)   --->   "%or_ln37_82 = or i1 %icmp_ln37_165, i1 %icmp_ln37_164" [CCode/viterbi.c:37]   --->   Operation 2496 'or' 'or_ln37_82' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2497 [1/1] (1.88ns)   --->   "%icmp_ln37_166 = icmp_ne  i11 %tmp_126, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2497 'icmp' 'icmp_ln37_166' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2498 [1/1] (2.89ns)   --->   "%icmp_ln37_167 = icmp_eq  i52 %trunc_ln37_83, i52 0" [CCode/viterbi.c:37]   --->   Operation 2498 'icmp' 'icmp_ln37_167' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_83)   --->   "%or_ln37_83 = or i1 %icmp_ln37_167, i1 %icmp_ln37_166" [CCode/viterbi.c:37]   --->   Operation 2499 'or' 'or_ln37_83' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_83)   --->   "%and_ln37_82 = and i1 %or_ln37_82, i1 %or_ln37_83" [CCode/viterbi.c:37]   --->   Operation 2500 'and' 'and_ln37_82' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2501 [1/2] (5.46ns)   --->   "%tmp_127 = fcmp_olt  i64 %p_40, i64 %select_ln37_40" [CCode/viterbi.c:37]   --->   Operation 2501 'dcmp' 'tmp_127' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2502 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_83 = and i1 %and_ln37_82, i1 %tmp_127" [CCode/viterbi.c:37]   --->   Operation 2502 'and' 'and_ln37_83' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2503 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_41 = select i1 %and_ln37_83, i64 %p_40, i64 %select_ln37_40" [CCode/viterbi.c:37]   --->   Operation 2503 'select' 'select_ln37_41' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 109 <SV = 101> <Delay = 5.46>
ST_109 : Operation 2504 [2/2] (5.46ns)   --->   "%tmp_130 = fcmp_olt  i64 %p_41, i64 %select_ln37_41" [CCode/viterbi.c:37]   --->   Operation 2504 'dcmp' 'tmp_130' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 102> <Delay = 7.91>
ST_110 : Operation 2505 [1/1] (0.00ns)   --->   "%bitcast_ln37_84 = bitcast i64 %p_41" [CCode/viterbi.c:37]   --->   Operation 2505 'bitcast' 'bitcast_ln37_84' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_110 : Operation 2506 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_84, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2506 'partselect' 'tmp_128' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_110 : Operation 2507 [1/1] (0.00ns)   --->   "%trunc_ln37_84 = trunc i64 %bitcast_ln37_84" [CCode/viterbi.c:37]   --->   Operation 2507 'trunc' 'trunc_ln37_84' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_110 : Operation 2508 [1/1] (0.00ns)   --->   "%bitcast_ln37_85 = bitcast i64 %select_ln37_41" [CCode/viterbi.c:37]   --->   Operation 2508 'bitcast' 'bitcast_ln37_85' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_110 : Operation 2509 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_85, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2509 'partselect' 'tmp_129' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_110 : Operation 2510 [1/1] (0.00ns)   --->   "%trunc_ln37_85 = trunc i64 %bitcast_ln37_85" [CCode/viterbi.c:37]   --->   Operation 2510 'trunc' 'trunc_ln37_85' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_110 : Operation 2511 [1/1] (1.88ns)   --->   "%icmp_ln37_168 = icmp_ne  i11 %tmp_128, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2511 'icmp' 'icmp_ln37_168' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2512 [1/1] (2.89ns)   --->   "%icmp_ln37_169 = icmp_eq  i52 %trunc_ln37_84, i52 0" [CCode/viterbi.c:37]   --->   Operation 2512 'icmp' 'icmp_ln37_169' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_85)   --->   "%or_ln37_84 = or i1 %icmp_ln37_169, i1 %icmp_ln37_168" [CCode/viterbi.c:37]   --->   Operation 2513 'or' 'or_ln37_84' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2514 [1/1] (1.88ns)   --->   "%icmp_ln37_170 = icmp_ne  i11 %tmp_129, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2514 'icmp' 'icmp_ln37_170' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2515 [1/1] (2.89ns)   --->   "%icmp_ln37_171 = icmp_eq  i52 %trunc_ln37_85, i52 0" [CCode/viterbi.c:37]   --->   Operation 2515 'icmp' 'icmp_ln37_171' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_85)   --->   "%or_ln37_85 = or i1 %icmp_ln37_171, i1 %icmp_ln37_170" [CCode/viterbi.c:37]   --->   Operation 2516 'or' 'or_ln37_85' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_85)   --->   "%and_ln37_84 = and i1 %or_ln37_84, i1 %or_ln37_85" [CCode/viterbi.c:37]   --->   Operation 2517 'and' 'and_ln37_84' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2518 [1/2] (5.46ns)   --->   "%tmp_130 = fcmp_olt  i64 %p_41, i64 %select_ln37_41" [CCode/viterbi.c:37]   --->   Operation 2518 'dcmp' 'tmp_130' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2519 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_85 = and i1 %and_ln37_84, i1 %tmp_130" [CCode/viterbi.c:37]   --->   Operation 2519 'and' 'and_ln37_85' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2520 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_42 = select i1 %and_ln37_85, i64 %p_41, i64 %select_ln37_41" [CCode/viterbi.c:37]   --->   Operation 2520 'select' 'select_ln37_42' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 111 <SV = 103> <Delay = 5.46>
ST_111 : Operation 2521 [2/2] (5.46ns)   --->   "%tmp_133 = fcmp_olt  i64 %p_42, i64 %select_ln37_42" [CCode/viterbi.c:37]   --->   Operation 2521 'dcmp' 'tmp_133' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 104> <Delay = 7.91>
ST_112 : Operation 2522 [1/1] (0.00ns)   --->   "%bitcast_ln37_86 = bitcast i64 %p_42" [CCode/viterbi.c:37]   --->   Operation 2522 'bitcast' 'bitcast_ln37_86' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_112 : Operation 2523 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_86, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2523 'partselect' 'tmp_131' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_112 : Operation 2524 [1/1] (0.00ns)   --->   "%trunc_ln37_86 = trunc i64 %bitcast_ln37_86" [CCode/viterbi.c:37]   --->   Operation 2524 'trunc' 'trunc_ln37_86' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_112 : Operation 2525 [1/1] (0.00ns)   --->   "%bitcast_ln37_87 = bitcast i64 %select_ln37_42" [CCode/viterbi.c:37]   --->   Operation 2525 'bitcast' 'bitcast_ln37_87' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_112 : Operation 2526 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_87, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2526 'partselect' 'tmp_132' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_112 : Operation 2527 [1/1] (0.00ns)   --->   "%trunc_ln37_87 = trunc i64 %bitcast_ln37_87" [CCode/viterbi.c:37]   --->   Operation 2527 'trunc' 'trunc_ln37_87' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_112 : Operation 2528 [1/1] (1.88ns)   --->   "%icmp_ln37_172 = icmp_ne  i11 %tmp_131, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2528 'icmp' 'icmp_ln37_172' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2529 [1/1] (2.89ns)   --->   "%icmp_ln37_173 = icmp_eq  i52 %trunc_ln37_86, i52 0" [CCode/viterbi.c:37]   --->   Operation 2529 'icmp' 'icmp_ln37_173' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_87)   --->   "%or_ln37_86 = or i1 %icmp_ln37_173, i1 %icmp_ln37_172" [CCode/viterbi.c:37]   --->   Operation 2530 'or' 'or_ln37_86' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2531 [1/1] (1.88ns)   --->   "%icmp_ln37_174 = icmp_ne  i11 %tmp_132, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2531 'icmp' 'icmp_ln37_174' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2532 [1/1] (2.89ns)   --->   "%icmp_ln37_175 = icmp_eq  i52 %trunc_ln37_87, i52 0" [CCode/viterbi.c:37]   --->   Operation 2532 'icmp' 'icmp_ln37_175' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_87)   --->   "%or_ln37_87 = or i1 %icmp_ln37_175, i1 %icmp_ln37_174" [CCode/viterbi.c:37]   --->   Operation 2533 'or' 'or_ln37_87' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_87)   --->   "%and_ln37_86 = and i1 %or_ln37_86, i1 %or_ln37_87" [CCode/viterbi.c:37]   --->   Operation 2534 'and' 'and_ln37_86' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2535 [1/2] (5.46ns)   --->   "%tmp_133 = fcmp_olt  i64 %p_42, i64 %select_ln37_42" [CCode/viterbi.c:37]   --->   Operation 2535 'dcmp' 'tmp_133' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2536 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_87 = and i1 %and_ln37_86, i1 %tmp_133" [CCode/viterbi.c:37]   --->   Operation 2536 'and' 'and_ln37_87' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2537 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_43 = select i1 %and_ln37_87, i64 %p_42, i64 %select_ln37_42" [CCode/viterbi.c:37]   --->   Operation 2537 'select' 'select_ln37_43' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 113 <SV = 105> <Delay = 5.46>
ST_113 : Operation 2538 [2/2] (5.46ns)   --->   "%tmp_136 = fcmp_olt  i64 %p_43, i64 %select_ln37_43" [CCode/viterbi.c:37]   --->   Operation 2538 'dcmp' 'tmp_136' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 106> <Delay = 7.91>
ST_114 : Operation 2539 [1/1] (0.00ns)   --->   "%bitcast_ln37_88 = bitcast i64 %p_43" [CCode/viterbi.c:37]   --->   Operation 2539 'bitcast' 'bitcast_ln37_88' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_114 : Operation 2540 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_88, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2540 'partselect' 'tmp_134' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_114 : Operation 2541 [1/1] (0.00ns)   --->   "%trunc_ln37_88 = trunc i64 %bitcast_ln37_88" [CCode/viterbi.c:37]   --->   Operation 2541 'trunc' 'trunc_ln37_88' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_114 : Operation 2542 [1/1] (0.00ns)   --->   "%bitcast_ln37_89 = bitcast i64 %select_ln37_43" [CCode/viterbi.c:37]   --->   Operation 2542 'bitcast' 'bitcast_ln37_89' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_114 : Operation 2543 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_89, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2543 'partselect' 'tmp_135' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_114 : Operation 2544 [1/1] (0.00ns)   --->   "%trunc_ln37_89 = trunc i64 %bitcast_ln37_89" [CCode/viterbi.c:37]   --->   Operation 2544 'trunc' 'trunc_ln37_89' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_114 : Operation 2545 [1/1] (1.88ns)   --->   "%icmp_ln37_176 = icmp_ne  i11 %tmp_134, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2545 'icmp' 'icmp_ln37_176' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2546 [1/1] (2.89ns)   --->   "%icmp_ln37_177 = icmp_eq  i52 %trunc_ln37_88, i52 0" [CCode/viterbi.c:37]   --->   Operation 2546 'icmp' 'icmp_ln37_177' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_89)   --->   "%or_ln37_88 = or i1 %icmp_ln37_177, i1 %icmp_ln37_176" [CCode/viterbi.c:37]   --->   Operation 2547 'or' 'or_ln37_88' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2548 [1/1] (1.88ns)   --->   "%icmp_ln37_178 = icmp_ne  i11 %tmp_135, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2548 'icmp' 'icmp_ln37_178' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2549 [1/1] (2.89ns)   --->   "%icmp_ln37_179 = icmp_eq  i52 %trunc_ln37_89, i52 0" [CCode/viterbi.c:37]   --->   Operation 2549 'icmp' 'icmp_ln37_179' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_89)   --->   "%or_ln37_89 = or i1 %icmp_ln37_179, i1 %icmp_ln37_178" [CCode/viterbi.c:37]   --->   Operation 2550 'or' 'or_ln37_89' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_89)   --->   "%and_ln37_88 = and i1 %or_ln37_88, i1 %or_ln37_89" [CCode/viterbi.c:37]   --->   Operation 2551 'and' 'and_ln37_88' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2552 [1/2] (5.46ns)   --->   "%tmp_136 = fcmp_olt  i64 %p_43, i64 %select_ln37_43" [CCode/viterbi.c:37]   --->   Operation 2552 'dcmp' 'tmp_136' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2553 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_89 = and i1 %and_ln37_88, i1 %tmp_136" [CCode/viterbi.c:37]   --->   Operation 2553 'and' 'and_ln37_89' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2554 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_44 = select i1 %and_ln37_89, i64 %p_43, i64 %select_ln37_43" [CCode/viterbi.c:37]   --->   Operation 2554 'select' 'select_ln37_44' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 115 <SV = 107> <Delay = 5.46>
ST_115 : Operation 2555 [2/2] (5.46ns)   --->   "%tmp_139 = fcmp_olt  i64 %p_44, i64 %select_ln37_44" [CCode/viterbi.c:37]   --->   Operation 2555 'dcmp' 'tmp_139' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 108> <Delay = 7.91>
ST_116 : Operation 2556 [1/1] (0.00ns)   --->   "%bitcast_ln37_90 = bitcast i64 %p_44" [CCode/viterbi.c:37]   --->   Operation 2556 'bitcast' 'bitcast_ln37_90' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_116 : Operation 2557 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_90, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2557 'partselect' 'tmp_137' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_116 : Operation 2558 [1/1] (0.00ns)   --->   "%trunc_ln37_90 = trunc i64 %bitcast_ln37_90" [CCode/viterbi.c:37]   --->   Operation 2558 'trunc' 'trunc_ln37_90' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_116 : Operation 2559 [1/1] (0.00ns)   --->   "%bitcast_ln37_91 = bitcast i64 %select_ln37_44" [CCode/viterbi.c:37]   --->   Operation 2559 'bitcast' 'bitcast_ln37_91' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_116 : Operation 2560 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_91, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2560 'partselect' 'tmp_138' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_116 : Operation 2561 [1/1] (0.00ns)   --->   "%trunc_ln37_91 = trunc i64 %bitcast_ln37_91" [CCode/viterbi.c:37]   --->   Operation 2561 'trunc' 'trunc_ln37_91' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_116 : Operation 2562 [1/1] (1.88ns)   --->   "%icmp_ln37_180 = icmp_ne  i11 %tmp_137, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2562 'icmp' 'icmp_ln37_180' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2563 [1/1] (2.89ns)   --->   "%icmp_ln37_181 = icmp_eq  i52 %trunc_ln37_90, i52 0" [CCode/viterbi.c:37]   --->   Operation 2563 'icmp' 'icmp_ln37_181' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_91)   --->   "%or_ln37_90 = or i1 %icmp_ln37_181, i1 %icmp_ln37_180" [CCode/viterbi.c:37]   --->   Operation 2564 'or' 'or_ln37_90' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2565 [1/1] (1.88ns)   --->   "%icmp_ln37_182 = icmp_ne  i11 %tmp_138, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2565 'icmp' 'icmp_ln37_182' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2566 [1/1] (2.89ns)   --->   "%icmp_ln37_183 = icmp_eq  i52 %trunc_ln37_91, i52 0" [CCode/viterbi.c:37]   --->   Operation 2566 'icmp' 'icmp_ln37_183' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_91)   --->   "%or_ln37_91 = or i1 %icmp_ln37_183, i1 %icmp_ln37_182" [CCode/viterbi.c:37]   --->   Operation 2567 'or' 'or_ln37_91' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_91)   --->   "%and_ln37_90 = and i1 %or_ln37_90, i1 %or_ln37_91" [CCode/viterbi.c:37]   --->   Operation 2568 'and' 'and_ln37_90' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2569 [1/2] (5.46ns)   --->   "%tmp_139 = fcmp_olt  i64 %p_44, i64 %select_ln37_44" [CCode/viterbi.c:37]   --->   Operation 2569 'dcmp' 'tmp_139' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2570 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_91 = and i1 %and_ln37_90, i1 %tmp_139" [CCode/viterbi.c:37]   --->   Operation 2570 'and' 'and_ln37_91' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2571 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_45 = select i1 %and_ln37_91, i64 %p_44, i64 %select_ln37_44" [CCode/viterbi.c:37]   --->   Operation 2571 'select' 'select_ln37_45' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 117 <SV = 109> <Delay = 5.46>
ST_117 : Operation 2572 [2/2] (5.46ns)   --->   "%tmp_142 = fcmp_olt  i64 %p_45, i64 %select_ln37_45" [CCode/viterbi.c:37]   --->   Operation 2572 'dcmp' 'tmp_142' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 110> <Delay = 7.91>
ST_118 : Operation 2573 [1/1] (0.00ns)   --->   "%bitcast_ln37_92 = bitcast i64 %p_45" [CCode/viterbi.c:37]   --->   Operation 2573 'bitcast' 'bitcast_ln37_92' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_118 : Operation 2574 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_92, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2574 'partselect' 'tmp_140' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_118 : Operation 2575 [1/1] (0.00ns)   --->   "%trunc_ln37_92 = trunc i64 %bitcast_ln37_92" [CCode/viterbi.c:37]   --->   Operation 2575 'trunc' 'trunc_ln37_92' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_118 : Operation 2576 [1/1] (0.00ns)   --->   "%bitcast_ln37_93 = bitcast i64 %select_ln37_45" [CCode/viterbi.c:37]   --->   Operation 2576 'bitcast' 'bitcast_ln37_93' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_118 : Operation 2577 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_93, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2577 'partselect' 'tmp_141' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_118 : Operation 2578 [1/1] (0.00ns)   --->   "%trunc_ln37_93 = trunc i64 %bitcast_ln37_93" [CCode/viterbi.c:37]   --->   Operation 2578 'trunc' 'trunc_ln37_93' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_118 : Operation 2579 [1/1] (1.88ns)   --->   "%icmp_ln37_184 = icmp_ne  i11 %tmp_140, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2579 'icmp' 'icmp_ln37_184' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2580 [1/1] (2.89ns)   --->   "%icmp_ln37_185 = icmp_eq  i52 %trunc_ln37_92, i52 0" [CCode/viterbi.c:37]   --->   Operation 2580 'icmp' 'icmp_ln37_185' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_93)   --->   "%or_ln37_92 = or i1 %icmp_ln37_185, i1 %icmp_ln37_184" [CCode/viterbi.c:37]   --->   Operation 2581 'or' 'or_ln37_92' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2582 [1/1] (1.88ns)   --->   "%icmp_ln37_186 = icmp_ne  i11 %tmp_141, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2582 'icmp' 'icmp_ln37_186' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2583 [1/1] (2.89ns)   --->   "%icmp_ln37_187 = icmp_eq  i52 %trunc_ln37_93, i52 0" [CCode/viterbi.c:37]   --->   Operation 2583 'icmp' 'icmp_ln37_187' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_93)   --->   "%or_ln37_93 = or i1 %icmp_ln37_187, i1 %icmp_ln37_186" [CCode/viterbi.c:37]   --->   Operation 2584 'or' 'or_ln37_93' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2585 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_93)   --->   "%and_ln37_92 = and i1 %or_ln37_92, i1 %or_ln37_93" [CCode/viterbi.c:37]   --->   Operation 2585 'and' 'and_ln37_92' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2586 [1/2] (5.46ns)   --->   "%tmp_142 = fcmp_olt  i64 %p_45, i64 %select_ln37_45" [CCode/viterbi.c:37]   --->   Operation 2586 'dcmp' 'tmp_142' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2587 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_93 = and i1 %and_ln37_92, i1 %tmp_142" [CCode/viterbi.c:37]   --->   Operation 2587 'and' 'and_ln37_93' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2588 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_46 = select i1 %and_ln37_93, i64 %p_45, i64 %select_ln37_45" [CCode/viterbi.c:37]   --->   Operation 2588 'select' 'select_ln37_46' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 119 <SV = 111> <Delay = 5.46>
ST_119 : Operation 2589 [2/2] (5.46ns)   --->   "%tmp_145 = fcmp_olt  i64 %p_46, i64 %select_ln37_46" [CCode/viterbi.c:37]   --->   Operation 2589 'dcmp' 'tmp_145' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 112> <Delay = 7.91>
ST_120 : Operation 2590 [1/1] (0.00ns)   --->   "%bitcast_ln37_94 = bitcast i64 %p_46" [CCode/viterbi.c:37]   --->   Operation 2590 'bitcast' 'bitcast_ln37_94' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_120 : Operation 2591 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_94, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2591 'partselect' 'tmp_143' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_120 : Operation 2592 [1/1] (0.00ns)   --->   "%trunc_ln37_94 = trunc i64 %bitcast_ln37_94" [CCode/viterbi.c:37]   --->   Operation 2592 'trunc' 'trunc_ln37_94' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_120 : Operation 2593 [1/1] (0.00ns)   --->   "%bitcast_ln37_95 = bitcast i64 %select_ln37_46" [CCode/viterbi.c:37]   --->   Operation 2593 'bitcast' 'bitcast_ln37_95' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_120 : Operation 2594 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_95, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2594 'partselect' 'tmp_144' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_120 : Operation 2595 [1/1] (0.00ns)   --->   "%trunc_ln37_95 = trunc i64 %bitcast_ln37_95" [CCode/viterbi.c:37]   --->   Operation 2595 'trunc' 'trunc_ln37_95' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_120 : Operation 2596 [1/1] (1.88ns)   --->   "%icmp_ln37_188 = icmp_ne  i11 %tmp_143, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2596 'icmp' 'icmp_ln37_188' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2597 [1/1] (2.89ns)   --->   "%icmp_ln37_189 = icmp_eq  i52 %trunc_ln37_94, i52 0" [CCode/viterbi.c:37]   --->   Operation 2597 'icmp' 'icmp_ln37_189' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_95)   --->   "%or_ln37_94 = or i1 %icmp_ln37_189, i1 %icmp_ln37_188" [CCode/viterbi.c:37]   --->   Operation 2598 'or' 'or_ln37_94' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2599 [1/1] (1.88ns)   --->   "%icmp_ln37_190 = icmp_ne  i11 %tmp_144, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2599 'icmp' 'icmp_ln37_190' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2600 [1/1] (2.89ns)   --->   "%icmp_ln37_191 = icmp_eq  i52 %trunc_ln37_95, i52 0" [CCode/viterbi.c:37]   --->   Operation 2600 'icmp' 'icmp_ln37_191' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_95)   --->   "%or_ln37_95 = or i1 %icmp_ln37_191, i1 %icmp_ln37_190" [CCode/viterbi.c:37]   --->   Operation 2601 'or' 'or_ln37_95' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_95)   --->   "%and_ln37_94 = and i1 %or_ln37_94, i1 %or_ln37_95" [CCode/viterbi.c:37]   --->   Operation 2602 'and' 'and_ln37_94' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2603 [1/2] (5.46ns)   --->   "%tmp_145 = fcmp_olt  i64 %p_46, i64 %select_ln37_46" [CCode/viterbi.c:37]   --->   Operation 2603 'dcmp' 'tmp_145' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2604 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_95 = and i1 %and_ln37_94, i1 %tmp_145" [CCode/viterbi.c:37]   --->   Operation 2604 'and' 'and_ln37_95' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2605 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_47 = select i1 %and_ln37_95, i64 %p_46, i64 %select_ln37_46" [CCode/viterbi.c:37]   --->   Operation 2605 'select' 'select_ln37_47' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 121 <SV = 113> <Delay = 5.46>
ST_121 : Operation 2606 [2/2] (5.46ns)   --->   "%tmp_148 = fcmp_olt  i64 %p_47, i64 %select_ln37_47" [CCode/viterbi.c:37]   --->   Operation 2606 'dcmp' 'tmp_148' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 114> <Delay = 7.91>
ST_122 : Operation 2607 [1/1] (0.00ns)   --->   "%bitcast_ln37_96 = bitcast i64 %p_47" [CCode/viterbi.c:37]   --->   Operation 2607 'bitcast' 'bitcast_ln37_96' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_122 : Operation 2608 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_96, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2608 'partselect' 'tmp_146' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_122 : Operation 2609 [1/1] (0.00ns)   --->   "%trunc_ln37_96 = trunc i64 %bitcast_ln37_96" [CCode/viterbi.c:37]   --->   Operation 2609 'trunc' 'trunc_ln37_96' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_122 : Operation 2610 [1/1] (0.00ns)   --->   "%bitcast_ln37_97 = bitcast i64 %select_ln37_47" [CCode/viterbi.c:37]   --->   Operation 2610 'bitcast' 'bitcast_ln37_97' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_122 : Operation 2611 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_97, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2611 'partselect' 'tmp_147' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_122 : Operation 2612 [1/1] (0.00ns)   --->   "%trunc_ln37_97 = trunc i64 %bitcast_ln37_97" [CCode/viterbi.c:37]   --->   Operation 2612 'trunc' 'trunc_ln37_97' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_122 : Operation 2613 [1/1] (1.88ns)   --->   "%icmp_ln37_192 = icmp_ne  i11 %tmp_146, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2613 'icmp' 'icmp_ln37_192' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2614 [1/1] (2.89ns)   --->   "%icmp_ln37_193 = icmp_eq  i52 %trunc_ln37_96, i52 0" [CCode/viterbi.c:37]   --->   Operation 2614 'icmp' 'icmp_ln37_193' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_97)   --->   "%or_ln37_96 = or i1 %icmp_ln37_193, i1 %icmp_ln37_192" [CCode/viterbi.c:37]   --->   Operation 2615 'or' 'or_ln37_96' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2616 [1/1] (1.88ns)   --->   "%icmp_ln37_194 = icmp_ne  i11 %tmp_147, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2616 'icmp' 'icmp_ln37_194' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2617 [1/1] (2.89ns)   --->   "%icmp_ln37_195 = icmp_eq  i52 %trunc_ln37_97, i52 0" [CCode/viterbi.c:37]   --->   Operation 2617 'icmp' 'icmp_ln37_195' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2618 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_97)   --->   "%or_ln37_97 = or i1 %icmp_ln37_195, i1 %icmp_ln37_194" [CCode/viterbi.c:37]   --->   Operation 2618 'or' 'or_ln37_97' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2619 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_97)   --->   "%and_ln37_96 = and i1 %or_ln37_96, i1 %or_ln37_97" [CCode/viterbi.c:37]   --->   Operation 2619 'and' 'and_ln37_96' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2620 [1/2] (5.46ns)   --->   "%tmp_148 = fcmp_olt  i64 %p_47, i64 %select_ln37_47" [CCode/viterbi.c:37]   --->   Operation 2620 'dcmp' 'tmp_148' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2621 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_97 = and i1 %and_ln37_96, i1 %tmp_148" [CCode/viterbi.c:37]   --->   Operation 2621 'and' 'and_ln37_97' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2622 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_48 = select i1 %and_ln37_97, i64 %p_47, i64 %select_ln37_47" [CCode/viterbi.c:37]   --->   Operation 2622 'select' 'select_ln37_48' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 123 <SV = 115> <Delay = 5.46>
ST_123 : Operation 2623 [2/2] (5.46ns)   --->   "%tmp_151 = fcmp_olt  i64 %p_48, i64 %select_ln37_48" [CCode/viterbi.c:37]   --->   Operation 2623 'dcmp' 'tmp_151' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 116> <Delay = 7.91>
ST_124 : Operation 2624 [1/1] (0.00ns)   --->   "%bitcast_ln37_98 = bitcast i64 %p_48" [CCode/viterbi.c:37]   --->   Operation 2624 'bitcast' 'bitcast_ln37_98' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_124 : Operation 2625 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_98, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2625 'partselect' 'tmp_149' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_124 : Operation 2626 [1/1] (0.00ns)   --->   "%trunc_ln37_98 = trunc i64 %bitcast_ln37_98" [CCode/viterbi.c:37]   --->   Operation 2626 'trunc' 'trunc_ln37_98' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_124 : Operation 2627 [1/1] (0.00ns)   --->   "%bitcast_ln37_99 = bitcast i64 %select_ln37_48" [CCode/viterbi.c:37]   --->   Operation 2627 'bitcast' 'bitcast_ln37_99' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_124 : Operation 2628 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_99, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2628 'partselect' 'tmp_150' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_124 : Operation 2629 [1/1] (0.00ns)   --->   "%trunc_ln37_99 = trunc i64 %bitcast_ln37_99" [CCode/viterbi.c:37]   --->   Operation 2629 'trunc' 'trunc_ln37_99' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_124 : Operation 2630 [1/1] (1.88ns)   --->   "%icmp_ln37_196 = icmp_ne  i11 %tmp_149, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2630 'icmp' 'icmp_ln37_196' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2631 [1/1] (2.89ns)   --->   "%icmp_ln37_197 = icmp_eq  i52 %trunc_ln37_98, i52 0" [CCode/viterbi.c:37]   --->   Operation 2631 'icmp' 'icmp_ln37_197' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_99)   --->   "%or_ln37_98 = or i1 %icmp_ln37_197, i1 %icmp_ln37_196" [CCode/viterbi.c:37]   --->   Operation 2632 'or' 'or_ln37_98' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2633 [1/1] (1.88ns)   --->   "%icmp_ln37_198 = icmp_ne  i11 %tmp_150, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2633 'icmp' 'icmp_ln37_198' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2634 [1/1] (2.89ns)   --->   "%icmp_ln37_199 = icmp_eq  i52 %trunc_ln37_99, i52 0" [CCode/viterbi.c:37]   --->   Operation 2634 'icmp' 'icmp_ln37_199' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_99)   --->   "%or_ln37_99 = or i1 %icmp_ln37_199, i1 %icmp_ln37_198" [CCode/viterbi.c:37]   --->   Operation 2635 'or' 'or_ln37_99' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_99)   --->   "%and_ln37_98 = and i1 %or_ln37_98, i1 %or_ln37_99" [CCode/viterbi.c:37]   --->   Operation 2636 'and' 'and_ln37_98' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2637 [1/2] (5.46ns)   --->   "%tmp_151 = fcmp_olt  i64 %p_48, i64 %select_ln37_48" [CCode/viterbi.c:37]   --->   Operation 2637 'dcmp' 'tmp_151' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2638 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_99 = and i1 %and_ln37_98, i1 %tmp_151" [CCode/viterbi.c:37]   --->   Operation 2638 'and' 'and_ln37_99' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2639 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_49 = select i1 %and_ln37_99, i64 %p_48, i64 %select_ln37_48" [CCode/viterbi.c:37]   --->   Operation 2639 'select' 'select_ln37_49' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 125 <SV = 117> <Delay = 5.46>
ST_125 : Operation 2640 [2/2] (5.46ns)   --->   "%tmp_154 = fcmp_olt  i64 %p_49, i64 %select_ln37_49" [CCode/viterbi.c:37]   --->   Operation 2640 'dcmp' 'tmp_154' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 118> <Delay = 7.91>
ST_126 : Operation 2641 [1/1] (0.00ns)   --->   "%bitcast_ln37_100 = bitcast i64 %p_49" [CCode/viterbi.c:37]   --->   Operation 2641 'bitcast' 'bitcast_ln37_100' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_126 : Operation 2642 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_100, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2642 'partselect' 'tmp_152' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_126 : Operation 2643 [1/1] (0.00ns)   --->   "%trunc_ln37_100 = trunc i64 %bitcast_ln37_100" [CCode/viterbi.c:37]   --->   Operation 2643 'trunc' 'trunc_ln37_100' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_126 : Operation 2644 [1/1] (0.00ns)   --->   "%bitcast_ln37_101 = bitcast i64 %select_ln37_49" [CCode/viterbi.c:37]   --->   Operation 2644 'bitcast' 'bitcast_ln37_101' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_126 : Operation 2645 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_101, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2645 'partselect' 'tmp_153' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_126 : Operation 2646 [1/1] (0.00ns)   --->   "%trunc_ln37_101 = trunc i64 %bitcast_ln37_101" [CCode/viterbi.c:37]   --->   Operation 2646 'trunc' 'trunc_ln37_101' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_126 : Operation 2647 [1/1] (1.88ns)   --->   "%icmp_ln37_200 = icmp_ne  i11 %tmp_152, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2647 'icmp' 'icmp_ln37_200' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2648 [1/1] (2.89ns)   --->   "%icmp_ln37_201 = icmp_eq  i52 %trunc_ln37_100, i52 0" [CCode/viterbi.c:37]   --->   Operation 2648 'icmp' 'icmp_ln37_201' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_101)   --->   "%or_ln37_100 = or i1 %icmp_ln37_201, i1 %icmp_ln37_200" [CCode/viterbi.c:37]   --->   Operation 2649 'or' 'or_ln37_100' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2650 [1/1] (1.88ns)   --->   "%icmp_ln37_202 = icmp_ne  i11 %tmp_153, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2650 'icmp' 'icmp_ln37_202' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2651 [1/1] (2.89ns)   --->   "%icmp_ln37_203 = icmp_eq  i52 %trunc_ln37_101, i52 0" [CCode/viterbi.c:37]   --->   Operation 2651 'icmp' 'icmp_ln37_203' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2652 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_101)   --->   "%or_ln37_101 = or i1 %icmp_ln37_203, i1 %icmp_ln37_202" [CCode/viterbi.c:37]   --->   Operation 2652 'or' 'or_ln37_101' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2653 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_101)   --->   "%and_ln37_100 = and i1 %or_ln37_100, i1 %or_ln37_101" [CCode/viterbi.c:37]   --->   Operation 2653 'and' 'and_ln37_100' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2654 [1/2] (5.46ns)   --->   "%tmp_154 = fcmp_olt  i64 %p_49, i64 %select_ln37_49" [CCode/viterbi.c:37]   --->   Operation 2654 'dcmp' 'tmp_154' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2655 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_101 = and i1 %and_ln37_100, i1 %tmp_154" [CCode/viterbi.c:37]   --->   Operation 2655 'and' 'and_ln37_101' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2656 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_50 = select i1 %and_ln37_101, i64 %p_49, i64 %select_ln37_49" [CCode/viterbi.c:37]   --->   Operation 2656 'select' 'select_ln37_50' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 127 <SV = 119> <Delay = 5.46>
ST_127 : Operation 2657 [2/2] (5.46ns)   --->   "%tmp_157 = fcmp_olt  i64 %p_50, i64 %select_ln37_50" [CCode/viterbi.c:37]   --->   Operation 2657 'dcmp' 'tmp_157' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 120> <Delay = 7.91>
ST_128 : Operation 2658 [1/1] (0.00ns)   --->   "%bitcast_ln37_102 = bitcast i64 %p_50" [CCode/viterbi.c:37]   --->   Operation 2658 'bitcast' 'bitcast_ln37_102' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_128 : Operation 2659 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_102, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2659 'partselect' 'tmp_155' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_128 : Operation 2660 [1/1] (0.00ns)   --->   "%trunc_ln37_102 = trunc i64 %bitcast_ln37_102" [CCode/viterbi.c:37]   --->   Operation 2660 'trunc' 'trunc_ln37_102' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_128 : Operation 2661 [1/1] (0.00ns)   --->   "%bitcast_ln37_103 = bitcast i64 %select_ln37_50" [CCode/viterbi.c:37]   --->   Operation 2661 'bitcast' 'bitcast_ln37_103' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_128 : Operation 2662 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_103, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2662 'partselect' 'tmp_156' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_128 : Operation 2663 [1/1] (0.00ns)   --->   "%trunc_ln37_103 = trunc i64 %bitcast_ln37_103" [CCode/viterbi.c:37]   --->   Operation 2663 'trunc' 'trunc_ln37_103' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_128 : Operation 2664 [1/1] (1.88ns)   --->   "%icmp_ln37_204 = icmp_ne  i11 %tmp_155, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2664 'icmp' 'icmp_ln37_204' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2665 [1/1] (2.89ns)   --->   "%icmp_ln37_205 = icmp_eq  i52 %trunc_ln37_102, i52 0" [CCode/viterbi.c:37]   --->   Operation 2665 'icmp' 'icmp_ln37_205' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_103)   --->   "%or_ln37_102 = or i1 %icmp_ln37_205, i1 %icmp_ln37_204" [CCode/viterbi.c:37]   --->   Operation 2666 'or' 'or_ln37_102' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2667 [1/1] (1.88ns)   --->   "%icmp_ln37_206 = icmp_ne  i11 %tmp_156, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2667 'icmp' 'icmp_ln37_206' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2668 [1/1] (2.89ns)   --->   "%icmp_ln37_207 = icmp_eq  i52 %trunc_ln37_103, i52 0" [CCode/viterbi.c:37]   --->   Operation 2668 'icmp' 'icmp_ln37_207' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2669 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_103)   --->   "%or_ln37_103 = or i1 %icmp_ln37_207, i1 %icmp_ln37_206" [CCode/viterbi.c:37]   --->   Operation 2669 'or' 'or_ln37_103' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2670 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_103)   --->   "%and_ln37_102 = and i1 %or_ln37_102, i1 %or_ln37_103" [CCode/viterbi.c:37]   --->   Operation 2670 'and' 'and_ln37_102' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2671 [1/2] (5.46ns)   --->   "%tmp_157 = fcmp_olt  i64 %p_50, i64 %select_ln37_50" [CCode/viterbi.c:37]   --->   Operation 2671 'dcmp' 'tmp_157' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2672 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_103 = and i1 %and_ln37_102, i1 %tmp_157" [CCode/viterbi.c:37]   --->   Operation 2672 'and' 'and_ln37_103' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2673 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_51 = select i1 %and_ln37_103, i64 %p_50, i64 %select_ln37_50" [CCode/viterbi.c:37]   --->   Operation 2673 'select' 'select_ln37_51' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 129 <SV = 121> <Delay = 5.46>
ST_129 : Operation 2674 [2/2] (5.46ns)   --->   "%tmp_160 = fcmp_olt  i64 %p_51, i64 %select_ln37_51" [CCode/viterbi.c:37]   --->   Operation 2674 'dcmp' 'tmp_160' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 122> <Delay = 7.91>
ST_130 : Operation 2675 [1/1] (0.00ns)   --->   "%bitcast_ln37_104 = bitcast i64 %p_51" [CCode/viterbi.c:37]   --->   Operation 2675 'bitcast' 'bitcast_ln37_104' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_130 : Operation 2676 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_104, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2676 'partselect' 'tmp_158' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_130 : Operation 2677 [1/1] (0.00ns)   --->   "%trunc_ln37_104 = trunc i64 %bitcast_ln37_104" [CCode/viterbi.c:37]   --->   Operation 2677 'trunc' 'trunc_ln37_104' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_130 : Operation 2678 [1/1] (0.00ns)   --->   "%bitcast_ln37_105 = bitcast i64 %select_ln37_51" [CCode/viterbi.c:37]   --->   Operation 2678 'bitcast' 'bitcast_ln37_105' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_130 : Operation 2679 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_105, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2679 'partselect' 'tmp_159' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_130 : Operation 2680 [1/1] (0.00ns)   --->   "%trunc_ln37_105 = trunc i64 %bitcast_ln37_105" [CCode/viterbi.c:37]   --->   Operation 2680 'trunc' 'trunc_ln37_105' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_130 : Operation 2681 [1/1] (1.88ns)   --->   "%icmp_ln37_208 = icmp_ne  i11 %tmp_158, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2681 'icmp' 'icmp_ln37_208' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2682 [1/1] (2.89ns)   --->   "%icmp_ln37_209 = icmp_eq  i52 %trunc_ln37_104, i52 0" [CCode/viterbi.c:37]   --->   Operation 2682 'icmp' 'icmp_ln37_209' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_105)   --->   "%or_ln37_104 = or i1 %icmp_ln37_209, i1 %icmp_ln37_208" [CCode/viterbi.c:37]   --->   Operation 2683 'or' 'or_ln37_104' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2684 [1/1] (1.88ns)   --->   "%icmp_ln37_210 = icmp_ne  i11 %tmp_159, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2684 'icmp' 'icmp_ln37_210' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2685 [1/1] (2.89ns)   --->   "%icmp_ln37_211 = icmp_eq  i52 %trunc_ln37_105, i52 0" [CCode/viterbi.c:37]   --->   Operation 2685 'icmp' 'icmp_ln37_211' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_105)   --->   "%or_ln37_105 = or i1 %icmp_ln37_211, i1 %icmp_ln37_210" [CCode/viterbi.c:37]   --->   Operation 2686 'or' 'or_ln37_105' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_105)   --->   "%and_ln37_104 = and i1 %or_ln37_104, i1 %or_ln37_105" [CCode/viterbi.c:37]   --->   Operation 2687 'and' 'and_ln37_104' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2688 [1/2] (5.46ns)   --->   "%tmp_160 = fcmp_olt  i64 %p_51, i64 %select_ln37_51" [CCode/viterbi.c:37]   --->   Operation 2688 'dcmp' 'tmp_160' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2689 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_105 = and i1 %and_ln37_104, i1 %tmp_160" [CCode/viterbi.c:37]   --->   Operation 2689 'and' 'and_ln37_105' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2690 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_52 = select i1 %and_ln37_105, i64 %p_51, i64 %select_ln37_51" [CCode/viterbi.c:37]   --->   Operation 2690 'select' 'select_ln37_52' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 131 <SV = 123> <Delay = 5.46>
ST_131 : Operation 2691 [2/2] (5.46ns)   --->   "%tmp_163 = fcmp_olt  i64 %p_52, i64 %select_ln37_52" [CCode/viterbi.c:37]   --->   Operation 2691 'dcmp' 'tmp_163' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 124> <Delay = 7.91>
ST_132 : Operation 2692 [1/1] (0.00ns)   --->   "%bitcast_ln37_106 = bitcast i64 %p_52" [CCode/viterbi.c:37]   --->   Operation 2692 'bitcast' 'bitcast_ln37_106' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_132 : Operation 2693 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_106, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2693 'partselect' 'tmp_161' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_132 : Operation 2694 [1/1] (0.00ns)   --->   "%trunc_ln37_106 = trunc i64 %bitcast_ln37_106" [CCode/viterbi.c:37]   --->   Operation 2694 'trunc' 'trunc_ln37_106' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_132 : Operation 2695 [1/1] (0.00ns)   --->   "%bitcast_ln37_107 = bitcast i64 %select_ln37_52" [CCode/viterbi.c:37]   --->   Operation 2695 'bitcast' 'bitcast_ln37_107' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_132 : Operation 2696 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_107, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2696 'partselect' 'tmp_162' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_132 : Operation 2697 [1/1] (0.00ns)   --->   "%trunc_ln37_107 = trunc i64 %bitcast_ln37_107" [CCode/viterbi.c:37]   --->   Operation 2697 'trunc' 'trunc_ln37_107' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_132 : Operation 2698 [1/1] (1.88ns)   --->   "%icmp_ln37_212 = icmp_ne  i11 %tmp_161, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2698 'icmp' 'icmp_ln37_212' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2699 [1/1] (2.89ns)   --->   "%icmp_ln37_213 = icmp_eq  i52 %trunc_ln37_106, i52 0" [CCode/viterbi.c:37]   --->   Operation 2699 'icmp' 'icmp_ln37_213' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_107)   --->   "%or_ln37_106 = or i1 %icmp_ln37_213, i1 %icmp_ln37_212" [CCode/viterbi.c:37]   --->   Operation 2700 'or' 'or_ln37_106' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2701 [1/1] (1.88ns)   --->   "%icmp_ln37_214 = icmp_ne  i11 %tmp_162, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2701 'icmp' 'icmp_ln37_214' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2702 [1/1] (2.89ns)   --->   "%icmp_ln37_215 = icmp_eq  i52 %trunc_ln37_107, i52 0" [CCode/viterbi.c:37]   --->   Operation 2702 'icmp' 'icmp_ln37_215' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2703 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_107)   --->   "%or_ln37_107 = or i1 %icmp_ln37_215, i1 %icmp_ln37_214" [CCode/viterbi.c:37]   --->   Operation 2703 'or' 'or_ln37_107' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2704 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_107)   --->   "%and_ln37_106 = and i1 %or_ln37_106, i1 %or_ln37_107" [CCode/viterbi.c:37]   --->   Operation 2704 'and' 'and_ln37_106' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2705 [1/2] (5.46ns)   --->   "%tmp_163 = fcmp_olt  i64 %p_52, i64 %select_ln37_52" [CCode/viterbi.c:37]   --->   Operation 2705 'dcmp' 'tmp_163' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2706 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_107 = and i1 %and_ln37_106, i1 %tmp_163" [CCode/viterbi.c:37]   --->   Operation 2706 'and' 'and_ln37_107' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2707 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_53 = select i1 %and_ln37_107, i64 %p_52, i64 %select_ln37_52" [CCode/viterbi.c:37]   --->   Operation 2707 'select' 'select_ln37_53' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 133 <SV = 125> <Delay = 5.46>
ST_133 : Operation 2708 [2/2] (5.46ns)   --->   "%tmp_166 = fcmp_olt  i64 %p_53, i64 %select_ln37_53" [CCode/viterbi.c:37]   --->   Operation 2708 'dcmp' 'tmp_166' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 126> <Delay = 7.91>
ST_134 : Operation 2709 [1/1] (0.00ns)   --->   "%bitcast_ln37_108 = bitcast i64 %p_53" [CCode/viterbi.c:37]   --->   Operation 2709 'bitcast' 'bitcast_ln37_108' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_134 : Operation 2710 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_108, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2710 'partselect' 'tmp_164' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_134 : Operation 2711 [1/1] (0.00ns)   --->   "%trunc_ln37_108 = trunc i64 %bitcast_ln37_108" [CCode/viterbi.c:37]   --->   Operation 2711 'trunc' 'trunc_ln37_108' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_134 : Operation 2712 [1/1] (0.00ns)   --->   "%bitcast_ln37_109 = bitcast i64 %select_ln37_53" [CCode/viterbi.c:37]   --->   Operation 2712 'bitcast' 'bitcast_ln37_109' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_134 : Operation 2713 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_109, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2713 'partselect' 'tmp_165' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_134 : Operation 2714 [1/1] (0.00ns)   --->   "%trunc_ln37_109 = trunc i64 %bitcast_ln37_109" [CCode/viterbi.c:37]   --->   Operation 2714 'trunc' 'trunc_ln37_109' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_134 : Operation 2715 [1/1] (1.88ns)   --->   "%icmp_ln37_216 = icmp_ne  i11 %tmp_164, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2715 'icmp' 'icmp_ln37_216' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2716 [1/1] (2.89ns)   --->   "%icmp_ln37_217 = icmp_eq  i52 %trunc_ln37_108, i52 0" [CCode/viterbi.c:37]   --->   Operation 2716 'icmp' 'icmp_ln37_217' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_109)   --->   "%or_ln37_108 = or i1 %icmp_ln37_217, i1 %icmp_ln37_216" [CCode/viterbi.c:37]   --->   Operation 2717 'or' 'or_ln37_108' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2718 [1/1] (1.88ns)   --->   "%icmp_ln37_218 = icmp_ne  i11 %tmp_165, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2718 'icmp' 'icmp_ln37_218' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2719 [1/1] (2.89ns)   --->   "%icmp_ln37_219 = icmp_eq  i52 %trunc_ln37_109, i52 0" [CCode/viterbi.c:37]   --->   Operation 2719 'icmp' 'icmp_ln37_219' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_109)   --->   "%or_ln37_109 = or i1 %icmp_ln37_219, i1 %icmp_ln37_218" [CCode/viterbi.c:37]   --->   Operation 2720 'or' 'or_ln37_109' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_109)   --->   "%and_ln37_108 = and i1 %or_ln37_108, i1 %or_ln37_109" [CCode/viterbi.c:37]   --->   Operation 2721 'and' 'and_ln37_108' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2722 [1/2] (5.46ns)   --->   "%tmp_166 = fcmp_olt  i64 %p_53, i64 %select_ln37_53" [CCode/viterbi.c:37]   --->   Operation 2722 'dcmp' 'tmp_166' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2723 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_109 = and i1 %and_ln37_108, i1 %tmp_166" [CCode/viterbi.c:37]   --->   Operation 2723 'and' 'and_ln37_109' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2724 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_54 = select i1 %and_ln37_109, i64 %p_53, i64 %select_ln37_53" [CCode/viterbi.c:37]   --->   Operation 2724 'select' 'select_ln37_54' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 135 <SV = 127> <Delay = 5.46>
ST_135 : Operation 2725 [2/2] (5.46ns)   --->   "%tmp_169 = fcmp_olt  i64 %p_54, i64 %select_ln37_54" [CCode/viterbi.c:37]   --->   Operation 2725 'dcmp' 'tmp_169' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 128> <Delay = 7.91>
ST_136 : Operation 2726 [1/1] (0.00ns)   --->   "%bitcast_ln37_110 = bitcast i64 %p_54" [CCode/viterbi.c:37]   --->   Operation 2726 'bitcast' 'bitcast_ln37_110' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_136 : Operation 2727 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_110, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2727 'partselect' 'tmp_167' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_136 : Operation 2728 [1/1] (0.00ns)   --->   "%trunc_ln37_110 = trunc i64 %bitcast_ln37_110" [CCode/viterbi.c:37]   --->   Operation 2728 'trunc' 'trunc_ln37_110' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_136 : Operation 2729 [1/1] (0.00ns)   --->   "%bitcast_ln37_111 = bitcast i64 %select_ln37_54" [CCode/viterbi.c:37]   --->   Operation 2729 'bitcast' 'bitcast_ln37_111' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_136 : Operation 2730 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_111, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2730 'partselect' 'tmp_168' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_136 : Operation 2731 [1/1] (0.00ns)   --->   "%trunc_ln37_111 = trunc i64 %bitcast_ln37_111" [CCode/viterbi.c:37]   --->   Operation 2731 'trunc' 'trunc_ln37_111' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_136 : Operation 2732 [1/1] (1.88ns)   --->   "%icmp_ln37_220 = icmp_ne  i11 %tmp_167, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2732 'icmp' 'icmp_ln37_220' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2733 [1/1] (2.89ns)   --->   "%icmp_ln37_221 = icmp_eq  i52 %trunc_ln37_110, i52 0" [CCode/viterbi.c:37]   --->   Operation 2733 'icmp' 'icmp_ln37_221' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2734 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_111)   --->   "%or_ln37_110 = or i1 %icmp_ln37_221, i1 %icmp_ln37_220" [CCode/viterbi.c:37]   --->   Operation 2734 'or' 'or_ln37_110' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2735 [1/1] (1.88ns)   --->   "%icmp_ln37_222 = icmp_ne  i11 %tmp_168, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2735 'icmp' 'icmp_ln37_222' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2736 [1/1] (2.89ns)   --->   "%icmp_ln37_223 = icmp_eq  i52 %trunc_ln37_111, i52 0" [CCode/viterbi.c:37]   --->   Operation 2736 'icmp' 'icmp_ln37_223' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_111)   --->   "%or_ln37_111 = or i1 %icmp_ln37_223, i1 %icmp_ln37_222" [CCode/viterbi.c:37]   --->   Operation 2737 'or' 'or_ln37_111' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_111)   --->   "%and_ln37_110 = and i1 %or_ln37_110, i1 %or_ln37_111" [CCode/viterbi.c:37]   --->   Operation 2738 'and' 'and_ln37_110' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2739 [1/2] (5.46ns)   --->   "%tmp_169 = fcmp_olt  i64 %p_54, i64 %select_ln37_54" [CCode/viterbi.c:37]   --->   Operation 2739 'dcmp' 'tmp_169' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2740 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_111 = and i1 %and_ln37_110, i1 %tmp_169" [CCode/viterbi.c:37]   --->   Operation 2740 'and' 'and_ln37_111' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2741 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_55 = select i1 %and_ln37_111, i64 %p_54, i64 %select_ln37_54" [CCode/viterbi.c:37]   --->   Operation 2741 'select' 'select_ln37_55' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 137 <SV = 129> <Delay = 5.46>
ST_137 : Operation 2742 [2/2] (5.46ns)   --->   "%tmp_172 = fcmp_olt  i64 %p_55, i64 %select_ln37_55" [CCode/viterbi.c:37]   --->   Operation 2742 'dcmp' 'tmp_172' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 130> <Delay = 7.91>
ST_138 : Operation 2743 [1/1] (0.00ns)   --->   "%bitcast_ln37_112 = bitcast i64 %p_55" [CCode/viterbi.c:37]   --->   Operation 2743 'bitcast' 'bitcast_ln37_112' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_138 : Operation 2744 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_112, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2744 'partselect' 'tmp_170' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_138 : Operation 2745 [1/1] (0.00ns)   --->   "%trunc_ln37_112 = trunc i64 %bitcast_ln37_112" [CCode/viterbi.c:37]   --->   Operation 2745 'trunc' 'trunc_ln37_112' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_138 : Operation 2746 [1/1] (0.00ns)   --->   "%bitcast_ln37_113 = bitcast i64 %select_ln37_55" [CCode/viterbi.c:37]   --->   Operation 2746 'bitcast' 'bitcast_ln37_113' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_138 : Operation 2747 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_113, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2747 'partselect' 'tmp_171' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_138 : Operation 2748 [1/1] (0.00ns)   --->   "%trunc_ln37_113 = trunc i64 %bitcast_ln37_113" [CCode/viterbi.c:37]   --->   Operation 2748 'trunc' 'trunc_ln37_113' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_138 : Operation 2749 [1/1] (1.88ns)   --->   "%icmp_ln37_224 = icmp_ne  i11 %tmp_170, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2749 'icmp' 'icmp_ln37_224' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2750 [1/1] (2.89ns)   --->   "%icmp_ln37_225 = icmp_eq  i52 %trunc_ln37_112, i52 0" [CCode/viterbi.c:37]   --->   Operation 2750 'icmp' 'icmp_ln37_225' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2751 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_113)   --->   "%or_ln37_112 = or i1 %icmp_ln37_225, i1 %icmp_ln37_224" [CCode/viterbi.c:37]   --->   Operation 2751 'or' 'or_ln37_112' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2752 [1/1] (1.88ns)   --->   "%icmp_ln37_226 = icmp_ne  i11 %tmp_171, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2752 'icmp' 'icmp_ln37_226' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2753 [1/1] (2.89ns)   --->   "%icmp_ln37_227 = icmp_eq  i52 %trunc_ln37_113, i52 0" [CCode/viterbi.c:37]   --->   Operation 2753 'icmp' 'icmp_ln37_227' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_113)   --->   "%or_ln37_113 = or i1 %icmp_ln37_227, i1 %icmp_ln37_226" [CCode/viterbi.c:37]   --->   Operation 2754 'or' 'or_ln37_113' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_113)   --->   "%and_ln37_112 = and i1 %or_ln37_112, i1 %or_ln37_113" [CCode/viterbi.c:37]   --->   Operation 2755 'and' 'and_ln37_112' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2756 [1/2] (5.46ns)   --->   "%tmp_172 = fcmp_olt  i64 %p_55, i64 %select_ln37_55" [CCode/viterbi.c:37]   --->   Operation 2756 'dcmp' 'tmp_172' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2757 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_113 = and i1 %and_ln37_112, i1 %tmp_172" [CCode/viterbi.c:37]   --->   Operation 2757 'and' 'and_ln37_113' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 2758 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_56 = select i1 %and_ln37_113, i64 %p_55, i64 %select_ln37_55" [CCode/viterbi.c:37]   --->   Operation 2758 'select' 'select_ln37_56' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 139 <SV = 131> <Delay = 5.46>
ST_139 : Operation 2759 [2/2] (5.46ns)   --->   "%tmp_175 = fcmp_olt  i64 %p_56, i64 %select_ln37_56" [CCode/viterbi.c:37]   --->   Operation 2759 'dcmp' 'tmp_175' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 132> <Delay = 7.91>
ST_140 : Operation 2760 [1/1] (0.00ns)   --->   "%bitcast_ln37_114 = bitcast i64 %p_56" [CCode/viterbi.c:37]   --->   Operation 2760 'bitcast' 'bitcast_ln37_114' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_140 : Operation 2761 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_114, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2761 'partselect' 'tmp_173' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_140 : Operation 2762 [1/1] (0.00ns)   --->   "%trunc_ln37_114 = trunc i64 %bitcast_ln37_114" [CCode/viterbi.c:37]   --->   Operation 2762 'trunc' 'trunc_ln37_114' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_140 : Operation 2763 [1/1] (0.00ns)   --->   "%bitcast_ln37_115 = bitcast i64 %select_ln37_56" [CCode/viterbi.c:37]   --->   Operation 2763 'bitcast' 'bitcast_ln37_115' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_140 : Operation 2764 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_115, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2764 'partselect' 'tmp_174' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_140 : Operation 2765 [1/1] (0.00ns)   --->   "%trunc_ln37_115 = trunc i64 %bitcast_ln37_115" [CCode/viterbi.c:37]   --->   Operation 2765 'trunc' 'trunc_ln37_115' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_140 : Operation 2766 [1/1] (1.88ns)   --->   "%icmp_ln37_228 = icmp_ne  i11 %tmp_173, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2766 'icmp' 'icmp_ln37_228' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2767 [1/1] (2.89ns)   --->   "%icmp_ln37_229 = icmp_eq  i52 %trunc_ln37_114, i52 0" [CCode/viterbi.c:37]   --->   Operation 2767 'icmp' 'icmp_ln37_229' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2768 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_115)   --->   "%or_ln37_114 = or i1 %icmp_ln37_229, i1 %icmp_ln37_228" [CCode/viterbi.c:37]   --->   Operation 2768 'or' 'or_ln37_114' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2769 [1/1] (1.88ns)   --->   "%icmp_ln37_230 = icmp_ne  i11 %tmp_174, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2769 'icmp' 'icmp_ln37_230' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2770 [1/1] (2.89ns)   --->   "%icmp_ln37_231 = icmp_eq  i52 %trunc_ln37_115, i52 0" [CCode/viterbi.c:37]   --->   Operation 2770 'icmp' 'icmp_ln37_231' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2771 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_115)   --->   "%or_ln37_115 = or i1 %icmp_ln37_231, i1 %icmp_ln37_230" [CCode/viterbi.c:37]   --->   Operation 2771 'or' 'or_ln37_115' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2772 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_115)   --->   "%and_ln37_114 = and i1 %or_ln37_114, i1 %or_ln37_115" [CCode/viterbi.c:37]   --->   Operation 2772 'and' 'and_ln37_114' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2773 [1/2] (5.46ns)   --->   "%tmp_175 = fcmp_olt  i64 %p_56, i64 %select_ln37_56" [CCode/viterbi.c:37]   --->   Operation 2773 'dcmp' 'tmp_175' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2774 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_115 = and i1 %and_ln37_114, i1 %tmp_175" [CCode/viterbi.c:37]   --->   Operation 2774 'and' 'and_ln37_115' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 2775 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_57 = select i1 %and_ln37_115, i64 %p_56, i64 %select_ln37_56" [CCode/viterbi.c:37]   --->   Operation 2775 'select' 'select_ln37_57' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 141 <SV = 133> <Delay = 5.46>
ST_141 : Operation 2776 [2/2] (5.46ns)   --->   "%tmp_178 = fcmp_olt  i64 %p_57, i64 %select_ln37_57" [CCode/viterbi.c:37]   --->   Operation 2776 'dcmp' 'tmp_178' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 134> <Delay = 7.91>
ST_142 : Operation 2777 [1/1] (0.00ns)   --->   "%bitcast_ln37_116 = bitcast i64 %p_57" [CCode/viterbi.c:37]   --->   Operation 2777 'bitcast' 'bitcast_ln37_116' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_142 : Operation 2778 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_116, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2778 'partselect' 'tmp_176' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_142 : Operation 2779 [1/1] (0.00ns)   --->   "%trunc_ln37_116 = trunc i64 %bitcast_ln37_116" [CCode/viterbi.c:37]   --->   Operation 2779 'trunc' 'trunc_ln37_116' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_142 : Operation 2780 [1/1] (0.00ns)   --->   "%bitcast_ln37_117 = bitcast i64 %select_ln37_57" [CCode/viterbi.c:37]   --->   Operation 2780 'bitcast' 'bitcast_ln37_117' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_142 : Operation 2781 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_117, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2781 'partselect' 'tmp_177' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_142 : Operation 2782 [1/1] (0.00ns)   --->   "%trunc_ln37_117 = trunc i64 %bitcast_ln37_117" [CCode/viterbi.c:37]   --->   Operation 2782 'trunc' 'trunc_ln37_117' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_142 : Operation 2783 [1/1] (1.88ns)   --->   "%icmp_ln37_232 = icmp_ne  i11 %tmp_176, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2783 'icmp' 'icmp_ln37_232' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2784 [1/1] (2.89ns)   --->   "%icmp_ln37_233 = icmp_eq  i52 %trunc_ln37_116, i52 0" [CCode/viterbi.c:37]   --->   Operation 2784 'icmp' 'icmp_ln37_233' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2785 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_117)   --->   "%or_ln37_116 = or i1 %icmp_ln37_233, i1 %icmp_ln37_232" [CCode/viterbi.c:37]   --->   Operation 2785 'or' 'or_ln37_116' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2786 [1/1] (1.88ns)   --->   "%icmp_ln37_234 = icmp_ne  i11 %tmp_177, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2786 'icmp' 'icmp_ln37_234' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2787 [1/1] (2.89ns)   --->   "%icmp_ln37_235 = icmp_eq  i52 %trunc_ln37_117, i52 0" [CCode/viterbi.c:37]   --->   Operation 2787 'icmp' 'icmp_ln37_235' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2788 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_117)   --->   "%or_ln37_117 = or i1 %icmp_ln37_235, i1 %icmp_ln37_234" [CCode/viterbi.c:37]   --->   Operation 2788 'or' 'or_ln37_117' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_117)   --->   "%and_ln37_116 = and i1 %or_ln37_116, i1 %or_ln37_117" [CCode/viterbi.c:37]   --->   Operation 2789 'and' 'and_ln37_116' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2790 [1/2] (5.46ns)   --->   "%tmp_178 = fcmp_olt  i64 %p_57, i64 %select_ln37_57" [CCode/viterbi.c:37]   --->   Operation 2790 'dcmp' 'tmp_178' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2791 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_117 = and i1 %and_ln37_116, i1 %tmp_178" [CCode/viterbi.c:37]   --->   Operation 2791 'and' 'and_ln37_117' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 2792 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_58 = select i1 %and_ln37_117, i64 %p_57, i64 %select_ln37_57" [CCode/viterbi.c:37]   --->   Operation 2792 'select' 'select_ln37_58' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 143 <SV = 135> <Delay = 5.46>
ST_143 : Operation 2793 [2/2] (5.46ns)   --->   "%tmp_181 = fcmp_olt  i64 %p_58, i64 %select_ln37_58" [CCode/viterbi.c:37]   --->   Operation 2793 'dcmp' 'tmp_181' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 136> <Delay = 7.91>
ST_144 : Operation 2794 [1/1] (0.00ns)   --->   "%bitcast_ln37_118 = bitcast i64 %p_58" [CCode/viterbi.c:37]   --->   Operation 2794 'bitcast' 'bitcast_ln37_118' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_144 : Operation 2795 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_118, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2795 'partselect' 'tmp_179' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_144 : Operation 2796 [1/1] (0.00ns)   --->   "%trunc_ln37_118 = trunc i64 %bitcast_ln37_118" [CCode/viterbi.c:37]   --->   Operation 2796 'trunc' 'trunc_ln37_118' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_144 : Operation 2797 [1/1] (0.00ns)   --->   "%bitcast_ln37_119 = bitcast i64 %select_ln37_58" [CCode/viterbi.c:37]   --->   Operation 2797 'bitcast' 'bitcast_ln37_119' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_144 : Operation 2798 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_119, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2798 'partselect' 'tmp_180' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_144 : Operation 2799 [1/1] (0.00ns)   --->   "%trunc_ln37_119 = trunc i64 %bitcast_ln37_119" [CCode/viterbi.c:37]   --->   Operation 2799 'trunc' 'trunc_ln37_119' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_144 : Operation 2800 [1/1] (1.88ns)   --->   "%icmp_ln37_236 = icmp_ne  i11 %tmp_179, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2800 'icmp' 'icmp_ln37_236' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2801 [1/1] (2.89ns)   --->   "%icmp_ln37_237 = icmp_eq  i52 %trunc_ln37_118, i52 0" [CCode/viterbi.c:37]   --->   Operation 2801 'icmp' 'icmp_ln37_237' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_119)   --->   "%or_ln37_118 = or i1 %icmp_ln37_237, i1 %icmp_ln37_236" [CCode/viterbi.c:37]   --->   Operation 2802 'or' 'or_ln37_118' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2803 [1/1] (1.88ns)   --->   "%icmp_ln37_238 = icmp_ne  i11 %tmp_180, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2803 'icmp' 'icmp_ln37_238' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2804 [1/1] (2.89ns)   --->   "%icmp_ln37_239 = icmp_eq  i52 %trunc_ln37_119, i52 0" [CCode/viterbi.c:37]   --->   Operation 2804 'icmp' 'icmp_ln37_239' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_119)   --->   "%or_ln37_119 = or i1 %icmp_ln37_239, i1 %icmp_ln37_238" [CCode/viterbi.c:37]   --->   Operation 2805 'or' 'or_ln37_119' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2806 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_119)   --->   "%and_ln37_118 = and i1 %or_ln37_118, i1 %or_ln37_119" [CCode/viterbi.c:37]   --->   Operation 2806 'and' 'and_ln37_118' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2807 [1/2] (5.46ns)   --->   "%tmp_181 = fcmp_olt  i64 %p_58, i64 %select_ln37_58" [CCode/viterbi.c:37]   --->   Operation 2807 'dcmp' 'tmp_181' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2808 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_119 = and i1 %and_ln37_118, i1 %tmp_181" [CCode/viterbi.c:37]   --->   Operation 2808 'and' 'and_ln37_119' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 2809 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_59 = select i1 %and_ln37_119, i64 %p_58, i64 %select_ln37_58" [CCode/viterbi.c:37]   --->   Operation 2809 'select' 'select_ln37_59' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 145 <SV = 137> <Delay = 5.46>
ST_145 : Operation 2810 [2/2] (5.46ns)   --->   "%tmp_184 = fcmp_olt  i64 %p_59, i64 %select_ln37_59" [CCode/viterbi.c:37]   --->   Operation 2810 'dcmp' 'tmp_184' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 138> <Delay = 7.91>
ST_146 : Operation 2811 [1/1] (0.00ns)   --->   "%bitcast_ln37_120 = bitcast i64 %p_59" [CCode/viterbi.c:37]   --->   Operation 2811 'bitcast' 'bitcast_ln37_120' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_146 : Operation 2812 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_120, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2812 'partselect' 'tmp_182' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_146 : Operation 2813 [1/1] (0.00ns)   --->   "%trunc_ln37_120 = trunc i64 %bitcast_ln37_120" [CCode/viterbi.c:37]   --->   Operation 2813 'trunc' 'trunc_ln37_120' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_146 : Operation 2814 [1/1] (0.00ns)   --->   "%bitcast_ln37_121 = bitcast i64 %select_ln37_59" [CCode/viterbi.c:37]   --->   Operation 2814 'bitcast' 'bitcast_ln37_121' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_146 : Operation 2815 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_121, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2815 'partselect' 'tmp_183' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_146 : Operation 2816 [1/1] (0.00ns)   --->   "%trunc_ln37_121 = trunc i64 %bitcast_ln37_121" [CCode/viterbi.c:37]   --->   Operation 2816 'trunc' 'trunc_ln37_121' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_146 : Operation 2817 [1/1] (1.88ns)   --->   "%icmp_ln37_240 = icmp_ne  i11 %tmp_182, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2817 'icmp' 'icmp_ln37_240' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2818 [1/1] (2.89ns)   --->   "%icmp_ln37_241 = icmp_eq  i52 %trunc_ln37_120, i52 0" [CCode/viterbi.c:37]   --->   Operation 2818 'icmp' 'icmp_ln37_241' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_121)   --->   "%or_ln37_120 = or i1 %icmp_ln37_241, i1 %icmp_ln37_240" [CCode/viterbi.c:37]   --->   Operation 2819 'or' 'or_ln37_120' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2820 [1/1] (1.88ns)   --->   "%icmp_ln37_242 = icmp_ne  i11 %tmp_183, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2820 'icmp' 'icmp_ln37_242' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2821 [1/1] (2.89ns)   --->   "%icmp_ln37_243 = icmp_eq  i52 %trunc_ln37_121, i52 0" [CCode/viterbi.c:37]   --->   Operation 2821 'icmp' 'icmp_ln37_243' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2822 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_121)   --->   "%or_ln37_121 = or i1 %icmp_ln37_243, i1 %icmp_ln37_242" [CCode/viterbi.c:37]   --->   Operation 2822 'or' 'or_ln37_121' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2823 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_121)   --->   "%and_ln37_120 = and i1 %or_ln37_120, i1 %or_ln37_121" [CCode/viterbi.c:37]   --->   Operation 2823 'and' 'and_ln37_120' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2824 [1/2] (5.46ns)   --->   "%tmp_184 = fcmp_olt  i64 %p_59, i64 %select_ln37_59" [CCode/viterbi.c:37]   --->   Operation 2824 'dcmp' 'tmp_184' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2825 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_121 = and i1 %and_ln37_120, i1 %tmp_184" [CCode/viterbi.c:37]   --->   Operation 2825 'and' 'and_ln37_121' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 2826 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_60 = select i1 %and_ln37_121, i64 %p_59, i64 %select_ln37_59" [CCode/viterbi.c:37]   --->   Operation 2826 'select' 'select_ln37_60' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 2827 [1/1] (1.87ns)   --->   "%add_ln27 = add i7 %select_ln26, i7 1" [CCode/viterbi.c:27]   --->   Operation 2827 'add' 'add_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 139> <Delay = 5.46>
ST_147 : Operation 2828 [1/1] (0.00ns)   --->   "%tmp_382_cast = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %select_ln26_1, i6 0" [CCode/viterbi.c:26]   --->   Operation 2828 'bitconcatenate' 'tmp_382_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_147 : Operation 2829 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i7 %select_ln26" [CCode/viterbi.c:41]   --->   Operation 2829 'zext' 'zext_ln41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_147 : Operation 2830 [1/1] (1.81ns)   --->   "%add_ln41 = add i14 %tmp_382_cast, i14 %zext_ln41" [CCode/viterbi.c:41]   --->   Operation 2830 'add' 'add_ln41' <Predicate = (!icmp_ln26)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2831 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i14 %add_ln41" [CCode/viterbi.c:41]   --->   Operation 2831 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_147 : Operation 2832 [2/2] (5.46ns)   --->   "%tmp_187 = fcmp_olt  i64 %p_60, i64 %select_ln37_60" [CCode/viterbi.c:37]   --->   Operation 2832 'dcmp' 'tmp_187' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 2833 [1/1] (1.58ns)   --->   "%store_ln41 = store i64 %zext_ln41_1, i64 %reuse_addr_reg" [CCode/viterbi.c:41]   --->   Operation 2833 'store' 'store_ln41' <Predicate = (!icmp_ln26)> <Delay = 1.58>

State 148 <SV = 140> <Delay = 7.91>
ST_148 : Operation 2834 [1/1] (0.00ns)   --->   "%bitcast_ln37_122 = bitcast i64 %p_60" [CCode/viterbi.c:37]   --->   Operation 2834 'bitcast' 'bitcast_ln37_122' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_148 : Operation 2835 [1/1] (0.00ns)   --->   "%tmp_185 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_122, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2835 'partselect' 'tmp_185' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_148 : Operation 2836 [1/1] (0.00ns)   --->   "%trunc_ln37_122 = trunc i64 %bitcast_ln37_122" [CCode/viterbi.c:37]   --->   Operation 2836 'trunc' 'trunc_ln37_122' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_148 : Operation 2837 [1/1] (0.00ns)   --->   "%bitcast_ln37_123 = bitcast i64 %select_ln37_60" [CCode/viterbi.c:37]   --->   Operation 2837 'bitcast' 'bitcast_ln37_123' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_148 : Operation 2838 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_123, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2838 'partselect' 'tmp_186' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_148 : Operation 2839 [1/1] (0.00ns)   --->   "%trunc_ln37_123 = trunc i64 %bitcast_ln37_123" [CCode/viterbi.c:37]   --->   Operation 2839 'trunc' 'trunc_ln37_123' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_148 : Operation 2840 [1/1] (1.88ns)   --->   "%icmp_ln37_244 = icmp_ne  i11 %tmp_185, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2840 'icmp' 'icmp_ln37_244' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2841 [1/1] (2.89ns)   --->   "%icmp_ln37_245 = icmp_eq  i52 %trunc_ln37_122, i52 0" [CCode/viterbi.c:37]   --->   Operation 2841 'icmp' 'icmp_ln37_245' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_123)   --->   "%or_ln37_122 = or i1 %icmp_ln37_245, i1 %icmp_ln37_244" [CCode/viterbi.c:37]   --->   Operation 2842 'or' 'or_ln37_122' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2843 [1/1] (1.88ns)   --->   "%icmp_ln37_246 = icmp_ne  i11 %tmp_186, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2843 'icmp' 'icmp_ln37_246' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2844 [1/1] (2.89ns)   --->   "%icmp_ln37_247 = icmp_eq  i52 %trunc_ln37_123, i52 0" [CCode/viterbi.c:37]   --->   Operation 2844 'icmp' 'icmp_ln37_247' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_123)   --->   "%or_ln37_123 = or i1 %icmp_ln37_247, i1 %icmp_ln37_246" [CCode/viterbi.c:37]   --->   Operation 2845 'or' 'or_ln37_123' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2846 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_123)   --->   "%and_ln37_122 = and i1 %or_ln37_122, i1 %or_ln37_123" [CCode/viterbi.c:37]   --->   Operation 2846 'and' 'and_ln37_122' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2847 [1/2] (5.46ns)   --->   "%tmp_187 = fcmp_olt  i64 %p_60, i64 %select_ln37_60" [CCode/viterbi.c:37]   --->   Operation 2847 'dcmp' 'tmp_187' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2848 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_123 = and i1 %and_ln37_122, i1 %tmp_187" [CCode/viterbi.c:37]   --->   Operation 2848 'and' 'and_ln37_123' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 2849 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_61 = select i1 %and_ln37_123, i64 %p_60, i64 %select_ln37_60" [CCode/viterbi.c:37]   --->   Operation 2849 'select' 'select_ln37_61' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 149 <SV = 141> <Delay = 5.46>
ST_149 : Operation 2850 [2/2] (5.46ns)   --->   "%tmp_190 = fcmp_olt  i64 %p_61, i64 %select_ln37_61" [CCode/viterbi.c:37]   --->   Operation 2850 'dcmp' 'tmp_190' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 142> <Delay = 9.50>
ST_150 : Operation 2851 [1/1] (0.00ns)   --->   "%bitcast_ln37_124 = bitcast i64 %p_61" [CCode/viterbi.c:37]   --->   Operation 2851 'bitcast' 'bitcast_ln37_124' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_150 : Operation 2852 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_124, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2852 'partselect' 'tmp_188' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_150 : Operation 2853 [1/1] (0.00ns)   --->   "%trunc_ln37_124 = trunc i64 %bitcast_ln37_124" [CCode/viterbi.c:37]   --->   Operation 2853 'trunc' 'trunc_ln37_124' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_150 : Operation 2854 [1/1] (0.00ns)   --->   "%bitcast_ln37_125 = bitcast i64 %select_ln37_61" [CCode/viterbi.c:37]   --->   Operation 2854 'bitcast' 'bitcast_ln37_125' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_150 : Operation 2855 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln37_125, i32 52, i32 62" [CCode/viterbi.c:37]   --->   Operation 2855 'partselect' 'tmp_189' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_150 : Operation 2856 [1/1] (0.00ns)   --->   "%trunc_ln37_125 = trunc i64 %bitcast_ln37_125" [CCode/viterbi.c:37]   --->   Operation 2856 'trunc' 'trunc_ln37_125' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_150 : Operation 2857 [1/1] (1.88ns)   --->   "%icmp_ln37_248 = icmp_ne  i11 %tmp_188, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2857 'icmp' 'icmp_ln37_248' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2858 [1/1] (2.89ns)   --->   "%icmp_ln37_249 = icmp_eq  i52 %trunc_ln37_124, i52 0" [CCode/viterbi.c:37]   --->   Operation 2858 'icmp' 'icmp_ln37_249' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2859 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_125)   --->   "%or_ln37_124 = or i1 %icmp_ln37_249, i1 %icmp_ln37_248" [CCode/viterbi.c:37]   --->   Operation 2859 'or' 'or_ln37_124' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2860 [1/1] (1.88ns)   --->   "%icmp_ln37_250 = icmp_ne  i11 %tmp_189, i11 2047" [CCode/viterbi.c:37]   --->   Operation 2860 'icmp' 'icmp_ln37_250' <Predicate = (!icmp_ln26)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2861 [1/1] (2.89ns)   --->   "%icmp_ln37_251 = icmp_eq  i52 %trunc_ln37_125, i52 0" [CCode/viterbi.c:37]   --->   Operation 2861 'icmp' 'icmp_ln37_251' <Predicate = (!icmp_ln26)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_125)   --->   "%or_ln37_125 = or i1 %icmp_ln37_251, i1 %icmp_ln37_250" [CCode/viterbi.c:37]   --->   Operation 2862 'or' 'or_ln37_125' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2863 [1/1] (0.00ns) (grouped into LUT with out node and_ln37_125)   --->   "%and_ln37_124 = and i1 %or_ln37_124, i1 %or_ln37_125" [CCode/viterbi.c:37]   --->   Operation 2863 'and' 'and_ln37_124' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2864 [1/2] (5.46ns)   --->   "%tmp_190 = fcmp_olt  i64 %p_61, i64 %select_ln37_61" [CCode/viterbi.c:37]   --->   Operation 2864 'dcmp' 'tmp_190' <Predicate = (!icmp_ln26)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2865 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln37_125 = and i1 %and_ln37_124, i1 %tmp_190" [CCode/viterbi.c:37]   --->   Operation 2865 'and' 'and_ln37_125' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 2866 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln37_62 = select i1 %and_ln37_125, i64 %p_61, i64 %select_ln37_61" [CCode/viterbi.c:37]   --->   Operation 2866 'select' 'select_ln37_62' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_150 : Operation 2867 [1/1] (1.58ns)   --->   "%store_ln37 = store i64 %select_ln37_62, i64 %reuse_reg" [CCode/viterbi.c:37]   --->   Operation 2867 'store' 'store_ln37' <Predicate = (!icmp_ln26)> <Delay = 1.58>

State 151 <SV = 143> <Delay = 0.00>

State 152 <SV = 144> <Delay = 0.00>

State 153 <SV = 145> <Delay = 0.00>

State 154 <SV = 146> <Delay = 0.00>

State 155 <SV = 147> <Delay = 0.00>

State 156 <SV = 148> <Delay = 0.00>

State 157 <SV = 149> <Delay = 0.00>

State 158 <SV = 150> <Delay = 0.00>

State 159 <SV = 151> <Delay = 0.00>

State 160 <SV = 152> <Delay = 0.00>

State 161 <SV = 153> <Delay = 0.00>

State 162 <SV = 154> <Delay = 0.00>

State 163 <SV = 155> <Delay = 0.00>

State 164 <SV = 156> <Delay = 0.00>

State 165 <SV = 157> <Delay = 0.00>

State 166 <SV = 158> <Delay = 0.00>

State 167 <SV = 159> <Delay = 0.00>

State 168 <SV = 160> <Delay = 0.00>

State 169 <SV = 161> <Delay = 0.00>

State 170 <SV = 162> <Delay = 0.00>

State 171 <SV = 163> <Delay = 0.00>

State 172 <SV = 164> <Delay = 0.00>

State 173 <SV = 165> <Delay = 0.00>

State 174 <SV = 166> <Delay = 0.00>

State 175 <SV = 167> <Delay = 0.00>

State 176 <SV = 168> <Delay = 0.00>

State 177 <SV = 169> <Delay = 0.00>

State 178 <SV = 170> <Delay = 0.00>

State 179 <SV = 171> <Delay = 0.00>

State 180 <SV = 172> <Delay = 0.00>

State 181 <SV = 173> <Delay = 0.00>

State 182 <SV = 174> <Delay = 0.00>

State 183 <SV = 175> <Delay = 0.00>

State 184 <SV = 176> <Delay = 0.00>

State 185 <SV = 177> <Delay = 0.00>

State 186 <SV = 178> <Delay = 0.00>

State 187 <SV = 179> <Delay = 0.00>

State 188 <SV = 180> <Delay = 0.00>

State 189 <SV = 181> <Delay = 0.00>

State 190 <SV = 182> <Delay = 0.00>

State 191 <SV = 183> <Delay = 0.00>

State 192 <SV = 184> <Delay = 0.00>

State 193 <SV = 185> <Delay = 0.00>

State 194 <SV = 186> <Delay = 0.00>

State 195 <SV = 187> <Delay = 0.00>

State 196 <SV = 188> <Delay = 0.00>

State 197 <SV = 189> <Delay = 0.00>

State 198 <SV = 190> <Delay = 0.00>

State 199 <SV = 191> <Delay = 0.00>

State 200 <SV = 192> <Delay = 0.00>

State 201 <SV = 193> <Delay = 0.00>

State 202 <SV = 194> <Delay = 0.00>

State 203 <SV = 195> <Delay = 0.00>

State 204 <SV = 196> <Delay = 0.00>

State 205 <SV = 197> <Delay = 0.00>

State 206 <SV = 198> <Delay = 0.00>

State 207 <SV = 199> <Delay = 0.00>

State 208 <SV = 200> <Delay = 0.00>

State 209 <SV = 201> <Delay = 0.00>

State 210 <SV = 202> <Delay = 0.00>

State 211 <SV = 203> <Delay = 3.25>
ST_211 : Operation 2868 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_timestep_L_curr_state_str"   --->   Operation 2868 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_211 : Operation 2869 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8896, i64 8896, i64 8896"   --->   Operation 2869 'speclooptripcount' 'empty_24' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_211 : Operation 2870 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2870 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_211 : Operation 2871 [1/1] (0.00ns)   --->   "%llike_addr_5 = getelementptr i64 %llike, i64 0, i64 %zext_ln41_1" [CCode/viterbi.c:41]   --->   Operation 2871 'getelementptr' 'llike_addr_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_211 : Operation 2872 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [CCode/viterbi.c:15]   --->   Operation 2872 'specloopname' 'specloopname_ln15' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_211 : Operation 2873 [1/1] (3.25ns)   --->   "%store_ln41 = store i64 %select_ln37_62, i14 %llike_addr_5" [CCode/viterbi.c:41]   --->   Operation 2873 'store' 'store_ln41' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_211 : Operation 2874 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 2874 'br' 'br_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 212 <SV = 5> <Delay = 3.25>
ST_212 : Operation 2875 [2/2] (3.25ns)   --->   "%min_p = load i14 %llike_addr_1" [CCode/viterbi.c:47]   --->   Operation 2875 'load' 'min_p' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>

State 213 <SV = 6> <Delay = 3.25>
ST_213 : Operation 2876 [1/2] (3.25ns)   --->   "%min_p = load i14 %llike_addr_1" [CCode/viterbi.c:47]   --->   Operation 2876 'load' 'min_p' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_213 : Operation 2877 [1/1] (1.58ns)   --->   "%br_ln48 = br void" [CCode/viterbi.c:48]   --->   Operation 2877 'br' 'br_ln48' <Predicate = true> <Delay = 1.58>

State 214 <SV = 7> <Delay = 5.06>
ST_214 : Operation 2878 [1/1] (0.00ns)   --->   "%s_2 = phi i7 1, void, i7 %add_ln48, void %.split4" [CCode/viterbi.c:48]   --->   Operation 2878 'phi' 's_2' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2879 [1/1] (1.48ns)   --->   "%icmp_ln48 = icmp_eq  i7 %s_2, i7 64" [CCode/viterbi.c:48]   --->   Operation 2879 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2880 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %.split4, void" [CCode/viterbi.c:48]   --->   Operation 2880 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2881 [1/1] (1.87ns)   --->   "%add_ln48 = add i7 %s_2, i7 1" [CCode/viterbi.c:48]   --->   Operation 2881 'add' 'add_ln48' <Predicate = (!icmp_ln48)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2882 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i7 %s_2" [CCode/viterbi.c:49]   --->   Operation 2882 'zext' 'zext_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_214 : Operation 2883 [1/1] (1.81ns)   --->   "%add_ln49 = add i14 %zext_ln49, i14 8896" [CCode/viterbi.c:49]   --->   Operation 2883 'add' 'add_ln49' <Predicate = (!icmp_ln48)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2884 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i14 %add_ln49" [CCode/viterbi.c:49]   --->   Operation 2884 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_214 : Operation 2885 [1/1] (0.00ns)   --->   "%llike_addr_3 = getelementptr i64 %llike, i64 0, i64 %zext_ln49_1" [CCode/viterbi.c:49]   --->   Operation 2885 'getelementptr' 'llike_addr_3' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_214 : Operation 2886 [2/2] (3.25ns)   --->   "%p_64 = load i14 %llike_addr_3" [CCode/viterbi.c:49]   --->   Operation 2886 'load' 'p_64' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_214 : Operation 2887 [1/1] (0.00ns)   --->   "%trunc_ln50_2 = trunc i7 %s_2" [CCode/viterbi.c:50]   --->   Operation 2887 'trunc' 'trunc_ln50_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 215 <SV = 8> <Delay = 8.71>
ST_215 : Operation 2888 [1/1] (0.00ns)   --->   "%min_s = phi i8 0, void, i8 %min_s_2, void %.split4"   --->   Operation 2888 'phi' 'min_s' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2889 [1/1] (0.00ns)   --->   "%min_p_1 = phi i64 %min_p, void, i64 %min_p_4, void %.split4"   --->   Operation 2889 'phi' 'min_p_1' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2890 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2890 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2891 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 63, i64 63, i64 63"   --->   Operation 2891 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 2892 [1/2] (3.25ns)   --->   "%p_64 = load i14 %llike_addr_3" [CCode/viterbi.c:49]   --->   Operation 2892 'load' 'p_64' <Predicate = (!icmp_ln48)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_215 : Operation 2893 [1/1] (0.00ns)   --->   "%bitcast_ln50 = bitcast i64 %p_64" [CCode/viterbi.c:50]   --->   Operation 2893 'bitcast' 'bitcast_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_215 : Operation 2894 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln50, i32 52, i32 62" [CCode/viterbi.c:50]   --->   Operation 2894 'partselect' 'tmp' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_215 : Operation 2895 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i64 %bitcast_ln50" [CCode/viterbi.c:50]   --->   Operation 2895 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_215 : Operation 2896 [1/1] (0.00ns)   --->   "%bitcast_ln50_1 = bitcast i64 %min_p_1" [CCode/viterbi.c:50]   --->   Operation 2896 'bitcast' 'bitcast_ln50_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_215 : Operation 2897 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln50_1, i32 52, i32 62" [CCode/viterbi.c:50]   --->   Operation 2897 'partselect' 'tmp_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_215 : Operation 2898 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i64 %bitcast_ln50_1" [CCode/viterbi.c:50]   --->   Operation 2898 'trunc' 'trunc_ln50_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_215 : Operation 2899 [1/1] (1.88ns)   --->   "%icmp_ln50 = icmp_ne  i11 %tmp, i11 2047" [CCode/viterbi.c:50]   --->   Operation 2899 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln48)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2900 [1/1] (2.89ns)   --->   "%icmp_ln50_1 = icmp_eq  i52 %trunc_ln50, i52 0" [CCode/viterbi.c:50]   --->   Operation 2900 'icmp' 'icmp_ln50_1' <Predicate = (!icmp_ln48)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2901 [1/1] (1.88ns)   --->   "%icmp_ln50_2 = icmp_ne  i11 %tmp_1, i11 2047" [CCode/viterbi.c:50]   --->   Operation 2901 'icmp' 'icmp_ln50_2' <Predicate = (!icmp_ln48)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2902 [1/1] (2.89ns)   --->   "%icmp_ln50_3 = icmp_eq  i52 %trunc_ln50_1, i52 0" [CCode/viterbi.c:50]   --->   Operation 2902 'icmp' 'icmp_ln50_3' <Predicate = (!icmp_ln48)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2903 [2/2] (5.46ns)   --->   "%tmp_2 = fcmp_olt  i64 %p_64, i64 %min_p_1" [CCode/viterbi.c:50]   --->   Operation 2903 'dcmp' 'tmp_2' <Predicate = (!icmp_ln48)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 9> <Delay = 13.3>
ST_216 : Operation 2904 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [CCode/viterbi.c:16]   --->   Operation 2904 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_216 : Operation 2905 [1/1] (0.00ns) (grouped into LUT with out node and_ln50_1)   --->   "%or_ln50 = or i1 %icmp_ln50_1, i1 %icmp_ln50" [CCode/viterbi.c:50]   --->   Operation 2905 'or' 'or_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2906 [1/1] (0.00ns) (grouped into LUT with out node and_ln50_1)   --->   "%or_ln50_1 = or i1 %icmp_ln50_3, i1 %icmp_ln50_2" [CCode/viterbi.c:50]   --->   Operation 2906 'or' 'or_ln50_1' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2907 [1/1] (0.00ns) (grouped into LUT with out node and_ln50_1)   --->   "%and_ln50 = and i1 %or_ln50, i1 %or_ln50_1" [CCode/viterbi.c:50]   --->   Operation 2907 'and' 'and_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2908 [1/2] (5.46ns)   --->   "%tmp_2 = fcmp_olt  i64 %p_64, i64 %min_p_1" [CCode/viterbi.c:50]   --->   Operation 2908 'dcmp' 'tmp_2' <Predicate = (!icmp_ln48)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2909 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln50_1 = and i1 %and_ln50, i1 %tmp_2" [CCode/viterbi.c:50]   --->   Operation 2909 'and' 'and_ln50_1' <Predicate = (!icmp_ln48)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2910 [1/1] (1.48ns)   --->   "%min_p_4 = select i1 %and_ln50_1, i64 %p_64, i64 %min_p_1" [CCode/viterbi.c:50]   --->   Operation 2910 'select' 'min_p_4' <Predicate = (!icmp_ln48)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_216 : Operation 2911 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i6 %trunc_ln50_2" [CCode/viterbi.c:50]   --->   Operation 2911 'zext' 'zext_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_216 : Operation 2912 [1/1] (1.24ns)   --->   "%min_s_2 = select i1 %and_ln50_1, i8 %zext_ln50, i8 %min_s" [CCode/viterbi.c:50]   --->   Operation 2912 'select' 'min_s_2' <Predicate = (!icmp_ln48)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_216 : Operation 2913 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2913 'br' 'br_ln0' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 217 <SV = 9> <Delay = 3.25>
ST_217 : Operation 2914 [1/1] (0.00ns)   --->   "%path_addr = getelementptr i8 %path, i64 0, i64 139" [CCode/viterbi.c:55]   --->   Operation 2914 'getelementptr' 'path_addr' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 2915 [1/1] (3.25ns)   --->   "%store_ln55 = store i8 %min_s, i8 %path_addr" [CCode/viterbi.c:55]   --->   Operation 2915 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 140> <RAM>
ST_217 : Operation 2916 [1/1] (1.58ns)   --->   "%br_ln58 = br void" [CCode/viterbi.c:58]   --->   Operation 2916 'br' 'br_ln58' <Predicate = true> <Delay = 1.58>

State 218 <SV = 10> <Delay = 3.25>
ST_218 : Operation 2917 [1/1] (0.00ns)   --->   "%t_1 = phi i9 %add_ln58, void %.split2, i9 138, void" [CCode/viterbi.c:58]   --->   Operation 2917 'phi' 't_1' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2918 [1/1] (0.00ns)   --->   "%empty_27 = phi i8 %zext_ln68, void %.split2, i8 %min_s, void"   --->   Operation 2918 'phi' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2919 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2919 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2920 [1/1] (0.00ns)   --->   "%tmp_381 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %t_1, i32 8" [CCode/viterbi.c:58]   --->   Operation 2920 'bitselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2921 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 139, i64 139, i64 139"   --->   Operation 2921 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2922 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp_381, void %.split2, void" [CCode/viterbi.c:58]   --->   Operation 2922 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2923 [1/1] (0.00ns)   --->   "%tmp_382 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %t_1, i6 0" [CCode/viterbi.c:60]   --->   Operation 2923 'bitconcatenate' 'tmp_382' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_218 : Operation 2924 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i15 %tmp_382" [CCode/viterbi.c:60]   --->   Operation 2924 'zext' 'zext_ln60_5' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_218 : Operation 2925 [1/1] (0.00ns)   --->   "%llike_addr_4 = getelementptr i64 %llike, i64 0, i64 %zext_ln60_5" [CCode/viterbi.c:60]   --->   Operation 2925 'getelementptr' 'llike_addr_4' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_218 : Operation 2926 [2/2] (3.25ns)   --->   "%llike_load_1 = load i14 %llike_addr_4" [CCode/viterbi.c:60]   --->   Operation 2926 'load' 'llike_load_1' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_218 : Operation 2927 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i8 %empty_27" [CCode/viterbi.c:60]   --->   Operation 2927 'zext' 'zext_ln60_1' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_218 : Operation 2928 [1/1] (0.00ns)   --->   "%transition_addr_1 = getelementptr i64 %transition, i64 0, i64 %zext_ln60_1" [CCode/viterbi.c:60]   --->   Operation 2928 'getelementptr' 'transition_addr_1' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_218 : Operation 2929 [2/2] (3.25ns)   --->   "%transition_load_1 = load i12 %transition_addr_1" [CCode/viterbi.c:60]   --->   Operation 2929 'load' 'transition_load_1' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 219 <SV = 11> <Delay = 5.16>
ST_219 : Operation 2930 [1/1] (0.00ns)   --->   "%or_ln62 = or i15 %tmp_382, i15 1" [CCode/viterbi.c:62]   --->   Operation 2930 'or' 'or_ln62' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_219 : Operation 2931 [1/1] (0.00ns)   --->   "%tmp_384 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62" [CCode/viterbi.c:62]   --->   Operation 2931 'bitconcatenate' 'tmp_384' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_219 : Operation 2932 [1/1] (0.00ns)   --->   "%llike_addr_69 = getelementptr i64 %llike, i64 0, i64 %tmp_384" [CCode/viterbi.c:62]   --->   Operation 2932 'getelementptr' 'llike_addr_69' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_219 : Operation 2933 [1/2] (3.25ns)   --->   "%llike_load_1 = load i14 %llike_addr_4" [CCode/viterbi.c:60]   --->   Operation 2933 'load' 'llike_load_1' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_219 : Operation 2934 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i8 %empty_27" [CCode/viterbi.c:60]   --->   Operation 2934 'zext' 'zext_ln60_2' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_219 : Operation 2935 [1/2] (3.25ns)   --->   "%transition_load_1 = load i12 %transition_addr_1" [CCode/viterbi.c:60]   --->   Operation 2935 'load' 'transition_load_1' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_219 : Operation 2936 [2/2] (3.25ns)   --->   "%llike_load_67 = load i14 %llike_addr_69" [CCode/viterbi.c:62]   --->   Operation 2936 'load' 'llike_load_67' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_219 : Operation 2937 [1/1] (1.91ns)   --->   "%add_ln62 = add i9 %zext_ln60_2, i9 64" [CCode/viterbi.c:62]   --->   Operation 2937 'add' 'add_ln62' <Predicate = (!tmp_381)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2938 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i9 %add_ln62" [CCode/viterbi.c:62]   --->   Operation 2938 'zext' 'zext_ln62' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_219 : Operation 2939 [1/1] (0.00ns)   --->   "%transition_addr_65 = getelementptr i64 %transition, i64 0, i64 %zext_ln62" [CCode/viterbi.c:62]   --->   Operation 2939 'getelementptr' 'transition_addr_65' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_219 : Operation 2940 [2/2] (3.25ns)   --->   "%transition_load_65 = load i12 %transition_addr_65" [CCode/viterbi.c:62]   --->   Operation 2940 'load' 'transition_load_65' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 220 <SV = 12> <Delay = 8.23>
ST_220 : Operation 2941 [1/1] (0.00ns)   --->   "%or_ln62_2 = or i15 %tmp_382, i15 2" [CCode/viterbi.c:62]   --->   Operation 2941 'or' 'or_ln62_2' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_220 : Operation 2942 [1/1] (0.00ns)   --->   "%tmp_385 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_2" [CCode/viterbi.c:62]   --->   Operation 2942 'bitconcatenate' 'tmp_385' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_220 : Operation 2943 [1/1] (0.00ns)   --->   "%llike_addr_70 = getelementptr i64 %llike, i64 0, i64 %tmp_385" [CCode/viterbi.c:62]   --->   Operation 2943 'getelementptr' 'llike_addr_70' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_220 : Operation 2944 [1/1] (0.00ns)   --->   "%bitcast_ln60 = bitcast i64 %transition_load_1" [CCode/viterbi.c:60]   --->   Operation 2944 'bitcast' 'bitcast_ln60' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_220 : Operation 2945 [5/5] (8.23ns)   --->   "%min_p_5 = dadd i64 %llike_load_1, i64 %bitcast_ln60" [CCode/viterbi.c:60]   --->   Operation 2945 'dadd' 'min_p_5' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2946 [1/2] (3.25ns)   --->   "%llike_load_67 = load i14 %llike_addr_69" [CCode/viterbi.c:62]   --->   Operation 2946 'load' 'llike_load_67' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_220 : Operation 2947 [1/2] (3.25ns)   --->   "%transition_load_65 = load i12 %transition_addr_65" [CCode/viterbi.c:62]   --->   Operation 2947 'load' 'transition_load_65' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_220 : Operation 2948 [2/2] (3.25ns)   --->   "%llike_load_68 = load i14 %llike_addr_70" [CCode/viterbi.c:62]   --->   Operation 2948 'load' 'llike_load_68' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_220 : Operation 2949 [1/1] (1.82ns)   --->   "%add_ln62_1 = add i9 %zext_ln60_2, i9 128" [CCode/viterbi.c:62]   --->   Operation 2949 'add' 'add_ln62_1' <Predicate = (!tmp_381)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2950 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i9 %add_ln62_1" [CCode/viterbi.c:62]   --->   Operation 2950 'zext' 'zext_ln62_1' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_220 : Operation 2951 [1/1] (0.00ns)   --->   "%transition_addr_66 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_1" [CCode/viterbi.c:62]   --->   Operation 2951 'getelementptr' 'transition_addr_66' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_220 : Operation 2952 [2/2] (3.25ns)   --->   "%transition_load_66 = load i12 %transition_addr_66" [CCode/viterbi.c:62]   --->   Operation 2952 'load' 'transition_load_66' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 221 <SV = 13> <Delay = 8.23>
ST_221 : Operation 2953 [1/1] (0.00ns)   --->   "%or_ln62_5 = or i15 %tmp_382, i15 3" [CCode/viterbi.c:62]   --->   Operation 2953 'or' 'or_ln62_5' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_221 : Operation 2954 [1/1] (0.00ns)   --->   "%tmp_386 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_5" [CCode/viterbi.c:62]   --->   Operation 2954 'bitconcatenate' 'tmp_386' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_221 : Operation 2955 [1/1] (0.00ns)   --->   "%llike_addr_71 = getelementptr i64 %llike, i64 0, i64 %tmp_386" [CCode/viterbi.c:62]   --->   Operation 2955 'getelementptr' 'llike_addr_71' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_221 : Operation 2956 [4/5] (8.23ns)   --->   "%min_p_5 = dadd i64 %llike_load_1, i64 %bitcast_ln60" [CCode/viterbi.c:60]   --->   Operation 2956 'dadd' 'min_p_5' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2957 [1/1] (0.00ns)   --->   "%bitcast_ln62 = bitcast i64 %transition_load_65" [CCode/viterbi.c:62]   --->   Operation 2957 'bitcast' 'bitcast_ln62' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_221 : Operation 2958 [5/5] (8.23ns)   --->   "%p_62 = dadd i64 %llike_load_67, i64 %bitcast_ln62" [CCode/viterbi.c:62]   --->   Operation 2958 'dadd' 'p_62' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2959 [1/2] (3.25ns)   --->   "%llike_load_68 = load i14 %llike_addr_70" [CCode/viterbi.c:62]   --->   Operation 2959 'load' 'llike_load_68' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_221 : Operation 2960 [1/2] (3.25ns)   --->   "%transition_load_66 = load i12 %transition_addr_66" [CCode/viterbi.c:62]   --->   Operation 2960 'load' 'transition_load_66' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_221 : Operation 2961 [2/2] (3.25ns)   --->   "%llike_load_69 = load i14 %llike_addr_71" [CCode/viterbi.c:62]   --->   Operation 2961 'load' 'llike_load_69' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_221 : Operation 2962 [1/1] (1.82ns)   --->   "%add_ln62_2 = add i9 %zext_ln60_2, i9 192" [CCode/viterbi.c:62]   --->   Operation 2962 'add' 'add_ln62_2' <Predicate = (!tmp_381)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2963 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i9 %add_ln62_2" [CCode/viterbi.c:62]   --->   Operation 2963 'zext' 'zext_ln62_2' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_221 : Operation 2964 [1/1] (0.00ns)   --->   "%transition_addr_67 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_2" [CCode/viterbi.c:62]   --->   Operation 2964 'getelementptr' 'transition_addr_67' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_221 : Operation 2965 [2/2] (3.25ns)   --->   "%transition_load_67 = load i12 %transition_addr_67" [CCode/viterbi.c:62]   --->   Operation 2965 'load' 'transition_load_67' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 222 <SV = 14> <Delay = 8.23>
ST_222 : Operation 2966 [1/1] (0.00ns)   --->   "%or_ln62_6 = or i15 %tmp_382, i15 4" [CCode/viterbi.c:62]   --->   Operation 2966 'or' 'or_ln62_6' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_222 : Operation 2967 [1/1] (0.00ns)   --->   "%tmp_387 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_6" [CCode/viterbi.c:62]   --->   Operation 2967 'bitconcatenate' 'tmp_387' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_222 : Operation 2968 [1/1] (0.00ns)   --->   "%llike_addr_72 = getelementptr i64 %llike, i64 0, i64 %tmp_387" [CCode/viterbi.c:62]   --->   Operation 2968 'getelementptr' 'llike_addr_72' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_222 : Operation 2969 [3/5] (8.23ns)   --->   "%min_p_5 = dadd i64 %llike_load_1, i64 %bitcast_ln60" [CCode/viterbi.c:60]   --->   Operation 2969 'dadd' 'min_p_5' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2970 [4/5] (8.23ns)   --->   "%p_62 = dadd i64 %llike_load_67, i64 %bitcast_ln62" [CCode/viterbi.c:62]   --->   Operation 2970 'dadd' 'p_62' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2971 [1/1] (0.00ns)   --->   "%bitcast_ln62_1 = bitcast i64 %transition_load_66" [CCode/viterbi.c:62]   --->   Operation 2971 'bitcast' 'bitcast_ln62_1' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_222 : Operation 2972 [5/5] (8.23ns)   --->   "%p_3_1 = dadd i64 %llike_load_68, i64 %bitcast_ln62_1" [CCode/viterbi.c:62]   --->   Operation 2972 'dadd' 'p_3_1' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2973 [1/2] (3.25ns)   --->   "%llike_load_69 = load i14 %llike_addr_71" [CCode/viterbi.c:62]   --->   Operation 2973 'load' 'llike_load_69' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_222 : Operation 2974 [1/2] (3.25ns)   --->   "%transition_load_67 = load i12 %transition_addr_67" [CCode/viterbi.c:62]   --->   Operation 2974 'load' 'transition_load_67' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_222 : Operation 2975 [2/2] (3.25ns)   --->   "%llike_load_70 = load i14 %llike_addr_72" [CCode/viterbi.c:62]   --->   Operation 2975 'load' 'llike_load_70' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_222 : Operation 2976 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %empty_27" [CCode/viterbi.c:62]   --->   Operation 2976 'bitconcatenate' 'or_ln1' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_222 : Operation 2977 [1/1] (0.00ns)   --->   "%zext_ln62_3 = zext i9 %or_ln1" [CCode/viterbi.c:62]   --->   Operation 2977 'zext' 'zext_ln62_3' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_222 : Operation 2978 [1/1] (0.00ns)   --->   "%transition_addr_68 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_3" [CCode/viterbi.c:62]   --->   Operation 2978 'getelementptr' 'transition_addr_68' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_222 : Operation 2979 [2/2] (3.25ns)   --->   "%transition_load_68 = load i12 %transition_addr_68" [CCode/viterbi.c:62]   --->   Operation 2979 'load' 'transition_load_68' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 223 <SV = 15> <Delay = 8.23>
ST_223 : Operation 2980 [1/1] (0.00ns)   --->   "%or_ln62_10 = or i15 %tmp_382, i15 5" [CCode/viterbi.c:62]   --->   Operation 2980 'or' 'or_ln62_10' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_223 : Operation 2981 [1/1] (0.00ns)   --->   "%tmp_388 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_10" [CCode/viterbi.c:62]   --->   Operation 2981 'bitconcatenate' 'tmp_388' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_223 : Operation 2982 [1/1] (0.00ns)   --->   "%llike_addr_73 = getelementptr i64 %llike, i64 0, i64 %tmp_388" [CCode/viterbi.c:62]   --->   Operation 2982 'getelementptr' 'llike_addr_73' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_223 : Operation 2983 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i8 %empty_27" [CCode/viterbi.c:60]   --->   Operation 2983 'zext' 'zext_ln60_3' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_223 : Operation 2984 [2/5] (8.23ns)   --->   "%min_p_5 = dadd i64 %llike_load_1, i64 %bitcast_ln60" [CCode/viterbi.c:60]   --->   Operation 2984 'dadd' 'min_p_5' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2985 [3/5] (8.23ns)   --->   "%p_62 = dadd i64 %llike_load_67, i64 %bitcast_ln62" [CCode/viterbi.c:62]   --->   Operation 2985 'dadd' 'p_62' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2986 [4/5] (8.23ns)   --->   "%p_3_1 = dadd i64 %llike_load_68, i64 %bitcast_ln62_1" [CCode/viterbi.c:62]   --->   Operation 2986 'dadd' 'p_3_1' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2987 [1/1] (0.00ns)   --->   "%bitcast_ln62_2 = bitcast i64 %transition_load_67" [CCode/viterbi.c:62]   --->   Operation 2987 'bitcast' 'bitcast_ln62_2' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_223 : Operation 2988 [5/5] (8.23ns)   --->   "%p_3_2 = dadd i64 %llike_load_69, i64 %bitcast_ln62_2" [CCode/viterbi.c:62]   --->   Operation 2988 'dadd' 'p_3_2' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2989 [1/2] (3.25ns)   --->   "%llike_load_70 = load i14 %llike_addr_72" [CCode/viterbi.c:62]   --->   Operation 2989 'load' 'llike_load_70' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_223 : Operation 2990 [1/2] (3.25ns)   --->   "%transition_load_68 = load i12 %transition_addr_68" [CCode/viterbi.c:62]   --->   Operation 2990 'load' 'transition_load_68' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_223 : Operation 2991 [2/2] (3.25ns)   --->   "%llike_load_71 = load i14 %llike_addr_73" [CCode/viterbi.c:62]   --->   Operation 2991 'load' 'llike_load_71' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_223 : Operation 2992 [1/1] (1.73ns)   --->   "%add_ln62_3 = add i10 %zext_ln60_3, i10 320" [CCode/viterbi.c:62]   --->   Operation 2992 'add' 'add_ln62_3' <Predicate = (!tmp_381)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2993 [1/1] (0.00ns)   --->   "%zext_ln62_4 = zext i10 %add_ln62_3" [CCode/viterbi.c:62]   --->   Operation 2993 'zext' 'zext_ln62_4' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_223 : Operation 2994 [1/1] (0.00ns)   --->   "%transition_addr_69 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_4" [CCode/viterbi.c:62]   --->   Operation 2994 'getelementptr' 'transition_addr_69' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_223 : Operation 2995 [2/2] (3.25ns)   --->   "%transition_load_69 = load i12 %transition_addr_69" [CCode/viterbi.c:62]   --->   Operation 2995 'load' 'transition_load_69' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 224 <SV = 16> <Delay = 8.23>
ST_224 : Operation 2996 [1/1] (0.00ns)   --->   "%or_ln62_11 = or i15 %tmp_382, i15 6" [CCode/viterbi.c:62]   --->   Operation 2996 'or' 'or_ln62_11' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_224 : Operation 2997 [1/1] (0.00ns)   --->   "%tmp_389 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_11" [CCode/viterbi.c:62]   --->   Operation 2997 'bitconcatenate' 'tmp_389' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_224 : Operation 2998 [1/1] (0.00ns)   --->   "%llike_addr_74 = getelementptr i64 %llike, i64 0, i64 %tmp_389" [CCode/viterbi.c:62]   --->   Operation 2998 'getelementptr' 'llike_addr_74' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_224 : Operation 2999 [1/5] (8.23ns)   --->   "%min_p_5 = dadd i64 %llike_load_1, i64 %bitcast_ln60" [CCode/viterbi.c:60]   --->   Operation 2999 'dadd' 'min_p_5' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 3000 [2/5] (8.23ns)   --->   "%p_62 = dadd i64 %llike_load_67, i64 %bitcast_ln62" [CCode/viterbi.c:62]   --->   Operation 3000 'dadd' 'p_62' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 3001 [3/5] (8.23ns)   --->   "%p_3_1 = dadd i64 %llike_load_68, i64 %bitcast_ln62_1" [CCode/viterbi.c:62]   --->   Operation 3001 'dadd' 'p_3_1' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 3002 [4/5] (8.23ns)   --->   "%p_3_2 = dadd i64 %llike_load_69, i64 %bitcast_ln62_2" [CCode/viterbi.c:62]   --->   Operation 3002 'dadd' 'p_3_2' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 3003 [1/1] (0.00ns)   --->   "%bitcast_ln62_3 = bitcast i64 %transition_load_68" [CCode/viterbi.c:62]   --->   Operation 3003 'bitcast' 'bitcast_ln62_3' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_224 : Operation 3004 [5/5] (8.23ns)   --->   "%p_3_3 = dadd i64 %llike_load_70, i64 %bitcast_ln62_3" [CCode/viterbi.c:62]   --->   Operation 3004 'dadd' 'p_3_3' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 3005 [1/2] (3.25ns)   --->   "%llike_load_71 = load i14 %llike_addr_73" [CCode/viterbi.c:62]   --->   Operation 3005 'load' 'llike_load_71' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_224 : Operation 3006 [1/2] (3.25ns)   --->   "%transition_load_69 = load i12 %transition_addr_69" [CCode/viterbi.c:62]   --->   Operation 3006 'load' 'transition_load_69' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_224 : Operation 3007 [2/2] (3.25ns)   --->   "%llike_load_72 = load i14 %llike_addr_74" [CCode/viterbi.c:62]   --->   Operation 3007 'load' 'llike_load_72' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_224 : Operation 3008 [1/1] (1.73ns)   --->   "%add_ln62_4 = add i10 %zext_ln60_3, i10 384" [CCode/viterbi.c:62]   --->   Operation 3008 'add' 'add_ln62_4' <Predicate = (!tmp_381)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 3009 [1/1] (0.00ns)   --->   "%zext_ln62_5 = zext i10 %add_ln62_4" [CCode/viterbi.c:62]   --->   Operation 3009 'zext' 'zext_ln62_5' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_224 : Operation 3010 [1/1] (0.00ns)   --->   "%transition_addr_70 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_5" [CCode/viterbi.c:62]   --->   Operation 3010 'getelementptr' 'transition_addr_70' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_224 : Operation 3011 [2/2] (3.25ns)   --->   "%transition_load_70 = load i12 %transition_addr_70" [CCode/viterbi.c:62]   --->   Operation 3011 'load' 'transition_load_70' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 225 <SV = 17> <Delay = 8.23>
ST_225 : Operation 3012 [1/1] (0.00ns)   --->   "%or_ln62_12 = or i15 %tmp_382, i15 7" [CCode/viterbi.c:62]   --->   Operation 3012 'or' 'or_ln62_12' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_225 : Operation 3013 [1/1] (0.00ns)   --->   "%tmp_390 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_12" [CCode/viterbi.c:62]   --->   Operation 3013 'bitconcatenate' 'tmp_390' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_225 : Operation 3014 [1/1] (0.00ns)   --->   "%llike_addr_75 = getelementptr i64 %llike, i64 0, i64 %tmp_390" [CCode/viterbi.c:62]   --->   Operation 3014 'getelementptr' 'llike_addr_75' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_225 : Operation 3015 [1/5] (8.23ns)   --->   "%p_62 = dadd i64 %llike_load_67, i64 %bitcast_ln62" [CCode/viterbi.c:62]   --->   Operation 3015 'dadd' 'p_62' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 3016 [2/5] (8.23ns)   --->   "%p_3_1 = dadd i64 %llike_load_68, i64 %bitcast_ln62_1" [CCode/viterbi.c:62]   --->   Operation 3016 'dadd' 'p_3_1' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 3017 [3/5] (8.23ns)   --->   "%p_3_2 = dadd i64 %llike_load_69, i64 %bitcast_ln62_2" [CCode/viterbi.c:62]   --->   Operation 3017 'dadd' 'p_3_2' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 3018 [4/5] (8.23ns)   --->   "%p_3_3 = dadd i64 %llike_load_70, i64 %bitcast_ln62_3" [CCode/viterbi.c:62]   --->   Operation 3018 'dadd' 'p_3_3' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 3019 [1/1] (0.00ns)   --->   "%bitcast_ln62_4 = bitcast i64 %transition_load_69" [CCode/viterbi.c:62]   --->   Operation 3019 'bitcast' 'bitcast_ln62_4' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_225 : Operation 3020 [5/5] (8.23ns)   --->   "%p_3_4 = dadd i64 %llike_load_71, i64 %bitcast_ln62_4" [CCode/viterbi.c:62]   --->   Operation 3020 'dadd' 'p_3_4' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 3021 [1/2] (3.25ns)   --->   "%llike_load_72 = load i14 %llike_addr_74" [CCode/viterbi.c:62]   --->   Operation 3021 'load' 'llike_load_72' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_225 : Operation 3022 [1/2] (3.25ns)   --->   "%transition_load_70 = load i12 %transition_addr_70" [CCode/viterbi.c:62]   --->   Operation 3022 'load' 'transition_load_70' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_225 : Operation 3023 [2/2] (3.25ns)   --->   "%llike_load_73 = load i14 %llike_addr_75" [CCode/viterbi.c:62]   --->   Operation 3023 'load' 'llike_load_73' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_225 : Operation 3024 [1/1] (1.73ns)   --->   "%add_ln62_5 = add i10 %zext_ln60_3, i10 448" [CCode/viterbi.c:62]   --->   Operation 3024 'add' 'add_ln62_5' <Predicate = (!tmp_381)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 3025 [1/1] (0.00ns)   --->   "%zext_ln62_6 = zext i10 %add_ln62_5" [CCode/viterbi.c:62]   --->   Operation 3025 'zext' 'zext_ln62_6' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_225 : Operation 3026 [1/1] (0.00ns)   --->   "%transition_addr_71 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_6" [CCode/viterbi.c:62]   --->   Operation 3026 'getelementptr' 'transition_addr_71' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_225 : Operation 3027 [2/2] (3.25ns)   --->   "%transition_load_71 = load i12 %transition_addr_71" [CCode/viterbi.c:62]   --->   Operation 3027 'load' 'transition_load_71' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 226 <SV = 18> <Delay = 8.23>
ST_226 : Operation 3028 [1/1] (0.00ns)   --->   "%or_ln62_13 = or i15 %tmp_382, i15 8" [CCode/viterbi.c:62]   --->   Operation 3028 'or' 'or_ln62_13' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_226 : Operation 3029 [1/1] (0.00ns)   --->   "%tmp_391 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_13" [CCode/viterbi.c:62]   --->   Operation 3029 'bitconcatenate' 'tmp_391' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_226 : Operation 3030 [1/1] (0.00ns)   --->   "%llike_addr_76 = getelementptr i64 %llike, i64 0, i64 %tmp_391" [CCode/viterbi.c:62]   --->   Operation 3030 'getelementptr' 'llike_addr_76' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_226 : Operation 3031 [2/2] (5.46ns)   --->   "%tmp_193 = fcmp_olt  i64 %p_62, i64 %min_p_5" [CCode/viterbi.c:63]   --->   Operation 3031 'dcmp' 'tmp_193' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 3032 [1/5] (8.23ns)   --->   "%p_3_1 = dadd i64 %llike_load_68, i64 %bitcast_ln62_1" [CCode/viterbi.c:62]   --->   Operation 3032 'dadd' 'p_3_1' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 3033 [2/5] (8.23ns)   --->   "%p_3_2 = dadd i64 %llike_load_69, i64 %bitcast_ln62_2" [CCode/viterbi.c:62]   --->   Operation 3033 'dadd' 'p_3_2' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 3034 [3/5] (8.23ns)   --->   "%p_3_3 = dadd i64 %llike_load_70, i64 %bitcast_ln62_3" [CCode/viterbi.c:62]   --->   Operation 3034 'dadd' 'p_3_3' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 3035 [4/5] (8.23ns)   --->   "%p_3_4 = dadd i64 %llike_load_71, i64 %bitcast_ln62_4" [CCode/viterbi.c:62]   --->   Operation 3035 'dadd' 'p_3_4' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 3036 [1/1] (0.00ns)   --->   "%bitcast_ln62_5 = bitcast i64 %transition_load_70" [CCode/viterbi.c:62]   --->   Operation 3036 'bitcast' 'bitcast_ln62_5' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_226 : Operation 3037 [5/5] (8.23ns)   --->   "%p_3_5 = dadd i64 %llike_load_72, i64 %bitcast_ln62_5" [CCode/viterbi.c:62]   --->   Operation 3037 'dadd' 'p_3_5' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 3038 [1/2] (3.25ns)   --->   "%llike_load_73 = load i14 %llike_addr_75" [CCode/viterbi.c:62]   --->   Operation 3038 'load' 'llike_load_73' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_226 : Operation 3039 [1/2] (3.25ns)   --->   "%transition_load_71 = load i12 %transition_addr_71" [CCode/viterbi.c:62]   --->   Operation 3039 'load' 'transition_load_71' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_226 : Operation 3040 [2/2] (3.25ns)   --->   "%llike_load_74 = load i14 %llike_addr_76" [CCode/viterbi.c:62]   --->   Operation 3040 'load' 'llike_load_74' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_226 : Operation 3041 [1/1] (0.00ns)   --->   "%or_ln62_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 2, i8 %empty_27" [CCode/viterbi.c:62]   --->   Operation 3041 'bitconcatenate' 'or_ln62_1' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_226 : Operation 3042 [1/1] (0.00ns)   --->   "%zext_ln62_7 = zext i10 %or_ln62_1" [CCode/viterbi.c:62]   --->   Operation 3042 'zext' 'zext_ln62_7' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_226 : Operation 3043 [1/1] (0.00ns)   --->   "%transition_addr_72 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_7" [CCode/viterbi.c:62]   --->   Operation 3043 'getelementptr' 'transition_addr_72' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_226 : Operation 3044 [2/2] (3.25ns)   --->   "%transition_load_72 = load i12 %transition_addr_72" [CCode/viterbi.c:62]   --->   Operation 3044 'load' 'transition_load_72' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 227 <SV = 19> <Delay = 8.23>
ST_227 : Operation 3045 [1/1] (0.00ns)   --->   "%or_ln62_14 = or i15 %tmp_382, i15 9" [CCode/viterbi.c:62]   --->   Operation 3045 'or' 'or_ln62_14' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_227 : Operation 3046 [1/1] (0.00ns)   --->   "%tmp_392 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_14" [CCode/viterbi.c:62]   --->   Operation 3046 'bitconcatenate' 'tmp_392' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_227 : Operation 3047 [1/1] (0.00ns)   --->   "%llike_addr_77 = getelementptr i64 %llike, i64 0, i64 %tmp_392" [CCode/viterbi.c:62]   --->   Operation 3047 'getelementptr' 'llike_addr_77' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_227 : Operation 3048 [1/1] (0.00ns)   --->   "%bitcast_ln63 = bitcast i64 %p_62" [CCode/viterbi.c:63]   --->   Operation 3048 'bitcast' 'bitcast_ln63' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_227 : Operation 3049 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3049 'partselect' 'tmp_191' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_227 : Operation 3050 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i64 %bitcast_ln63" [CCode/viterbi.c:63]   --->   Operation 3050 'trunc' 'trunc_ln63' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_227 : Operation 3051 [1/1] (0.00ns)   --->   "%bitcast_ln63_1 = bitcast i64 %min_p_5" [CCode/viterbi.c:63]   --->   Operation 3051 'bitcast' 'bitcast_ln63_1' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_227 : Operation 3052 [1/1] (0.00ns)   --->   "%tmp_192 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_1, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3052 'partselect' 'tmp_192' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_227 : Operation 3053 [1/1] (0.00ns)   --->   "%trunc_ln63_1 = trunc i64 %bitcast_ln63_1" [CCode/viterbi.c:63]   --->   Operation 3053 'trunc' 'trunc_ln63_1' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_227 : Operation 3054 [1/1] (1.88ns)   --->   "%icmp_ln63 = icmp_ne  i11 %tmp_191, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3054 'icmp' 'icmp_ln63' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3055 [1/1] (2.89ns)   --->   "%icmp_ln63_1 = icmp_eq  i52 %trunc_ln63, i52 0" [CCode/viterbi.c:63]   --->   Operation 3055 'icmp' 'icmp_ln63_1' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3056 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_1)   --->   "%or_ln63_31 = or i1 %icmp_ln63_1, i1 %icmp_ln63" [CCode/viterbi.c:63]   --->   Operation 3056 'or' 'or_ln63_31' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3057 [1/1] (1.88ns)   --->   "%icmp_ln63_2 = icmp_ne  i11 %tmp_192, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3057 'icmp' 'icmp_ln63_2' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3058 [1/1] (2.89ns)   --->   "%icmp_ln63_3 = icmp_eq  i52 %trunc_ln63_1, i52 0" [CCode/viterbi.c:63]   --->   Operation 3058 'icmp' 'icmp_ln63_3' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3059 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_1)   --->   "%or_ln63_32 = or i1 %icmp_ln63_3, i1 %icmp_ln63_2" [CCode/viterbi.c:63]   --->   Operation 3059 'or' 'or_ln63_32' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3060 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_1)   --->   "%and_ln63 = and i1 %or_ln63_31, i1 %or_ln63_32" [CCode/viterbi.c:63]   --->   Operation 3060 'and' 'and_ln63' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3061 [1/2] (5.46ns)   --->   "%tmp_193 = fcmp_olt  i64 %p_62, i64 %min_p_5" [CCode/viterbi.c:63]   --->   Operation 3061 'dcmp' 'tmp_193' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3062 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_1 = and i1 %and_ln63, i1 %tmp_193" [CCode/viterbi.c:63]   --->   Operation 3062 'and' 'and_ln63_1' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3063 [1/1] (1.48ns)   --->   "%select_ln63 = select i1 %and_ln63_1, i64 %p_62, i64 %min_p_5" [CCode/viterbi.c:63]   --->   Operation 3063 'select' 'select_ln63' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_227 : Operation 3064 [1/5] (8.23ns)   --->   "%p_3_2 = dadd i64 %llike_load_69, i64 %bitcast_ln62_2" [CCode/viterbi.c:62]   --->   Operation 3064 'dadd' 'p_3_2' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3065 [2/5] (8.23ns)   --->   "%p_3_3 = dadd i64 %llike_load_70, i64 %bitcast_ln62_3" [CCode/viterbi.c:62]   --->   Operation 3065 'dadd' 'p_3_3' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3066 [3/5] (8.23ns)   --->   "%p_3_4 = dadd i64 %llike_load_71, i64 %bitcast_ln62_4" [CCode/viterbi.c:62]   --->   Operation 3066 'dadd' 'p_3_4' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3067 [4/5] (8.23ns)   --->   "%p_3_5 = dadd i64 %llike_load_72, i64 %bitcast_ln62_5" [CCode/viterbi.c:62]   --->   Operation 3067 'dadd' 'p_3_5' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3068 [1/1] (0.00ns)   --->   "%bitcast_ln62_6 = bitcast i64 %transition_load_71" [CCode/viterbi.c:62]   --->   Operation 3068 'bitcast' 'bitcast_ln62_6' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_227 : Operation 3069 [5/5] (8.23ns)   --->   "%p_3_6 = dadd i64 %llike_load_73, i64 %bitcast_ln62_6" [CCode/viterbi.c:62]   --->   Operation 3069 'dadd' 'p_3_6' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3070 [1/2] (3.25ns)   --->   "%llike_load_74 = load i14 %llike_addr_76" [CCode/viterbi.c:62]   --->   Operation 3070 'load' 'llike_load_74' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_227 : Operation 3071 [1/2] (3.25ns)   --->   "%transition_load_72 = load i12 %transition_addr_72" [CCode/viterbi.c:62]   --->   Operation 3071 'load' 'transition_load_72' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_227 : Operation 3072 [2/2] (3.25ns)   --->   "%llike_load_75 = load i14 %llike_addr_77" [CCode/viterbi.c:62]   --->   Operation 3072 'load' 'llike_load_75' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_227 : Operation 3073 [1/1] (1.73ns)   --->   "%add_ln62_6 = add i10 %zext_ln60_3, i10 576" [CCode/viterbi.c:62]   --->   Operation 3073 'add' 'add_ln62_6' <Predicate = (!tmp_381)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 3074 [1/1] (0.00ns)   --->   "%zext_ln62_8 = zext i10 %add_ln62_6" [CCode/viterbi.c:62]   --->   Operation 3074 'zext' 'zext_ln62_8' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_227 : Operation 3075 [1/1] (0.00ns)   --->   "%transition_addr_73 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_8" [CCode/viterbi.c:62]   --->   Operation 3075 'getelementptr' 'transition_addr_73' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_227 : Operation 3076 [2/2] (3.25ns)   --->   "%transition_load_73 = load i12 %transition_addr_73" [CCode/viterbi.c:62]   --->   Operation 3076 'load' 'transition_load_73' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 228 <SV = 20> <Delay = 8.23>
ST_228 : Operation 3077 [1/1] (0.00ns)   --->   "%or_ln62_15 = or i15 %tmp_382, i15 10" [CCode/viterbi.c:62]   --->   Operation 3077 'or' 'or_ln62_15' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_228 : Operation 3078 [1/1] (0.00ns)   --->   "%tmp_393 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_15" [CCode/viterbi.c:62]   --->   Operation 3078 'bitconcatenate' 'tmp_393' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_228 : Operation 3079 [1/1] (0.00ns)   --->   "%llike_addr_78 = getelementptr i64 %llike, i64 0, i64 %tmp_393" [CCode/viterbi.c:62]   --->   Operation 3079 'getelementptr' 'llike_addr_78' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_228 : Operation 3080 [2/2] (5.46ns)   --->   "%tmp_196 = fcmp_olt  i64 %p_3_1, i64 %select_ln63" [CCode/viterbi.c:63]   --->   Operation 3080 'dcmp' 'tmp_196' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 3081 [1/5] (8.23ns)   --->   "%p_3_3 = dadd i64 %llike_load_70, i64 %bitcast_ln62_3" [CCode/viterbi.c:62]   --->   Operation 3081 'dadd' 'p_3_3' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 3082 [2/5] (8.23ns)   --->   "%p_3_4 = dadd i64 %llike_load_71, i64 %bitcast_ln62_4" [CCode/viterbi.c:62]   --->   Operation 3082 'dadd' 'p_3_4' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 3083 [3/5] (8.23ns)   --->   "%p_3_5 = dadd i64 %llike_load_72, i64 %bitcast_ln62_5" [CCode/viterbi.c:62]   --->   Operation 3083 'dadd' 'p_3_5' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 3084 [4/5] (8.23ns)   --->   "%p_3_6 = dadd i64 %llike_load_73, i64 %bitcast_ln62_6" [CCode/viterbi.c:62]   --->   Operation 3084 'dadd' 'p_3_6' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 3085 [1/1] (0.00ns)   --->   "%bitcast_ln62_7 = bitcast i64 %transition_load_72" [CCode/viterbi.c:62]   --->   Operation 3085 'bitcast' 'bitcast_ln62_7' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_228 : Operation 3086 [5/5] (8.23ns)   --->   "%p_3_7 = dadd i64 %llike_load_74, i64 %bitcast_ln62_7" [CCode/viterbi.c:62]   --->   Operation 3086 'dadd' 'p_3_7' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 3087 [1/2] (3.25ns)   --->   "%llike_load_75 = load i14 %llike_addr_77" [CCode/viterbi.c:62]   --->   Operation 3087 'load' 'llike_load_75' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_228 : Operation 3088 [1/2] (3.25ns)   --->   "%transition_load_73 = load i12 %transition_addr_73" [CCode/viterbi.c:62]   --->   Operation 3088 'load' 'transition_load_73' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_228 : Operation 3089 [2/2] (3.25ns)   --->   "%llike_load_76 = load i14 %llike_addr_78" [CCode/viterbi.c:62]   --->   Operation 3089 'load' 'llike_load_76' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_228 : Operation 3090 [1/1] (1.73ns)   --->   "%add_ln62_7 = add i10 %zext_ln60_3, i10 640" [CCode/viterbi.c:62]   --->   Operation 3090 'add' 'add_ln62_7' <Predicate = (!tmp_381)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 3091 [1/1] (0.00ns)   --->   "%zext_ln62_9 = zext i10 %add_ln62_7" [CCode/viterbi.c:62]   --->   Operation 3091 'zext' 'zext_ln62_9' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_228 : Operation 3092 [1/1] (0.00ns)   --->   "%transition_addr_74 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_9" [CCode/viterbi.c:62]   --->   Operation 3092 'getelementptr' 'transition_addr_74' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_228 : Operation 3093 [2/2] (3.25ns)   --->   "%transition_load_74 = load i12 %transition_addr_74" [CCode/viterbi.c:62]   --->   Operation 3093 'load' 'transition_load_74' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_228 : Operation 3094 [1/1] (1.73ns)   --->   "%add_ln62_8 = add i10 %zext_ln60_3, i10 704" [CCode/viterbi.c:62]   --->   Operation 3094 'add' 'add_ln62_8' <Predicate = (!tmp_381)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 21> <Delay = 8.23>
ST_229 : Operation 3095 [1/1] (0.00ns)   --->   "%or_ln62_16 = or i15 %tmp_382, i15 11" [CCode/viterbi.c:62]   --->   Operation 3095 'or' 'or_ln62_16' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_229 : Operation 3096 [1/1] (0.00ns)   --->   "%tmp_394 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_16" [CCode/viterbi.c:62]   --->   Operation 3096 'bitconcatenate' 'tmp_394' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_229 : Operation 3097 [1/1] (0.00ns)   --->   "%llike_addr_79 = getelementptr i64 %llike, i64 0, i64 %tmp_394" [CCode/viterbi.c:62]   --->   Operation 3097 'getelementptr' 'llike_addr_79' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_229 : Operation 3098 [1/1] (0.00ns)   --->   "%bitcast_ln63_2 = bitcast i64 %p_3_1" [CCode/viterbi.c:63]   --->   Operation 3098 'bitcast' 'bitcast_ln63_2' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_229 : Operation 3099 [1/1] (0.00ns)   --->   "%tmp_194 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_2, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3099 'partselect' 'tmp_194' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_229 : Operation 3100 [1/1] (0.00ns)   --->   "%trunc_ln63_2 = trunc i64 %bitcast_ln63_2" [CCode/viterbi.c:63]   --->   Operation 3100 'trunc' 'trunc_ln63_2' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_229 : Operation 3101 [1/1] (0.00ns)   --->   "%bitcast_ln63_3 = bitcast i64 %select_ln63" [CCode/viterbi.c:63]   --->   Operation 3101 'bitcast' 'bitcast_ln63_3' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_229 : Operation 3102 [1/1] (0.00ns)   --->   "%tmp_195 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_3, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3102 'partselect' 'tmp_195' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_229 : Operation 3103 [1/1] (0.00ns)   --->   "%trunc_ln63_3 = trunc i64 %bitcast_ln63_3" [CCode/viterbi.c:63]   --->   Operation 3103 'trunc' 'trunc_ln63_3' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_229 : Operation 3104 [1/1] (1.88ns)   --->   "%icmp_ln63_4 = icmp_ne  i11 %tmp_194, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3104 'icmp' 'icmp_ln63_4' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3105 [1/1] (2.89ns)   --->   "%icmp_ln63_5 = icmp_eq  i52 %trunc_ln63_2, i52 0" [CCode/viterbi.c:63]   --->   Operation 3105 'icmp' 'icmp_ln63_5' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3106 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_3)   --->   "%or_ln63_33 = or i1 %icmp_ln63_5, i1 %icmp_ln63_4" [CCode/viterbi.c:63]   --->   Operation 3106 'or' 'or_ln63_33' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3107 [1/1] (1.88ns)   --->   "%icmp_ln63_6 = icmp_ne  i11 %tmp_195, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3107 'icmp' 'icmp_ln63_6' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3108 [1/1] (2.89ns)   --->   "%icmp_ln63_7 = icmp_eq  i52 %trunc_ln63_3, i52 0" [CCode/viterbi.c:63]   --->   Operation 3108 'icmp' 'icmp_ln63_7' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3109 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_3)   --->   "%or_ln63_34 = or i1 %icmp_ln63_7, i1 %icmp_ln63_6" [CCode/viterbi.c:63]   --->   Operation 3109 'or' 'or_ln63_34' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3110 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_3)   --->   "%and_ln63_2 = and i1 %or_ln63_33, i1 %or_ln63_34" [CCode/viterbi.c:63]   --->   Operation 3110 'and' 'and_ln63_2' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3111 [1/2] (5.46ns)   --->   "%tmp_196 = fcmp_olt  i64 %p_3_1, i64 %select_ln63" [CCode/viterbi.c:63]   --->   Operation 3111 'dcmp' 'tmp_196' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3112 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_3 = and i1 %and_ln63_2, i1 %tmp_196" [CCode/viterbi.c:63]   --->   Operation 3112 'and' 'and_ln63_3' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3113 [1/1] (1.48ns)   --->   "%select_ln63_1 = select i1 %and_ln63_3, i64 %p_3_1, i64 %select_ln63" [CCode/viterbi.c:63]   --->   Operation 3113 'select' 'select_ln63_1' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_229 : Operation 3114 [1/5] (8.23ns)   --->   "%p_3_4 = dadd i64 %llike_load_71, i64 %bitcast_ln62_4" [CCode/viterbi.c:62]   --->   Operation 3114 'dadd' 'p_3_4' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3115 [2/5] (8.23ns)   --->   "%p_3_5 = dadd i64 %llike_load_72, i64 %bitcast_ln62_5" [CCode/viterbi.c:62]   --->   Operation 3115 'dadd' 'p_3_5' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3116 [3/5] (8.23ns)   --->   "%p_3_6 = dadd i64 %llike_load_73, i64 %bitcast_ln62_6" [CCode/viterbi.c:62]   --->   Operation 3116 'dadd' 'p_3_6' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3117 [4/5] (8.23ns)   --->   "%p_3_7 = dadd i64 %llike_load_74, i64 %bitcast_ln62_7" [CCode/viterbi.c:62]   --->   Operation 3117 'dadd' 'p_3_7' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3118 [1/1] (0.00ns)   --->   "%bitcast_ln62_8 = bitcast i64 %transition_load_73" [CCode/viterbi.c:62]   --->   Operation 3118 'bitcast' 'bitcast_ln62_8' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_229 : Operation 3119 [5/5] (8.23ns)   --->   "%p_3_8 = dadd i64 %llike_load_75, i64 %bitcast_ln62_8" [CCode/viterbi.c:62]   --->   Operation 3119 'dadd' 'p_3_8' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3120 [1/2] (3.25ns)   --->   "%llike_load_76 = load i14 %llike_addr_78" [CCode/viterbi.c:62]   --->   Operation 3120 'load' 'llike_load_76' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_229 : Operation 3121 [1/2] (3.25ns)   --->   "%transition_load_74 = load i12 %transition_addr_74" [CCode/viterbi.c:62]   --->   Operation 3121 'load' 'transition_load_74' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_229 : Operation 3122 [2/2] (3.25ns)   --->   "%llike_load_77 = load i14 %llike_addr_79" [CCode/viterbi.c:62]   --->   Operation 3122 'load' 'llike_load_77' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_229 : Operation 3123 [1/1] (0.00ns)   --->   "%zext_ln62_10 = zext i10 %add_ln62_8" [CCode/viterbi.c:62]   --->   Operation 3123 'zext' 'zext_ln62_10' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_229 : Operation 3124 [1/1] (0.00ns)   --->   "%transition_addr_75 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_10" [CCode/viterbi.c:62]   --->   Operation 3124 'getelementptr' 'transition_addr_75' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_229 : Operation 3125 [2/2] (3.25ns)   --->   "%transition_load_75 = load i12 %transition_addr_75" [CCode/viterbi.c:62]   --->   Operation 3125 'load' 'transition_load_75' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 230 <SV = 22> <Delay = 8.23>
ST_230 : Operation 3126 [1/1] (0.00ns)   --->   "%or_ln62_17 = or i15 %tmp_382, i15 12" [CCode/viterbi.c:62]   --->   Operation 3126 'or' 'or_ln62_17' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_230 : Operation 3127 [1/1] (0.00ns)   --->   "%tmp_395 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_17" [CCode/viterbi.c:62]   --->   Operation 3127 'bitconcatenate' 'tmp_395' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_230 : Operation 3128 [1/1] (0.00ns)   --->   "%llike_addr_80 = getelementptr i64 %llike, i64 0, i64 %tmp_395" [CCode/viterbi.c:62]   --->   Operation 3128 'getelementptr' 'llike_addr_80' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_230 : Operation 3129 [2/2] (5.46ns)   --->   "%tmp_199 = fcmp_olt  i64 %p_3_2, i64 %select_ln63_1" [CCode/viterbi.c:63]   --->   Operation 3129 'dcmp' 'tmp_199' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 3130 [1/5] (8.23ns)   --->   "%p_3_5 = dadd i64 %llike_load_72, i64 %bitcast_ln62_5" [CCode/viterbi.c:62]   --->   Operation 3130 'dadd' 'p_3_5' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 3131 [2/5] (8.23ns)   --->   "%p_3_6 = dadd i64 %llike_load_73, i64 %bitcast_ln62_6" [CCode/viterbi.c:62]   --->   Operation 3131 'dadd' 'p_3_6' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 3132 [3/5] (8.23ns)   --->   "%p_3_7 = dadd i64 %llike_load_74, i64 %bitcast_ln62_7" [CCode/viterbi.c:62]   --->   Operation 3132 'dadd' 'p_3_7' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 3133 [4/5] (8.23ns)   --->   "%p_3_8 = dadd i64 %llike_load_75, i64 %bitcast_ln62_8" [CCode/viterbi.c:62]   --->   Operation 3133 'dadd' 'p_3_8' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 3134 [1/1] (0.00ns)   --->   "%bitcast_ln62_9 = bitcast i64 %transition_load_74" [CCode/viterbi.c:62]   --->   Operation 3134 'bitcast' 'bitcast_ln62_9' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_230 : Operation 3135 [5/5] (8.23ns)   --->   "%p_3_9 = dadd i64 %llike_load_76, i64 %bitcast_ln62_9" [CCode/viterbi.c:62]   --->   Operation 3135 'dadd' 'p_3_9' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 3136 [1/2] (3.25ns)   --->   "%llike_load_77 = load i14 %llike_addr_79" [CCode/viterbi.c:62]   --->   Operation 3136 'load' 'llike_load_77' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_230 : Operation 3137 [1/2] (3.25ns)   --->   "%transition_load_75 = load i12 %transition_addr_75" [CCode/viterbi.c:62]   --->   Operation 3137 'load' 'transition_load_75' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_230 : Operation 3138 [2/2] (3.25ns)   --->   "%llike_load_78 = load i14 %llike_addr_80" [CCode/viterbi.c:62]   --->   Operation 3138 'load' 'llike_load_78' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_230 : Operation 3139 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i9 %or_ln1" [CCode/viterbi.c:62]   --->   Operation 3139 'sext' 'sext_ln62' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_230 : Operation 3140 [1/1] (0.00ns)   --->   "%zext_ln62_25 = zext i10 %sext_ln62" [CCode/viterbi.c:62]   --->   Operation 3140 'zext' 'zext_ln62_25' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_230 : Operation 3141 [1/1] (0.00ns)   --->   "%transition_addr_76 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_25" [CCode/viterbi.c:62]   --->   Operation 3141 'getelementptr' 'transition_addr_76' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_230 : Operation 3142 [2/2] (3.25ns)   --->   "%transition_load_76 = load i12 %transition_addr_76" [CCode/viterbi.c:62]   --->   Operation 3142 'load' 'transition_load_76' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 231 <SV = 23> <Delay = 8.23>
ST_231 : Operation 3143 [1/1] (0.00ns)   --->   "%or_ln62_18 = or i15 %tmp_382, i15 13" [CCode/viterbi.c:62]   --->   Operation 3143 'or' 'or_ln62_18' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_231 : Operation 3144 [1/1] (0.00ns)   --->   "%tmp_396 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_18" [CCode/viterbi.c:62]   --->   Operation 3144 'bitconcatenate' 'tmp_396' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_231 : Operation 3145 [1/1] (0.00ns)   --->   "%llike_addr_81 = getelementptr i64 %llike, i64 0, i64 %tmp_396" [CCode/viterbi.c:62]   --->   Operation 3145 'getelementptr' 'llike_addr_81' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_231 : Operation 3146 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i8 %empty_27" [CCode/viterbi.c:60]   --->   Operation 3146 'zext' 'zext_ln60_4' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_231 : Operation 3147 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_4)   --->   "%zext_ln62_11 = zext i1 %and_ln63_1" [CCode/viterbi.c:62]   --->   Operation 3147 'zext' 'zext_ln62_11' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_231 : Operation 3148 [1/1] (0.00ns)   --->   "%bitcast_ln63_4 = bitcast i64 %p_3_2" [CCode/viterbi.c:63]   --->   Operation 3148 'bitcast' 'bitcast_ln63_4' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_231 : Operation 3149 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_4, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3149 'partselect' 'tmp_197' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_231 : Operation 3150 [1/1] (0.00ns)   --->   "%trunc_ln63_4 = trunc i64 %bitcast_ln63_4" [CCode/viterbi.c:63]   --->   Operation 3150 'trunc' 'trunc_ln63_4' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_231 : Operation 3151 [1/1] (0.00ns)   --->   "%bitcast_ln63_5 = bitcast i64 %select_ln63_1" [CCode/viterbi.c:63]   --->   Operation 3151 'bitcast' 'bitcast_ln63_5' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_231 : Operation 3152 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_5, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3152 'partselect' 'tmp_198' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_231 : Operation 3153 [1/1] (0.00ns)   --->   "%trunc_ln63_5 = trunc i64 %bitcast_ln63_5" [CCode/viterbi.c:63]   --->   Operation 3153 'trunc' 'trunc_ln63_5' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_231 : Operation 3154 [1/1] (1.88ns)   --->   "%icmp_ln63_8 = icmp_ne  i11 %tmp_197, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3154 'icmp' 'icmp_ln63_8' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3155 [1/1] (2.89ns)   --->   "%icmp_ln63_9 = icmp_eq  i52 %trunc_ln63_4, i52 0" [CCode/viterbi.c:63]   --->   Operation 3155 'icmp' 'icmp_ln63_9' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3156 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_5)   --->   "%or_ln63_35 = or i1 %icmp_ln63_9, i1 %icmp_ln63_8" [CCode/viterbi.c:63]   --->   Operation 3156 'or' 'or_ln63_35' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3157 [1/1] (1.88ns)   --->   "%icmp_ln63_10 = icmp_ne  i11 %tmp_198, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3157 'icmp' 'icmp_ln63_10' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3158 [1/1] (2.89ns)   --->   "%icmp_ln63_11 = icmp_eq  i52 %trunc_ln63_5, i52 0" [CCode/viterbi.c:63]   --->   Operation 3158 'icmp' 'icmp_ln63_11' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3159 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_5)   --->   "%or_ln63_36 = or i1 %icmp_ln63_11, i1 %icmp_ln63_10" [CCode/viterbi.c:63]   --->   Operation 3159 'or' 'or_ln63_36' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3160 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_5)   --->   "%and_ln63_4 = and i1 %or_ln63_35, i1 %or_ln63_36" [CCode/viterbi.c:63]   --->   Operation 3160 'and' 'and_ln63_4' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3161 [1/2] (5.46ns)   --->   "%tmp_199 = fcmp_olt  i64 %p_3_2, i64 %select_ln63_1" [CCode/viterbi.c:63]   --->   Operation 3161 'dcmp' 'tmp_199' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3162 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_5 = and i1 %and_ln63_4, i1 %tmp_199" [CCode/viterbi.c:63]   --->   Operation 3162 'and' 'and_ln63_5' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3163 [1/1] (1.48ns)   --->   "%select_ln63_2 = select i1 %and_ln63_5, i64 %p_3_2, i64 %select_ln63_1" [CCode/viterbi.c:63]   --->   Operation 3163 'select' 'select_ln63_2' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_231 : Operation 3164 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_4)   --->   "%select_ln63_3 = select i1 %and_ln63_5, i2 3, i2 2" [CCode/viterbi.c:63]   --->   Operation 3164 'select' 'select_ln63_3' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_231 : Operation 3165 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_4)   --->   "%or_ln63 = or i1 %and_ln63_5, i1 %and_ln63_3" [CCode/viterbi.c:63]   --->   Operation 3165 'or' 'or_ln63' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3166 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln63_4 = select i1 %or_ln63, i2 %select_ln63_3, i2 %zext_ln62_11" [CCode/viterbi.c:63]   --->   Operation 3166 'select' 'select_ln63_4' <Predicate = (!tmp_381)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_231 : Operation 3167 [1/5] (8.23ns)   --->   "%p_3_6 = dadd i64 %llike_load_73, i64 %bitcast_ln62_6" [CCode/viterbi.c:62]   --->   Operation 3167 'dadd' 'p_3_6' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3168 [2/5] (8.23ns)   --->   "%p_3_7 = dadd i64 %llike_load_74, i64 %bitcast_ln62_7" [CCode/viterbi.c:62]   --->   Operation 3168 'dadd' 'p_3_7' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3169 [3/5] (8.23ns)   --->   "%p_3_8 = dadd i64 %llike_load_75, i64 %bitcast_ln62_8" [CCode/viterbi.c:62]   --->   Operation 3169 'dadd' 'p_3_8' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3170 [4/5] (8.23ns)   --->   "%p_3_9 = dadd i64 %llike_load_76, i64 %bitcast_ln62_9" [CCode/viterbi.c:62]   --->   Operation 3170 'dadd' 'p_3_9' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3171 [1/1] (0.00ns)   --->   "%bitcast_ln62_10 = bitcast i64 %transition_load_75" [CCode/viterbi.c:62]   --->   Operation 3171 'bitcast' 'bitcast_ln62_10' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_231 : Operation 3172 [5/5] (8.23ns)   --->   "%p_3_s = dadd i64 %llike_load_77, i64 %bitcast_ln62_10" [CCode/viterbi.c:62]   --->   Operation 3172 'dadd' 'p_3_s' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3173 [1/2] (3.25ns)   --->   "%llike_load_78 = load i14 %llike_addr_80" [CCode/viterbi.c:62]   --->   Operation 3173 'load' 'llike_load_78' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_231 : Operation 3174 [1/2] (3.25ns)   --->   "%transition_load_76 = load i12 %transition_addr_76" [CCode/viterbi.c:62]   --->   Operation 3174 'load' 'transition_load_76' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_231 : Operation 3175 [2/2] (3.25ns)   --->   "%llike_load_79 = load i14 %llike_addr_81" [CCode/viterbi.c:62]   --->   Operation 3175 'load' 'llike_load_79' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_231 : Operation 3176 [1/1] (1.63ns)   --->   "%add_ln62_9 = add i11 %zext_ln60_4, i11 832" [CCode/viterbi.c:62]   --->   Operation 3176 'add' 'add_ln62_9' <Predicate = (!tmp_381)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3177 [1/1] (0.00ns)   --->   "%zext_ln62_12 = zext i11 %add_ln62_9" [CCode/viterbi.c:62]   --->   Operation 3177 'zext' 'zext_ln62_12' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_231 : Operation 3178 [1/1] (0.00ns)   --->   "%transition_addr_77 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_12" [CCode/viterbi.c:62]   --->   Operation 3178 'getelementptr' 'transition_addr_77' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_231 : Operation 3179 [2/2] (3.25ns)   --->   "%transition_load_77 = load i12 %transition_addr_77" [CCode/viterbi.c:62]   --->   Operation 3179 'load' 'transition_load_77' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 232 <SV = 24> <Delay = 8.23>
ST_232 : Operation 3180 [1/1] (0.00ns)   --->   "%or_ln62_19 = or i15 %tmp_382, i15 14" [CCode/viterbi.c:62]   --->   Operation 3180 'or' 'or_ln62_19' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_232 : Operation 3181 [1/1] (0.00ns)   --->   "%tmp_397 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_19" [CCode/viterbi.c:62]   --->   Operation 3181 'bitconcatenate' 'tmp_397' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_232 : Operation 3182 [1/1] (0.00ns)   --->   "%llike_addr_82 = getelementptr i64 %llike, i64 0, i64 %tmp_397" [CCode/viterbi.c:62]   --->   Operation 3182 'getelementptr' 'llike_addr_82' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_232 : Operation 3183 [2/2] (5.46ns)   --->   "%tmp_202 = fcmp_olt  i64 %p_3_3, i64 %select_ln63_2" [CCode/viterbi.c:63]   --->   Operation 3183 'dcmp' 'tmp_202' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3184 [1/5] (8.23ns)   --->   "%p_3_7 = dadd i64 %llike_load_74, i64 %bitcast_ln62_7" [CCode/viterbi.c:62]   --->   Operation 3184 'dadd' 'p_3_7' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3185 [2/5] (8.23ns)   --->   "%p_3_8 = dadd i64 %llike_load_75, i64 %bitcast_ln62_8" [CCode/viterbi.c:62]   --->   Operation 3185 'dadd' 'p_3_8' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3186 [3/5] (8.23ns)   --->   "%p_3_9 = dadd i64 %llike_load_76, i64 %bitcast_ln62_9" [CCode/viterbi.c:62]   --->   Operation 3186 'dadd' 'p_3_9' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3187 [4/5] (8.23ns)   --->   "%p_3_s = dadd i64 %llike_load_77, i64 %bitcast_ln62_10" [CCode/viterbi.c:62]   --->   Operation 3187 'dadd' 'p_3_s' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3188 [1/1] (0.00ns)   --->   "%bitcast_ln62_11 = bitcast i64 %transition_load_76" [CCode/viterbi.c:62]   --->   Operation 3188 'bitcast' 'bitcast_ln62_11' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_232 : Operation 3189 [5/5] (8.23ns)   --->   "%p_3_10 = dadd i64 %llike_load_78, i64 %bitcast_ln62_11" [CCode/viterbi.c:62]   --->   Operation 3189 'dadd' 'p_3_10' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3190 [1/2] (3.25ns)   --->   "%llike_load_79 = load i14 %llike_addr_81" [CCode/viterbi.c:62]   --->   Operation 3190 'load' 'llike_load_79' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_232 : Operation 3191 [1/2] (3.25ns)   --->   "%transition_load_77 = load i12 %transition_addr_77" [CCode/viterbi.c:62]   --->   Operation 3191 'load' 'transition_load_77' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_232 : Operation 3192 [2/2] (3.25ns)   --->   "%llike_load_80 = load i14 %llike_addr_82" [CCode/viterbi.c:62]   --->   Operation 3192 'load' 'llike_load_80' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_232 : Operation 3193 [1/1] (1.63ns)   --->   "%add_ln62_10 = add i11 %zext_ln60_4, i11 896" [CCode/viterbi.c:62]   --->   Operation 3193 'add' 'add_ln62_10' <Predicate = (!tmp_381)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3194 [1/1] (0.00ns)   --->   "%zext_ln62_13 = zext i11 %add_ln62_10" [CCode/viterbi.c:62]   --->   Operation 3194 'zext' 'zext_ln62_13' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_232 : Operation 3195 [1/1] (0.00ns)   --->   "%transition_addr_78 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_13" [CCode/viterbi.c:62]   --->   Operation 3195 'getelementptr' 'transition_addr_78' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_232 : Operation 3196 [2/2] (3.25ns)   --->   "%transition_load_78 = load i12 %transition_addr_78" [CCode/viterbi.c:62]   --->   Operation 3196 'load' 'transition_load_78' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 233 <SV = 25> <Delay = 8.23>
ST_233 : Operation 3197 [1/1] (0.00ns)   --->   "%or_ln62_20 = or i15 %tmp_382, i15 15" [CCode/viterbi.c:62]   --->   Operation 3197 'or' 'or_ln62_20' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_233 : Operation 3198 [1/1] (0.00ns)   --->   "%tmp_398 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_20" [CCode/viterbi.c:62]   --->   Operation 3198 'bitconcatenate' 'tmp_398' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_233 : Operation 3199 [1/1] (0.00ns)   --->   "%llike_addr_83 = getelementptr i64 %llike, i64 0, i64 %tmp_398" [CCode/viterbi.c:62]   --->   Operation 3199 'getelementptr' 'llike_addr_83' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_233 : Operation 3200 [1/1] (0.00ns)   --->   "%bitcast_ln63_6 = bitcast i64 %p_3_3" [CCode/viterbi.c:63]   --->   Operation 3200 'bitcast' 'bitcast_ln63_6' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_233 : Operation 3201 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_6, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3201 'partselect' 'tmp_200' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_233 : Operation 3202 [1/1] (0.00ns)   --->   "%trunc_ln63_6 = trunc i64 %bitcast_ln63_6" [CCode/viterbi.c:63]   --->   Operation 3202 'trunc' 'trunc_ln63_6' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_233 : Operation 3203 [1/1] (0.00ns)   --->   "%bitcast_ln63_7 = bitcast i64 %select_ln63_2" [CCode/viterbi.c:63]   --->   Operation 3203 'bitcast' 'bitcast_ln63_7' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_233 : Operation 3204 [1/1] (0.00ns)   --->   "%tmp_201 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_7, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3204 'partselect' 'tmp_201' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_233 : Operation 3205 [1/1] (0.00ns)   --->   "%trunc_ln63_7 = trunc i64 %bitcast_ln63_7" [CCode/viterbi.c:63]   --->   Operation 3205 'trunc' 'trunc_ln63_7' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_233 : Operation 3206 [1/1] (1.88ns)   --->   "%icmp_ln63_12 = icmp_ne  i11 %tmp_200, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3206 'icmp' 'icmp_ln63_12' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3207 [1/1] (2.89ns)   --->   "%icmp_ln63_13 = icmp_eq  i52 %trunc_ln63_6, i52 0" [CCode/viterbi.c:63]   --->   Operation 3207 'icmp' 'icmp_ln63_13' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3208 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_7)   --->   "%or_ln63_37 = or i1 %icmp_ln63_13, i1 %icmp_ln63_12" [CCode/viterbi.c:63]   --->   Operation 3208 'or' 'or_ln63_37' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3209 [1/1] (1.88ns)   --->   "%icmp_ln63_14 = icmp_ne  i11 %tmp_201, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3209 'icmp' 'icmp_ln63_14' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3210 [1/1] (2.89ns)   --->   "%icmp_ln63_15 = icmp_eq  i52 %trunc_ln63_7, i52 0" [CCode/viterbi.c:63]   --->   Operation 3210 'icmp' 'icmp_ln63_15' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3211 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_7)   --->   "%or_ln63_38 = or i1 %icmp_ln63_15, i1 %icmp_ln63_14" [CCode/viterbi.c:63]   --->   Operation 3211 'or' 'or_ln63_38' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_7)   --->   "%and_ln63_6 = and i1 %or_ln63_37, i1 %or_ln63_38" [CCode/viterbi.c:63]   --->   Operation 3212 'and' 'and_ln63_6' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3213 [1/2] (5.46ns)   --->   "%tmp_202 = fcmp_olt  i64 %p_3_3, i64 %select_ln63_2" [CCode/viterbi.c:63]   --->   Operation 3213 'dcmp' 'tmp_202' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3214 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_7 = and i1 %and_ln63_6, i1 %tmp_202" [CCode/viterbi.c:63]   --->   Operation 3214 'and' 'and_ln63_7' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3215 [1/1] (1.48ns)   --->   "%select_ln63_5 = select i1 %and_ln63_7, i64 %p_3_3, i64 %select_ln63_2" [CCode/viterbi.c:63]   --->   Operation 3215 'select' 'select_ln63_5' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_233 : Operation 3216 [1/5] (8.23ns)   --->   "%p_3_8 = dadd i64 %llike_load_75, i64 %bitcast_ln62_8" [CCode/viterbi.c:62]   --->   Operation 3216 'dadd' 'p_3_8' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3217 [2/5] (8.23ns)   --->   "%p_3_9 = dadd i64 %llike_load_76, i64 %bitcast_ln62_9" [CCode/viterbi.c:62]   --->   Operation 3217 'dadd' 'p_3_9' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3218 [3/5] (8.23ns)   --->   "%p_3_s = dadd i64 %llike_load_77, i64 %bitcast_ln62_10" [CCode/viterbi.c:62]   --->   Operation 3218 'dadd' 'p_3_s' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3219 [4/5] (8.23ns)   --->   "%p_3_10 = dadd i64 %llike_load_78, i64 %bitcast_ln62_11" [CCode/viterbi.c:62]   --->   Operation 3219 'dadd' 'p_3_10' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3220 [1/1] (0.00ns)   --->   "%bitcast_ln62_12 = bitcast i64 %transition_load_77" [CCode/viterbi.c:62]   --->   Operation 3220 'bitcast' 'bitcast_ln62_12' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_233 : Operation 3221 [5/5] (8.23ns)   --->   "%p_3_11 = dadd i64 %llike_load_79, i64 %bitcast_ln62_12" [CCode/viterbi.c:62]   --->   Operation 3221 'dadd' 'p_3_11' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3222 [1/2] (3.25ns)   --->   "%llike_load_80 = load i14 %llike_addr_82" [CCode/viterbi.c:62]   --->   Operation 3222 'load' 'llike_load_80' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_233 : Operation 3223 [1/2] (3.25ns)   --->   "%transition_load_78 = load i12 %transition_addr_78" [CCode/viterbi.c:62]   --->   Operation 3223 'load' 'transition_load_78' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_233 : Operation 3224 [2/2] (3.25ns)   --->   "%llike_load_81 = load i14 %llike_addr_83" [CCode/viterbi.c:62]   --->   Operation 3224 'load' 'llike_load_81' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_233 : Operation 3225 [1/1] (1.63ns)   --->   "%add_ln62_11 = add i11 %zext_ln60_4, i11 960" [CCode/viterbi.c:62]   --->   Operation 3225 'add' 'add_ln62_11' <Predicate = (!tmp_381)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3226 [1/1] (0.00ns)   --->   "%zext_ln62_14 = zext i11 %add_ln62_11" [CCode/viterbi.c:62]   --->   Operation 3226 'zext' 'zext_ln62_14' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_233 : Operation 3227 [1/1] (0.00ns)   --->   "%transition_addr_79 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_14" [CCode/viterbi.c:62]   --->   Operation 3227 'getelementptr' 'transition_addr_79' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_233 : Operation 3228 [2/2] (3.25ns)   --->   "%transition_load_79 = load i12 %transition_addr_79" [CCode/viterbi.c:62]   --->   Operation 3228 'load' 'transition_load_79' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 234 <SV = 26> <Delay = 8.23>
ST_234 : Operation 3229 [1/1] (0.00ns)   --->   "%or_ln62_21 = or i15 %tmp_382, i15 16" [CCode/viterbi.c:62]   --->   Operation 3229 'or' 'or_ln62_21' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_234 : Operation 3230 [1/1] (0.00ns)   --->   "%tmp_399 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_21" [CCode/viterbi.c:62]   --->   Operation 3230 'bitconcatenate' 'tmp_399' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_234 : Operation 3231 [1/1] (0.00ns)   --->   "%llike_addr_84 = getelementptr i64 %llike, i64 0, i64 %tmp_399" [CCode/viterbi.c:62]   --->   Operation 3231 'getelementptr' 'llike_addr_84' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_234 : Operation 3232 [2/2] (5.46ns)   --->   "%tmp_205 = fcmp_olt  i64 %p_3_4, i64 %select_ln63_5" [CCode/viterbi.c:63]   --->   Operation 3232 'dcmp' 'tmp_205' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3233 [1/5] (8.23ns)   --->   "%p_3_9 = dadd i64 %llike_load_76, i64 %bitcast_ln62_9" [CCode/viterbi.c:62]   --->   Operation 3233 'dadd' 'p_3_9' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3234 [2/5] (8.23ns)   --->   "%p_3_s = dadd i64 %llike_load_77, i64 %bitcast_ln62_10" [CCode/viterbi.c:62]   --->   Operation 3234 'dadd' 'p_3_s' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3235 [3/5] (8.23ns)   --->   "%p_3_10 = dadd i64 %llike_load_78, i64 %bitcast_ln62_11" [CCode/viterbi.c:62]   --->   Operation 3235 'dadd' 'p_3_10' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3236 [4/5] (8.23ns)   --->   "%p_3_11 = dadd i64 %llike_load_79, i64 %bitcast_ln62_12" [CCode/viterbi.c:62]   --->   Operation 3236 'dadd' 'p_3_11' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3237 [1/1] (0.00ns)   --->   "%bitcast_ln62_13 = bitcast i64 %transition_load_78" [CCode/viterbi.c:62]   --->   Operation 3237 'bitcast' 'bitcast_ln62_13' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_234 : Operation 3238 [5/5] (8.23ns)   --->   "%p_3_12 = dadd i64 %llike_load_80, i64 %bitcast_ln62_13" [CCode/viterbi.c:62]   --->   Operation 3238 'dadd' 'p_3_12' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3239 [1/2] (3.25ns)   --->   "%llike_load_81 = load i14 %llike_addr_83" [CCode/viterbi.c:62]   --->   Operation 3239 'load' 'llike_load_81' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_234 : Operation 3240 [1/2] (3.25ns)   --->   "%transition_load_79 = load i12 %transition_addr_79" [CCode/viterbi.c:62]   --->   Operation 3240 'load' 'transition_load_79' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_234 : Operation 3241 [2/2] (3.25ns)   --->   "%llike_load_82 = load i14 %llike_addr_84" [CCode/viterbi.c:62]   --->   Operation 3241 'load' 'llike_load_82' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_234 : Operation 3242 [1/1] (0.00ns)   --->   "%or_ln62_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 4, i8 %empty_27" [CCode/viterbi.c:62]   --->   Operation 3242 'bitconcatenate' 'or_ln62_3' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_234 : Operation 3243 [1/1] (0.00ns)   --->   "%zext_ln62_15 = zext i11 %or_ln62_3" [CCode/viterbi.c:62]   --->   Operation 3243 'zext' 'zext_ln62_15' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_234 : Operation 3244 [1/1] (0.00ns)   --->   "%transition_addr_80 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_15" [CCode/viterbi.c:62]   --->   Operation 3244 'getelementptr' 'transition_addr_80' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_234 : Operation 3245 [2/2] (3.25ns)   --->   "%transition_load_80 = load i12 %transition_addr_80" [CCode/viterbi.c:62]   --->   Operation 3245 'load' 'transition_load_80' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 235 <SV = 27> <Delay = 8.23>
ST_235 : Operation 3246 [1/1] (0.00ns)   --->   "%or_ln62_22 = or i15 %tmp_382, i15 17" [CCode/viterbi.c:62]   --->   Operation 3246 'or' 'or_ln62_22' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_235 : Operation 3247 [1/1] (0.00ns)   --->   "%tmp_400 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_22" [CCode/viterbi.c:62]   --->   Operation 3247 'bitconcatenate' 'tmp_400' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_235 : Operation 3248 [1/1] (0.00ns)   --->   "%llike_addr_85 = getelementptr i64 %llike, i64 0, i64 %tmp_400" [CCode/viterbi.c:62]   --->   Operation 3248 'getelementptr' 'llike_addr_85' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_235 : Operation 3249 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_8)   --->   "%zext_ln62_23 = zext i2 %select_ln63_4" [CCode/viterbi.c:62]   --->   Operation 3249 'zext' 'zext_ln62_23' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_235 : Operation 3250 [1/1] (0.00ns)   --->   "%bitcast_ln63_8 = bitcast i64 %p_3_4" [CCode/viterbi.c:63]   --->   Operation 3250 'bitcast' 'bitcast_ln63_8' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_235 : Operation 3251 [1/1] (0.00ns)   --->   "%tmp_203 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_8, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3251 'partselect' 'tmp_203' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_235 : Operation 3252 [1/1] (0.00ns)   --->   "%trunc_ln63_8 = trunc i64 %bitcast_ln63_8" [CCode/viterbi.c:63]   --->   Operation 3252 'trunc' 'trunc_ln63_8' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_235 : Operation 3253 [1/1] (0.00ns)   --->   "%bitcast_ln63_9 = bitcast i64 %select_ln63_5" [CCode/viterbi.c:63]   --->   Operation 3253 'bitcast' 'bitcast_ln63_9' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_235 : Operation 3254 [1/1] (0.00ns)   --->   "%tmp_204 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_9, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3254 'partselect' 'tmp_204' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_235 : Operation 3255 [1/1] (0.00ns)   --->   "%trunc_ln63_9 = trunc i64 %bitcast_ln63_9" [CCode/viterbi.c:63]   --->   Operation 3255 'trunc' 'trunc_ln63_9' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_235 : Operation 3256 [1/1] (1.88ns)   --->   "%icmp_ln63_16 = icmp_ne  i11 %tmp_203, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3256 'icmp' 'icmp_ln63_16' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3257 [1/1] (2.89ns)   --->   "%icmp_ln63_17 = icmp_eq  i52 %trunc_ln63_8, i52 0" [CCode/viterbi.c:63]   --->   Operation 3257 'icmp' 'icmp_ln63_17' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3258 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_9)   --->   "%or_ln63_39 = or i1 %icmp_ln63_17, i1 %icmp_ln63_16" [CCode/viterbi.c:63]   --->   Operation 3258 'or' 'or_ln63_39' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3259 [1/1] (1.88ns)   --->   "%icmp_ln63_18 = icmp_ne  i11 %tmp_204, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3259 'icmp' 'icmp_ln63_18' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3260 [1/1] (2.89ns)   --->   "%icmp_ln63_19 = icmp_eq  i52 %trunc_ln63_9, i52 0" [CCode/viterbi.c:63]   --->   Operation 3260 'icmp' 'icmp_ln63_19' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_9)   --->   "%or_ln63_40 = or i1 %icmp_ln63_19, i1 %icmp_ln63_18" [CCode/viterbi.c:63]   --->   Operation 3261 'or' 'or_ln63_40' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3262 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_9)   --->   "%and_ln63_8 = and i1 %or_ln63_39, i1 %or_ln63_40" [CCode/viterbi.c:63]   --->   Operation 3262 'and' 'and_ln63_8' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3263 [1/2] (5.46ns)   --->   "%tmp_205 = fcmp_olt  i64 %p_3_4, i64 %select_ln63_5" [CCode/viterbi.c:63]   --->   Operation 3263 'dcmp' 'tmp_205' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3264 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_9 = and i1 %and_ln63_8, i1 %tmp_205" [CCode/viterbi.c:63]   --->   Operation 3264 'and' 'and_ln63_9' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3265 [1/1] (1.48ns)   --->   "%select_ln63_6 = select i1 %and_ln63_9, i64 %p_3_4, i64 %select_ln63_5" [CCode/viterbi.c:63]   --->   Operation 3265 'select' 'select_ln63_6' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_235 : Operation 3266 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_8)   --->   "%select_ln63_7 = select i1 %and_ln63_9, i3 5, i3 4" [CCode/viterbi.c:63]   --->   Operation 3266 'select' 'select_ln63_7' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_235 : Operation 3267 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_8)   --->   "%or_ln63_1 = or i1 %and_ln63_9, i1 %and_ln63_7" [CCode/viterbi.c:63]   --->   Operation 3267 'or' 'or_ln63_1' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3268 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln63_8 = select i1 %or_ln63_1, i3 %select_ln63_7, i3 %zext_ln62_23" [CCode/viterbi.c:63]   --->   Operation 3268 'select' 'select_ln63_8' <Predicate = (!tmp_381)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_235 : Operation 3269 [1/5] (8.23ns)   --->   "%p_3_s = dadd i64 %llike_load_77, i64 %bitcast_ln62_10" [CCode/viterbi.c:62]   --->   Operation 3269 'dadd' 'p_3_s' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3270 [2/5] (8.23ns)   --->   "%p_3_10 = dadd i64 %llike_load_78, i64 %bitcast_ln62_11" [CCode/viterbi.c:62]   --->   Operation 3270 'dadd' 'p_3_10' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3271 [3/5] (8.23ns)   --->   "%p_3_11 = dadd i64 %llike_load_79, i64 %bitcast_ln62_12" [CCode/viterbi.c:62]   --->   Operation 3271 'dadd' 'p_3_11' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3272 [4/5] (8.23ns)   --->   "%p_3_12 = dadd i64 %llike_load_80, i64 %bitcast_ln62_13" [CCode/viterbi.c:62]   --->   Operation 3272 'dadd' 'p_3_12' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3273 [1/1] (0.00ns)   --->   "%bitcast_ln62_14 = bitcast i64 %transition_load_79" [CCode/viterbi.c:62]   --->   Operation 3273 'bitcast' 'bitcast_ln62_14' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_235 : Operation 3274 [5/5] (8.23ns)   --->   "%p_3_13 = dadd i64 %llike_load_81, i64 %bitcast_ln62_14" [CCode/viterbi.c:62]   --->   Operation 3274 'dadd' 'p_3_13' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3275 [1/2] (3.25ns)   --->   "%llike_load_82 = load i14 %llike_addr_84" [CCode/viterbi.c:62]   --->   Operation 3275 'load' 'llike_load_82' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_235 : Operation 3276 [1/2] (3.25ns)   --->   "%transition_load_80 = load i12 %transition_addr_80" [CCode/viterbi.c:62]   --->   Operation 3276 'load' 'transition_load_80' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_235 : Operation 3277 [2/2] (3.25ns)   --->   "%llike_load_83 = load i14 %llike_addr_85" [CCode/viterbi.c:62]   --->   Operation 3277 'load' 'llike_load_83' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_235 : Operation 3278 [1/1] (1.63ns)   --->   "%add_ln62_12 = add i11 %zext_ln60_4, i11 1088" [CCode/viterbi.c:62]   --->   Operation 3278 'add' 'add_ln62_12' <Predicate = (!tmp_381)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3279 [1/1] (0.00ns)   --->   "%zext_ln62_16 = zext i11 %add_ln62_12" [CCode/viterbi.c:62]   --->   Operation 3279 'zext' 'zext_ln62_16' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_235 : Operation 3280 [1/1] (0.00ns)   --->   "%transition_addr_81 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_16" [CCode/viterbi.c:62]   --->   Operation 3280 'getelementptr' 'transition_addr_81' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_235 : Operation 3281 [2/2] (3.25ns)   --->   "%transition_load_81 = load i12 %transition_addr_81" [CCode/viterbi.c:62]   --->   Operation 3281 'load' 'transition_load_81' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 236 <SV = 28> <Delay = 8.23>
ST_236 : Operation 3282 [1/1] (0.00ns)   --->   "%or_ln62_23 = or i15 %tmp_382, i15 18" [CCode/viterbi.c:62]   --->   Operation 3282 'or' 'or_ln62_23' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_236 : Operation 3283 [1/1] (0.00ns)   --->   "%tmp_401 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_23" [CCode/viterbi.c:62]   --->   Operation 3283 'bitconcatenate' 'tmp_401' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_236 : Operation 3284 [1/1] (0.00ns)   --->   "%llike_addr_86 = getelementptr i64 %llike, i64 0, i64 %tmp_401" [CCode/viterbi.c:62]   --->   Operation 3284 'getelementptr' 'llike_addr_86' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_236 : Operation 3285 [2/2] (5.46ns)   --->   "%tmp_208 = fcmp_olt  i64 %p_3_5, i64 %select_ln63_6" [CCode/viterbi.c:63]   --->   Operation 3285 'dcmp' 'tmp_208' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3286 [1/5] (8.23ns)   --->   "%p_3_10 = dadd i64 %llike_load_78, i64 %bitcast_ln62_11" [CCode/viterbi.c:62]   --->   Operation 3286 'dadd' 'p_3_10' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3287 [2/5] (8.23ns)   --->   "%p_3_11 = dadd i64 %llike_load_79, i64 %bitcast_ln62_12" [CCode/viterbi.c:62]   --->   Operation 3287 'dadd' 'p_3_11' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3288 [3/5] (8.23ns)   --->   "%p_3_12 = dadd i64 %llike_load_80, i64 %bitcast_ln62_13" [CCode/viterbi.c:62]   --->   Operation 3288 'dadd' 'p_3_12' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3289 [4/5] (8.23ns)   --->   "%p_3_13 = dadd i64 %llike_load_81, i64 %bitcast_ln62_14" [CCode/viterbi.c:62]   --->   Operation 3289 'dadd' 'p_3_13' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3290 [1/1] (0.00ns)   --->   "%bitcast_ln62_15 = bitcast i64 %transition_load_80" [CCode/viterbi.c:62]   --->   Operation 3290 'bitcast' 'bitcast_ln62_15' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_236 : Operation 3291 [5/5] (8.23ns)   --->   "%p_3_14 = dadd i64 %llike_load_82, i64 %bitcast_ln62_15" [CCode/viterbi.c:62]   --->   Operation 3291 'dadd' 'p_3_14' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3292 [1/2] (3.25ns)   --->   "%llike_load_83 = load i14 %llike_addr_85" [CCode/viterbi.c:62]   --->   Operation 3292 'load' 'llike_load_83' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_236 : Operation 3293 [1/2] (3.25ns)   --->   "%transition_load_81 = load i12 %transition_addr_81" [CCode/viterbi.c:62]   --->   Operation 3293 'load' 'transition_load_81' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_236 : Operation 3294 [2/2] (3.25ns)   --->   "%llike_load_84 = load i14 %llike_addr_86" [CCode/viterbi.c:62]   --->   Operation 3294 'load' 'llike_load_84' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_236 : Operation 3295 [1/1] (1.63ns)   --->   "%add_ln62_13 = add i11 %zext_ln60_4, i11 1152" [CCode/viterbi.c:62]   --->   Operation 3295 'add' 'add_ln62_13' <Predicate = (!tmp_381)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3296 [1/1] (0.00ns)   --->   "%zext_ln62_17 = zext i11 %add_ln62_13" [CCode/viterbi.c:62]   --->   Operation 3296 'zext' 'zext_ln62_17' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_236 : Operation 3297 [1/1] (0.00ns)   --->   "%transition_addr_82 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_17" [CCode/viterbi.c:62]   --->   Operation 3297 'getelementptr' 'transition_addr_82' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_236 : Operation 3298 [2/2] (3.25ns)   --->   "%transition_load_82 = load i12 %transition_addr_82" [CCode/viterbi.c:62]   --->   Operation 3298 'load' 'transition_load_82' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 237 <SV = 29> <Delay = 8.23>
ST_237 : Operation 3299 [1/1] (0.00ns)   --->   "%or_ln62_24 = or i15 %tmp_382, i15 19" [CCode/viterbi.c:62]   --->   Operation 3299 'or' 'or_ln62_24' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_237 : Operation 3300 [1/1] (0.00ns)   --->   "%tmp_402 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_24" [CCode/viterbi.c:62]   --->   Operation 3300 'bitconcatenate' 'tmp_402' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_237 : Operation 3301 [1/1] (0.00ns)   --->   "%llike_addr_87 = getelementptr i64 %llike, i64 0, i64 %tmp_402" [CCode/viterbi.c:62]   --->   Operation 3301 'getelementptr' 'llike_addr_87' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_237 : Operation 3302 [1/1] (0.00ns)   --->   "%bitcast_ln63_10 = bitcast i64 %p_3_5" [CCode/viterbi.c:63]   --->   Operation 3302 'bitcast' 'bitcast_ln63_10' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_237 : Operation 3303 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_10, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3303 'partselect' 'tmp_206' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_237 : Operation 3304 [1/1] (0.00ns)   --->   "%trunc_ln63_10 = trunc i64 %bitcast_ln63_10" [CCode/viterbi.c:63]   --->   Operation 3304 'trunc' 'trunc_ln63_10' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_237 : Operation 3305 [1/1] (0.00ns)   --->   "%bitcast_ln63_11 = bitcast i64 %select_ln63_6" [CCode/viterbi.c:63]   --->   Operation 3305 'bitcast' 'bitcast_ln63_11' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_237 : Operation 3306 [1/1] (0.00ns)   --->   "%tmp_207 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_11, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3306 'partselect' 'tmp_207' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_237 : Operation 3307 [1/1] (0.00ns)   --->   "%trunc_ln63_11 = trunc i64 %bitcast_ln63_11" [CCode/viterbi.c:63]   --->   Operation 3307 'trunc' 'trunc_ln63_11' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_237 : Operation 3308 [1/1] (1.88ns)   --->   "%icmp_ln63_20 = icmp_ne  i11 %tmp_206, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3308 'icmp' 'icmp_ln63_20' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3309 [1/1] (2.89ns)   --->   "%icmp_ln63_21 = icmp_eq  i52 %trunc_ln63_10, i52 0" [CCode/viterbi.c:63]   --->   Operation 3309 'icmp' 'icmp_ln63_21' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3310 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_11)   --->   "%or_ln63_41 = or i1 %icmp_ln63_21, i1 %icmp_ln63_20" [CCode/viterbi.c:63]   --->   Operation 3310 'or' 'or_ln63_41' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3311 [1/1] (1.88ns)   --->   "%icmp_ln63_22 = icmp_ne  i11 %tmp_207, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3311 'icmp' 'icmp_ln63_22' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3312 [1/1] (2.89ns)   --->   "%icmp_ln63_23 = icmp_eq  i52 %trunc_ln63_11, i52 0" [CCode/viterbi.c:63]   --->   Operation 3312 'icmp' 'icmp_ln63_23' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3313 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_11)   --->   "%or_ln63_42 = or i1 %icmp_ln63_23, i1 %icmp_ln63_22" [CCode/viterbi.c:63]   --->   Operation 3313 'or' 'or_ln63_42' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3314 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_11)   --->   "%and_ln63_10 = and i1 %or_ln63_41, i1 %or_ln63_42" [CCode/viterbi.c:63]   --->   Operation 3314 'and' 'and_ln63_10' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3315 [1/2] (5.46ns)   --->   "%tmp_208 = fcmp_olt  i64 %p_3_5, i64 %select_ln63_6" [CCode/viterbi.c:63]   --->   Operation 3315 'dcmp' 'tmp_208' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3316 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_11 = and i1 %and_ln63_10, i1 %tmp_208" [CCode/viterbi.c:63]   --->   Operation 3316 'and' 'and_ln63_11' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3317 [1/1] (1.48ns)   --->   "%select_ln63_9 = select i1 %and_ln63_11, i64 %p_3_5, i64 %select_ln63_6" [CCode/viterbi.c:63]   --->   Operation 3317 'select' 'select_ln63_9' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_237 : Operation 3318 [1/5] (8.23ns)   --->   "%p_3_11 = dadd i64 %llike_load_79, i64 %bitcast_ln62_12" [CCode/viterbi.c:62]   --->   Operation 3318 'dadd' 'p_3_11' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3319 [2/5] (8.23ns)   --->   "%p_3_12 = dadd i64 %llike_load_80, i64 %bitcast_ln62_13" [CCode/viterbi.c:62]   --->   Operation 3319 'dadd' 'p_3_12' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3320 [3/5] (8.23ns)   --->   "%p_3_13 = dadd i64 %llike_load_81, i64 %bitcast_ln62_14" [CCode/viterbi.c:62]   --->   Operation 3320 'dadd' 'p_3_13' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3321 [4/5] (8.23ns)   --->   "%p_3_14 = dadd i64 %llike_load_82, i64 %bitcast_ln62_15" [CCode/viterbi.c:62]   --->   Operation 3321 'dadd' 'p_3_14' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3322 [1/1] (0.00ns)   --->   "%bitcast_ln62_16 = bitcast i64 %transition_load_81" [CCode/viterbi.c:62]   --->   Operation 3322 'bitcast' 'bitcast_ln62_16' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_237 : Operation 3323 [5/5] (8.23ns)   --->   "%p_3_15 = dadd i64 %llike_load_83, i64 %bitcast_ln62_16" [CCode/viterbi.c:62]   --->   Operation 3323 'dadd' 'p_3_15' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3324 [1/2] (3.25ns)   --->   "%llike_load_84 = load i14 %llike_addr_86" [CCode/viterbi.c:62]   --->   Operation 3324 'load' 'llike_load_84' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_237 : Operation 3325 [1/2] (3.25ns)   --->   "%transition_load_82 = load i12 %transition_addr_82" [CCode/viterbi.c:62]   --->   Operation 3325 'load' 'transition_load_82' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_237 : Operation 3326 [2/2] (3.25ns)   --->   "%llike_load_85 = load i14 %llike_addr_87" [CCode/viterbi.c:62]   --->   Operation 3326 'load' 'llike_load_85' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_237 : Operation 3327 [1/1] (1.63ns)   --->   "%add_ln62_14 = add i11 %zext_ln60_4, i11 1216" [CCode/viterbi.c:62]   --->   Operation 3327 'add' 'add_ln62_14' <Predicate = (!tmp_381)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3328 [1/1] (0.00ns)   --->   "%zext_ln62_18 = zext i11 %add_ln62_14" [CCode/viterbi.c:62]   --->   Operation 3328 'zext' 'zext_ln62_18' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_237 : Operation 3329 [1/1] (0.00ns)   --->   "%transition_addr_83 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_18" [CCode/viterbi.c:62]   --->   Operation 3329 'getelementptr' 'transition_addr_83' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_237 : Operation 3330 [2/2] (3.25ns)   --->   "%transition_load_83 = load i12 %transition_addr_83" [CCode/viterbi.c:62]   --->   Operation 3330 'load' 'transition_load_83' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 238 <SV = 30> <Delay = 8.23>
ST_238 : Operation 3331 [1/1] (0.00ns)   --->   "%or_ln62_25 = or i15 %tmp_382, i15 20" [CCode/viterbi.c:62]   --->   Operation 3331 'or' 'or_ln62_25' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_238 : Operation 3332 [1/1] (0.00ns)   --->   "%tmp_403 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_25" [CCode/viterbi.c:62]   --->   Operation 3332 'bitconcatenate' 'tmp_403' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_238 : Operation 3333 [1/1] (0.00ns)   --->   "%llike_addr_88 = getelementptr i64 %llike, i64 0, i64 %tmp_403" [CCode/viterbi.c:62]   --->   Operation 3333 'getelementptr' 'llike_addr_88' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_238 : Operation 3334 [2/2] (5.46ns)   --->   "%tmp_211 = fcmp_olt  i64 %p_3_6, i64 %select_ln63_9" [CCode/viterbi.c:63]   --->   Operation 3334 'dcmp' 'tmp_211' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 3335 [1/5] (8.23ns)   --->   "%p_3_12 = dadd i64 %llike_load_80, i64 %bitcast_ln62_13" [CCode/viterbi.c:62]   --->   Operation 3335 'dadd' 'p_3_12' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 3336 [2/5] (8.23ns)   --->   "%p_3_13 = dadd i64 %llike_load_81, i64 %bitcast_ln62_14" [CCode/viterbi.c:62]   --->   Operation 3336 'dadd' 'p_3_13' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 3337 [3/5] (8.23ns)   --->   "%p_3_14 = dadd i64 %llike_load_82, i64 %bitcast_ln62_15" [CCode/viterbi.c:62]   --->   Operation 3337 'dadd' 'p_3_14' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 3338 [4/5] (8.23ns)   --->   "%p_3_15 = dadd i64 %llike_load_83, i64 %bitcast_ln62_16" [CCode/viterbi.c:62]   --->   Operation 3338 'dadd' 'p_3_15' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 3339 [1/1] (0.00ns)   --->   "%bitcast_ln62_17 = bitcast i64 %transition_load_82" [CCode/viterbi.c:62]   --->   Operation 3339 'bitcast' 'bitcast_ln62_17' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_238 : Operation 3340 [5/5] (8.23ns)   --->   "%p_3_16 = dadd i64 %llike_load_84, i64 %bitcast_ln62_17" [CCode/viterbi.c:62]   --->   Operation 3340 'dadd' 'p_3_16' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 3341 [1/2] (3.25ns)   --->   "%llike_load_85 = load i14 %llike_addr_87" [CCode/viterbi.c:62]   --->   Operation 3341 'load' 'llike_load_85' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_238 : Operation 3342 [1/2] (3.25ns)   --->   "%transition_load_83 = load i12 %transition_addr_83" [CCode/viterbi.c:62]   --->   Operation 3342 'load' 'transition_load_83' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_238 : Operation 3343 [2/2] (3.25ns)   --->   "%llike_load_86 = load i14 %llike_addr_88" [CCode/viterbi.c:62]   --->   Operation 3343 'load' 'llike_load_86' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_238 : Operation 3344 [1/1] (0.00ns)   --->   "%or_ln62_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 5, i8 %empty_27" [CCode/viterbi.c:62]   --->   Operation 3344 'bitconcatenate' 'or_ln62_4' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_238 : Operation 3345 [1/1] (0.00ns)   --->   "%zext_ln62_19 = zext i11 %or_ln62_4" [CCode/viterbi.c:62]   --->   Operation 3345 'zext' 'zext_ln62_19' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_238 : Operation 3346 [1/1] (0.00ns)   --->   "%transition_addr_84 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_19" [CCode/viterbi.c:62]   --->   Operation 3346 'getelementptr' 'transition_addr_84' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_238 : Operation 3347 [2/2] (3.25ns)   --->   "%transition_load_84 = load i12 %transition_addr_84" [CCode/viterbi.c:62]   --->   Operation 3347 'load' 'transition_load_84' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 239 <SV = 31> <Delay = 8.23>
ST_239 : Operation 3348 [1/1] (0.00ns)   --->   "%or_ln62_26 = or i15 %tmp_382, i15 21" [CCode/viterbi.c:62]   --->   Operation 3348 'or' 'or_ln62_26' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_239 : Operation 3349 [1/1] (0.00ns)   --->   "%tmp_404 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_26" [CCode/viterbi.c:62]   --->   Operation 3349 'bitconcatenate' 'tmp_404' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_239 : Operation 3350 [1/1] (0.00ns)   --->   "%llike_addr_89 = getelementptr i64 %llike, i64 0, i64 %tmp_404" [CCode/viterbi.c:62]   --->   Operation 3350 'getelementptr' 'llike_addr_89' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_239 : Operation 3351 [1/1] (0.00ns)   --->   "%bitcast_ln63_12 = bitcast i64 %p_3_6" [CCode/viterbi.c:63]   --->   Operation 3351 'bitcast' 'bitcast_ln63_12' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_239 : Operation 3352 [1/1] (0.00ns)   --->   "%tmp_209 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_12, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3352 'partselect' 'tmp_209' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_239 : Operation 3353 [1/1] (0.00ns)   --->   "%trunc_ln63_12 = trunc i64 %bitcast_ln63_12" [CCode/viterbi.c:63]   --->   Operation 3353 'trunc' 'trunc_ln63_12' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_239 : Operation 3354 [1/1] (0.00ns)   --->   "%bitcast_ln63_13 = bitcast i64 %select_ln63_9" [CCode/viterbi.c:63]   --->   Operation 3354 'bitcast' 'bitcast_ln63_13' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_239 : Operation 3355 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_13, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3355 'partselect' 'tmp_210' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_239 : Operation 3356 [1/1] (0.00ns)   --->   "%trunc_ln63_13 = trunc i64 %bitcast_ln63_13" [CCode/viterbi.c:63]   --->   Operation 3356 'trunc' 'trunc_ln63_13' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_239 : Operation 3357 [1/1] (1.88ns)   --->   "%icmp_ln63_24 = icmp_ne  i11 %tmp_209, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3357 'icmp' 'icmp_ln63_24' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3358 [1/1] (2.89ns)   --->   "%icmp_ln63_25 = icmp_eq  i52 %trunc_ln63_12, i52 0" [CCode/viterbi.c:63]   --->   Operation 3358 'icmp' 'icmp_ln63_25' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3359 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_13)   --->   "%or_ln63_43 = or i1 %icmp_ln63_25, i1 %icmp_ln63_24" [CCode/viterbi.c:63]   --->   Operation 3359 'or' 'or_ln63_43' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3360 [1/1] (1.88ns)   --->   "%icmp_ln63_26 = icmp_ne  i11 %tmp_210, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3360 'icmp' 'icmp_ln63_26' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3361 [1/1] (2.89ns)   --->   "%icmp_ln63_27 = icmp_eq  i52 %trunc_ln63_13, i52 0" [CCode/viterbi.c:63]   --->   Operation 3361 'icmp' 'icmp_ln63_27' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3362 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_13)   --->   "%or_ln63_44 = or i1 %icmp_ln63_27, i1 %icmp_ln63_26" [CCode/viterbi.c:63]   --->   Operation 3362 'or' 'or_ln63_44' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3363 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_13)   --->   "%and_ln63_12 = and i1 %or_ln63_43, i1 %or_ln63_44" [CCode/viterbi.c:63]   --->   Operation 3363 'and' 'and_ln63_12' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3364 [1/2] (5.46ns)   --->   "%tmp_211 = fcmp_olt  i64 %p_3_6, i64 %select_ln63_9" [CCode/viterbi.c:63]   --->   Operation 3364 'dcmp' 'tmp_211' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3365 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_13 = and i1 %and_ln63_12, i1 %tmp_211" [CCode/viterbi.c:63]   --->   Operation 3365 'and' 'and_ln63_13' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3366 [1/1] (1.48ns)   --->   "%select_ln63_10 = select i1 %and_ln63_13, i64 %p_3_6, i64 %select_ln63_9" [CCode/viterbi.c:63]   --->   Operation 3366 'select' 'select_ln63_10' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_239 : Operation 3367 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_12)   --->   "%select_ln63_11 = select i1 %and_ln63_13, i3 7, i3 6" [CCode/viterbi.c:63]   --->   Operation 3367 'select' 'select_ln63_11' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_239 : Operation 3368 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_12)   --->   "%or_ln63_2 = or i1 %and_ln63_13, i1 %and_ln63_11" [CCode/viterbi.c:63]   --->   Operation 3368 'or' 'or_ln63_2' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3369 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln63_12 = select i1 %or_ln63_2, i3 %select_ln63_11, i3 %select_ln63_8" [CCode/viterbi.c:63]   --->   Operation 3369 'select' 'select_ln63_12' <Predicate = (!tmp_381)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_239 : Operation 3370 [1/5] (8.23ns)   --->   "%p_3_13 = dadd i64 %llike_load_81, i64 %bitcast_ln62_14" [CCode/viterbi.c:62]   --->   Operation 3370 'dadd' 'p_3_13' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3371 [2/5] (8.23ns)   --->   "%p_3_14 = dadd i64 %llike_load_82, i64 %bitcast_ln62_15" [CCode/viterbi.c:62]   --->   Operation 3371 'dadd' 'p_3_14' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3372 [3/5] (8.23ns)   --->   "%p_3_15 = dadd i64 %llike_load_83, i64 %bitcast_ln62_16" [CCode/viterbi.c:62]   --->   Operation 3372 'dadd' 'p_3_15' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3373 [4/5] (8.23ns)   --->   "%p_3_16 = dadd i64 %llike_load_84, i64 %bitcast_ln62_17" [CCode/viterbi.c:62]   --->   Operation 3373 'dadd' 'p_3_16' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3374 [1/1] (0.00ns)   --->   "%bitcast_ln62_18 = bitcast i64 %transition_load_83" [CCode/viterbi.c:62]   --->   Operation 3374 'bitcast' 'bitcast_ln62_18' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_239 : Operation 3375 [5/5] (8.23ns)   --->   "%p_3_17 = dadd i64 %llike_load_85, i64 %bitcast_ln62_18" [CCode/viterbi.c:62]   --->   Operation 3375 'dadd' 'p_3_17' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3376 [1/2] (3.25ns)   --->   "%llike_load_86 = load i14 %llike_addr_88" [CCode/viterbi.c:62]   --->   Operation 3376 'load' 'llike_load_86' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_239 : Operation 3377 [1/2] (3.25ns)   --->   "%transition_load_84 = load i12 %transition_addr_84" [CCode/viterbi.c:62]   --->   Operation 3377 'load' 'transition_load_84' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_239 : Operation 3378 [2/2] (3.25ns)   --->   "%llike_load_87 = load i14 %llike_addr_89" [CCode/viterbi.c:62]   --->   Operation 3378 'load' 'llike_load_87' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_239 : Operation 3379 [1/1] (1.63ns)   --->   "%add_ln62_15 = add i11 %zext_ln60_4, i11 1344" [CCode/viterbi.c:62]   --->   Operation 3379 'add' 'add_ln62_15' <Predicate = (!tmp_381)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3380 [1/1] (0.00ns)   --->   "%zext_ln62_20 = zext i11 %add_ln62_15" [CCode/viterbi.c:62]   --->   Operation 3380 'zext' 'zext_ln62_20' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_239 : Operation 3381 [1/1] (0.00ns)   --->   "%transition_addr_85 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_20" [CCode/viterbi.c:62]   --->   Operation 3381 'getelementptr' 'transition_addr_85' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_239 : Operation 3382 [2/2] (3.25ns)   --->   "%transition_load_85 = load i12 %transition_addr_85" [CCode/viterbi.c:62]   --->   Operation 3382 'load' 'transition_load_85' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 240 <SV = 32> <Delay = 8.23>
ST_240 : Operation 3383 [1/1] (0.00ns)   --->   "%or_ln62_27 = or i15 %tmp_382, i15 22" [CCode/viterbi.c:62]   --->   Operation 3383 'or' 'or_ln62_27' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_240 : Operation 3384 [1/1] (0.00ns)   --->   "%tmp_405 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_27" [CCode/viterbi.c:62]   --->   Operation 3384 'bitconcatenate' 'tmp_405' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_240 : Operation 3385 [1/1] (0.00ns)   --->   "%llike_addr_90 = getelementptr i64 %llike, i64 0, i64 %tmp_405" [CCode/viterbi.c:62]   --->   Operation 3385 'getelementptr' 'llike_addr_90' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_240 : Operation 3386 [2/2] (5.46ns)   --->   "%tmp_214 = fcmp_olt  i64 %p_3_7, i64 %select_ln63_10" [CCode/viterbi.c:63]   --->   Operation 3386 'dcmp' 'tmp_214' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3387 [1/5] (8.23ns)   --->   "%p_3_14 = dadd i64 %llike_load_82, i64 %bitcast_ln62_15" [CCode/viterbi.c:62]   --->   Operation 3387 'dadd' 'p_3_14' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3388 [2/5] (8.23ns)   --->   "%p_3_15 = dadd i64 %llike_load_83, i64 %bitcast_ln62_16" [CCode/viterbi.c:62]   --->   Operation 3388 'dadd' 'p_3_15' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3389 [3/5] (8.23ns)   --->   "%p_3_16 = dadd i64 %llike_load_84, i64 %bitcast_ln62_17" [CCode/viterbi.c:62]   --->   Operation 3389 'dadd' 'p_3_16' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3390 [4/5] (8.23ns)   --->   "%p_3_17 = dadd i64 %llike_load_85, i64 %bitcast_ln62_18" [CCode/viterbi.c:62]   --->   Operation 3390 'dadd' 'p_3_17' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3391 [1/1] (0.00ns)   --->   "%bitcast_ln62_19 = bitcast i64 %transition_load_84" [CCode/viterbi.c:62]   --->   Operation 3391 'bitcast' 'bitcast_ln62_19' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_240 : Operation 3392 [5/5] (8.23ns)   --->   "%p_3_18 = dadd i64 %llike_load_86, i64 %bitcast_ln62_19" [CCode/viterbi.c:62]   --->   Operation 3392 'dadd' 'p_3_18' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3393 [1/2] (3.25ns)   --->   "%llike_load_87 = load i14 %llike_addr_89" [CCode/viterbi.c:62]   --->   Operation 3393 'load' 'llike_load_87' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_240 : Operation 3394 [1/2] (3.25ns)   --->   "%transition_load_85 = load i12 %transition_addr_85" [CCode/viterbi.c:62]   --->   Operation 3394 'load' 'transition_load_85' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_240 : Operation 3395 [2/2] (3.25ns)   --->   "%llike_load_88 = load i14 %llike_addr_90" [CCode/viterbi.c:62]   --->   Operation 3395 'load' 'llike_load_88' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_240 : Operation 3396 [1/1] (1.63ns)   --->   "%add_ln62_16 = add i11 %zext_ln60_4, i11 1408" [CCode/viterbi.c:62]   --->   Operation 3396 'add' 'add_ln62_16' <Predicate = (!tmp_381)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3397 [1/1] (0.00ns)   --->   "%zext_ln62_21 = zext i11 %add_ln62_16" [CCode/viterbi.c:62]   --->   Operation 3397 'zext' 'zext_ln62_21' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_240 : Operation 3398 [1/1] (0.00ns)   --->   "%transition_addr_86 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_21" [CCode/viterbi.c:62]   --->   Operation 3398 'getelementptr' 'transition_addr_86' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_240 : Operation 3399 [2/2] (3.25ns)   --->   "%transition_load_86 = load i12 %transition_addr_86" [CCode/viterbi.c:62]   --->   Operation 3399 'load' 'transition_load_86' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_240 : Operation 3400 [1/1] (1.63ns)   --->   "%add_ln62_17 = add i11 %zext_ln60_4, i11 1472" [CCode/viterbi.c:62]   --->   Operation 3400 'add' 'add_ln62_17' <Predicate = (!tmp_381)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 33> <Delay = 8.23>
ST_241 : Operation 3401 [1/1] (0.00ns)   --->   "%or_ln62_28 = or i15 %tmp_382, i15 23" [CCode/viterbi.c:62]   --->   Operation 3401 'or' 'or_ln62_28' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_241 : Operation 3402 [1/1] (0.00ns)   --->   "%tmp_406 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_28" [CCode/viterbi.c:62]   --->   Operation 3402 'bitconcatenate' 'tmp_406' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_241 : Operation 3403 [1/1] (0.00ns)   --->   "%llike_addr_91 = getelementptr i64 %llike, i64 0, i64 %tmp_406" [CCode/viterbi.c:62]   --->   Operation 3403 'getelementptr' 'llike_addr_91' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_241 : Operation 3404 [1/1] (0.00ns)   --->   "%bitcast_ln63_14 = bitcast i64 %p_3_7" [CCode/viterbi.c:63]   --->   Operation 3404 'bitcast' 'bitcast_ln63_14' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_241 : Operation 3405 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_14, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3405 'partselect' 'tmp_212' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_241 : Operation 3406 [1/1] (0.00ns)   --->   "%trunc_ln63_14 = trunc i64 %bitcast_ln63_14" [CCode/viterbi.c:63]   --->   Operation 3406 'trunc' 'trunc_ln63_14' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_241 : Operation 3407 [1/1] (0.00ns)   --->   "%bitcast_ln63_15 = bitcast i64 %select_ln63_10" [CCode/viterbi.c:63]   --->   Operation 3407 'bitcast' 'bitcast_ln63_15' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_241 : Operation 3408 [1/1] (0.00ns)   --->   "%tmp_213 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_15, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3408 'partselect' 'tmp_213' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_241 : Operation 3409 [1/1] (0.00ns)   --->   "%trunc_ln63_15 = trunc i64 %bitcast_ln63_15" [CCode/viterbi.c:63]   --->   Operation 3409 'trunc' 'trunc_ln63_15' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_241 : Operation 3410 [1/1] (1.88ns)   --->   "%icmp_ln63_28 = icmp_ne  i11 %tmp_212, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3410 'icmp' 'icmp_ln63_28' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3411 [1/1] (2.89ns)   --->   "%icmp_ln63_29 = icmp_eq  i52 %trunc_ln63_14, i52 0" [CCode/viterbi.c:63]   --->   Operation 3411 'icmp' 'icmp_ln63_29' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3412 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_15)   --->   "%or_ln63_45 = or i1 %icmp_ln63_29, i1 %icmp_ln63_28" [CCode/viterbi.c:63]   --->   Operation 3412 'or' 'or_ln63_45' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3413 [1/1] (1.88ns)   --->   "%icmp_ln63_30 = icmp_ne  i11 %tmp_213, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3413 'icmp' 'icmp_ln63_30' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3414 [1/1] (2.89ns)   --->   "%icmp_ln63_31 = icmp_eq  i52 %trunc_ln63_15, i52 0" [CCode/viterbi.c:63]   --->   Operation 3414 'icmp' 'icmp_ln63_31' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3415 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_15)   --->   "%or_ln63_46 = or i1 %icmp_ln63_31, i1 %icmp_ln63_30" [CCode/viterbi.c:63]   --->   Operation 3415 'or' 'or_ln63_46' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3416 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_15)   --->   "%and_ln63_14 = and i1 %or_ln63_45, i1 %or_ln63_46" [CCode/viterbi.c:63]   --->   Operation 3416 'and' 'and_ln63_14' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3417 [1/2] (5.46ns)   --->   "%tmp_214 = fcmp_olt  i64 %p_3_7, i64 %select_ln63_10" [CCode/viterbi.c:63]   --->   Operation 3417 'dcmp' 'tmp_214' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3418 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_15 = and i1 %and_ln63_14, i1 %tmp_214" [CCode/viterbi.c:63]   --->   Operation 3418 'and' 'and_ln63_15' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3419 [1/1] (1.48ns)   --->   "%select_ln63_13 = select i1 %and_ln63_15, i64 %p_3_7, i64 %select_ln63_10" [CCode/viterbi.c:63]   --->   Operation 3419 'select' 'select_ln63_13' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_241 : Operation 3420 [1/5] (8.23ns)   --->   "%p_3_15 = dadd i64 %llike_load_83, i64 %bitcast_ln62_16" [CCode/viterbi.c:62]   --->   Operation 3420 'dadd' 'p_3_15' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3421 [2/5] (8.23ns)   --->   "%p_3_16 = dadd i64 %llike_load_84, i64 %bitcast_ln62_17" [CCode/viterbi.c:62]   --->   Operation 3421 'dadd' 'p_3_16' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3422 [3/5] (8.23ns)   --->   "%p_3_17 = dadd i64 %llike_load_85, i64 %bitcast_ln62_18" [CCode/viterbi.c:62]   --->   Operation 3422 'dadd' 'p_3_17' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3423 [4/5] (8.23ns)   --->   "%p_3_18 = dadd i64 %llike_load_86, i64 %bitcast_ln62_19" [CCode/viterbi.c:62]   --->   Operation 3423 'dadd' 'p_3_18' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3424 [1/1] (0.00ns)   --->   "%bitcast_ln62_20 = bitcast i64 %transition_load_85" [CCode/viterbi.c:62]   --->   Operation 3424 'bitcast' 'bitcast_ln62_20' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_241 : Operation 3425 [5/5] (8.23ns)   --->   "%p_3_19 = dadd i64 %llike_load_87, i64 %bitcast_ln62_20" [CCode/viterbi.c:62]   --->   Operation 3425 'dadd' 'p_3_19' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3426 [1/2] (3.25ns)   --->   "%llike_load_88 = load i14 %llike_addr_90" [CCode/viterbi.c:62]   --->   Operation 3426 'load' 'llike_load_88' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_241 : Operation 3427 [1/2] (3.25ns)   --->   "%transition_load_86 = load i12 %transition_addr_86" [CCode/viterbi.c:62]   --->   Operation 3427 'load' 'transition_load_86' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_241 : Operation 3428 [2/2] (3.25ns)   --->   "%llike_load_89 = load i14 %llike_addr_91" [CCode/viterbi.c:62]   --->   Operation 3428 'load' 'llike_load_89' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_241 : Operation 3429 [1/1] (0.00ns)   --->   "%zext_ln62_22 = zext i11 %add_ln62_17" [CCode/viterbi.c:62]   --->   Operation 3429 'zext' 'zext_ln62_22' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_241 : Operation 3430 [1/1] (0.00ns)   --->   "%transition_addr_87 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_22" [CCode/viterbi.c:62]   --->   Operation 3430 'getelementptr' 'transition_addr_87' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_241 : Operation 3431 [2/2] (3.25ns)   --->   "%transition_load_87 = load i12 %transition_addr_87" [CCode/viterbi.c:62]   --->   Operation 3431 'load' 'transition_load_87' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 242 <SV = 34> <Delay = 8.23>
ST_242 : Operation 3432 [1/1] (0.00ns)   --->   "%or_ln62_29 = or i15 %tmp_382, i15 24" [CCode/viterbi.c:62]   --->   Operation 3432 'or' 'or_ln62_29' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_242 : Operation 3433 [1/1] (0.00ns)   --->   "%tmp_407 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_29" [CCode/viterbi.c:62]   --->   Operation 3433 'bitconcatenate' 'tmp_407' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_242 : Operation 3434 [1/1] (0.00ns)   --->   "%llike_addr_92 = getelementptr i64 %llike, i64 0, i64 %tmp_407" [CCode/viterbi.c:62]   --->   Operation 3434 'getelementptr' 'llike_addr_92' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_242 : Operation 3435 [2/2] (5.46ns)   --->   "%tmp_217 = fcmp_olt  i64 %p_3_8, i64 %select_ln63_13" [CCode/viterbi.c:63]   --->   Operation 3435 'dcmp' 'tmp_217' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 3436 [1/5] (8.23ns)   --->   "%p_3_16 = dadd i64 %llike_load_84, i64 %bitcast_ln62_17" [CCode/viterbi.c:62]   --->   Operation 3436 'dadd' 'p_3_16' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 3437 [2/5] (8.23ns)   --->   "%p_3_17 = dadd i64 %llike_load_85, i64 %bitcast_ln62_18" [CCode/viterbi.c:62]   --->   Operation 3437 'dadd' 'p_3_17' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 3438 [3/5] (8.23ns)   --->   "%p_3_18 = dadd i64 %llike_load_86, i64 %bitcast_ln62_19" [CCode/viterbi.c:62]   --->   Operation 3438 'dadd' 'p_3_18' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 3439 [4/5] (8.23ns)   --->   "%p_3_19 = dadd i64 %llike_load_87, i64 %bitcast_ln62_20" [CCode/viterbi.c:62]   --->   Operation 3439 'dadd' 'p_3_19' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 3440 [1/1] (0.00ns)   --->   "%bitcast_ln62_21 = bitcast i64 %transition_load_86" [CCode/viterbi.c:62]   --->   Operation 3440 'bitcast' 'bitcast_ln62_21' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_242 : Operation 3441 [5/5] (8.23ns)   --->   "%p_3_20 = dadd i64 %llike_load_88, i64 %bitcast_ln62_21" [CCode/viterbi.c:62]   --->   Operation 3441 'dadd' 'p_3_20' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 3442 [1/2] (3.25ns)   --->   "%llike_load_89 = load i14 %llike_addr_91" [CCode/viterbi.c:62]   --->   Operation 3442 'load' 'llike_load_89' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_242 : Operation 3443 [1/2] (3.25ns)   --->   "%transition_load_87 = load i12 %transition_addr_87" [CCode/viterbi.c:62]   --->   Operation 3443 'load' 'transition_load_87' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_242 : Operation 3444 [2/2] (3.25ns)   --->   "%llike_load_90 = load i14 %llike_addr_92" [CCode/viterbi.c:62]   --->   Operation 3444 'load' 'llike_load_90' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_242 : Operation 3445 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i10 %or_ln62_1" [CCode/viterbi.c:62]   --->   Operation 3445 'sext' 'sext_ln62_1' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_242 : Operation 3446 [1/1] (0.00ns)   --->   "%zext_ln62_27 = zext i11 %sext_ln62_1" [CCode/viterbi.c:62]   --->   Operation 3446 'zext' 'zext_ln62_27' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_242 : Operation 3447 [1/1] (0.00ns)   --->   "%transition_addr_88 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_27" [CCode/viterbi.c:62]   --->   Operation 3447 'getelementptr' 'transition_addr_88' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_242 : Operation 3448 [2/2] (3.25ns)   --->   "%transition_load_88 = load i12 %transition_addr_88" [CCode/viterbi.c:62]   --->   Operation 3448 'load' 'transition_load_88' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 243 <SV = 35> <Delay = 8.23>
ST_243 : Operation 3449 [1/1] (0.00ns)   --->   "%or_ln62_30 = or i15 %tmp_382, i15 25" [CCode/viterbi.c:62]   --->   Operation 3449 'or' 'or_ln62_30' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_243 : Operation 3450 [1/1] (0.00ns)   --->   "%tmp_408 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_30" [CCode/viterbi.c:62]   --->   Operation 3450 'bitconcatenate' 'tmp_408' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_243 : Operation 3451 [1/1] (0.00ns)   --->   "%llike_addr_93 = getelementptr i64 %llike, i64 0, i64 %tmp_408" [CCode/viterbi.c:62]   --->   Operation 3451 'getelementptr' 'llike_addr_93' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_243 : Operation 3452 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_16)   --->   "%zext_ln62_24 = zext i3 %select_ln63_12" [CCode/viterbi.c:62]   --->   Operation 3452 'zext' 'zext_ln62_24' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_243 : Operation 3453 [1/1] (0.00ns)   --->   "%bitcast_ln63_16 = bitcast i64 %p_3_8" [CCode/viterbi.c:63]   --->   Operation 3453 'bitcast' 'bitcast_ln63_16' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_243 : Operation 3454 [1/1] (0.00ns)   --->   "%tmp_215 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_16, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3454 'partselect' 'tmp_215' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_243 : Operation 3455 [1/1] (0.00ns)   --->   "%trunc_ln63_16 = trunc i64 %bitcast_ln63_16" [CCode/viterbi.c:63]   --->   Operation 3455 'trunc' 'trunc_ln63_16' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_243 : Operation 3456 [1/1] (0.00ns)   --->   "%bitcast_ln63_17 = bitcast i64 %select_ln63_13" [CCode/viterbi.c:63]   --->   Operation 3456 'bitcast' 'bitcast_ln63_17' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_243 : Operation 3457 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_17, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3457 'partselect' 'tmp_216' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_243 : Operation 3458 [1/1] (0.00ns)   --->   "%trunc_ln63_17 = trunc i64 %bitcast_ln63_17" [CCode/viterbi.c:63]   --->   Operation 3458 'trunc' 'trunc_ln63_17' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_243 : Operation 3459 [1/1] (1.88ns)   --->   "%icmp_ln63_32 = icmp_ne  i11 %tmp_215, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3459 'icmp' 'icmp_ln63_32' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3460 [1/1] (2.89ns)   --->   "%icmp_ln63_33 = icmp_eq  i52 %trunc_ln63_16, i52 0" [CCode/viterbi.c:63]   --->   Operation 3460 'icmp' 'icmp_ln63_33' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3461 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_17)   --->   "%or_ln63_47 = or i1 %icmp_ln63_33, i1 %icmp_ln63_32" [CCode/viterbi.c:63]   --->   Operation 3461 'or' 'or_ln63_47' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3462 [1/1] (1.88ns)   --->   "%icmp_ln63_34 = icmp_ne  i11 %tmp_216, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3462 'icmp' 'icmp_ln63_34' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3463 [1/1] (2.89ns)   --->   "%icmp_ln63_35 = icmp_eq  i52 %trunc_ln63_17, i52 0" [CCode/viterbi.c:63]   --->   Operation 3463 'icmp' 'icmp_ln63_35' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3464 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_17)   --->   "%or_ln63_48 = or i1 %icmp_ln63_35, i1 %icmp_ln63_34" [CCode/viterbi.c:63]   --->   Operation 3464 'or' 'or_ln63_48' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3465 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_17)   --->   "%and_ln63_16 = and i1 %or_ln63_47, i1 %or_ln63_48" [CCode/viterbi.c:63]   --->   Operation 3465 'and' 'and_ln63_16' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3466 [1/2] (5.46ns)   --->   "%tmp_217 = fcmp_olt  i64 %p_3_8, i64 %select_ln63_13" [CCode/viterbi.c:63]   --->   Operation 3466 'dcmp' 'tmp_217' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3467 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_17 = and i1 %and_ln63_16, i1 %tmp_217" [CCode/viterbi.c:63]   --->   Operation 3467 'and' 'and_ln63_17' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3468 [1/1] (1.48ns)   --->   "%select_ln63_14 = select i1 %and_ln63_17, i64 %p_3_8, i64 %select_ln63_13" [CCode/viterbi.c:63]   --->   Operation 3468 'select' 'select_ln63_14' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_243 : Operation 3469 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_16)   --->   "%select_ln63_15 = select i1 %and_ln63_17, i4 9, i4 8" [CCode/viterbi.c:63]   --->   Operation 3469 'select' 'select_ln63_15' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_243 : Operation 3470 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_16)   --->   "%or_ln63_3 = or i1 %and_ln63_17, i1 %and_ln63_15" [CCode/viterbi.c:63]   --->   Operation 3470 'or' 'or_ln63_3' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3471 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln63_16 = select i1 %or_ln63_3, i4 %select_ln63_15, i4 %zext_ln62_24" [CCode/viterbi.c:63]   --->   Operation 3471 'select' 'select_ln63_16' <Predicate = (!tmp_381)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_243 : Operation 3472 [1/5] (8.23ns)   --->   "%p_3_17 = dadd i64 %llike_load_85, i64 %bitcast_ln62_18" [CCode/viterbi.c:62]   --->   Operation 3472 'dadd' 'p_3_17' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3473 [2/5] (8.23ns)   --->   "%p_3_18 = dadd i64 %llike_load_86, i64 %bitcast_ln62_19" [CCode/viterbi.c:62]   --->   Operation 3473 'dadd' 'p_3_18' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3474 [3/5] (8.23ns)   --->   "%p_3_19 = dadd i64 %llike_load_87, i64 %bitcast_ln62_20" [CCode/viterbi.c:62]   --->   Operation 3474 'dadd' 'p_3_19' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3475 [4/5] (8.23ns)   --->   "%p_3_20 = dadd i64 %llike_load_88, i64 %bitcast_ln62_21" [CCode/viterbi.c:62]   --->   Operation 3475 'dadd' 'p_3_20' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3476 [1/1] (0.00ns)   --->   "%bitcast_ln62_22 = bitcast i64 %transition_load_87" [CCode/viterbi.c:62]   --->   Operation 3476 'bitcast' 'bitcast_ln62_22' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_243 : Operation 3477 [5/5] (8.23ns)   --->   "%p_3_21 = dadd i64 %llike_load_89, i64 %bitcast_ln62_22" [CCode/viterbi.c:62]   --->   Operation 3477 'dadd' 'p_3_21' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3478 [1/2] (3.25ns)   --->   "%llike_load_90 = load i14 %llike_addr_92" [CCode/viterbi.c:62]   --->   Operation 3478 'load' 'llike_load_90' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_243 : Operation 3479 [1/2] (3.25ns)   --->   "%transition_load_88 = load i12 %transition_addr_88" [CCode/viterbi.c:62]   --->   Operation 3479 'load' 'transition_load_88' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_243 : Operation 3480 [2/2] (3.25ns)   --->   "%llike_load_91 = load i14 %llike_addr_93" [CCode/viterbi.c:62]   --->   Operation 3480 'load' 'llike_load_91' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_243 : Operation 3481 [1/1] (0.00ns)   --->   "%sext_ln62_2 = sext i10 %add_ln62_6" [CCode/viterbi.c:62]   --->   Operation 3481 'sext' 'sext_ln62_2' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_243 : Operation 3482 [1/1] (0.00ns)   --->   "%zext_ln62_47 = zext i11 %sext_ln62_2" [CCode/viterbi.c:62]   --->   Operation 3482 'zext' 'zext_ln62_47' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_243 : Operation 3483 [1/1] (0.00ns)   --->   "%transition_addr_89 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_47" [CCode/viterbi.c:62]   --->   Operation 3483 'getelementptr' 'transition_addr_89' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_243 : Operation 3484 [2/2] (3.25ns)   --->   "%transition_load_89 = load i12 %transition_addr_89" [CCode/viterbi.c:62]   --->   Operation 3484 'load' 'transition_load_89' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 244 <SV = 36> <Delay = 8.23>
ST_244 : Operation 3485 [1/1] (0.00ns)   --->   "%or_ln62_31 = or i15 %tmp_382, i15 26" [CCode/viterbi.c:62]   --->   Operation 3485 'or' 'or_ln62_31' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_244 : Operation 3486 [1/1] (0.00ns)   --->   "%tmp_409 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_31" [CCode/viterbi.c:62]   --->   Operation 3486 'bitconcatenate' 'tmp_409' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_244 : Operation 3487 [1/1] (0.00ns)   --->   "%llike_addr_94 = getelementptr i64 %llike, i64 0, i64 %tmp_409" [CCode/viterbi.c:62]   --->   Operation 3487 'getelementptr' 'llike_addr_94' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_244 : Operation 3488 [2/2] (5.46ns)   --->   "%tmp_220 = fcmp_olt  i64 %p_3_9, i64 %select_ln63_14" [CCode/viterbi.c:63]   --->   Operation 3488 'dcmp' 'tmp_220' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 3489 [1/5] (8.23ns)   --->   "%p_3_18 = dadd i64 %llike_load_86, i64 %bitcast_ln62_19" [CCode/viterbi.c:62]   --->   Operation 3489 'dadd' 'p_3_18' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 3490 [2/5] (8.23ns)   --->   "%p_3_19 = dadd i64 %llike_load_87, i64 %bitcast_ln62_20" [CCode/viterbi.c:62]   --->   Operation 3490 'dadd' 'p_3_19' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 3491 [3/5] (8.23ns)   --->   "%p_3_20 = dadd i64 %llike_load_88, i64 %bitcast_ln62_21" [CCode/viterbi.c:62]   --->   Operation 3491 'dadd' 'p_3_20' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 3492 [4/5] (8.23ns)   --->   "%p_3_21 = dadd i64 %llike_load_89, i64 %bitcast_ln62_22" [CCode/viterbi.c:62]   --->   Operation 3492 'dadd' 'p_3_21' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 3493 [1/1] (0.00ns)   --->   "%bitcast_ln62_23 = bitcast i64 %transition_load_88" [CCode/viterbi.c:62]   --->   Operation 3493 'bitcast' 'bitcast_ln62_23' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_244 : Operation 3494 [5/5] (8.23ns)   --->   "%p_3_22 = dadd i64 %llike_load_90, i64 %bitcast_ln62_23" [CCode/viterbi.c:62]   --->   Operation 3494 'dadd' 'p_3_22' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 3495 [1/2] (3.25ns)   --->   "%llike_load_91 = load i14 %llike_addr_93" [CCode/viterbi.c:62]   --->   Operation 3495 'load' 'llike_load_91' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_244 : Operation 3496 [1/2] (3.25ns)   --->   "%transition_load_89 = load i12 %transition_addr_89" [CCode/viterbi.c:62]   --->   Operation 3496 'load' 'transition_load_89' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_244 : Operation 3497 [2/2] (3.25ns)   --->   "%llike_load_92 = load i14 %llike_addr_94" [CCode/viterbi.c:62]   --->   Operation 3497 'load' 'llike_load_92' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_244 : Operation 3498 [1/1] (0.00ns)   --->   "%sext_ln62_3 = sext i10 %add_ln62_7" [CCode/viterbi.c:62]   --->   Operation 3498 'sext' 'sext_ln62_3' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_244 : Operation 3499 [1/1] (0.00ns)   --->   "%zext_ln62_48 = zext i11 %sext_ln62_3" [CCode/viterbi.c:62]   --->   Operation 3499 'zext' 'zext_ln62_48' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_244 : Operation 3500 [1/1] (0.00ns)   --->   "%transition_addr_90 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_48" [CCode/viterbi.c:62]   --->   Operation 3500 'getelementptr' 'transition_addr_90' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_244 : Operation 3501 [2/2] (3.25ns)   --->   "%transition_load_90 = load i12 %transition_addr_90" [CCode/viterbi.c:62]   --->   Operation 3501 'load' 'transition_load_90' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 245 <SV = 37> <Delay = 8.23>
ST_245 : Operation 3502 [1/1] (0.00ns)   --->   "%or_ln62_32 = or i15 %tmp_382, i15 27" [CCode/viterbi.c:62]   --->   Operation 3502 'or' 'or_ln62_32' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_245 : Operation 3503 [1/1] (0.00ns)   --->   "%tmp_410 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_32" [CCode/viterbi.c:62]   --->   Operation 3503 'bitconcatenate' 'tmp_410' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_245 : Operation 3504 [1/1] (0.00ns)   --->   "%llike_addr_95 = getelementptr i64 %llike, i64 0, i64 %tmp_410" [CCode/viterbi.c:62]   --->   Operation 3504 'getelementptr' 'llike_addr_95' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_245 : Operation 3505 [1/1] (0.00ns)   --->   "%bitcast_ln63_18 = bitcast i64 %p_3_9" [CCode/viterbi.c:63]   --->   Operation 3505 'bitcast' 'bitcast_ln63_18' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_245 : Operation 3506 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_18, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3506 'partselect' 'tmp_218' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_245 : Operation 3507 [1/1] (0.00ns)   --->   "%trunc_ln63_18 = trunc i64 %bitcast_ln63_18" [CCode/viterbi.c:63]   --->   Operation 3507 'trunc' 'trunc_ln63_18' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_245 : Operation 3508 [1/1] (0.00ns)   --->   "%bitcast_ln63_19 = bitcast i64 %select_ln63_14" [CCode/viterbi.c:63]   --->   Operation 3508 'bitcast' 'bitcast_ln63_19' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_245 : Operation 3509 [1/1] (0.00ns)   --->   "%tmp_219 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_19, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3509 'partselect' 'tmp_219' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_245 : Operation 3510 [1/1] (0.00ns)   --->   "%trunc_ln63_19 = trunc i64 %bitcast_ln63_19" [CCode/viterbi.c:63]   --->   Operation 3510 'trunc' 'trunc_ln63_19' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_245 : Operation 3511 [1/1] (1.88ns)   --->   "%icmp_ln63_36 = icmp_ne  i11 %tmp_218, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3511 'icmp' 'icmp_ln63_36' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 3512 [1/1] (2.89ns)   --->   "%icmp_ln63_37 = icmp_eq  i52 %trunc_ln63_18, i52 0" [CCode/viterbi.c:63]   --->   Operation 3512 'icmp' 'icmp_ln63_37' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 3513 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_19)   --->   "%or_ln63_49 = or i1 %icmp_ln63_37, i1 %icmp_ln63_36" [CCode/viterbi.c:63]   --->   Operation 3513 'or' 'or_ln63_49' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 3514 [1/1] (1.88ns)   --->   "%icmp_ln63_38 = icmp_ne  i11 %tmp_219, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3514 'icmp' 'icmp_ln63_38' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 3515 [1/1] (2.89ns)   --->   "%icmp_ln63_39 = icmp_eq  i52 %trunc_ln63_19, i52 0" [CCode/viterbi.c:63]   --->   Operation 3515 'icmp' 'icmp_ln63_39' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 3516 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_19)   --->   "%or_ln63_50 = or i1 %icmp_ln63_39, i1 %icmp_ln63_38" [CCode/viterbi.c:63]   --->   Operation 3516 'or' 'or_ln63_50' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 3517 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_19)   --->   "%and_ln63_18 = and i1 %or_ln63_49, i1 %or_ln63_50" [CCode/viterbi.c:63]   --->   Operation 3517 'and' 'and_ln63_18' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 3518 [1/2] (5.46ns)   --->   "%tmp_220 = fcmp_olt  i64 %p_3_9, i64 %select_ln63_14" [CCode/viterbi.c:63]   --->   Operation 3518 'dcmp' 'tmp_220' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 3519 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_19 = and i1 %and_ln63_18, i1 %tmp_220" [CCode/viterbi.c:63]   --->   Operation 3519 'and' 'and_ln63_19' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 3520 [1/1] (1.48ns)   --->   "%select_ln63_17 = select i1 %and_ln63_19, i64 %p_3_9, i64 %select_ln63_14" [CCode/viterbi.c:63]   --->   Operation 3520 'select' 'select_ln63_17' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_245 : Operation 3521 [1/5] (8.23ns)   --->   "%p_3_19 = dadd i64 %llike_load_87, i64 %bitcast_ln62_20" [CCode/viterbi.c:62]   --->   Operation 3521 'dadd' 'p_3_19' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 3522 [2/5] (8.23ns)   --->   "%p_3_20 = dadd i64 %llike_load_88, i64 %bitcast_ln62_21" [CCode/viterbi.c:62]   --->   Operation 3522 'dadd' 'p_3_20' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 3523 [3/5] (8.23ns)   --->   "%p_3_21 = dadd i64 %llike_load_89, i64 %bitcast_ln62_22" [CCode/viterbi.c:62]   --->   Operation 3523 'dadd' 'p_3_21' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 3524 [4/5] (8.23ns)   --->   "%p_3_22 = dadd i64 %llike_load_90, i64 %bitcast_ln62_23" [CCode/viterbi.c:62]   --->   Operation 3524 'dadd' 'p_3_22' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 3525 [1/1] (0.00ns)   --->   "%bitcast_ln62_24 = bitcast i64 %transition_load_89" [CCode/viterbi.c:62]   --->   Operation 3525 'bitcast' 'bitcast_ln62_24' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_245 : Operation 3526 [5/5] (8.23ns)   --->   "%p_3_23 = dadd i64 %llike_load_91, i64 %bitcast_ln62_24" [CCode/viterbi.c:62]   --->   Operation 3526 'dadd' 'p_3_23' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 3527 [1/2] (3.25ns)   --->   "%llike_load_92 = load i14 %llike_addr_94" [CCode/viterbi.c:62]   --->   Operation 3527 'load' 'llike_load_92' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_245 : Operation 3528 [1/2] (3.25ns)   --->   "%transition_load_90 = load i12 %transition_addr_90" [CCode/viterbi.c:62]   --->   Operation 3528 'load' 'transition_load_90' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_245 : Operation 3529 [2/2] (3.25ns)   --->   "%llike_load_93 = load i14 %llike_addr_95" [CCode/viterbi.c:62]   --->   Operation 3529 'load' 'llike_load_93' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_245 : Operation 3530 [1/1] (0.00ns)   --->   "%sext_ln62_4 = sext i10 %add_ln62_8" [CCode/viterbi.c:62]   --->   Operation 3530 'sext' 'sext_ln62_4' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_245 : Operation 3531 [1/1] (0.00ns)   --->   "%zext_ln62_49 = zext i11 %sext_ln62_4" [CCode/viterbi.c:62]   --->   Operation 3531 'zext' 'zext_ln62_49' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_245 : Operation 3532 [1/1] (0.00ns)   --->   "%transition_addr_91 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_49" [CCode/viterbi.c:62]   --->   Operation 3532 'getelementptr' 'transition_addr_91' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_245 : Operation 3533 [2/2] (3.25ns)   --->   "%transition_load_91 = load i12 %transition_addr_91" [CCode/viterbi.c:62]   --->   Operation 3533 'load' 'transition_load_91' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 246 <SV = 38> <Delay = 8.23>
ST_246 : Operation 3534 [1/1] (0.00ns)   --->   "%or_ln62_33 = or i15 %tmp_382, i15 28" [CCode/viterbi.c:62]   --->   Operation 3534 'or' 'or_ln62_33' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_246 : Operation 3535 [1/1] (0.00ns)   --->   "%tmp_411 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_33" [CCode/viterbi.c:62]   --->   Operation 3535 'bitconcatenate' 'tmp_411' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_246 : Operation 3536 [1/1] (0.00ns)   --->   "%llike_addr_96 = getelementptr i64 %llike, i64 0, i64 %tmp_411" [CCode/viterbi.c:62]   --->   Operation 3536 'getelementptr' 'llike_addr_96' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_246 : Operation 3537 [2/2] (5.46ns)   --->   "%tmp_223 = fcmp_olt  i64 %p_3_s, i64 %select_ln63_17" [CCode/viterbi.c:63]   --->   Operation 3537 'dcmp' 'tmp_223' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 3538 [1/5] (8.23ns)   --->   "%p_3_20 = dadd i64 %llike_load_88, i64 %bitcast_ln62_21" [CCode/viterbi.c:62]   --->   Operation 3538 'dadd' 'p_3_20' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 3539 [2/5] (8.23ns)   --->   "%p_3_21 = dadd i64 %llike_load_89, i64 %bitcast_ln62_22" [CCode/viterbi.c:62]   --->   Operation 3539 'dadd' 'p_3_21' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 3540 [3/5] (8.23ns)   --->   "%p_3_22 = dadd i64 %llike_load_90, i64 %bitcast_ln62_23" [CCode/viterbi.c:62]   --->   Operation 3540 'dadd' 'p_3_22' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 3541 [4/5] (8.23ns)   --->   "%p_3_23 = dadd i64 %llike_load_91, i64 %bitcast_ln62_24" [CCode/viterbi.c:62]   --->   Operation 3541 'dadd' 'p_3_23' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 3542 [1/1] (0.00ns)   --->   "%bitcast_ln62_25 = bitcast i64 %transition_load_90" [CCode/viterbi.c:62]   --->   Operation 3542 'bitcast' 'bitcast_ln62_25' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_246 : Operation 3543 [5/5] (8.23ns)   --->   "%p_3_24 = dadd i64 %llike_load_92, i64 %bitcast_ln62_25" [CCode/viterbi.c:62]   --->   Operation 3543 'dadd' 'p_3_24' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 3544 [1/2] (3.25ns)   --->   "%llike_load_93 = load i14 %llike_addr_95" [CCode/viterbi.c:62]   --->   Operation 3544 'load' 'llike_load_93' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_246 : Operation 3545 [1/2] (3.25ns)   --->   "%transition_load_91 = load i12 %transition_addr_91" [CCode/viterbi.c:62]   --->   Operation 3545 'load' 'transition_load_91' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_246 : Operation 3546 [2/2] (3.25ns)   --->   "%llike_load_94 = load i14 %llike_addr_96" [CCode/viterbi.c:62]   --->   Operation 3546 'load' 'llike_load_94' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_246 : Operation 3547 [1/1] (0.00ns)   --->   "%sext_ln62_5 = sext i9 %or_ln1" [CCode/viterbi.c:62]   --->   Operation 3547 'sext' 'sext_ln62_5' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_246 : Operation 3548 [1/1] (0.00ns)   --->   "%zext_ln62_50 = zext i11 %sext_ln62_5" [CCode/viterbi.c:62]   --->   Operation 3548 'zext' 'zext_ln62_50' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_246 : Operation 3549 [1/1] (0.00ns)   --->   "%transition_addr_92 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_50" [CCode/viterbi.c:62]   --->   Operation 3549 'getelementptr' 'transition_addr_92' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_246 : Operation 3550 [2/2] (3.25ns)   --->   "%transition_load_92 = load i12 %transition_addr_92" [CCode/viterbi.c:62]   --->   Operation 3550 'load' 'transition_load_92' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 247 <SV = 39> <Delay = 8.23>
ST_247 : Operation 3551 [1/1] (0.00ns)   --->   "%or_ln62_34 = or i15 %tmp_382, i15 29" [CCode/viterbi.c:62]   --->   Operation 3551 'or' 'or_ln62_34' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_247 : Operation 3552 [1/1] (0.00ns)   --->   "%tmp_412 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_34" [CCode/viterbi.c:62]   --->   Operation 3552 'bitconcatenate' 'tmp_412' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_247 : Operation 3553 [1/1] (0.00ns)   --->   "%llike_addr_97 = getelementptr i64 %llike, i64 0, i64 %tmp_412" [CCode/viterbi.c:62]   --->   Operation 3553 'getelementptr' 'llike_addr_97' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_247 : Operation 3554 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i8 %empty_27" [CCode/viterbi.c:60]   --->   Operation 3554 'zext' 'zext_ln60' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_247 : Operation 3555 [1/1] (0.00ns)   --->   "%bitcast_ln63_20 = bitcast i64 %p_3_s" [CCode/viterbi.c:63]   --->   Operation 3555 'bitcast' 'bitcast_ln63_20' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_247 : Operation 3556 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_20, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3556 'partselect' 'tmp_221' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_247 : Operation 3557 [1/1] (0.00ns)   --->   "%trunc_ln63_20 = trunc i64 %bitcast_ln63_20" [CCode/viterbi.c:63]   --->   Operation 3557 'trunc' 'trunc_ln63_20' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_247 : Operation 3558 [1/1] (0.00ns)   --->   "%bitcast_ln63_21 = bitcast i64 %select_ln63_17" [CCode/viterbi.c:63]   --->   Operation 3558 'bitcast' 'bitcast_ln63_21' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_247 : Operation 3559 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_21, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3559 'partselect' 'tmp_222' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_247 : Operation 3560 [1/1] (0.00ns)   --->   "%trunc_ln63_21 = trunc i64 %bitcast_ln63_21" [CCode/viterbi.c:63]   --->   Operation 3560 'trunc' 'trunc_ln63_21' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_247 : Operation 3561 [1/1] (1.88ns)   --->   "%icmp_ln63_40 = icmp_ne  i11 %tmp_221, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3561 'icmp' 'icmp_ln63_40' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3562 [1/1] (2.89ns)   --->   "%icmp_ln63_41 = icmp_eq  i52 %trunc_ln63_20, i52 0" [CCode/viterbi.c:63]   --->   Operation 3562 'icmp' 'icmp_ln63_41' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3563 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_21)   --->   "%or_ln63_51 = or i1 %icmp_ln63_41, i1 %icmp_ln63_40" [CCode/viterbi.c:63]   --->   Operation 3563 'or' 'or_ln63_51' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3564 [1/1] (1.88ns)   --->   "%icmp_ln63_42 = icmp_ne  i11 %tmp_222, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3564 'icmp' 'icmp_ln63_42' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3565 [1/1] (2.89ns)   --->   "%icmp_ln63_43 = icmp_eq  i52 %trunc_ln63_21, i52 0" [CCode/viterbi.c:63]   --->   Operation 3565 'icmp' 'icmp_ln63_43' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3566 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_21)   --->   "%or_ln63_52 = or i1 %icmp_ln63_43, i1 %icmp_ln63_42" [CCode/viterbi.c:63]   --->   Operation 3566 'or' 'or_ln63_52' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3567 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_21)   --->   "%and_ln63_20 = and i1 %or_ln63_51, i1 %or_ln63_52" [CCode/viterbi.c:63]   --->   Operation 3567 'and' 'and_ln63_20' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3568 [1/2] (5.46ns)   --->   "%tmp_223 = fcmp_olt  i64 %p_3_s, i64 %select_ln63_17" [CCode/viterbi.c:63]   --->   Operation 3568 'dcmp' 'tmp_223' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3569 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_21 = and i1 %and_ln63_20, i1 %tmp_223" [CCode/viterbi.c:63]   --->   Operation 3569 'and' 'and_ln63_21' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3570 [1/1] (1.48ns)   --->   "%select_ln63_18 = select i1 %and_ln63_21, i64 %p_3_s, i64 %select_ln63_17" [CCode/viterbi.c:63]   --->   Operation 3570 'select' 'select_ln63_18' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_247 : Operation 3571 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_20)   --->   "%select_ln63_19 = select i1 %and_ln63_21, i4 11, i4 10" [CCode/viterbi.c:63]   --->   Operation 3571 'select' 'select_ln63_19' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_247 : Operation 3572 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_20)   --->   "%or_ln63_4 = or i1 %and_ln63_21, i1 %and_ln63_19" [CCode/viterbi.c:63]   --->   Operation 3572 'or' 'or_ln63_4' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3573 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln63_20 = select i1 %or_ln63_4, i4 %select_ln63_19, i4 %select_ln63_16" [CCode/viterbi.c:63]   --->   Operation 3573 'select' 'select_ln63_20' <Predicate = (!tmp_381)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_247 : Operation 3574 [1/5] (8.23ns)   --->   "%p_3_21 = dadd i64 %llike_load_89, i64 %bitcast_ln62_22" [CCode/viterbi.c:62]   --->   Operation 3574 'dadd' 'p_3_21' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3575 [2/5] (8.23ns)   --->   "%p_3_22 = dadd i64 %llike_load_90, i64 %bitcast_ln62_23" [CCode/viterbi.c:62]   --->   Operation 3575 'dadd' 'p_3_22' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3576 [3/5] (8.23ns)   --->   "%p_3_23 = dadd i64 %llike_load_91, i64 %bitcast_ln62_24" [CCode/viterbi.c:62]   --->   Operation 3576 'dadd' 'p_3_23' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3577 [4/5] (8.23ns)   --->   "%p_3_24 = dadd i64 %llike_load_92, i64 %bitcast_ln62_25" [CCode/viterbi.c:62]   --->   Operation 3577 'dadd' 'p_3_24' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3578 [1/1] (0.00ns)   --->   "%bitcast_ln62_26 = bitcast i64 %transition_load_91" [CCode/viterbi.c:62]   --->   Operation 3578 'bitcast' 'bitcast_ln62_26' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_247 : Operation 3579 [5/5] (8.23ns)   --->   "%p_3_25 = dadd i64 %llike_load_93, i64 %bitcast_ln62_26" [CCode/viterbi.c:62]   --->   Operation 3579 'dadd' 'p_3_25' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3580 [1/2] (3.25ns)   --->   "%llike_load_94 = load i14 %llike_addr_96" [CCode/viterbi.c:62]   --->   Operation 3580 'load' 'llike_load_94' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_247 : Operation 3581 [1/2] (3.25ns)   --->   "%transition_load_92 = load i12 %transition_addr_92" [CCode/viterbi.c:62]   --->   Operation 3581 'load' 'transition_load_92' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_247 : Operation 3582 [2/2] (3.25ns)   --->   "%llike_load_95 = load i14 %llike_addr_97" [CCode/viterbi.c:62]   --->   Operation 3582 'load' 'llike_load_95' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_247 : Operation 3583 [1/1] (1.54ns)   --->   "%add_ln62_18 = add i12 %zext_ln60, i12 1856" [CCode/viterbi.c:62]   --->   Operation 3583 'add' 'add_ln62_18' <Predicate = (!tmp_381)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3584 [1/1] (0.00ns)   --->   "%zext_ln62_28 = zext i12 %add_ln62_18" [CCode/viterbi.c:62]   --->   Operation 3584 'zext' 'zext_ln62_28' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_247 : Operation 3585 [1/1] (0.00ns)   --->   "%transition_addr_93 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_28" [CCode/viterbi.c:62]   --->   Operation 3585 'getelementptr' 'transition_addr_93' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_247 : Operation 3586 [2/2] (3.25ns)   --->   "%transition_load_93 = load i12 %transition_addr_93" [CCode/viterbi.c:62]   --->   Operation 3586 'load' 'transition_load_93' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 248 <SV = 40> <Delay = 8.23>
ST_248 : Operation 3587 [1/1] (0.00ns)   --->   "%or_ln62_35 = or i15 %tmp_382, i15 30" [CCode/viterbi.c:62]   --->   Operation 3587 'or' 'or_ln62_35' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_248 : Operation 3588 [1/1] (0.00ns)   --->   "%tmp_413 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_35" [CCode/viterbi.c:62]   --->   Operation 3588 'bitconcatenate' 'tmp_413' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_248 : Operation 3589 [1/1] (0.00ns)   --->   "%llike_addr_98 = getelementptr i64 %llike, i64 0, i64 %tmp_413" [CCode/viterbi.c:62]   --->   Operation 3589 'getelementptr' 'llike_addr_98' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_248 : Operation 3590 [2/2] (5.46ns)   --->   "%tmp_226 = fcmp_olt  i64 %p_3_10, i64 %select_ln63_18" [CCode/viterbi.c:63]   --->   Operation 3590 'dcmp' 'tmp_226' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 3591 [1/5] (8.23ns)   --->   "%p_3_22 = dadd i64 %llike_load_90, i64 %bitcast_ln62_23" [CCode/viterbi.c:62]   --->   Operation 3591 'dadd' 'p_3_22' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 3592 [2/5] (8.23ns)   --->   "%p_3_23 = dadd i64 %llike_load_91, i64 %bitcast_ln62_24" [CCode/viterbi.c:62]   --->   Operation 3592 'dadd' 'p_3_23' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 3593 [3/5] (8.23ns)   --->   "%p_3_24 = dadd i64 %llike_load_92, i64 %bitcast_ln62_25" [CCode/viterbi.c:62]   --->   Operation 3593 'dadd' 'p_3_24' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 3594 [4/5] (8.23ns)   --->   "%p_3_25 = dadd i64 %llike_load_93, i64 %bitcast_ln62_26" [CCode/viterbi.c:62]   --->   Operation 3594 'dadd' 'p_3_25' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 3595 [1/1] (0.00ns)   --->   "%bitcast_ln62_27 = bitcast i64 %transition_load_92" [CCode/viterbi.c:62]   --->   Operation 3595 'bitcast' 'bitcast_ln62_27' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_248 : Operation 3596 [5/5] (8.23ns)   --->   "%p_3_26 = dadd i64 %llike_load_94, i64 %bitcast_ln62_27" [CCode/viterbi.c:62]   --->   Operation 3596 'dadd' 'p_3_26' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 3597 [1/2] (3.25ns)   --->   "%llike_load_95 = load i14 %llike_addr_97" [CCode/viterbi.c:62]   --->   Operation 3597 'load' 'llike_load_95' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_248 : Operation 3598 [1/2] (3.25ns)   --->   "%transition_load_93 = load i12 %transition_addr_93" [CCode/viterbi.c:62]   --->   Operation 3598 'load' 'transition_load_93' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_248 : Operation 3599 [2/2] (3.25ns)   --->   "%llike_load_96 = load i14 %llike_addr_98" [CCode/viterbi.c:62]   --->   Operation 3599 'load' 'llike_load_96' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_248 : Operation 3600 [1/1] (1.54ns)   --->   "%add_ln62_19 = add i12 %zext_ln60, i12 1920" [CCode/viterbi.c:62]   --->   Operation 3600 'add' 'add_ln62_19' <Predicate = (!tmp_381)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 3601 [1/1] (0.00ns)   --->   "%zext_ln62_29 = zext i12 %add_ln62_19" [CCode/viterbi.c:62]   --->   Operation 3601 'zext' 'zext_ln62_29' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_248 : Operation 3602 [1/1] (0.00ns)   --->   "%transition_addr_94 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_29" [CCode/viterbi.c:62]   --->   Operation 3602 'getelementptr' 'transition_addr_94' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_248 : Operation 3603 [2/2] (3.25ns)   --->   "%transition_load_94 = load i12 %transition_addr_94" [CCode/viterbi.c:62]   --->   Operation 3603 'load' 'transition_load_94' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 249 <SV = 41> <Delay = 8.23>
ST_249 : Operation 3604 [1/1] (0.00ns)   --->   "%or_ln62_36 = or i15 %tmp_382, i15 31" [CCode/viterbi.c:62]   --->   Operation 3604 'or' 'or_ln62_36' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_249 : Operation 3605 [1/1] (0.00ns)   --->   "%tmp_414 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_36" [CCode/viterbi.c:62]   --->   Operation 3605 'bitconcatenate' 'tmp_414' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_249 : Operation 3606 [1/1] (0.00ns)   --->   "%llike_addr_99 = getelementptr i64 %llike, i64 0, i64 %tmp_414" [CCode/viterbi.c:62]   --->   Operation 3606 'getelementptr' 'llike_addr_99' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_249 : Operation 3607 [1/1] (0.00ns)   --->   "%bitcast_ln63_22 = bitcast i64 %p_3_10" [CCode/viterbi.c:63]   --->   Operation 3607 'bitcast' 'bitcast_ln63_22' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_249 : Operation 3608 [1/1] (0.00ns)   --->   "%tmp_224 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_22, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3608 'partselect' 'tmp_224' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_249 : Operation 3609 [1/1] (0.00ns)   --->   "%trunc_ln63_22 = trunc i64 %bitcast_ln63_22" [CCode/viterbi.c:63]   --->   Operation 3609 'trunc' 'trunc_ln63_22' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_249 : Operation 3610 [1/1] (0.00ns)   --->   "%bitcast_ln63_23 = bitcast i64 %select_ln63_18" [CCode/viterbi.c:63]   --->   Operation 3610 'bitcast' 'bitcast_ln63_23' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_249 : Operation 3611 [1/1] (0.00ns)   --->   "%tmp_225 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_23, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3611 'partselect' 'tmp_225' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_249 : Operation 3612 [1/1] (0.00ns)   --->   "%trunc_ln63_23 = trunc i64 %bitcast_ln63_23" [CCode/viterbi.c:63]   --->   Operation 3612 'trunc' 'trunc_ln63_23' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_249 : Operation 3613 [1/1] (1.88ns)   --->   "%icmp_ln63_44 = icmp_ne  i11 %tmp_224, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3613 'icmp' 'icmp_ln63_44' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3614 [1/1] (2.89ns)   --->   "%icmp_ln63_45 = icmp_eq  i52 %trunc_ln63_22, i52 0" [CCode/viterbi.c:63]   --->   Operation 3614 'icmp' 'icmp_ln63_45' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3615 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_23)   --->   "%or_ln63_53 = or i1 %icmp_ln63_45, i1 %icmp_ln63_44" [CCode/viterbi.c:63]   --->   Operation 3615 'or' 'or_ln63_53' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3616 [1/1] (1.88ns)   --->   "%icmp_ln63_46 = icmp_ne  i11 %tmp_225, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3616 'icmp' 'icmp_ln63_46' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3617 [1/1] (2.89ns)   --->   "%icmp_ln63_47 = icmp_eq  i52 %trunc_ln63_23, i52 0" [CCode/viterbi.c:63]   --->   Operation 3617 'icmp' 'icmp_ln63_47' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3618 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_23)   --->   "%or_ln63_54 = or i1 %icmp_ln63_47, i1 %icmp_ln63_46" [CCode/viterbi.c:63]   --->   Operation 3618 'or' 'or_ln63_54' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3619 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_23)   --->   "%and_ln63_22 = and i1 %or_ln63_53, i1 %or_ln63_54" [CCode/viterbi.c:63]   --->   Operation 3619 'and' 'and_ln63_22' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3620 [1/2] (5.46ns)   --->   "%tmp_226 = fcmp_olt  i64 %p_3_10, i64 %select_ln63_18" [CCode/viterbi.c:63]   --->   Operation 3620 'dcmp' 'tmp_226' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3621 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_23 = and i1 %and_ln63_22, i1 %tmp_226" [CCode/viterbi.c:63]   --->   Operation 3621 'and' 'and_ln63_23' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3622 [1/1] (1.48ns)   --->   "%select_ln63_21 = select i1 %and_ln63_23, i64 %p_3_10, i64 %select_ln63_18" [CCode/viterbi.c:63]   --->   Operation 3622 'select' 'select_ln63_21' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_249 : Operation 3623 [1/5] (8.23ns)   --->   "%p_3_23 = dadd i64 %llike_load_91, i64 %bitcast_ln62_24" [CCode/viterbi.c:62]   --->   Operation 3623 'dadd' 'p_3_23' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3624 [2/5] (8.23ns)   --->   "%p_3_24 = dadd i64 %llike_load_92, i64 %bitcast_ln62_25" [CCode/viterbi.c:62]   --->   Operation 3624 'dadd' 'p_3_24' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3625 [3/5] (8.23ns)   --->   "%p_3_25 = dadd i64 %llike_load_93, i64 %bitcast_ln62_26" [CCode/viterbi.c:62]   --->   Operation 3625 'dadd' 'p_3_25' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3626 [4/5] (8.23ns)   --->   "%p_3_26 = dadd i64 %llike_load_94, i64 %bitcast_ln62_27" [CCode/viterbi.c:62]   --->   Operation 3626 'dadd' 'p_3_26' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3627 [1/1] (0.00ns)   --->   "%bitcast_ln62_28 = bitcast i64 %transition_load_93" [CCode/viterbi.c:62]   --->   Operation 3627 'bitcast' 'bitcast_ln62_28' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_249 : Operation 3628 [5/5] (8.23ns)   --->   "%p_3_27 = dadd i64 %llike_load_95, i64 %bitcast_ln62_28" [CCode/viterbi.c:62]   --->   Operation 3628 'dadd' 'p_3_27' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3629 [1/2] (3.25ns)   --->   "%llike_load_96 = load i14 %llike_addr_98" [CCode/viterbi.c:62]   --->   Operation 3629 'load' 'llike_load_96' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_249 : Operation 3630 [1/2] (3.25ns)   --->   "%transition_load_94 = load i12 %transition_addr_94" [CCode/viterbi.c:62]   --->   Operation 3630 'load' 'transition_load_94' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_249 : Operation 3631 [2/2] (3.25ns)   --->   "%llike_load_97 = load i14 %llike_addr_99" [CCode/viterbi.c:62]   --->   Operation 3631 'load' 'llike_load_97' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_249 : Operation 3632 [1/1] (1.54ns)   --->   "%add_ln62_20 = add i12 %zext_ln60, i12 1984" [CCode/viterbi.c:62]   --->   Operation 3632 'add' 'add_ln62_20' <Predicate = (!tmp_381)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3633 [1/1] (0.00ns)   --->   "%zext_ln62_30 = zext i12 %add_ln62_20" [CCode/viterbi.c:62]   --->   Operation 3633 'zext' 'zext_ln62_30' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_249 : Operation 3634 [1/1] (0.00ns)   --->   "%transition_addr_95 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_30" [CCode/viterbi.c:62]   --->   Operation 3634 'getelementptr' 'transition_addr_95' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_249 : Operation 3635 [2/2] (3.25ns)   --->   "%transition_load_95 = load i12 %transition_addr_95" [CCode/viterbi.c:62]   --->   Operation 3635 'load' 'transition_load_95' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 250 <SV = 42> <Delay = 8.23>
ST_250 : Operation 3636 [1/1] (0.00ns)   --->   "%or_ln62_37 = or i15 %tmp_382, i15 32" [CCode/viterbi.c:62]   --->   Operation 3636 'or' 'or_ln62_37' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_250 : Operation 3637 [1/1] (0.00ns)   --->   "%tmp_415 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_37" [CCode/viterbi.c:62]   --->   Operation 3637 'bitconcatenate' 'tmp_415' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_250 : Operation 3638 [1/1] (0.00ns)   --->   "%llike_addr_100 = getelementptr i64 %llike, i64 0, i64 %tmp_415" [CCode/viterbi.c:62]   --->   Operation 3638 'getelementptr' 'llike_addr_100' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_250 : Operation 3639 [2/2] (5.46ns)   --->   "%tmp_229 = fcmp_olt  i64 %p_3_11, i64 %select_ln63_21" [CCode/viterbi.c:63]   --->   Operation 3639 'dcmp' 'tmp_229' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 3640 [1/5] (8.23ns)   --->   "%p_3_24 = dadd i64 %llike_load_92, i64 %bitcast_ln62_25" [CCode/viterbi.c:62]   --->   Operation 3640 'dadd' 'p_3_24' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 3641 [2/5] (8.23ns)   --->   "%p_3_25 = dadd i64 %llike_load_93, i64 %bitcast_ln62_26" [CCode/viterbi.c:62]   --->   Operation 3641 'dadd' 'p_3_25' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 3642 [3/5] (8.23ns)   --->   "%p_3_26 = dadd i64 %llike_load_94, i64 %bitcast_ln62_27" [CCode/viterbi.c:62]   --->   Operation 3642 'dadd' 'p_3_26' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 3643 [4/5] (8.23ns)   --->   "%p_3_27 = dadd i64 %llike_load_95, i64 %bitcast_ln62_28" [CCode/viterbi.c:62]   --->   Operation 3643 'dadd' 'p_3_27' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 3644 [1/1] (0.00ns)   --->   "%bitcast_ln62_29 = bitcast i64 %transition_load_94" [CCode/viterbi.c:62]   --->   Operation 3644 'bitcast' 'bitcast_ln62_29' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_250 : Operation 3645 [5/5] (8.23ns)   --->   "%p_3_28 = dadd i64 %llike_load_96, i64 %bitcast_ln62_29" [CCode/viterbi.c:62]   --->   Operation 3645 'dadd' 'p_3_28' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 3646 [1/2] (3.25ns)   --->   "%llike_load_97 = load i14 %llike_addr_99" [CCode/viterbi.c:62]   --->   Operation 3646 'load' 'llike_load_97' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_250 : Operation 3647 [1/2] (3.25ns)   --->   "%transition_load_95 = load i12 %transition_addr_95" [CCode/viterbi.c:62]   --->   Operation 3647 'load' 'transition_load_95' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_250 : Operation 3648 [2/2] (3.25ns)   --->   "%llike_load_98 = load i14 %llike_addr_100" [CCode/viterbi.c:62]   --->   Operation 3648 'load' 'llike_load_98' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_250 : Operation 3649 [1/1] (0.00ns)   --->   "%or_ln62_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 8, i8 %empty_27" [CCode/viterbi.c:62]   --->   Operation 3649 'bitconcatenate' 'or_ln62_7' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_250 : Operation 3650 [1/1] (0.00ns)   --->   "%zext_ln62_31 = zext i12 %or_ln62_7" [CCode/viterbi.c:62]   --->   Operation 3650 'zext' 'zext_ln62_31' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_250 : Operation 3651 [1/1] (0.00ns)   --->   "%transition_addr_96 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_31" [CCode/viterbi.c:62]   --->   Operation 3651 'getelementptr' 'transition_addr_96' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_250 : Operation 3652 [2/2] (3.25ns)   --->   "%transition_load_96 = load i12 %transition_addr_96" [CCode/viterbi.c:62]   --->   Operation 3652 'load' 'transition_load_96' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 251 <SV = 43> <Delay = 8.23>
ST_251 : Operation 3653 [1/1] (0.00ns)   --->   "%or_ln62_38 = or i15 %tmp_382, i15 33" [CCode/viterbi.c:62]   --->   Operation 3653 'or' 'or_ln62_38' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_251 : Operation 3654 [1/1] (0.00ns)   --->   "%tmp_416 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_38" [CCode/viterbi.c:62]   --->   Operation 3654 'bitconcatenate' 'tmp_416' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_251 : Operation 3655 [1/1] (0.00ns)   --->   "%llike_addr_101 = getelementptr i64 %llike, i64 0, i64 %tmp_416" [CCode/viterbi.c:62]   --->   Operation 3655 'getelementptr' 'llike_addr_101' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_251 : Operation 3656 [1/1] (0.00ns)   --->   "%bitcast_ln63_24 = bitcast i64 %p_3_11" [CCode/viterbi.c:63]   --->   Operation 3656 'bitcast' 'bitcast_ln63_24' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_251 : Operation 3657 [1/1] (0.00ns)   --->   "%tmp_227 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_24, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3657 'partselect' 'tmp_227' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_251 : Operation 3658 [1/1] (0.00ns)   --->   "%trunc_ln63_24 = trunc i64 %bitcast_ln63_24" [CCode/viterbi.c:63]   --->   Operation 3658 'trunc' 'trunc_ln63_24' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_251 : Operation 3659 [1/1] (0.00ns)   --->   "%bitcast_ln63_25 = bitcast i64 %select_ln63_21" [CCode/viterbi.c:63]   --->   Operation 3659 'bitcast' 'bitcast_ln63_25' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_251 : Operation 3660 [1/1] (0.00ns)   --->   "%tmp_228 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_25, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3660 'partselect' 'tmp_228' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_251 : Operation 3661 [1/1] (0.00ns)   --->   "%trunc_ln63_25 = trunc i64 %bitcast_ln63_25" [CCode/viterbi.c:63]   --->   Operation 3661 'trunc' 'trunc_ln63_25' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_251 : Operation 3662 [1/1] (1.88ns)   --->   "%icmp_ln63_48 = icmp_ne  i11 %tmp_227, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3662 'icmp' 'icmp_ln63_48' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3663 [1/1] (2.89ns)   --->   "%icmp_ln63_49 = icmp_eq  i52 %trunc_ln63_24, i52 0" [CCode/viterbi.c:63]   --->   Operation 3663 'icmp' 'icmp_ln63_49' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3664 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_25)   --->   "%or_ln63_55 = or i1 %icmp_ln63_49, i1 %icmp_ln63_48" [CCode/viterbi.c:63]   --->   Operation 3664 'or' 'or_ln63_55' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3665 [1/1] (1.88ns)   --->   "%icmp_ln63_50 = icmp_ne  i11 %tmp_228, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3665 'icmp' 'icmp_ln63_50' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3666 [1/1] (2.89ns)   --->   "%icmp_ln63_51 = icmp_eq  i52 %trunc_ln63_25, i52 0" [CCode/viterbi.c:63]   --->   Operation 3666 'icmp' 'icmp_ln63_51' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3667 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_25)   --->   "%or_ln63_56 = or i1 %icmp_ln63_51, i1 %icmp_ln63_50" [CCode/viterbi.c:63]   --->   Operation 3667 'or' 'or_ln63_56' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3668 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_25)   --->   "%and_ln63_24 = and i1 %or_ln63_55, i1 %or_ln63_56" [CCode/viterbi.c:63]   --->   Operation 3668 'and' 'and_ln63_24' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3669 [1/2] (5.46ns)   --->   "%tmp_229 = fcmp_olt  i64 %p_3_11, i64 %select_ln63_21" [CCode/viterbi.c:63]   --->   Operation 3669 'dcmp' 'tmp_229' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3670 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_25 = and i1 %and_ln63_24, i1 %tmp_229" [CCode/viterbi.c:63]   --->   Operation 3670 'and' 'and_ln63_25' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3671 [1/1] (1.48ns)   --->   "%select_ln63_22 = select i1 %and_ln63_25, i64 %p_3_11, i64 %select_ln63_21" [CCode/viterbi.c:63]   --->   Operation 3671 'select' 'select_ln63_22' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_251 : Operation 3672 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_24)   --->   "%select_ln63_23 = select i1 %and_ln63_25, i4 13, i4 12" [CCode/viterbi.c:63]   --->   Operation 3672 'select' 'select_ln63_23' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_251 : Operation 3673 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_24)   --->   "%or_ln63_5 = or i1 %and_ln63_25, i1 %and_ln63_23" [CCode/viterbi.c:63]   --->   Operation 3673 'or' 'or_ln63_5' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3674 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln63_24 = select i1 %or_ln63_5, i4 %select_ln63_23, i4 %select_ln63_20" [CCode/viterbi.c:63]   --->   Operation 3674 'select' 'select_ln63_24' <Predicate = (!tmp_381)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_251 : Operation 3675 [1/5] (8.23ns)   --->   "%p_3_25 = dadd i64 %llike_load_93, i64 %bitcast_ln62_26" [CCode/viterbi.c:62]   --->   Operation 3675 'dadd' 'p_3_25' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3676 [2/5] (8.23ns)   --->   "%p_3_26 = dadd i64 %llike_load_94, i64 %bitcast_ln62_27" [CCode/viterbi.c:62]   --->   Operation 3676 'dadd' 'p_3_26' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3677 [3/5] (8.23ns)   --->   "%p_3_27 = dadd i64 %llike_load_95, i64 %bitcast_ln62_28" [CCode/viterbi.c:62]   --->   Operation 3677 'dadd' 'p_3_27' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3678 [4/5] (8.23ns)   --->   "%p_3_28 = dadd i64 %llike_load_96, i64 %bitcast_ln62_29" [CCode/viterbi.c:62]   --->   Operation 3678 'dadd' 'p_3_28' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3679 [1/1] (0.00ns)   --->   "%bitcast_ln62_30 = bitcast i64 %transition_load_95" [CCode/viterbi.c:62]   --->   Operation 3679 'bitcast' 'bitcast_ln62_30' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_251 : Operation 3680 [5/5] (8.23ns)   --->   "%p_3_29 = dadd i64 %llike_load_97, i64 %bitcast_ln62_30" [CCode/viterbi.c:62]   --->   Operation 3680 'dadd' 'p_3_29' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3681 [1/2] (3.25ns)   --->   "%llike_load_98 = load i14 %llike_addr_100" [CCode/viterbi.c:62]   --->   Operation 3681 'load' 'llike_load_98' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_251 : Operation 3682 [1/2] (3.25ns)   --->   "%transition_load_96 = load i12 %transition_addr_96" [CCode/viterbi.c:62]   --->   Operation 3682 'load' 'transition_load_96' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_251 : Operation 3683 [2/2] (3.25ns)   --->   "%llike_load_99 = load i14 %llike_addr_101" [CCode/viterbi.c:62]   --->   Operation 3683 'load' 'llike_load_99' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_251 : Operation 3684 [1/1] (1.54ns)   --->   "%add_ln62_21 = add i12 %zext_ln60, i12 2112" [CCode/viterbi.c:62]   --->   Operation 3684 'add' 'add_ln62_21' <Predicate = (!tmp_381)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3685 [1/1] (0.00ns)   --->   "%zext_ln62_32 = zext i12 %add_ln62_21" [CCode/viterbi.c:62]   --->   Operation 3685 'zext' 'zext_ln62_32' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_251 : Operation 3686 [1/1] (0.00ns)   --->   "%transition_addr_97 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_32" [CCode/viterbi.c:62]   --->   Operation 3686 'getelementptr' 'transition_addr_97' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_251 : Operation 3687 [2/2] (3.25ns)   --->   "%transition_load_97 = load i12 %transition_addr_97" [CCode/viterbi.c:62]   --->   Operation 3687 'load' 'transition_load_97' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 252 <SV = 44> <Delay = 8.23>
ST_252 : Operation 3688 [1/1] (0.00ns)   --->   "%or_ln62_39 = or i15 %tmp_382, i15 34" [CCode/viterbi.c:62]   --->   Operation 3688 'or' 'or_ln62_39' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_252 : Operation 3689 [1/1] (0.00ns)   --->   "%tmp_417 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_39" [CCode/viterbi.c:62]   --->   Operation 3689 'bitconcatenate' 'tmp_417' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_252 : Operation 3690 [1/1] (0.00ns)   --->   "%llike_addr_102 = getelementptr i64 %llike, i64 0, i64 %tmp_417" [CCode/viterbi.c:62]   --->   Operation 3690 'getelementptr' 'llike_addr_102' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_252 : Operation 3691 [2/2] (5.46ns)   --->   "%tmp_232 = fcmp_olt  i64 %p_3_12, i64 %select_ln63_22" [CCode/viterbi.c:63]   --->   Operation 3691 'dcmp' 'tmp_232' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 3692 [1/5] (8.23ns)   --->   "%p_3_26 = dadd i64 %llike_load_94, i64 %bitcast_ln62_27" [CCode/viterbi.c:62]   --->   Operation 3692 'dadd' 'p_3_26' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 3693 [2/5] (8.23ns)   --->   "%p_3_27 = dadd i64 %llike_load_95, i64 %bitcast_ln62_28" [CCode/viterbi.c:62]   --->   Operation 3693 'dadd' 'p_3_27' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 3694 [3/5] (8.23ns)   --->   "%p_3_28 = dadd i64 %llike_load_96, i64 %bitcast_ln62_29" [CCode/viterbi.c:62]   --->   Operation 3694 'dadd' 'p_3_28' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 3695 [4/5] (8.23ns)   --->   "%p_3_29 = dadd i64 %llike_load_97, i64 %bitcast_ln62_30" [CCode/viterbi.c:62]   --->   Operation 3695 'dadd' 'p_3_29' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 3696 [1/1] (0.00ns)   --->   "%bitcast_ln62_31 = bitcast i64 %transition_load_96" [CCode/viterbi.c:62]   --->   Operation 3696 'bitcast' 'bitcast_ln62_31' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_252 : Operation 3697 [5/5] (8.23ns)   --->   "%p_3_30 = dadd i64 %llike_load_98, i64 %bitcast_ln62_31" [CCode/viterbi.c:62]   --->   Operation 3697 'dadd' 'p_3_30' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 3698 [1/2] (3.25ns)   --->   "%llike_load_99 = load i14 %llike_addr_101" [CCode/viterbi.c:62]   --->   Operation 3698 'load' 'llike_load_99' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_252 : Operation 3699 [1/2] (3.25ns)   --->   "%transition_load_97 = load i12 %transition_addr_97" [CCode/viterbi.c:62]   --->   Operation 3699 'load' 'transition_load_97' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_252 : Operation 3700 [2/2] (3.25ns)   --->   "%llike_load_100 = load i14 %llike_addr_102" [CCode/viterbi.c:62]   --->   Operation 3700 'load' 'llike_load_100' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_252 : Operation 3701 [1/1] (1.54ns)   --->   "%add_ln62_22 = add i12 %zext_ln60, i12 2176" [CCode/viterbi.c:62]   --->   Operation 3701 'add' 'add_ln62_22' <Predicate = (!tmp_381)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 3702 [1/1] (0.00ns)   --->   "%zext_ln62_33 = zext i12 %add_ln62_22" [CCode/viterbi.c:62]   --->   Operation 3702 'zext' 'zext_ln62_33' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_252 : Operation 3703 [1/1] (0.00ns)   --->   "%transition_addr_98 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_33" [CCode/viterbi.c:62]   --->   Operation 3703 'getelementptr' 'transition_addr_98' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_252 : Operation 3704 [2/2] (3.25ns)   --->   "%transition_load_98 = load i12 %transition_addr_98" [CCode/viterbi.c:62]   --->   Operation 3704 'load' 'transition_load_98' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 253 <SV = 45> <Delay = 8.23>
ST_253 : Operation 3705 [1/1] (0.00ns)   --->   "%or_ln62_40 = or i15 %tmp_382, i15 35" [CCode/viterbi.c:62]   --->   Operation 3705 'or' 'or_ln62_40' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_253 : Operation 3706 [1/1] (0.00ns)   --->   "%tmp_418 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_40" [CCode/viterbi.c:62]   --->   Operation 3706 'bitconcatenate' 'tmp_418' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_253 : Operation 3707 [1/1] (0.00ns)   --->   "%llike_addr_103 = getelementptr i64 %llike, i64 0, i64 %tmp_418" [CCode/viterbi.c:62]   --->   Operation 3707 'getelementptr' 'llike_addr_103' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_253 : Operation 3708 [1/1] (0.00ns)   --->   "%bitcast_ln63_26 = bitcast i64 %p_3_12" [CCode/viterbi.c:63]   --->   Operation 3708 'bitcast' 'bitcast_ln63_26' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_253 : Operation 3709 [1/1] (0.00ns)   --->   "%tmp_230 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_26, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3709 'partselect' 'tmp_230' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_253 : Operation 3710 [1/1] (0.00ns)   --->   "%trunc_ln63_26 = trunc i64 %bitcast_ln63_26" [CCode/viterbi.c:63]   --->   Operation 3710 'trunc' 'trunc_ln63_26' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_253 : Operation 3711 [1/1] (0.00ns)   --->   "%bitcast_ln63_27 = bitcast i64 %select_ln63_22" [CCode/viterbi.c:63]   --->   Operation 3711 'bitcast' 'bitcast_ln63_27' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_253 : Operation 3712 [1/1] (0.00ns)   --->   "%tmp_231 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_27, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3712 'partselect' 'tmp_231' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_253 : Operation 3713 [1/1] (0.00ns)   --->   "%trunc_ln63_27 = trunc i64 %bitcast_ln63_27" [CCode/viterbi.c:63]   --->   Operation 3713 'trunc' 'trunc_ln63_27' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_253 : Operation 3714 [1/1] (1.88ns)   --->   "%icmp_ln63_52 = icmp_ne  i11 %tmp_230, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3714 'icmp' 'icmp_ln63_52' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3715 [1/1] (2.89ns)   --->   "%icmp_ln63_53 = icmp_eq  i52 %trunc_ln63_26, i52 0" [CCode/viterbi.c:63]   --->   Operation 3715 'icmp' 'icmp_ln63_53' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3716 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_27)   --->   "%or_ln63_57 = or i1 %icmp_ln63_53, i1 %icmp_ln63_52" [CCode/viterbi.c:63]   --->   Operation 3716 'or' 'or_ln63_57' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3717 [1/1] (1.88ns)   --->   "%icmp_ln63_54 = icmp_ne  i11 %tmp_231, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3717 'icmp' 'icmp_ln63_54' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3718 [1/1] (2.89ns)   --->   "%icmp_ln63_55 = icmp_eq  i52 %trunc_ln63_27, i52 0" [CCode/viterbi.c:63]   --->   Operation 3718 'icmp' 'icmp_ln63_55' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3719 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_27)   --->   "%or_ln63_58 = or i1 %icmp_ln63_55, i1 %icmp_ln63_54" [CCode/viterbi.c:63]   --->   Operation 3719 'or' 'or_ln63_58' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3720 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_27)   --->   "%and_ln63_26 = and i1 %or_ln63_57, i1 %or_ln63_58" [CCode/viterbi.c:63]   --->   Operation 3720 'and' 'and_ln63_26' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3721 [1/2] (5.46ns)   --->   "%tmp_232 = fcmp_olt  i64 %p_3_12, i64 %select_ln63_22" [CCode/viterbi.c:63]   --->   Operation 3721 'dcmp' 'tmp_232' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3722 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_27 = and i1 %and_ln63_26, i1 %tmp_232" [CCode/viterbi.c:63]   --->   Operation 3722 'and' 'and_ln63_27' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3723 [1/1] (1.48ns)   --->   "%select_ln63_25 = select i1 %and_ln63_27, i64 %p_3_12, i64 %select_ln63_22" [CCode/viterbi.c:63]   --->   Operation 3723 'select' 'select_ln63_25' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_253 : Operation 3724 [1/5] (8.23ns)   --->   "%p_3_27 = dadd i64 %llike_load_95, i64 %bitcast_ln62_28" [CCode/viterbi.c:62]   --->   Operation 3724 'dadd' 'p_3_27' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3725 [2/5] (8.23ns)   --->   "%p_3_28 = dadd i64 %llike_load_96, i64 %bitcast_ln62_29" [CCode/viterbi.c:62]   --->   Operation 3725 'dadd' 'p_3_28' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3726 [3/5] (8.23ns)   --->   "%p_3_29 = dadd i64 %llike_load_97, i64 %bitcast_ln62_30" [CCode/viterbi.c:62]   --->   Operation 3726 'dadd' 'p_3_29' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3727 [4/5] (8.23ns)   --->   "%p_3_30 = dadd i64 %llike_load_98, i64 %bitcast_ln62_31" [CCode/viterbi.c:62]   --->   Operation 3727 'dadd' 'p_3_30' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3728 [1/1] (0.00ns)   --->   "%bitcast_ln62_32 = bitcast i64 %transition_load_97" [CCode/viterbi.c:62]   --->   Operation 3728 'bitcast' 'bitcast_ln62_32' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_253 : Operation 3729 [5/5] (8.23ns)   --->   "%p_3_31 = dadd i64 %llike_load_99, i64 %bitcast_ln62_32" [CCode/viterbi.c:62]   --->   Operation 3729 'dadd' 'p_3_31' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3730 [1/2] (3.25ns)   --->   "%llike_load_100 = load i14 %llike_addr_102" [CCode/viterbi.c:62]   --->   Operation 3730 'load' 'llike_load_100' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_253 : Operation 3731 [1/2] (3.25ns)   --->   "%transition_load_98 = load i12 %transition_addr_98" [CCode/viterbi.c:62]   --->   Operation 3731 'load' 'transition_load_98' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_253 : Operation 3732 [2/2] (3.25ns)   --->   "%llike_load_101 = load i14 %llike_addr_103" [CCode/viterbi.c:62]   --->   Operation 3732 'load' 'llike_load_101' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_253 : Operation 3733 [1/1] (1.54ns)   --->   "%add_ln62_23 = add i12 %zext_ln60, i12 2240" [CCode/viterbi.c:62]   --->   Operation 3733 'add' 'add_ln62_23' <Predicate = (!tmp_381)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3734 [1/1] (0.00ns)   --->   "%zext_ln62_34 = zext i12 %add_ln62_23" [CCode/viterbi.c:62]   --->   Operation 3734 'zext' 'zext_ln62_34' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_253 : Operation 3735 [1/1] (0.00ns)   --->   "%transition_addr_99 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_34" [CCode/viterbi.c:62]   --->   Operation 3735 'getelementptr' 'transition_addr_99' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_253 : Operation 3736 [2/2] (3.25ns)   --->   "%transition_load_99 = load i12 %transition_addr_99" [CCode/viterbi.c:62]   --->   Operation 3736 'load' 'transition_load_99' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 254 <SV = 46> <Delay = 8.23>
ST_254 : Operation 3737 [1/1] (0.00ns)   --->   "%or_ln62_41 = or i15 %tmp_382, i15 36" [CCode/viterbi.c:62]   --->   Operation 3737 'or' 'or_ln62_41' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_254 : Operation 3738 [1/1] (0.00ns)   --->   "%tmp_419 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_41" [CCode/viterbi.c:62]   --->   Operation 3738 'bitconcatenate' 'tmp_419' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_254 : Operation 3739 [1/1] (0.00ns)   --->   "%llike_addr_104 = getelementptr i64 %llike, i64 0, i64 %tmp_419" [CCode/viterbi.c:62]   --->   Operation 3739 'getelementptr' 'llike_addr_104' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_254 : Operation 3740 [2/2] (5.46ns)   --->   "%tmp_235 = fcmp_olt  i64 %p_3_13, i64 %select_ln63_25" [CCode/viterbi.c:63]   --->   Operation 3740 'dcmp' 'tmp_235' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3741 [1/5] (8.23ns)   --->   "%p_3_28 = dadd i64 %llike_load_96, i64 %bitcast_ln62_29" [CCode/viterbi.c:62]   --->   Operation 3741 'dadd' 'p_3_28' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3742 [2/5] (8.23ns)   --->   "%p_3_29 = dadd i64 %llike_load_97, i64 %bitcast_ln62_30" [CCode/viterbi.c:62]   --->   Operation 3742 'dadd' 'p_3_29' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3743 [3/5] (8.23ns)   --->   "%p_3_30 = dadd i64 %llike_load_98, i64 %bitcast_ln62_31" [CCode/viterbi.c:62]   --->   Operation 3743 'dadd' 'p_3_30' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3744 [4/5] (8.23ns)   --->   "%p_3_31 = dadd i64 %llike_load_99, i64 %bitcast_ln62_32" [CCode/viterbi.c:62]   --->   Operation 3744 'dadd' 'p_3_31' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3745 [1/1] (0.00ns)   --->   "%bitcast_ln62_33 = bitcast i64 %transition_load_98" [CCode/viterbi.c:62]   --->   Operation 3745 'bitcast' 'bitcast_ln62_33' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_254 : Operation 3746 [5/5] (8.23ns)   --->   "%p_3_32 = dadd i64 %llike_load_100, i64 %bitcast_ln62_33" [CCode/viterbi.c:62]   --->   Operation 3746 'dadd' 'p_3_32' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3747 [1/2] (3.25ns)   --->   "%llike_load_101 = load i14 %llike_addr_103" [CCode/viterbi.c:62]   --->   Operation 3747 'load' 'llike_load_101' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_254 : Operation 3748 [1/2] (3.25ns)   --->   "%transition_load_99 = load i12 %transition_addr_99" [CCode/viterbi.c:62]   --->   Operation 3748 'load' 'transition_load_99' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_254 : Operation 3749 [2/2] (3.25ns)   --->   "%llike_load_102 = load i14 %llike_addr_104" [CCode/viterbi.c:62]   --->   Operation 3749 'load' 'llike_load_102' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_254 : Operation 3750 [1/1] (0.00ns)   --->   "%or_ln62_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 9, i8 %empty_27" [CCode/viterbi.c:62]   --->   Operation 3750 'bitconcatenate' 'or_ln62_8' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_254 : Operation 3751 [1/1] (0.00ns)   --->   "%zext_ln62_35 = zext i12 %or_ln62_8" [CCode/viterbi.c:62]   --->   Operation 3751 'zext' 'zext_ln62_35' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_254 : Operation 3752 [1/1] (0.00ns)   --->   "%transition_addr_100 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_35" [CCode/viterbi.c:62]   --->   Operation 3752 'getelementptr' 'transition_addr_100' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_254 : Operation 3753 [2/2] (3.25ns)   --->   "%transition_load_100 = load i12 %transition_addr_100" [CCode/viterbi.c:62]   --->   Operation 3753 'load' 'transition_load_100' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 255 <SV = 47> <Delay = 8.23>
ST_255 : Operation 3754 [1/1] (0.00ns)   --->   "%or_ln62_42 = or i15 %tmp_382, i15 37" [CCode/viterbi.c:62]   --->   Operation 3754 'or' 'or_ln62_42' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_255 : Operation 3755 [1/1] (0.00ns)   --->   "%tmp_420 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_42" [CCode/viterbi.c:62]   --->   Operation 3755 'bitconcatenate' 'tmp_420' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_255 : Operation 3756 [1/1] (0.00ns)   --->   "%llike_addr_105 = getelementptr i64 %llike, i64 0, i64 %tmp_420" [CCode/viterbi.c:62]   --->   Operation 3756 'getelementptr' 'llike_addr_105' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_255 : Operation 3757 [1/1] (0.00ns)   --->   "%bitcast_ln63_28 = bitcast i64 %p_3_13" [CCode/viterbi.c:63]   --->   Operation 3757 'bitcast' 'bitcast_ln63_28' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_255 : Operation 3758 [1/1] (0.00ns)   --->   "%tmp_233 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_28, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3758 'partselect' 'tmp_233' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_255 : Operation 3759 [1/1] (0.00ns)   --->   "%trunc_ln63_28 = trunc i64 %bitcast_ln63_28" [CCode/viterbi.c:63]   --->   Operation 3759 'trunc' 'trunc_ln63_28' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_255 : Operation 3760 [1/1] (0.00ns)   --->   "%bitcast_ln63_29 = bitcast i64 %select_ln63_25" [CCode/viterbi.c:63]   --->   Operation 3760 'bitcast' 'bitcast_ln63_29' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_255 : Operation 3761 [1/1] (0.00ns)   --->   "%tmp_234 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_29, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3761 'partselect' 'tmp_234' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_255 : Operation 3762 [1/1] (0.00ns)   --->   "%trunc_ln63_29 = trunc i64 %bitcast_ln63_29" [CCode/viterbi.c:63]   --->   Operation 3762 'trunc' 'trunc_ln63_29' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_255 : Operation 3763 [1/1] (1.88ns)   --->   "%icmp_ln63_56 = icmp_ne  i11 %tmp_233, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3763 'icmp' 'icmp_ln63_56' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3764 [1/1] (2.89ns)   --->   "%icmp_ln63_57 = icmp_eq  i52 %trunc_ln63_28, i52 0" [CCode/viterbi.c:63]   --->   Operation 3764 'icmp' 'icmp_ln63_57' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3765 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_29)   --->   "%or_ln63_59 = or i1 %icmp_ln63_57, i1 %icmp_ln63_56" [CCode/viterbi.c:63]   --->   Operation 3765 'or' 'or_ln63_59' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3766 [1/1] (1.88ns)   --->   "%icmp_ln63_58 = icmp_ne  i11 %tmp_234, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3766 'icmp' 'icmp_ln63_58' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3767 [1/1] (2.89ns)   --->   "%icmp_ln63_59 = icmp_eq  i52 %trunc_ln63_29, i52 0" [CCode/viterbi.c:63]   --->   Operation 3767 'icmp' 'icmp_ln63_59' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3768 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_29)   --->   "%or_ln63_60 = or i1 %icmp_ln63_59, i1 %icmp_ln63_58" [CCode/viterbi.c:63]   --->   Operation 3768 'or' 'or_ln63_60' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3769 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_29)   --->   "%and_ln63_28 = and i1 %or_ln63_59, i1 %or_ln63_60" [CCode/viterbi.c:63]   --->   Operation 3769 'and' 'and_ln63_28' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3770 [1/2] (5.46ns)   --->   "%tmp_235 = fcmp_olt  i64 %p_3_13, i64 %select_ln63_25" [CCode/viterbi.c:63]   --->   Operation 3770 'dcmp' 'tmp_235' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3771 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_29 = and i1 %and_ln63_28, i1 %tmp_235" [CCode/viterbi.c:63]   --->   Operation 3771 'and' 'and_ln63_29' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3772 [1/1] (1.48ns)   --->   "%select_ln63_26 = select i1 %and_ln63_29, i64 %p_3_13, i64 %select_ln63_25" [CCode/viterbi.c:63]   --->   Operation 3772 'select' 'select_ln63_26' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_255 : Operation 3773 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_28)   --->   "%select_ln63_27 = select i1 %and_ln63_29, i4 15, i4 14" [CCode/viterbi.c:63]   --->   Operation 3773 'select' 'select_ln63_27' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_255 : Operation 3774 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_28)   --->   "%or_ln63_6 = or i1 %and_ln63_29, i1 %and_ln63_27" [CCode/viterbi.c:63]   --->   Operation 3774 'or' 'or_ln63_6' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3775 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln63_28 = select i1 %or_ln63_6, i4 %select_ln63_27, i4 %select_ln63_24" [CCode/viterbi.c:63]   --->   Operation 3775 'select' 'select_ln63_28' <Predicate = (!tmp_381)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_255 : Operation 3776 [1/5] (8.23ns)   --->   "%p_3_29 = dadd i64 %llike_load_97, i64 %bitcast_ln62_30" [CCode/viterbi.c:62]   --->   Operation 3776 'dadd' 'p_3_29' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3777 [2/5] (8.23ns)   --->   "%p_3_30 = dadd i64 %llike_load_98, i64 %bitcast_ln62_31" [CCode/viterbi.c:62]   --->   Operation 3777 'dadd' 'p_3_30' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3778 [3/5] (8.23ns)   --->   "%p_3_31 = dadd i64 %llike_load_99, i64 %bitcast_ln62_32" [CCode/viterbi.c:62]   --->   Operation 3778 'dadd' 'p_3_31' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3779 [4/5] (8.23ns)   --->   "%p_3_32 = dadd i64 %llike_load_100, i64 %bitcast_ln62_33" [CCode/viterbi.c:62]   --->   Operation 3779 'dadd' 'p_3_32' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3780 [1/1] (0.00ns)   --->   "%bitcast_ln62_34 = bitcast i64 %transition_load_99" [CCode/viterbi.c:62]   --->   Operation 3780 'bitcast' 'bitcast_ln62_34' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_255 : Operation 3781 [5/5] (8.23ns)   --->   "%p_3_33 = dadd i64 %llike_load_101, i64 %bitcast_ln62_34" [CCode/viterbi.c:62]   --->   Operation 3781 'dadd' 'p_3_33' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3782 [1/2] (3.25ns)   --->   "%llike_load_102 = load i14 %llike_addr_104" [CCode/viterbi.c:62]   --->   Operation 3782 'load' 'llike_load_102' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_255 : Operation 3783 [1/2] (3.25ns)   --->   "%transition_load_100 = load i12 %transition_addr_100" [CCode/viterbi.c:62]   --->   Operation 3783 'load' 'transition_load_100' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_255 : Operation 3784 [2/2] (3.25ns)   --->   "%llike_load_103 = load i14 %llike_addr_105" [CCode/viterbi.c:62]   --->   Operation 3784 'load' 'llike_load_103' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_255 : Operation 3785 [1/1] (1.54ns)   --->   "%add_ln62_24 = add i12 %zext_ln60, i12 2368" [CCode/viterbi.c:62]   --->   Operation 3785 'add' 'add_ln62_24' <Predicate = (!tmp_381)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3786 [1/1] (0.00ns)   --->   "%zext_ln62_36 = zext i12 %add_ln62_24" [CCode/viterbi.c:62]   --->   Operation 3786 'zext' 'zext_ln62_36' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_255 : Operation 3787 [1/1] (0.00ns)   --->   "%transition_addr_101 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_36" [CCode/viterbi.c:62]   --->   Operation 3787 'getelementptr' 'transition_addr_101' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_255 : Operation 3788 [2/2] (3.25ns)   --->   "%transition_load_101 = load i12 %transition_addr_101" [CCode/viterbi.c:62]   --->   Operation 3788 'load' 'transition_load_101' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 256 <SV = 48> <Delay = 8.23>
ST_256 : Operation 3789 [1/1] (0.00ns)   --->   "%or_ln62_43 = or i15 %tmp_382, i15 38" [CCode/viterbi.c:62]   --->   Operation 3789 'or' 'or_ln62_43' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_256 : Operation 3790 [1/1] (0.00ns)   --->   "%tmp_421 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_43" [CCode/viterbi.c:62]   --->   Operation 3790 'bitconcatenate' 'tmp_421' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_256 : Operation 3791 [1/1] (0.00ns)   --->   "%llike_addr_106 = getelementptr i64 %llike, i64 0, i64 %tmp_421" [CCode/viterbi.c:62]   --->   Operation 3791 'getelementptr' 'llike_addr_106' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_256 : Operation 3792 [2/2] (5.46ns)   --->   "%tmp_238 = fcmp_olt  i64 %p_3_14, i64 %select_ln63_26" [CCode/viterbi.c:63]   --->   Operation 3792 'dcmp' 'tmp_238' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 3793 [1/5] (8.23ns)   --->   "%p_3_30 = dadd i64 %llike_load_98, i64 %bitcast_ln62_31" [CCode/viterbi.c:62]   --->   Operation 3793 'dadd' 'p_3_30' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 3794 [2/5] (8.23ns)   --->   "%p_3_31 = dadd i64 %llike_load_99, i64 %bitcast_ln62_32" [CCode/viterbi.c:62]   --->   Operation 3794 'dadd' 'p_3_31' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 3795 [3/5] (8.23ns)   --->   "%p_3_32 = dadd i64 %llike_load_100, i64 %bitcast_ln62_33" [CCode/viterbi.c:62]   --->   Operation 3795 'dadd' 'p_3_32' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 3796 [4/5] (8.23ns)   --->   "%p_3_33 = dadd i64 %llike_load_101, i64 %bitcast_ln62_34" [CCode/viterbi.c:62]   --->   Operation 3796 'dadd' 'p_3_33' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 3797 [1/1] (0.00ns)   --->   "%bitcast_ln62_35 = bitcast i64 %transition_load_100" [CCode/viterbi.c:62]   --->   Operation 3797 'bitcast' 'bitcast_ln62_35' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_256 : Operation 3798 [5/5] (8.23ns)   --->   "%p_3_34 = dadd i64 %llike_load_102, i64 %bitcast_ln62_35" [CCode/viterbi.c:62]   --->   Operation 3798 'dadd' 'p_3_34' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 3799 [1/2] (3.25ns)   --->   "%llike_load_103 = load i14 %llike_addr_105" [CCode/viterbi.c:62]   --->   Operation 3799 'load' 'llike_load_103' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_256 : Operation 3800 [1/2] (3.25ns)   --->   "%transition_load_101 = load i12 %transition_addr_101" [CCode/viterbi.c:62]   --->   Operation 3800 'load' 'transition_load_101' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_256 : Operation 3801 [2/2] (3.25ns)   --->   "%llike_load_104 = load i14 %llike_addr_106" [CCode/viterbi.c:62]   --->   Operation 3801 'load' 'llike_load_104' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_256 : Operation 3802 [1/1] (1.54ns)   --->   "%add_ln62_25 = add i12 %zext_ln60, i12 2432" [CCode/viterbi.c:62]   --->   Operation 3802 'add' 'add_ln62_25' <Predicate = (!tmp_381)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 3803 [1/1] (0.00ns)   --->   "%zext_ln62_37 = zext i12 %add_ln62_25" [CCode/viterbi.c:62]   --->   Operation 3803 'zext' 'zext_ln62_37' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_256 : Operation 3804 [1/1] (0.00ns)   --->   "%transition_addr_102 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_37" [CCode/viterbi.c:62]   --->   Operation 3804 'getelementptr' 'transition_addr_102' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_256 : Operation 3805 [2/2] (3.25ns)   --->   "%transition_load_102 = load i12 %transition_addr_102" [CCode/viterbi.c:62]   --->   Operation 3805 'load' 'transition_load_102' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 257 <SV = 49> <Delay = 8.23>
ST_257 : Operation 3806 [1/1] (0.00ns)   --->   "%or_ln62_44 = or i15 %tmp_382, i15 39" [CCode/viterbi.c:62]   --->   Operation 3806 'or' 'or_ln62_44' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_257 : Operation 3807 [1/1] (0.00ns)   --->   "%tmp_422 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_44" [CCode/viterbi.c:62]   --->   Operation 3807 'bitconcatenate' 'tmp_422' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_257 : Operation 3808 [1/1] (0.00ns)   --->   "%llike_addr_107 = getelementptr i64 %llike, i64 0, i64 %tmp_422" [CCode/viterbi.c:62]   --->   Operation 3808 'getelementptr' 'llike_addr_107' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_257 : Operation 3809 [1/1] (0.00ns)   --->   "%bitcast_ln63_30 = bitcast i64 %p_3_14" [CCode/viterbi.c:63]   --->   Operation 3809 'bitcast' 'bitcast_ln63_30' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_257 : Operation 3810 [1/1] (0.00ns)   --->   "%tmp_236 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_30, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3810 'partselect' 'tmp_236' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_257 : Operation 3811 [1/1] (0.00ns)   --->   "%trunc_ln63_30 = trunc i64 %bitcast_ln63_30" [CCode/viterbi.c:63]   --->   Operation 3811 'trunc' 'trunc_ln63_30' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_257 : Operation 3812 [1/1] (0.00ns)   --->   "%bitcast_ln63_31 = bitcast i64 %select_ln63_26" [CCode/viterbi.c:63]   --->   Operation 3812 'bitcast' 'bitcast_ln63_31' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_257 : Operation 3813 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_31, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3813 'partselect' 'tmp_237' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_257 : Operation 3814 [1/1] (0.00ns)   --->   "%trunc_ln63_31 = trunc i64 %bitcast_ln63_31" [CCode/viterbi.c:63]   --->   Operation 3814 'trunc' 'trunc_ln63_31' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_257 : Operation 3815 [1/1] (1.88ns)   --->   "%icmp_ln63_60 = icmp_ne  i11 %tmp_236, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3815 'icmp' 'icmp_ln63_60' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 3816 [1/1] (2.89ns)   --->   "%icmp_ln63_61 = icmp_eq  i52 %trunc_ln63_30, i52 0" [CCode/viterbi.c:63]   --->   Operation 3816 'icmp' 'icmp_ln63_61' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 3817 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_31)   --->   "%or_ln63_61 = or i1 %icmp_ln63_61, i1 %icmp_ln63_60" [CCode/viterbi.c:63]   --->   Operation 3817 'or' 'or_ln63_61' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 3818 [1/1] (1.88ns)   --->   "%icmp_ln63_62 = icmp_ne  i11 %tmp_237, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3818 'icmp' 'icmp_ln63_62' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 3819 [1/1] (2.89ns)   --->   "%icmp_ln63_63 = icmp_eq  i52 %trunc_ln63_31, i52 0" [CCode/viterbi.c:63]   --->   Operation 3819 'icmp' 'icmp_ln63_63' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 3820 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_31)   --->   "%or_ln63_62 = or i1 %icmp_ln63_63, i1 %icmp_ln63_62" [CCode/viterbi.c:63]   --->   Operation 3820 'or' 'or_ln63_62' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 3821 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_31)   --->   "%and_ln63_30 = and i1 %or_ln63_61, i1 %or_ln63_62" [CCode/viterbi.c:63]   --->   Operation 3821 'and' 'and_ln63_30' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 3822 [1/2] (5.46ns)   --->   "%tmp_238 = fcmp_olt  i64 %p_3_14, i64 %select_ln63_26" [CCode/viterbi.c:63]   --->   Operation 3822 'dcmp' 'tmp_238' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 3823 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_31 = and i1 %and_ln63_30, i1 %tmp_238" [CCode/viterbi.c:63]   --->   Operation 3823 'and' 'and_ln63_31' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 3824 [1/1] (1.48ns)   --->   "%select_ln63_29 = select i1 %and_ln63_31, i64 %p_3_14, i64 %select_ln63_26" [CCode/viterbi.c:63]   --->   Operation 3824 'select' 'select_ln63_29' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_257 : Operation 3825 [1/5] (8.23ns)   --->   "%p_3_31 = dadd i64 %llike_load_99, i64 %bitcast_ln62_32" [CCode/viterbi.c:62]   --->   Operation 3825 'dadd' 'p_3_31' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 3826 [2/5] (8.23ns)   --->   "%p_3_32 = dadd i64 %llike_load_100, i64 %bitcast_ln62_33" [CCode/viterbi.c:62]   --->   Operation 3826 'dadd' 'p_3_32' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 3827 [3/5] (8.23ns)   --->   "%p_3_33 = dadd i64 %llike_load_101, i64 %bitcast_ln62_34" [CCode/viterbi.c:62]   --->   Operation 3827 'dadd' 'p_3_33' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 3828 [4/5] (8.23ns)   --->   "%p_3_34 = dadd i64 %llike_load_102, i64 %bitcast_ln62_35" [CCode/viterbi.c:62]   --->   Operation 3828 'dadd' 'p_3_34' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 3829 [1/1] (0.00ns)   --->   "%bitcast_ln62_36 = bitcast i64 %transition_load_101" [CCode/viterbi.c:62]   --->   Operation 3829 'bitcast' 'bitcast_ln62_36' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_257 : Operation 3830 [5/5] (8.23ns)   --->   "%p_3_35 = dadd i64 %llike_load_103, i64 %bitcast_ln62_36" [CCode/viterbi.c:62]   --->   Operation 3830 'dadd' 'p_3_35' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 3831 [1/2] (3.25ns)   --->   "%llike_load_104 = load i14 %llike_addr_106" [CCode/viterbi.c:62]   --->   Operation 3831 'load' 'llike_load_104' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_257 : Operation 3832 [1/2] (3.25ns)   --->   "%transition_load_102 = load i12 %transition_addr_102" [CCode/viterbi.c:62]   --->   Operation 3832 'load' 'transition_load_102' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_257 : Operation 3833 [2/2] (3.25ns)   --->   "%llike_load_105 = load i14 %llike_addr_107" [CCode/viterbi.c:62]   --->   Operation 3833 'load' 'llike_load_105' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_257 : Operation 3834 [1/1] (1.54ns)   --->   "%add_ln62_26 = add i12 %zext_ln60, i12 2496" [CCode/viterbi.c:62]   --->   Operation 3834 'add' 'add_ln62_26' <Predicate = (!tmp_381)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 3835 [1/1] (0.00ns)   --->   "%zext_ln62_38 = zext i12 %add_ln62_26" [CCode/viterbi.c:62]   --->   Operation 3835 'zext' 'zext_ln62_38' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_257 : Operation 3836 [1/1] (0.00ns)   --->   "%transition_addr_103 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_38" [CCode/viterbi.c:62]   --->   Operation 3836 'getelementptr' 'transition_addr_103' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_257 : Operation 3837 [2/2] (3.25ns)   --->   "%transition_load_103 = load i12 %transition_addr_103" [CCode/viterbi.c:62]   --->   Operation 3837 'load' 'transition_load_103' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 258 <SV = 50> <Delay = 8.23>
ST_258 : Operation 3838 [1/1] (0.00ns)   --->   "%or_ln62_45 = or i15 %tmp_382, i15 40" [CCode/viterbi.c:62]   --->   Operation 3838 'or' 'or_ln62_45' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_258 : Operation 3839 [1/1] (0.00ns)   --->   "%tmp_423 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_45" [CCode/viterbi.c:62]   --->   Operation 3839 'bitconcatenate' 'tmp_423' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_258 : Operation 3840 [1/1] (0.00ns)   --->   "%llike_addr_108 = getelementptr i64 %llike, i64 0, i64 %tmp_423" [CCode/viterbi.c:62]   --->   Operation 3840 'getelementptr' 'llike_addr_108' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_258 : Operation 3841 [2/2] (5.46ns)   --->   "%tmp_241 = fcmp_olt  i64 %p_3_15, i64 %select_ln63_29" [CCode/viterbi.c:63]   --->   Operation 3841 'dcmp' 'tmp_241' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 3842 [1/5] (8.23ns)   --->   "%p_3_32 = dadd i64 %llike_load_100, i64 %bitcast_ln62_33" [CCode/viterbi.c:62]   --->   Operation 3842 'dadd' 'p_3_32' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 3843 [2/5] (8.23ns)   --->   "%p_3_33 = dadd i64 %llike_load_101, i64 %bitcast_ln62_34" [CCode/viterbi.c:62]   --->   Operation 3843 'dadd' 'p_3_33' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 3844 [3/5] (8.23ns)   --->   "%p_3_34 = dadd i64 %llike_load_102, i64 %bitcast_ln62_35" [CCode/viterbi.c:62]   --->   Operation 3844 'dadd' 'p_3_34' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 3845 [4/5] (8.23ns)   --->   "%p_3_35 = dadd i64 %llike_load_103, i64 %bitcast_ln62_36" [CCode/viterbi.c:62]   --->   Operation 3845 'dadd' 'p_3_35' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 3846 [1/1] (0.00ns)   --->   "%bitcast_ln62_37 = bitcast i64 %transition_load_102" [CCode/viterbi.c:62]   --->   Operation 3846 'bitcast' 'bitcast_ln62_37' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_258 : Operation 3847 [5/5] (8.23ns)   --->   "%p_3_36 = dadd i64 %llike_load_104, i64 %bitcast_ln62_37" [CCode/viterbi.c:62]   --->   Operation 3847 'dadd' 'p_3_36' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 3848 [1/2] (3.25ns)   --->   "%llike_load_105 = load i14 %llike_addr_107" [CCode/viterbi.c:62]   --->   Operation 3848 'load' 'llike_load_105' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_258 : Operation 3849 [1/2] (3.25ns)   --->   "%transition_load_103 = load i12 %transition_addr_103" [CCode/viterbi.c:62]   --->   Operation 3849 'load' 'transition_load_103' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_258 : Operation 3850 [2/2] (3.25ns)   --->   "%llike_load_106 = load i14 %llike_addr_108" [CCode/viterbi.c:62]   --->   Operation 3850 'load' 'llike_load_106' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_258 : Operation 3851 [1/1] (0.00ns)   --->   "%or_ln62_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 10, i8 %empty_27" [CCode/viterbi.c:62]   --->   Operation 3851 'bitconcatenate' 'or_ln62_9' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_258 : Operation 3852 [1/1] (0.00ns)   --->   "%zext_ln62_39 = zext i12 %or_ln62_9" [CCode/viterbi.c:62]   --->   Operation 3852 'zext' 'zext_ln62_39' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_258 : Operation 3853 [1/1] (0.00ns)   --->   "%transition_addr_104 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_39" [CCode/viterbi.c:62]   --->   Operation 3853 'getelementptr' 'transition_addr_104' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_258 : Operation 3854 [2/2] (3.25ns)   --->   "%transition_load_104 = load i12 %transition_addr_104" [CCode/viterbi.c:62]   --->   Operation 3854 'load' 'transition_load_104' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 259 <SV = 51> <Delay = 8.23>
ST_259 : Operation 3855 [1/1] (0.00ns)   --->   "%or_ln62_46 = or i15 %tmp_382, i15 41" [CCode/viterbi.c:62]   --->   Operation 3855 'or' 'or_ln62_46' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_259 : Operation 3856 [1/1] (0.00ns)   --->   "%tmp_424 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_46" [CCode/viterbi.c:62]   --->   Operation 3856 'bitconcatenate' 'tmp_424' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_259 : Operation 3857 [1/1] (0.00ns)   --->   "%llike_addr_109 = getelementptr i64 %llike, i64 0, i64 %tmp_424" [CCode/viterbi.c:62]   --->   Operation 3857 'getelementptr' 'llike_addr_109' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_259 : Operation 3858 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_32)   --->   "%zext_ln62_26 = zext i4 %select_ln63_28" [CCode/viterbi.c:62]   --->   Operation 3858 'zext' 'zext_ln62_26' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_259 : Operation 3859 [1/1] (0.00ns)   --->   "%bitcast_ln63_32 = bitcast i64 %p_3_15" [CCode/viterbi.c:63]   --->   Operation 3859 'bitcast' 'bitcast_ln63_32' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_259 : Operation 3860 [1/1] (0.00ns)   --->   "%tmp_239 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_32, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3860 'partselect' 'tmp_239' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_259 : Operation 3861 [1/1] (0.00ns)   --->   "%trunc_ln63_32 = trunc i64 %bitcast_ln63_32" [CCode/viterbi.c:63]   --->   Operation 3861 'trunc' 'trunc_ln63_32' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_259 : Operation 3862 [1/1] (0.00ns)   --->   "%bitcast_ln63_33 = bitcast i64 %select_ln63_29" [CCode/viterbi.c:63]   --->   Operation 3862 'bitcast' 'bitcast_ln63_33' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_259 : Operation 3863 [1/1] (0.00ns)   --->   "%tmp_240 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_33, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3863 'partselect' 'tmp_240' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_259 : Operation 3864 [1/1] (0.00ns)   --->   "%trunc_ln63_33 = trunc i64 %bitcast_ln63_33" [CCode/viterbi.c:63]   --->   Operation 3864 'trunc' 'trunc_ln63_33' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_259 : Operation 3865 [1/1] (1.88ns)   --->   "%icmp_ln63_64 = icmp_ne  i11 %tmp_239, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3865 'icmp' 'icmp_ln63_64' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3866 [1/1] (2.89ns)   --->   "%icmp_ln63_65 = icmp_eq  i52 %trunc_ln63_32, i52 0" [CCode/viterbi.c:63]   --->   Operation 3866 'icmp' 'icmp_ln63_65' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3867 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_33)   --->   "%or_ln63_63 = or i1 %icmp_ln63_65, i1 %icmp_ln63_64" [CCode/viterbi.c:63]   --->   Operation 3867 'or' 'or_ln63_63' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3868 [1/1] (1.88ns)   --->   "%icmp_ln63_66 = icmp_ne  i11 %tmp_240, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3868 'icmp' 'icmp_ln63_66' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3869 [1/1] (2.89ns)   --->   "%icmp_ln63_67 = icmp_eq  i52 %trunc_ln63_33, i52 0" [CCode/viterbi.c:63]   --->   Operation 3869 'icmp' 'icmp_ln63_67' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3870 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_33)   --->   "%or_ln63_64 = or i1 %icmp_ln63_67, i1 %icmp_ln63_66" [CCode/viterbi.c:63]   --->   Operation 3870 'or' 'or_ln63_64' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3871 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_33)   --->   "%and_ln63_32 = and i1 %or_ln63_63, i1 %or_ln63_64" [CCode/viterbi.c:63]   --->   Operation 3871 'and' 'and_ln63_32' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3872 [1/2] (5.46ns)   --->   "%tmp_241 = fcmp_olt  i64 %p_3_15, i64 %select_ln63_29" [CCode/viterbi.c:63]   --->   Operation 3872 'dcmp' 'tmp_241' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3873 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_33 = and i1 %and_ln63_32, i1 %tmp_241" [CCode/viterbi.c:63]   --->   Operation 3873 'and' 'and_ln63_33' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3874 [1/1] (1.48ns)   --->   "%select_ln63_30 = select i1 %and_ln63_33, i64 %p_3_15, i64 %select_ln63_29" [CCode/viterbi.c:63]   --->   Operation 3874 'select' 'select_ln63_30' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_259 : Operation 3875 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_32)   --->   "%select_ln63_31 = select i1 %and_ln63_33, i5 17, i5 16" [CCode/viterbi.c:63]   --->   Operation 3875 'select' 'select_ln63_31' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_259 : Operation 3876 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_32)   --->   "%or_ln63_7 = or i1 %and_ln63_33, i1 %and_ln63_31" [CCode/viterbi.c:63]   --->   Operation 3876 'or' 'or_ln63_7' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3877 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln63_32 = select i1 %or_ln63_7, i5 %select_ln63_31, i5 %zext_ln62_26" [CCode/viterbi.c:63]   --->   Operation 3877 'select' 'select_ln63_32' <Predicate = (!tmp_381)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_259 : Operation 3878 [1/5] (8.23ns)   --->   "%p_3_33 = dadd i64 %llike_load_101, i64 %bitcast_ln62_34" [CCode/viterbi.c:62]   --->   Operation 3878 'dadd' 'p_3_33' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3879 [2/5] (8.23ns)   --->   "%p_3_34 = dadd i64 %llike_load_102, i64 %bitcast_ln62_35" [CCode/viterbi.c:62]   --->   Operation 3879 'dadd' 'p_3_34' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3880 [3/5] (8.23ns)   --->   "%p_3_35 = dadd i64 %llike_load_103, i64 %bitcast_ln62_36" [CCode/viterbi.c:62]   --->   Operation 3880 'dadd' 'p_3_35' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3881 [4/5] (8.23ns)   --->   "%p_3_36 = dadd i64 %llike_load_104, i64 %bitcast_ln62_37" [CCode/viterbi.c:62]   --->   Operation 3881 'dadd' 'p_3_36' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3882 [1/1] (0.00ns)   --->   "%bitcast_ln62_38 = bitcast i64 %transition_load_103" [CCode/viterbi.c:62]   --->   Operation 3882 'bitcast' 'bitcast_ln62_38' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_259 : Operation 3883 [5/5] (8.23ns)   --->   "%p_3_37 = dadd i64 %llike_load_105, i64 %bitcast_ln62_38" [CCode/viterbi.c:62]   --->   Operation 3883 'dadd' 'p_3_37' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3884 [1/2] (3.25ns)   --->   "%llike_load_106 = load i14 %llike_addr_108" [CCode/viterbi.c:62]   --->   Operation 3884 'load' 'llike_load_106' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_259 : Operation 3885 [1/2] (3.25ns)   --->   "%transition_load_104 = load i12 %transition_addr_104" [CCode/viterbi.c:62]   --->   Operation 3885 'load' 'transition_load_104' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_259 : Operation 3886 [2/2] (3.25ns)   --->   "%llike_load_107 = load i14 %llike_addr_109" [CCode/viterbi.c:62]   --->   Operation 3886 'load' 'llike_load_107' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_259 : Operation 3887 [1/1] (1.54ns)   --->   "%add_ln62_27 = add i12 %zext_ln60, i12 2624" [CCode/viterbi.c:62]   --->   Operation 3887 'add' 'add_ln62_27' <Predicate = (!tmp_381)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3888 [1/1] (0.00ns)   --->   "%zext_ln62_40 = zext i12 %add_ln62_27" [CCode/viterbi.c:62]   --->   Operation 3888 'zext' 'zext_ln62_40' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_259 : Operation 3889 [1/1] (0.00ns)   --->   "%transition_addr_105 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_40" [CCode/viterbi.c:62]   --->   Operation 3889 'getelementptr' 'transition_addr_105' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_259 : Operation 3890 [2/2] (3.25ns)   --->   "%transition_load_105 = load i12 %transition_addr_105" [CCode/viterbi.c:62]   --->   Operation 3890 'load' 'transition_load_105' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 260 <SV = 52> <Delay = 8.23>
ST_260 : Operation 3891 [1/1] (0.00ns)   --->   "%or_ln62_47 = or i15 %tmp_382, i15 42" [CCode/viterbi.c:62]   --->   Operation 3891 'or' 'or_ln62_47' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_260 : Operation 3892 [1/1] (0.00ns)   --->   "%tmp_425 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_47" [CCode/viterbi.c:62]   --->   Operation 3892 'bitconcatenate' 'tmp_425' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_260 : Operation 3893 [1/1] (0.00ns)   --->   "%llike_addr_110 = getelementptr i64 %llike, i64 0, i64 %tmp_425" [CCode/viterbi.c:62]   --->   Operation 3893 'getelementptr' 'llike_addr_110' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_260 : Operation 3894 [2/2] (5.46ns)   --->   "%tmp_244 = fcmp_olt  i64 %p_3_16, i64 %select_ln63_30" [CCode/viterbi.c:63]   --->   Operation 3894 'dcmp' 'tmp_244' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 3895 [1/5] (8.23ns)   --->   "%p_3_34 = dadd i64 %llike_load_102, i64 %bitcast_ln62_35" [CCode/viterbi.c:62]   --->   Operation 3895 'dadd' 'p_3_34' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 3896 [2/5] (8.23ns)   --->   "%p_3_35 = dadd i64 %llike_load_103, i64 %bitcast_ln62_36" [CCode/viterbi.c:62]   --->   Operation 3896 'dadd' 'p_3_35' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 3897 [3/5] (8.23ns)   --->   "%p_3_36 = dadd i64 %llike_load_104, i64 %bitcast_ln62_37" [CCode/viterbi.c:62]   --->   Operation 3897 'dadd' 'p_3_36' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 3898 [4/5] (8.23ns)   --->   "%p_3_37 = dadd i64 %llike_load_105, i64 %bitcast_ln62_38" [CCode/viterbi.c:62]   --->   Operation 3898 'dadd' 'p_3_37' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 3899 [1/1] (0.00ns)   --->   "%bitcast_ln62_39 = bitcast i64 %transition_load_104" [CCode/viterbi.c:62]   --->   Operation 3899 'bitcast' 'bitcast_ln62_39' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_260 : Operation 3900 [5/5] (8.23ns)   --->   "%p_3_38 = dadd i64 %llike_load_106, i64 %bitcast_ln62_39" [CCode/viterbi.c:62]   --->   Operation 3900 'dadd' 'p_3_38' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 3901 [1/2] (3.25ns)   --->   "%llike_load_107 = load i14 %llike_addr_109" [CCode/viterbi.c:62]   --->   Operation 3901 'load' 'llike_load_107' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_260 : Operation 3902 [1/2] (3.25ns)   --->   "%transition_load_105 = load i12 %transition_addr_105" [CCode/viterbi.c:62]   --->   Operation 3902 'load' 'transition_load_105' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_260 : Operation 3903 [2/2] (3.25ns)   --->   "%llike_load_108 = load i14 %llike_addr_110" [CCode/viterbi.c:62]   --->   Operation 3903 'load' 'llike_load_108' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_260 : Operation 3904 [1/1] (1.54ns)   --->   "%add_ln62_28 = add i12 %zext_ln60, i12 2688" [CCode/viterbi.c:62]   --->   Operation 3904 'add' 'add_ln62_28' <Predicate = (!tmp_381)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 3905 [1/1] (0.00ns)   --->   "%zext_ln62_41 = zext i12 %add_ln62_28" [CCode/viterbi.c:62]   --->   Operation 3905 'zext' 'zext_ln62_41' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_260 : Operation 3906 [1/1] (0.00ns)   --->   "%transition_addr_106 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_41" [CCode/viterbi.c:62]   --->   Operation 3906 'getelementptr' 'transition_addr_106' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_260 : Operation 3907 [2/2] (3.25ns)   --->   "%transition_load_106 = load i12 %transition_addr_106" [CCode/viterbi.c:62]   --->   Operation 3907 'load' 'transition_load_106' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 261 <SV = 53> <Delay = 8.23>
ST_261 : Operation 3908 [1/1] (0.00ns)   --->   "%or_ln62_48 = or i15 %tmp_382, i15 43" [CCode/viterbi.c:62]   --->   Operation 3908 'or' 'or_ln62_48' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_261 : Operation 3909 [1/1] (0.00ns)   --->   "%tmp_426 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_48" [CCode/viterbi.c:62]   --->   Operation 3909 'bitconcatenate' 'tmp_426' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_261 : Operation 3910 [1/1] (0.00ns)   --->   "%llike_addr_111 = getelementptr i64 %llike, i64 0, i64 %tmp_426" [CCode/viterbi.c:62]   --->   Operation 3910 'getelementptr' 'llike_addr_111' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_261 : Operation 3911 [1/1] (0.00ns)   --->   "%bitcast_ln63_34 = bitcast i64 %p_3_16" [CCode/viterbi.c:63]   --->   Operation 3911 'bitcast' 'bitcast_ln63_34' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_261 : Operation 3912 [1/1] (0.00ns)   --->   "%tmp_242 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_34, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3912 'partselect' 'tmp_242' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_261 : Operation 3913 [1/1] (0.00ns)   --->   "%trunc_ln63_34 = trunc i64 %bitcast_ln63_34" [CCode/viterbi.c:63]   --->   Operation 3913 'trunc' 'trunc_ln63_34' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_261 : Operation 3914 [1/1] (0.00ns)   --->   "%bitcast_ln63_35 = bitcast i64 %select_ln63_30" [CCode/viterbi.c:63]   --->   Operation 3914 'bitcast' 'bitcast_ln63_35' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_261 : Operation 3915 [1/1] (0.00ns)   --->   "%tmp_243 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_35, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3915 'partselect' 'tmp_243' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_261 : Operation 3916 [1/1] (0.00ns)   --->   "%trunc_ln63_35 = trunc i64 %bitcast_ln63_35" [CCode/viterbi.c:63]   --->   Operation 3916 'trunc' 'trunc_ln63_35' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_261 : Operation 3917 [1/1] (1.88ns)   --->   "%icmp_ln63_68 = icmp_ne  i11 %tmp_242, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3917 'icmp' 'icmp_ln63_68' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 3918 [1/1] (2.89ns)   --->   "%icmp_ln63_69 = icmp_eq  i52 %trunc_ln63_34, i52 0" [CCode/viterbi.c:63]   --->   Operation 3918 'icmp' 'icmp_ln63_69' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 3919 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_35)   --->   "%or_ln63_65 = or i1 %icmp_ln63_69, i1 %icmp_ln63_68" [CCode/viterbi.c:63]   --->   Operation 3919 'or' 'or_ln63_65' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 3920 [1/1] (1.88ns)   --->   "%icmp_ln63_70 = icmp_ne  i11 %tmp_243, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3920 'icmp' 'icmp_ln63_70' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 3921 [1/1] (2.89ns)   --->   "%icmp_ln63_71 = icmp_eq  i52 %trunc_ln63_35, i52 0" [CCode/viterbi.c:63]   --->   Operation 3921 'icmp' 'icmp_ln63_71' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 3922 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_35)   --->   "%or_ln63_66 = or i1 %icmp_ln63_71, i1 %icmp_ln63_70" [CCode/viterbi.c:63]   --->   Operation 3922 'or' 'or_ln63_66' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 3923 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_35)   --->   "%and_ln63_34 = and i1 %or_ln63_65, i1 %or_ln63_66" [CCode/viterbi.c:63]   --->   Operation 3923 'and' 'and_ln63_34' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 3924 [1/2] (5.46ns)   --->   "%tmp_244 = fcmp_olt  i64 %p_3_16, i64 %select_ln63_30" [CCode/viterbi.c:63]   --->   Operation 3924 'dcmp' 'tmp_244' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 3925 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_35 = and i1 %and_ln63_34, i1 %tmp_244" [CCode/viterbi.c:63]   --->   Operation 3925 'and' 'and_ln63_35' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 3926 [1/1] (1.48ns)   --->   "%select_ln63_33 = select i1 %and_ln63_35, i64 %p_3_16, i64 %select_ln63_30" [CCode/viterbi.c:63]   --->   Operation 3926 'select' 'select_ln63_33' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_261 : Operation 3927 [1/5] (8.23ns)   --->   "%p_3_35 = dadd i64 %llike_load_103, i64 %bitcast_ln62_36" [CCode/viterbi.c:62]   --->   Operation 3927 'dadd' 'p_3_35' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 3928 [2/5] (8.23ns)   --->   "%p_3_36 = dadd i64 %llike_load_104, i64 %bitcast_ln62_37" [CCode/viterbi.c:62]   --->   Operation 3928 'dadd' 'p_3_36' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 3929 [3/5] (8.23ns)   --->   "%p_3_37 = dadd i64 %llike_load_105, i64 %bitcast_ln62_38" [CCode/viterbi.c:62]   --->   Operation 3929 'dadd' 'p_3_37' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 3930 [4/5] (8.23ns)   --->   "%p_3_38 = dadd i64 %llike_load_106, i64 %bitcast_ln62_39" [CCode/viterbi.c:62]   --->   Operation 3930 'dadd' 'p_3_38' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 3931 [1/1] (0.00ns)   --->   "%bitcast_ln62_40 = bitcast i64 %transition_load_105" [CCode/viterbi.c:62]   --->   Operation 3931 'bitcast' 'bitcast_ln62_40' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_261 : Operation 3932 [5/5] (8.23ns)   --->   "%p_3_39 = dadd i64 %llike_load_107, i64 %bitcast_ln62_40" [CCode/viterbi.c:62]   --->   Operation 3932 'dadd' 'p_3_39' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 3933 [1/2] (3.25ns)   --->   "%llike_load_108 = load i14 %llike_addr_110" [CCode/viterbi.c:62]   --->   Operation 3933 'load' 'llike_load_108' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_261 : Operation 3934 [1/2] (3.25ns)   --->   "%transition_load_106 = load i12 %transition_addr_106" [CCode/viterbi.c:62]   --->   Operation 3934 'load' 'transition_load_106' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_261 : Operation 3935 [2/2] (3.25ns)   --->   "%llike_load_109 = load i14 %llike_addr_111" [CCode/viterbi.c:62]   --->   Operation 3935 'load' 'llike_load_109' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_261 : Operation 3936 [1/1] (1.54ns)   --->   "%add_ln62_29 = add i12 %zext_ln60, i12 2752" [CCode/viterbi.c:62]   --->   Operation 3936 'add' 'add_ln62_29' <Predicate = (!tmp_381)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 3937 [1/1] (0.00ns)   --->   "%zext_ln62_42 = zext i12 %add_ln62_29" [CCode/viterbi.c:62]   --->   Operation 3937 'zext' 'zext_ln62_42' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_261 : Operation 3938 [1/1] (0.00ns)   --->   "%transition_addr_107 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_42" [CCode/viterbi.c:62]   --->   Operation 3938 'getelementptr' 'transition_addr_107' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_261 : Operation 3939 [2/2] (3.25ns)   --->   "%transition_load_107 = load i12 %transition_addr_107" [CCode/viterbi.c:62]   --->   Operation 3939 'load' 'transition_load_107' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 262 <SV = 54> <Delay = 8.23>
ST_262 : Operation 3940 [1/1] (0.00ns)   --->   "%or_ln62_49 = or i15 %tmp_382, i15 44" [CCode/viterbi.c:62]   --->   Operation 3940 'or' 'or_ln62_49' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_262 : Operation 3941 [1/1] (0.00ns)   --->   "%tmp_427 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_49" [CCode/viterbi.c:62]   --->   Operation 3941 'bitconcatenate' 'tmp_427' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_262 : Operation 3942 [1/1] (0.00ns)   --->   "%llike_addr_112 = getelementptr i64 %llike, i64 0, i64 %tmp_427" [CCode/viterbi.c:62]   --->   Operation 3942 'getelementptr' 'llike_addr_112' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_262 : Operation 3943 [2/2] (5.46ns)   --->   "%tmp_247 = fcmp_olt  i64 %p_3_17, i64 %select_ln63_33" [CCode/viterbi.c:63]   --->   Operation 3943 'dcmp' 'tmp_247' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 3944 [1/5] (8.23ns)   --->   "%p_3_36 = dadd i64 %llike_load_104, i64 %bitcast_ln62_37" [CCode/viterbi.c:62]   --->   Operation 3944 'dadd' 'p_3_36' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 3945 [2/5] (8.23ns)   --->   "%p_3_37 = dadd i64 %llike_load_105, i64 %bitcast_ln62_38" [CCode/viterbi.c:62]   --->   Operation 3945 'dadd' 'p_3_37' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 3946 [3/5] (8.23ns)   --->   "%p_3_38 = dadd i64 %llike_load_106, i64 %bitcast_ln62_39" [CCode/viterbi.c:62]   --->   Operation 3946 'dadd' 'p_3_38' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 3947 [4/5] (8.23ns)   --->   "%p_3_39 = dadd i64 %llike_load_107, i64 %bitcast_ln62_40" [CCode/viterbi.c:62]   --->   Operation 3947 'dadd' 'p_3_39' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 3948 [1/1] (0.00ns)   --->   "%bitcast_ln62_41 = bitcast i64 %transition_load_106" [CCode/viterbi.c:62]   --->   Operation 3948 'bitcast' 'bitcast_ln62_41' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_262 : Operation 3949 [5/5] (8.23ns)   --->   "%p_3_40 = dadd i64 %llike_load_108, i64 %bitcast_ln62_41" [CCode/viterbi.c:62]   --->   Operation 3949 'dadd' 'p_3_40' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 3950 [1/2] (3.25ns)   --->   "%llike_load_109 = load i14 %llike_addr_111" [CCode/viterbi.c:62]   --->   Operation 3950 'load' 'llike_load_109' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_262 : Operation 3951 [1/2] (3.25ns)   --->   "%transition_load_107 = load i12 %transition_addr_107" [CCode/viterbi.c:62]   --->   Operation 3951 'load' 'transition_load_107' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_262 : Operation 3952 [2/2] (3.25ns)   --->   "%llike_load_110 = load i14 %llike_addr_112" [CCode/viterbi.c:62]   --->   Operation 3952 'load' 'llike_load_110' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_262 : Operation 3953 [1/1] (0.00ns)   --->   "%or_ln62_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 11, i8 %empty_27" [CCode/viterbi.c:62]   --->   Operation 3953 'bitconcatenate' 'or_ln62_s' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_262 : Operation 3954 [1/1] (0.00ns)   --->   "%zext_ln62_43 = zext i12 %or_ln62_s" [CCode/viterbi.c:62]   --->   Operation 3954 'zext' 'zext_ln62_43' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_262 : Operation 3955 [1/1] (0.00ns)   --->   "%transition_addr_108 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_43" [CCode/viterbi.c:62]   --->   Operation 3955 'getelementptr' 'transition_addr_108' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_262 : Operation 3956 [2/2] (3.25ns)   --->   "%transition_load_108 = load i12 %transition_addr_108" [CCode/viterbi.c:62]   --->   Operation 3956 'load' 'transition_load_108' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_262 : Operation 3957 [1/1] (0.99ns)   --->   "%xor_ln62 = xor i8 %empty_27, i8 128" [CCode/viterbi.c:62]   --->   Operation 3957 'xor' 'xor_ln62' <Predicate = (!tmp_381)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 55> <Delay = 8.23>
ST_263 : Operation 3958 [1/1] (0.00ns)   --->   "%or_ln62_50 = or i15 %tmp_382, i15 45" [CCode/viterbi.c:62]   --->   Operation 3958 'or' 'or_ln62_50' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_263 : Operation 3959 [1/1] (0.00ns)   --->   "%tmp_428 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_50" [CCode/viterbi.c:62]   --->   Operation 3959 'bitconcatenate' 'tmp_428' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_263 : Operation 3960 [1/1] (0.00ns)   --->   "%llike_addr_113 = getelementptr i64 %llike, i64 0, i64 %tmp_428" [CCode/viterbi.c:62]   --->   Operation 3960 'getelementptr' 'llike_addr_113' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_263 : Operation 3961 [1/1] (0.00ns)   --->   "%bitcast_ln63_36 = bitcast i64 %p_3_17" [CCode/viterbi.c:63]   --->   Operation 3961 'bitcast' 'bitcast_ln63_36' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_263 : Operation 3962 [1/1] (0.00ns)   --->   "%tmp_245 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_36, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3962 'partselect' 'tmp_245' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_263 : Operation 3963 [1/1] (0.00ns)   --->   "%trunc_ln63_36 = trunc i64 %bitcast_ln63_36" [CCode/viterbi.c:63]   --->   Operation 3963 'trunc' 'trunc_ln63_36' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_263 : Operation 3964 [1/1] (0.00ns)   --->   "%bitcast_ln63_37 = bitcast i64 %select_ln63_33" [CCode/viterbi.c:63]   --->   Operation 3964 'bitcast' 'bitcast_ln63_37' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_263 : Operation 3965 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_37, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 3965 'partselect' 'tmp_246' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_263 : Operation 3966 [1/1] (0.00ns)   --->   "%trunc_ln63_37 = trunc i64 %bitcast_ln63_37" [CCode/viterbi.c:63]   --->   Operation 3966 'trunc' 'trunc_ln63_37' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_263 : Operation 3967 [1/1] (1.88ns)   --->   "%icmp_ln63_72 = icmp_ne  i11 %tmp_245, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3967 'icmp' 'icmp_ln63_72' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3968 [1/1] (2.89ns)   --->   "%icmp_ln63_73 = icmp_eq  i52 %trunc_ln63_36, i52 0" [CCode/viterbi.c:63]   --->   Operation 3968 'icmp' 'icmp_ln63_73' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3969 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_37)   --->   "%or_ln63_67 = or i1 %icmp_ln63_73, i1 %icmp_ln63_72" [CCode/viterbi.c:63]   --->   Operation 3969 'or' 'or_ln63_67' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3970 [1/1] (1.88ns)   --->   "%icmp_ln63_74 = icmp_ne  i11 %tmp_246, i11 2047" [CCode/viterbi.c:63]   --->   Operation 3970 'icmp' 'icmp_ln63_74' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3971 [1/1] (2.89ns)   --->   "%icmp_ln63_75 = icmp_eq  i52 %trunc_ln63_37, i52 0" [CCode/viterbi.c:63]   --->   Operation 3971 'icmp' 'icmp_ln63_75' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3972 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_37)   --->   "%or_ln63_68 = or i1 %icmp_ln63_75, i1 %icmp_ln63_74" [CCode/viterbi.c:63]   --->   Operation 3972 'or' 'or_ln63_68' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3973 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_37)   --->   "%and_ln63_36 = and i1 %or_ln63_67, i1 %or_ln63_68" [CCode/viterbi.c:63]   --->   Operation 3973 'and' 'and_ln63_36' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3974 [1/2] (5.46ns)   --->   "%tmp_247 = fcmp_olt  i64 %p_3_17, i64 %select_ln63_33" [CCode/viterbi.c:63]   --->   Operation 3974 'dcmp' 'tmp_247' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3975 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_37 = and i1 %and_ln63_36, i1 %tmp_247" [CCode/viterbi.c:63]   --->   Operation 3975 'and' 'and_ln63_37' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3976 [1/1] (1.48ns)   --->   "%select_ln63_34 = select i1 %and_ln63_37, i64 %p_3_17, i64 %select_ln63_33" [CCode/viterbi.c:63]   --->   Operation 3976 'select' 'select_ln63_34' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_263 : Operation 3977 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_36)   --->   "%select_ln63_35 = select i1 %and_ln63_37, i5 19, i5 18" [CCode/viterbi.c:63]   --->   Operation 3977 'select' 'select_ln63_35' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_263 : Operation 3978 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_36)   --->   "%or_ln63_8 = or i1 %and_ln63_37, i1 %and_ln63_35" [CCode/viterbi.c:63]   --->   Operation 3978 'or' 'or_ln63_8' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3979 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln63_36 = select i1 %or_ln63_8, i5 %select_ln63_35, i5 %select_ln63_32" [CCode/viterbi.c:63]   --->   Operation 3979 'select' 'select_ln63_36' <Predicate = (!tmp_381)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_263 : Operation 3980 [1/5] (8.23ns)   --->   "%p_3_37 = dadd i64 %llike_load_105, i64 %bitcast_ln62_38" [CCode/viterbi.c:62]   --->   Operation 3980 'dadd' 'p_3_37' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3981 [2/5] (8.23ns)   --->   "%p_3_38 = dadd i64 %llike_load_106, i64 %bitcast_ln62_39" [CCode/viterbi.c:62]   --->   Operation 3981 'dadd' 'p_3_38' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3982 [3/5] (8.23ns)   --->   "%p_3_39 = dadd i64 %llike_load_107, i64 %bitcast_ln62_40" [CCode/viterbi.c:62]   --->   Operation 3982 'dadd' 'p_3_39' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3983 [4/5] (8.23ns)   --->   "%p_3_40 = dadd i64 %llike_load_108, i64 %bitcast_ln62_41" [CCode/viterbi.c:62]   --->   Operation 3983 'dadd' 'p_3_40' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3984 [1/1] (0.00ns)   --->   "%bitcast_ln62_42 = bitcast i64 %transition_load_107" [CCode/viterbi.c:62]   --->   Operation 3984 'bitcast' 'bitcast_ln62_42' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_263 : Operation 3985 [5/5] (8.23ns)   --->   "%p_3_41 = dadd i64 %llike_load_109, i64 %bitcast_ln62_42" [CCode/viterbi.c:62]   --->   Operation 3985 'dadd' 'p_3_41' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3986 [1/2] (3.25ns)   --->   "%llike_load_110 = load i14 %llike_addr_112" [CCode/viterbi.c:62]   --->   Operation 3986 'load' 'llike_load_110' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_263 : Operation 3987 [1/2] (3.25ns)   --->   "%transition_load_108 = load i12 %transition_addr_108" [CCode/viterbi.c:62]   --->   Operation 3987 'load' 'transition_load_108' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_263 : Operation 3988 [2/2] (3.25ns)   --->   "%llike_load_111 = load i14 %llike_addr_113" [CCode/viterbi.c:62]   --->   Operation 3988 'load' 'llike_load_111' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_263 : Operation 3989 [1/1] (1.54ns)   --->   "%add_ln62_30 = add i12 %zext_ln60, i12 2880" [CCode/viterbi.c:62]   --->   Operation 3989 'add' 'add_ln62_30' <Predicate = (!tmp_381)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3990 [1/1] (0.00ns)   --->   "%zext_ln62_44 = zext i12 %add_ln62_30" [CCode/viterbi.c:62]   --->   Operation 3990 'zext' 'zext_ln62_44' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_263 : Operation 3991 [1/1] (0.00ns)   --->   "%transition_addr_109 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_44" [CCode/viterbi.c:62]   --->   Operation 3991 'getelementptr' 'transition_addr_109' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_263 : Operation 3992 [2/2] (3.25ns)   --->   "%transition_load_109 = load i12 %transition_addr_109" [CCode/viterbi.c:62]   --->   Operation 3992 'load' 'transition_load_109' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 264 <SV = 56> <Delay = 8.23>
ST_264 : Operation 3993 [1/1] (0.00ns)   --->   "%or_ln62_51 = or i15 %tmp_382, i15 46" [CCode/viterbi.c:62]   --->   Operation 3993 'or' 'or_ln62_51' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_264 : Operation 3994 [1/1] (0.00ns)   --->   "%tmp_429 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_51" [CCode/viterbi.c:62]   --->   Operation 3994 'bitconcatenate' 'tmp_429' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_264 : Operation 3995 [1/1] (0.00ns)   --->   "%llike_addr_114 = getelementptr i64 %llike, i64 0, i64 %tmp_429" [CCode/viterbi.c:62]   --->   Operation 3995 'getelementptr' 'llike_addr_114' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_264 : Operation 3996 [2/2] (5.46ns)   --->   "%tmp_250 = fcmp_olt  i64 %p_3_18, i64 %select_ln63_34" [CCode/viterbi.c:63]   --->   Operation 3996 'dcmp' 'tmp_250' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 3997 [1/5] (8.23ns)   --->   "%p_3_38 = dadd i64 %llike_load_106, i64 %bitcast_ln62_39" [CCode/viterbi.c:62]   --->   Operation 3997 'dadd' 'p_3_38' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 3998 [2/5] (8.23ns)   --->   "%p_3_39 = dadd i64 %llike_load_107, i64 %bitcast_ln62_40" [CCode/viterbi.c:62]   --->   Operation 3998 'dadd' 'p_3_39' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 3999 [3/5] (8.23ns)   --->   "%p_3_40 = dadd i64 %llike_load_108, i64 %bitcast_ln62_41" [CCode/viterbi.c:62]   --->   Operation 3999 'dadd' 'p_3_40' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 4000 [4/5] (8.23ns)   --->   "%p_3_41 = dadd i64 %llike_load_109, i64 %bitcast_ln62_42" [CCode/viterbi.c:62]   --->   Operation 4000 'dadd' 'p_3_41' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 4001 [1/1] (0.00ns)   --->   "%bitcast_ln62_43 = bitcast i64 %transition_load_108" [CCode/viterbi.c:62]   --->   Operation 4001 'bitcast' 'bitcast_ln62_43' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_264 : Operation 4002 [5/5] (8.23ns)   --->   "%p_3_42 = dadd i64 %llike_load_110, i64 %bitcast_ln62_43" [CCode/viterbi.c:62]   --->   Operation 4002 'dadd' 'p_3_42' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 4003 [1/2] (3.25ns)   --->   "%llike_load_111 = load i14 %llike_addr_113" [CCode/viterbi.c:62]   --->   Operation 4003 'load' 'llike_load_111' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_264 : Operation 4004 [1/2] (3.25ns)   --->   "%transition_load_109 = load i12 %transition_addr_109" [CCode/viterbi.c:62]   --->   Operation 4004 'load' 'transition_load_109' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_264 : Operation 4005 [2/2] (3.25ns)   --->   "%llike_load_112 = load i14 %llike_addr_114" [CCode/viterbi.c:62]   --->   Operation 4005 'load' 'llike_load_112' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_264 : Operation 4006 [1/1] (1.54ns)   --->   "%add_ln62_31 = add i12 %zext_ln60, i12 2944" [CCode/viterbi.c:62]   --->   Operation 4006 'add' 'add_ln62_31' <Predicate = (!tmp_381)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 4007 [1/1] (0.00ns)   --->   "%zext_ln62_45 = zext i12 %add_ln62_31" [CCode/viterbi.c:62]   --->   Operation 4007 'zext' 'zext_ln62_45' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_264 : Operation 4008 [1/1] (0.00ns)   --->   "%transition_addr_110 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_45" [CCode/viterbi.c:62]   --->   Operation 4008 'getelementptr' 'transition_addr_110' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_264 : Operation 4009 [2/2] (3.25ns)   --->   "%transition_load_110 = load i12 %transition_addr_110" [CCode/viterbi.c:62]   --->   Operation 4009 'load' 'transition_load_110' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 265 <SV = 57> <Delay = 8.23>
ST_265 : Operation 4010 [1/1] (0.00ns)   --->   "%or_ln62_52 = or i15 %tmp_382, i15 47" [CCode/viterbi.c:62]   --->   Operation 4010 'or' 'or_ln62_52' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_265 : Operation 4011 [1/1] (0.00ns)   --->   "%tmp_430 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_52" [CCode/viterbi.c:62]   --->   Operation 4011 'bitconcatenate' 'tmp_430' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_265 : Operation 4012 [1/1] (0.00ns)   --->   "%llike_addr_115 = getelementptr i64 %llike, i64 0, i64 %tmp_430" [CCode/viterbi.c:62]   --->   Operation 4012 'getelementptr' 'llike_addr_115' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_265 : Operation 4013 [1/1] (0.00ns)   --->   "%bitcast_ln63_38 = bitcast i64 %p_3_18" [CCode/viterbi.c:63]   --->   Operation 4013 'bitcast' 'bitcast_ln63_38' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_265 : Operation 4014 [1/1] (0.00ns)   --->   "%tmp_248 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_38, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4014 'partselect' 'tmp_248' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_265 : Operation 4015 [1/1] (0.00ns)   --->   "%trunc_ln63_38 = trunc i64 %bitcast_ln63_38" [CCode/viterbi.c:63]   --->   Operation 4015 'trunc' 'trunc_ln63_38' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_265 : Operation 4016 [1/1] (0.00ns)   --->   "%bitcast_ln63_39 = bitcast i64 %select_ln63_34" [CCode/viterbi.c:63]   --->   Operation 4016 'bitcast' 'bitcast_ln63_39' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_265 : Operation 4017 [1/1] (0.00ns)   --->   "%tmp_249 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_39, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4017 'partselect' 'tmp_249' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_265 : Operation 4018 [1/1] (0.00ns)   --->   "%trunc_ln63_39 = trunc i64 %bitcast_ln63_39" [CCode/viterbi.c:63]   --->   Operation 4018 'trunc' 'trunc_ln63_39' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_265 : Operation 4019 [1/1] (1.88ns)   --->   "%icmp_ln63_76 = icmp_ne  i11 %tmp_248, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4019 'icmp' 'icmp_ln63_76' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 4020 [1/1] (2.89ns)   --->   "%icmp_ln63_77 = icmp_eq  i52 %trunc_ln63_38, i52 0" [CCode/viterbi.c:63]   --->   Operation 4020 'icmp' 'icmp_ln63_77' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 4021 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_39)   --->   "%or_ln63_69 = or i1 %icmp_ln63_77, i1 %icmp_ln63_76" [CCode/viterbi.c:63]   --->   Operation 4021 'or' 'or_ln63_69' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 4022 [1/1] (1.88ns)   --->   "%icmp_ln63_78 = icmp_ne  i11 %tmp_249, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4022 'icmp' 'icmp_ln63_78' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 4023 [1/1] (2.89ns)   --->   "%icmp_ln63_79 = icmp_eq  i52 %trunc_ln63_39, i52 0" [CCode/viterbi.c:63]   --->   Operation 4023 'icmp' 'icmp_ln63_79' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 4024 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_39)   --->   "%or_ln63_70 = or i1 %icmp_ln63_79, i1 %icmp_ln63_78" [CCode/viterbi.c:63]   --->   Operation 4024 'or' 'or_ln63_70' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 4025 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_39)   --->   "%and_ln63_38 = and i1 %or_ln63_69, i1 %or_ln63_70" [CCode/viterbi.c:63]   --->   Operation 4025 'and' 'and_ln63_38' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 4026 [1/2] (5.46ns)   --->   "%tmp_250 = fcmp_olt  i64 %p_3_18, i64 %select_ln63_34" [CCode/viterbi.c:63]   --->   Operation 4026 'dcmp' 'tmp_250' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 4027 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_39 = and i1 %and_ln63_38, i1 %tmp_250" [CCode/viterbi.c:63]   --->   Operation 4027 'and' 'and_ln63_39' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 4028 [1/1] (1.48ns)   --->   "%select_ln63_37 = select i1 %and_ln63_39, i64 %p_3_18, i64 %select_ln63_34" [CCode/viterbi.c:63]   --->   Operation 4028 'select' 'select_ln63_37' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_265 : Operation 4029 [1/5] (8.23ns)   --->   "%p_3_39 = dadd i64 %llike_load_107, i64 %bitcast_ln62_40" [CCode/viterbi.c:62]   --->   Operation 4029 'dadd' 'p_3_39' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 4030 [2/5] (8.23ns)   --->   "%p_3_40 = dadd i64 %llike_load_108, i64 %bitcast_ln62_41" [CCode/viterbi.c:62]   --->   Operation 4030 'dadd' 'p_3_40' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 4031 [3/5] (8.23ns)   --->   "%p_3_41 = dadd i64 %llike_load_109, i64 %bitcast_ln62_42" [CCode/viterbi.c:62]   --->   Operation 4031 'dadd' 'p_3_41' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 4032 [4/5] (8.23ns)   --->   "%p_3_42 = dadd i64 %llike_load_110, i64 %bitcast_ln62_43" [CCode/viterbi.c:62]   --->   Operation 4032 'dadd' 'p_3_42' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 4033 [1/1] (0.00ns)   --->   "%bitcast_ln62_44 = bitcast i64 %transition_load_109" [CCode/viterbi.c:62]   --->   Operation 4033 'bitcast' 'bitcast_ln62_44' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_265 : Operation 4034 [5/5] (8.23ns)   --->   "%p_3_43 = dadd i64 %llike_load_111, i64 %bitcast_ln62_44" [CCode/viterbi.c:62]   --->   Operation 4034 'dadd' 'p_3_43' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 4035 [1/2] (3.25ns)   --->   "%llike_load_112 = load i14 %llike_addr_114" [CCode/viterbi.c:62]   --->   Operation 4035 'load' 'llike_load_112' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_265 : Operation 4036 [1/2] (3.25ns)   --->   "%transition_load_110 = load i12 %transition_addr_110" [CCode/viterbi.c:62]   --->   Operation 4036 'load' 'transition_load_110' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_265 : Operation 4037 [2/2] (3.25ns)   --->   "%llike_load_113 = load i14 %llike_addr_115" [CCode/viterbi.c:62]   --->   Operation 4037 'load' 'llike_load_113' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_265 : Operation 4038 [1/1] (1.54ns)   --->   "%add_ln62_32 = add i12 %zext_ln60, i12 3008" [CCode/viterbi.c:62]   --->   Operation 4038 'add' 'add_ln62_32' <Predicate = (!tmp_381)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 4039 [1/1] (0.00ns)   --->   "%zext_ln62_46 = zext i12 %add_ln62_32" [CCode/viterbi.c:62]   --->   Operation 4039 'zext' 'zext_ln62_46' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_265 : Operation 4040 [1/1] (0.00ns)   --->   "%transition_addr_111 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_46" [CCode/viterbi.c:62]   --->   Operation 4040 'getelementptr' 'transition_addr_111' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_265 : Operation 4041 [2/2] (3.25ns)   --->   "%transition_load_111 = load i12 %transition_addr_111" [CCode/viterbi.c:62]   --->   Operation 4041 'load' 'transition_load_111' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 266 <SV = 58> <Delay = 8.23>
ST_266 : Operation 4042 [1/1] (0.00ns)   --->   "%or_ln62_53 = or i15 %tmp_382, i15 48" [CCode/viterbi.c:62]   --->   Operation 4042 'or' 'or_ln62_53' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_266 : Operation 4043 [1/1] (0.00ns)   --->   "%tmp_431 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_53" [CCode/viterbi.c:62]   --->   Operation 4043 'bitconcatenate' 'tmp_431' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_266 : Operation 4044 [1/1] (0.00ns)   --->   "%llike_addr_116 = getelementptr i64 %llike, i64 0, i64 %tmp_431" [CCode/viterbi.c:62]   --->   Operation 4044 'getelementptr' 'llike_addr_116' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_266 : Operation 4045 [2/2] (5.46ns)   --->   "%tmp_253 = fcmp_olt  i64 %p_3_19, i64 %select_ln63_37" [CCode/viterbi.c:63]   --->   Operation 4045 'dcmp' 'tmp_253' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 4046 [1/5] (8.23ns)   --->   "%p_3_40 = dadd i64 %llike_load_108, i64 %bitcast_ln62_41" [CCode/viterbi.c:62]   --->   Operation 4046 'dadd' 'p_3_40' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 4047 [2/5] (8.23ns)   --->   "%p_3_41 = dadd i64 %llike_load_109, i64 %bitcast_ln62_42" [CCode/viterbi.c:62]   --->   Operation 4047 'dadd' 'p_3_41' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 4048 [3/5] (8.23ns)   --->   "%p_3_42 = dadd i64 %llike_load_110, i64 %bitcast_ln62_43" [CCode/viterbi.c:62]   --->   Operation 4048 'dadd' 'p_3_42' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 4049 [4/5] (8.23ns)   --->   "%p_3_43 = dadd i64 %llike_load_111, i64 %bitcast_ln62_44" [CCode/viterbi.c:62]   --->   Operation 4049 'dadd' 'p_3_43' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 4050 [1/1] (0.00ns)   --->   "%bitcast_ln62_45 = bitcast i64 %transition_load_110" [CCode/viterbi.c:62]   --->   Operation 4050 'bitcast' 'bitcast_ln62_45' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_266 : Operation 4051 [5/5] (8.23ns)   --->   "%p_3_44 = dadd i64 %llike_load_112, i64 %bitcast_ln62_45" [CCode/viterbi.c:62]   --->   Operation 4051 'dadd' 'p_3_44' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 4052 [1/2] (3.25ns)   --->   "%llike_load_113 = load i14 %llike_addr_115" [CCode/viterbi.c:62]   --->   Operation 4052 'load' 'llike_load_113' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_266 : Operation 4053 [1/2] (3.25ns)   --->   "%transition_load_111 = load i12 %transition_addr_111" [CCode/viterbi.c:62]   --->   Operation 4053 'load' 'transition_load_111' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_266 : Operation 4054 [2/2] (3.25ns)   --->   "%llike_load_114 = load i14 %llike_addr_116" [CCode/viterbi.c:62]   --->   Operation 4054 'load' 'llike_load_114' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_266 : Operation 4055 [1/1] (0.00ns)   --->   "%sext_ln62_6 = sext i11 %or_ln62_3" [CCode/viterbi.c:62]   --->   Operation 4055 'sext' 'sext_ln62_6' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_266 : Operation 4056 [1/1] (0.00ns)   --->   "%zext_ln62_52 = zext i12 %sext_ln62_6" [CCode/viterbi.c:62]   --->   Operation 4056 'zext' 'zext_ln62_52' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_266 : Operation 4057 [1/1] (0.00ns)   --->   "%transition_addr_112 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_52" [CCode/viterbi.c:62]   --->   Operation 4057 'getelementptr' 'transition_addr_112' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_266 : Operation 4058 [2/2] (3.25ns)   --->   "%transition_load_112 = load i12 %transition_addr_112" [CCode/viterbi.c:62]   --->   Operation 4058 'load' 'transition_load_112' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 267 <SV = 59> <Delay = 8.23>
ST_267 : Operation 4059 [1/1] (0.00ns)   --->   "%or_ln62_54 = or i15 %tmp_382, i15 49" [CCode/viterbi.c:62]   --->   Operation 4059 'or' 'or_ln62_54' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_267 : Operation 4060 [1/1] (0.00ns)   --->   "%tmp_432 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_54" [CCode/viterbi.c:62]   --->   Operation 4060 'bitconcatenate' 'tmp_432' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_267 : Operation 4061 [1/1] (0.00ns)   --->   "%llike_addr_117 = getelementptr i64 %llike, i64 0, i64 %tmp_432" [CCode/viterbi.c:62]   --->   Operation 4061 'getelementptr' 'llike_addr_117' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_267 : Operation 4062 [1/1] (0.00ns)   --->   "%bitcast_ln63_40 = bitcast i64 %p_3_19" [CCode/viterbi.c:63]   --->   Operation 4062 'bitcast' 'bitcast_ln63_40' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_267 : Operation 4063 [1/1] (0.00ns)   --->   "%tmp_251 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_40, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4063 'partselect' 'tmp_251' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_267 : Operation 4064 [1/1] (0.00ns)   --->   "%trunc_ln63_40 = trunc i64 %bitcast_ln63_40" [CCode/viterbi.c:63]   --->   Operation 4064 'trunc' 'trunc_ln63_40' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_267 : Operation 4065 [1/1] (0.00ns)   --->   "%bitcast_ln63_41 = bitcast i64 %select_ln63_37" [CCode/viterbi.c:63]   --->   Operation 4065 'bitcast' 'bitcast_ln63_41' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_267 : Operation 4066 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_41, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4066 'partselect' 'tmp_252' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_267 : Operation 4067 [1/1] (0.00ns)   --->   "%trunc_ln63_41 = trunc i64 %bitcast_ln63_41" [CCode/viterbi.c:63]   --->   Operation 4067 'trunc' 'trunc_ln63_41' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_267 : Operation 4068 [1/1] (1.88ns)   --->   "%icmp_ln63_80 = icmp_ne  i11 %tmp_251, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4068 'icmp' 'icmp_ln63_80' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 4069 [1/1] (2.89ns)   --->   "%icmp_ln63_81 = icmp_eq  i52 %trunc_ln63_40, i52 0" [CCode/viterbi.c:63]   --->   Operation 4069 'icmp' 'icmp_ln63_81' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 4070 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_41)   --->   "%or_ln63_71 = or i1 %icmp_ln63_81, i1 %icmp_ln63_80" [CCode/viterbi.c:63]   --->   Operation 4070 'or' 'or_ln63_71' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 4071 [1/1] (1.88ns)   --->   "%icmp_ln63_82 = icmp_ne  i11 %tmp_252, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4071 'icmp' 'icmp_ln63_82' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 4072 [1/1] (2.89ns)   --->   "%icmp_ln63_83 = icmp_eq  i52 %trunc_ln63_41, i52 0" [CCode/viterbi.c:63]   --->   Operation 4072 'icmp' 'icmp_ln63_83' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 4073 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_41)   --->   "%or_ln63_72 = or i1 %icmp_ln63_83, i1 %icmp_ln63_82" [CCode/viterbi.c:63]   --->   Operation 4073 'or' 'or_ln63_72' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 4074 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_41)   --->   "%and_ln63_40 = and i1 %or_ln63_71, i1 %or_ln63_72" [CCode/viterbi.c:63]   --->   Operation 4074 'and' 'and_ln63_40' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 4075 [1/2] (5.46ns)   --->   "%tmp_253 = fcmp_olt  i64 %p_3_19, i64 %select_ln63_37" [CCode/viterbi.c:63]   --->   Operation 4075 'dcmp' 'tmp_253' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 4076 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_41 = and i1 %and_ln63_40, i1 %tmp_253" [CCode/viterbi.c:63]   --->   Operation 4076 'and' 'and_ln63_41' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 4077 [1/1] (1.48ns)   --->   "%select_ln63_38 = select i1 %and_ln63_41, i64 %p_3_19, i64 %select_ln63_37" [CCode/viterbi.c:63]   --->   Operation 4077 'select' 'select_ln63_38' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_267 : Operation 4078 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_40)   --->   "%select_ln63_39 = select i1 %and_ln63_41, i5 21, i5 20" [CCode/viterbi.c:63]   --->   Operation 4078 'select' 'select_ln63_39' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_267 : Operation 4079 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_40)   --->   "%or_ln63_9 = or i1 %and_ln63_41, i1 %and_ln63_39" [CCode/viterbi.c:63]   --->   Operation 4079 'or' 'or_ln63_9' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 4080 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln63_40 = select i1 %or_ln63_9, i5 %select_ln63_39, i5 %select_ln63_36" [CCode/viterbi.c:63]   --->   Operation 4080 'select' 'select_ln63_40' <Predicate = (!tmp_381)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_267 : Operation 4081 [1/5] (8.23ns)   --->   "%p_3_41 = dadd i64 %llike_load_109, i64 %bitcast_ln62_42" [CCode/viterbi.c:62]   --->   Operation 4081 'dadd' 'p_3_41' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 4082 [2/5] (8.23ns)   --->   "%p_3_42 = dadd i64 %llike_load_110, i64 %bitcast_ln62_43" [CCode/viterbi.c:62]   --->   Operation 4082 'dadd' 'p_3_42' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 4083 [3/5] (8.23ns)   --->   "%p_3_43 = dadd i64 %llike_load_111, i64 %bitcast_ln62_44" [CCode/viterbi.c:62]   --->   Operation 4083 'dadd' 'p_3_43' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 4084 [4/5] (8.23ns)   --->   "%p_3_44 = dadd i64 %llike_load_112, i64 %bitcast_ln62_45" [CCode/viterbi.c:62]   --->   Operation 4084 'dadd' 'p_3_44' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 4085 [1/1] (0.00ns)   --->   "%bitcast_ln62_46 = bitcast i64 %transition_load_111" [CCode/viterbi.c:62]   --->   Operation 4085 'bitcast' 'bitcast_ln62_46' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_267 : Operation 4086 [5/5] (8.23ns)   --->   "%p_3_45 = dadd i64 %llike_load_113, i64 %bitcast_ln62_46" [CCode/viterbi.c:62]   --->   Operation 4086 'dadd' 'p_3_45' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 4087 [1/2] (3.25ns)   --->   "%llike_load_114 = load i14 %llike_addr_116" [CCode/viterbi.c:62]   --->   Operation 4087 'load' 'llike_load_114' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_267 : Operation 4088 [1/2] (3.25ns)   --->   "%transition_load_112 = load i12 %transition_addr_112" [CCode/viterbi.c:62]   --->   Operation 4088 'load' 'transition_load_112' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_267 : Operation 4089 [2/2] (3.25ns)   --->   "%llike_load_115 = load i14 %llike_addr_117" [CCode/viterbi.c:62]   --->   Operation 4089 'load' 'llike_load_115' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_267 : Operation 4090 [1/1] (0.00ns)   --->   "%sext_ln62_7 = sext i11 %add_ln62_12" [CCode/viterbi.c:62]   --->   Operation 4090 'sext' 'sext_ln62_7' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_267 : Operation 4091 [1/1] (0.00ns)   --->   "%zext_ln62_53 = zext i12 %sext_ln62_7" [CCode/viterbi.c:62]   --->   Operation 4091 'zext' 'zext_ln62_53' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_267 : Operation 4092 [1/1] (0.00ns)   --->   "%transition_addr_113 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_53" [CCode/viterbi.c:62]   --->   Operation 4092 'getelementptr' 'transition_addr_113' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_267 : Operation 4093 [2/2] (3.25ns)   --->   "%transition_load_113 = load i12 %transition_addr_113" [CCode/viterbi.c:62]   --->   Operation 4093 'load' 'transition_load_113' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 268 <SV = 60> <Delay = 8.23>
ST_268 : Operation 4094 [1/1] (0.00ns)   --->   "%or_ln62_55 = or i15 %tmp_382, i15 50" [CCode/viterbi.c:62]   --->   Operation 4094 'or' 'or_ln62_55' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_268 : Operation 4095 [1/1] (0.00ns)   --->   "%tmp_433 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_55" [CCode/viterbi.c:62]   --->   Operation 4095 'bitconcatenate' 'tmp_433' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_268 : Operation 4096 [1/1] (0.00ns)   --->   "%llike_addr_118 = getelementptr i64 %llike, i64 0, i64 %tmp_433" [CCode/viterbi.c:62]   --->   Operation 4096 'getelementptr' 'llike_addr_118' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_268 : Operation 4097 [2/2] (5.46ns)   --->   "%tmp_256 = fcmp_olt  i64 %p_3_20, i64 %select_ln63_38" [CCode/viterbi.c:63]   --->   Operation 4097 'dcmp' 'tmp_256' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 4098 [1/5] (8.23ns)   --->   "%p_3_42 = dadd i64 %llike_load_110, i64 %bitcast_ln62_43" [CCode/viterbi.c:62]   --->   Operation 4098 'dadd' 'p_3_42' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 4099 [2/5] (8.23ns)   --->   "%p_3_43 = dadd i64 %llike_load_111, i64 %bitcast_ln62_44" [CCode/viterbi.c:62]   --->   Operation 4099 'dadd' 'p_3_43' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 4100 [3/5] (8.23ns)   --->   "%p_3_44 = dadd i64 %llike_load_112, i64 %bitcast_ln62_45" [CCode/viterbi.c:62]   --->   Operation 4100 'dadd' 'p_3_44' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 4101 [4/5] (8.23ns)   --->   "%p_3_45 = dadd i64 %llike_load_113, i64 %bitcast_ln62_46" [CCode/viterbi.c:62]   --->   Operation 4101 'dadd' 'p_3_45' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 4102 [1/1] (0.00ns)   --->   "%bitcast_ln62_47 = bitcast i64 %transition_load_112" [CCode/viterbi.c:62]   --->   Operation 4102 'bitcast' 'bitcast_ln62_47' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_268 : Operation 4103 [5/5] (8.23ns)   --->   "%p_3_46 = dadd i64 %llike_load_114, i64 %bitcast_ln62_47" [CCode/viterbi.c:62]   --->   Operation 4103 'dadd' 'p_3_46' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 4104 [1/2] (3.25ns)   --->   "%llike_load_115 = load i14 %llike_addr_117" [CCode/viterbi.c:62]   --->   Operation 4104 'load' 'llike_load_115' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_268 : Operation 4105 [1/2] (3.25ns)   --->   "%transition_load_113 = load i12 %transition_addr_113" [CCode/viterbi.c:62]   --->   Operation 4105 'load' 'transition_load_113' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_268 : Operation 4106 [2/2] (3.25ns)   --->   "%llike_load_116 = load i14 %llike_addr_118" [CCode/viterbi.c:62]   --->   Operation 4106 'load' 'llike_load_116' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_268 : Operation 4107 [1/1] (0.00ns)   --->   "%sext_ln62_8 = sext i11 %add_ln62_13" [CCode/viterbi.c:62]   --->   Operation 4107 'sext' 'sext_ln62_8' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_268 : Operation 4108 [1/1] (0.00ns)   --->   "%zext_ln62_54 = zext i12 %sext_ln62_8" [CCode/viterbi.c:62]   --->   Operation 4108 'zext' 'zext_ln62_54' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_268 : Operation 4109 [1/1] (0.00ns)   --->   "%transition_addr_114 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_54" [CCode/viterbi.c:62]   --->   Operation 4109 'getelementptr' 'transition_addr_114' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_268 : Operation 4110 [2/2] (3.25ns)   --->   "%transition_load_114 = load i12 %transition_addr_114" [CCode/viterbi.c:62]   --->   Operation 4110 'load' 'transition_load_114' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 269 <SV = 61> <Delay = 8.23>
ST_269 : Operation 4111 [1/1] (0.00ns)   --->   "%or_ln62_56 = or i15 %tmp_382, i15 51" [CCode/viterbi.c:62]   --->   Operation 4111 'or' 'or_ln62_56' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_269 : Operation 4112 [1/1] (0.00ns)   --->   "%tmp_434 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_56" [CCode/viterbi.c:62]   --->   Operation 4112 'bitconcatenate' 'tmp_434' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_269 : Operation 4113 [1/1] (0.00ns)   --->   "%llike_addr_119 = getelementptr i64 %llike, i64 0, i64 %tmp_434" [CCode/viterbi.c:62]   --->   Operation 4113 'getelementptr' 'llike_addr_119' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_269 : Operation 4114 [1/1] (0.00ns)   --->   "%bitcast_ln63_42 = bitcast i64 %p_3_20" [CCode/viterbi.c:63]   --->   Operation 4114 'bitcast' 'bitcast_ln63_42' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_269 : Operation 4115 [1/1] (0.00ns)   --->   "%tmp_254 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_42, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4115 'partselect' 'tmp_254' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_269 : Operation 4116 [1/1] (0.00ns)   --->   "%trunc_ln63_42 = trunc i64 %bitcast_ln63_42" [CCode/viterbi.c:63]   --->   Operation 4116 'trunc' 'trunc_ln63_42' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_269 : Operation 4117 [1/1] (0.00ns)   --->   "%bitcast_ln63_43 = bitcast i64 %select_ln63_38" [CCode/viterbi.c:63]   --->   Operation 4117 'bitcast' 'bitcast_ln63_43' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_269 : Operation 4118 [1/1] (0.00ns)   --->   "%tmp_255 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_43, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4118 'partselect' 'tmp_255' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_269 : Operation 4119 [1/1] (0.00ns)   --->   "%trunc_ln63_43 = trunc i64 %bitcast_ln63_43" [CCode/viterbi.c:63]   --->   Operation 4119 'trunc' 'trunc_ln63_43' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_269 : Operation 4120 [1/1] (1.88ns)   --->   "%icmp_ln63_84 = icmp_ne  i11 %tmp_254, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4120 'icmp' 'icmp_ln63_84' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 4121 [1/1] (2.89ns)   --->   "%icmp_ln63_85 = icmp_eq  i52 %trunc_ln63_42, i52 0" [CCode/viterbi.c:63]   --->   Operation 4121 'icmp' 'icmp_ln63_85' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 4122 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_43)   --->   "%or_ln63_73 = or i1 %icmp_ln63_85, i1 %icmp_ln63_84" [CCode/viterbi.c:63]   --->   Operation 4122 'or' 'or_ln63_73' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 4123 [1/1] (1.88ns)   --->   "%icmp_ln63_86 = icmp_ne  i11 %tmp_255, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4123 'icmp' 'icmp_ln63_86' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 4124 [1/1] (2.89ns)   --->   "%icmp_ln63_87 = icmp_eq  i52 %trunc_ln63_43, i52 0" [CCode/viterbi.c:63]   --->   Operation 4124 'icmp' 'icmp_ln63_87' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 4125 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_43)   --->   "%or_ln63_74 = or i1 %icmp_ln63_87, i1 %icmp_ln63_86" [CCode/viterbi.c:63]   --->   Operation 4125 'or' 'or_ln63_74' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 4126 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_43)   --->   "%and_ln63_42 = and i1 %or_ln63_73, i1 %or_ln63_74" [CCode/viterbi.c:63]   --->   Operation 4126 'and' 'and_ln63_42' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 4127 [1/2] (5.46ns)   --->   "%tmp_256 = fcmp_olt  i64 %p_3_20, i64 %select_ln63_38" [CCode/viterbi.c:63]   --->   Operation 4127 'dcmp' 'tmp_256' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 4128 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_43 = and i1 %and_ln63_42, i1 %tmp_256" [CCode/viterbi.c:63]   --->   Operation 4128 'and' 'and_ln63_43' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 4129 [1/1] (1.48ns)   --->   "%select_ln63_41 = select i1 %and_ln63_43, i64 %p_3_20, i64 %select_ln63_38" [CCode/viterbi.c:63]   --->   Operation 4129 'select' 'select_ln63_41' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_269 : Operation 4130 [1/5] (8.23ns)   --->   "%p_3_43 = dadd i64 %llike_load_111, i64 %bitcast_ln62_44" [CCode/viterbi.c:62]   --->   Operation 4130 'dadd' 'p_3_43' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 4131 [2/5] (8.23ns)   --->   "%p_3_44 = dadd i64 %llike_load_112, i64 %bitcast_ln62_45" [CCode/viterbi.c:62]   --->   Operation 4131 'dadd' 'p_3_44' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 4132 [3/5] (8.23ns)   --->   "%p_3_45 = dadd i64 %llike_load_113, i64 %bitcast_ln62_46" [CCode/viterbi.c:62]   --->   Operation 4132 'dadd' 'p_3_45' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 4133 [4/5] (8.23ns)   --->   "%p_3_46 = dadd i64 %llike_load_114, i64 %bitcast_ln62_47" [CCode/viterbi.c:62]   --->   Operation 4133 'dadd' 'p_3_46' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 4134 [1/1] (0.00ns)   --->   "%bitcast_ln62_48 = bitcast i64 %transition_load_113" [CCode/viterbi.c:62]   --->   Operation 4134 'bitcast' 'bitcast_ln62_48' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_269 : Operation 4135 [5/5] (8.23ns)   --->   "%p_3_47 = dadd i64 %llike_load_115, i64 %bitcast_ln62_48" [CCode/viterbi.c:62]   --->   Operation 4135 'dadd' 'p_3_47' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 4136 [1/2] (3.25ns)   --->   "%llike_load_116 = load i14 %llike_addr_118" [CCode/viterbi.c:62]   --->   Operation 4136 'load' 'llike_load_116' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_269 : Operation 4137 [1/2] (3.25ns)   --->   "%transition_load_114 = load i12 %transition_addr_114" [CCode/viterbi.c:62]   --->   Operation 4137 'load' 'transition_load_114' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_269 : Operation 4138 [2/2] (3.25ns)   --->   "%llike_load_117 = load i14 %llike_addr_119" [CCode/viterbi.c:62]   --->   Operation 4138 'load' 'llike_load_117' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_269 : Operation 4139 [1/1] (0.00ns)   --->   "%sext_ln62_9 = sext i11 %add_ln62_14" [CCode/viterbi.c:62]   --->   Operation 4139 'sext' 'sext_ln62_9' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_269 : Operation 4140 [1/1] (0.00ns)   --->   "%zext_ln62_55 = zext i12 %sext_ln62_9" [CCode/viterbi.c:62]   --->   Operation 4140 'zext' 'zext_ln62_55' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_269 : Operation 4141 [1/1] (0.00ns)   --->   "%transition_addr_115 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_55" [CCode/viterbi.c:62]   --->   Operation 4141 'getelementptr' 'transition_addr_115' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_269 : Operation 4142 [2/2] (3.25ns)   --->   "%transition_load_115 = load i12 %transition_addr_115" [CCode/viterbi.c:62]   --->   Operation 4142 'load' 'transition_load_115' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 270 <SV = 62> <Delay = 8.23>
ST_270 : Operation 4143 [1/1] (0.00ns)   --->   "%or_ln62_57 = or i15 %tmp_382, i15 52" [CCode/viterbi.c:62]   --->   Operation 4143 'or' 'or_ln62_57' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_270 : Operation 4144 [1/1] (0.00ns)   --->   "%tmp_435 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_57" [CCode/viterbi.c:62]   --->   Operation 4144 'bitconcatenate' 'tmp_435' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_270 : Operation 4145 [1/1] (0.00ns)   --->   "%llike_addr_120 = getelementptr i64 %llike, i64 0, i64 %tmp_435" [CCode/viterbi.c:62]   --->   Operation 4145 'getelementptr' 'llike_addr_120' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_270 : Operation 4146 [2/2] (5.46ns)   --->   "%tmp_259 = fcmp_olt  i64 %p_3_21, i64 %select_ln63_41" [CCode/viterbi.c:63]   --->   Operation 4146 'dcmp' 'tmp_259' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 4147 [1/5] (8.23ns)   --->   "%p_3_44 = dadd i64 %llike_load_112, i64 %bitcast_ln62_45" [CCode/viterbi.c:62]   --->   Operation 4147 'dadd' 'p_3_44' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 4148 [2/5] (8.23ns)   --->   "%p_3_45 = dadd i64 %llike_load_113, i64 %bitcast_ln62_46" [CCode/viterbi.c:62]   --->   Operation 4148 'dadd' 'p_3_45' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 4149 [3/5] (8.23ns)   --->   "%p_3_46 = dadd i64 %llike_load_114, i64 %bitcast_ln62_47" [CCode/viterbi.c:62]   --->   Operation 4149 'dadd' 'p_3_46' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 4150 [4/5] (8.23ns)   --->   "%p_3_47 = dadd i64 %llike_load_115, i64 %bitcast_ln62_48" [CCode/viterbi.c:62]   --->   Operation 4150 'dadd' 'p_3_47' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 4151 [1/1] (0.00ns)   --->   "%bitcast_ln62_49 = bitcast i64 %transition_load_114" [CCode/viterbi.c:62]   --->   Operation 4151 'bitcast' 'bitcast_ln62_49' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_270 : Operation 4152 [5/5] (8.23ns)   --->   "%p_3_48 = dadd i64 %llike_load_116, i64 %bitcast_ln62_49" [CCode/viterbi.c:62]   --->   Operation 4152 'dadd' 'p_3_48' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 4153 [1/2] (3.25ns)   --->   "%llike_load_117 = load i14 %llike_addr_119" [CCode/viterbi.c:62]   --->   Operation 4153 'load' 'llike_load_117' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_270 : Operation 4154 [1/2] (3.25ns)   --->   "%transition_load_115 = load i12 %transition_addr_115" [CCode/viterbi.c:62]   --->   Operation 4154 'load' 'transition_load_115' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_270 : Operation 4155 [2/2] (3.25ns)   --->   "%llike_load_118 = load i14 %llike_addr_120" [CCode/viterbi.c:62]   --->   Operation 4155 'load' 'llike_load_118' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_270 : Operation 4156 [1/1] (0.00ns)   --->   "%sext_ln62_10 = sext i11 %or_ln62_4" [CCode/viterbi.c:62]   --->   Operation 4156 'sext' 'sext_ln62_10' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_270 : Operation 4157 [1/1] (0.00ns)   --->   "%zext_ln62_56 = zext i12 %sext_ln62_10" [CCode/viterbi.c:62]   --->   Operation 4157 'zext' 'zext_ln62_56' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_270 : Operation 4158 [1/1] (0.00ns)   --->   "%transition_addr_116 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_56" [CCode/viterbi.c:62]   --->   Operation 4158 'getelementptr' 'transition_addr_116' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_270 : Operation 4159 [2/2] (3.25ns)   --->   "%transition_load_116 = load i12 %transition_addr_116" [CCode/viterbi.c:62]   --->   Operation 4159 'load' 'transition_load_116' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 271 <SV = 63> <Delay = 8.23>
ST_271 : Operation 4160 [1/1] (0.00ns)   --->   "%or_ln62_58 = or i15 %tmp_382, i15 53" [CCode/viterbi.c:62]   --->   Operation 4160 'or' 'or_ln62_58' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_271 : Operation 4161 [1/1] (0.00ns)   --->   "%tmp_436 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_58" [CCode/viterbi.c:62]   --->   Operation 4161 'bitconcatenate' 'tmp_436' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_271 : Operation 4162 [1/1] (0.00ns)   --->   "%llike_addr_121 = getelementptr i64 %llike, i64 0, i64 %tmp_436" [CCode/viterbi.c:62]   --->   Operation 4162 'getelementptr' 'llike_addr_121' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_271 : Operation 4163 [1/1] (0.00ns)   --->   "%bitcast_ln63_44 = bitcast i64 %p_3_21" [CCode/viterbi.c:63]   --->   Operation 4163 'bitcast' 'bitcast_ln63_44' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_271 : Operation 4164 [1/1] (0.00ns)   --->   "%tmp_257 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_44, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4164 'partselect' 'tmp_257' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_271 : Operation 4165 [1/1] (0.00ns)   --->   "%trunc_ln63_44 = trunc i64 %bitcast_ln63_44" [CCode/viterbi.c:63]   --->   Operation 4165 'trunc' 'trunc_ln63_44' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_271 : Operation 4166 [1/1] (0.00ns)   --->   "%bitcast_ln63_45 = bitcast i64 %select_ln63_41" [CCode/viterbi.c:63]   --->   Operation 4166 'bitcast' 'bitcast_ln63_45' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_271 : Operation 4167 [1/1] (0.00ns)   --->   "%tmp_258 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_45, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4167 'partselect' 'tmp_258' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_271 : Operation 4168 [1/1] (0.00ns)   --->   "%trunc_ln63_45 = trunc i64 %bitcast_ln63_45" [CCode/viterbi.c:63]   --->   Operation 4168 'trunc' 'trunc_ln63_45' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_271 : Operation 4169 [1/1] (1.88ns)   --->   "%icmp_ln63_88 = icmp_ne  i11 %tmp_257, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4169 'icmp' 'icmp_ln63_88' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 4170 [1/1] (2.89ns)   --->   "%icmp_ln63_89 = icmp_eq  i52 %trunc_ln63_44, i52 0" [CCode/viterbi.c:63]   --->   Operation 4170 'icmp' 'icmp_ln63_89' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 4171 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_45)   --->   "%or_ln63_75 = or i1 %icmp_ln63_89, i1 %icmp_ln63_88" [CCode/viterbi.c:63]   --->   Operation 4171 'or' 'or_ln63_75' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 4172 [1/1] (1.88ns)   --->   "%icmp_ln63_90 = icmp_ne  i11 %tmp_258, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4172 'icmp' 'icmp_ln63_90' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 4173 [1/1] (2.89ns)   --->   "%icmp_ln63_91 = icmp_eq  i52 %trunc_ln63_45, i52 0" [CCode/viterbi.c:63]   --->   Operation 4173 'icmp' 'icmp_ln63_91' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 4174 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_45)   --->   "%or_ln63_76 = or i1 %icmp_ln63_91, i1 %icmp_ln63_90" [CCode/viterbi.c:63]   --->   Operation 4174 'or' 'or_ln63_76' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 4175 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_45)   --->   "%and_ln63_44 = and i1 %or_ln63_75, i1 %or_ln63_76" [CCode/viterbi.c:63]   --->   Operation 4175 'and' 'and_ln63_44' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 4176 [1/2] (5.46ns)   --->   "%tmp_259 = fcmp_olt  i64 %p_3_21, i64 %select_ln63_41" [CCode/viterbi.c:63]   --->   Operation 4176 'dcmp' 'tmp_259' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 4177 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_45 = and i1 %and_ln63_44, i1 %tmp_259" [CCode/viterbi.c:63]   --->   Operation 4177 'and' 'and_ln63_45' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 4178 [1/1] (1.48ns)   --->   "%select_ln63_42 = select i1 %and_ln63_45, i64 %p_3_21, i64 %select_ln63_41" [CCode/viterbi.c:63]   --->   Operation 4178 'select' 'select_ln63_42' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_271 : Operation 4179 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_44)   --->   "%select_ln63_43 = select i1 %and_ln63_45, i5 23, i5 22" [CCode/viterbi.c:63]   --->   Operation 4179 'select' 'select_ln63_43' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_271 : Operation 4180 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_44)   --->   "%or_ln63_10 = or i1 %and_ln63_45, i1 %and_ln63_43" [CCode/viterbi.c:63]   --->   Operation 4180 'or' 'or_ln63_10' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 4181 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln63_44 = select i1 %or_ln63_10, i5 %select_ln63_43, i5 %select_ln63_40" [CCode/viterbi.c:63]   --->   Operation 4181 'select' 'select_ln63_44' <Predicate = (!tmp_381)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_271 : Operation 4182 [1/5] (8.23ns)   --->   "%p_3_45 = dadd i64 %llike_load_113, i64 %bitcast_ln62_46" [CCode/viterbi.c:62]   --->   Operation 4182 'dadd' 'p_3_45' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 4183 [2/5] (8.23ns)   --->   "%p_3_46 = dadd i64 %llike_load_114, i64 %bitcast_ln62_47" [CCode/viterbi.c:62]   --->   Operation 4183 'dadd' 'p_3_46' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 4184 [3/5] (8.23ns)   --->   "%p_3_47 = dadd i64 %llike_load_115, i64 %bitcast_ln62_48" [CCode/viterbi.c:62]   --->   Operation 4184 'dadd' 'p_3_47' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 4185 [4/5] (8.23ns)   --->   "%p_3_48 = dadd i64 %llike_load_116, i64 %bitcast_ln62_49" [CCode/viterbi.c:62]   --->   Operation 4185 'dadd' 'p_3_48' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 4186 [1/1] (0.00ns)   --->   "%bitcast_ln62_50 = bitcast i64 %transition_load_115" [CCode/viterbi.c:62]   --->   Operation 4186 'bitcast' 'bitcast_ln62_50' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_271 : Operation 4187 [5/5] (8.23ns)   --->   "%p_3_49 = dadd i64 %llike_load_117, i64 %bitcast_ln62_50" [CCode/viterbi.c:62]   --->   Operation 4187 'dadd' 'p_3_49' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 4188 [1/2] (3.25ns)   --->   "%llike_load_118 = load i14 %llike_addr_120" [CCode/viterbi.c:62]   --->   Operation 4188 'load' 'llike_load_118' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_271 : Operation 4189 [1/2] (3.25ns)   --->   "%transition_load_116 = load i12 %transition_addr_116" [CCode/viterbi.c:62]   --->   Operation 4189 'load' 'transition_load_116' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_271 : Operation 4190 [2/2] (3.25ns)   --->   "%llike_load_119 = load i14 %llike_addr_121" [CCode/viterbi.c:62]   --->   Operation 4190 'load' 'llike_load_119' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_271 : Operation 4191 [1/1] (0.00ns)   --->   "%sext_ln62_11 = sext i11 %add_ln62_15" [CCode/viterbi.c:62]   --->   Operation 4191 'sext' 'sext_ln62_11' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_271 : Operation 4192 [1/1] (0.00ns)   --->   "%zext_ln62_57 = zext i12 %sext_ln62_11" [CCode/viterbi.c:62]   --->   Operation 4192 'zext' 'zext_ln62_57' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_271 : Operation 4193 [1/1] (0.00ns)   --->   "%transition_addr_117 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_57" [CCode/viterbi.c:62]   --->   Operation 4193 'getelementptr' 'transition_addr_117' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_271 : Operation 4194 [2/2] (3.25ns)   --->   "%transition_load_117 = load i12 %transition_addr_117" [CCode/viterbi.c:62]   --->   Operation 4194 'load' 'transition_load_117' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 272 <SV = 64> <Delay = 8.23>
ST_272 : Operation 4195 [1/1] (0.00ns)   --->   "%or_ln62_59 = or i15 %tmp_382, i15 54" [CCode/viterbi.c:62]   --->   Operation 4195 'or' 'or_ln62_59' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_272 : Operation 4196 [1/1] (0.00ns)   --->   "%tmp_437 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_59" [CCode/viterbi.c:62]   --->   Operation 4196 'bitconcatenate' 'tmp_437' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_272 : Operation 4197 [1/1] (0.00ns)   --->   "%llike_addr_122 = getelementptr i64 %llike, i64 0, i64 %tmp_437" [CCode/viterbi.c:62]   --->   Operation 4197 'getelementptr' 'llike_addr_122' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_272 : Operation 4198 [2/2] (5.46ns)   --->   "%tmp_262 = fcmp_olt  i64 %p_3_22, i64 %select_ln63_42" [CCode/viterbi.c:63]   --->   Operation 4198 'dcmp' 'tmp_262' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 4199 [1/5] (8.23ns)   --->   "%p_3_46 = dadd i64 %llike_load_114, i64 %bitcast_ln62_47" [CCode/viterbi.c:62]   --->   Operation 4199 'dadd' 'p_3_46' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 4200 [2/5] (8.23ns)   --->   "%p_3_47 = dadd i64 %llike_load_115, i64 %bitcast_ln62_48" [CCode/viterbi.c:62]   --->   Operation 4200 'dadd' 'p_3_47' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 4201 [3/5] (8.23ns)   --->   "%p_3_48 = dadd i64 %llike_load_116, i64 %bitcast_ln62_49" [CCode/viterbi.c:62]   --->   Operation 4201 'dadd' 'p_3_48' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 4202 [4/5] (8.23ns)   --->   "%p_3_49 = dadd i64 %llike_load_117, i64 %bitcast_ln62_50" [CCode/viterbi.c:62]   --->   Operation 4202 'dadd' 'p_3_49' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 4203 [1/1] (0.00ns)   --->   "%bitcast_ln62_51 = bitcast i64 %transition_load_116" [CCode/viterbi.c:62]   --->   Operation 4203 'bitcast' 'bitcast_ln62_51' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_272 : Operation 4204 [5/5] (8.23ns)   --->   "%p_3_50 = dadd i64 %llike_load_118, i64 %bitcast_ln62_51" [CCode/viterbi.c:62]   --->   Operation 4204 'dadd' 'p_3_50' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 4205 [1/2] (3.25ns)   --->   "%llike_load_119 = load i14 %llike_addr_121" [CCode/viterbi.c:62]   --->   Operation 4205 'load' 'llike_load_119' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_272 : Operation 4206 [1/2] (3.25ns)   --->   "%transition_load_117 = load i12 %transition_addr_117" [CCode/viterbi.c:62]   --->   Operation 4206 'load' 'transition_load_117' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_272 : Operation 4207 [2/2] (3.25ns)   --->   "%llike_load_120 = load i14 %llike_addr_122" [CCode/viterbi.c:62]   --->   Operation 4207 'load' 'llike_load_120' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_272 : Operation 4208 [1/1] (0.00ns)   --->   "%sext_ln62_12 = sext i11 %add_ln62_16" [CCode/viterbi.c:62]   --->   Operation 4208 'sext' 'sext_ln62_12' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_272 : Operation 4209 [1/1] (0.00ns)   --->   "%zext_ln62_58 = zext i12 %sext_ln62_12" [CCode/viterbi.c:62]   --->   Operation 4209 'zext' 'zext_ln62_58' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_272 : Operation 4210 [1/1] (0.00ns)   --->   "%transition_addr_118 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_58" [CCode/viterbi.c:62]   --->   Operation 4210 'getelementptr' 'transition_addr_118' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_272 : Operation 4211 [2/2] (3.25ns)   --->   "%transition_load_118 = load i12 %transition_addr_118" [CCode/viterbi.c:62]   --->   Operation 4211 'load' 'transition_load_118' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 273 <SV = 65> <Delay = 8.23>
ST_273 : Operation 4212 [1/1] (0.00ns)   --->   "%or_ln62_60 = or i15 %tmp_382, i15 55" [CCode/viterbi.c:62]   --->   Operation 4212 'or' 'or_ln62_60' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_273 : Operation 4213 [1/1] (0.00ns)   --->   "%tmp_438 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_60" [CCode/viterbi.c:62]   --->   Operation 4213 'bitconcatenate' 'tmp_438' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_273 : Operation 4214 [1/1] (0.00ns)   --->   "%llike_addr_123 = getelementptr i64 %llike, i64 0, i64 %tmp_438" [CCode/viterbi.c:62]   --->   Operation 4214 'getelementptr' 'llike_addr_123' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_273 : Operation 4215 [1/1] (0.00ns)   --->   "%bitcast_ln63_46 = bitcast i64 %p_3_22" [CCode/viterbi.c:63]   --->   Operation 4215 'bitcast' 'bitcast_ln63_46' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_273 : Operation 4216 [1/1] (0.00ns)   --->   "%tmp_260 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_46, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4216 'partselect' 'tmp_260' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_273 : Operation 4217 [1/1] (0.00ns)   --->   "%trunc_ln63_46 = trunc i64 %bitcast_ln63_46" [CCode/viterbi.c:63]   --->   Operation 4217 'trunc' 'trunc_ln63_46' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_273 : Operation 4218 [1/1] (0.00ns)   --->   "%bitcast_ln63_47 = bitcast i64 %select_ln63_42" [CCode/viterbi.c:63]   --->   Operation 4218 'bitcast' 'bitcast_ln63_47' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_273 : Operation 4219 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_47, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4219 'partselect' 'tmp_261' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_273 : Operation 4220 [1/1] (0.00ns)   --->   "%trunc_ln63_47 = trunc i64 %bitcast_ln63_47" [CCode/viterbi.c:63]   --->   Operation 4220 'trunc' 'trunc_ln63_47' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_273 : Operation 4221 [1/1] (1.88ns)   --->   "%icmp_ln63_92 = icmp_ne  i11 %tmp_260, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4221 'icmp' 'icmp_ln63_92' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 4222 [1/1] (2.89ns)   --->   "%icmp_ln63_93 = icmp_eq  i52 %trunc_ln63_46, i52 0" [CCode/viterbi.c:63]   --->   Operation 4222 'icmp' 'icmp_ln63_93' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 4223 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_47)   --->   "%or_ln63_77 = or i1 %icmp_ln63_93, i1 %icmp_ln63_92" [CCode/viterbi.c:63]   --->   Operation 4223 'or' 'or_ln63_77' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 4224 [1/1] (1.88ns)   --->   "%icmp_ln63_94 = icmp_ne  i11 %tmp_261, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4224 'icmp' 'icmp_ln63_94' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 4225 [1/1] (2.89ns)   --->   "%icmp_ln63_95 = icmp_eq  i52 %trunc_ln63_47, i52 0" [CCode/viterbi.c:63]   --->   Operation 4225 'icmp' 'icmp_ln63_95' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 4226 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_47)   --->   "%or_ln63_78 = or i1 %icmp_ln63_95, i1 %icmp_ln63_94" [CCode/viterbi.c:63]   --->   Operation 4226 'or' 'or_ln63_78' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 4227 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_47)   --->   "%and_ln63_46 = and i1 %or_ln63_77, i1 %or_ln63_78" [CCode/viterbi.c:63]   --->   Operation 4227 'and' 'and_ln63_46' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 4228 [1/2] (5.46ns)   --->   "%tmp_262 = fcmp_olt  i64 %p_3_22, i64 %select_ln63_42" [CCode/viterbi.c:63]   --->   Operation 4228 'dcmp' 'tmp_262' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 4229 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_47 = and i1 %and_ln63_46, i1 %tmp_262" [CCode/viterbi.c:63]   --->   Operation 4229 'and' 'and_ln63_47' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 4230 [1/1] (1.48ns)   --->   "%select_ln63_45 = select i1 %and_ln63_47, i64 %p_3_22, i64 %select_ln63_42" [CCode/viterbi.c:63]   --->   Operation 4230 'select' 'select_ln63_45' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_273 : Operation 4231 [1/5] (8.23ns)   --->   "%p_3_47 = dadd i64 %llike_load_115, i64 %bitcast_ln62_48" [CCode/viterbi.c:62]   --->   Operation 4231 'dadd' 'p_3_47' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 4232 [2/5] (8.23ns)   --->   "%p_3_48 = dadd i64 %llike_load_116, i64 %bitcast_ln62_49" [CCode/viterbi.c:62]   --->   Operation 4232 'dadd' 'p_3_48' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 4233 [3/5] (8.23ns)   --->   "%p_3_49 = dadd i64 %llike_load_117, i64 %bitcast_ln62_50" [CCode/viterbi.c:62]   --->   Operation 4233 'dadd' 'p_3_49' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 4234 [4/5] (8.23ns)   --->   "%p_3_50 = dadd i64 %llike_load_118, i64 %bitcast_ln62_51" [CCode/viterbi.c:62]   --->   Operation 4234 'dadd' 'p_3_50' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 4235 [1/1] (0.00ns)   --->   "%bitcast_ln62_52 = bitcast i64 %transition_load_117" [CCode/viterbi.c:62]   --->   Operation 4235 'bitcast' 'bitcast_ln62_52' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_273 : Operation 4236 [5/5] (8.23ns)   --->   "%p_3_51 = dadd i64 %llike_load_119, i64 %bitcast_ln62_52" [CCode/viterbi.c:62]   --->   Operation 4236 'dadd' 'p_3_51' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 4237 [1/2] (3.25ns)   --->   "%llike_load_120 = load i14 %llike_addr_122" [CCode/viterbi.c:62]   --->   Operation 4237 'load' 'llike_load_120' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_273 : Operation 4238 [1/2] (3.25ns)   --->   "%transition_load_118 = load i12 %transition_addr_118" [CCode/viterbi.c:62]   --->   Operation 4238 'load' 'transition_load_118' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_273 : Operation 4239 [2/2] (3.25ns)   --->   "%llike_load_121 = load i14 %llike_addr_123" [CCode/viterbi.c:62]   --->   Operation 4239 'load' 'llike_load_121' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_273 : Operation 4240 [1/1] (0.00ns)   --->   "%sext_ln62_13 = sext i11 %add_ln62_17" [CCode/viterbi.c:62]   --->   Operation 4240 'sext' 'sext_ln62_13' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_273 : Operation 4241 [1/1] (0.00ns)   --->   "%zext_ln62_59 = zext i12 %sext_ln62_13" [CCode/viterbi.c:62]   --->   Operation 4241 'zext' 'zext_ln62_59' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_273 : Operation 4242 [1/1] (0.00ns)   --->   "%transition_addr_119 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_59" [CCode/viterbi.c:62]   --->   Operation 4242 'getelementptr' 'transition_addr_119' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_273 : Operation 4243 [2/2] (3.25ns)   --->   "%transition_load_119 = load i12 %transition_addr_119" [CCode/viterbi.c:62]   --->   Operation 4243 'load' 'transition_load_119' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 274 <SV = 66> <Delay = 8.23>
ST_274 : Operation 4244 [1/1] (0.00ns)   --->   "%or_ln62_61 = or i15 %tmp_382, i15 56" [CCode/viterbi.c:62]   --->   Operation 4244 'or' 'or_ln62_61' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_274 : Operation 4245 [1/1] (0.00ns)   --->   "%tmp_439 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_61" [CCode/viterbi.c:62]   --->   Operation 4245 'bitconcatenate' 'tmp_439' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_274 : Operation 4246 [1/1] (0.00ns)   --->   "%llike_addr_124 = getelementptr i64 %llike, i64 0, i64 %tmp_439" [CCode/viterbi.c:62]   --->   Operation 4246 'getelementptr' 'llike_addr_124' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_274 : Operation 4247 [2/2] (5.46ns)   --->   "%tmp_265 = fcmp_olt  i64 %p_3_23, i64 %select_ln63_45" [CCode/viterbi.c:63]   --->   Operation 4247 'dcmp' 'tmp_265' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 4248 [1/5] (8.23ns)   --->   "%p_3_48 = dadd i64 %llike_load_116, i64 %bitcast_ln62_49" [CCode/viterbi.c:62]   --->   Operation 4248 'dadd' 'p_3_48' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 4249 [2/5] (8.23ns)   --->   "%p_3_49 = dadd i64 %llike_load_117, i64 %bitcast_ln62_50" [CCode/viterbi.c:62]   --->   Operation 4249 'dadd' 'p_3_49' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 4250 [3/5] (8.23ns)   --->   "%p_3_50 = dadd i64 %llike_load_118, i64 %bitcast_ln62_51" [CCode/viterbi.c:62]   --->   Operation 4250 'dadd' 'p_3_50' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 4251 [4/5] (8.23ns)   --->   "%p_3_51 = dadd i64 %llike_load_119, i64 %bitcast_ln62_52" [CCode/viterbi.c:62]   --->   Operation 4251 'dadd' 'p_3_51' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 4252 [1/1] (0.00ns)   --->   "%bitcast_ln62_53 = bitcast i64 %transition_load_118" [CCode/viterbi.c:62]   --->   Operation 4252 'bitcast' 'bitcast_ln62_53' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_274 : Operation 4253 [5/5] (8.23ns)   --->   "%p_3_52 = dadd i64 %llike_load_120, i64 %bitcast_ln62_53" [CCode/viterbi.c:62]   --->   Operation 4253 'dadd' 'p_3_52' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 4254 [1/2] (3.25ns)   --->   "%llike_load_121 = load i14 %llike_addr_123" [CCode/viterbi.c:62]   --->   Operation 4254 'load' 'llike_load_121' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_274 : Operation 4255 [1/2] (3.25ns)   --->   "%transition_load_119 = load i12 %transition_addr_119" [CCode/viterbi.c:62]   --->   Operation 4255 'load' 'transition_load_119' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_274 : Operation 4256 [2/2] (3.25ns)   --->   "%llike_load_122 = load i14 %llike_addr_124" [CCode/viterbi.c:62]   --->   Operation 4256 'load' 'llike_load_122' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_274 : Operation 4257 [1/1] (0.00ns)   --->   "%sext_ln62_14 = sext i10 %or_ln62_1" [CCode/viterbi.c:62]   --->   Operation 4257 'sext' 'sext_ln62_14' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_274 : Operation 4258 [1/1] (0.00ns)   --->   "%zext_ln62_60 = zext i12 %sext_ln62_14" [CCode/viterbi.c:62]   --->   Operation 4258 'zext' 'zext_ln62_60' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_274 : Operation 4259 [1/1] (0.00ns)   --->   "%transition_addr_120 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_60" [CCode/viterbi.c:62]   --->   Operation 4259 'getelementptr' 'transition_addr_120' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_274 : Operation 4260 [2/2] (3.25ns)   --->   "%transition_load_120 = load i12 %transition_addr_120" [CCode/viterbi.c:62]   --->   Operation 4260 'load' 'transition_load_120' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 275 <SV = 67> <Delay = 8.23>
ST_275 : Operation 4261 [1/1] (0.00ns)   --->   "%or_ln62_62 = or i15 %tmp_382, i15 57" [CCode/viterbi.c:62]   --->   Operation 4261 'or' 'or_ln62_62' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_275 : Operation 4262 [1/1] (0.00ns)   --->   "%tmp_440 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_62" [CCode/viterbi.c:62]   --->   Operation 4262 'bitconcatenate' 'tmp_440' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_275 : Operation 4263 [1/1] (0.00ns)   --->   "%llike_addr_125 = getelementptr i64 %llike, i64 0, i64 %tmp_440" [CCode/viterbi.c:62]   --->   Operation 4263 'getelementptr' 'llike_addr_125' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_275 : Operation 4264 [1/1] (0.00ns)   --->   "%bitcast_ln63_48 = bitcast i64 %p_3_23" [CCode/viterbi.c:63]   --->   Operation 4264 'bitcast' 'bitcast_ln63_48' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_275 : Operation 4265 [1/1] (0.00ns)   --->   "%tmp_263 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_48, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4265 'partselect' 'tmp_263' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_275 : Operation 4266 [1/1] (0.00ns)   --->   "%trunc_ln63_48 = trunc i64 %bitcast_ln63_48" [CCode/viterbi.c:63]   --->   Operation 4266 'trunc' 'trunc_ln63_48' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_275 : Operation 4267 [1/1] (0.00ns)   --->   "%bitcast_ln63_49 = bitcast i64 %select_ln63_45" [CCode/viterbi.c:63]   --->   Operation 4267 'bitcast' 'bitcast_ln63_49' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_275 : Operation 4268 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_49, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4268 'partselect' 'tmp_264' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_275 : Operation 4269 [1/1] (0.00ns)   --->   "%trunc_ln63_49 = trunc i64 %bitcast_ln63_49" [CCode/viterbi.c:63]   --->   Operation 4269 'trunc' 'trunc_ln63_49' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_275 : Operation 4270 [1/1] (1.88ns)   --->   "%icmp_ln63_96 = icmp_ne  i11 %tmp_263, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4270 'icmp' 'icmp_ln63_96' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 4271 [1/1] (2.89ns)   --->   "%icmp_ln63_97 = icmp_eq  i52 %trunc_ln63_48, i52 0" [CCode/viterbi.c:63]   --->   Operation 4271 'icmp' 'icmp_ln63_97' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 4272 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_49)   --->   "%or_ln63_79 = or i1 %icmp_ln63_97, i1 %icmp_ln63_96" [CCode/viterbi.c:63]   --->   Operation 4272 'or' 'or_ln63_79' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 4273 [1/1] (1.88ns)   --->   "%icmp_ln63_98 = icmp_ne  i11 %tmp_264, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4273 'icmp' 'icmp_ln63_98' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 4274 [1/1] (2.89ns)   --->   "%icmp_ln63_99 = icmp_eq  i52 %trunc_ln63_49, i52 0" [CCode/viterbi.c:63]   --->   Operation 4274 'icmp' 'icmp_ln63_99' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 4275 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_49)   --->   "%or_ln63_80 = or i1 %icmp_ln63_99, i1 %icmp_ln63_98" [CCode/viterbi.c:63]   --->   Operation 4275 'or' 'or_ln63_80' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 4276 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_49)   --->   "%and_ln63_48 = and i1 %or_ln63_79, i1 %or_ln63_80" [CCode/viterbi.c:63]   --->   Operation 4276 'and' 'and_ln63_48' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 4277 [1/2] (5.46ns)   --->   "%tmp_265 = fcmp_olt  i64 %p_3_23, i64 %select_ln63_45" [CCode/viterbi.c:63]   --->   Operation 4277 'dcmp' 'tmp_265' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 4278 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_49 = and i1 %and_ln63_48, i1 %tmp_265" [CCode/viterbi.c:63]   --->   Operation 4278 'and' 'and_ln63_49' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 4279 [1/1] (1.48ns)   --->   "%select_ln63_46 = select i1 %and_ln63_49, i64 %p_3_23, i64 %select_ln63_45" [CCode/viterbi.c:63]   --->   Operation 4279 'select' 'select_ln63_46' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_275 : Operation 4280 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_48)   --->   "%select_ln63_47 = select i1 %and_ln63_49, i5 25, i5 24" [CCode/viterbi.c:63]   --->   Operation 4280 'select' 'select_ln63_47' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_275 : Operation 4281 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_48)   --->   "%or_ln63_11 = or i1 %and_ln63_49, i1 %and_ln63_47" [CCode/viterbi.c:63]   --->   Operation 4281 'or' 'or_ln63_11' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 4282 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln63_48 = select i1 %or_ln63_11, i5 %select_ln63_47, i5 %select_ln63_44" [CCode/viterbi.c:63]   --->   Operation 4282 'select' 'select_ln63_48' <Predicate = (!tmp_381)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_275 : Operation 4283 [1/5] (8.23ns)   --->   "%p_3_49 = dadd i64 %llike_load_117, i64 %bitcast_ln62_50" [CCode/viterbi.c:62]   --->   Operation 4283 'dadd' 'p_3_49' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 4284 [2/5] (8.23ns)   --->   "%p_3_50 = dadd i64 %llike_load_118, i64 %bitcast_ln62_51" [CCode/viterbi.c:62]   --->   Operation 4284 'dadd' 'p_3_50' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 4285 [3/5] (8.23ns)   --->   "%p_3_51 = dadd i64 %llike_load_119, i64 %bitcast_ln62_52" [CCode/viterbi.c:62]   --->   Operation 4285 'dadd' 'p_3_51' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 4286 [4/5] (8.23ns)   --->   "%p_3_52 = dadd i64 %llike_load_120, i64 %bitcast_ln62_53" [CCode/viterbi.c:62]   --->   Operation 4286 'dadd' 'p_3_52' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 4287 [1/1] (0.00ns)   --->   "%bitcast_ln62_54 = bitcast i64 %transition_load_119" [CCode/viterbi.c:62]   --->   Operation 4287 'bitcast' 'bitcast_ln62_54' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_275 : Operation 4288 [5/5] (8.23ns)   --->   "%p_3_53 = dadd i64 %llike_load_121, i64 %bitcast_ln62_54" [CCode/viterbi.c:62]   --->   Operation 4288 'dadd' 'p_3_53' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 4289 [1/2] (3.25ns)   --->   "%llike_load_122 = load i14 %llike_addr_124" [CCode/viterbi.c:62]   --->   Operation 4289 'load' 'llike_load_122' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_275 : Operation 4290 [1/2] (3.25ns)   --->   "%transition_load_120 = load i12 %transition_addr_120" [CCode/viterbi.c:62]   --->   Operation 4290 'load' 'transition_load_120' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_275 : Operation 4291 [2/2] (3.25ns)   --->   "%llike_load_123 = load i14 %llike_addr_125" [CCode/viterbi.c:62]   --->   Operation 4291 'load' 'llike_load_123' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_275 : Operation 4292 [1/1] (0.00ns)   --->   "%sext_ln62_15 = sext i10 %add_ln62_6" [CCode/viterbi.c:62]   --->   Operation 4292 'sext' 'sext_ln62_15' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_275 : Operation 4293 [1/1] (0.00ns)   --->   "%zext_ln62_61 = zext i12 %sext_ln62_15" [CCode/viterbi.c:62]   --->   Operation 4293 'zext' 'zext_ln62_61' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_275 : Operation 4294 [1/1] (0.00ns)   --->   "%transition_addr_121 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_61" [CCode/viterbi.c:62]   --->   Operation 4294 'getelementptr' 'transition_addr_121' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_275 : Operation 4295 [2/2] (3.25ns)   --->   "%transition_load_121 = load i12 %transition_addr_121" [CCode/viterbi.c:62]   --->   Operation 4295 'load' 'transition_load_121' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 276 <SV = 68> <Delay = 8.23>
ST_276 : Operation 4296 [1/1] (0.00ns)   --->   "%or_ln62_63 = or i15 %tmp_382, i15 58" [CCode/viterbi.c:62]   --->   Operation 4296 'or' 'or_ln62_63' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_276 : Operation 4297 [1/1] (0.00ns)   --->   "%tmp_441 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_63" [CCode/viterbi.c:62]   --->   Operation 4297 'bitconcatenate' 'tmp_441' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_276 : Operation 4298 [1/1] (0.00ns)   --->   "%llike_addr_126 = getelementptr i64 %llike, i64 0, i64 %tmp_441" [CCode/viterbi.c:62]   --->   Operation 4298 'getelementptr' 'llike_addr_126' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_276 : Operation 4299 [2/2] (5.46ns)   --->   "%tmp_268 = fcmp_olt  i64 %p_3_24, i64 %select_ln63_46" [CCode/viterbi.c:63]   --->   Operation 4299 'dcmp' 'tmp_268' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 4300 [1/5] (8.23ns)   --->   "%p_3_50 = dadd i64 %llike_load_118, i64 %bitcast_ln62_51" [CCode/viterbi.c:62]   --->   Operation 4300 'dadd' 'p_3_50' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 4301 [2/5] (8.23ns)   --->   "%p_3_51 = dadd i64 %llike_load_119, i64 %bitcast_ln62_52" [CCode/viterbi.c:62]   --->   Operation 4301 'dadd' 'p_3_51' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 4302 [3/5] (8.23ns)   --->   "%p_3_52 = dadd i64 %llike_load_120, i64 %bitcast_ln62_53" [CCode/viterbi.c:62]   --->   Operation 4302 'dadd' 'p_3_52' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 4303 [4/5] (8.23ns)   --->   "%p_3_53 = dadd i64 %llike_load_121, i64 %bitcast_ln62_54" [CCode/viterbi.c:62]   --->   Operation 4303 'dadd' 'p_3_53' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 4304 [1/1] (0.00ns)   --->   "%bitcast_ln62_55 = bitcast i64 %transition_load_120" [CCode/viterbi.c:62]   --->   Operation 4304 'bitcast' 'bitcast_ln62_55' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_276 : Operation 4305 [5/5] (8.23ns)   --->   "%p_3_54 = dadd i64 %llike_load_122, i64 %bitcast_ln62_55" [CCode/viterbi.c:62]   --->   Operation 4305 'dadd' 'p_3_54' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 4306 [1/2] (3.25ns)   --->   "%llike_load_123 = load i14 %llike_addr_125" [CCode/viterbi.c:62]   --->   Operation 4306 'load' 'llike_load_123' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_276 : Operation 4307 [1/2] (3.25ns)   --->   "%transition_load_121 = load i12 %transition_addr_121" [CCode/viterbi.c:62]   --->   Operation 4307 'load' 'transition_load_121' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_276 : Operation 4308 [2/2] (3.25ns)   --->   "%llike_load_124 = load i14 %llike_addr_126" [CCode/viterbi.c:62]   --->   Operation 4308 'load' 'llike_load_124' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_276 : Operation 4309 [1/1] (0.00ns)   --->   "%sext_ln62_16 = sext i10 %add_ln62_7" [CCode/viterbi.c:62]   --->   Operation 4309 'sext' 'sext_ln62_16' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_276 : Operation 4310 [1/1] (0.00ns)   --->   "%zext_ln62_62 = zext i12 %sext_ln62_16" [CCode/viterbi.c:62]   --->   Operation 4310 'zext' 'zext_ln62_62' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_276 : Operation 4311 [1/1] (0.00ns)   --->   "%transition_addr_122 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_62" [CCode/viterbi.c:62]   --->   Operation 4311 'getelementptr' 'transition_addr_122' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_276 : Operation 4312 [2/2] (3.25ns)   --->   "%transition_load_122 = load i12 %transition_addr_122" [CCode/viterbi.c:62]   --->   Operation 4312 'load' 'transition_load_122' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 277 <SV = 69> <Delay = 8.23>
ST_277 : Operation 4313 [1/1] (0.00ns)   --->   "%or_ln62_64 = or i15 %tmp_382, i15 59" [CCode/viterbi.c:62]   --->   Operation 4313 'or' 'or_ln62_64' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_277 : Operation 4314 [1/1] (0.00ns)   --->   "%tmp_442 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_64" [CCode/viterbi.c:62]   --->   Operation 4314 'bitconcatenate' 'tmp_442' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_277 : Operation 4315 [1/1] (0.00ns)   --->   "%llike_addr_127 = getelementptr i64 %llike, i64 0, i64 %tmp_442" [CCode/viterbi.c:62]   --->   Operation 4315 'getelementptr' 'llike_addr_127' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_277 : Operation 4316 [1/1] (0.00ns)   --->   "%bitcast_ln63_50 = bitcast i64 %p_3_24" [CCode/viterbi.c:63]   --->   Operation 4316 'bitcast' 'bitcast_ln63_50' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_277 : Operation 4317 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_50, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4317 'partselect' 'tmp_266' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_277 : Operation 4318 [1/1] (0.00ns)   --->   "%trunc_ln63_50 = trunc i64 %bitcast_ln63_50" [CCode/viterbi.c:63]   --->   Operation 4318 'trunc' 'trunc_ln63_50' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_277 : Operation 4319 [1/1] (0.00ns)   --->   "%bitcast_ln63_51 = bitcast i64 %select_ln63_46" [CCode/viterbi.c:63]   --->   Operation 4319 'bitcast' 'bitcast_ln63_51' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_277 : Operation 4320 [1/1] (0.00ns)   --->   "%tmp_267 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_51, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4320 'partselect' 'tmp_267' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_277 : Operation 4321 [1/1] (0.00ns)   --->   "%trunc_ln63_51 = trunc i64 %bitcast_ln63_51" [CCode/viterbi.c:63]   --->   Operation 4321 'trunc' 'trunc_ln63_51' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_277 : Operation 4322 [1/1] (1.88ns)   --->   "%icmp_ln63_100 = icmp_ne  i11 %tmp_266, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4322 'icmp' 'icmp_ln63_100' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 4323 [1/1] (2.89ns)   --->   "%icmp_ln63_101 = icmp_eq  i52 %trunc_ln63_50, i52 0" [CCode/viterbi.c:63]   --->   Operation 4323 'icmp' 'icmp_ln63_101' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 4324 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_51)   --->   "%or_ln63_81 = or i1 %icmp_ln63_101, i1 %icmp_ln63_100" [CCode/viterbi.c:63]   --->   Operation 4324 'or' 'or_ln63_81' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 4325 [1/1] (1.88ns)   --->   "%icmp_ln63_102 = icmp_ne  i11 %tmp_267, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4325 'icmp' 'icmp_ln63_102' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 4326 [1/1] (2.89ns)   --->   "%icmp_ln63_103 = icmp_eq  i52 %trunc_ln63_51, i52 0" [CCode/viterbi.c:63]   --->   Operation 4326 'icmp' 'icmp_ln63_103' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 4327 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_51)   --->   "%or_ln63_82 = or i1 %icmp_ln63_103, i1 %icmp_ln63_102" [CCode/viterbi.c:63]   --->   Operation 4327 'or' 'or_ln63_82' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 4328 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_51)   --->   "%and_ln63_50 = and i1 %or_ln63_81, i1 %or_ln63_82" [CCode/viterbi.c:63]   --->   Operation 4328 'and' 'and_ln63_50' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 4329 [1/2] (5.46ns)   --->   "%tmp_268 = fcmp_olt  i64 %p_3_24, i64 %select_ln63_46" [CCode/viterbi.c:63]   --->   Operation 4329 'dcmp' 'tmp_268' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 4330 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_51 = and i1 %and_ln63_50, i1 %tmp_268" [CCode/viterbi.c:63]   --->   Operation 4330 'and' 'and_ln63_51' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 4331 [1/1] (1.48ns)   --->   "%select_ln63_49 = select i1 %and_ln63_51, i64 %p_3_24, i64 %select_ln63_46" [CCode/viterbi.c:63]   --->   Operation 4331 'select' 'select_ln63_49' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_277 : Operation 4332 [1/5] (8.23ns)   --->   "%p_3_51 = dadd i64 %llike_load_119, i64 %bitcast_ln62_52" [CCode/viterbi.c:62]   --->   Operation 4332 'dadd' 'p_3_51' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 4333 [2/5] (8.23ns)   --->   "%p_3_52 = dadd i64 %llike_load_120, i64 %bitcast_ln62_53" [CCode/viterbi.c:62]   --->   Operation 4333 'dadd' 'p_3_52' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 4334 [3/5] (8.23ns)   --->   "%p_3_53 = dadd i64 %llike_load_121, i64 %bitcast_ln62_54" [CCode/viterbi.c:62]   --->   Operation 4334 'dadd' 'p_3_53' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 4335 [4/5] (8.23ns)   --->   "%p_3_54 = dadd i64 %llike_load_122, i64 %bitcast_ln62_55" [CCode/viterbi.c:62]   --->   Operation 4335 'dadd' 'p_3_54' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 4336 [1/1] (0.00ns)   --->   "%bitcast_ln62_56 = bitcast i64 %transition_load_121" [CCode/viterbi.c:62]   --->   Operation 4336 'bitcast' 'bitcast_ln62_56' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_277 : Operation 4337 [5/5] (8.23ns)   --->   "%p_3_55 = dadd i64 %llike_load_123, i64 %bitcast_ln62_56" [CCode/viterbi.c:62]   --->   Operation 4337 'dadd' 'p_3_55' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 4338 [1/2] (3.25ns)   --->   "%llike_load_124 = load i14 %llike_addr_126" [CCode/viterbi.c:62]   --->   Operation 4338 'load' 'llike_load_124' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_277 : Operation 4339 [1/2] (3.25ns)   --->   "%transition_load_122 = load i12 %transition_addr_122" [CCode/viterbi.c:62]   --->   Operation 4339 'load' 'transition_load_122' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_277 : Operation 4340 [2/2] (3.25ns)   --->   "%llike_load_125 = load i14 %llike_addr_127" [CCode/viterbi.c:62]   --->   Operation 4340 'load' 'llike_load_125' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_277 : Operation 4341 [1/1] (0.00ns)   --->   "%sext_ln62_17 = sext i10 %add_ln62_8" [CCode/viterbi.c:62]   --->   Operation 4341 'sext' 'sext_ln62_17' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_277 : Operation 4342 [1/1] (0.00ns)   --->   "%zext_ln62_63 = zext i12 %sext_ln62_17" [CCode/viterbi.c:62]   --->   Operation 4342 'zext' 'zext_ln62_63' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_277 : Operation 4343 [1/1] (0.00ns)   --->   "%transition_addr_123 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_63" [CCode/viterbi.c:62]   --->   Operation 4343 'getelementptr' 'transition_addr_123' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_277 : Operation 4344 [2/2] (3.25ns)   --->   "%transition_load_123 = load i12 %transition_addr_123" [CCode/viterbi.c:62]   --->   Operation 4344 'load' 'transition_load_123' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 278 <SV = 70> <Delay = 8.23>
ST_278 : Operation 4345 [1/1] (0.00ns)   --->   "%or_ln62_65 = or i15 %tmp_382, i15 60" [CCode/viterbi.c:62]   --->   Operation 4345 'or' 'or_ln62_65' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_278 : Operation 4346 [1/1] (0.00ns)   --->   "%tmp_443 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_65" [CCode/viterbi.c:62]   --->   Operation 4346 'bitconcatenate' 'tmp_443' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_278 : Operation 4347 [1/1] (0.00ns)   --->   "%llike_addr_128 = getelementptr i64 %llike, i64 0, i64 %tmp_443" [CCode/viterbi.c:62]   --->   Operation 4347 'getelementptr' 'llike_addr_128' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_278 : Operation 4348 [2/2] (5.46ns)   --->   "%tmp_271 = fcmp_olt  i64 %p_3_25, i64 %select_ln63_49" [CCode/viterbi.c:63]   --->   Operation 4348 'dcmp' 'tmp_271' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 4349 [1/5] (8.23ns)   --->   "%p_3_52 = dadd i64 %llike_load_120, i64 %bitcast_ln62_53" [CCode/viterbi.c:62]   --->   Operation 4349 'dadd' 'p_3_52' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 4350 [2/5] (8.23ns)   --->   "%p_3_53 = dadd i64 %llike_load_121, i64 %bitcast_ln62_54" [CCode/viterbi.c:62]   --->   Operation 4350 'dadd' 'p_3_53' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 4351 [3/5] (8.23ns)   --->   "%p_3_54 = dadd i64 %llike_load_122, i64 %bitcast_ln62_55" [CCode/viterbi.c:62]   --->   Operation 4351 'dadd' 'p_3_54' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 4352 [4/5] (8.23ns)   --->   "%p_3_55 = dadd i64 %llike_load_123, i64 %bitcast_ln62_56" [CCode/viterbi.c:62]   --->   Operation 4352 'dadd' 'p_3_55' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 4353 [1/1] (0.00ns)   --->   "%bitcast_ln62_57 = bitcast i64 %transition_load_122" [CCode/viterbi.c:62]   --->   Operation 4353 'bitcast' 'bitcast_ln62_57' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_278 : Operation 4354 [5/5] (8.23ns)   --->   "%p_3_56 = dadd i64 %llike_load_124, i64 %bitcast_ln62_57" [CCode/viterbi.c:62]   --->   Operation 4354 'dadd' 'p_3_56' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 4355 [1/2] (3.25ns)   --->   "%llike_load_125 = load i14 %llike_addr_127" [CCode/viterbi.c:62]   --->   Operation 4355 'load' 'llike_load_125' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_278 : Operation 4356 [1/2] (3.25ns)   --->   "%transition_load_123 = load i12 %transition_addr_123" [CCode/viterbi.c:62]   --->   Operation 4356 'load' 'transition_load_123' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_278 : Operation 4357 [2/2] (3.25ns)   --->   "%llike_load_126 = load i14 %llike_addr_128" [CCode/viterbi.c:62]   --->   Operation 4357 'load' 'llike_load_126' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_278 : Operation 4358 [1/1] (0.00ns)   --->   "%sext_ln62_18 = sext i9 %or_ln1" [CCode/viterbi.c:62]   --->   Operation 4358 'sext' 'sext_ln62_18' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_278 : Operation 4359 [1/1] (0.00ns)   --->   "%zext_ln62_64 = zext i12 %sext_ln62_18" [CCode/viterbi.c:62]   --->   Operation 4359 'zext' 'zext_ln62_64' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_278 : Operation 4360 [1/1] (0.00ns)   --->   "%transition_addr_124 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_64" [CCode/viterbi.c:62]   --->   Operation 4360 'getelementptr' 'transition_addr_124' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_278 : Operation 4361 [2/2] (3.25ns)   --->   "%transition_load_124 = load i12 %transition_addr_124" [CCode/viterbi.c:62]   --->   Operation 4361 'load' 'transition_load_124' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 279 <SV = 71> <Delay = 8.23>
ST_279 : Operation 4362 [1/1] (0.00ns)   --->   "%or_ln62_66 = or i15 %tmp_382, i15 61" [CCode/viterbi.c:62]   --->   Operation 4362 'or' 'or_ln62_66' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_279 : Operation 4363 [1/1] (0.00ns)   --->   "%tmp_444 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_66" [CCode/viterbi.c:62]   --->   Operation 4363 'bitconcatenate' 'tmp_444' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_279 : Operation 4364 [1/1] (0.00ns)   --->   "%llike_addr_129 = getelementptr i64 %llike, i64 0, i64 %tmp_444" [CCode/viterbi.c:62]   --->   Operation 4364 'getelementptr' 'llike_addr_129' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_279 : Operation 4365 [1/1] (0.00ns)   --->   "%bitcast_ln63_52 = bitcast i64 %p_3_25" [CCode/viterbi.c:63]   --->   Operation 4365 'bitcast' 'bitcast_ln63_52' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_279 : Operation 4366 [1/1] (0.00ns)   --->   "%tmp_269 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_52, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4366 'partselect' 'tmp_269' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_279 : Operation 4367 [1/1] (0.00ns)   --->   "%trunc_ln63_52 = trunc i64 %bitcast_ln63_52" [CCode/viterbi.c:63]   --->   Operation 4367 'trunc' 'trunc_ln63_52' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_279 : Operation 4368 [1/1] (0.00ns)   --->   "%bitcast_ln63_53 = bitcast i64 %select_ln63_49" [CCode/viterbi.c:63]   --->   Operation 4368 'bitcast' 'bitcast_ln63_53' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_279 : Operation 4369 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_53, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4369 'partselect' 'tmp_270' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_279 : Operation 4370 [1/1] (0.00ns)   --->   "%trunc_ln63_53 = trunc i64 %bitcast_ln63_53" [CCode/viterbi.c:63]   --->   Operation 4370 'trunc' 'trunc_ln63_53' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_279 : Operation 4371 [1/1] (1.88ns)   --->   "%icmp_ln63_104 = icmp_ne  i11 %tmp_269, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4371 'icmp' 'icmp_ln63_104' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 4372 [1/1] (2.89ns)   --->   "%icmp_ln63_105 = icmp_eq  i52 %trunc_ln63_52, i52 0" [CCode/viterbi.c:63]   --->   Operation 4372 'icmp' 'icmp_ln63_105' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 4373 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_53)   --->   "%or_ln63_83 = or i1 %icmp_ln63_105, i1 %icmp_ln63_104" [CCode/viterbi.c:63]   --->   Operation 4373 'or' 'or_ln63_83' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 4374 [1/1] (1.88ns)   --->   "%icmp_ln63_106 = icmp_ne  i11 %tmp_270, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4374 'icmp' 'icmp_ln63_106' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 4375 [1/1] (2.89ns)   --->   "%icmp_ln63_107 = icmp_eq  i52 %trunc_ln63_53, i52 0" [CCode/viterbi.c:63]   --->   Operation 4375 'icmp' 'icmp_ln63_107' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 4376 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_53)   --->   "%or_ln63_84 = or i1 %icmp_ln63_107, i1 %icmp_ln63_106" [CCode/viterbi.c:63]   --->   Operation 4376 'or' 'or_ln63_84' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 4377 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_53)   --->   "%and_ln63_52 = and i1 %or_ln63_83, i1 %or_ln63_84" [CCode/viterbi.c:63]   --->   Operation 4377 'and' 'and_ln63_52' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 4378 [1/2] (5.46ns)   --->   "%tmp_271 = fcmp_olt  i64 %p_3_25, i64 %select_ln63_49" [CCode/viterbi.c:63]   --->   Operation 4378 'dcmp' 'tmp_271' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 4379 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_53 = and i1 %and_ln63_52, i1 %tmp_271" [CCode/viterbi.c:63]   --->   Operation 4379 'and' 'and_ln63_53' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 4380 [1/1] (1.48ns)   --->   "%select_ln63_50 = select i1 %and_ln63_53, i64 %p_3_25, i64 %select_ln63_49" [CCode/viterbi.c:63]   --->   Operation 4380 'select' 'select_ln63_50' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_279 : Operation 4381 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_52)   --->   "%select_ln63_51 = select i1 %and_ln63_53, i5 27, i5 26" [CCode/viterbi.c:63]   --->   Operation 4381 'select' 'select_ln63_51' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_279 : Operation 4382 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_52)   --->   "%or_ln63_12 = or i1 %and_ln63_53, i1 %and_ln63_51" [CCode/viterbi.c:63]   --->   Operation 4382 'or' 'or_ln63_12' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 4383 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln63_52 = select i1 %or_ln63_12, i5 %select_ln63_51, i5 %select_ln63_48" [CCode/viterbi.c:63]   --->   Operation 4383 'select' 'select_ln63_52' <Predicate = (!tmp_381)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_279 : Operation 4384 [1/5] (8.23ns)   --->   "%p_3_53 = dadd i64 %llike_load_121, i64 %bitcast_ln62_54" [CCode/viterbi.c:62]   --->   Operation 4384 'dadd' 'p_3_53' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 4385 [2/5] (8.23ns)   --->   "%p_3_54 = dadd i64 %llike_load_122, i64 %bitcast_ln62_55" [CCode/viterbi.c:62]   --->   Operation 4385 'dadd' 'p_3_54' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 4386 [3/5] (8.23ns)   --->   "%p_3_55 = dadd i64 %llike_load_123, i64 %bitcast_ln62_56" [CCode/viterbi.c:62]   --->   Operation 4386 'dadd' 'p_3_55' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 4387 [4/5] (8.23ns)   --->   "%p_3_56 = dadd i64 %llike_load_124, i64 %bitcast_ln62_57" [CCode/viterbi.c:62]   --->   Operation 4387 'dadd' 'p_3_56' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 4388 [1/1] (0.00ns)   --->   "%bitcast_ln62_58 = bitcast i64 %transition_load_123" [CCode/viterbi.c:62]   --->   Operation 4388 'bitcast' 'bitcast_ln62_58' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_279 : Operation 4389 [5/5] (8.23ns)   --->   "%p_3_57 = dadd i64 %llike_load_125, i64 %bitcast_ln62_58" [CCode/viterbi.c:62]   --->   Operation 4389 'dadd' 'p_3_57' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 4390 [1/2] (3.25ns)   --->   "%llike_load_126 = load i14 %llike_addr_128" [CCode/viterbi.c:62]   --->   Operation 4390 'load' 'llike_load_126' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_279 : Operation 4391 [1/2] (3.25ns)   --->   "%transition_load_124 = load i12 %transition_addr_124" [CCode/viterbi.c:62]   --->   Operation 4391 'load' 'transition_load_124' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_279 : Operation 4392 [2/2] (3.25ns)   --->   "%llike_load_127 = load i14 %llike_addr_129" [CCode/viterbi.c:62]   --->   Operation 4392 'load' 'llike_load_127' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_279 : Operation 4393 [1/1] (1.82ns)   --->   "%add_ln62_33 = add i9 %zext_ln60_2, i9 320" [CCode/viterbi.c:62]   --->   Operation 4393 'add' 'add_ln62_33' <Predicate = (!tmp_381)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 4394 [1/1] (0.00ns)   --->   "%sext_ln62_19 = sext i9 %add_ln62_33" [CCode/viterbi.c:62]   --->   Operation 4394 'sext' 'sext_ln62_19' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_279 : Operation 4395 [1/1] (0.00ns)   --->   "%zext_ln62_65 = zext i12 %sext_ln62_19" [CCode/viterbi.c:62]   --->   Operation 4395 'zext' 'zext_ln62_65' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_279 : Operation 4396 [1/1] (0.00ns)   --->   "%transition_addr_125 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_65" [CCode/viterbi.c:62]   --->   Operation 4396 'getelementptr' 'transition_addr_125' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_279 : Operation 4397 [2/2] (3.25ns)   --->   "%transition_load_125 = load i12 %transition_addr_125" [CCode/viterbi.c:62]   --->   Operation 4397 'load' 'transition_load_125' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 280 <SV = 72> <Delay = 8.23>
ST_280 : Operation 4398 [1/1] (0.00ns)   --->   "%or_ln62_67 = or i15 %tmp_382, i15 62" [CCode/viterbi.c:62]   --->   Operation 4398 'or' 'or_ln62_67' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_280 : Operation 4399 [1/1] (0.00ns)   --->   "%tmp_445 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_67" [CCode/viterbi.c:62]   --->   Operation 4399 'bitconcatenate' 'tmp_445' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_280 : Operation 4400 [1/1] (0.00ns)   --->   "%llike_addr_130 = getelementptr i64 %llike, i64 0, i64 %tmp_445" [CCode/viterbi.c:62]   --->   Operation 4400 'getelementptr' 'llike_addr_130' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_280 : Operation 4401 [2/2] (5.46ns)   --->   "%tmp_274 = fcmp_olt  i64 %p_3_26, i64 %select_ln63_50" [CCode/viterbi.c:63]   --->   Operation 4401 'dcmp' 'tmp_274' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 4402 [1/5] (8.23ns)   --->   "%p_3_54 = dadd i64 %llike_load_122, i64 %bitcast_ln62_55" [CCode/viterbi.c:62]   --->   Operation 4402 'dadd' 'p_3_54' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 4403 [2/5] (8.23ns)   --->   "%p_3_55 = dadd i64 %llike_load_123, i64 %bitcast_ln62_56" [CCode/viterbi.c:62]   --->   Operation 4403 'dadd' 'p_3_55' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 4404 [3/5] (8.23ns)   --->   "%p_3_56 = dadd i64 %llike_load_124, i64 %bitcast_ln62_57" [CCode/viterbi.c:62]   --->   Operation 4404 'dadd' 'p_3_56' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 4405 [4/5] (8.23ns)   --->   "%p_3_57 = dadd i64 %llike_load_125, i64 %bitcast_ln62_58" [CCode/viterbi.c:62]   --->   Operation 4405 'dadd' 'p_3_57' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 4406 [1/1] (0.00ns)   --->   "%bitcast_ln62_59 = bitcast i64 %transition_load_124" [CCode/viterbi.c:62]   --->   Operation 4406 'bitcast' 'bitcast_ln62_59' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_280 : Operation 4407 [5/5] (8.23ns)   --->   "%p_3_58 = dadd i64 %llike_load_126, i64 %bitcast_ln62_59" [CCode/viterbi.c:62]   --->   Operation 4407 'dadd' 'p_3_58' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 4408 [1/2] (3.25ns)   --->   "%llike_load_127 = load i14 %llike_addr_129" [CCode/viterbi.c:62]   --->   Operation 4408 'load' 'llike_load_127' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_280 : Operation 4409 [1/2] (3.25ns)   --->   "%transition_load_125 = load i12 %transition_addr_125" [CCode/viterbi.c:62]   --->   Operation 4409 'load' 'transition_load_125' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_280 : Operation 4410 [2/2] (3.25ns)   --->   "%llike_load_128 = load i14 %llike_addr_130" [CCode/viterbi.c:62]   --->   Operation 4410 'load' 'llike_load_128' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_280 : Operation 4411 [1/1] (0.00ns)   --->   "%sext_ln62_20 = sext i8 %xor_ln62" [CCode/viterbi.c:62]   --->   Operation 4411 'sext' 'sext_ln62_20' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_280 : Operation 4412 [1/1] (0.00ns)   --->   "%zext_ln62_66 = zext i12 %sext_ln62_20" [CCode/viterbi.c:62]   --->   Operation 4412 'zext' 'zext_ln62_66' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_280 : Operation 4413 [1/1] (0.00ns)   --->   "%transition_addr_126 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_66" [CCode/viterbi.c:62]   --->   Operation 4413 'getelementptr' 'transition_addr_126' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_280 : Operation 4414 [2/2] (3.25ns)   --->   "%transition_load_126 = load i12 %transition_addr_126" [CCode/viterbi.c:62]   --->   Operation 4414 'load' 'transition_load_126' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 281 <SV = 73> <Delay = 8.23>
ST_281 : Operation 4415 [1/1] (0.00ns)   --->   "%or_ln62_68 = or i15 %tmp_382, i15 63" [CCode/viterbi.c:62]   --->   Operation 4415 'or' 'or_ln62_68' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_281 : Operation 4416 [1/1] (0.00ns)   --->   "%tmp_446 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 0, i15 %or_ln62_68" [CCode/viterbi.c:62]   --->   Operation 4416 'bitconcatenate' 'tmp_446' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_281 : Operation 4417 [1/1] (0.00ns)   --->   "%llike_addr_131 = getelementptr i64 %llike, i64 0, i64 %tmp_446" [CCode/viterbi.c:62]   --->   Operation 4417 'getelementptr' 'llike_addr_131' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_281 : Operation 4418 [1/1] (0.00ns)   --->   "%bitcast_ln63_54 = bitcast i64 %p_3_26" [CCode/viterbi.c:63]   --->   Operation 4418 'bitcast' 'bitcast_ln63_54' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_281 : Operation 4419 [1/1] (0.00ns)   --->   "%tmp_272 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_54, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4419 'partselect' 'tmp_272' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_281 : Operation 4420 [1/1] (0.00ns)   --->   "%trunc_ln63_54 = trunc i64 %bitcast_ln63_54" [CCode/viterbi.c:63]   --->   Operation 4420 'trunc' 'trunc_ln63_54' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_281 : Operation 4421 [1/1] (0.00ns)   --->   "%bitcast_ln63_55 = bitcast i64 %select_ln63_50" [CCode/viterbi.c:63]   --->   Operation 4421 'bitcast' 'bitcast_ln63_55' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_281 : Operation 4422 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_55, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4422 'partselect' 'tmp_273' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_281 : Operation 4423 [1/1] (0.00ns)   --->   "%trunc_ln63_55 = trunc i64 %bitcast_ln63_55" [CCode/viterbi.c:63]   --->   Operation 4423 'trunc' 'trunc_ln63_55' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_281 : Operation 4424 [1/1] (1.88ns)   --->   "%icmp_ln63_108 = icmp_ne  i11 %tmp_272, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4424 'icmp' 'icmp_ln63_108' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 4425 [1/1] (2.89ns)   --->   "%icmp_ln63_109 = icmp_eq  i52 %trunc_ln63_54, i52 0" [CCode/viterbi.c:63]   --->   Operation 4425 'icmp' 'icmp_ln63_109' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 4426 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_55)   --->   "%or_ln63_85 = or i1 %icmp_ln63_109, i1 %icmp_ln63_108" [CCode/viterbi.c:63]   --->   Operation 4426 'or' 'or_ln63_85' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 4427 [1/1] (1.88ns)   --->   "%icmp_ln63_110 = icmp_ne  i11 %tmp_273, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4427 'icmp' 'icmp_ln63_110' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 4428 [1/1] (2.89ns)   --->   "%icmp_ln63_111 = icmp_eq  i52 %trunc_ln63_55, i52 0" [CCode/viterbi.c:63]   --->   Operation 4428 'icmp' 'icmp_ln63_111' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 4429 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_55)   --->   "%or_ln63_86 = or i1 %icmp_ln63_111, i1 %icmp_ln63_110" [CCode/viterbi.c:63]   --->   Operation 4429 'or' 'or_ln63_86' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 4430 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_55)   --->   "%and_ln63_54 = and i1 %or_ln63_85, i1 %or_ln63_86" [CCode/viterbi.c:63]   --->   Operation 4430 'and' 'and_ln63_54' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 4431 [1/2] (5.46ns)   --->   "%tmp_274 = fcmp_olt  i64 %p_3_26, i64 %select_ln63_50" [CCode/viterbi.c:63]   --->   Operation 4431 'dcmp' 'tmp_274' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 4432 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_55 = and i1 %and_ln63_54, i1 %tmp_274" [CCode/viterbi.c:63]   --->   Operation 4432 'and' 'and_ln63_55' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 4433 [1/1] (1.48ns)   --->   "%select_ln63_53 = select i1 %and_ln63_55, i64 %p_3_26, i64 %select_ln63_50" [CCode/viterbi.c:63]   --->   Operation 4433 'select' 'select_ln63_53' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_281 : Operation 4434 [1/5] (8.23ns)   --->   "%p_3_55 = dadd i64 %llike_load_123, i64 %bitcast_ln62_56" [CCode/viterbi.c:62]   --->   Operation 4434 'dadd' 'p_3_55' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 4435 [2/5] (8.23ns)   --->   "%p_3_56 = dadd i64 %llike_load_124, i64 %bitcast_ln62_57" [CCode/viterbi.c:62]   --->   Operation 4435 'dadd' 'p_3_56' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 4436 [3/5] (8.23ns)   --->   "%p_3_57 = dadd i64 %llike_load_125, i64 %bitcast_ln62_58" [CCode/viterbi.c:62]   --->   Operation 4436 'dadd' 'p_3_57' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 4437 [4/5] (8.23ns)   --->   "%p_3_58 = dadd i64 %llike_load_126, i64 %bitcast_ln62_59" [CCode/viterbi.c:62]   --->   Operation 4437 'dadd' 'p_3_58' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 4438 [1/1] (0.00ns)   --->   "%bitcast_ln62_60 = bitcast i64 %transition_load_125" [CCode/viterbi.c:62]   --->   Operation 4438 'bitcast' 'bitcast_ln62_60' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_281 : Operation 4439 [5/5] (8.23ns)   --->   "%p_3_59 = dadd i64 %llike_load_127, i64 %bitcast_ln62_60" [CCode/viterbi.c:62]   --->   Operation 4439 'dadd' 'p_3_59' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 4440 [1/2] (3.25ns)   --->   "%llike_load_128 = load i14 %llike_addr_130" [CCode/viterbi.c:62]   --->   Operation 4440 'load' 'llike_load_128' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_281 : Operation 4441 [1/2] (3.25ns)   --->   "%transition_load_126 = load i12 %transition_addr_126" [CCode/viterbi.c:62]   --->   Operation 4441 'load' 'transition_load_126' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_281 : Operation 4442 [2/2] (3.25ns)   --->   "%llike_load_129 = load i14 %llike_addr_131" [CCode/viterbi.c:62]   --->   Operation 4442 'load' 'llike_load_129' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_281 : Operation 4443 [1/1] (1.91ns)   --->   "%add_ln62_34 = add i9 %zext_ln60_2, i9 448" [CCode/viterbi.c:62]   --->   Operation 4443 'add' 'add_ln62_34' <Predicate = (!tmp_381)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 4444 [1/1] (0.00ns)   --->   "%sext_ln62_21 = sext i9 %add_ln62_34" [CCode/viterbi.c:62]   --->   Operation 4444 'sext' 'sext_ln62_21' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_281 : Operation 4445 [1/1] (0.00ns)   --->   "%zext_ln62_67 = zext i12 %sext_ln62_21" [CCode/viterbi.c:62]   --->   Operation 4445 'zext' 'zext_ln62_67' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_281 : Operation 4446 [1/1] (0.00ns)   --->   "%transition_addr_127 = getelementptr i64 %transition, i64 0, i64 %zext_ln62_67" [CCode/viterbi.c:62]   --->   Operation 4446 'getelementptr' 'transition_addr_127' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_281 : Operation 4447 [2/2] (3.25ns)   --->   "%transition_load_127 = load i12 %transition_addr_127" [CCode/viterbi.c:62]   --->   Operation 4447 'load' 'transition_load_127' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 282 <SV = 74> <Delay = 8.23>
ST_282 : Operation 4448 [2/2] (5.46ns)   --->   "%tmp_277 = fcmp_olt  i64 %p_3_27, i64 %select_ln63_53" [CCode/viterbi.c:63]   --->   Operation 4448 'dcmp' 'tmp_277' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 4449 [1/5] (8.23ns)   --->   "%p_3_56 = dadd i64 %llike_load_124, i64 %bitcast_ln62_57" [CCode/viterbi.c:62]   --->   Operation 4449 'dadd' 'p_3_56' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 4450 [2/5] (8.23ns)   --->   "%p_3_57 = dadd i64 %llike_load_125, i64 %bitcast_ln62_58" [CCode/viterbi.c:62]   --->   Operation 4450 'dadd' 'p_3_57' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 4451 [3/5] (8.23ns)   --->   "%p_3_58 = dadd i64 %llike_load_126, i64 %bitcast_ln62_59" [CCode/viterbi.c:62]   --->   Operation 4451 'dadd' 'p_3_58' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 4452 [4/5] (8.23ns)   --->   "%p_3_59 = dadd i64 %llike_load_127, i64 %bitcast_ln62_60" [CCode/viterbi.c:62]   --->   Operation 4452 'dadd' 'p_3_59' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 4453 [1/1] (0.00ns)   --->   "%bitcast_ln62_61 = bitcast i64 %transition_load_126" [CCode/viterbi.c:62]   --->   Operation 4453 'bitcast' 'bitcast_ln62_61' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_282 : Operation 4454 [5/5] (8.23ns)   --->   "%p_3_60 = dadd i64 %llike_load_128, i64 %bitcast_ln62_61" [CCode/viterbi.c:62]   --->   Operation 4454 'dadd' 'p_3_60' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 4455 [1/2] (3.25ns)   --->   "%llike_load_129 = load i14 %llike_addr_131" [CCode/viterbi.c:62]   --->   Operation 4455 'load' 'llike_load_129' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 8960> <RAM>
ST_282 : Operation 4456 [1/2] (3.25ns)   --->   "%transition_load_127 = load i12 %transition_addr_127" [CCode/viterbi.c:62]   --->   Operation 4456 'load' 'transition_load_127' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 283 <SV = 75> <Delay = 8.23>
ST_283 : Operation 4457 [1/1] (0.00ns)   --->   "%bitcast_ln63_56 = bitcast i64 %p_3_27" [CCode/viterbi.c:63]   --->   Operation 4457 'bitcast' 'bitcast_ln63_56' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_283 : Operation 4458 [1/1] (0.00ns)   --->   "%tmp_275 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_56, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4458 'partselect' 'tmp_275' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_283 : Operation 4459 [1/1] (0.00ns)   --->   "%trunc_ln63_56 = trunc i64 %bitcast_ln63_56" [CCode/viterbi.c:63]   --->   Operation 4459 'trunc' 'trunc_ln63_56' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_283 : Operation 4460 [1/1] (0.00ns)   --->   "%bitcast_ln63_57 = bitcast i64 %select_ln63_53" [CCode/viterbi.c:63]   --->   Operation 4460 'bitcast' 'bitcast_ln63_57' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_283 : Operation 4461 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_57, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4461 'partselect' 'tmp_276' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_283 : Operation 4462 [1/1] (0.00ns)   --->   "%trunc_ln63_57 = trunc i64 %bitcast_ln63_57" [CCode/viterbi.c:63]   --->   Operation 4462 'trunc' 'trunc_ln63_57' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_283 : Operation 4463 [1/1] (1.88ns)   --->   "%icmp_ln63_112 = icmp_ne  i11 %tmp_275, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4463 'icmp' 'icmp_ln63_112' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 4464 [1/1] (2.89ns)   --->   "%icmp_ln63_113 = icmp_eq  i52 %trunc_ln63_56, i52 0" [CCode/viterbi.c:63]   --->   Operation 4464 'icmp' 'icmp_ln63_113' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 4465 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_57)   --->   "%or_ln63_87 = or i1 %icmp_ln63_113, i1 %icmp_ln63_112" [CCode/viterbi.c:63]   --->   Operation 4465 'or' 'or_ln63_87' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 4466 [1/1] (1.88ns)   --->   "%icmp_ln63_114 = icmp_ne  i11 %tmp_276, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4466 'icmp' 'icmp_ln63_114' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 4467 [1/1] (2.89ns)   --->   "%icmp_ln63_115 = icmp_eq  i52 %trunc_ln63_57, i52 0" [CCode/viterbi.c:63]   --->   Operation 4467 'icmp' 'icmp_ln63_115' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 4468 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_57)   --->   "%or_ln63_88 = or i1 %icmp_ln63_115, i1 %icmp_ln63_114" [CCode/viterbi.c:63]   --->   Operation 4468 'or' 'or_ln63_88' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 4469 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_57)   --->   "%and_ln63_56 = and i1 %or_ln63_87, i1 %or_ln63_88" [CCode/viterbi.c:63]   --->   Operation 4469 'and' 'and_ln63_56' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 4470 [1/2] (5.46ns)   --->   "%tmp_277 = fcmp_olt  i64 %p_3_27, i64 %select_ln63_53" [CCode/viterbi.c:63]   --->   Operation 4470 'dcmp' 'tmp_277' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 4471 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_57 = and i1 %and_ln63_56, i1 %tmp_277" [CCode/viterbi.c:63]   --->   Operation 4471 'and' 'and_ln63_57' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 4472 [1/1] (1.48ns)   --->   "%select_ln63_54 = select i1 %and_ln63_57, i64 %p_3_27, i64 %select_ln63_53" [CCode/viterbi.c:63]   --->   Operation 4472 'select' 'select_ln63_54' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_283 : Operation 4473 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_56)   --->   "%select_ln63_55 = select i1 %and_ln63_57, i5 29, i5 28" [CCode/viterbi.c:63]   --->   Operation 4473 'select' 'select_ln63_55' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_283 : Operation 4474 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_56)   --->   "%or_ln63_13 = or i1 %and_ln63_57, i1 %and_ln63_55" [CCode/viterbi.c:63]   --->   Operation 4474 'or' 'or_ln63_13' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 4475 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln63_56 = select i1 %or_ln63_13, i5 %select_ln63_55, i5 %select_ln63_52" [CCode/viterbi.c:63]   --->   Operation 4475 'select' 'select_ln63_56' <Predicate = (!tmp_381)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_283 : Operation 4476 [1/5] (8.23ns)   --->   "%p_3_57 = dadd i64 %llike_load_125, i64 %bitcast_ln62_58" [CCode/viterbi.c:62]   --->   Operation 4476 'dadd' 'p_3_57' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 4477 [2/5] (8.23ns)   --->   "%p_3_58 = dadd i64 %llike_load_126, i64 %bitcast_ln62_59" [CCode/viterbi.c:62]   --->   Operation 4477 'dadd' 'p_3_58' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 4478 [3/5] (8.23ns)   --->   "%p_3_59 = dadd i64 %llike_load_127, i64 %bitcast_ln62_60" [CCode/viterbi.c:62]   --->   Operation 4478 'dadd' 'p_3_59' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 4479 [4/5] (8.23ns)   --->   "%p_3_60 = dadd i64 %llike_load_128, i64 %bitcast_ln62_61" [CCode/viterbi.c:62]   --->   Operation 4479 'dadd' 'p_3_60' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 4480 [1/1] (0.00ns)   --->   "%bitcast_ln62_62 = bitcast i64 %transition_load_127" [CCode/viterbi.c:62]   --->   Operation 4480 'bitcast' 'bitcast_ln62_62' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_283 : Operation 4481 [5/5] (8.23ns)   --->   "%p_3_61 = dadd i64 %llike_load_129, i64 %bitcast_ln62_62" [CCode/viterbi.c:62]   --->   Operation 4481 'dadd' 'p_3_61' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 76> <Delay = 8.23>
ST_284 : Operation 4482 [2/2] (5.46ns)   --->   "%tmp_280 = fcmp_olt  i64 %p_3_28, i64 %select_ln63_54" [CCode/viterbi.c:63]   --->   Operation 4482 'dcmp' 'tmp_280' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 4483 [1/5] (8.23ns)   --->   "%p_3_58 = dadd i64 %llike_load_126, i64 %bitcast_ln62_59" [CCode/viterbi.c:62]   --->   Operation 4483 'dadd' 'p_3_58' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 4484 [2/5] (8.23ns)   --->   "%p_3_59 = dadd i64 %llike_load_127, i64 %bitcast_ln62_60" [CCode/viterbi.c:62]   --->   Operation 4484 'dadd' 'p_3_59' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 4485 [3/5] (8.23ns)   --->   "%p_3_60 = dadd i64 %llike_load_128, i64 %bitcast_ln62_61" [CCode/viterbi.c:62]   --->   Operation 4485 'dadd' 'p_3_60' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 4486 [4/5] (8.23ns)   --->   "%p_3_61 = dadd i64 %llike_load_129, i64 %bitcast_ln62_62" [CCode/viterbi.c:62]   --->   Operation 4486 'dadd' 'p_3_61' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 77> <Delay = 8.23>
ST_285 : Operation 4487 [1/1] (0.00ns)   --->   "%bitcast_ln63_58 = bitcast i64 %p_3_28" [CCode/viterbi.c:63]   --->   Operation 4487 'bitcast' 'bitcast_ln63_58' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_285 : Operation 4488 [1/1] (0.00ns)   --->   "%tmp_278 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_58, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4488 'partselect' 'tmp_278' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_285 : Operation 4489 [1/1] (0.00ns)   --->   "%trunc_ln63_58 = trunc i64 %bitcast_ln63_58" [CCode/viterbi.c:63]   --->   Operation 4489 'trunc' 'trunc_ln63_58' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_285 : Operation 4490 [1/1] (0.00ns)   --->   "%bitcast_ln63_59 = bitcast i64 %select_ln63_54" [CCode/viterbi.c:63]   --->   Operation 4490 'bitcast' 'bitcast_ln63_59' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_285 : Operation 4491 [1/1] (0.00ns)   --->   "%tmp_279 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_59, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4491 'partselect' 'tmp_279' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_285 : Operation 4492 [1/1] (0.00ns)   --->   "%trunc_ln63_59 = trunc i64 %bitcast_ln63_59" [CCode/viterbi.c:63]   --->   Operation 4492 'trunc' 'trunc_ln63_59' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_285 : Operation 4493 [1/1] (1.88ns)   --->   "%icmp_ln63_116 = icmp_ne  i11 %tmp_278, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4493 'icmp' 'icmp_ln63_116' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 4494 [1/1] (2.89ns)   --->   "%icmp_ln63_117 = icmp_eq  i52 %trunc_ln63_58, i52 0" [CCode/viterbi.c:63]   --->   Operation 4494 'icmp' 'icmp_ln63_117' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 4495 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_59)   --->   "%or_ln63_89 = or i1 %icmp_ln63_117, i1 %icmp_ln63_116" [CCode/viterbi.c:63]   --->   Operation 4495 'or' 'or_ln63_89' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 4496 [1/1] (1.88ns)   --->   "%icmp_ln63_118 = icmp_ne  i11 %tmp_279, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4496 'icmp' 'icmp_ln63_118' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 4497 [1/1] (2.89ns)   --->   "%icmp_ln63_119 = icmp_eq  i52 %trunc_ln63_59, i52 0" [CCode/viterbi.c:63]   --->   Operation 4497 'icmp' 'icmp_ln63_119' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 4498 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_59)   --->   "%or_ln63_90 = or i1 %icmp_ln63_119, i1 %icmp_ln63_118" [CCode/viterbi.c:63]   --->   Operation 4498 'or' 'or_ln63_90' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 4499 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_59)   --->   "%and_ln63_58 = and i1 %or_ln63_89, i1 %or_ln63_90" [CCode/viterbi.c:63]   --->   Operation 4499 'and' 'and_ln63_58' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 4500 [1/2] (5.46ns)   --->   "%tmp_280 = fcmp_olt  i64 %p_3_28, i64 %select_ln63_54" [CCode/viterbi.c:63]   --->   Operation 4500 'dcmp' 'tmp_280' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 4501 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_59 = and i1 %and_ln63_58, i1 %tmp_280" [CCode/viterbi.c:63]   --->   Operation 4501 'and' 'and_ln63_59' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 4502 [1/1] (1.48ns)   --->   "%select_ln63_57 = select i1 %and_ln63_59, i64 %p_3_28, i64 %select_ln63_54" [CCode/viterbi.c:63]   --->   Operation 4502 'select' 'select_ln63_57' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_285 : Operation 4503 [1/5] (8.23ns)   --->   "%p_3_59 = dadd i64 %llike_load_127, i64 %bitcast_ln62_60" [CCode/viterbi.c:62]   --->   Operation 4503 'dadd' 'p_3_59' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 4504 [2/5] (8.23ns)   --->   "%p_3_60 = dadd i64 %llike_load_128, i64 %bitcast_ln62_61" [CCode/viterbi.c:62]   --->   Operation 4504 'dadd' 'p_3_60' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 4505 [3/5] (8.23ns)   --->   "%p_3_61 = dadd i64 %llike_load_129, i64 %bitcast_ln62_62" [CCode/viterbi.c:62]   --->   Operation 4505 'dadd' 'p_3_61' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 78> <Delay = 8.23>
ST_286 : Operation 4506 [2/2] (5.46ns)   --->   "%tmp_283 = fcmp_olt  i64 %p_3_29, i64 %select_ln63_57" [CCode/viterbi.c:63]   --->   Operation 4506 'dcmp' 'tmp_283' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 4507 [1/5] (8.23ns)   --->   "%p_3_60 = dadd i64 %llike_load_128, i64 %bitcast_ln62_61" [CCode/viterbi.c:62]   --->   Operation 4507 'dadd' 'p_3_60' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 4508 [2/5] (8.23ns)   --->   "%p_3_61 = dadd i64 %llike_load_129, i64 %bitcast_ln62_62" [CCode/viterbi.c:62]   --->   Operation 4508 'dadd' 'p_3_61' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 79> <Delay = 8.23>
ST_287 : Operation 4509 [1/1] (0.00ns)   --->   "%bitcast_ln63_60 = bitcast i64 %p_3_29" [CCode/viterbi.c:63]   --->   Operation 4509 'bitcast' 'bitcast_ln63_60' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_287 : Operation 4510 [1/1] (0.00ns)   --->   "%tmp_281 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_60, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4510 'partselect' 'tmp_281' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_287 : Operation 4511 [1/1] (0.00ns)   --->   "%trunc_ln63_60 = trunc i64 %bitcast_ln63_60" [CCode/viterbi.c:63]   --->   Operation 4511 'trunc' 'trunc_ln63_60' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_287 : Operation 4512 [1/1] (0.00ns)   --->   "%bitcast_ln63_61 = bitcast i64 %select_ln63_57" [CCode/viterbi.c:63]   --->   Operation 4512 'bitcast' 'bitcast_ln63_61' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_287 : Operation 4513 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_61, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4513 'partselect' 'tmp_282' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_287 : Operation 4514 [1/1] (0.00ns)   --->   "%trunc_ln63_61 = trunc i64 %bitcast_ln63_61" [CCode/viterbi.c:63]   --->   Operation 4514 'trunc' 'trunc_ln63_61' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_287 : Operation 4515 [1/1] (1.88ns)   --->   "%icmp_ln63_120 = icmp_ne  i11 %tmp_281, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4515 'icmp' 'icmp_ln63_120' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 4516 [1/1] (2.89ns)   --->   "%icmp_ln63_121 = icmp_eq  i52 %trunc_ln63_60, i52 0" [CCode/viterbi.c:63]   --->   Operation 4516 'icmp' 'icmp_ln63_121' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 4517 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_61)   --->   "%or_ln63_91 = or i1 %icmp_ln63_121, i1 %icmp_ln63_120" [CCode/viterbi.c:63]   --->   Operation 4517 'or' 'or_ln63_91' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 4518 [1/1] (1.88ns)   --->   "%icmp_ln63_122 = icmp_ne  i11 %tmp_282, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4518 'icmp' 'icmp_ln63_122' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 4519 [1/1] (2.89ns)   --->   "%icmp_ln63_123 = icmp_eq  i52 %trunc_ln63_61, i52 0" [CCode/viterbi.c:63]   --->   Operation 4519 'icmp' 'icmp_ln63_123' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 4520 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_61)   --->   "%or_ln63_92 = or i1 %icmp_ln63_123, i1 %icmp_ln63_122" [CCode/viterbi.c:63]   --->   Operation 4520 'or' 'or_ln63_92' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 4521 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_61)   --->   "%and_ln63_60 = and i1 %or_ln63_91, i1 %or_ln63_92" [CCode/viterbi.c:63]   --->   Operation 4521 'and' 'and_ln63_60' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 4522 [1/2] (5.46ns)   --->   "%tmp_283 = fcmp_olt  i64 %p_3_29, i64 %select_ln63_57" [CCode/viterbi.c:63]   --->   Operation 4522 'dcmp' 'tmp_283' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 4523 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_61 = and i1 %and_ln63_60, i1 %tmp_283" [CCode/viterbi.c:63]   --->   Operation 4523 'and' 'and_ln63_61' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 4524 [1/1] (1.48ns)   --->   "%select_ln63_58 = select i1 %and_ln63_61, i64 %p_3_29, i64 %select_ln63_57" [CCode/viterbi.c:63]   --->   Operation 4524 'select' 'select_ln63_58' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_287 : Operation 4525 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_60)   --->   "%select_ln63_59 = select i1 %and_ln63_61, i5 31, i5 30" [CCode/viterbi.c:63]   --->   Operation 4525 'select' 'select_ln63_59' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_287 : Operation 4526 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_60)   --->   "%or_ln63_14 = or i1 %and_ln63_61, i1 %and_ln63_59" [CCode/viterbi.c:63]   --->   Operation 4526 'or' 'or_ln63_14' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 4527 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln63_60 = select i1 %or_ln63_14, i5 %select_ln63_59, i5 %select_ln63_56" [CCode/viterbi.c:63]   --->   Operation 4527 'select' 'select_ln63_60' <Predicate = (!tmp_381)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_287 : Operation 4528 [1/5] (8.23ns)   --->   "%p_3_61 = dadd i64 %llike_load_129, i64 %bitcast_ln62_62" [CCode/viterbi.c:62]   --->   Operation 4528 'dadd' 'p_3_61' <Predicate = (!tmp_381)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 80> <Delay = 5.46>
ST_288 : Operation 4529 [2/2] (5.46ns)   --->   "%tmp_286 = fcmp_olt  i64 %p_3_30, i64 %select_ln63_58" [CCode/viterbi.c:63]   --->   Operation 4529 'dcmp' 'tmp_286' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 81> <Delay = 7.91>
ST_289 : Operation 4530 [1/1] (0.00ns)   --->   "%bitcast_ln63_62 = bitcast i64 %p_3_30" [CCode/viterbi.c:63]   --->   Operation 4530 'bitcast' 'bitcast_ln63_62' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_289 : Operation 4531 [1/1] (0.00ns)   --->   "%tmp_284 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_62, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4531 'partselect' 'tmp_284' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_289 : Operation 4532 [1/1] (0.00ns)   --->   "%trunc_ln63_62 = trunc i64 %bitcast_ln63_62" [CCode/viterbi.c:63]   --->   Operation 4532 'trunc' 'trunc_ln63_62' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_289 : Operation 4533 [1/1] (0.00ns)   --->   "%bitcast_ln63_63 = bitcast i64 %select_ln63_58" [CCode/viterbi.c:63]   --->   Operation 4533 'bitcast' 'bitcast_ln63_63' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_289 : Operation 4534 [1/1] (0.00ns)   --->   "%tmp_285 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_63, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4534 'partselect' 'tmp_285' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_289 : Operation 4535 [1/1] (0.00ns)   --->   "%trunc_ln63_63 = trunc i64 %bitcast_ln63_63" [CCode/viterbi.c:63]   --->   Operation 4535 'trunc' 'trunc_ln63_63' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_289 : Operation 4536 [1/1] (1.88ns)   --->   "%icmp_ln63_124 = icmp_ne  i11 %tmp_284, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4536 'icmp' 'icmp_ln63_124' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 4537 [1/1] (2.89ns)   --->   "%icmp_ln63_125 = icmp_eq  i52 %trunc_ln63_62, i52 0" [CCode/viterbi.c:63]   --->   Operation 4537 'icmp' 'icmp_ln63_125' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 4538 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_63)   --->   "%or_ln63_93 = or i1 %icmp_ln63_125, i1 %icmp_ln63_124" [CCode/viterbi.c:63]   --->   Operation 4538 'or' 'or_ln63_93' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 4539 [1/1] (1.88ns)   --->   "%icmp_ln63_126 = icmp_ne  i11 %tmp_285, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4539 'icmp' 'icmp_ln63_126' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 4540 [1/1] (2.89ns)   --->   "%icmp_ln63_127 = icmp_eq  i52 %trunc_ln63_63, i52 0" [CCode/viterbi.c:63]   --->   Operation 4540 'icmp' 'icmp_ln63_127' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 4541 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_63)   --->   "%or_ln63_94 = or i1 %icmp_ln63_127, i1 %icmp_ln63_126" [CCode/viterbi.c:63]   --->   Operation 4541 'or' 'or_ln63_94' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 4542 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_63)   --->   "%and_ln63_62 = and i1 %or_ln63_93, i1 %or_ln63_94" [CCode/viterbi.c:63]   --->   Operation 4542 'and' 'and_ln63_62' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 4543 [1/2] (5.46ns)   --->   "%tmp_286 = fcmp_olt  i64 %p_3_30, i64 %select_ln63_58" [CCode/viterbi.c:63]   --->   Operation 4543 'dcmp' 'tmp_286' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 4544 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_63 = and i1 %and_ln63_62, i1 %tmp_286" [CCode/viterbi.c:63]   --->   Operation 4544 'and' 'and_ln63_63' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 4545 [1/1] (1.48ns)   --->   "%select_ln63_61 = select i1 %and_ln63_63, i64 %p_3_30, i64 %select_ln63_58" [CCode/viterbi.c:63]   --->   Operation 4545 'select' 'select_ln63_61' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 290 <SV = 82> <Delay = 5.46>
ST_290 : Operation 4546 [2/2] (5.46ns)   --->   "%tmp_289 = fcmp_olt  i64 %p_3_31, i64 %select_ln63_61" [CCode/viterbi.c:63]   --->   Operation 4546 'dcmp' 'tmp_289' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 83> <Delay = 7.91>
ST_291 : Operation 4547 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_64)   --->   "%zext_ln62_51 = zext i5 %select_ln63_60" [CCode/viterbi.c:62]   --->   Operation 4547 'zext' 'zext_ln62_51' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_291 : Operation 4548 [1/1] (0.00ns)   --->   "%bitcast_ln63_64 = bitcast i64 %p_3_31" [CCode/viterbi.c:63]   --->   Operation 4548 'bitcast' 'bitcast_ln63_64' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_291 : Operation 4549 [1/1] (0.00ns)   --->   "%tmp_287 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_64, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4549 'partselect' 'tmp_287' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_291 : Operation 4550 [1/1] (0.00ns)   --->   "%trunc_ln63_64 = trunc i64 %bitcast_ln63_64" [CCode/viterbi.c:63]   --->   Operation 4550 'trunc' 'trunc_ln63_64' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_291 : Operation 4551 [1/1] (0.00ns)   --->   "%bitcast_ln63_65 = bitcast i64 %select_ln63_61" [CCode/viterbi.c:63]   --->   Operation 4551 'bitcast' 'bitcast_ln63_65' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_291 : Operation 4552 [1/1] (0.00ns)   --->   "%tmp_288 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_65, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4552 'partselect' 'tmp_288' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_291 : Operation 4553 [1/1] (0.00ns)   --->   "%trunc_ln63_65 = trunc i64 %bitcast_ln63_65" [CCode/viterbi.c:63]   --->   Operation 4553 'trunc' 'trunc_ln63_65' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_291 : Operation 4554 [1/1] (1.88ns)   --->   "%icmp_ln63_128 = icmp_ne  i11 %tmp_287, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4554 'icmp' 'icmp_ln63_128' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 4555 [1/1] (2.89ns)   --->   "%icmp_ln63_129 = icmp_eq  i52 %trunc_ln63_64, i52 0" [CCode/viterbi.c:63]   --->   Operation 4555 'icmp' 'icmp_ln63_129' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 4556 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_65)   --->   "%or_ln63_95 = or i1 %icmp_ln63_129, i1 %icmp_ln63_128" [CCode/viterbi.c:63]   --->   Operation 4556 'or' 'or_ln63_95' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 4557 [1/1] (1.88ns)   --->   "%icmp_ln63_130 = icmp_ne  i11 %tmp_288, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4557 'icmp' 'icmp_ln63_130' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 4558 [1/1] (2.89ns)   --->   "%icmp_ln63_131 = icmp_eq  i52 %trunc_ln63_65, i52 0" [CCode/viterbi.c:63]   --->   Operation 4558 'icmp' 'icmp_ln63_131' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 4559 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_65)   --->   "%or_ln63_96 = or i1 %icmp_ln63_131, i1 %icmp_ln63_130" [CCode/viterbi.c:63]   --->   Operation 4559 'or' 'or_ln63_96' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 4560 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_65)   --->   "%and_ln63_64 = and i1 %or_ln63_95, i1 %or_ln63_96" [CCode/viterbi.c:63]   --->   Operation 4560 'and' 'and_ln63_64' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 4561 [1/2] (5.46ns)   --->   "%tmp_289 = fcmp_olt  i64 %p_3_31, i64 %select_ln63_61" [CCode/viterbi.c:63]   --->   Operation 4561 'dcmp' 'tmp_289' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 4562 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_65 = and i1 %and_ln63_64, i1 %tmp_289" [CCode/viterbi.c:63]   --->   Operation 4562 'and' 'and_ln63_65' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 4563 [1/1] (1.48ns)   --->   "%select_ln63_62 = select i1 %and_ln63_65, i64 %p_3_31, i64 %select_ln63_61" [CCode/viterbi.c:63]   --->   Operation 4563 'select' 'select_ln63_62' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_291 : Operation 4564 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_64)   --->   "%select_ln63_63 = select i1 %and_ln63_65, i6 33, i6 32" [CCode/viterbi.c:63]   --->   Operation 4564 'select' 'select_ln63_63' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_291 : Operation 4565 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_64)   --->   "%or_ln63_15 = or i1 %and_ln63_65, i1 %and_ln63_63" [CCode/viterbi.c:63]   --->   Operation 4565 'or' 'or_ln63_15' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 4566 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln63_64 = select i1 %or_ln63_15, i6 %select_ln63_63, i6 %zext_ln62_51" [CCode/viterbi.c:63]   --->   Operation 4566 'select' 'select_ln63_64' <Predicate = (!tmp_381)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 292 <SV = 84> <Delay = 5.46>
ST_292 : Operation 4567 [2/2] (5.46ns)   --->   "%tmp_292 = fcmp_olt  i64 %p_3_32, i64 %select_ln63_62" [CCode/viterbi.c:63]   --->   Operation 4567 'dcmp' 'tmp_292' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 85> <Delay = 7.91>
ST_293 : Operation 4568 [1/1] (0.00ns)   --->   "%bitcast_ln63_66 = bitcast i64 %p_3_32" [CCode/viterbi.c:63]   --->   Operation 4568 'bitcast' 'bitcast_ln63_66' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_293 : Operation 4569 [1/1] (0.00ns)   --->   "%tmp_290 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_66, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4569 'partselect' 'tmp_290' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_293 : Operation 4570 [1/1] (0.00ns)   --->   "%trunc_ln63_66 = trunc i64 %bitcast_ln63_66" [CCode/viterbi.c:63]   --->   Operation 4570 'trunc' 'trunc_ln63_66' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_293 : Operation 4571 [1/1] (0.00ns)   --->   "%bitcast_ln63_67 = bitcast i64 %select_ln63_62" [CCode/viterbi.c:63]   --->   Operation 4571 'bitcast' 'bitcast_ln63_67' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_293 : Operation 4572 [1/1] (0.00ns)   --->   "%tmp_291 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_67, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4572 'partselect' 'tmp_291' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_293 : Operation 4573 [1/1] (0.00ns)   --->   "%trunc_ln63_67 = trunc i64 %bitcast_ln63_67" [CCode/viterbi.c:63]   --->   Operation 4573 'trunc' 'trunc_ln63_67' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_293 : Operation 4574 [1/1] (1.88ns)   --->   "%icmp_ln63_132 = icmp_ne  i11 %tmp_290, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4574 'icmp' 'icmp_ln63_132' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 4575 [1/1] (2.89ns)   --->   "%icmp_ln63_133 = icmp_eq  i52 %trunc_ln63_66, i52 0" [CCode/viterbi.c:63]   --->   Operation 4575 'icmp' 'icmp_ln63_133' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 4576 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_67)   --->   "%or_ln63_97 = or i1 %icmp_ln63_133, i1 %icmp_ln63_132" [CCode/viterbi.c:63]   --->   Operation 4576 'or' 'or_ln63_97' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 4577 [1/1] (1.88ns)   --->   "%icmp_ln63_134 = icmp_ne  i11 %tmp_291, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4577 'icmp' 'icmp_ln63_134' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 4578 [1/1] (2.89ns)   --->   "%icmp_ln63_135 = icmp_eq  i52 %trunc_ln63_67, i52 0" [CCode/viterbi.c:63]   --->   Operation 4578 'icmp' 'icmp_ln63_135' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 4579 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_67)   --->   "%or_ln63_98 = or i1 %icmp_ln63_135, i1 %icmp_ln63_134" [CCode/viterbi.c:63]   --->   Operation 4579 'or' 'or_ln63_98' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 4580 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_67)   --->   "%and_ln63_66 = and i1 %or_ln63_97, i1 %or_ln63_98" [CCode/viterbi.c:63]   --->   Operation 4580 'and' 'and_ln63_66' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 4581 [1/2] (5.46ns)   --->   "%tmp_292 = fcmp_olt  i64 %p_3_32, i64 %select_ln63_62" [CCode/viterbi.c:63]   --->   Operation 4581 'dcmp' 'tmp_292' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 4582 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_67 = and i1 %and_ln63_66, i1 %tmp_292" [CCode/viterbi.c:63]   --->   Operation 4582 'and' 'and_ln63_67' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 4583 [1/1] (1.48ns)   --->   "%select_ln63_65 = select i1 %and_ln63_67, i64 %p_3_32, i64 %select_ln63_62" [CCode/viterbi.c:63]   --->   Operation 4583 'select' 'select_ln63_65' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 294 <SV = 86> <Delay = 5.46>
ST_294 : Operation 4584 [2/2] (5.46ns)   --->   "%tmp_295 = fcmp_olt  i64 %p_3_33, i64 %select_ln63_65" [CCode/viterbi.c:63]   --->   Operation 4584 'dcmp' 'tmp_295' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 87> <Delay = 7.91>
ST_295 : Operation 4585 [1/1] (0.00ns)   --->   "%bitcast_ln63_68 = bitcast i64 %p_3_33" [CCode/viterbi.c:63]   --->   Operation 4585 'bitcast' 'bitcast_ln63_68' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_295 : Operation 4586 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_68, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4586 'partselect' 'tmp_293' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_295 : Operation 4587 [1/1] (0.00ns)   --->   "%trunc_ln63_68 = trunc i64 %bitcast_ln63_68" [CCode/viterbi.c:63]   --->   Operation 4587 'trunc' 'trunc_ln63_68' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_295 : Operation 4588 [1/1] (0.00ns)   --->   "%bitcast_ln63_69 = bitcast i64 %select_ln63_65" [CCode/viterbi.c:63]   --->   Operation 4588 'bitcast' 'bitcast_ln63_69' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_295 : Operation 4589 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_69, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4589 'partselect' 'tmp_294' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_295 : Operation 4590 [1/1] (0.00ns)   --->   "%trunc_ln63_69 = trunc i64 %bitcast_ln63_69" [CCode/viterbi.c:63]   --->   Operation 4590 'trunc' 'trunc_ln63_69' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_295 : Operation 4591 [1/1] (1.88ns)   --->   "%icmp_ln63_136 = icmp_ne  i11 %tmp_293, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4591 'icmp' 'icmp_ln63_136' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 4592 [1/1] (2.89ns)   --->   "%icmp_ln63_137 = icmp_eq  i52 %trunc_ln63_68, i52 0" [CCode/viterbi.c:63]   --->   Operation 4592 'icmp' 'icmp_ln63_137' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 4593 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_69)   --->   "%or_ln63_99 = or i1 %icmp_ln63_137, i1 %icmp_ln63_136" [CCode/viterbi.c:63]   --->   Operation 4593 'or' 'or_ln63_99' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 4594 [1/1] (1.88ns)   --->   "%icmp_ln63_138 = icmp_ne  i11 %tmp_294, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4594 'icmp' 'icmp_ln63_138' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 4595 [1/1] (2.89ns)   --->   "%icmp_ln63_139 = icmp_eq  i52 %trunc_ln63_69, i52 0" [CCode/viterbi.c:63]   --->   Operation 4595 'icmp' 'icmp_ln63_139' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 4596 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_69)   --->   "%or_ln63_100 = or i1 %icmp_ln63_139, i1 %icmp_ln63_138" [CCode/viterbi.c:63]   --->   Operation 4596 'or' 'or_ln63_100' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 4597 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_69)   --->   "%and_ln63_68 = and i1 %or_ln63_99, i1 %or_ln63_100" [CCode/viterbi.c:63]   --->   Operation 4597 'and' 'and_ln63_68' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 4598 [1/2] (5.46ns)   --->   "%tmp_295 = fcmp_olt  i64 %p_3_33, i64 %select_ln63_65" [CCode/viterbi.c:63]   --->   Operation 4598 'dcmp' 'tmp_295' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 4599 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_69 = and i1 %and_ln63_68, i1 %tmp_295" [CCode/viterbi.c:63]   --->   Operation 4599 'and' 'and_ln63_69' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 4600 [1/1] (1.48ns)   --->   "%select_ln63_66 = select i1 %and_ln63_69, i64 %p_3_33, i64 %select_ln63_65" [CCode/viterbi.c:63]   --->   Operation 4600 'select' 'select_ln63_66' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_295 : Operation 4601 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_68)   --->   "%select_ln63_67 = select i1 %and_ln63_69, i6 35, i6 34" [CCode/viterbi.c:63]   --->   Operation 4601 'select' 'select_ln63_67' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_295 : Operation 4602 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_68)   --->   "%or_ln63_16 = or i1 %and_ln63_69, i1 %and_ln63_67" [CCode/viterbi.c:63]   --->   Operation 4602 'or' 'or_ln63_16' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 4603 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln63_68 = select i1 %or_ln63_16, i6 %select_ln63_67, i6 %select_ln63_64" [CCode/viterbi.c:63]   --->   Operation 4603 'select' 'select_ln63_68' <Predicate = (!tmp_381)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 296 <SV = 88> <Delay = 5.46>
ST_296 : Operation 4604 [2/2] (5.46ns)   --->   "%tmp_298 = fcmp_olt  i64 %p_3_34, i64 %select_ln63_66" [CCode/viterbi.c:63]   --->   Operation 4604 'dcmp' 'tmp_298' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 89> <Delay = 7.91>
ST_297 : Operation 4605 [1/1] (0.00ns)   --->   "%bitcast_ln63_70 = bitcast i64 %p_3_34" [CCode/viterbi.c:63]   --->   Operation 4605 'bitcast' 'bitcast_ln63_70' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_297 : Operation 4606 [1/1] (0.00ns)   --->   "%tmp_296 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_70, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4606 'partselect' 'tmp_296' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_297 : Operation 4607 [1/1] (0.00ns)   --->   "%trunc_ln63_70 = trunc i64 %bitcast_ln63_70" [CCode/viterbi.c:63]   --->   Operation 4607 'trunc' 'trunc_ln63_70' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_297 : Operation 4608 [1/1] (0.00ns)   --->   "%bitcast_ln63_71 = bitcast i64 %select_ln63_66" [CCode/viterbi.c:63]   --->   Operation 4608 'bitcast' 'bitcast_ln63_71' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_297 : Operation 4609 [1/1] (0.00ns)   --->   "%tmp_297 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_71, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4609 'partselect' 'tmp_297' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_297 : Operation 4610 [1/1] (0.00ns)   --->   "%trunc_ln63_71 = trunc i64 %bitcast_ln63_71" [CCode/viterbi.c:63]   --->   Operation 4610 'trunc' 'trunc_ln63_71' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_297 : Operation 4611 [1/1] (1.88ns)   --->   "%icmp_ln63_140 = icmp_ne  i11 %tmp_296, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4611 'icmp' 'icmp_ln63_140' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 4612 [1/1] (2.89ns)   --->   "%icmp_ln63_141 = icmp_eq  i52 %trunc_ln63_70, i52 0" [CCode/viterbi.c:63]   --->   Operation 4612 'icmp' 'icmp_ln63_141' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 4613 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_71)   --->   "%or_ln63_101 = or i1 %icmp_ln63_141, i1 %icmp_ln63_140" [CCode/viterbi.c:63]   --->   Operation 4613 'or' 'or_ln63_101' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 4614 [1/1] (1.88ns)   --->   "%icmp_ln63_142 = icmp_ne  i11 %tmp_297, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4614 'icmp' 'icmp_ln63_142' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 4615 [1/1] (2.89ns)   --->   "%icmp_ln63_143 = icmp_eq  i52 %trunc_ln63_71, i52 0" [CCode/viterbi.c:63]   --->   Operation 4615 'icmp' 'icmp_ln63_143' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 4616 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_71)   --->   "%or_ln63_102 = or i1 %icmp_ln63_143, i1 %icmp_ln63_142" [CCode/viterbi.c:63]   --->   Operation 4616 'or' 'or_ln63_102' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 4617 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_71)   --->   "%and_ln63_70 = and i1 %or_ln63_101, i1 %or_ln63_102" [CCode/viterbi.c:63]   --->   Operation 4617 'and' 'and_ln63_70' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 4618 [1/2] (5.46ns)   --->   "%tmp_298 = fcmp_olt  i64 %p_3_34, i64 %select_ln63_66" [CCode/viterbi.c:63]   --->   Operation 4618 'dcmp' 'tmp_298' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 4619 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_71 = and i1 %and_ln63_70, i1 %tmp_298" [CCode/viterbi.c:63]   --->   Operation 4619 'and' 'and_ln63_71' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 4620 [1/1] (1.48ns)   --->   "%select_ln63_69 = select i1 %and_ln63_71, i64 %p_3_34, i64 %select_ln63_66" [CCode/viterbi.c:63]   --->   Operation 4620 'select' 'select_ln63_69' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 298 <SV = 90> <Delay = 5.46>
ST_298 : Operation 4621 [2/2] (5.46ns)   --->   "%tmp_301 = fcmp_olt  i64 %p_3_35, i64 %select_ln63_69" [CCode/viterbi.c:63]   --->   Operation 4621 'dcmp' 'tmp_301' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 91> <Delay = 7.91>
ST_299 : Operation 4622 [1/1] (0.00ns)   --->   "%bitcast_ln63_72 = bitcast i64 %p_3_35" [CCode/viterbi.c:63]   --->   Operation 4622 'bitcast' 'bitcast_ln63_72' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_299 : Operation 4623 [1/1] (0.00ns)   --->   "%tmp_299 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_72, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4623 'partselect' 'tmp_299' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_299 : Operation 4624 [1/1] (0.00ns)   --->   "%trunc_ln63_72 = trunc i64 %bitcast_ln63_72" [CCode/viterbi.c:63]   --->   Operation 4624 'trunc' 'trunc_ln63_72' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_299 : Operation 4625 [1/1] (0.00ns)   --->   "%bitcast_ln63_73 = bitcast i64 %select_ln63_69" [CCode/viterbi.c:63]   --->   Operation 4625 'bitcast' 'bitcast_ln63_73' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_299 : Operation 4626 [1/1] (0.00ns)   --->   "%tmp_300 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_73, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4626 'partselect' 'tmp_300' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_299 : Operation 4627 [1/1] (0.00ns)   --->   "%trunc_ln63_73 = trunc i64 %bitcast_ln63_73" [CCode/viterbi.c:63]   --->   Operation 4627 'trunc' 'trunc_ln63_73' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_299 : Operation 4628 [1/1] (1.88ns)   --->   "%icmp_ln63_144 = icmp_ne  i11 %tmp_299, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4628 'icmp' 'icmp_ln63_144' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 4629 [1/1] (2.89ns)   --->   "%icmp_ln63_145 = icmp_eq  i52 %trunc_ln63_72, i52 0" [CCode/viterbi.c:63]   --->   Operation 4629 'icmp' 'icmp_ln63_145' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 4630 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_73)   --->   "%or_ln63_103 = or i1 %icmp_ln63_145, i1 %icmp_ln63_144" [CCode/viterbi.c:63]   --->   Operation 4630 'or' 'or_ln63_103' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 4631 [1/1] (1.88ns)   --->   "%icmp_ln63_146 = icmp_ne  i11 %tmp_300, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4631 'icmp' 'icmp_ln63_146' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 4632 [1/1] (2.89ns)   --->   "%icmp_ln63_147 = icmp_eq  i52 %trunc_ln63_73, i52 0" [CCode/viterbi.c:63]   --->   Operation 4632 'icmp' 'icmp_ln63_147' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 4633 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_73)   --->   "%or_ln63_104 = or i1 %icmp_ln63_147, i1 %icmp_ln63_146" [CCode/viterbi.c:63]   --->   Operation 4633 'or' 'or_ln63_104' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 4634 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_73)   --->   "%and_ln63_72 = and i1 %or_ln63_103, i1 %or_ln63_104" [CCode/viterbi.c:63]   --->   Operation 4634 'and' 'and_ln63_72' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 4635 [1/2] (5.46ns)   --->   "%tmp_301 = fcmp_olt  i64 %p_3_35, i64 %select_ln63_69" [CCode/viterbi.c:63]   --->   Operation 4635 'dcmp' 'tmp_301' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 4636 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_73 = and i1 %and_ln63_72, i1 %tmp_301" [CCode/viterbi.c:63]   --->   Operation 4636 'and' 'and_ln63_73' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 4637 [1/1] (1.48ns)   --->   "%select_ln63_70 = select i1 %and_ln63_73, i64 %p_3_35, i64 %select_ln63_69" [CCode/viterbi.c:63]   --->   Operation 4637 'select' 'select_ln63_70' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_299 : Operation 4638 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_72)   --->   "%select_ln63_71 = select i1 %and_ln63_73, i6 37, i6 36" [CCode/viterbi.c:63]   --->   Operation 4638 'select' 'select_ln63_71' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_299 : Operation 4639 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_72)   --->   "%or_ln63_17 = or i1 %and_ln63_73, i1 %and_ln63_71" [CCode/viterbi.c:63]   --->   Operation 4639 'or' 'or_ln63_17' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 4640 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln63_72 = select i1 %or_ln63_17, i6 %select_ln63_71, i6 %select_ln63_68" [CCode/viterbi.c:63]   --->   Operation 4640 'select' 'select_ln63_72' <Predicate = (!tmp_381)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 300 <SV = 92> <Delay = 5.46>
ST_300 : Operation 4641 [2/2] (5.46ns)   --->   "%tmp_304 = fcmp_olt  i64 %p_3_36, i64 %select_ln63_70" [CCode/viterbi.c:63]   --->   Operation 4641 'dcmp' 'tmp_304' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 93> <Delay = 7.91>
ST_301 : Operation 4642 [1/1] (0.00ns)   --->   "%bitcast_ln63_74 = bitcast i64 %p_3_36" [CCode/viterbi.c:63]   --->   Operation 4642 'bitcast' 'bitcast_ln63_74' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_301 : Operation 4643 [1/1] (0.00ns)   --->   "%tmp_302 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_74, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4643 'partselect' 'tmp_302' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_301 : Operation 4644 [1/1] (0.00ns)   --->   "%trunc_ln63_74 = trunc i64 %bitcast_ln63_74" [CCode/viterbi.c:63]   --->   Operation 4644 'trunc' 'trunc_ln63_74' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_301 : Operation 4645 [1/1] (0.00ns)   --->   "%bitcast_ln63_75 = bitcast i64 %select_ln63_70" [CCode/viterbi.c:63]   --->   Operation 4645 'bitcast' 'bitcast_ln63_75' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_301 : Operation 4646 [1/1] (0.00ns)   --->   "%tmp_303 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_75, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4646 'partselect' 'tmp_303' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_301 : Operation 4647 [1/1] (0.00ns)   --->   "%trunc_ln63_75 = trunc i64 %bitcast_ln63_75" [CCode/viterbi.c:63]   --->   Operation 4647 'trunc' 'trunc_ln63_75' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_301 : Operation 4648 [1/1] (1.88ns)   --->   "%icmp_ln63_148 = icmp_ne  i11 %tmp_302, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4648 'icmp' 'icmp_ln63_148' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 4649 [1/1] (2.89ns)   --->   "%icmp_ln63_149 = icmp_eq  i52 %trunc_ln63_74, i52 0" [CCode/viterbi.c:63]   --->   Operation 4649 'icmp' 'icmp_ln63_149' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 4650 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_75)   --->   "%or_ln63_105 = or i1 %icmp_ln63_149, i1 %icmp_ln63_148" [CCode/viterbi.c:63]   --->   Operation 4650 'or' 'or_ln63_105' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 4651 [1/1] (1.88ns)   --->   "%icmp_ln63_150 = icmp_ne  i11 %tmp_303, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4651 'icmp' 'icmp_ln63_150' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 4652 [1/1] (2.89ns)   --->   "%icmp_ln63_151 = icmp_eq  i52 %trunc_ln63_75, i52 0" [CCode/viterbi.c:63]   --->   Operation 4652 'icmp' 'icmp_ln63_151' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 4653 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_75)   --->   "%or_ln63_106 = or i1 %icmp_ln63_151, i1 %icmp_ln63_150" [CCode/viterbi.c:63]   --->   Operation 4653 'or' 'or_ln63_106' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 4654 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_75)   --->   "%and_ln63_74 = and i1 %or_ln63_105, i1 %or_ln63_106" [CCode/viterbi.c:63]   --->   Operation 4654 'and' 'and_ln63_74' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 4655 [1/2] (5.46ns)   --->   "%tmp_304 = fcmp_olt  i64 %p_3_36, i64 %select_ln63_70" [CCode/viterbi.c:63]   --->   Operation 4655 'dcmp' 'tmp_304' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 4656 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_75 = and i1 %and_ln63_74, i1 %tmp_304" [CCode/viterbi.c:63]   --->   Operation 4656 'and' 'and_ln63_75' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 4657 [1/1] (1.48ns)   --->   "%select_ln63_73 = select i1 %and_ln63_75, i64 %p_3_36, i64 %select_ln63_70" [CCode/viterbi.c:63]   --->   Operation 4657 'select' 'select_ln63_73' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 302 <SV = 94> <Delay = 5.46>
ST_302 : Operation 4658 [2/2] (5.46ns)   --->   "%tmp_307 = fcmp_olt  i64 %p_3_37, i64 %select_ln63_73" [CCode/viterbi.c:63]   --->   Operation 4658 'dcmp' 'tmp_307' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 95> <Delay = 7.91>
ST_303 : Operation 4659 [1/1] (0.00ns)   --->   "%bitcast_ln63_76 = bitcast i64 %p_3_37" [CCode/viterbi.c:63]   --->   Operation 4659 'bitcast' 'bitcast_ln63_76' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_303 : Operation 4660 [1/1] (0.00ns)   --->   "%tmp_305 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_76, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4660 'partselect' 'tmp_305' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_303 : Operation 4661 [1/1] (0.00ns)   --->   "%trunc_ln63_76 = trunc i64 %bitcast_ln63_76" [CCode/viterbi.c:63]   --->   Operation 4661 'trunc' 'trunc_ln63_76' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_303 : Operation 4662 [1/1] (0.00ns)   --->   "%bitcast_ln63_77 = bitcast i64 %select_ln63_73" [CCode/viterbi.c:63]   --->   Operation 4662 'bitcast' 'bitcast_ln63_77' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_303 : Operation 4663 [1/1] (0.00ns)   --->   "%tmp_306 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_77, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4663 'partselect' 'tmp_306' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_303 : Operation 4664 [1/1] (0.00ns)   --->   "%trunc_ln63_77 = trunc i64 %bitcast_ln63_77" [CCode/viterbi.c:63]   --->   Operation 4664 'trunc' 'trunc_ln63_77' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_303 : Operation 4665 [1/1] (1.88ns)   --->   "%icmp_ln63_152 = icmp_ne  i11 %tmp_305, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4665 'icmp' 'icmp_ln63_152' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 4666 [1/1] (2.89ns)   --->   "%icmp_ln63_153 = icmp_eq  i52 %trunc_ln63_76, i52 0" [CCode/viterbi.c:63]   --->   Operation 4666 'icmp' 'icmp_ln63_153' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 4667 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_77)   --->   "%or_ln63_107 = or i1 %icmp_ln63_153, i1 %icmp_ln63_152" [CCode/viterbi.c:63]   --->   Operation 4667 'or' 'or_ln63_107' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 4668 [1/1] (1.88ns)   --->   "%icmp_ln63_154 = icmp_ne  i11 %tmp_306, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4668 'icmp' 'icmp_ln63_154' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 4669 [1/1] (2.89ns)   --->   "%icmp_ln63_155 = icmp_eq  i52 %trunc_ln63_77, i52 0" [CCode/viterbi.c:63]   --->   Operation 4669 'icmp' 'icmp_ln63_155' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 4670 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_77)   --->   "%or_ln63_108 = or i1 %icmp_ln63_155, i1 %icmp_ln63_154" [CCode/viterbi.c:63]   --->   Operation 4670 'or' 'or_ln63_108' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 4671 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_77)   --->   "%and_ln63_76 = and i1 %or_ln63_107, i1 %or_ln63_108" [CCode/viterbi.c:63]   --->   Operation 4671 'and' 'and_ln63_76' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 4672 [1/2] (5.46ns)   --->   "%tmp_307 = fcmp_olt  i64 %p_3_37, i64 %select_ln63_73" [CCode/viterbi.c:63]   --->   Operation 4672 'dcmp' 'tmp_307' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 4673 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_77 = and i1 %and_ln63_76, i1 %tmp_307" [CCode/viterbi.c:63]   --->   Operation 4673 'and' 'and_ln63_77' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 4674 [1/1] (1.48ns)   --->   "%select_ln63_74 = select i1 %and_ln63_77, i64 %p_3_37, i64 %select_ln63_73" [CCode/viterbi.c:63]   --->   Operation 4674 'select' 'select_ln63_74' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_303 : Operation 4675 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_76)   --->   "%select_ln63_75 = select i1 %and_ln63_77, i6 39, i6 38" [CCode/viterbi.c:63]   --->   Operation 4675 'select' 'select_ln63_75' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_303 : Operation 4676 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_76)   --->   "%or_ln63_18 = or i1 %and_ln63_77, i1 %and_ln63_75" [CCode/viterbi.c:63]   --->   Operation 4676 'or' 'or_ln63_18' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 4677 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln63_76 = select i1 %or_ln63_18, i6 %select_ln63_75, i6 %select_ln63_72" [CCode/viterbi.c:63]   --->   Operation 4677 'select' 'select_ln63_76' <Predicate = (!tmp_381)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 304 <SV = 96> <Delay = 5.46>
ST_304 : Operation 4678 [2/2] (5.46ns)   --->   "%tmp_310 = fcmp_olt  i64 %p_3_38, i64 %select_ln63_74" [CCode/viterbi.c:63]   --->   Operation 4678 'dcmp' 'tmp_310' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 97> <Delay = 7.91>
ST_305 : Operation 4679 [1/1] (0.00ns)   --->   "%bitcast_ln63_78 = bitcast i64 %p_3_38" [CCode/viterbi.c:63]   --->   Operation 4679 'bitcast' 'bitcast_ln63_78' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_305 : Operation 4680 [1/1] (0.00ns)   --->   "%tmp_308 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_78, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4680 'partselect' 'tmp_308' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_305 : Operation 4681 [1/1] (0.00ns)   --->   "%trunc_ln63_78 = trunc i64 %bitcast_ln63_78" [CCode/viterbi.c:63]   --->   Operation 4681 'trunc' 'trunc_ln63_78' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_305 : Operation 4682 [1/1] (0.00ns)   --->   "%bitcast_ln63_79 = bitcast i64 %select_ln63_74" [CCode/viterbi.c:63]   --->   Operation 4682 'bitcast' 'bitcast_ln63_79' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_305 : Operation 4683 [1/1] (0.00ns)   --->   "%tmp_309 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_79, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4683 'partselect' 'tmp_309' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_305 : Operation 4684 [1/1] (0.00ns)   --->   "%trunc_ln63_79 = trunc i64 %bitcast_ln63_79" [CCode/viterbi.c:63]   --->   Operation 4684 'trunc' 'trunc_ln63_79' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_305 : Operation 4685 [1/1] (1.88ns)   --->   "%icmp_ln63_156 = icmp_ne  i11 %tmp_308, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4685 'icmp' 'icmp_ln63_156' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 4686 [1/1] (2.89ns)   --->   "%icmp_ln63_157 = icmp_eq  i52 %trunc_ln63_78, i52 0" [CCode/viterbi.c:63]   --->   Operation 4686 'icmp' 'icmp_ln63_157' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 4687 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_79)   --->   "%or_ln63_109 = or i1 %icmp_ln63_157, i1 %icmp_ln63_156" [CCode/viterbi.c:63]   --->   Operation 4687 'or' 'or_ln63_109' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 4688 [1/1] (1.88ns)   --->   "%icmp_ln63_158 = icmp_ne  i11 %tmp_309, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4688 'icmp' 'icmp_ln63_158' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 4689 [1/1] (2.89ns)   --->   "%icmp_ln63_159 = icmp_eq  i52 %trunc_ln63_79, i52 0" [CCode/viterbi.c:63]   --->   Operation 4689 'icmp' 'icmp_ln63_159' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 4690 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_79)   --->   "%or_ln63_110 = or i1 %icmp_ln63_159, i1 %icmp_ln63_158" [CCode/viterbi.c:63]   --->   Operation 4690 'or' 'or_ln63_110' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 4691 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_79)   --->   "%and_ln63_78 = and i1 %or_ln63_109, i1 %or_ln63_110" [CCode/viterbi.c:63]   --->   Operation 4691 'and' 'and_ln63_78' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 4692 [1/2] (5.46ns)   --->   "%tmp_310 = fcmp_olt  i64 %p_3_38, i64 %select_ln63_74" [CCode/viterbi.c:63]   --->   Operation 4692 'dcmp' 'tmp_310' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 4693 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_79 = and i1 %and_ln63_78, i1 %tmp_310" [CCode/viterbi.c:63]   --->   Operation 4693 'and' 'and_ln63_79' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 4694 [1/1] (1.48ns)   --->   "%select_ln63_77 = select i1 %and_ln63_79, i64 %p_3_38, i64 %select_ln63_74" [CCode/viterbi.c:63]   --->   Operation 4694 'select' 'select_ln63_77' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 306 <SV = 98> <Delay = 5.46>
ST_306 : Operation 4695 [2/2] (5.46ns)   --->   "%tmp_313 = fcmp_olt  i64 %p_3_39, i64 %select_ln63_77" [CCode/viterbi.c:63]   --->   Operation 4695 'dcmp' 'tmp_313' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 99> <Delay = 7.91>
ST_307 : Operation 4696 [1/1] (0.00ns)   --->   "%bitcast_ln63_80 = bitcast i64 %p_3_39" [CCode/viterbi.c:63]   --->   Operation 4696 'bitcast' 'bitcast_ln63_80' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_307 : Operation 4697 [1/1] (0.00ns)   --->   "%tmp_311 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_80, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4697 'partselect' 'tmp_311' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_307 : Operation 4698 [1/1] (0.00ns)   --->   "%trunc_ln63_80 = trunc i64 %bitcast_ln63_80" [CCode/viterbi.c:63]   --->   Operation 4698 'trunc' 'trunc_ln63_80' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_307 : Operation 4699 [1/1] (0.00ns)   --->   "%bitcast_ln63_81 = bitcast i64 %select_ln63_77" [CCode/viterbi.c:63]   --->   Operation 4699 'bitcast' 'bitcast_ln63_81' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_307 : Operation 4700 [1/1] (0.00ns)   --->   "%tmp_312 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_81, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4700 'partselect' 'tmp_312' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_307 : Operation 4701 [1/1] (0.00ns)   --->   "%trunc_ln63_81 = trunc i64 %bitcast_ln63_81" [CCode/viterbi.c:63]   --->   Operation 4701 'trunc' 'trunc_ln63_81' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_307 : Operation 4702 [1/1] (1.88ns)   --->   "%icmp_ln63_160 = icmp_ne  i11 %tmp_311, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4702 'icmp' 'icmp_ln63_160' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 4703 [1/1] (2.89ns)   --->   "%icmp_ln63_161 = icmp_eq  i52 %trunc_ln63_80, i52 0" [CCode/viterbi.c:63]   --->   Operation 4703 'icmp' 'icmp_ln63_161' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 4704 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_81)   --->   "%or_ln63_111 = or i1 %icmp_ln63_161, i1 %icmp_ln63_160" [CCode/viterbi.c:63]   --->   Operation 4704 'or' 'or_ln63_111' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 4705 [1/1] (1.88ns)   --->   "%icmp_ln63_162 = icmp_ne  i11 %tmp_312, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4705 'icmp' 'icmp_ln63_162' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 4706 [1/1] (2.89ns)   --->   "%icmp_ln63_163 = icmp_eq  i52 %trunc_ln63_81, i52 0" [CCode/viterbi.c:63]   --->   Operation 4706 'icmp' 'icmp_ln63_163' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 4707 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_81)   --->   "%or_ln63_112 = or i1 %icmp_ln63_163, i1 %icmp_ln63_162" [CCode/viterbi.c:63]   --->   Operation 4707 'or' 'or_ln63_112' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 4708 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_81)   --->   "%and_ln63_80 = and i1 %or_ln63_111, i1 %or_ln63_112" [CCode/viterbi.c:63]   --->   Operation 4708 'and' 'and_ln63_80' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 4709 [1/2] (5.46ns)   --->   "%tmp_313 = fcmp_olt  i64 %p_3_39, i64 %select_ln63_77" [CCode/viterbi.c:63]   --->   Operation 4709 'dcmp' 'tmp_313' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 4710 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_81 = and i1 %and_ln63_80, i1 %tmp_313" [CCode/viterbi.c:63]   --->   Operation 4710 'and' 'and_ln63_81' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 4711 [1/1] (1.48ns)   --->   "%select_ln63_78 = select i1 %and_ln63_81, i64 %p_3_39, i64 %select_ln63_77" [CCode/viterbi.c:63]   --->   Operation 4711 'select' 'select_ln63_78' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_307 : Operation 4712 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_80)   --->   "%select_ln63_79 = select i1 %and_ln63_81, i6 41, i6 40" [CCode/viterbi.c:63]   --->   Operation 4712 'select' 'select_ln63_79' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_307 : Operation 4713 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_80)   --->   "%or_ln63_19 = or i1 %and_ln63_81, i1 %and_ln63_79" [CCode/viterbi.c:63]   --->   Operation 4713 'or' 'or_ln63_19' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 4714 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln63_80 = select i1 %or_ln63_19, i6 %select_ln63_79, i6 %select_ln63_76" [CCode/viterbi.c:63]   --->   Operation 4714 'select' 'select_ln63_80' <Predicate = (!tmp_381)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 308 <SV = 100> <Delay = 5.46>
ST_308 : Operation 4715 [2/2] (5.46ns)   --->   "%tmp_316 = fcmp_olt  i64 %p_3_40, i64 %select_ln63_78" [CCode/viterbi.c:63]   --->   Operation 4715 'dcmp' 'tmp_316' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 101> <Delay = 7.91>
ST_309 : Operation 4716 [1/1] (0.00ns)   --->   "%bitcast_ln63_82 = bitcast i64 %p_3_40" [CCode/viterbi.c:63]   --->   Operation 4716 'bitcast' 'bitcast_ln63_82' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_309 : Operation 4717 [1/1] (0.00ns)   --->   "%tmp_314 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_82, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4717 'partselect' 'tmp_314' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_309 : Operation 4718 [1/1] (0.00ns)   --->   "%trunc_ln63_82 = trunc i64 %bitcast_ln63_82" [CCode/viterbi.c:63]   --->   Operation 4718 'trunc' 'trunc_ln63_82' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_309 : Operation 4719 [1/1] (0.00ns)   --->   "%bitcast_ln63_83 = bitcast i64 %select_ln63_78" [CCode/viterbi.c:63]   --->   Operation 4719 'bitcast' 'bitcast_ln63_83' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_309 : Operation 4720 [1/1] (0.00ns)   --->   "%tmp_315 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_83, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4720 'partselect' 'tmp_315' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_309 : Operation 4721 [1/1] (0.00ns)   --->   "%trunc_ln63_83 = trunc i64 %bitcast_ln63_83" [CCode/viterbi.c:63]   --->   Operation 4721 'trunc' 'trunc_ln63_83' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_309 : Operation 4722 [1/1] (1.88ns)   --->   "%icmp_ln63_164 = icmp_ne  i11 %tmp_314, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4722 'icmp' 'icmp_ln63_164' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 4723 [1/1] (2.89ns)   --->   "%icmp_ln63_165 = icmp_eq  i52 %trunc_ln63_82, i52 0" [CCode/viterbi.c:63]   --->   Operation 4723 'icmp' 'icmp_ln63_165' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 4724 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_83)   --->   "%or_ln63_113 = or i1 %icmp_ln63_165, i1 %icmp_ln63_164" [CCode/viterbi.c:63]   --->   Operation 4724 'or' 'or_ln63_113' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 4725 [1/1] (1.88ns)   --->   "%icmp_ln63_166 = icmp_ne  i11 %tmp_315, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4725 'icmp' 'icmp_ln63_166' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 4726 [1/1] (2.89ns)   --->   "%icmp_ln63_167 = icmp_eq  i52 %trunc_ln63_83, i52 0" [CCode/viterbi.c:63]   --->   Operation 4726 'icmp' 'icmp_ln63_167' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 4727 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_83)   --->   "%or_ln63_114 = or i1 %icmp_ln63_167, i1 %icmp_ln63_166" [CCode/viterbi.c:63]   --->   Operation 4727 'or' 'or_ln63_114' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 4728 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_83)   --->   "%and_ln63_82 = and i1 %or_ln63_113, i1 %or_ln63_114" [CCode/viterbi.c:63]   --->   Operation 4728 'and' 'and_ln63_82' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 4729 [1/2] (5.46ns)   --->   "%tmp_316 = fcmp_olt  i64 %p_3_40, i64 %select_ln63_78" [CCode/viterbi.c:63]   --->   Operation 4729 'dcmp' 'tmp_316' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 4730 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_83 = and i1 %and_ln63_82, i1 %tmp_316" [CCode/viterbi.c:63]   --->   Operation 4730 'and' 'and_ln63_83' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 4731 [1/1] (1.48ns)   --->   "%select_ln63_81 = select i1 %and_ln63_83, i64 %p_3_40, i64 %select_ln63_78" [CCode/viterbi.c:63]   --->   Operation 4731 'select' 'select_ln63_81' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 310 <SV = 102> <Delay = 5.46>
ST_310 : Operation 4732 [2/2] (5.46ns)   --->   "%tmp_319 = fcmp_olt  i64 %p_3_41, i64 %select_ln63_81" [CCode/viterbi.c:63]   --->   Operation 4732 'dcmp' 'tmp_319' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 103> <Delay = 7.91>
ST_311 : Operation 4733 [1/1] (0.00ns)   --->   "%bitcast_ln63_84 = bitcast i64 %p_3_41" [CCode/viterbi.c:63]   --->   Operation 4733 'bitcast' 'bitcast_ln63_84' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_311 : Operation 4734 [1/1] (0.00ns)   --->   "%tmp_317 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_84, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4734 'partselect' 'tmp_317' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_311 : Operation 4735 [1/1] (0.00ns)   --->   "%trunc_ln63_84 = trunc i64 %bitcast_ln63_84" [CCode/viterbi.c:63]   --->   Operation 4735 'trunc' 'trunc_ln63_84' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_311 : Operation 4736 [1/1] (0.00ns)   --->   "%bitcast_ln63_85 = bitcast i64 %select_ln63_81" [CCode/viterbi.c:63]   --->   Operation 4736 'bitcast' 'bitcast_ln63_85' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_311 : Operation 4737 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_85, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4737 'partselect' 'tmp_318' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_311 : Operation 4738 [1/1] (0.00ns)   --->   "%trunc_ln63_85 = trunc i64 %bitcast_ln63_85" [CCode/viterbi.c:63]   --->   Operation 4738 'trunc' 'trunc_ln63_85' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_311 : Operation 4739 [1/1] (1.88ns)   --->   "%icmp_ln63_168 = icmp_ne  i11 %tmp_317, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4739 'icmp' 'icmp_ln63_168' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 4740 [1/1] (2.89ns)   --->   "%icmp_ln63_169 = icmp_eq  i52 %trunc_ln63_84, i52 0" [CCode/viterbi.c:63]   --->   Operation 4740 'icmp' 'icmp_ln63_169' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 4741 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_85)   --->   "%or_ln63_115 = or i1 %icmp_ln63_169, i1 %icmp_ln63_168" [CCode/viterbi.c:63]   --->   Operation 4741 'or' 'or_ln63_115' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 4742 [1/1] (1.88ns)   --->   "%icmp_ln63_170 = icmp_ne  i11 %tmp_318, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4742 'icmp' 'icmp_ln63_170' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 4743 [1/1] (2.89ns)   --->   "%icmp_ln63_171 = icmp_eq  i52 %trunc_ln63_85, i52 0" [CCode/viterbi.c:63]   --->   Operation 4743 'icmp' 'icmp_ln63_171' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 4744 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_85)   --->   "%or_ln63_116 = or i1 %icmp_ln63_171, i1 %icmp_ln63_170" [CCode/viterbi.c:63]   --->   Operation 4744 'or' 'or_ln63_116' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 4745 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_85)   --->   "%and_ln63_84 = and i1 %or_ln63_115, i1 %or_ln63_116" [CCode/viterbi.c:63]   --->   Operation 4745 'and' 'and_ln63_84' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 4746 [1/2] (5.46ns)   --->   "%tmp_319 = fcmp_olt  i64 %p_3_41, i64 %select_ln63_81" [CCode/viterbi.c:63]   --->   Operation 4746 'dcmp' 'tmp_319' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 4747 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_85 = and i1 %and_ln63_84, i1 %tmp_319" [CCode/viterbi.c:63]   --->   Operation 4747 'and' 'and_ln63_85' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 4748 [1/1] (1.48ns)   --->   "%select_ln63_82 = select i1 %and_ln63_85, i64 %p_3_41, i64 %select_ln63_81" [CCode/viterbi.c:63]   --->   Operation 4748 'select' 'select_ln63_82' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_311 : Operation 4749 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_84)   --->   "%select_ln63_83 = select i1 %and_ln63_85, i6 43, i6 42" [CCode/viterbi.c:63]   --->   Operation 4749 'select' 'select_ln63_83' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_311 : Operation 4750 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_84)   --->   "%or_ln63_20 = or i1 %and_ln63_85, i1 %and_ln63_83" [CCode/viterbi.c:63]   --->   Operation 4750 'or' 'or_ln63_20' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 4751 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln63_84 = select i1 %or_ln63_20, i6 %select_ln63_83, i6 %select_ln63_80" [CCode/viterbi.c:63]   --->   Operation 4751 'select' 'select_ln63_84' <Predicate = (!tmp_381)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 312 <SV = 104> <Delay = 5.46>
ST_312 : Operation 4752 [2/2] (5.46ns)   --->   "%tmp_322 = fcmp_olt  i64 %p_3_42, i64 %select_ln63_82" [CCode/viterbi.c:63]   --->   Operation 4752 'dcmp' 'tmp_322' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 105> <Delay = 7.91>
ST_313 : Operation 4753 [1/1] (0.00ns)   --->   "%bitcast_ln63_86 = bitcast i64 %p_3_42" [CCode/viterbi.c:63]   --->   Operation 4753 'bitcast' 'bitcast_ln63_86' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_313 : Operation 4754 [1/1] (0.00ns)   --->   "%tmp_320 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_86, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4754 'partselect' 'tmp_320' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_313 : Operation 4755 [1/1] (0.00ns)   --->   "%trunc_ln63_86 = trunc i64 %bitcast_ln63_86" [CCode/viterbi.c:63]   --->   Operation 4755 'trunc' 'trunc_ln63_86' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_313 : Operation 4756 [1/1] (0.00ns)   --->   "%bitcast_ln63_87 = bitcast i64 %select_ln63_82" [CCode/viterbi.c:63]   --->   Operation 4756 'bitcast' 'bitcast_ln63_87' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_313 : Operation 4757 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_87, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4757 'partselect' 'tmp_321' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_313 : Operation 4758 [1/1] (0.00ns)   --->   "%trunc_ln63_87 = trunc i64 %bitcast_ln63_87" [CCode/viterbi.c:63]   --->   Operation 4758 'trunc' 'trunc_ln63_87' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_313 : Operation 4759 [1/1] (1.88ns)   --->   "%icmp_ln63_172 = icmp_ne  i11 %tmp_320, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4759 'icmp' 'icmp_ln63_172' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 4760 [1/1] (2.89ns)   --->   "%icmp_ln63_173 = icmp_eq  i52 %trunc_ln63_86, i52 0" [CCode/viterbi.c:63]   --->   Operation 4760 'icmp' 'icmp_ln63_173' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 4761 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_87)   --->   "%or_ln63_117 = or i1 %icmp_ln63_173, i1 %icmp_ln63_172" [CCode/viterbi.c:63]   --->   Operation 4761 'or' 'or_ln63_117' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 4762 [1/1] (1.88ns)   --->   "%icmp_ln63_174 = icmp_ne  i11 %tmp_321, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4762 'icmp' 'icmp_ln63_174' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 4763 [1/1] (2.89ns)   --->   "%icmp_ln63_175 = icmp_eq  i52 %trunc_ln63_87, i52 0" [CCode/viterbi.c:63]   --->   Operation 4763 'icmp' 'icmp_ln63_175' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 4764 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_87)   --->   "%or_ln63_118 = or i1 %icmp_ln63_175, i1 %icmp_ln63_174" [CCode/viterbi.c:63]   --->   Operation 4764 'or' 'or_ln63_118' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 4765 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_87)   --->   "%and_ln63_86 = and i1 %or_ln63_117, i1 %or_ln63_118" [CCode/viterbi.c:63]   --->   Operation 4765 'and' 'and_ln63_86' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 4766 [1/2] (5.46ns)   --->   "%tmp_322 = fcmp_olt  i64 %p_3_42, i64 %select_ln63_82" [CCode/viterbi.c:63]   --->   Operation 4766 'dcmp' 'tmp_322' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 4767 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_87 = and i1 %and_ln63_86, i1 %tmp_322" [CCode/viterbi.c:63]   --->   Operation 4767 'and' 'and_ln63_87' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 4768 [1/1] (1.48ns)   --->   "%select_ln63_85 = select i1 %and_ln63_87, i64 %p_3_42, i64 %select_ln63_82" [CCode/viterbi.c:63]   --->   Operation 4768 'select' 'select_ln63_85' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 314 <SV = 106> <Delay = 5.46>
ST_314 : Operation 4769 [2/2] (5.46ns)   --->   "%tmp_325 = fcmp_olt  i64 %p_3_43, i64 %select_ln63_85" [CCode/viterbi.c:63]   --->   Operation 4769 'dcmp' 'tmp_325' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 107> <Delay = 7.91>
ST_315 : Operation 4770 [1/1] (0.00ns)   --->   "%bitcast_ln63_88 = bitcast i64 %p_3_43" [CCode/viterbi.c:63]   --->   Operation 4770 'bitcast' 'bitcast_ln63_88' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_315 : Operation 4771 [1/1] (0.00ns)   --->   "%tmp_323 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_88, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4771 'partselect' 'tmp_323' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_315 : Operation 4772 [1/1] (0.00ns)   --->   "%trunc_ln63_88 = trunc i64 %bitcast_ln63_88" [CCode/viterbi.c:63]   --->   Operation 4772 'trunc' 'trunc_ln63_88' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_315 : Operation 4773 [1/1] (0.00ns)   --->   "%bitcast_ln63_89 = bitcast i64 %select_ln63_85" [CCode/viterbi.c:63]   --->   Operation 4773 'bitcast' 'bitcast_ln63_89' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_315 : Operation 4774 [1/1] (0.00ns)   --->   "%tmp_324 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_89, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4774 'partselect' 'tmp_324' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_315 : Operation 4775 [1/1] (0.00ns)   --->   "%trunc_ln63_89 = trunc i64 %bitcast_ln63_89" [CCode/viterbi.c:63]   --->   Operation 4775 'trunc' 'trunc_ln63_89' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_315 : Operation 4776 [1/1] (1.88ns)   --->   "%icmp_ln63_176 = icmp_ne  i11 %tmp_323, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4776 'icmp' 'icmp_ln63_176' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 4777 [1/1] (2.89ns)   --->   "%icmp_ln63_177 = icmp_eq  i52 %trunc_ln63_88, i52 0" [CCode/viterbi.c:63]   --->   Operation 4777 'icmp' 'icmp_ln63_177' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 4778 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_89)   --->   "%or_ln63_119 = or i1 %icmp_ln63_177, i1 %icmp_ln63_176" [CCode/viterbi.c:63]   --->   Operation 4778 'or' 'or_ln63_119' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 4779 [1/1] (1.88ns)   --->   "%icmp_ln63_178 = icmp_ne  i11 %tmp_324, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4779 'icmp' 'icmp_ln63_178' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 4780 [1/1] (2.89ns)   --->   "%icmp_ln63_179 = icmp_eq  i52 %trunc_ln63_89, i52 0" [CCode/viterbi.c:63]   --->   Operation 4780 'icmp' 'icmp_ln63_179' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 4781 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_89)   --->   "%or_ln63_120 = or i1 %icmp_ln63_179, i1 %icmp_ln63_178" [CCode/viterbi.c:63]   --->   Operation 4781 'or' 'or_ln63_120' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 4782 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_89)   --->   "%and_ln63_88 = and i1 %or_ln63_119, i1 %or_ln63_120" [CCode/viterbi.c:63]   --->   Operation 4782 'and' 'and_ln63_88' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 4783 [1/2] (5.46ns)   --->   "%tmp_325 = fcmp_olt  i64 %p_3_43, i64 %select_ln63_85" [CCode/viterbi.c:63]   --->   Operation 4783 'dcmp' 'tmp_325' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 4784 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_89 = and i1 %and_ln63_88, i1 %tmp_325" [CCode/viterbi.c:63]   --->   Operation 4784 'and' 'and_ln63_89' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 4785 [1/1] (1.48ns)   --->   "%select_ln63_86 = select i1 %and_ln63_89, i64 %p_3_43, i64 %select_ln63_85" [CCode/viterbi.c:63]   --->   Operation 4785 'select' 'select_ln63_86' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_315 : Operation 4786 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_88)   --->   "%select_ln63_87 = select i1 %and_ln63_89, i6 45, i6 44" [CCode/viterbi.c:63]   --->   Operation 4786 'select' 'select_ln63_87' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_315 : Operation 4787 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_88)   --->   "%or_ln63_21 = or i1 %and_ln63_89, i1 %and_ln63_87" [CCode/viterbi.c:63]   --->   Operation 4787 'or' 'or_ln63_21' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 4788 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln63_88 = select i1 %or_ln63_21, i6 %select_ln63_87, i6 %select_ln63_84" [CCode/viterbi.c:63]   --->   Operation 4788 'select' 'select_ln63_88' <Predicate = (!tmp_381)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 316 <SV = 108> <Delay = 5.46>
ST_316 : Operation 4789 [2/2] (5.46ns)   --->   "%tmp_328 = fcmp_olt  i64 %p_3_44, i64 %select_ln63_86" [CCode/viterbi.c:63]   --->   Operation 4789 'dcmp' 'tmp_328' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 109> <Delay = 7.91>
ST_317 : Operation 4790 [1/1] (0.00ns)   --->   "%bitcast_ln63_90 = bitcast i64 %p_3_44" [CCode/viterbi.c:63]   --->   Operation 4790 'bitcast' 'bitcast_ln63_90' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_317 : Operation 4791 [1/1] (0.00ns)   --->   "%tmp_326 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_90, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4791 'partselect' 'tmp_326' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_317 : Operation 4792 [1/1] (0.00ns)   --->   "%trunc_ln63_90 = trunc i64 %bitcast_ln63_90" [CCode/viterbi.c:63]   --->   Operation 4792 'trunc' 'trunc_ln63_90' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_317 : Operation 4793 [1/1] (0.00ns)   --->   "%bitcast_ln63_91 = bitcast i64 %select_ln63_86" [CCode/viterbi.c:63]   --->   Operation 4793 'bitcast' 'bitcast_ln63_91' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_317 : Operation 4794 [1/1] (0.00ns)   --->   "%tmp_327 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_91, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4794 'partselect' 'tmp_327' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_317 : Operation 4795 [1/1] (0.00ns)   --->   "%trunc_ln63_91 = trunc i64 %bitcast_ln63_91" [CCode/viterbi.c:63]   --->   Operation 4795 'trunc' 'trunc_ln63_91' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_317 : Operation 4796 [1/1] (1.88ns)   --->   "%icmp_ln63_180 = icmp_ne  i11 %tmp_326, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4796 'icmp' 'icmp_ln63_180' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 4797 [1/1] (2.89ns)   --->   "%icmp_ln63_181 = icmp_eq  i52 %trunc_ln63_90, i52 0" [CCode/viterbi.c:63]   --->   Operation 4797 'icmp' 'icmp_ln63_181' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 4798 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_91)   --->   "%or_ln63_121 = or i1 %icmp_ln63_181, i1 %icmp_ln63_180" [CCode/viterbi.c:63]   --->   Operation 4798 'or' 'or_ln63_121' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 4799 [1/1] (1.88ns)   --->   "%icmp_ln63_182 = icmp_ne  i11 %tmp_327, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4799 'icmp' 'icmp_ln63_182' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 4800 [1/1] (2.89ns)   --->   "%icmp_ln63_183 = icmp_eq  i52 %trunc_ln63_91, i52 0" [CCode/viterbi.c:63]   --->   Operation 4800 'icmp' 'icmp_ln63_183' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 4801 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_91)   --->   "%or_ln63_122 = or i1 %icmp_ln63_183, i1 %icmp_ln63_182" [CCode/viterbi.c:63]   --->   Operation 4801 'or' 'or_ln63_122' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 4802 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_91)   --->   "%and_ln63_90 = and i1 %or_ln63_121, i1 %or_ln63_122" [CCode/viterbi.c:63]   --->   Operation 4802 'and' 'and_ln63_90' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 4803 [1/2] (5.46ns)   --->   "%tmp_328 = fcmp_olt  i64 %p_3_44, i64 %select_ln63_86" [CCode/viterbi.c:63]   --->   Operation 4803 'dcmp' 'tmp_328' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 4804 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_91 = and i1 %and_ln63_90, i1 %tmp_328" [CCode/viterbi.c:63]   --->   Operation 4804 'and' 'and_ln63_91' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 4805 [1/1] (1.48ns)   --->   "%select_ln63_89 = select i1 %and_ln63_91, i64 %p_3_44, i64 %select_ln63_86" [CCode/viterbi.c:63]   --->   Operation 4805 'select' 'select_ln63_89' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 318 <SV = 110> <Delay = 5.46>
ST_318 : Operation 4806 [2/2] (5.46ns)   --->   "%tmp_331 = fcmp_olt  i64 %p_3_45, i64 %select_ln63_89" [CCode/viterbi.c:63]   --->   Operation 4806 'dcmp' 'tmp_331' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 111> <Delay = 7.91>
ST_319 : Operation 4807 [1/1] (0.00ns)   --->   "%bitcast_ln63_92 = bitcast i64 %p_3_45" [CCode/viterbi.c:63]   --->   Operation 4807 'bitcast' 'bitcast_ln63_92' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_319 : Operation 4808 [1/1] (0.00ns)   --->   "%tmp_329 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_92, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4808 'partselect' 'tmp_329' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_319 : Operation 4809 [1/1] (0.00ns)   --->   "%trunc_ln63_92 = trunc i64 %bitcast_ln63_92" [CCode/viterbi.c:63]   --->   Operation 4809 'trunc' 'trunc_ln63_92' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_319 : Operation 4810 [1/1] (0.00ns)   --->   "%bitcast_ln63_93 = bitcast i64 %select_ln63_89" [CCode/viterbi.c:63]   --->   Operation 4810 'bitcast' 'bitcast_ln63_93' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_319 : Operation 4811 [1/1] (0.00ns)   --->   "%tmp_330 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_93, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4811 'partselect' 'tmp_330' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_319 : Operation 4812 [1/1] (0.00ns)   --->   "%trunc_ln63_93 = trunc i64 %bitcast_ln63_93" [CCode/viterbi.c:63]   --->   Operation 4812 'trunc' 'trunc_ln63_93' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_319 : Operation 4813 [1/1] (1.88ns)   --->   "%icmp_ln63_184 = icmp_ne  i11 %tmp_329, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4813 'icmp' 'icmp_ln63_184' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 4814 [1/1] (2.89ns)   --->   "%icmp_ln63_185 = icmp_eq  i52 %trunc_ln63_92, i52 0" [CCode/viterbi.c:63]   --->   Operation 4814 'icmp' 'icmp_ln63_185' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 4815 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_93)   --->   "%or_ln63_123 = or i1 %icmp_ln63_185, i1 %icmp_ln63_184" [CCode/viterbi.c:63]   --->   Operation 4815 'or' 'or_ln63_123' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 4816 [1/1] (1.88ns)   --->   "%icmp_ln63_186 = icmp_ne  i11 %tmp_330, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4816 'icmp' 'icmp_ln63_186' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 4817 [1/1] (2.89ns)   --->   "%icmp_ln63_187 = icmp_eq  i52 %trunc_ln63_93, i52 0" [CCode/viterbi.c:63]   --->   Operation 4817 'icmp' 'icmp_ln63_187' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 4818 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_93)   --->   "%or_ln63_124 = or i1 %icmp_ln63_187, i1 %icmp_ln63_186" [CCode/viterbi.c:63]   --->   Operation 4818 'or' 'or_ln63_124' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 4819 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_93)   --->   "%and_ln63_92 = and i1 %or_ln63_123, i1 %or_ln63_124" [CCode/viterbi.c:63]   --->   Operation 4819 'and' 'and_ln63_92' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 4820 [1/2] (5.46ns)   --->   "%tmp_331 = fcmp_olt  i64 %p_3_45, i64 %select_ln63_89" [CCode/viterbi.c:63]   --->   Operation 4820 'dcmp' 'tmp_331' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 4821 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_93 = and i1 %and_ln63_92, i1 %tmp_331" [CCode/viterbi.c:63]   --->   Operation 4821 'and' 'and_ln63_93' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 4822 [1/1] (1.48ns)   --->   "%select_ln63_90 = select i1 %and_ln63_93, i64 %p_3_45, i64 %select_ln63_89" [CCode/viterbi.c:63]   --->   Operation 4822 'select' 'select_ln63_90' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_319 : Operation 4823 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_92)   --->   "%select_ln63_91 = select i1 %and_ln63_93, i6 47, i6 46" [CCode/viterbi.c:63]   --->   Operation 4823 'select' 'select_ln63_91' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_319 : Operation 4824 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_92)   --->   "%or_ln63_22 = or i1 %and_ln63_93, i1 %and_ln63_91" [CCode/viterbi.c:63]   --->   Operation 4824 'or' 'or_ln63_22' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 4825 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln63_92 = select i1 %or_ln63_22, i6 %select_ln63_91, i6 %select_ln63_88" [CCode/viterbi.c:63]   --->   Operation 4825 'select' 'select_ln63_92' <Predicate = (!tmp_381)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 320 <SV = 112> <Delay = 5.46>
ST_320 : Operation 4826 [2/2] (5.46ns)   --->   "%tmp_334 = fcmp_olt  i64 %p_3_46, i64 %select_ln63_90" [CCode/viterbi.c:63]   --->   Operation 4826 'dcmp' 'tmp_334' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 113> <Delay = 7.91>
ST_321 : Operation 4827 [1/1] (0.00ns)   --->   "%bitcast_ln63_94 = bitcast i64 %p_3_46" [CCode/viterbi.c:63]   --->   Operation 4827 'bitcast' 'bitcast_ln63_94' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_321 : Operation 4828 [1/1] (0.00ns)   --->   "%tmp_332 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_94, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4828 'partselect' 'tmp_332' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_321 : Operation 4829 [1/1] (0.00ns)   --->   "%trunc_ln63_94 = trunc i64 %bitcast_ln63_94" [CCode/viterbi.c:63]   --->   Operation 4829 'trunc' 'trunc_ln63_94' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_321 : Operation 4830 [1/1] (0.00ns)   --->   "%bitcast_ln63_95 = bitcast i64 %select_ln63_90" [CCode/viterbi.c:63]   --->   Operation 4830 'bitcast' 'bitcast_ln63_95' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_321 : Operation 4831 [1/1] (0.00ns)   --->   "%tmp_333 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_95, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4831 'partselect' 'tmp_333' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_321 : Operation 4832 [1/1] (0.00ns)   --->   "%trunc_ln63_95 = trunc i64 %bitcast_ln63_95" [CCode/viterbi.c:63]   --->   Operation 4832 'trunc' 'trunc_ln63_95' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_321 : Operation 4833 [1/1] (1.88ns)   --->   "%icmp_ln63_188 = icmp_ne  i11 %tmp_332, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4833 'icmp' 'icmp_ln63_188' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 4834 [1/1] (2.89ns)   --->   "%icmp_ln63_189 = icmp_eq  i52 %trunc_ln63_94, i52 0" [CCode/viterbi.c:63]   --->   Operation 4834 'icmp' 'icmp_ln63_189' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 4835 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_95)   --->   "%or_ln63_125 = or i1 %icmp_ln63_189, i1 %icmp_ln63_188" [CCode/viterbi.c:63]   --->   Operation 4835 'or' 'or_ln63_125' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 4836 [1/1] (1.88ns)   --->   "%icmp_ln63_190 = icmp_ne  i11 %tmp_333, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4836 'icmp' 'icmp_ln63_190' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 4837 [1/1] (2.89ns)   --->   "%icmp_ln63_191 = icmp_eq  i52 %trunc_ln63_95, i52 0" [CCode/viterbi.c:63]   --->   Operation 4837 'icmp' 'icmp_ln63_191' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 4838 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_95)   --->   "%or_ln63_126 = or i1 %icmp_ln63_191, i1 %icmp_ln63_190" [CCode/viterbi.c:63]   --->   Operation 4838 'or' 'or_ln63_126' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 4839 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_95)   --->   "%and_ln63_94 = and i1 %or_ln63_125, i1 %or_ln63_126" [CCode/viterbi.c:63]   --->   Operation 4839 'and' 'and_ln63_94' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 4840 [1/2] (5.46ns)   --->   "%tmp_334 = fcmp_olt  i64 %p_3_46, i64 %select_ln63_90" [CCode/viterbi.c:63]   --->   Operation 4840 'dcmp' 'tmp_334' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 4841 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_95 = and i1 %and_ln63_94, i1 %tmp_334" [CCode/viterbi.c:63]   --->   Operation 4841 'and' 'and_ln63_95' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 4842 [1/1] (1.48ns)   --->   "%select_ln63_93 = select i1 %and_ln63_95, i64 %p_3_46, i64 %select_ln63_90" [CCode/viterbi.c:63]   --->   Operation 4842 'select' 'select_ln63_93' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 322 <SV = 114> <Delay = 5.46>
ST_322 : Operation 4843 [2/2] (5.46ns)   --->   "%tmp_337 = fcmp_olt  i64 %p_3_47, i64 %select_ln63_93" [CCode/viterbi.c:63]   --->   Operation 4843 'dcmp' 'tmp_337' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 115> <Delay = 7.91>
ST_323 : Operation 4844 [1/1] (0.00ns)   --->   "%bitcast_ln63_96 = bitcast i64 %p_3_47" [CCode/viterbi.c:63]   --->   Operation 4844 'bitcast' 'bitcast_ln63_96' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_323 : Operation 4845 [1/1] (0.00ns)   --->   "%tmp_335 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_96, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4845 'partselect' 'tmp_335' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_323 : Operation 4846 [1/1] (0.00ns)   --->   "%trunc_ln63_96 = trunc i64 %bitcast_ln63_96" [CCode/viterbi.c:63]   --->   Operation 4846 'trunc' 'trunc_ln63_96' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_323 : Operation 4847 [1/1] (0.00ns)   --->   "%bitcast_ln63_97 = bitcast i64 %select_ln63_93" [CCode/viterbi.c:63]   --->   Operation 4847 'bitcast' 'bitcast_ln63_97' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_323 : Operation 4848 [1/1] (0.00ns)   --->   "%tmp_336 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_97, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4848 'partselect' 'tmp_336' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_323 : Operation 4849 [1/1] (0.00ns)   --->   "%trunc_ln63_97 = trunc i64 %bitcast_ln63_97" [CCode/viterbi.c:63]   --->   Operation 4849 'trunc' 'trunc_ln63_97' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_323 : Operation 4850 [1/1] (1.88ns)   --->   "%icmp_ln63_192 = icmp_ne  i11 %tmp_335, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4850 'icmp' 'icmp_ln63_192' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 4851 [1/1] (2.89ns)   --->   "%icmp_ln63_193 = icmp_eq  i52 %trunc_ln63_96, i52 0" [CCode/viterbi.c:63]   --->   Operation 4851 'icmp' 'icmp_ln63_193' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 4852 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_97)   --->   "%or_ln63_127 = or i1 %icmp_ln63_193, i1 %icmp_ln63_192" [CCode/viterbi.c:63]   --->   Operation 4852 'or' 'or_ln63_127' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 4853 [1/1] (1.88ns)   --->   "%icmp_ln63_194 = icmp_ne  i11 %tmp_336, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4853 'icmp' 'icmp_ln63_194' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 4854 [1/1] (2.89ns)   --->   "%icmp_ln63_195 = icmp_eq  i52 %trunc_ln63_97, i52 0" [CCode/viterbi.c:63]   --->   Operation 4854 'icmp' 'icmp_ln63_195' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 4855 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_97)   --->   "%or_ln63_128 = or i1 %icmp_ln63_195, i1 %icmp_ln63_194" [CCode/viterbi.c:63]   --->   Operation 4855 'or' 'or_ln63_128' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 4856 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_97)   --->   "%and_ln63_96 = and i1 %or_ln63_127, i1 %or_ln63_128" [CCode/viterbi.c:63]   --->   Operation 4856 'and' 'and_ln63_96' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 4857 [1/2] (5.46ns)   --->   "%tmp_337 = fcmp_olt  i64 %p_3_47, i64 %select_ln63_93" [CCode/viterbi.c:63]   --->   Operation 4857 'dcmp' 'tmp_337' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 4858 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_97 = and i1 %and_ln63_96, i1 %tmp_337" [CCode/viterbi.c:63]   --->   Operation 4858 'and' 'and_ln63_97' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 4859 [1/1] (1.48ns)   --->   "%select_ln63_94 = select i1 %and_ln63_97, i64 %p_3_47, i64 %select_ln63_93" [CCode/viterbi.c:63]   --->   Operation 4859 'select' 'select_ln63_94' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_323 : Operation 4860 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_96)   --->   "%select_ln63_95 = select i1 %and_ln63_97, i6 49, i6 48" [CCode/viterbi.c:63]   --->   Operation 4860 'select' 'select_ln63_95' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_323 : Operation 4861 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_96)   --->   "%or_ln63_23 = or i1 %and_ln63_97, i1 %and_ln63_95" [CCode/viterbi.c:63]   --->   Operation 4861 'or' 'or_ln63_23' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 4862 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln63_96 = select i1 %or_ln63_23, i6 %select_ln63_95, i6 %select_ln63_92" [CCode/viterbi.c:63]   --->   Operation 4862 'select' 'select_ln63_96' <Predicate = (!tmp_381)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 324 <SV = 116> <Delay = 5.46>
ST_324 : Operation 4863 [2/2] (5.46ns)   --->   "%tmp_340 = fcmp_olt  i64 %p_3_48, i64 %select_ln63_94" [CCode/viterbi.c:63]   --->   Operation 4863 'dcmp' 'tmp_340' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 117> <Delay = 7.91>
ST_325 : Operation 4864 [1/1] (0.00ns)   --->   "%bitcast_ln63_98 = bitcast i64 %p_3_48" [CCode/viterbi.c:63]   --->   Operation 4864 'bitcast' 'bitcast_ln63_98' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_325 : Operation 4865 [1/1] (0.00ns)   --->   "%tmp_338 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_98, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4865 'partselect' 'tmp_338' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_325 : Operation 4866 [1/1] (0.00ns)   --->   "%trunc_ln63_98 = trunc i64 %bitcast_ln63_98" [CCode/viterbi.c:63]   --->   Operation 4866 'trunc' 'trunc_ln63_98' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_325 : Operation 4867 [1/1] (0.00ns)   --->   "%bitcast_ln63_99 = bitcast i64 %select_ln63_94" [CCode/viterbi.c:63]   --->   Operation 4867 'bitcast' 'bitcast_ln63_99' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_325 : Operation 4868 [1/1] (0.00ns)   --->   "%tmp_339 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_99, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4868 'partselect' 'tmp_339' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_325 : Operation 4869 [1/1] (0.00ns)   --->   "%trunc_ln63_99 = trunc i64 %bitcast_ln63_99" [CCode/viterbi.c:63]   --->   Operation 4869 'trunc' 'trunc_ln63_99' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_325 : Operation 4870 [1/1] (1.88ns)   --->   "%icmp_ln63_196 = icmp_ne  i11 %tmp_338, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4870 'icmp' 'icmp_ln63_196' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 4871 [1/1] (2.89ns)   --->   "%icmp_ln63_197 = icmp_eq  i52 %trunc_ln63_98, i52 0" [CCode/viterbi.c:63]   --->   Operation 4871 'icmp' 'icmp_ln63_197' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 4872 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_99)   --->   "%or_ln63_129 = or i1 %icmp_ln63_197, i1 %icmp_ln63_196" [CCode/viterbi.c:63]   --->   Operation 4872 'or' 'or_ln63_129' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 4873 [1/1] (1.88ns)   --->   "%icmp_ln63_198 = icmp_ne  i11 %tmp_339, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4873 'icmp' 'icmp_ln63_198' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 4874 [1/1] (2.89ns)   --->   "%icmp_ln63_199 = icmp_eq  i52 %trunc_ln63_99, i52 0" [CCode/viterbi.c:63]   --->   Operation 4874 'icmp' 'icmp_ln63_199' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 4875 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_99)   --->   "%or_ln63_130 = or i1 %icmp_ln63_199, i1 %icmp_ln63_198" [CCode/viterbi.c:63]   --->   Operation 4875 'or' 'or_ln63_130' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 4876 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_99)   --->   "%and_ln63_98 = and i1 %or_ln63_129, i1 %or_ln63_130" [CCode/viterbi.c:63]   --->   Operation 4876 'and' 'and_ln63_98' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 4877 [1/2] (5.46ns)   --->   "%tmp_340 = fcmp_olt  i64 %p_3_48, i64 %select_ln63_94" [CCode/viterbi.c:63]   --->   Operation 4877 'dcmp' 'tmp_340' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 4878 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_99 = and i1 %and_ln63_98, i1 %tmp_340" [CCode/viterbi.c:63]   --->   Operation 4878 'and' 'and_ln63_99' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 4879 [1/1] (1.48ns)   --->   "%select_ln63_97 = select i1 %and_ln63_99, i64 %p_3_48, i64 %select_ln63_94" [CCode/viterbi.c:63]   --->   Operation 4879 'select' 'select_ln63_97' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 326 <SV = 118> <Delay = 5.46>
ST_326 : Operation 4880 [2/2] (5.46ns)   --->   "%tmp_343 = fcmp_olt  i64 %p_3_49, i64 %select_ln63_97" [CCode/viterbi.c:63]   --->   Operation 4880 'dcmp' 'tmp_343' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 119> <Delay = 7.91>
ST_327 : Operation 4881 [1/1] (0.00ns)   --->   "%bitcast_ln63_100 = bitcast i64 %p_3_49" [CCode/viterbi.c:63]   --->   Operation 4881 'bitcast' 'bitcast_ln63_100' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_327 : Operation 4882 [1/1] (0.00ns)   --->   "%tmp_341 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_100, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4882 'partselect' 'tmp_341' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_327 : Operation 4883 [1/1] (0.00ns)   --->   "%trunc_ln63_100 = trunc i64 %bitcast_ln63_100" [CCode/viterbi.c:63]   --->   Operation 4883 'trunc' 'trunc_ln63_100' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_327 : Operation 4884 [1/1] (0.00ns)   --->   "%bitcast_ln63_101 = bitcast i64 %select_ln63_97" [CCode/viterbi.c:63]   --->   Operation 4884 'bitcast' 'bitcast_ln63_101' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_327 : Operation 4885 [1/1] (0.00ns)   --->   "%tmp_342 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_101, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4885 'partselect' 'tmp_342' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_327 : Operation 4886 [1/1] (0.00ns)   --->   "%trunc_ln63_101 = trunc i64 %bitcast_ln63_101" [CCode/viterbi.c:63]   --->   Operation 4886 'trunc' 'trunc_ln63_101' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_327 : Operation 4887 [1/1] (1.88ns)   --->   "%icmp_ln63_200 = icmp_ne  i11 %tmp_341, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4887 'icmp' 'icmp_ln63_200' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 4888 [1/1] (2.89ns)   --->   "%icmp_ln63_201 = icmp_eq  i52 %trunc_ln63_100, i52 0" [CCode/viterbi.c:63]   --->   Operation 4888 'icmp' 'icmp_ln63_201' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 4889 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_101)   --->   "%or_ln63_131 = or i1 %icmp_ln63_201, i1 %icmp_ln63_200" [CCode/viterbi.c:63]   --->   Operation 4889 'or' 'or_ln63_131' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 4890 [1/1] (1.88ns)   --->   "%icmp_ln63_202 = icmp_ne  i11 %tmp_342, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4890 'icmp' 'icmp_ln63_202' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 4891 [1/1] (2.89ns)   --->   "%icmp_ln63_203 = icmp_eq  i52 %trunc_ln63_101, i52 0" [CCode/viterbi.c:63]   --->   Operation 4891 'icmp' 'icmp_ln63_203' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 4892 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_101)   --->   "%or_ln63_132 = or i1 %icmp_ln63_203, i1 %icmp_ln63_202" [CCode/viterbi.c:63]   --->   Operation 4892 'or' 'or_ln63_132' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 4893 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_101)   --->   "%and_ln63_100 = and i1 %or_ln63_131, i1 %or_ln63_132" [CCode/viterbi.c:63]   --->   Operation 4893 'and' 'and_ln63_100' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 4894 [1/2] (5.46ns)   --->   "%tmp_343 = fcmp_olt  i64 %p_3_49, i64 %select_ln63_97" [CCode/viterbi.c:63]   --->   Operation 4894 'dcmp' 'tmp_343' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 4895 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_101 = and i1 %and_ln63_100, i1 %tmp_343" [CCode/viterbi.c:63]   --->   Operation 4895 'and' 'and_ln63_101' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 4896 [1/1] (1.48ns)   --->   "%select_ln63_98 = select i1 %and_ln63_101, i64 %p_3_49, i64 %select_ln63_97" [CCode/viterbi.c:63]   --->   Operation 4896 'select' 'select_ln63_98' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 328 <SV = 120> <Delay = 5.46>
ST_328 : Operation 4897 [2/2] (5.46ns)   --->   "%tmp_346 = fcmp_olt  i64 %p_3_50, i64 %select_ln63_98" [CCode/viterbi.c:63]   --->   Operation 4897 'dcmp' 'tmp_346' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 121> <Delay = 7.91>
ST_329 : Operation 4898 [1/1] (0.00ns)   --->   "%bitcast_ln63_102 = bitcast i64 %p_3_50" [CCode/viterbi.c:63]   --->   Operation 4898 'bitcast' 'bitcast_ln63_102' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_329 : Operation 4899 [1/1] (0.00ns)   --->   "%tmp_344 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_102, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4899 'partselect' 'tmp_344' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_329 : Operation 4900 [1/1] (0.00ns)   --->   "%trunc_ln63_102 = trunc i64 %bitcast_ln63_102" [CCode/viterbi.c:63]   --->   Operation 4900 'trunc' 'trunc_ln63_102' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_329 : Operation 4901 [1/1] (0.00ns)   --->   "%bitcast_ln63_103 = bitcast i64 %select_ln63_98" [CCode/viterbi.c:63]   --->   Operation 4901 'bitcast' 'bitcast_ln63_103' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_329 : Operation 4902 [1/1] (0.00ns)   --->   "%tmp_345 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_103, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4902 'partselect' 'tmp_345' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_329 : Operation 4903 [1/1] (0.00ns)   --->   "%trunc_ln63_103 = trunc i64 %bitcast_ln63_103" [CCode/viterbi.c:63]   --->   Operation 4903 'trunc' 'trunc_ln63_103' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_329 : Operation 4904 [1/1] (1.88ns)   --->   "%icmp_ln63_204 = icmp_ne  i11 %tmp_344, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4904 'icmp' 'icmp_ln63_204' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 4905 [1/1] (2.89ns)   --->   "%icmp_ln63_205 = icmp_eq  i52 %trunc_ln63_102, i52 0" [CCode/viterbi.c:63]   --->   Operation 4905 'icmp' 'icmp_ln63_205' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 4906 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_103)   --->   "%or_ln63_133 = or i1 %icmp_ln63_205, i1 %icmp_ln63_204" [CCode/viterbi.c:63]   --->   Operation 4906 'or' 'or_ln63_133' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 4907 [1/1] (1.88ns)   --->   "%icmp_ln63_206 = icmp_ne  i11 %tmp_345, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4907 'icmp' 'icmp_ln63_206' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 4908 [1/1] (2.89ns)   --->   "%icmp_ln63_207 = icmp_eq  i52 %trunc_ln63_103, i52 0" [CCode/viterbi.c:63]   --->   Operation 4908 'icmp' 'icmp_ln63_207' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 4909 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_103)   --->   "%or_ln63_134 = or i1 %icmp_ln63_207, i1 %icmp_ln63_206" [CCode/viterbi.c:63]   --->   Operation 4909 'or' 'or_ln63_134' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 4910 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_103)   --->   "%and_ln63_102 = and i1 %or_ln63_133, i1 %or_ln63_134" [CCode/viterbi.c:63]   --->   Operation 4910 'and' 'and_ln63_102' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 4911 [1/2] (5.46ns)   --->   "%tmp_346 = fcmp_olt  i64 %p_3_50, i64 %select_ln63_98" [CCode/viterbi.c:63]   --->   Operation 4911 'dcmp' 'tmp_346' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 4912 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_103 = and i1 %and_ln63_102, i1 %tmp_346" [CCode/viterbi.c:63]   --->   Operation 4912 'and' 'and_ln63_103' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 4913 [1/1] (1.48ns)   --->   "%select_ln63_101 = select i1 %and_ln63_103, i64 %p_3_50, i64 %select_ln63_98" [CCode/viterbi.c:63]   --->   Operation 4913 'select' 'select_ln63_101' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 330 <SV = 122> <Delay = 5.46>
ST_330 : Operation 4914 [2/2] (5.46ns)   --->   "%tmp_349 = fcmp_olt  i64 %p_3_51, i64 %select_ln63_101" [CCode/viterbi.c:63]   --->   Operation 4914 'dcmp' 'tmp_349' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 123> <Delay = 7.91>
ST_331 : Operation 4915 [1/1] (0.00ns)   --->   "%bitcast_ln63_104 = bitcast i64 %p_3_51" [CCode/viterbi.c:63]   --->   Operation 4915 'bitcast' 'bitcast_ln63_104' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_331 : Operation 4916 [1/1] (0.00ns)   --->   "%tmp_347 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_104, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4916 'partselect' 'tmp_347' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_331 : Operation 4917 [1/1] (0.00ns)   --->   "%trunc_ln63_104 = trunc i64 %bitcast_ln63_104" [CCode/viterbi.c:63]   --->   Operation 4917 'trunc' 'trunc_ln63_104' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_331 : Operation 4918 [1/1] (0.00ns)   --->   "%bitcast_ln63_105 = bitcast i64 %select_ln63_101" [CCode/viterbi.c:63]   --->   Operation 4918 'bitcast' 'bitcast_ln63_105' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_331 : Operation 4919 [1/1] (0.00ns)   --->   "%tmp_348 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_105, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4919 'partselect' 'tmp_348' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_331 : Operation 4920 [1/1] (0.00ns)   --->   "%trunc_ln63_105 = trunc i64 %bitcast_ln63_105" [CCode/viterbi.c:63]   --->   Operation 4920 'trunc' 'trunc_ln63_105' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_331 : Operation 4921 [1/1] (1.88ns)   --->   "%icmp_ln63_208 = icmp_ne  i11 %tmp_347, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4921 'icmp' 'icmp_ln63_208' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 4922 [1/1] (2.89ns)   --->   "%icmp_ln63_209 = icmp_eq  i52 %trunc_ln63_104, i52 0" [CCode/viterbi.c:63]   --->   Operation 4922 'icmp' 'icmp_ln63_209' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 4923 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_105)   --->   "%or_ln63_135 = or i1 %icmp_ln63_209, i1 %icmp_ln63_208" [CCode/viterbi.c:63]   --->   Operation 4923 'or' 'or_ln63_135' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 4924 [1/1] (1.88ns)   --->   "%icmp_ln63_210 = icmp_ne  i11 %tmp_348, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4924 'icmp' 'icmp_ln63_210' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 4925 [1/1] (2.89ns)   --->   "%icmp_ln63_211 = icmp_eq  i52 %trunc_ln63_105, i52 0" [CCode/viterbi.c:63]   --->   Operation 4925 'icmp' 'icmp_ln63_211' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 4926 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_105)   --->   "%or_ln63_136 = or i1 %icmp_ln63_211, i1 %icmp_ln63_210" [CCode/viterbi.c:63]   --->   Operation 4926 'or' 'or_ln63_136' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 4927 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_105)   --->   "%and_ln63_104 = and i1 %or_ln63_135, i1 %or_ln63_136" [CCode/viterbi.c:63]   --->   Operation 4927 'and' 'and_ln63_104' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 4928 [1/2] (5.46ns)   --->   "%tmp_349 = fcmp_olt  i64 %p_3_51, i64 %select_ln63_101" [CCode/viterbi.c:63]   --->   Operation 4928 'dcmp' 'tmp_349' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 4929 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_105 = and i1 %and_ln63_104, i1 %tmp_349" [CCode/viterbi.c:63]   --->   Operation 4929 'and' 'and_ln63_105' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 4930 [1/1] (1.48ns)   --->   "%select_ln63_102 = select i1 %and_ln63_105, i64 %p_3_51, i64 %select_ln63_101" [CCode/viterbi.c:63]   --->   Operation 4930 'select' 'select_ln63_102' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 332 <SV = 124> <Delay = 5.46>
ST_332 : Operation 4931 [2/2] (5.46ns)   --->   "%tmp_352 = fcmp_olt  i64 %p_3_52, i64 %select_ln63_102" [CCode/viterbi.c:63]   --->   Operation 4931 'dcmp' 'tmp_352' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 125> <Delay = 7.91>
ST_333 : Operation 4932 [1/1] (0.00ns)   --->   "%bitcast_ln63_106 = bitcast i64 %p_3_52" [CCode/viterbi.c:63]   --->   Operation 4932 'bitcast' 'bitcast_ln63_106' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_333 : Operation 4933 [1/1] (0.00ns)   --->   "%tmp_350 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_106, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4933 'partselect' 'tmp_350' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_333 : Operation 4934 [1/1] (0.00ns)   --->   "%trunc_ln63_106 = trunc i64 %bitcast_ln63_106" [CCode/viterbi.c:63]   --->   Operation 4934 'trunc' 'trunc_ln63_106' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_333 : Operation 4935 [1/1] (0.00ns)   --->   "%bitcast_ln63_107 = bitcast i64 %select_ln63_102" [CCode/viterbi.c:63]   --->   Operation 4935 'bitcast' 'bitcast_ln63_107' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_333 : Operation 4936 [1/1] (0.00ns)   --->   "%tmp_351 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_107, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4936 'partselect' 'tmp_351' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_333 : Operation 4937 [1/1] (0.00ns)   --->   "%trunc_ln63_107 = trunc i64 %bitcast_ln63_107" [CCode/viterbi.c:63]   --->   Operation 4937 'trunc' 'trunc_ln63_107' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_333 : Operation 4938 [1/1] (1.88ns)   --->   "%icmp_ln63_212 = icmp_ne  i11 %tmp_350, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4938 'icmp' 'icmp_ln63_212' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 4939 [1/1] (2.89ns)   --->   "%icmp_ln63_213 = icmp_eq  i52 %trunc_ln63_106, i52 0" [CCode/viterbi.c:63]   --->   Operation 4939 'icmp' 'icmp_ln63_213' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 4940 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_107)   --->   "%or_ln63_137 = or i1 %icmp_ln63_213, i1 %icmp_ln63_212" [CCode/viterbi.c:63]   --->   Operation 4940 'or' 'or_ln63_137' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 4941 [1/1] (1.88ns)   --->   "%icmp_ln63_214 = icmp_ne  i11 %tmp_351, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4941 'icmp' 'icmp_ln63_214' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 4942 [1/1] (2.89ns)   --->   "%icmp_ln63_215 = icmp_eq  i52 %trunc_ln63_107, i52 0" [CCode/viterbi.c:63]   --->   Operation 4942 'icmp' 'icmp_ln63_215' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 4943 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_107)   --->   "%or_ln63_138 = or i1 %icmp_ln63_215, i1 %icmp_ln63_214" [CCode/viterbi.c:63]   --->   Operation 4943 'or' 'or_ln63_138' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 4944 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_107)   --->   "%and_ln63_106 = and i1 %or_ln63_137, i1 %or_ln63_138" [CCode/viterbi.c:63]   --->   Operation 4944 'and' 'and_ln63_106' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 4945 [1/2] (5.46ns)   --->   "%tmp_352 = fcmp_olt  i64 %p_3_52, i64 %select_ln63_102" [CCode/viterbi.c:63]   --->   Operation 4945 'dcmp' 'tmp_352' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 4946 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_107 = and i1 %and_ln63_106, i1 %tmp_352" [CCode/viterbi.c:63]   --->   Operation 4946 'and' 'and_ln63_107' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 4947 [1/1] (1.48ns)   --->   "%select_ln63_105 = select i1 %and_ln63_107, i64 %p_3_52, i64 %select_ln63_102" [CCode/viterbi.c:63]   --->   Operation 4947 'select' 'select_ln63_105' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 334 <SV = 126> <Delay = 5.46>
ST_334 : Operation 4948 [2/2] (5.46ns)   --->   "%tmp_355 = fcmp_olt  i64 %p_3_53, i64 %select_ln63_105" [CCode/viterbi.c:63]   --->   Operation 4948 'dcmp' 'tmp_355' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 127> <Delay = 7.91>
ST_335 : Operation 4949 [1/1] (0.00ns)   --->   "%bitcast_ln63_108 = bitcast i64 %p_3_53" [CCode/viterbi.c:63]   --->   Operation 4949 'bitcast' 'bitcast_ln63_108' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_335 : Operation 4950 [1/1] (0.00ns)   --->   "%tmp_353 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_108, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4950 'partselect' 'tmp_353' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_335 : Operation 4951 [1/1] (0.00ns)   --->   "%trunc_ln63_108 = trunc i64 %bitcast_ln63_108" [CCode/viterbi.c:63]   --->   Operation 4951 'trunc' 'trunc_ln63_108' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_335 : Operation 4952 [1/1] (0.00ns)   --->   "%bitcast_ln63_109 = bitcast i64 %select_ln63_105" [CCode/viterbi.c:63]   --->   Operation 4952 'bitcast' 'bitcast_ln63_109' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_335 : Operation 4953 [1/1] (0.00ns)   --->   "%tmp_354 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_109, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4953 'partselect' 'tmp_354' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_335 : Operation 4954 [1/1] (0.00ns)   --->   "%trunc_ln63_109 = trunc i64 %bitcast_ln63_109" [CCode/viterbi.c:63]   --->   Operation 4954 'trunc' 'trunc_ln63_109' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_335 : Operation 4955 [1/1] (1.88ns)   --->   "%icmp_ln63_216 = icmp_ne  i11 %tmp_353, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4955 'icmp' 'icmp_ln63_216' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 4956 [1/1] (2.89ns)   --->   "%icmp_ln63_217 = icmp_eq  i52 %trunc_ln63_108, i52 0" [CCode/viterbi.c:63]   --->   Operation 4956 'icmp' 'icmp_ln63_217' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 4957 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_109)   --->   "%or_ln63_139 = or i1 %icmp_ln63_217, i1 %icmp_ln63_216" [CCode/viterbi.c:63]   --->   Operation 4957 'or' 'or_ln63_139' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 4958 [1/1] (1.88ns)   --->   "%icmp_ln63_218 = icmp_ne  i11 %tmp_354, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4958 'icmp' 'icmp_ln63_218' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 4959 [1/1] (2.89ns)   --->   "%icmp_ln63_219 = icmp_eq  i52 %trunc_ln63_109, i52 0" [CCode/viterbi.c:63]   --->   Operation 4959 'icmp' 'icmp_ln63_219' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 4960 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_109)   --->   "%or_ln63_140 = or i1 %icmp_ln63_219, i1 %icmp_ln63_218" [CCode/viterbi.c:63]   --->   Operation 4960 'or' 'or_ln63_140' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 4961 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_109)   --->   "%and_ln63_108 = and i1 %or_ln63_139, i1 %or_ln63_140" [CCode/viterbi.c:63]   --->   Operation 4961 'and' 'and_ln63_108' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 4962 [1/2] (5.46ns)   --->   "%tmp_355 = fcmp_olt  i64 %p_3_53, i64 %select_ln63_105" [CCode/viterbi.c:63]   --->   Operation 4962 'dcmp' 'tmp_355' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 4963 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_109 = and i1 %and_ln63_108, i1 %tmp_355" [CCode/viterbi.c:63]   --->   Operation 4963 'and' 'and_ln63_109' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_335 : Operation 4964 [1/1] (1.48ns)   --->   "%select_ln63_106 = select i1 %and_ln63_109, i64 %p_3_53, i64 %select_ln63_105" [CCode/viterbi.c:63]   --->   Operation 4964 'select' 'select_ln63_106' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 336 <SV = 128> <Delay = 5.46>
ST_336 : Operation 4965 [2/2] (5.46ns)   --->   "%tmp_358 = fcmp_olt  i64 %p_3_54, i64 %select_ln63_106" [CCode/viterbi.c:63]   --->   Operation 4965 'dcmp' 'tmp_358' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 129> <Delay = 7.91>
ST_337 : Operation 4966 [1/1] (0.00ns)   --->   "%bitcast_ln63_110 = bitcast i64 %p_3_54" [CCode/viterbi.c:63]   --->   Operation 4966 'bitcast' 'bitcast_ln63_110' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_337 : Operation 4967 [1/1] (0.00ns)   --->   "%tmp_356 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_110, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4967 'partselect' 'tmp_356' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_337 : Operation 4968 [1/1] (0.00ns)   --->   "%trunc_ln63_110 = trunc i64 %bitcast_ln63_110" [CCode/viterbi.c:63]   --->   Operation 4968 'trunc' 'trunc_ln63_110' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_337 : Operation 4969 [1/1] (0.00ns)   --->   "%bitcast_ln63_111 = bitcast i64 %select_ln63_106" [CCode/viterbi.c:63]   --->   Operation 4969 'bitcast' 'bitcast_ln63_111' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_337 : Operation 4970 [1/1] (0.00ns)   --->   "%tmp_357 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_111, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4970 'partselect' 'tmp_357' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_337 : Operation 4971 [1/1] (0.00ns)   --->   "%trunc_ln63_111 = trunc i64 %bitcast_ln63_111" [CCode/viterbi.c:63]   --->   Operation 4971 'trunc' 'trunc_ln63_111' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_337 : Operation 4972 [1/1] (1.88ns)   --->   "%icmp_ln63_220 = icmp_ne  i11 %tmp_356, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4972 'icmp' 'icmp_ln63_220' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 4973 [1/1] (2.89ns)   --->   "%icmp_ln63_221 = icmp_eq  i52 %trunc_ln63_110, i52 0" [CCode/viterbi.c:63]   --->   Operation 4973 'icmp' 'icmp_ln63_221' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 4974 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_111)   --->   "%or_ln63_141 = or i1 %icmp_ln63_221, i1 %icmp_ln63_220" [CCode/viterbi.c:63]   --->   Operation 4974 'or' 'or_ln63_141' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 4975 [1/1] (1.88ns)   --->   "%icmp_ln63_222 = icmp_ne  i11 %tmp_357, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4975 'icmp' 'icmp_ln63_222' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 4976 [1/1] (2.89ns)   --->   "%icmp_ln63_223 = icmp_eq  i52 %trunc_ln63_111, i52 0" [CCode/viterbi.c:63]   --->   Operation 4976 'icmp' 'icmp_ln63_223' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 4977 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_111)   --->   "%or_ln63_142 = or i1 %icmp_ln63_223, i1 %icmp_ln63_222" [CCode/viterbi.c:63]   --->   Operation 4977 'or' 'or_ln63_142' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 4978 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_111)   --->   "%and_ln63_110 = and i1 %or_ln63_141, i1 %or_ln63_142" [CCode/viterbi.c:63]   --->   Operation 4978 'and' 'and_ln63_110' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 4979 [1/2] (5.46ns)   --->   "%tmp_358 = fcmp_olt  i64 %p_3_54, i64 %select_ln63_106" [CCode/viterbi.c:63]   --->   Operation 4979 'dcmp' 'tmp_358' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 4980 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_111 = and i1 %and_ln63_110, i1 %tmp_358" [CCode/viterbi.c:63]   --->   Operation 4980 'and' 'and_ln63_111' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_337 : Operation 4981 [1/1] (1.48ns)   --->   "%select_ln63_109 = select i1 %and_ln63_111, i64 %p_3_54, i64 %select_ln63_106" [CCode/viterbi.c:63]   --->   Operation 4981 'select' 'select_ln63_109' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 338 <SV = 130> <Delay = 5.46>
ST_338 : Operation 4982 [2/2] (5.46ns)   --->   "%tmp_361 = fcmp_olt  i64 %p_3_55, i64 %select_ln63_109" [CCode/viterbi.c:63]   --->   Operation 4982 'dcmp' 'tmp_361' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 131> <Delay = 7.91>
ST_339 : Operation 4983 [1/1] (0.00ns)   --->   "%bitcast_ln63_112 = bitcast i64 %p_3_55" [CCode/viterbi.c:63]   --->   Operation 4983 'bitcast' 'bitcast_ln63_112' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_339 : Operation 4984 [1/1] (0.00ns)   --->   "%tmp_359 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_112, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4984 'partselect' 'tmp_359' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_339 : Operation 4985 [1/1] (0.00ns)   --->   "%trunc_ln63_112 = trunc i64 %bitcast_ln63_112" [CCode/viterbi.c:63]   --->   Operation 4985 'trunc' 'trunc_ln63_112' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_339 : Operation 4986 [1/1] (0.00ns)   --->   "%bitcast_ln63_113 = bitcast i64 %select_ln63_109" [CCode/viterbi.c:63]   --->   Operation 4986 'bitcast' 'bitcast_ln63_113' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_339 : Operation 4987 [1/1] (0.00ns)   --->   "%tmp_360 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_113, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 4987 'partselect' 'tmp_360' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_339 : Operation 4988 [1/1] (0.00ns)   --->   "%trunc_ln63_113 = trunc i64 %bitcast_ln63_113" [CCode/viterbi.c:63]   --->   Operation 4988 'trunc' 'trunc_ln63_113' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_339 : Operation 4989 [1/1] (1.88ns)   --->   "%icmp_ln63_224 = icmp_ne  i11 %tmp_359, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4989 'icmp' 'icmp_ln63_224' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 4990 [1/1] (2.89ns)   --->   "%icmp_ln63_225 = icmp_eq  i52 %trunc_ln63_112, i52 0" [CCode/viterbi.c:63]   --->   Operation 4990 'icmp' 'icmp_ln63_225' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 4991 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_113)   --->   "%or_ln63_143 = or i1 %icmp_ln63_225, i1 %icmp_ln63_224" [CCode/viterbi.c:63]   --->   Operation 4991 'or' 'or_ln63_143' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 4992 [1/1] (1.88ns)   --->   "%icmp_ln63_226 = icmp_ne  i11 %tmp_360, i11 2047" [CCode/viterbi.c:63]   --->   Operation 4992 'icmp' 'icmp_ln63_226' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 4993 [1/1] (2.89ns)   --->   "%icmp_ln63_227 = icmp_eq  i52 %trunc_ln63_113, i52 0" [CCode/viterbi.c:63]   --->   Operation 4993 'icmp' 'icmp_ln63_227' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 4994 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_113)   --->   "%or_ln63_144 = or i1 %icmp_ln63_227, i1 %icmp_ln63_226" [CCode/viterbi.c:63]   --->   Operation 4994 'or' 'or_ln63_144' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 4995 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_113)   --->   "%and_ln63_112 = and i1 %or_ln63_143, i1 %or_ln63_144" [CCode/viterbi.c:63]   --->   Operation 4995 'and' 'and_ln63_112' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 4996 [1/2] (5.46ns)   --->   "%tmp_361 = fcmp_olt  i64 %p_3_55, i64 %select_ln63_109" [CCode/viterbi.c:63]   --->   Operation 4996 'dcmp' 'tmp_361' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 4997 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_113 = and i1 %and_ln63_112, i1 %tmp_361" [CCode/viterbi.c:63]   --->   Operation 4997 'and' 'and_ln63_113' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_339 : Operation 4998 [1/1] (1.48ns)   --->   "%select_ln63_110 = select i1 %and_ln63_113, i64 %p_3_55, i64 %select_ln63_109" [CCode/viterbi.c:63]   --->   Operation 4998 'select' 'select_ln63_110' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 340 <SV = 132> <Delay = 5.46>
ST_340 : Operation 4999 [2/2] (5.46ns)   --->   "%tmp_364 = fcmp_olt  i64 %p_3_56, i64 %select_ln63_110" [CCode/viterbi.c:63]   --->   Operation 4999 'dcmp' 'tmp_364' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 133> <Delay = 7.91>
ST_341 : Operation 5000 [1/1] (0.00ns)   --->   "%bitcast_ln63_114 = bitcast i64 %p_3_56" [CCode/viterbi.c:63]   --->   Operation 5000 'bitcast' 'bitcast_ln63_114' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_341 : Operation 5001 [1/1] (0.00ns)   --->   "%tmp_362 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_114, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 5001 'partselect' 'tmp_362' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_341 : Operation 5002 [1/1] (0.00ns)   --->   "%trunc_ln63_114 = trunc i64 %bitcast_ln63_114" [CCode/viterbi.c:63]   --->   Operation 5002 'trunc' 'trunc_ln63_114' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_341 : Operation 5003 [1/1] (0.00ns)   --->   "%bitcast_ln63_115 = bitcast i64 %select_ln63_110" [CCode/viterbi.c:63]   --->   Operation 5003 'bitcast' 'bitcast_ln63_115' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_341 : Operation 5004 [1/1] (0.00ns)   --->   "%tmp_363 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_115, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 5004 'partselect' 'tmp_363' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_341 : Operation 5005 [1/1] (0.00ns)   --->   "%trunc_ln63_115 = trunc i64 %bitcast_ln63_115" [CCode/viterbi.c:63]   --->   Operation 5005 'trunc' 'trunc_ln63_115' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_341 : Operation 5006 [1/1] (1.88ns)   --->   "%icmp_ln63_228 = icmp_ne  i11 %tmp_362, i11 2047" [CCode/viterbi.c:63]   --->   Operation 5006 'icmp' 'icmp_ln63_228' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 5007 [1/1] (2.89ns)   --->   "%icmp_ln63_229 = icmp_eq  i52 %trunc_ln63_114, i52 0" [CCode/viterbi.c:63]   --->   Operation 5007 'icmp' 'icmp_ln63_229' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 5008 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_115)   --->   "%or_ln63_145 = or i1 %icmp_ln63_229, i1 %icmp_ln63_228" [CCode/viterbi.c:63]   --->   Operation 5008 'or' 'or_ln63_145' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 5009 [1/1] (1.88ns)   --->   "%icmp_ln63_230 = icmp_ne  i11 %tmp_363, i11 2047" [CCode/viterbi.c:63]   --->   Operation 5009 'icmp' 'icmp_ln63_230' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 5010 [1/1] (2.89ns)   --->   "%icmp_ln63_231 = icmp_eq  i52 %trunc_ln63_115, i52 0" [CCode/viterbi.c:63]   --->   Operation 5010 'icmp' 'icmp_ln63_231' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 5011 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_115)   --->   "%or_ln63_146 = or i1 %icmp_ln63_231, i1 %icmp_ln63_230" [CCode/viterbi.c:63]   --->   Operation 5011 'or' 'or_ln63_146' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 5012 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_115)   --->   "%and_ln63_114 = and i1 %or_ln63_145, i1 %or_ln63_146" [CCode/viterbi.c:63]   --->   Operation 5012 'and' 'and_ln63_114' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 5013 [1/2] (5.46ns)   --->   "%tmp_364 = fcmp_olt  i64 %p_3_56, i64 %select_ln63_110" [CCode/viterbi.c:63]   --->   Operation 5013 'dcmp' 'tmp_364' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 5014 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_115 = and i1 %and_ln63_114, i1 %tmp_364" [CCode/viterbi.c:63]   --->   Operation 5014 'and' 'and_ln63_115' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_341 : Operation 5015 [1/1] (1.48ns)   --->   "%select_ln63_113 = select i1 %and_ln63_115, i64 %p_3_56, i64 %select_ln63_110" [CCode/viterbi.c:63]   --->   Operation 5015 'select' 'select_ln63_113' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 342 <SV = 134> <Delay = 5.46>
ST_342 : Operation 5016 [2/2] (5.46ns)   --->   "%tmp_367 = fcmp_olt  i64 %p_3_57, i64 %select_ln63_113" [CCode/viterbi.c:63]   --->   Operation 5016 'dcmp' 'tmp_367' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 135> <Delay = 7.91>
ST_343 : Operation 5017 [1/1] (0.00ns)   --->   "%bitcast_ln63_116 = bitcast i64 %p_3_57" [CCode/viterbi.c:63]   --->   Operation 5017 'bitcast' 'bitcast_ln63_116' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_343 : Operation 5018 [1/1] (0.00ns)   --->   "%tmp_365 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_116, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 5018 'partselect' 'tmp_365' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_343 : Operation 5019 [1/1] (0.00ns)   --->   "%trunc_ln63_116 = trunc i64 %bitcast_ln63_116" [CCode/viterbi.c:63]   --->   Operation 5019 'trunc' 'trunc_ln63_116' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_343 : Operation 5020 [1/1] (0.00ns)   --->   "%bitcast_ln63_117 = bitcast i64 %select_ln63_113" [CCode/viterbi.c:63]   --->   Operation 5020 'bitcast' 'bitcast_ln63_117' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_343 : Operation 5021 [1/1] (0.00ns)   --->   "%tmp_366 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_117, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 5021 'partselect' 'tmp_366' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_343 : Operation 5022 [1/1] (0.00ns)   --->   "%trunc_ln63_117 = trunc i64 %bitcast_ln63_117" [CCode/viterbi.c:63]   --->   Operation 5022 'trunc' 'trunc_ln63_117' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_343 : Operation 5023 [1/1] (1.88ns)   --->   "%icmp_ln63_232 = icmp_ne  i11 %tmp_365, i11 2047" [CCode/viterbi.c:63]   --->   Operation 5023 'icmp' 'icmp_ln63_232' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 5024 [1/1] (2.89ns)   --->   "%icmp_ln63_233 = icmp_eq  i52 %trunc_ln63_116, i52 0" [CCode/viterbi.c:63]   --->   Operation 5024 'icmp' 'icmp_ln63_233' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 5025 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_117)   --->   "%or_ln63_147 = or i1 %icmp_ln63_233, i1 %icmp_ln63_232" [CCode/viterbi.c:63]   --->   Operation 5025 'or' 'or_ln63_147' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 5026 [1/1] (1.88ns)   --->   "%icmp_ln63_234 = icmp_ne  i11 %tmp_366, i11 2047" [CCode/viterbi.c:63]   --->   Operation 5026 'icmp' 'icmp_ln63_234' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 5027 [1/1] (2.89ns)   --->   "%icmp_ln63_235 = icmp_eq  i52 %trunc_ln63_117, i52 0" [CCode/viterbi.c:63]   --->   Operation 5027 'icmp' 'icmp_ln63_235' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 5028 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_117)   --->   "%or_ln63_148 = or i1 %icmp_ln63_235, i1 %icmp_ln63_234" [CCode/viterbi.c:63]   --->   Operation 5028 'or' 'or_ln63_148' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 5029 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_117)   --->   "%and_ln63_116 = and i1 %or_ln63_147, i1 %or_ln63_148" [CCode/viterbi.c:63]   --->   Operation 5029 'and' 'and_ln63_116' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 5030 [1/2] (5.46ns)   --->   "%tmp_367 = fcmp_olt  i64 %p_3_57, i64 %select_ln63_113" [CCode/viterbi.c:63]   --->   Operation 5030 'dcmp' 'tmp_367' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 5031 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_117 = and i1 %and_ln63_116, i1 %tmp_367" [CCode/viterbi.c:63]   --->   Operation 5031 'and' 'and_ln63_117' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_343 : Operation 5032 [1/1] (1.48ns)   --->   "%select_ln63_114 = select i1 %and_ln63_117, i64 %p_3_57, i64 %select_ln63_113" [CCode/viterbi.c:63]   --->   Operation 5032 'select' 'select_ln63_114' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 344 <SV = 136> <Delay = 5.46>
ST_344 : Operation 5033 [2/2] (5.46ns)   --->   "%tmp_370 = fcmp_olt  i64 %p_3_58, i64 %select_ln63_114" [CCode/viterbi.c:63]   --->   Operation 5033 'dcmp' 'tmp_370' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 137> <Delay = 7.91>
ST_345 : Operation 5034 [1/1] (0.00ns)   --->   "%bitcast_ln63_118 = bitcast i64 %p_3_58" [CCode/viterbi.c:63]   --->   Operation 5034 'bitcast' 'bitcast_ln63_118' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_345 : Operation 5035 [1/1] (0.00ns)   --->   "%tmp_368 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_118, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 5035 'partselect' 'tmp_368' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_345 : Operation 5036 [1/1] (0.00ns)   --->   "%trunc_ln63_118 = trunc i64 %bitcast_ln63_118" [CCode/viterbi.c:63]   --->   Operation 5036 'trunc' 'trunc_ln63_118' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_345 : Operation 5037 [1/1] (0.00ns)   --->   "%bitcast_ln63_119 = bitcast i64 %select_ln63_114" [CCode/viterbi.c:63]   --->   Operation 5037 'bitcast' 'bitcast_ln63_119' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_345 : Operation 5038 [1/1] (0.00ns)   --->   "%tmp_369 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_119, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 5038 'partselect' 'tmp_369' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_345 : Operation 5039 [1/1] (0.00ns)   --->   "%trunc_ln63_119 = trunc i64 %bitcast_ln63_119" [CCode/viterbi.c:63]   --->   Operation 5039 'trunc' 'trunc_ln63_119' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_345 : Operation 5040 [1/1] (1.88ns)   --->   "%icmp_ln63_236 = icmp_ne  i11 %tmp_368, i11 2047" [CCode/viterbi.c:63]   --->   Operation 5040 'icmp' 'icmp_ln63_236' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 5041 [1/1] (2.89ns)   --->   "%icmp_ln63_237 = icmp_eq  i52 %trunc_ln63_118, i52 0" [CCode/viterbi.c:63]   --->   Operation 5041 'icmp' 'icmp_ln63_237' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 5042 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_119)   --->   "%or_ln63_149 = or i1 %icmp_ln63_237, i1 %icmp_ln63_236" [CCode/viterbi.c:63]   --->   Operation 5042 'or' 'or_ln63_149' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 5043 [1/1] (1.88ns)   --->   "%icmp_ln63_238 = icmp_ne  i11 %tmp_369, i11 2047" [CCode/viterbi.c:63]   --->   Operation 5043 'icmp' 'icmp_ln63_238' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 5044 [1/1] (2.89ns)   --->   "%icmp_ln63_239 = icmp_eq  i52 %trunc_ln63_119, i52 0" [CCode/viterbi.c:63]   --->   Operation 5044 'icmp' 'icmp_ln63_239' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 5045 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_119)   --->   "%or_ln63_150 = or i1 %icmp_ln63_239, i1 %icmp_ln63_238" [CCode/viterbi.c:63]   --->   Operation 5045 'or' 'or_ln63_150' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 5046 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_119)   --->   "%and_ln63_118 = and i1 %or_ln63_149, i1 %or_ln63_150" [CCode/viterbi.c:63]   --->   Operation 5046 'and' 'and_ln63_118' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 5047 [1/2] (5.46ns)   --->   "%tmp_370 = fcmp_olt  i64 %p_3_58, i64 %select_ln63_114" [CCode/viterbi.c:63]   --->   Operation 5047 'dcmp' 'tmp_370' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 5048 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_119 = and i1 %and_ln63_118, i1 %tmp_370" [CCode/viterbi.c:63]   --->   Operation 5048 'and' 'and_ln63_119' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_345 : Operation 5049 [1/1] (1.48ns)   --->   "%select_ln63_117 = select i1 %and_ln63_119, i64 %p_3_58, i64 %select_ln63_114" [CCode/viterbi.c:63]   --->   Operation 5049 'select' 'select_ln63_117' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 346 <SV = 138> <Delay = 5.46>
ST_346 : Operation 5050 [2/2] (5.46ns)   --->   "%tmp_373 = fcmp_olt  i64 %p_3_59, i64 %select_ln63_117" [CCode/viterbi.c:63]   --->   Operation 5050 'dcmp' 'tmp_373' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 139> <Delay = 7.91>
ST_347 : Operation 5051 [1/1] (0.00ns)   --->   "%bitcast_ln63_120 = bitcast i64 %p_3_59" [CCode/viterbi.c:63]   --->   Operation 5051 'bitcast' 'bitcast_ln63_120' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_347 : Operation 5052 [1/1] (0.00ns)   --->   "%tmp_371 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_120, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 5052 'partselect' 'tmp_371' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_347 : Operation 5053 [1/1] (0.00ns)   --->   "%trunc_ln63_120 = trunc i64 %bitcast_ln63_120" [CCode/viterbi.c:63]   --->   Operation 5053 'trunc' 'trunc_ln63_120' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_347 : Operation 5054 [1/1] (0.00ns)   --->   "%bitcast_ln63_121 = bitcast i64 %select_ln63_117" [CCode/viterbi.c:63]   --->   Operation 5054 'bitcast' 'bitcast_ln63_121' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_347 : Operation 5055 [1/1] (0.00ns)   --->   "%tmp_372 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_121, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 5055 'partselect' 'tmp_372' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_347 : Operation 5056 [1/1] (0.00ns)   --->   "%trunc_ln63_121 = trunc i64 %bitcast_ln63_121" [CCode/viterbi.c:63]   --->   Operation 5056 'trunc' 'trunc_ln63_121' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_347 : Operation 5057 [1/1] (1.88ns)   --->   "%icmp_ln63_240 = icmp_ne  i11 %tmp_371, i11 2047" [CCode/viterbi.c:63]   --->   Operation 5057 'icmp' 'icmp_ln63_240' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 5058 [1/1] (2.89ns)   --->   "%icmp_ln63_241 = icmp_eq  i52 %trunc_ln63_120, i52 0" [CCode/viterbi.c:63]   --->   Operation 5058 'icmp' 'icmp_ln63_241' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 5059 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_121)   --->   "%or_ln63_151 = or i1 %icmp_ln63_241, i1 %icmp_ln63_240" [CCode/viterbi.c:63]   --->   Operation 5059 'or' 'or_ln63_151' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 5060 [1/1] (1.88ns)   --->   "%icmp_ln63_242 = icmp_ne  i11 %tmp_372, i11 2047" [CCode/viterbi.c:63]   --->   Operation 5060 'icmp' 'icmp_ln63_242' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 5061 [1/1] (2.89ns)   --->   "%icmp_ln63_243 = icmp_eq  i52 %trunc_ln63_121, i52 0" [CCode/viterbi.c:63]   --->   Operation 5061 'icmp' 'icmp_ln63_243' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 5062 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_121)   --->   "%or_ln63_152 = or i1 %icmp_ln63_243, i1 %icmp_ln63_242" [CCode/viterbi.c:63]   --->   Operation 5062 'or' 'or_ln63_152' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 5063 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_121)   --->   "%and_ln63_120 = and i1 %or_ln63_151, i1 %or_ln63_152" [CCode/viterbi.c:63]   --->   Operation 5063 'and' 'and_ln63_120' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 5064 [1/2] (5.46ns)   --->   "%tmp_373 = fcmp_olt  i64 %p_3_59, i64 %select_ln63_117" [CCode/viterbi.c:63]   --->   Operation 5064 'dcmp' 'tmp_373' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 5065 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_121 = and i1 %and_ln63_120, i1 %tmp_373" [CCode/viterbi.c:63]   --->   Operation 5065 'and' 'and_ln63_121' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_347 : Operation 5066 [1/1] (1.48ns)   --->   "%select_ln63_118 = select i1 %and_ln63_121, i64 %p_3_59, i64 %select_ln63_117" [CCode/viterbi.c:63]   --->   Operation 5066 'select' 'select_ln63_118' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 348 <SV = 140> <Delay = 5.46>
ST_348 : Operation 5067 [2/2] (5.46ns)   --->   "%tmp_376 = fcmp_olt  i64 %p_3_60, i64 %select_ln63_118" [CCode/viterbi.c:63]   --->   Operation 5067 'dcmp' 'tmp_376' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 141> <Delay = 7.91>
ST_349 : Operation 5068 [1/1] (0.00ns)   --->   "%bitcast_ln63_122 = bitcast i64 %p_3_60" [CCode/viterbi.c:63]   --->   Operation 5068 'bitcast' 'bitcast_ln63_122' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_349 : Operation 5069 [1/1] (0.00ns)   --->   "%tmp_374 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_122, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 5069 'partselect' 'tmp_374' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_349 : Operation 5070 [1/1] (0.00ns)   --->   "%trunc_ln63_122 = trunc i64 %bitcast_ln63_122" [CCode/viterbi.c:63]   --->   Operation 5070 'trunc' 'trunc_ln63_122' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_349 : Operation 5071 [1/1] (0.00ns)   --->   "%bitcast_ln63_123 = bitcast i64 %select_ln63_118" [CCode/viterbi.c:63]   --->   Operation 5071 'bitcast' 'bitcast_ln63_123' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_349 : Operation 5072 [1/1] (0.00ns)   --->   "%tmp_375 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_123, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 5072 'partselect' 'tmp_375' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_349 : Operation 5073 [1/1] (0.00ns)   --->   "%trunc_ln63_123 = trunc i64 %bitcast_ln63_123" [CCode/viterbi.c:63]   --->   Operation 5073 'trunc' 'trunc_ln63_123' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_349 : Operation 5074 [1/1] (1.88ns)   --->   "%icmp_ln63_244 = icmp_ne  i11 %tmp_374, i11 2047" [CCode/viterbi.c:63]   --->   Operation 5074 'icmp' 'icmp_ln63_244' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 5075 [1/1] (2.89ns)   --->   "%icmp_ln63_245 = icmp_eq  i52 %trunc_ln63_122, i52 0" [CCode/viterbi.c:63]   --->   Operation 5075 'icmp' 'icmp_ln63_245' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 5076 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_123)   --->   "%or_ln63_153 = or i1 %icmp_ln63_245, i1 %icmp_ln63_244" [CCode/viterbi.c:63]   --->   Operation 5076 'or' 'or_ln63_153' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 5077 [1/1] (1.88ns)   --->   "%icmp_ln63_246 = icmp_ne  i11 %tmp_375, i11 2047" [CCode/viterbi.c:63]   --->   Operation 5077 'icmp' 'icmp_ln63_246' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 5078 [1/1] (2.89ns)   --->   "%icmp_ln63_247 = icmp_eq  i52 %trunc_ln63_123, i52 0" [CCode/viterbi.c:63]   --->   Operation 5078 'icmp' 'icmp_ln63_247' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 5079 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_123)   --->   "%or_ln63_154 = or i1 %icmp_ln63_247, i1 %icmp_ln63_246" [CCode/viterbi.c:63]   --->   Operation 5079 'or' 'or_ln63_154' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 5080 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_123)   --->   "%and_ln63_122 = and i1 %or_ln63_153, i1 %or_ln63_154" [CCode/viterbi.c:63]   --->   Operation 5080 'and' 'and_ln63_122' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 5081 [1/2] (5.46ns)   --->   "%tmp_376 = fcmp_olt  i64 %p_3_60, i64 %select_ln63_118" [CCode/viterbi.c:63]   --->   Operation 5081 'dcmp' 'tmp_376' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 5082 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_123 = and i1 %and_ln63_122, i1 %tmp_376" [CCode/viterbi.c:63]   --->   Operation 5082 'and' 'and_ln63_123' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 5083 [1/1] (1.48ns)   --->   "%select_ln63_121 = select i1 %and_ln63_123, i64 %p_3_60, i64 %select_ln63_118" [CCode/viterbi.c:63]   --->   Operation 5083 'select' 'select_ln63_121' <Predicate = (!tmp_381)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 350 <SV = 142> <Delay = 5.46>
ST_350 : Operation 5084 [1/1] (0.00ns)   --->   "%bitcast_ln63_124 = bitcast i64 %p_3_61" [CCode/viterbi.c:63]   --->   Operation 5084 'bitcast' 'bitcast_ln63_124' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_350 : Operation 5085 [1/1] (0.00ns)   --->   "%tmp_377 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_124, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 5085 'partselect' 'tmp_377' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_350 : Operation 5086 [1/1] (0.00ns)   --->   "%trunc_ln63_124 = trunc i64 %bitcast_ln63_124" [CCode/viterbi.c:63]   --->   Operation 5086 'trunc' 'trunc_ln63_124' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_350 : Operation 5087 [1/1] (0.00ns)   --->   "%bitcast_ln63_125 = bitcast i64 %select_ln63_121" [CCode/viterbi.c:63]   --->   Operation 5087 'bitcast' 'bitcast_ln63_125' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_350 : Operation 5088 [1/1] (0.00ns)   --->   "%tmp_378 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln63_125, i32 52, i32 62" [CCode/viterbi.c:63]   --->   Operation 5088 'partselect' 'tmp_378' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_350 : Operation 5089 [1/1] (0.00ns)   --->   "%trunc_ln63_125 = trunc i64 %bitcast_ln63_125" [CCode/viterbi.c:63]   --->   Operation 5089 'trunc' 'trunc_ln63_125' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_350 : Operation 5090 [1/1] (1.88ns)   --->   "%icmp_ln63_248 = icmp_ne  i11 %tmp_377, i11 2047" [CCode/viterbi.c:63]   --->   Operation 5090 'icmp' 'icmp_ln63_248' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 5091 [1/1] (2.89ns)   --->   "%icmp_ln63_249 = icmp_eq  i52 %trunc_ln63_124, i52 0" [CCode/viterbi.c:63]   --->   Operation 5091 'icmp' 'icmp_ln63_249' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 5092 [1/1] (1.88ns)   --->   "%icmp_ln63_250 = icmp_ne  i11 %tmp_378, i11 2047" [CCode/viterbi.c:63]   --->   Operation 5092 'icmp' 'icmp_ln63_250' <Predicate = (!tmp_381)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 5093 [1/1] (2.89ns)   --->   "%icmp_ln63_251 = icmp_eq  i52 %trunc_ln63_125, i52 0" [CCode/viterbi.c:63]   --->   Operation 5093 'icmp' 'icmp_ln63_251' <Predicate = (!tmp_381)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 5094 [2/2] (5.46ns)   --->   "%tmp_379 = fcmp_olt  i64 %p_3_61, i64 %select_ln63_121" [CCode/viterbi.c:63]   --->   Operation 5094 'dcmp' 'tmp_379' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 143> <Delay = 8.39>
ST_351 : Operation 5095 [1/1] (1.82ns)   --->   "%add_ln58 = add i9 %t_1, i9 511" [CCode/viterbi.c:58]   --->   Operation 5095 'add' 'add_ln58' <Predicate = (!tmp_381)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 5096 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_100)   --->   "%select_ln63_99 = select i1 %and_ln63_101, i6 51, i6 50" [CCode/viterbi.c:63]   --->   Operation 5096 'select' 'select_ln63_99' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_351 : Operation 5097 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_100)   --->   "%or_ln63_24 = or i1 %and_ln63_101, i1 %and_ln63_99" [CCode/viterbi.c:63]   --->   Operation 5097 'or' 'or_ln63_24' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 5098 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln63_100 = select i1 %or_ln63_24, i6 %select_ln63_99, i6 %select_ln63_96" [CCode/viterbi.c:63]   --->   Operation 5098 'select' 'select_ln63_100' <Predicate = (!tmp_381)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_351 : Operation 5099 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_104)   --->   "%select_ln63_103 = select i1 %and_ln63_105, i6 53, i6 52" [CCode/viterbi.c:63]   --->   Operation 5099 'select' 'select_ln63_103' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_351 : Operation 5100 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_104)   --->   "%or_ln63_25 = or i1 %and_ln63_105, i1 %and_ln63_103" [CCode/viterbi.c:63]   --->   Operation 5100 'or' 'or_ln63_25' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 5101 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln63_104 = select i1 %or_ln63_25, i6 %select_ln63_103, i6 %select_ln63_100" [CCode/viterbi.c:63]   --->   Operation 5101 'select' 'select_ln63_104' <Predicate = (!tmp_381)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_351 : Operation 5102 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_108)   --->   "%select_ln63_107 = select i1 %and_ln63_109, i6 55, i6 54" [CCode/viterbi.c:63]   --->   Operation 5102 'select' 'select_ln63_107' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_351 : Operation 5103 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_108)   --->   "%or_ln63_26 = or i1 %and_ln63_109, i1 %and_ln63_107" [CCode/viterbi.c:63]   --->   Operation 5103 'or' 'or_ln63_26' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 5104 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln63_108 = select i1 %or_ln63_26, i6 %select_ln63_107, i6 %select_ln63_104" [CCode/viterbi.c:63]   --->   Operation 5104 'select' 'select_ln63_108' <Predicate = (!tmp_381)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_351 : Operation 5105 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_112)   --->   "%select_ln63_111 = select i1 %and_ln63_113, i6 57, i6 56" [CCode/viterbi.c:63]   --->   Operation 5105 'select' 'select_ln63_111' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_351 : Operation 5106 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_112)   --->   "%or_ln63_27 = or i1 %and_ln63_113, i1 %and_ln63_111" [CCode/viterbi.c:63]   --->   Operation 5106 'or' 'or_ln63_27' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 5107 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln63_112 = select i1 %or_ln63_27, i6 %select_ln63_111, i6 %select_ln63_108" [CCode/viterbi.c:63]   --->   Operation 5107 'select' 'select_ln63_112' <Predicate = (!tmp_381)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_351 : Operation 5108 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_116)   --->   "%select_ln63_115 = select i1 %and_ln63_117, i6 59, i6 58" [CCode/viterbi.c:63]   --->   Operation 5108 'select' 'select_ln63_115' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_351 : Operation 5109 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_116)   --->   "%or_ln63_28 = or i1 %and_ln63_117, i1 %and_ln63_115" [CCode/viterbi.c:63]   --->   Operation 5109 'or' 'or_ln63_28' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 5110 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln63_116 = select i1 %or_ln63_28, i6 %select_ln63_115, i6 %select_ln63_112" [CCode/viterbi.c:63]   --->   Operation 5110 'select' 'select_ln63_116' <Predicate = (!tmp_381)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_351 : Operation 5111 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_120)   --->   "%select_ln63_119 = select i1 %and_ln63_121, i6 61, i6 60" [CCode/viterbi.c:63]   --->   Operation 5111 'select' 'select_ln63_119' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_351 : Operation 5112 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_120)   --->   "%or_ln63_29 = or i1 %and_ln63_121, i1 %and_ln63_119" [CCode/viterbi.c:63]   --->   Operation 5112 'or' 'or_ln63_29' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 5113 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln63_120 = select i1 %or_ln63_29, i6 %select_ln63_119, i6 %select_ln63_116" [CCode/viterbi.c:63]   --->   Operation 5113 'select' 'select_ln63_120' <Predicate = (!tmp_381)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_351 : Operation 5114 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_125)   --->   "%or_ln63_155 = or i1 %icmp_ln63_249, i1 %icmp_ln63_248" [CCode/viterbi.c:63]   --->   Operation 5114 'or' 'or_ln63_155' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 5115 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_125)   --->   "%or_ln63_156 = or i1 %icmp_ln63_251, i1 %icmp_ln63_250" [CCode/viterbi.c:63]   --->   Operation 5115 'or' 'or_ln63_156' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 5116 [1/1] (0.00ns) (grouped into LUT with out node and_ln63_125)   --->   "%and_ln63_124 = and i1 %or_ln63_155, i1 %or_ln63_156" [CCode/viterbi.c:63]   --->   Operation 5116 'and' 'and_ln63_124' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 5117 [1/2] (5.46ns)   --->   "%tmp_379 = fcmp_olt  i64 %p_3_61, i64 %select_ln63_121" [CCode/viterbi.c:63]   --->   Operation 5117 'dcmp' 'tmp_379' <Predicate = (!tmp_381)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 5118 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln63_125 = and i1 %and_ln63_124, i1 %tmp_379" [CCode/viterbi.c:63]   --->   Operation 5118 'and' 'and_ln63_125' <Predicate = (!tmp_381)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 5119 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_123)   --->   "%select_ln63_122 = select i1 %and_ln63_125, i6 63, i6 62" [CCode/viterbi.c:63]   --->   Operation 5119 'select' 'select_ln63_122' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_351 : Operation 5120 [1/1] (0.00ns) (grouped into LUT with out node select_ln63_123)   --->   "%or_ln63_30 = or i1 %and_ln63_125, i1 %and_ln63_123" [CCode/viterbi.c:63]   --->   Operation 5120 'or' 'or_ln63_30' <Predicate = (!tmp_381)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 5121 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln63_123 = select i1 %or_ln63_30, i6 %select_ln63_122, i6 %select_ln63_120" [CCode/viterbi.c:63]   --->   Operation 5121 'select' 'select_ln63_123' <Predicate = (!tmp_381)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_351 : Operation 5122 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i6 %select_ln63_123" [CCode/viterbi.c:68]   --->   Operation 5122 'zext' 'zext_ln68' <Predicate = (!tmp_381)> <Delay = 0.00>

State 352 <SV = 144> <Delay = 3.25>
ST_352 : Operation 5123 [1/1] (0.00ns)   --->   "%t_1_cast = zext i9 %t_1" [CCode/viterbi.c:58]   --->   Operation 5123 'zext' 't_1_cast' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_352 : Operation 5124 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [CCode/viterbi.c:17]   --->   Operation 5124 'specloopname' 'specloopname_ln17' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_352 : Operation 5125 [1/1] (0.00ns)   --->   "%path_addr_1 = getelementptr i8 %path, i64 0, i64 %t_1_cast" [CCode/viterbi.c:68]   --->   Operation 5125 'getelementptr' 'path_addr_1' <Predicate = (!tmp_381)> <Delay = 0.00>
ST_352 : Operation 5126 [1/1] (3.25ns)   --->   "%store_ln68 = store i8 %zext_ln68, i8 %path_addr_1" [CCode/viterbi.c:68]   --->   Operation 5126 'store' 'store_ln68' <Predicate = (!tmp_381)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 140> <RAM>
ST_352 : Operation 5127 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 5127 'br' 'br_ln0' <Predicate = (!tmp_381)> <Delay = 0.00>

State 353 <SV = 11> <Delay = 0.00>
ST_353 : Operation 5128 [1/1] (0.00ns)   --->   "%ret_ln71 = ret i32 0" [CCode/viterbi.c:71]   --->   Operation 5128 'ret' 'ret_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('obs_addr') [33]  (0 ns)
	'load' operation ('obs_load') on array 'obs' [34]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('obs_load') on array 'obs' [34]  (3.25 ns)

 <State 3>: 4.8ns
The critical path consists of the following:
	'phi' operation ('s', CCode/viterbi.c:21) with incoming values : ('add_ln21', CCode/viterbi.c:21) [38]  (0 ns)
	'add' operation ('add_ln22', CCode/viterbi.c:22) [53]  (1.55 ns)
	'getelementptr' operation ('emission_addr', CCode/viterbi.c:22) [55]  (0 ns)
	'load' operation ('emission_load', CCode/viterbi.c:22) on array 'emission' [56]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('init_load', CCode/viterbi.c:22) on array 'init' [49]  (3.25 ns)

 <State 5>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add6', CCode/viterbi.c:22) [58]  (8.23 ns)

 <State 6>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add6', CCode/viterbi.c:22) [58]  (8.23 ns)

 <State 7>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add6', CCode/viterbi.c:22) [58]  (8.23 ns)

 <State 8>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add6', CCode/viterbi.c:22) [58]  (8.23 ns)

 <State 9>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add6', CCode/viterbi.c:22) [58]  (8.23 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('llike_addr', CCode/viterbi.c:22) [46]  (0 ns)
	'store' operation ('store_ln22', CCode/viterbi.c:22) of variable 'add6', CCode/viterbi.c:22 on array 'llike', CCode/viterbi.c:13 [59]  (3.25 ns)

 <State 11>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 on local variable 'reuse_reg' [62]  (1.59 ns)

 <State 12>: 6.42ns
The critical path consists of the following:
	'phi' operation ('t', CCode/viterbi.c:26) with incoming values : ('select_ln26_1', CCode/viterbi.c:26) [67]  (0 ns)
	'add' operation ('add_ln26', CCode/viterbi.c:26) [74]  (1.92 ns)
	'select' operation ('select_ln26_1', CCode/viterbi.c:26) [79]  (1.25 ns)
	'getelementptr' operation ('obs_addr_1', CCode/viterbi.c:26) [276]  (0 ns)
	'load' operation ('obs_load_1', CCode/viterbi.c:26) on array 'obs' [277]  (3.25 ns)

 <State 13>: 8.05ns
The critical path consists of the following:
	'load' operation ('obs_load_1', CCode/viterbi.c:26) on array 'obs' [277]  (3.25 ns)
	'add' operation ('add_ln32', CCode/viterbi.c:32) [297]  (1.55 ns)
	'getelementptr' operation ('emission_addr_1', CCode/viterbi.c:32) [299]  (0 ns)
	'load' operation ('emission_load_1', CCode/viterbi.c:32) on array 'emission' [300]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'load' operation ('emission_load_1', CCode/viterbi.c:32) on array 'emission' [300]  (3.25 ns)

 <State 15>: 9.71ns
The critical path consists of the following:
	'load' operation ('reuse_reg_load') on local variable 'reuse_reg' [285]  (0 ns)
	'select' operation ('reuse_select', CCode/viterbi.c:26) [289]  (1.48 ns)
	'dadd' operation ('add', CCode/viterbi.c:30) [295]  (8.23 ns)

 <State 16>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add', CCode/viterbi.c:30) [295]  (8.23 ns)

 <State 17>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add', CCode/viterbi.c:30) [295]  (8.23 ns)

 <State 18>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add', CCode/viterbi.c:30) [295]  (8.23 ns)

 <State 19>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add', CCode/viterbi.c:30) [295]  (8.23 ns)

 <State 20>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('min_p', CCode/viterbi.c:31) [302]  (8.23 ns)

 <State 21>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('min_p', CCode/viterbi.c:31) [302]  (8.23 ns)

 <State 22>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('min_p', CCode/viterbi.c:31) [302]  (8.23 ns)

 <State 23>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('min_p', CCode/viterbi.c:31) [302]  (8.23 ns)

 <State 24>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('min_p', CCode/viterbi.c:31) [302]  (8.23 ns)

 <State 25>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_1', CCode/viterbi.c:35) [334]  (8.23 ns)

 <State 26>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_s', CCode/viterbi.c:35) [358]  (8.23 ns)

 <State 27>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_2', CCode/viterbi.c:35) [382]  (8.23 ns)

 <State 28>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_4', CCode/viterbi.c:35) [406]  (8.23 ns)

 <State 29>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_5', CCode/viterbi.c:35) [430]  (8.23 ns)

 <State 30>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_5', CCode/viterbi.c:35) [430]  (8.23 ns)

 <State 31>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_6', CCode/viterbi.c:35) [454]  (8.23 ns)

 <State 32>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_7', CCode/viterbi.c:35) [478]  (8.23 ns)

 <State 33>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_8', CCode/viterbi.c:35) [502]  (8.23 ns)

 <State 34>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_9', CCode/viterbi.c:35) [526]  (8.23 ns)

 <State 35>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_10', CCode/viterbi.c:35) [574]  (8.23 ns)

 <State 36>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_11', CCode/viterbi.c:35) [598]  (8.23 ns)

 <State 37>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_12', CCode/viterbi.c:35) [622]  (8.23 ns)

 <State 38>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_13', CCode/viterbi.c:35) [646]  (8.23 ns)

 <State 39>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_14', CCode/viterbi.c:35) [670]  (8.23 ns)

 <State 40>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_14', CCode/viterbi.c:35) [670]  (8.23 ns)

 <State 41>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_15', CCode/viterbi.c:35) [694]  (8.23 ns)

 <State 42>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_16', CCode/viterbi.c:35) [718]  (8.23 ns)

 <State 43>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_17', CCode/viterbi.c:35) [742]  (8.23 ns)

 <State 44>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_18', CCode/viterbi.c:35) [766]  (8.23 ns)

 <State 45>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_20', CCode/viterbi.c:35) [814]  (8.23 ns)

 <State 46>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_21', CCode/viterbi.c:35) [838]  (8.23 ns)

 <State 47>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_22', CCode/viterbi.c:35) [862]  (8.23 ns)

 <State 48>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_23', CCode/viterbi.c:35) [886]  (8.23 ns)

 <State 49>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_24', CCode/viterbi.c:35) [910]  (8.23 ns)

 <State 50>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_24', CCode/viterbi.c:35) [910]  (8.23 ns)

 <State 51>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_25', CCode/viterbi.c:35) [934]  (8.23 ns)

 <State 52>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_26', CCode/viterbi.c:35) [958]  (8.23 ns)

 <State 53>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_27', CCode/viterbi.c:35) [982]  (8.23 ns)

 <State 54>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_28', CCode/viterbi.c:35) [1006]  (8.23 ns)

 <State 55>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_30', CCode/viterbi.c:35) [1054]  (8.23 ns)

 <State 56>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_31', CCode/viterbi.c:35) [1078]  (8.23 ns)

 <State 57>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_32', CCode/viterbi.c:35) [1102]  (8.23 ns)

 <State 58>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_33', CCode/viterbi.c:35) [1126]  (8.23 ns)

 <State 59>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_34', CCode/viterbi.c:35) [1150]  (8.23 ns)

 <State 60>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_34', CCode/viterbi.c:35) [1150]  (8.23 ns)

 <State 61>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_35', CCode/viterbi.c:35) [1174]  (8.23 ns)

 <State 62>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_36', CCode/viterbi.c:35) [1198]  (8.23 ns)

 <State 63>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_37', CCode/viterbi.c:35) [1222]  (8.23 ns)

 <State 64>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_38', CCode/viterbi.c:35) [1246]  (8.23 ns)

 <State 65>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_40', CCode/viterbi.c:35) [1294]  (8.23 ns)

 <State 66>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_41', CCode/viterbi.c:35) [1318]  (8.23 ns)

 <State 67>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_42', CCode/viterbi.c:35) [1342]  (8.23 ns)

 <State 68>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_43', CCode/viterbi.c:35) [1366]  (8.23 ns)

 <State 69>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_44', CCode/viterbi.c:35) [1390]  (8.23 ns)

 <State 70>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_44', CCode/viterbi.c:35) [1390]  (8.23 ns)

 <State 71>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_45', CCode/viterbi.c:35) [1414]  (8.23 ns)

 <State 72>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_46', CCode/viterbi.c:35) [1438]  (8.23 ns)

 <State 73>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_47', CCode/viterbi.c:35) [1462]  (8.23 ns)

 <State 74>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_48', CCode/viterbi.c:35) [1486]  (8.23 ns)

 <State 75>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_50', CCode/viterbi.c:35) [1534]  (8.23 ns)

 <State 76>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_51', CCode/viterbi.c:35) [1558]  (8.23 ns)

 <State 77>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_52', CCode/viterbi.c:35) [1582]  (8.23 ns)

 <State 78>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_53', CCode/viterbi.c:35) [1606]  (8.23 ns)

 <State 79>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_54', CCode/viterbi.c:35) [1630]  (8.23 ns)

 <State 80>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_54', CCode/viterbi.c:35) [1630]  (8.23 ns)

 <State 81>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_55', CCode/viterbi.c:35) [1654]  (8.23 ns)

 <State 82>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_56', CCode/viterbi.c:35) [1678]  (8.23 ns)

 <State 83>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_57', CCode/viterbi.c:35) [1702]  (8.23 ns)

 <State 84>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_58', CCode/viterbi.c:35) [1726]  (8.23 ns)

 <State 85>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_60', CCode/viterbi.c:35) [1774]  (8.23 ns)

 <State 86>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_61', CCode/viterbi.c:35) [1798]  (8.23 ns)

 <State 87>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_97', CCode/viterbi.c:37) [1068]  (5.46 ns)

 <State 88>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_97', CCode/viterbi.c:37) [1068]  (5.46 ns)
	'and' operation ('and_ln37_63', CCode/viterbi.c:37) [1069]  (0.978 ns)
	'select' operation ('select_ln37_31', CCode/viterbi.c:37) [1070]  (1.48 ns)

 <State 89>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_100', CCode/viterbi.c:37) [1092]  (5.46 ns)

 <State 90>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_100', CCode/viterbi.c:37) [1092]  (5.46 ns)
	'and' operation ('and_ln37_65', CCode/viterbi.c:37) [1093]  (0.978 ns)
	'select' operation ('select_ln37_32', CCode/viterbi.c:37) [1094]  (1.48 ns)

 <State 91>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_103', CCode/viterbi.c:37) [1116]  (5.46 ns)

 <State 92>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_103', CCode/viterbi.c:37) [1116]  (5.46 ns)
	'and' operation ('and_ln37_67', CCode/viterbi.c:37) [1117]  (0.978 ns)
	'select' operation ('select_ln37_33', CCode/viterbi.c:37) [1118]  (1.48 ns)

 <State 93>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_106', CCode/viterbi.c:37) [1140]  (5.46 ns)

 <State 94>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_106', CCode/viterbi.c:37) [1140]  (5.46 ns)
	'and' operation ('and_ln37_69', CCode/viterbi.c:37) [1141]  (0.978 ns)
	'select' operation ('select_ln37_34', CCode/viterbi.c:37) [1142]  (1.48 ns)

 <State 95>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_109', CCode/viterbi.c:37) [1164]  (5.46 ns)

 <State 96>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_109', CCode/viterbi.c:37) [1164]  (5.46 ns)
	'and' operation ('and_ln37_71', CCode/viterbi.c:37) [1165]  (0.978 ns)
	'select' operation ('select_ln37_35', CCode/viterbi.c:37) [1166]  (1.48 ns)

 <State 97>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_112', CCode/viterbi.c:37) [1188]  (5.46 ns)

 <State 98>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_112', CCode/viterbi.c:37) [1188]  (5.46 ns)
	'and' operation ('and_ln37_73', CCode/viterbi.c:37) [1189]  (0.978 ns)
	'select' operation ('select_ln37_36', CCode/viterbi.c:37) [1190]  (1.48 ns)

 <State 99>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_115', CCode/viterbi.c:37) [1212]  (5.46 ns)

 <State 100>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_115', CCode/viterbi.c:37) [1212]  (5.46 ns)
	'and' operation ('and_ln37_75', CCode/viterbi.c:37) [1213]  (0.978 ns)
	'select' operation ('select_ln37_37', CCode/viterbi.c:37) [1214]  (1.48 ns)

 <State 101>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_118', CCode/viterbi.c:37) [1236]  (5.46 ns)

 <State 102>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_118', CCode/viterbi.c:37) [1236]  (5.46 ns)
	'and' operation ('and_ln37_77', CCode/viterbi.c:37) [1237]  (0.978 ns)
	'select' operation ('select_ln37_38', CCode/viterbi.c:37) [1238]  (1.48 ns)

 <State 103>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_121', CCode/viterbi.c:37) [1260]  (5.46 ns)

 <State 104>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_121', CCode/viterbi.c:37) [1260]  (5.46 ns)
	'and' operation ('and_ln37_79', CCode/viterbi.c:37) [1261]  (0.978 ns)
	'select' operation ('select_ln37_39', CCode/viterbi.c:37) [1262]  (1.48 ns)

 <State 105>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_124', CCode/viterbi.c:37) [1284]  (5.46 ns)

 <State 106>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_124', CCode/viterbi.c:37) [1284]  (5.46 ns)
	'and' operation ('and_ln37_81', CCode/viterbi.c:37) [1285]  (0.978 ns)
	'select' operation ('select_ln37_40', CCode/viterbi.c:37) [1286]  (1.48 ns)

 <State 107>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_127', CCode/viterbi.c:37) [1308]  (5.46 ns)

 <State 108>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_127', CCode/viterbi.c:37) [1308]  (5.46 ns)
	'and' operation ('and_ln37_83', CCode/viterbi.c:37) [1309]  (0.978 ns)
	'select' operation ('select_ln37_41', CCode/viterbi.c:37) [1310]  (1.48 ns)

 <State 109>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_130', CCode/viterbi.c:37) [1332]  (5.46 ns)

 <State 110>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_130', CCode/viterbi.c:37) [1332]  (5.46 ns)
	'and' operation ('and_ln37_85', CCode/viterbi.c:37) [1333]  (0.978 ns)
	'select' operation ('select_ln37_42', CCode/viterbi.c:37) [1334]  (1.48 ns)

 <State 111>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_133', CCode/viterbi.c:37) [1356]  (5.46 ns)

 <State 112>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_133', CCode/viterbi.c:37) [1356]  (5.46 ns)
	'and' operation ('and_ln37_87', CCode/viterbi.c:37) [1357]  (0.978 ns)
	'select' operation ('select_ln37_43', CCode/viterbi.c:37) [1358]  (1.48 ns)

 <State 113>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_136', CCode/viterbi.c:37) [1380]  (5.46 ns)

 <State 114>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_136', CCode/viterbi.c:37) [1380]  (5.46 ns)
	'and' operation ('and_ln37_89', CCode/viterbi.c:37) [1381]  (0.978 ns)
	'select' operation ('select_ln37_44', CCode/viterbi.c:37) [1382]  (1.48 ns)

 <State 115>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_139', CCode/viterbi.c:37) [1404]  (5.46 ns)

 <State 116>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_139', CCode/viterbi.c:37) [1404]  (5.46 ns)
	'and' operation ('and_ln37_91', CCode/viterbi.c:37) [1405]  (0.978 ns)
	'select' operation ('select_ln37_45', CCode/viterbi.c:37) [1406]  (1.48 ns)

 <State 117>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_142', CCode/viterbi.c:37) [1428]  (5.46 ns)

 <State 118>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_142', CCode/viterbi.c:37) [1428]  (5.46 ns)
	'and' operation ('and_ln37_93', CCode/viterbi.c:37) [1429]  (0.978 ns)
	'select' operation ('select_ln37_46', CCode/viterbi.c:37) [1430]  (1.48 ns)

 <State 119>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_145', CCode/viterbi.c:37) [1452]  (5.46 ns)

 <State 120>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_145', CCode/viterbi.c:37) [1452]  (5.46 ns)
	'and' operation ('and_ln37_95', CCode/viterbi.c:37) [1453]  (0.978 ns)
	'select' operation ('select_ln37_47', CCode/viterbi.c:37) [1454]  (1.48 ns)

 <State 121>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_148', CCode/viterbi.c:37) [1476]  (5.46 ns)

 <State 122>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_148', CCode/viterbi.c:37) [1476]  (5.46 ns)
	'and' operation ('and_ln37_97', CCode/viterbi.c:37) [1477]  (0.978 ns)
	'select' operation ('select_ln37_48', CCode/viterbi.c:37) [1478]  (1.48 ns)

 <State 123>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_151', CCode/viterbi.c:37) [1500]  (5.46 ns)

 <State 124>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_151', CCode/viterbi.c:37) [1500]  (5.46 ns)
	'and' operation ('and_ln37_99', CCode/viterbi.c:37) [1501]  (0.978 ns)
	'select' operation ('select_ln37_49', CCode/viterbi.c:37) [1502]  (1.48 ns)

 <State 125>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_154', CCode/viterbi.c:37) [1524]  (5.46 ns)

 <State 126>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_154', CCode/viterbi.c:37) [1524]  (5.46 ns)
	'and' operation ('and_ln37_101', CCode/viterbi.c:37) [1525]  (0.978 ns)
	'select' operation ('select_ln37_50', CCode/viterbi.c:37) [1526]  (1.48 ns)

 <State 127>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_157', CCode/viterbi.c:37) [1548]  (5.46 ns)

 <State 128>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_157', CCode/viterbi.c:37) [1548]  (5.46 ns)
	'and' operation ('and_ln37_103', CCode/viterbi.c:37) [1549]  (0.978 ns)
	'select' operation ('select_ln37_51', CCode/viterbi.c:37) [1550]  (1.48 ns)

 <State 129>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_160', CCode/viterbi.c:37) [1572]  (5.46 ns)

 <State 130>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_160', CCode/viterbi.c:37) [1572]  (5.46 ns)
	'and' operation ('and_ln37_105', CCode/viterbi.c:37) [1573]  (0.978 ns)
	'select' operation ('select_ln37_52', CCode/viterbi.c:37) [1574]  (1.48 ns)

 <State 131>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_163', CCode/viterbi.c:37) [1596]  (5.46 ns)

 <State 132>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_163', CCode/viterbi.c:37) [1596]  (5.46 ns)
	'and' operation ('and_ln37_107', CCode/viterbi.c:37) [1597]  (0.978 ns)
	'select' operation ('select_ln37_53', CCode/viterbi.c:37) [1598]  (1.48 ns)

 <State 133>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_166', CCode/viterbi.c:37) [1620]  (5.46 ns)

 <State 134>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_166', CCode/viterbi.c:37) [1620]  (5.46 ns)
	'and' operation ('and_ln37_109', CCode/viterbi.c:37) [1621]  (0.978 ns)
	'select' operation ('select_ln37_54', CCode/viterbi.c:37) [1622]  (1.48 ns)

 <State 135>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_169', CCode/viterbi.c:37) [1644]  (5.46 ns)

 <State 136>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_169', CCode/viterbi.c:37) [1644]  (5.46 ns)
	'and' operation ('and_ln37_111', CCode/viterbi.c:37) [1645]  (0.978 ns)
	'select' operation ('select_ln37_55', CCode/viterbi.c:37) [1646]  (1.48 ns)

 <State 137>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_172', CCode/viterbi.c:37) [1668]  (5.46 ns)

 <State 138>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_172', CCode/viterbi.c:37) [1668]  (5.46 ns)
	'and' operation ('and_ln37_113', CCode/viterbi.c:37) [1669]  (0.978 ns)
	'select' operation ('select_ln37_56', CCode/viterbi.c:37) [1670]  (1.48 ns)

 <State 139>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_175', CCode/viterbi.c:37) [1692]  (5.46 ns)

 <State 140>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_175', CCode/viterbi.c:37) [1692]  (5.46 ns)
	'and' operation ('and_ln37_115', CCode/viterbi.c:37) [1693]  (0.978 ns)
	'select' operation ('select_ln37_57', CCode/viterbi.c:37) [1694]  (1.48 ns)

 <State 141>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_178', CCode/viterbi.c:37) [1716]  (5.46 ns)

 <State 142>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_178', CCode/viterbi.c:37) [1716]  (5.46 ns)
	'and' operation ('and_ln37_117', CCode/viterbi.c:37) [1717]  (0.978 ns)
	'select' operation ('select_ln37_58', CCode/viterbi.c:37) [1718]  (1.48 ns)

 <State 143>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_181', CCode/viterbi.c:37) [1740]  (5.46 ns)

 <State 144>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_181', CCode/viterbi.c:37) [1740]  (5.46 ns)
	'and' operation ('and_ln37_119', CCode/viterbi.c:37) [1741]  (0.978 ns)
	'select' operation ('select_ln37_59', CCode/viterbi.c:37) [1742]  (1.48 ns)

 <State 145>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_184', CCode/viterbi.c:37) [1764]  (5.46 ns)

 <State 146>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_184', CCode/viterbi.c:37) [1764]  (5.46 ns)
	'and' operation ('and_ln37_121', CCode/viterbi.c:37) [1765]  (0.978 ns)
	'select' operation ('select_ln37_60', CCode/viterbi.c:37) [1766]  (1.48 ns)

 <State 147>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_187', CCode/viterbi.c:37) [1788]  (5.46 ns)

 <State 148>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_187', CCode/viterbi.c:37) [1788]  (5.46 ns)
	'and' operation ('and_ln37_123', CCode/viterbi.c:37) [1789]  (0.978 ns)
	'select' operation ('select_ln37_61', CCode/viterbi.c:37) [1790]  (1.48 ns)

 <State 149>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_190', CCode/viterbi.c:37) [1812]  (5.46 ns)

 <State 150>: 9.51ns
The critical path consists of the following:
	'dcmp' operation ('tmp_190', CCode/viterbi.c:37) [1812]  (5.46 ns)
	'and' operation ('and_ln37_125', CCode/viterbi.c:37) [1813]  (0.978 ns)
	'select' operation ('select_ln37_62', CCode/viterbi.c:37) [1814]  (1.48 ns)
	'store' operation ('store_ln37', CCode/viterbi.c:37) of variable 'select_ln37_62', CCode/viterbi.c:37 on local variable 'reuse_reg' [1816]  (1.59 ns)

 <State 151>: 0ns
The critical path consists of the following:

 <State 152>: 0ns
The critical path consists of the following:

 <State 153>: 0ns
The critical path consists of the following:

 <State 154>: 0ns
The critical path consists of the following:

 <State 155>: 0ns
The critical path consists of the following:

 <State 156>: 0ns
The critical path consists of the following:

 <State 157>: 0ns
The critical path consists of the following:

 <State 158>: 0ns
The critical path consists of the following:

 <State 159>: 0ns
The critical path consists of the following:

 <State 160>: 0ns
The critical path consists of the following:

 <State 161>: 0ns
The critical path consists of the following:

 <State 162>: 0ns
The critical path consists of the following:

 <State 163>: 0ns
The critical path consists of the following:

 <State 164>: 0ns
The critical path consists of the following:

 <State 165>: 0ns
The critical path consists of the following:

 <State 166>: 0ns
The critical path consists of the following:

 <State 167>: 0ns
The critical path consists of the following:

 <State 168>: 0ns
The critical path consists of the following:

 <State 169>: 0ns
The critical path consists of the following:

 <State 170>: 0ns
The critical path consists of the following:

 <State 171>: 0ns
The critical path consists of the following:

 <State 172>: 0ns
The critical path consists of the following:

 <State 173>: 0ns
The critical path consists of the following:

 <State 174>: 0ns
The critical path consists of the following:

 <State 175>: 0ns
The critical path consists of the following:

 <State 176>: 0ns
The critical path consists of the following:

 <State 177>: 0ns
The critical path consists of the following:

 <State 178>: 0ns
The critical path consists of the following:

 <State 179>: 0ns
The critical path consists of the following:

 <State 180>: 0ns
The critical path consists of the following:

 <State 181>: 0ns
The critical path consists of the following:

 <State 182>: 0ns
The critical path consists of the following:

 <State 183>: 0ns
The critical path consists of the following:

 <State 184>: 0ns
The critical path consists of the following:

 <State 185>: 0ns
The critical path consists of the following:

 <State 186>: 0ns
The critical path consists of the following:

 <State 187>: 0ns
The critical path consists of the following:

 <State 188>: 0ns
The critical path consists of the following:

 <State 189>: 0ns
The critical path consists of the following:

 <State 190>: 0ns
The critical path consists of the following:

 <State 191>: 0ns
The critical path consists of the following:

 <State 192>: 0ns
The critical path consists of the following:

 <State 193>: 0ns
The critical path consists of the following:

 <State 194>: 0ns
The critical path consists of the following:

 <State 195>: 0ns
The critical path consists of the following:

 <State 196>: 0ns
The critical path consists of the following:

 <State 197>: 0ns
The critical path consists of the following:

 <State 198>: 0ns
The critical path consists of the following:

 <State 199>: 0ns
The critical path consists of the following:

 <State 200>: 0ns
The critical path consists of the following:

 <State 201>: 0ns
The critical path consists of the following:

 <State 202>: 0ns
The critical path consists of the following:

 <State 203>: 0ns
The critical path consists of the following:

 <State 204>: 0ns
The critical path consists of the following:

 <State 205>: 0ns
The critical path consists of the following:

 <State 206>: 0ns
The critical path consists of the following:

 <State 207>: 0ns
The critical path consists of the following:

 <State 208>: 0ns
The critical path consists of the following:

 <State 209>: 0ns
The critical path consists of the following:

 <State 210>: 0ns
The critical path consists of the following:

 <State 211>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('llike_addr_5', CCode/viterbi.c:41) [283]  (0 ns)
	'store' operation ('store_ln41', CCode/viterbi.c:41) of variable 'select_ln37_62', CCode/viterbi.c:37 on array 'llike', CCode/viterbi.c:13 [1815]  (3.25 ns)

 <State 212>: 3.25ns
The critical path consists of the following:
	'load' operation ('min_p', CCode/viterbi.c:47) on array 'llike', CCode/viterbi.c:13 [1821]  (3.25 ns)

 <State 213>: 3.25ns
The critical path consists of the following:
	'load' operation ('min_p', CCode/viterbi.c:47) on array 'llike', CCode/viterbi.c:13 [1821]  (3.25 ns)

 <State 214>: 5.07ns
The critical path consists of the following:
	'phi' operation ('s', CCode/viterbi.c:48) with incoming values : ('add_ln48', CCode/viterbi.c:48) [1824]  (0 ns)
	'add' operation ('add_ln49', CCode/viterbi.c:49) [1834]  (1.81 ns)
	'getelementptr' operation ('llike_addr_3', CCode/viterbi.c:49) [1836]  (0 ns)
	'load' operation ('p', CCode/viterbi.c:49) on array 'llike', CCode/viterbi.c:13 [1838]  (3.25 ns)

 <State 215>: 8.71ns
The critical path consists of the following:
	'load' operation ('p', CCode/viterbi.c:49) on array 'llike', CCode/viterbi.c:13 [1838]  (3.25 ns)
	'dcmp' operation ('tmp_2', CCode/viterbi.c:50) [1852]  (5.46 ns)

 <State 216>: 13.4ns
The critical path consists of the following:
	'dcmp' operation ('tmp_2', CCode/viterbi.c:50) [1852]  (5.46 ns)
	'and' operation ('and_ln50_1', CCode/viterbi.c:50) [1853]  (0.978 ns)
	'select' operation ('min_p', CCode/viterbi.c:50) [1854]  (1.48 ns)
	'phi' operation ('min_p') with incoming values : ('min_p', CCode/viterbi.c:47) ('min_p', CCode/viterbi.c:50) [1826]  (0 ns)
	'dcmp' operation ('tmp_2', CCode/viterbi.c:50) [1852]  (5.46 ns)

 <State 217>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('path_addr', CCode/viterbi.c:55) [1860]  (0 ns)
	'store' operation ('store_ln55', CCode/viterbi.c:55) of variable 'min_s' on array 'path' [1861]  (3.25 ns)

 <State 218>: 3.25ns
The critical path consists of the following:
	'phi' operation ('t', CCode/viterbi.c:58) with incoming values : ('add_ln58', CCode/viterbi.c:58) [1864]  (0 ns)
	'getelementptr' operation ('llike_addr_4', CCode/viterbi.c:60) [1875]  (0 ns)
	'load' operation ('llike_load_1', CCode/viterbi.c:60) on array 'llike', CCode/viterbi.c:13 [2066]  (3.25 ns)

 <State 219>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln62', CCode/viterbi.c:62) [2077]  (1.92 ns)
	'getelementptr' operation ('transition_addr_65', CCode/viterbi.c:62) [2079]  (0 ns)
	'load' operation ('transition_load_65', CCode/viterbi.c:62) on array 'transition' [2080]  (3.25 ns)

 <State 220>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('min_p', CCode/viterbi.c:60) [2075]  (8.23 ns)

 <State 221>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('min_p', CCode/viterbi.c:60) [2075]  (8.23 ns)

 <State 222>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('min_p', CCode/viterbi.c:60) [2075]  (8.23 ns)

 <State 223>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('min_p', CCode/viterbi.c:60) [2075]  (8.23 ns)

 <State 224>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('min_p', CCode/viterbi.c:60) [2075]  (8.23 ns)

 <State 225>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_62', CCode/viterbi.c:62) [2082]  (8.23 ns)

 <State 226>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_1', CCode/viterbi.c:62) [2106]  (8.23 ns)

 <State 227>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_2', CCode/viterbi.c:62) [2129]  (8.23 ns)

 <State 228>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_3', CCode/viterbi.c:62) [2156]  (8.23 ns)

 <State 229>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_4', CCode/viterbi.c:62) [2179]  (8.23 ns)

 <State 230>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_5', CCode/viterbi.c:62) [2205]  (8.23 ns)

 <State 231>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_6', CCode/viterbi.c:62) [2228]  (8.23 ns)

 <State 232>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_7', CCode/viterbi.c:62) [2255]  (8.23 ns)

 <State 233>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_8', CCode/viterbi.c:62) [2278]  (8.23 ns)

 <State 234>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_9', CCode/viterbi.c:62) [2304]  (8.23 ns)

 <State 235>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_s', CCode/viterbi.c:62) [2327]  (8.23 ns)

 <State 236>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_10', CCode/viterbi.c:62) [2353]  (8.23 ns)

 <State 237>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_11', CCode/viterbi.c:62) [2376]  (8.23 ns)

 <State 238>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_12', CCode/viterbi.c:62) [2402]  (8.23 ns)

 <State 239>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_13', CCode/viterbi.c:62) [2425]  (8.23 ns)

 <State 240>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_14', CCode/viterbi.c:62) [2452]  (8.23 ns)

 <State 241>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_15', CCode/viterbi.c:62) [2475]  (8.23 ns)

 <State 242>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_16', CCode/viterbi.c:62) [2501]  (8.23 ns)

 <State 243>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_17', CCode/viterbi.c:62) [2524]  (8.23 ns)

 <State 244>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_18', CCode/viterbi.c:62) [2550]  (8.23 ns)

 <State 245>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_19', CCode/viterbi.c:62) [2573]  (8.23 ns)

 <State 246>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_20', CCode/viterbi.c:62) [2599]  (8.23 ns)

 <State 247>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_21', CCode/viterbi.c:62) [2622]  (8.23 ns)

 <State 248>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_22', CCode/viterbi.c:62) [2648]  (8.23 ns)

 <State 249>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_23', CCode/viterbi.c:62) [2671]  (8.23 ns)

 <State 250>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_24', CCode/viterbi.c:62) [2697]  (8.23 ns)

 <State 251>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_25', CCode/viterbi.c:62) [2720]  (8.23 ns)

 <State 252>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_26', CCode/viterbi.c:62) [2746]  (8.23 ns)

 <State 253>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_27', CCode/viterbi.c:62) [2769]  (8.23 ns)

 <State 254>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_28', CCode/viterbi.c:62) [2795]  (8.23 ns)

 <State 255>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_29', CCode/viterbi.c:62) [2818]  (8.23 ns)

 <State 256>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_30', CCode/viterbi.c:62) [2845]  (8.23 ns)

 <State 257>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_31', CCode/viterbi.c:62) [2868]  (8.23 ns)

 <State 258>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_32', CCode/viterbi.c:62) [2894]  (8.23 ns)

 <State 259>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_33', CCode/viterbi.c:62) [2917]  (8.23 ns)

 <State 260>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_34', CCode/viterbi.c:62) [2943]  (8.23 ns)

 <State 261>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_35', CCode/viterbi.c:62) [2966]  (8.23 ns)

 <State 262>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_36', CCode/viterbi.c:62) [2992]  (8.23 ns)

 <State 263>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_37', CCode/viterbi.c:62) [3015]  (8.23 ns)

 <State 264>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_38', CCode/viterbi.c:62) [3041]  (8.23 ns)

 <State 265>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_39', CCode/viterbi.c:62) [3064]  (8.23 ns)

 <State 266>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_40', CCode/viterbi.c:62) [3090]  (8.23 ns)

 <State 267>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_41', CCode/viterbi.c:62) [3113]  (8.23 ns)

 <State 268>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_42', CCode/viterbi.c:62) [3139]  (8.23 ns)

 <State 269>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_43', CCode/viterbi.c:62) [3162]  (8.23 ns)

 <State 270>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_44', CCode/viterbi.c:62) [3188]  (8.23 ns)

 <State 271>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_45', CCode/viterbi.c:62) [3211]  (8.23 ns)

 <State 272>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_46', CCode/viterbi.c:62) [3237]  (8.23 ns)

 <State 273>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_47', CCode/viterbi.c:62) [3260]  (8.23 ns)

 <State 274>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_48', CCode/viterbi.c:62) [3286]  (8.23 ns)

 <State 275>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_49', CCode/viterbi.c:62) [3309]  (8.23 ns)

 <State 276>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_50', CCode/viterbi.c:62) [3335]  (8.23 ns)

 <State 277>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_51', CCode/viterbi.c:62) [3358]  (8.23 ns)

 <State 278>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_52', CCode/viterbi.c:62) [3384]  (8.23 ns)

 <State 279>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_53', CCode/viterbi.c:62) [3407]  (8.23 ns)

 <State 280>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_54', CCode/viterbi.c:62) [3433]  (8.23 ns)

 <State 281>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_55', CCode/viterbi.c:62) [3456]  (8.23 ns)

 <State 282>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_56', CCode/viterbi.c:62) [3482]  (8.23 ns)

 <State 283>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_57', CCode/viterbi.c:62) [3505]  (8.23 ns)

 <State 284>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_58', CCode/viterbi.c:62) [3531]  (8.23 ns)

 <State 285>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_59', CCode/viterbi.c:62) [3555]  (8.23 ns)

 <State 286>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_60', CCode/viterbi.c:62) [3582]  (8.23 ns)

 <State 287>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('p_3_61', CCode/viterbi.c:62) [3606]  (8.23 ns)

 <State 288>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_286', CCode/viterbi.c:63) [2859]  (5.46 ns)

 <State 289>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_286', CCode/viterbi.c:63) [2859]  (5.46 ns)
	'and' operation ('and_ln63_63', CCode/viterbi.c:63) [2860]  (0.978 ns)
	'select' operation ('select_ln63_61', CCode/viterbi.c:63) [2861]  (1.48 ns)

 <State 290>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_289', CCode/viterbi.c:63) [2882]  (5.46 ns)

 <State 291>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_289', CCode/viterbi.c:63) [2882]  (5.46 ns)
	'and' operation ('and_ln63_65', CCode/viterbi.c:63) [2883]  (0.978 ns)
	'select' operation ('select_ln63_62', CCode/viterbi.c:63) [2884]  (1.48 ns)

 <State 292>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_292', CCode/viterbi.c:63) [2908]  (5.46 ns)

 <State 293>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_292', CCode/viterbi.c:63) [2908]  (5.46 ns)
	'and' operation ('and_ln63_67', CCode/viterbi.c:63) [2909]  (0.978 ns)
	'select' operation ('select_ln63_65', CCode/viterbi.c:63) [2910]  (1.48 ns)

 <State 294>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_295', CCode/viterbi.c:63) [2931]  (5.46 ns)

 <State 295>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_295', CCode/viterbi.c:63) [2931]  (5.46 ns)
	'and' operation ('and_ln63_69', CCode/viterbi.c:63) [2932]  (0.978 ns)
	'select' operation ('select_ln63_66', CCode/viterbi.c:63) [2933]  (1.48 ns)

 <State 296>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_298', CCode/viterbi.c:63) [2957]  (5.46 ns)

 <State 297>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_298', CCode/viterbi.c:63) [2957]  (5.46 ns)
	'and' operation ('and_ln63_71', CCode/viterbi.c:63) [2958]  (0.978 ns)
	'select' operation ('select_ln63_69', CCode/viterbi.c:63) [2959]  (1.48 ns)

 <State 298>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_301', CCode/viterbi.c:63) [2980]  (5.46 ns)

 <State 299>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_301', CCode/viterbi.c:63) [2980]  (5.46 ns)
	'and' operation ('and_ln63_73', CCode/viterbi.c:63) [2981]  (0.978 ns)
	'select' operation ('select_ln63_70', CCode/viterbi.c:63) [2982]  (1.48 ns)

 <State 300>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_304', CCode/viterbi.c:63) [3006]  (5.46 ns)

 <State 301>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_304', CCode/viterbi.c:63) [3006]  (5.46 ns)
	'and' operation ('and_ln63_75', CCode/viterbi.c:63) [3007]  (0.978 ns)
	'select' operation ('select_ln63_73', CCode/viterbi.c:63) [3008]  (1.48 ns)

 <State 302>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_307', CCode/viterbi.c:63) [3029]  (5.46 ns)

 <State 303>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_307', CCode/viterbi.c:63) [3029]  (5.46 ns)
	'and' operation ('and_ln63_77', CCode/viterbi.c:63) [3030]  (0.978 ns)
	'select' operation ('select_ln63_74', CCode/viterbi.c:63) [3031]  (1.48 ns)

 <State 304>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_310', CCode/viterbi.c:63) [3055]  (5.46 ns)

 <State 305>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_310', CCode/viterbi.c:63) [3055]  (5.46 ns)
	'and' operation ('and_ln63_79', CCode/viterbi.c:63) [3056]  (0.978 ns)
	'select' operation ('select_ln63_77', CCode/viterbi.c:63) [3057]  (1.48 ns)

 <State 306>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_313', CCode/viterbi.c:63) [3078]  (5.46 ns)

 <State 307>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_313', CCode/viterbi.c:63) [3078]  (5.46 ns)
	'and' operation ('and_ln63_81', CCode/viterbi.c:63) [3079]  (0.978 ns)
	'select' operation ('select_ln63_78', CCode/viterbi.c:63) [3080]  (1.48 ns)

 <State 308>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_316', CCode/viterbi.c:63) [3104]  (5.46 ns)

 <State 309>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_316', CCode/viterbi.c:63) [3104]  (5.46 ns)
	'and' operation ('and_ln63_83', CCode/viterbi.c:63) [3105]  (0.978 ns)
	'select' operation ('select_ln63_81', CCode/viterbi.c:63) [3106]  (1.48 ns)

 <State 310>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_319', CCode/viterbi.c:63) [3127]  (5.46 ns)

 <State 311>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_319', CCode/viterbi.c:63) [3127]  (5.46 ns)
	'and' operation ('and_ln63_85', CCode/viterbi.c:63) [3128]  (0.978 ns)
	'select' operation ('select_ln63_82', CCode/viterbi.c:63) [3129]  (1.48 ns)

 <State 312>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_322', CCode/viterbi.c:63) [3153]  (5.46 ns)

 <State 313>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_322', CCode/viterbi.c:63) [3153]  (5.46 ns)
	'and' operation ('and_ln63_87', CCode/viterbi.c:63) [3154]  (0.978 ns)
	'select' operation ('select_ln63_85', CCode/viterbi.c:63) [3155]  (1.48 ns)

 <State 314>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_325', CCode/viterbi.c:63) [3176]  (5.46 ns)

 <State 315>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_325', CCode/viterbi.c:63) [3176]  (5.46 ns)
	'and' operation ('and_ln63_89', CCode/viterbi.c:63) [3177]  (0.978 ns)
	'select' operation ('select_ln63_86', CCode/viterbi.c:63) [3178]  (1.48 ns)

 <State 316>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_328', CCode/viterbi.c:63) [3202]  (5.46 ns)

 <State 317>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_328', CCode/viterbi.c:63) [3202]  (5.46 ns)
	'and' operation ('and_ln63_91', CCode/viterbi.c:63) [3203]  (0.978 ns)
	'select' operation ('select_ln63_89', CCode/viterbi.c:63) [3204]  (1.48 ns)

 <State 318>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_331', CCode/viterbi.c:63) [3225]  (5.46 ns)

 <State 319>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_331', CCode/viterbi.c:63) [3225]  (5.46 ns)
	'and' operation ('and_ln63_93', CCode/viterbi.c:63) [3226]  (0.978 ns)
	'select' operation ('select_ln63_90', CCode/viterbi.c:63) [3227]  (1.48 ns)

 <State 320>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_334', CCode/viterbi.c:63) [3251]  (5.46 ns)

 <State 321>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_334', CCode/viterbi.c:63) [3251]  (5.46 ns)
	'and' operation ('and_ln63_95', CCode/viterbi.c:63) [3252]  (0.978 ns)
	'select' operation ('select_ln63_93', CCode/viterbi.c:63) [3253]  (1.48 ns)

 <State 322>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_337', CCode/viterbi.c:63) [3274]  (5.46 ns)

 <State 323>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_337', CCode/viterbi.c:63) [3274]  (5.46 ns)
	'and' operation ('and_ln63_97', CCode/viterbi.c:63) [3275]  (0.978 ns)
	'select' operation ('select_ln63_94', CCode/viterbi.c:63) [3276]  (1.48 ns)

 <State 324>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_340', CCode/viterbi.c:63) [3300]  (5.46 ns)

 <State 325>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_340', CCode/viterbi.c:63) [3300]  (5.46 ns)
	'and' operation ('and_ln63_99', CCode/viterbi.c:63) [3301]  (0.978 ns)
	'select' operation ('select_ln63_97', CCode/viterbi.c:63) [3302]  (1.48 ns)

 <State 326>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_343', CCode/viterbi.c:63) [3323]  (5.46 ns)

 <State 327>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_343', CCode/viterbi.c:63) [3323]  (5.46 ns)
	'and' operation ('and_ln63_101', CCode/viterbi.c:63) [3324]  (0.978 ns)
	'select' operation ('select_ln63_98', CCode/viterbi.c:63) [3325]  (1.48 ns)

 <State 328>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_346', CCode/viterbi.c:63) [3349]  (5.46 ns)

 <State 329>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_346', CCode/viterbi.c:63) [3349]  (5.46 ns)
	'and' operation ('and_ln63_103', CCode/viterbi.c:63) [3350]  (0.978 ns)
	'select' operation ('select_ln63_101', CCode/viterbi.c:63) [3351]  (1.48 ns)

 <State 330>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_349', CCode/viterbi.c:63) [3372]  (5.46 ns)

 <State 331>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_349', CCode/viterbi.c:63) [3372]  (5.46 ns)
	'and' operation ('and_ln63_105', CCode/viterbi.c:63) [3373]  (0.978 ns)
	'select' operation ('select_ln63_102', CCode/viterbi.c:63) [3374]  (1.48 ns)

 <State 332>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_352', CCode/viterbi.c:63) [3398]  (5.46 ns)

 <State 333>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_352', CCode/viterbi.c:63) [3398]  (5.46 ns)
	'and' operation ('and_ln63_107', CCode/viterbi.c:63) [3399]  (0.978 ns)
	'select' operation ('select_ln63_105', CCode/viterbi.c:63) [3400]  (1.48 ns)

 <State 334>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_355', CCode/viterbi.c:63) [3421]  (5.46 ns)

 <State 335>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_355', CCode/viterbi.c:63) [3421]  (5.46 ns)
	'and' operation ('and_ln63_109', CCode/viterbi.c:63) [3422]  (0.978 ns)
	'select' operation ('select_ln63_106', CCode/viterbi.c:63) [3423]  (1.48 ns)

 <State 336>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_358', CCode/viterbi.c:63) [3447]  (5.46 ns)

 <State 337>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_358', CCode/viterbi.c:63) [3447]  (5.46 ns)
	'and' operation ('and_ln63_111', CCode/viterbi.c:63) [3448]  (0.978 ns)
	'select' operation ('select_ln63_109', CCode/viterbi.c:63) [3449]  (1.48 ns)

 <State 338>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_361', CCode/viterbi.c:63) [3470]  (5.46 ns)

 <State 339>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_361', CCode/viterbi.c:63) [3470]  (5.46 ns)
	'and' operation ('and_ln63_113', CCode/viterbi.c:63) [3471]  (0.978 ns)
	'select' operation ('select_ln63_110', CCode/viterbi.c:63) [3472]  (1.48 ns)

 <State 340>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_364', CCode/viterbi.c:63) [3496]  (5.46 ns)

 <State 341>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_364', CCode/viterbi.c:63) [3496]  (5.46 ns)
	'and' operation ('and_ln63_115', CCode/viterbi.c:63) [3497]  (0.978 ns)
	'select' operation ('select_ln63_113', CCode/viterbi.c:63) [3498]  (1.48 ns)

 <State 342>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_367', CCode/viterbi.c:63) [3519]  (5.46 ns)

 <State 343>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_367', CCode/viterbi.c:63) [3519]  (5.46 ns)
	'and' operation ('and_ln63_117', CCode/viterbi.c:63) [3520]  (0.978 ns)
	'select' operation ('select_ln63_114', CCode/viterbi.c:63) [3521]  (1.48 ns)

 <State 344>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_370', CCode/viterbi.c:63) [3545]  (5.46 ns)

 <State 345>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_370', CCode/viterbi.c:63) [3545]  (5.46 ns)
	'and' operation ('and_ln63_119', CCode/viterbi.c:63) [3546]  (0.978 ns)
	'select' operation ('select_ln63_117', CCode/viterbi.c:63) [3547]  (1.48 ns)

 <State 346>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_373', CCode/viterbi.c:63) [3569]  (5.46 ns)

 <State 347>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_373', CCode/viterbi.c:63) [3569]  (5.46 ns)
	'and' operation ('and_ln63_121', CCode/viterbi.c:63) [3570]  (0.978 ns)
	'select' operation ('select_ln63_118', CCode/viterbi.c:63) [3571]  (1.48 ns)

 <State 348>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_376', CCode/viterbi.c:63) [3596]  (5.46 ns)

 <State 349>: 7.92ns
The critical path consists of the following:
	'dcmp' operation ('tmp_376', CCode/viterbi.c:63) [3596]  (5.46 ns)
	'and' operation ('and_ln63_123', CCode/viterbi.c:63) [3597]  (0.978 ns)
	'select' operation ('select_ln63_121', CCode/viterbi.c:63) [3598]  (1.48 ns)

 <State 350>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_379', CCode/viterbi.c:63) [3620]  (5.46 ns)

 <State 351>: 8.4ns
The critical path consists of the following:
	'select' operation ('select_ln63_99', CCode/viterbi.c:63) [3326]  (0 ns)
	'select' operation ('select_ln63_100', CCode/viterbi.c:63) [3328]  (1.22 ns)
	'select' operation ('select_ln63_104', CCode/viterbi.c:63) [3377]  (1.22 ns)
	'select' operation ('select_ln63_108', CCode/viterbi.c:63) [3426]  (1.22 ns)
	'select' operation ('select_ln63_112', CCode/viterbi.c:63) [3475]  (1.19 ns)
	'select' operation ('select_ln63_116', CCode/viterbi.c:63) [3524]  (1.19 ns)
	'select' operation ('select_ln63_120', CCode/viterbi.c:63) [3574]  (1.19 ns)
	'select' operation ('select_ln63_123', CCode/viterbi.c:63) [3624]  (1.19 ns)

 <State 352>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('path_addr_1', CCode/viterbi.c:68) [3626]  (0 ns)
	'store' operation ('store_ln68', CCode/viterbi.c:68) of variable 'zext_ln68', CCode/viterbi.c:68 on array 'path' [3627]  (3.25 ns)

 <State 353>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
