============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/Anlogic/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Tue Dec 10 14:28:59 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45LG144B"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------
ARC-1001 :       OPTION       |          IO           |   SETTING   
ARC-1001 : ---------------------------------------------------------
ARC-1001 :        done        |         P109          |    gpio    
ARC-1001 :        initn       |         P110          |    gpio    
ARC-1001 :      programn      |         P119          |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P136/P130/P131/P137  |  dedicated  
ARC-1001 : ---------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  4.486282s wall, 3.541223s user + 0.421203s system = 3.962425s CPU (88.3%)

RUN-1004 : used memory is 260 MB, reserved memory is 238 MB, peak memory is 260 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-8007 ERROR: syntax error near 'xFFF' in src/OnePWM.v(48)
HDL-8007 ERROR: ignore module module due to previous errors in src/OnePWM.v(62)
HDL-1007 : Verilog file 'src/OnePWM.v' ignored due to errors
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-8007 ERROR: concurrent assignment to a non-net 'numr' is not permitted in src/OnePWM.v(48)
HDL-8007 ERROR: ignore module module due to previous errors in src/OnePWM.v(62)
HDL-1007 : Verilog file 'src/OnePWM.v' ignored due to errors
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-8007 ERROR: concurrent assignment to a non-net 'numr' is not permitted in src/OnePWM.v(49)
HDL-8007 ERROR: ignore module module due to previous errors in src/OnePWM.v(63)
HDL-1007 : Verilog file 'src/OnePWM.v' ignored due to errors
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 11905/263 useful/useless nets, 10048/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3351 better
SYN-1014 : Optimize round 2
SYN-1032 : 10560/2969 useful/useless nets, 8703/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 10560/0 useful/useless nets, 8703/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.824007s wall, 3.650423s user + 0.046800s system = 3.697224s CPU (96.7%)

RUN-1004 : used memory is 186 MB, reserved memory is 210 MB, peak memory is 272 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             80
#MACRO_EQ              84
#MACRO_MUX           3248

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |164    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.793961s wall, 1.544410s user + 0.062400s system = 1.606810s CPU (89.6%)

RUN-1004 : used memory is 237 MB, reserved memory is 257 MB, peak memory is 272 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 10694/1 useful/useless nets, 8839/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 12654/0 useful/useless nets, 11295/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 12652/0 useful/useless nets, 11293/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 64 macro adder
SYN-1032 : 14556/0 useful/useless nets, 13197/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 51296, tnet num: 14531, tinst num: 13156, tnode num: 91799, tedge num: 95259.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 79 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.967430s wall, 1.591210s user + 0.078001s system = 1.669211s CPU (84.8%)

RUN-1004 : used memory is 390 MB, reserved memory is 399 MB, peak memory is 390 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3648 (3.94), #lev = 7 (4.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3647 (3.94), #lev = 7 (4.34)
SYN-2581 : Mapping with K=5, #lut = 3647 (3.94), #lev = 7 (4.34)
SYN-3001 : Logic optimization runtime opt =   0.74 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7283 instances into 3647 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 10872/0 useful/useless nets, 9513/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 32 carry chain into lslice
SYN-4007 : Packing 944 adder to BLE ...
SYN-4008 : Packed 944 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3647 LUT to BLE ...
SYN-4008 : Packed 3647 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 518 SEQ (75481 nodes)...
SYN-4004 : #2: Packed 1333 SEQ (1024507 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (19236 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 825 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3647/5435 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 5548   out of   4480  123.84%
#reg                 2894   out of   4480   64.60%
#le                  5548
  #lut only          2654   out of   5548   47.84%
  #reg only             0   out of   5548    0.00%
  #lut&reg           2894   out of   5548   52.16%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |5548  |5548  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  19.354524s wall, 17.737314s user + 0.234002s system = 17.971315s CPU (92.9%)

RUN-1004 : used memory is 358 MB, reserved memory is 375 MB, peak memory is 465 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.273665s wall, 3.151220s user + 0.109201s system = 3.260421s CPU (99.6%)

RUN-1004 : used memory is 372 MB, reserved memory is 385 MB, peak memory is 465 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2884 instances
RUN-1001 : 1389 mslices, 1388 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 7287 nets
RUN-1001 : 3554 nets have 2 pins
RUN-1001 : 3081 nets have [3 - 5] pins
RUN-1001 : 434 nets have [6 - 10] pins
RUN-1001 : 57 nets have [11 - 20] pins
RUN-1001 : 158 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-9009 ERROR: Design's mslice number = 1389, exceeds the limit 1120.
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 11905/263 useful/useless nets, 10048/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3351 better
SYN-1014 : Optimize round 2
SYN-1032 : 10560/2969 useful/useless nets, 8703/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 10560/0 useful/useless nets, 8703/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.586309s wall, 3.666024s user + 0.046800s system = 3.712824s CPU (103.5%)

RUN-1004 : used memory is 265 MB, reserved memory is 293 MB, peak memory is 465 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             80
#MACRO_EQ              84
#MACRO_MUX           3248

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |164    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.646934s wall, 1.731611s user + 0.031200s system = 1.762811s CPU (107.0%)

RUN-1004 : used memory is 294 MB, reserved memory is 319 MB, peak memory is 465 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 10694/1 useful/useless nets, 8839/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 12654/0 useful/useless nets, 11295/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 12652/0 useful/useless nets, 11293/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 64 macro adder
SYN-1032 : 14556/0 useful/useless nets, 13197/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 51296, tnet num: 14531, tinst num: 13156, tnode num: 91799, tedge num: 95259.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 79 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.552570s wall, 1.544410s user + 0.015600s system = 1.560010s CPU (100.5%)

RUN-1004 : used memory is 401 MB, reserved memory is 407 MB, peak memory is 465 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3648 (3.94), #lev = 7 (4.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3647 (3.94), #lev = 7 (4.34)
SYN-2581 : Mapping with K=5, #lut = 3647 (3.94), #lev = 7 (4.34)
SYN-3001 : Logic optimization runtime opt =   0.55 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7283 instances into 3647 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 10872/0 useful/useless nets, 9513/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 32 carry chain into lslice
SYN-4007 : Packing 944 adder to BLE ...
SYN-4008 : Packed 944 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3647 LUT to BLE ...
SYN-4008 : Packed 3647 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 518 SEQ (75481 nodes)...
SYN-4004 : #2: Packed 1333 SEQ (1024507 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (19236 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 825 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3647/5435 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 5548   out of   4480  123.84%
#reg                 2894   out of   4480   64.60%
#le                  5548
  #lut only          2654   out of   5548   47.84%
  #reg only             0   out of   5548    0.00%
  #lut&reg           2894   out of   5548   52.16%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |5548  |5548  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.569836s wall, 17.503312s user + 0.171601s system = 17.674913s CPU (100.6%)

RUN-1004 : used memory is 368 MB, reserved memory is 392 MB, peak memory is 475 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.312376s wall, 3.135620s user + 0.140401s system = 3.276021s CPU (98.9%)

RUN-1004 : used memory is 375 MB, reserved memory is 397 MB, peak memory is 475 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2884 instances
RUN-1001 : 1389 mslices, 1388 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 7287 nets
RUN-1001 : 3554 nets have 2 pins
RUN-1001 : 3081 nets have [3 - 5] pins
RUN-1001 : 434 nets have [6 - 10] pins
RUN-1001 : 57 nets have [11 - 20] pins
RUN-1001 : 158 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-9009 ERROR: Design's mslice number = 1389, exceeds the limit 1120.
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 11393/263 useful/useless nets, 10528/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3367 better
SYN-1014 : Optimize round 2
SYN-1032 : 10048/2969 useful/useless nets, 9183/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 10048/0 useful/useless nets, 9183/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.465889s wall, 3.510022s user + 0.062400s system = 3.572423s CPU (103.1%)

RUN-1004 : used memory is 265 MB, reserved memory is 289 MB, peak memory is 475 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4855
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                652
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ              84
#MACRO_MUX           3248

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1961   |2894   |132    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.678106s wall, 1.575610s user + 0.062400s system = 1.638011s CPU (97.6%)

RUN-1004 : used memory is 294 MB, reserved memory is 317 MB, peak memory is 475 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 10182/1 useful/useless nets, 9319/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 12654/0 useful/useless nets, 11791/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 12652/0 useful/useless nets, 11789/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-1032 : 14028/0 useful/useless nets, 13165/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 50272, tnet num: 14019, tinst num: 13140, tnode num: 90775, tedge num: 93243.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 79 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.507335s wall, 1.482009s user + 0.031200s system = 1.513210s CPU (100.4%)

RUN-1004 : used memory is 398 MB, reserved memory is 411 MB, peak memory is 475 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14019 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3136 (4.25), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3135 (4.25), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3135 (4.25), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.54 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7795 instances into 3135 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 9336/0 useful/useless nets, 8473/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 26 carry chain into lslice
SYN-4007 : Packing 694 adder to BLE ...
SYN-4008 : Packed 694 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3135 LUT to BLE ...
SYN-4008 : Packed 3135 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 485 SEQ (75490 nodes)...
SYN-4004 : #2: Packed 1218 SEQ (1127917 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (143183 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 294 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3135/4719 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4528   out of   4480  101.07%
#reg                 2894   out of   4480   64.60%
#le                  4528
  #lut only          1634   out of   4528   36.09%
  #reg only             0   out of   4528    0.00%
  #lut&reg           2894   out of   4528   63.91%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4528  |4528  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.445092s wall, 17.300511s user + 0.140401s system = 17.440912s CPU (100.0%)

RUN-1004 : used memory is 392 MB, reserved memory is 431 MB, peak memory is 475 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 7 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.989176s wall, 2.854818s user + 0.156001s system = 3.010819s CPU (100.7%)

RUN-1004 : used memory is 395 MB, reserved memory is 433 MB, peak memory is 475 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2374 instances
RUN-1001 : 1134 mslices, 1133 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 6075 nets
RUN-1001 : 2846 nets have 2 pins
RUN-1001 : 2613 nets have [3 - 5] pins
RUN-1001 : 399 nets have [6 - 10] pins
RUN-1001 : 65 nets have [11 - 20] pins
RUN-1001 : 149 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-9009 ERROR: Design's mslice number = 1134, exceeds the limit 1120.
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 11377/263 useful/useless nets, 10512/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3367 better
SYN-1014 : Optimize round 2
SYN-1032 : 10032/2969 useful/useless nets, 9167/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 10032/0 useful/useless nets, 9167/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.444006s wall, 3.478822s user + 0.000000s system = 3.478822s CPU (101.0%)

RUN-1004 : used memory is 253 MB, reserved memory is 260 MB, peak memory is 475 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4855
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                652
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           3248

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1961   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 8 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.617817s wall, 1.528810s user + 0.093601s system = 1.622410s CPU (100.3%)

RUN-1004 : used memory is 283 MB, reserved memory is 290 MB, peak memory is 475 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 10166/1 useful/useless nets, 9303/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 12638/0 useful/useless nets, 11775/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 12636/0 useful/useless nets, 11773/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 13484/0 useful/useless nets, 12621/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 48688, tnet num: 13475, tinst num: 12596, tnode num: 89191, tedge num: 91163.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.377910s wall, 1.310408s user + 0.062400s system = 1.372809s CPU (99.6%)

RUN-1004 : used memory is 394 MB, reserved memory is 401 MB, peak memory is 475 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13475 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3129 (4.25), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3128 (4.25), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3128 (4.25), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7795 instances into 3128 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8785/0 useful/useless nets, 7922/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3128 LUT to BLE ...
SYN-4008 : Packed 3128 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 472 SEQ (75472 nodes)...
SYN-4004 : #2: Packed 1216 SEQ (1128642 nodes)...
SYN-4004 : #3: Packed 1437 SEQ (140384 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (29 nodes)...
SYN-4004 : #5: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 254 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3128/4500 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4139   out of   4480   92.39%
#reg                 2894   out of   4480   64.60%
#le                  4139
  #lut only          1245   out of   4139   30.08%
  #reg only             0   out of   4139    0.00%
  #lut&reg           2894   out of   4139   69.92%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4139  |4139  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  17.517550s wall, 17.472112s user + 0.249602s system = 17.721714s CPU (101.2%)

RUN-1004 : used memory is 391 MB, reserved memory is 420 MB, peak memory is 475 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 9 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.847042s wall, 2.761218s user + 0.109201s system = 2.870418s CPU (100.8%)

RUN-1004 : used memory is 393 MB, reserved memory is 422 MB, peak memory is 475 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2187 instances
RUN-1001 : 1040 mslices, 1040 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5856 nets
RUN-1001 : 2894 nets have 2 pins
RUN-1001 : 2331 nets have [3 - 5] pins
RUN-1001 : 414 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 145 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2185 instances, 2080 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 26199, tnet num: 5854, tinst num: 2185, tnode num: 31907, tedge num: 44185.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.180049s wall, 1.185608s user + 0.031200s system = 1.216808s CPU (103.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 935386
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.442857
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 532125, overlap = 185.5
PHY-3002 : Step(2): len = 362538, overlap = 242.75
PHY-3002 : Step(3): len = 278538, overlap = 274.25
PHY-3002 : Step(4): len = 226245, overlap = 288.75
PHY-3002 : Step(5): len = 187473, overlap = 306
PHY-3002 : Step(6): len = 157479, overlap = 321.5
PHY-3002 : Step(7): len = 137694, overlap = 337.5
PHY-3002 : Step(8): len = 114056, overlap = 360.75
PHY-3002 : Step(9): len = 99441.4, overlap = 372
PHY-3002 : Step(10): len = 90136.1, overlap = 382.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.27655e-06
PHY-3002 : Step(11): len = 88247.9, overlap = 382.75
PHY-3002 : Step(12): len = 89579.2, overlap = 381.5
PHY-3002 : Step(13): len = 109973, overlap = 349.5
PHY-3002 : Step(14): len = 105902, overlap = 348.25
PHY-3002 : Step(15): len = 102919, overlap = 348.25
PHY-3002 : Step(16): len = 104372, overlap = 344.25
PHY-3002 : Step(17): len = 103080, overlap = 343.25
PHY-3002 : Step(18): len = 106492, overlap = 336
PHY-3002 : Step(19): len = 104860, overlap = 332.25
PHY-3002 : Step(20): len = 105052, overlap = 328.75
PHY-3002 : Step(21): len = 105356, overlap = 321.25
PHY-3002 : Step(22): len = 106306, overlap = 315
PHY-3002 : Step(23): len = 106521, overlap = 312.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.55309e-06
PHY-3002 : Step(24): len = 106360, overlap = 312.75
PHY-3002 : Step(25): len = 108994, overlap = 310.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.94951e-06
PHY-3002 : Step(26): len = 111799, overlap = 299.5
PHY-3002 : Step(27): len = 132172, overlap = 256
PHY-3002 : Step(28): len = 128462, overlap = 247.25
PHY-3002 : Step(29): len = 127534, overlap = 244.5
PHY-3002 : Step(30): len = 128767, overlap = 241
PHY-3002 : Step(31): len = 131104, overlap = 236.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.89902e-06
PHY-3002 : Step(32): len = 135804, overlap = 220.75
PHY-3002 : Step(33): len = 145776, overlap = 204.75
PHY-3002 : Step(34): len = 142670, overlap = 201.5
PHY-3002 : Step(35): len = 143581, overlap = 190.5
PHY-3002 : Step(36): len = 145908, overlap = 185.5
PHY-3002 : Step(37): len = 150125, overlap = 181
PHY-3002 : Step(38): len = 150481, overlap = 179.5
PHY-3002 : Step(39): len = 150789, overlap = 177.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.9798e-05
PHY-3002 : Step(40): len = 156225, overlap = 171.25
PHY-3002 : Step(41): len = 161905, overlap = 173
PHY-3002 : Step(42): len = 160684, overlap = 180.25
PHY-3002 : Step(43): len = 161037, overlap = 182.25
PHY-3002 : Step(44): len = 161221, overlap = 182.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.95961e-05
PHY-3002 : Step(45): len = 167286, overlap = 174
PHY-3002 : Step(46): len = 173902, overlap = 156
PHY-3002 : Step(47): len = 172123, overlap = 148.75
PHY-3002 : Step(48): len = 171675, overlap = 149.25
PHY-3002 : Step(49): len = 171972, overlap = 153.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.74695e-05
PHY-3002 : Step(50): len = 177416, overlap = 149.25
PHY-3002 : Step(51): len = 181065, overlap = 142
PHY-3002 : Step(52): len = 181211, overlap = 138.75
PHY-3002 : Step(53): len = 181884, overlap = 142.5
PHY-3002 : Step(54): len = 182824, overlap = 142
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000154939
PHY-3002 : Step(55): len = 185625, overlap = 131.75
PHY-3002 : Step(56): len = 187407, overlap = 132
PHY-3002 : Step(57): len = 188275, overlap = 134.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002339s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.442857
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.207387s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (94.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.711123s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50032e-05
PHY-3002 : Step(58): len = 187188, overlap = 138.5
PHY-3002 : Step(59): len = 184419, overlap = 142.75
PHY-3002 : Step(60): len = 181742, overlap = 138.25
PHY-3002 : Step(61): len = 178947, overlap = 144.25
PHY-3002 : Step(62): len = 175558, overlap = 148.75
PHY-3002 : Step(63): len = 172235, overlap = 158.75
PHY-3002 : Step(64): len = 168992, overlap = 163.5
PHY-3002 : Step(65): len = 167405, overlap = 165
PHY-3002 : Step(66): len = 166656, overlap = 164
PHY-3002 : Step(67): len = 166114, overlap = 164.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.00065e-05
PHY-3002 : Step(68): len = 172207, overlap = 154.5
PHY-3002 : Step(69): len = 178315, overlap = 143.5
PHY-3002 : Step(70): len = 178166, overlap = 143.75
PHY-3002 : Step(71): len = 178791, overlap = 143.5
PHY-3002 : Step(72): len = 179201, overlap = 141.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.76715e-05
PHY-3002 : Step(73): len = 186642, overlap = 129.5
PHY-3002 : Step(74): len = 190633, overlap = 125.5
PHY-3002 : Step(75): len = 190558, overlap = 125.5
PHY-3002 : Step(76): len = 191138, overlap = 126
PHY-3002 : Step(77): len = 192061, overlap = 125.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.442857
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.126619s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (99.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.716642s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (104.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.30988e-05
PHY-3002 : Step(78): len = 201278, overlap = 222.75
PHY-3002 : Step(79): len = 203826, overlap = 199.25
PHY-3002 : Step(80): len = 202912, overlap = 192
PHY-3002 : Step(81): len = 197916, overlap = 187.25
PHY-3002 : Step(82): len = 190671, overlap = 202.25
PHY-3002 : Step(83): len = 184747, overlap = 209.25
PHY-3002 : Step(84): len = 180383, overlap = 216.5
PHY-3002 : Step(85): len = 176517, overlap = 221
PHY-3002 : Step(86): len = 172868, overlap = 230.25
PHY-3002 : Step(87): len = 170365, overlap = 233.5
PHY-3002 : Step(88): len = 168196, overlap = 236.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000106198
PHY-3002 : Step(89): len = 177697, overlap = 219.75
PHY-3002 : Step(90): len = 184297, overlap = 212.25
PHY-3002 : Step(91): len = 186209, overlap = 205.25
PHY-3002 : Step(92): len = 186939, overlap = 206.25
PHY-3002 : Step(93): len = 188581, overlap = 203.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000212028
PHY-3002 : Step(94): len = 195522, overlap = 191.25
PHY-3002 : Step(95): len = 200462, overlap = 180.75
PHY-3002 : Step(96): len = 205564, overlap = 175
PHY-3002 : Step(97): len = 207669, overlap = 169
PHY-3002 : Step(98): len = 208985, overlap = 168.75
PHY-3002 : Step(99): len = 210347, overlap = 168.25
PHY-3002 : Step(100): len = 211575, overlap = 164.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000420151
PHY-3002 : Step(101): len = 216977, overlap = 158.5
PHY-3002 : Step(102): len = 219126, overlap = 155.5
PHY-3002 : Step(103): len = 221299, overlap = 150
PHY-3002 : Step(104): len = 224671, overlap = 147.25
PHY-3002 : Step(105): len = 225608, overlap = 145.25
PHY-3002 : Step(106): len = 226624, overlap = 147.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000821378
PHY-3002 : Step(107): len = 230144, overlap = 145
PHY-3002 : Step(108): len = 231469, overlap = 146.25
PHY-3002 : Step(109): len = 232894, overlap = 139.5
PHY-3002 : Step(110): len = 234732, overlap = 139.5
PHY-3002 : Step(111): len = 235445, overlap = 138.25
PHY-3002 : Step(112): len = 236321, overlap = 139.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00153962
PHY-3002 : Step(113): len = 238000, overlap = 137
PHY-3002 : Step(114): len = 239377, overlap = 137.25
PHY-3002 : Step(115): len = 240997, overlap = 137.25
PHY-3002 : Step(116): len = 241427, overlap = 135.75
PHY-3002 : Step(117): len = 241546, overlap = 136
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00267506
PHY-3002 : Step(118): len = 242818, overlap = 135.5
PHY-3002 : Step(119): len = 243471, overlap = 135.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.282529s wall, 0.187201s user + 0.093601s system = 0.280802s CPU (99.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.442857
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.169754s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (100.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.741265s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000316701
PHY-3002 : Step(120): len = 240101, overlap = 105.75
PHY-3002 : Step(121): len = 238231, overlap = 104
PHY-3002 : Step(122): len = 235446, overlap = 115
PHY-3002 : Step(123): len = 233182, overlap = 129.5
PHY-3002 : Step(124): len = 231988, overlap = 132.25
PHY-3002 : Step(125): len = 230981, overlap = 138
PHY-3002 : Step(126): len = 230170, overlap = 140.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00063033
PHY-3002 : Step(127): len = 234811, overlap = 135.75
PHY-3002 : Step(128): len = 235291, overlap = 133.25
PHY-3002 : Step(129): len = 236352, overlap = 133.75
PHY-3002 : Step(130): len = 237307, overlap = 131.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00118845
PHY-3002 : Step(131): len = 239699, overlap = 128
PHY-3002 : Step(132): len = 240807, overlap = 126.75
PHY-3002 : Step(133): len = 241981, overlap = 122
PHY-3002 : Step(134): len = 242474, overlap = 121
PHY-3002 : Step(135): len = 242864, overlap = 120.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00195569
PHY-3002 : Step(136): len = 244474, overlap = 119.5
PHY-3002 : Step(137): len = 245103, overlap = 119
PHY-3002 : Step(138): len = 245643, overlap = 120
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00264753
PHY-3002 : Step(139): len = 246522, overlap = 121.5
PHY-3002 : Step(140): len = 247150, overlap = 119.75
PHY-3002 : Step(141): len = 247534, overlap = 121.75
PHY-3002 : Step(142): len = 247938, overlap = 122.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0033806
PHY-3002 : Step(143): len = 248458, overlap = 121
PHY-3002 : Step(144): len = 248973, overlap = 120.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00377448
PHY-3002 : Step(145): len = 249265, overlap = 123.75
PHY-3002 : Step(146): len = 249741, overlap = 121.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00408861
PHY-3002 : Step(147): len = 249913, overlap = 120.75
PHY-3002 : Step(148): len = 250634, overlap = 122.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00413274
PHY-3002 : Step(149): len = 250682, overlap = 122.75
PHY-3002 : Step(150): len = 251028, overlap = 123.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00457979
PHY-3002 : Step(151): len = 251175, overlap = 122.25
PHY-3002 : Step(152): len = 251466, overlap = 123.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00493787
PHY-3002 : Step(153): len = 251603, overlap = 122.25
PHY-3002 : Step(154): len = 251876, overlap = 124
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00511046
PHY-3002 : Step(155): len = 251954, overlap = 123
PHY-3002 : Step(156): len = 252172, overlap = 123
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00538287
PHY-3002 : Step(157): len = 252276, overlap = 122.5
PHY-3002 : Step(158): len = 252498, overlap = 124.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00556296
PHY-3002 : Step(159): len = 252569, overlap = 124.25
PHY-3002 : Step(160): len = 252714, overlap = 124
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00586941
PHY-3002 : Step(161): len = 252840, overlap = 124.25
PHY-3002 : Step(162): len = 252973, overlap = 124.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00606171
PHY-3002 : Step(163): len = 253068, overlap = 124.75
PHY-3002 : Step(164): len = 253196, overlap = 124.5
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.0062048
PHY-3002 : Step(165): len = 253268, overlap = 126
PHY-3002 : Step(166): len = 253393, overlap = 126
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.00634421
PHY-3002 : Step(167): len = 253455, overlap = 126.5
PHY-3002 : Step(168): len = 253581, overlap = 126
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00643976
PHY-3002 : Step(169): len = 253625, overlap = 125.5
PHY-3002 : Step(170): len = 253731, overlap = 125.5
PHY-3001 : :::19::: Try harder cell spreading with beta_ = 0.00651922
PHY-3002 : Step(171): len = 253752, overlap = 125.25
PHY-3002 : Step(172): len = 253920, overlap = 125.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027071s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (115.3%)

PHY-3001 : Legalized: Len = 261269, Over = 0
PHY-3001 : Final: Len = 261269, Over = 0
RUN-1003 : finish command "place" in  25.480508s wall, 37.783442s user + 1.419609s system = 39.203051s CPU (153.9%)

RUN-1004 : used memory is 429 MB, reserved memory is 444 MB, peak memory is 475 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2990 to 2253
PHY-1001 : Pin misalignment score is improved from 2253 to 2214
PHY-1001 : Pin misalignment score is improved from 2214 to 2206
PHY-1001 : Pin misalignment score is improved from 2206 to 2206
PHY-1001 : Pin local connectivity score is improved from 206 to 0
PHY-1001 : Pin misalignment score is improved from 2315 to 2213
PHY-1001 : Pin misalignment score is improved from 2213 to 2210
PHY-1001 : Pin misalignment score is improved from 2210 to 2209
PHY-1001 : Pin misalignment score is improved from 2209 to 2209
PHY-1001 : Pin local connectivity score is improved from 78 to 0
PHY-1001 : End pin swap;  3.240684s wall, 3.166820s user + 0.000000s system = 3.166820s CPU (97.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2187 instances
RUN-1001 : 1040 mslices, 1040 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5856 nets
RUN-1001 : 2894 nets have 2 pins
RUN-1001 : 2331 nets have [3 - 5] pins
RUN-1001 : 414 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 145 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 337120, over cnt = 1812(22%), over = 3683, worst = 9
PHY-1002 : len = 346456, over cnt = 1564(19%), over = 2517, worst = 5
PHY-1002 : len = 355280, over cnt = 1468(18%), over = 2026, worst = 4
PHY-1002 : len = 381416, over cnt = 1130(14%), over = 1222, worst = 2
PHY-1002 : len = 399896, over cnt = 907(11%), over = 927, worst = 2
PHY-1002 : len = 419440, over cnt = 808(10%), over = 815, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 26199, tnet num: 5854, tinst num: 2185, tnode num: 31907, tedge num: 44185.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 119 out of 5856 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.397669s wall, 5.413235s user + 0.015600s system = 5.428835s CPU (100.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.130848s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (107.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 52864, over cnt = 20(0%), over = 21, worst = 2
PHY-1001 : End Routed; 0.611126s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (99.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52600, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.056117s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (83.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52600, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.014106s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (221.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52600, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 3; 0.014698s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (106.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 52600, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 4; 0.019049s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (81.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 52600, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.009305s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (167.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 52600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 6; 0.010890s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (143.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 723472, over cnt = 2641(1%), over = 2754, worst = 4
PHY-1001 : End Routed; 27.614872s wall, 33.290613s user + 0.280802s system = 33.571415s CPU (121.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 646512, over cnt = 1537(0%), over = 1548, worst = 2
PHY-1001 : End DR Iter 1; 21.792501s wall, 22.526544s user + 0.000000s system = 22.526544s CPU (103.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 625576, over cnt = 711(0%), over = 712, worst = 2
PHY-1001 : End DR Iter 2; 10.713267s wall, 10.686068s user + 0.015600s system = 10.701669s CPU (99.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 628184, over cnt = 275(0%), over = 275, worst = 1
PHY-1001 : End DR Iter 3; 3.571762s wall, 3.572423s user + 0.000000s system = 3.572423s CPU (100.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 633312, over cnt = 112(0%), over = 112, worst = 1
PHY-1001 : End DR Iter 4; 1.860057s wall, 1.856412s user + 0.000000s system = 1.856412s CPU (99.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 636880, over cnt = 62(0%), over = 62, worst = 1
PHY-1001 : End DR Iter 5; 1.363119s wall, 1.388409s user + 0.000000s system = 1.388409s CPU (101.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 640592, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End DR Iter 6; 2.371902s wall, 2.371215s user + 0.000000s system = 2.371215s CPU (100.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 642320, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 7; 2.276390s wall, 2.262014s user + 0.000000s system = 2.262014s CPU (99.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 642392, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 8; 1.578329s wall, 1.575610s user + 0.000000s system = 1.575610s CPU (99.8%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 642392, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 9; 1.430767s wall, 1.450809s user + 0.000000s system = 1.450809s CPU (101.4%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 642392, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 10; 1.447456s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (99.2%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 642392, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 9; 1.438293s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (99.8%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 642384, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 10; 1.317079s wall, 1.341609s user + 0.000000s system = 1.341609s CPU (101.9%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 642384, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 11; 1.182141s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (100.3%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 642384, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 12; 1.183150s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (100.2%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 642384, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 13; 1.180219s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (99.1%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 642288, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 642288
PHY-1001 : End DC Iter 1; 0.325427s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (100.7%)

PHY-1001 : 6 feed throughs used by 6 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  93.762193s wall, 99.747039s user + 0.405603s system = 100.152642s CPU (106.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  102.618944s wall, 108.498695s user + 0.421203s system = 108.919898s CPU (106.1%)

RUN-1004 : used memory is 551 MB, reserved memory is 554 MB, peak memory is 585 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4142   out of   4480   92.46%
#reg                 2894   out of   4480   64.60%
#le                  4142
  #lut only          1248   out of   4142   30.13%
  #reg only             0   out of   4142    0.00%
  #lut&reg           2894   out of   4142   69.87%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.884830s wall, 2.854818s user + 0.031200s system = 2.886019s CPU (100.0%)

RUN-1004 : used memory is 551 MB, reserved memory is 554 MB, peak memory is 585 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 26199, tnet num: 5854, tinst num: 2190, tnode num: 31907, tedge num: 44185.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.115855s wall, 3.790824s user + 0.046800s system = 3.837625s CPU (93.2%)

RUN-1004 : used memory is 610 MB, reserved memory is 613 MB, peak memory is 610 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2192
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5856, pip num: 58718
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 935 valid insts, and 164871 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.416837s wall, 19.749727s user + 0.124801s system = 19.874527s CPU (190.8%)

RUN-1004 : used memory is 641 MB, reserved memory is 639 MB, peak memory is 649 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xa1'' in src/OnePWM.v(49)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in src/OnePWM.v(49)
HDL-8007 ERROR: syntax error near '<=' in src/OnePWM.v(50)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in src/OnePWM.v(50)
HDL-8007 ERROR: ignore module module due to previous errors in src/OnePWM.v(63)
HDL-1007 : Verilog file 'src/OnePWM.v' ignored due to errors
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xa1'' in src/OnePWM.v(49)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in src/OnePWM.v(49)
HDL-8007 ERROR: syntax error near '<=' in src/OnePWM.v(50)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in src/OnePWM.v(50)
HDL-8007 ERROR: ignore module module due to previous errors in src/OnePWM.v(63)
HDL-1007 : Verilog file 'src/OnePWM.v' ignored due to errors
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xa1'' in src/OnePWM.v(49)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in src/OnePWM.v(49)
HDL-8007 ERROR: syntax error near '<=' in src/OnePWM.v(50)
HDL-5007 WARNING: extra semicolon is not allowed here in this dialect. Use SystemVerilog mode in src/OnePWM.v(50)
HDL-8007 ERROR: ignore module module due to previous errors in src/OnePWM.v(63)
HDL-1007 : Verilog file 'src/OnePWM.v' ignored due to errors
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 11649/263 useful/useless nets, 10528/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3367 better
SYN-1014 : Optimize round 2
SYN-1032 : 10304/2969 useful/useless nets, 9183/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 10304/0 useful/useless nets, 9183/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.438230s wall, 3.447622s user + 0.015600s system = 3.463222s CPU (100.7%)

RUN-1004 : used memory is 434 MB, reserved memory is 450 MB, peak memory is 650 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4855
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                652
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ              84
#MACRO_MUX           3248

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1961   |2894   |132    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 10 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.565750s wall, 1.528810s user + 0.031200s system = 1.560010s CPU (99.6%)

RUN-1004 : used memory is 441 MB, reserved memory is 456 MB, peak memory is 650 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 10438/1 useful/useless nets, 9319/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 12910/0 useful/useless nets, 11791/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 12908/0 useful/useless nets, 11789/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-1032 : 14044/0 useful/useless nets, 12925/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 49776, tnet num: 14019, tinst num: 12884, tnode num: 90279, tedge num: 92763.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.396663s wall, 1.404009s user + 0.015600s system = 1.419609s CPU (101.6%)

RUN-1004 : used memory is 528 MB, reserved memory is 530 MB, peak memory is 650 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14019 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3373 (4.09), #lev = 7 (3.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3372 (4.09), #lev = 7 (3.55)
SYN-2581 : Mapping with K=5, #lut = 3372 (4.09), #lev = 7 (3.55)
SYN-3001 : Logic optimization runtime opt =   0.55 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7795 instances into 3644 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 9845/0 useful/useless nets, 8726/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 21 carry chain into lslice
SYN-4007 : Packing 563 adder to BLE ...
SYN-4008 : Packed 563 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3644 LUT to BLE ...
SYN-4008 : Packed 3644 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 749 SEQ (74722 nodes)...
SYN-4004 : #2: Packed 1376 SEQ (775752 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (4283 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 764 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3644/5130 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4944   out of   4480  110.36%
#reg                 2894   out of   4480   64.60%
#le                  4944
  #lut only          2050   out of   4944   41.46%
  #reg only             0   out of   4944    0.00%
  #lut&reg           2894   out of   4944   58.54%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4944  |4944  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  16.284753s wall, 16.380105s user + 0.234002s system = 16.614106s CPU (102.0%)

RUN-1004 : used memory is 563 MB, reserved memory is 562 MB, peak memory is 650 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 11 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.114904s wall, 3.057620s user + 0.124801s system = 3.182420s CPU (102.2%)

RUN-1004 : used memory is 564 MB, reserved memory is 562 MB, peak memory is 650 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2582 instances
RUN-1001 : 1238 mslices, 1237 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 6742 nets
RUN-1001 : 3359 nets have 2 pins
RUN-1001 : 2702 nets have [3 - 5] pins
RUN-1001 : 463 nets have [6 - 10] pins
RUN-1001 : 64 nets have [11 - 20] pins
RUN-1001 : 151 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-9009 ERROR: Design's mslice number = 1238, exceeds the limit 1120.
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 11377/263 useful/useless nets, 10512/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3367 better
SYN-1014 : Optimize round 2
SYN-1032 : 10032/2969 useful/useless nets, 9167/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 10032/0 useful/useless nets, 9167/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.449120s wall, 3.494422s user + 0.015600s system = 3.510022s CPU (101.8%)

RUN-1004 : used memory is 386 MB, reserved memory is 392 MB, peak memory is 650 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4855
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                652
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           3248

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1961   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 12 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.663520s wall, 1.560010s user + 0.109201s system = 1.669211s CPU (100.3%)

RUN-1004 : used memory is 395 MB, reserved memory is 400 MB, peak memory is 650 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 10166/1 useful/useless nets, 9303/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 12638/0 useful/useless nets, 11775/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 12636/0 useful/useless nets, 11773/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 13484/0 useful/useless nets, 12621/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 48688, tnet num: 13475, tinst num: 12596, tnode num: 89191, tedge num: 91163.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.391830s wall, 1.357209s user + 0.031200s system = 1.388409s CPU (99.8%)

RUN-1004 : used memory is 501 MB, reserved memory is 506 MB, peak memory is 650 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13475 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3129 (4.25), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3128 (4.25), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3128 (4.25), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.54 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7795 instances into 3128 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8785/0 useful/useless nets, 7922/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3128 LUT to BLE ...
SYN-4008 : Packed 3128 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 472 SEQ (75472 nodes)...
SYN-4004 : #2: Packed 1216 SEQ (1128642 nodes)...
SYN-4004 : #3: Packed 1437 SEQ (140384 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (29 nodes)...
SYN-4004 : #5: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 254 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3128/4500 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4139   out of   4480   92.39%
#reg                 2894   out of   4480   64.60%
#le                  4139
  #lut only          1245   out of   4139   30.08%
  #reg only             0   out of   4139    0.00%
  #lut&reg           2894   out of   4139   69.92%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4139  |4139  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  18.130928s wall, 19.718526s user + 0.608404s system = 20.326930s CPU (112.1%)

RUN-1004 : used memory is 504 MB, reserved memory is 503 MB, peak memory is 650 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 13 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.919291s wall, 2.979619s user + 0.093601s system = 3.073220s CPU (105.3%)

RUN-1004 : used memory is 509 MB, reserved memory is 508 MB, peak memory is 650 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2187 instances
RUN-1001 : 1040 mslices, 1040 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5856 nets
RUN-1001 : 2894 nets have 2 pins
RUN-1001 : 2331 nets have [3 - 5] pins
RUN-1001 : 414 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 145 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2185 instances, 2080 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 26199, tnet num: 5854, tinst num: 2185, tnode num: 31907, tedge num: 44185.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.216324s wall, 1.435209s user + 0.015600s system = 1.450809s CPU (119.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 935386
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.442857
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(173): len = 532125, overlap = 185.5
PHY-3002 : Step(174): len = 362538, overlap = 242.75
PHY-3002 : Step(175): len = 278538, overlap = 274.25
PHY-3002 : Step(176): len = 226245, overlap = 288.75
PHY-3002 : Step(177): len = 187473, overlap = 306
PHY-3002 : Step(178): len = 157479, overlap = 321.5
PHY-3002 : Step(179): len = 137694, overlap = 337.5
PHY-3002 : Step(180): len = 114056, overlap = 360.75
PHY-3002 : Step(181): len = 99441.4, overlap = 372
PHY-3002 : Step(182): len = 90136.1, overlap = 382.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.27655e-06
PHY-3002 : Step(183): len = 88247.9, overlap = 382.75
PHY-3002 : Step(184): len = 89579.2, overlap = 381.5
PHY-3002 : Step(185): len = 109973, overlap = 349.5
PHY-3002 : Step(186): len = 105902, overlap = 348.25
PHY-3002 : Step(187): len = 102919, overlap = 348.25
PHY-3002 : Step(188): len = 104372, overlap = 344.25
PHY-3002 : Step(189): len = 103080, overlap = 343.25
PHY-3002 : Step(190): len = 106492, overlap = 336
PHY-3002 : Step(191): len = 104860, overlap = 332.25
PHY-3002 : Step(192): len = 105052, overlap = 328.75
PHY-3002 : Step(193): len = 105356, overlap = 321.25
PHY-3002 : Step(194): len = 106306, overlap = 315
PHY-3002 : Step(195): len = 106521, overlap = 312.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.55309e-06
PHY-3002 : Step(196): len = 106360, overlap = 312.75
PHY-3002 : Step(197): len = 108994, overlap = 310.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.94951e-06
PHY-3002 : Step(198): len = 111799, overlap = 299.5
PHY-3002 : Step(199): len = 132172, overlap = 256
PHY-3002 : Step(200): len = 128462, overlap = 247.25
PHY-3002 : Step(201): len = 127534, overlap = 244.5
PHY-3002 : Step(202): len = 128767, overlap = 241
PHY-3002 : Step(203): len = 131104, overlap = 236.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.89902e-06
PHY-3002 : Step(204): len = 135804, overlap = 220.75
PHY-3002 : Step(205): len = 145776, overlap = 204.75
PHY-3002 : Step(206): len = 142670, overlap = 201.5
PHY-3002 : Step(207): len = 143581, overlap = 190.5
PHY-3002 : Step(208): len = 145908, overlap = 185.5
PHY-3002 : Step(209): len = 150125, overlap = 181
PHY-3002 : Step(210): len = 150481, overlap = 179.5
PHY-3002 : Step(211): len = 150789, overlap = 177.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.9798e-05
PHY-3002 : Step(212): len = 156225, overlap = 171.25
PHY-3002 : Step(213): len = 161905, overlap = 173
PHY-3002 : Step(214): len = 160684, overlap = 180.25
PHY-3002 : Step(215): len = 161037, overlap = 182.25
PHY-3002 : Step(216): len = 161221, overlap = 182.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.95961e-05
PHY-3002 : Step(217): len = 167286, overlap = 174
PHY-3002 : Step(218): len = 173902, overlap = 156
PHY-3002 : Step(219): len = 172123, overlap = 148.75
PHY-3002 : Step(220): len = 171675, overlap = 149.25
PHY-3002 : Step(221): len = 171972, overlap = 153.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.74695e-05
PHY-3002 : Step(222): len = 177416, overlap = 149.25
PHY-3002 : Step(223): len = 181065, overlap = 142
PHY-3002 : Step(224): len = 181211, overlap = 138.75
PHY-3002 : Step(225): len = 181884, overlap = 142.5
PHY-3002 : Step(226): len = 182824, overlap = 142
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000154939
PHY-3002 : Step(227): len = 185625, overlap = 131.75
PHY-3002 : Step(228): len = 187407, overlap = 132
PHY-3002 : Step(229): len = 188275, overlap = 134.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002385s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.442857
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.245080s wall, 1.232408s user + 0.031200s system = 1.263608s CPU (101.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.753443s wall, 0.811205s user + 0.031200s system = 0.842405s CPU (111.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50032e-05
PHY-3002 : Step(230): len = 187188, overlap = 138.5
PHY-3002 : Step(231): len = 184419, overlap = 142.75
PHY-3002 : Step(232): len = 181742, overlap = 138.25
PHY-3002 : Step(233): len = 178947, overlap = 144.25
PHY-3002 : Step(234): len = 175558, overlap = 148.75
PHY-3002 : Step(235): len = 172235, overlap = 158.75
PHY-3002 : Step(236): len = 168992, overlap = 163.5
PHY-3002 : Step(237): len = 167405, overlap = 165
PHY-3002 : Step(238): len = 166656, overlap = 164
PHY-3002 : Step(239): len = 166114, overlap = 164.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.00065e-05
PHY-3002 : Step(240): len = 172207, overlap = 154.5
PHY-3002 : Step(241): len = 178315, overlap = 143.5
PHY-3002 : Step(242): len = 178166, overlap = 143.75
PHY-3002 : Step(243): len = 178791, overlap = 143.5
PHY-3002 : Step(244): len = 179201, overlap = 141.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.76715e-05
PHY-3002 : Step(245): len = 186642, overlap = 129.5
PHY-3002 : Step(246): len = 190633, overlap = 125.5
PHY-3002 : Step(247): len = 190558, overlap = 125.5
PHY-3002 : Step(248): len = 191138, overlap = 126
PHY-3002 : Step(249): len = 192061, overlap = 125.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.442857
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.255990s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (98.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.747574s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.30988e-05
PHY-3002 : Step(250): len = 201278, overlap = 222.75
PHY-3002 : Step(251): len = 203826, overlap = 199.25
PHY-3002 : Step(252): len = 202912, overlap = 192
PHY-3002 : Step(253): len = 197916, overlap = 187.25
PHY-3002 : Step(254): len = 190671, overlap = 202.25
PHY-3002 : Step(255): len = 184747, overlap = 209.25
PHY-3002 : Step(256): len = 180383, overlap = 216.5
PHY-3002 : Step(257): len = 176517, overlap = 221
PHY-3002 : Step(258): len = 172868, overlap = 230.25
PHY-3002 : Step(259): len = 170365, overlap = 233.5
PHY-3002 : Step(260): len = 168196, overlap = 236.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000106198
PHY-3002 : Step(261): len = 177697, overlap = 219.75
PHY-3002 : Step(262): len = 184297, overlap = 212.25
PHY-3002 : Step(263): len = 186209, overlap = 205.25
PHY-3002 : Step(264): len = 186939, overlap = 206.25
PHY-3002 : Step(265): len = 188581, overlap = 203.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000212028
PHY-3002 : Step(266): len = 195522, overlap = 191.25
PHY-3002 : Step(267): len = 200462, overlap = 180.75
PHY-3002 : Step(268): len = 205564, overlap = 175
PHY-3002 : Step(269): len = 207669, overlap = 169
PHY-3002 : Step(270): len = 208985, overlap = 168.75
PHY-3002 : Step(271): len = 210347, overlap = 168.25
PHY-3002 : Step(272): len = 211575, overlap = 164.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000420151
PHY-3002 : Step(273): len = 216977, overlap = 158.5
PHY-3002 : Step(274): len = 219126, overlap = 155.5
PHY-3002 : Step(275): len = 221299, overlap = 150
PHY-3002 : Step(276): len = 224671, overlap = 147.25
PHY-3002 : Step(277): len = 225608, overlap = 145.25
PHY-3002 : Step(278): len = 226624, overlap = 147.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000821378
PHY-3002 : Step(279): len = 230144, overlap = 145
PHY-3002 : Step(280): len = 231469, overlap = 146.25
PHY-3002 : Step(281): len = 232894, overlap = 139.5
PHY-3002 : Step(282): len = 234732, overlap = 139.5
PHY-3002 : Step(283): len = 235445, overlap = 138.25
PHY-3002 : Step(284): len = 236321, overlap = 139.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00153962
PHY-3002 : Step(285): len = 238000, overlap = 137
PHY-3002 : Step(286): len = 239377, overlap = 137.25
PHY-3002 : Step(287): len = 240997, overlap = 137.25
PHY-3002 : Step(288): len = 241427, overlap = 135.75
PHY-3002 : Step(289): len = 241546, overlap = 136
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00267506
PHY-3002 : Step(290): len = 242818, overlap = 135.5
PHY-3002 : Step(291): len = 243471, overlap = 135.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.276071s wall, 0.249602s user + 0.046800s system = 0.296402s CPU (107.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.442857
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.230969s wall, 1.232408s user + 0.000000s system = 1.232408s CPU (100.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.775685s wall, 0.795605s user + 0.000000s system = 0.795605s CPU (102.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000316701
PHY-3002 : Step(292): len = 240101, overlap = 105.75
PHY-3002 : Step(293): len = 238231, overlap = 104
PHY-3002 : Step(294): len = 235446, overlap = 115
PHY-3002 : Step(295): len = 233182, overlap = 129.5
PHY-3002 : Step(296): len = 231988, overlap = 132.25
PHY-3002 : Step(297): len = 230981, overlap = 138
PHY-3002 : Step(298): len = 230170, overlap = 140.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00063033
PHY-3002 : Step(299): len = 234811, overlap = 135.75
PHY-3002 : Step(300): len = 235291, overlap = 133.25
PHY-3002 : Step(301): len = 236352, overlap = 133.75
PHY-3002 : Step(302): len = 237307, overlap = 131.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00118845
PHY-3002 : Step(303): len = 239699, overlap = 128
PHY-3002 : Step(304): len = 240807, overlap = 126.75
PHY-3002 : Step(305): len = 241981, overlap = 122
PHY-3002 : Step(306): len = 242474, overlap = 121
PHY-3002 : Step(307): len = 242864, overlap = 120.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00195569
PHY-3002 : Step(308): len = 244474, overlap = 119.5
PHY-3002 : Step(309): len = 245103, overlap = 119
PHY-3002 : Step(310): len = 245643, overlap = 120
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00264753
PHY-3002 : Step(311): len = 246522, overlap = 121.5
PHY-3002 : Step(312): len = 247150, overlap = 119.75
PHY-3002 : Step(313): len = 247534, overlap = 121.75
PHY-3002 : Step(314): len = 247938, overlap = 122.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0033806
PHY-3002 : Step(315): len = 248458, overlap = 121
PHY-3002 : Step(316): len = 248973, overlap = 120.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00377448
PHY-3002 : Step(317): len = 249265, overlap = 123.75
PHY-3002 : Step(318): len = 249741, overlap = 121.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00408861
PHY-3002 : Step(319): len = 249913, overlap = 120.75
PHY-3002 : Step(320): len = 250634, overlap = 122.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00413274
PHY-3002 : Step(321): len = 250682, overlap = 122.75
PHY-3002 : Step(322): len = 251028, overlap = 123.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00457979
PHY-3002 : Step(323): len = 251175, overlap = 122.25
PHY-3002 : Step(324): len = 251466, overlap = 123.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00493787
PHY-3002 : Step(325): len = 251603, overlap = 122.25
PHY-3002 : Step(326): len = 251876, overlap = 124
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00511046
PHY-3002 : Step(327): len = 251954, overlap = 123
PHY-3002 : Step(328): len = 252172, overlap = 123
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00538287
PHY-3002 : Step(329): len = 252276, overlap = 122.5
PHY-3002 : Step(330): len = 252498, overlap = 124.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00556296
PHY-3002 : Step(331): len = 252569, overlap = 124.25
PHY-3002 : Step(332): len = 252714, overlap = 124
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00586941
PHY-3002 : Step(333): len = 252840, overlap = 124.25
PHY-3002 : Step(334): len = 252973, overlap = 124.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00606171
PHY-3002 : Step(335): len = 253068, overlap = 124.75
PHY-3002 : Step(336): len = 253196, overlap = 124.5
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.0062048
PHY-3002 : Step(337): len = 253268, overlap = 126
PHY-3002 : Step(338): len = 253393, overlap = 126
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.00634421
PHY-3002 : Step(339): len = 253455, overlap = 126.5
PHY-3002 : Step(340): len = 253581, overlap = 126
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00643976
PHY-3002 : Step(341): len = 253625, overlap = 125.5
PHY-3002 : Step(342): len = 253731, overlap = 125.5
PHY-3001 : :::19::: Try harder cell spreading with beta_ = 0.00651922
PHY-3002 : Step(343): len = 253752, overlap = 125.25
PHY-3002 : Step(344): len = 253920, overlap = 125.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024235s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (128.7%)

PHY-3001 : Legalized: Len = 261269, Over = 0
PHY-3001 : Final: Len = 261269, Over = 0
RUN-1003 : finish command "place" in  27.246292s wall, 41.184264s user + 2.137214s system = 43.321478s CPU (159.0%)

RUN-1004 : used memory is 526 MB, reserved memory is 522 MB, peak memory is 650 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2990 to 2254
PHY-1001 : Pin misalignment score is improved from 2254 to 2215
PHY-1001 : Pin misalignment score is improved from 2215 to 2207
PHY-1001 : Pin misalignment score is improved from 2207 to 2207
PHY-1001 : Pin local connectivity score is improved from 206 to 0
PHY-1001 : Pin misalignment score is improved from 2316 to 2214
PHY-1001 : Pin misalignment score is improved from 2214 to 2211
PHY-1001 : Pin misalignment score is improved from 2211 to 2210
PHY-1001 : Pin misalignment score is improved from 2210 to 2210
PHY-1001 : Pin local connectivity score is improved from 78 to 0
PHY-1001 : End pin swap;  3.263388s wall, 3.307221s user + 0.000000s system = 3.307221s CPU (101.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2187 instances
RUN-1001 : 1040 mslices, 1040 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5856 nets
RUN-1001 : 2894 nets have 2 pins
RUN-1001 : 2331 nets have [3 - 5] pins
RUN-1001 : 414 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 145 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 337120, over cnt = 1812(22%), over = 3683, worst = 9
PHY-1002 : len = 346456, over cnt = 1564(19%), over = 2517, worst = 5
PHY-1002 : len = 355280, over cnt = 1468(18%), over = 2026, worst = 4
PHY-1002 : len = 381416, over cnt = 1130(14%), over = 1222, worst = 2
PHY-1002 : len = 399896, over cnt = 907(11%), over = 927, worst = 2
PHY-1002 : len = 419440, over cnt = 808(10%), over = 815, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 26199, tnet num: 5854, tinst num: 2185, tnode num: 31907, tedge num: 44185.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 119 out of 5856 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.817878s wall, 5.865638s user + 0.015600s system = 5.881238s CPU (101.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.128464s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (97.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 52864, over cnt = 20(0%), over = 21, worst = 2
PHY-1001 : End Routed; 0.590995s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (100.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52600, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.054506s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (143.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52600, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.013383s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (233.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52600, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 3; 0.014370s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (108.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 52600, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 4; 0.019986s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (156.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 52600, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.008729s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 52600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 6; 0.010249s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 723424, over cnt = 2650(1%), over = 2770, worst = 4
PHY-1001 : End Routed; 27.220298s wall, 32.838211s user + 0.218401s system = 33.056612s CPU (121.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 632832, over cnt = 1498(0%), over = 1506, worst = 2
PHY-1001 : End DR Iter 1; 29.751920s wall, 30.466995s user + 0.015600s system = 30.482595s CPU (102.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 615784, over cnt = 749(0%), over = 750, worst = 2
PHY-1001 : End DR Iter 2; 9.749169s wall, 9.859263s user + 0.031200s system = 9.890463s CPU (101.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 618632, over cnt = 279(0%), over = 279, worst = 1
PHY-1001 : End DR Iter 3; 4.431859s wall, 4.399228s user + 0.000000s system = 4.399228s CPU (99.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 623896, over cnt = 124(0%), over = 124, worst = 1
PHY-1001 : End DR Iter 4; 3.610231s wall, 3.588023s user + 0.000000s system = 3.588023s CPU (99.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 627960, over cnt = 44(0%), over = 44, worst = 1
PHY-1001 : End DR Iter 5; 1.591889s wall, 1.591210s user + 0.000000s system = 1.591210s CPU (100.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 630856, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 6; 2.128569s wall, 2.121614s user + 0.000000s system = 2.121614s CPU (99.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 632152, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 7; 1.517757s wall, 1.497610s user + 0.000000s system = 1.497610s CPU (98.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 632288, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 1.140634s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (99.8%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 632288, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.882322s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (100.8%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 632288, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 10; 0.882529s wall, 0.873606s user + 0.000000s system = 0.873606s CPU (99.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 632288, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.898721s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (100.7%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 632288, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.884643s wall, 0.858005s user + 0.000000s system = 0.858005s CPU (97.0%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 632288, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.887942s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (101.9%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 632288, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.881166s wall, 0.889206s user + 0.015600s system = 0.904806s CPU (102.7%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 632288, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.888025s wall, 0.873606s user + 0.000000s system = 0.873606s CPU (98.4%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 632304, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 2; 1.711082s wall, 1.684811s user + 0.000000s system = 1.684811s CPU (98.5%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 632320, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 3; 2.358140s wall, 2.340015s user + 0.031200s system = 2.371215s CPU (100.6%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 632368, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 1.191766s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (99.5%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 632400, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 1.383180s wall, 1.372809s user + 0.015600s system = 1.388409s CPU (100.4%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 632376, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 632376
PHY-1001 : End DC Iter 5; 0.519898s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (99.0%)

PHY-1001 : 7 feed throughs used by 6 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  102.672732s wall, 108.982299s user + 0.452403s system = 109.434702s CPU (106.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  111.875858s wall, 118.311158s user + 0.468003s system = 118.779161s CPU (106.2%)

RUN-1004 : used memory is 602 MB, reserved memory is 600 MB, peak memory is 650 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4144   out of   4480   92.50%
#reg                 2894   out of   4480   64.60%
#le                  4144
  #lut only          1250   out of   4144   30.16%
  #reg only             0   out of   4144    0.00%
  #lut&reg           2894   out of   4144   69.84%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.905572s wall, 2.808018s user + 0.078001s system = 2.886019s CPU (99.3%)

RUN-1004 : used memory is 602 MB, reserved memory is 600 MB, peak memory is 650 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 26199, tnet num: 5854, tinst num: 2191, tnode num: 31907, tedge num: 44185.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.830573s wall, 3.822024s user + 0.015600s system = 3.837625s CPU (100.2%)

RUN-1004 : used memory is 661 MB, reserved memory is 659 MB, peak memory is 661 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2193
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5856, pip num: 58501
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 936 valid insts, and 164214 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.489745s wall, 20.264530s user + 0.031200s system = 20.295730s CPU (193.5%)

RUN-1004 : used memory is 688 MB, reserved memory is 686 MB, peak memory is 696 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.392578s wall, 1.263608s user + 0.109201s system = 1.372809s CPU (98.6%)

RUN-1004 : used memory is 808 MB, reserved memory is 795 MB, peak memory is 810 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  7.748536s wall, 2.059213s user + 0.124801s system = 2.184014s CPU (28.2%)

RUN-1004 : used memory is 807 MB, reserved memory is 797 MB, peak memory is 812 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.179974s wall, 0.249602s user + 0.031200s system = 0.280802s CPU (12.9%)

RUN-1004 : used memory is 801 MB, reserved memory is 791 MB, peak memory is 815 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  12.112113s wall, 4.056026s user + 0.312002s system = 4.368028s CPU (36.1%)

RUN-1004 : used memory is 791 MB, reserved memory is 781 MB, peak memory is 815 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 11377/263 useful/useless nets, 10512/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3367 better
SYN-1014 : Optimize round 2
SYN-1032 : 10032/2969 useful/useless nets, 9167/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 10032/0 useful/useless nets, 9167/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.696969s wall, 3.681624s user + 0.046800s system = 3.728424s CPU (100.9%)

RUN-1004 : used memory is 536 MB, reserved memory is 550 MB, peak memory is 815 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4855
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                652
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           3248

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1961   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 14 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.658583s wall, 1.606810s user + 0.046800s system = 1.653611s CPU (99.7%)

RUN-1004 : used memory is 539 MB, reserved memory is 552 MB, peak memory is 815 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 10166/1 useful/useless nets, 9303/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 12638/0 useful/useless nets, 11775/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 12636/0 useful/useless nets, 11773/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 13484/0 useful/useless nets, 12621/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 48688, tnet num: 13475, tinst num: 12596, tnode num: 89191, tedge num: 91163.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.419092s wall, 1.419609s user + 0.015600s system = 1.435209s CPU (101.1%)

RUN-1004 : used memory is 578 MB, reserved memory is 587 MB, peak memory is 815 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13475 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3129 (4.25), #lev = 7 (4.01)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3128 (4.25), #lev = 7 (4.01)
SYN-2581 : Mapping with K=5, #lut = 3128 (4.25), #lev = 7 (4.01)
SYN-3001 : Logic optimization runtime opt =   0.55 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7795 instances into 3128 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8785/0 useful/useless nets, 7922/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3128 LUT to BLE ...
SYN-4008 : Packed 3128 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 472 SEQ (75472 nodes)...
SYN-4004 : #2: Packed 1216 SEQ (1128642 nodes)...
SYN-4004 : #3: Packed 1437 SEQ (140384 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (29 nodes)...
SYN-4004 : #5: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 254 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3128/4500 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4139   out of   4480   92.39%
#reg                 2894   out of   4480   64.60%
#le                  4139
  #lut only          1245   out of   4139   30.08%
  #reg only             0   out of   4139    0.00%
  #lut&reg           2894   out of   4139   69.92%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4139  |4139  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  18.073634s wall, 17.893315s user + 0.109201s system = 18.002515s CPU (99.6%)

RUN-1004 : used memory is 563 MB, reserved memory is 555 MB, peak memory is 815 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 15 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.930024s wall, 2.823618s user + 0.109201s system = 2.932819s CPU (100.1%)

RUN-1004 : used memory is 568 MB, reserved memory is 560 MB, peak memory is 815 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2187 instances
RUN-1001 : 1040 mslices, 1040 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5856 nets
RUN-1001 : 2894 nets have 2 pins
RUN-1001 : 2331 nets have [3 - 5] pins
RUN-1001 : 414 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 145 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2185 instances, 2080 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 26199, tnet num: 5854, tinst num: 2185, tnode num: 31907, tedge num: 44185.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.202549s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (101.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 935386
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.442857
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(345): len = 532125, overlap = 185.5
PHY-3002 : Step(346): len = 362538, overlap = 242.75
PHY-3002 : Step(347): len = 278538, overlap = 274.25
PHY-3002 : Step(348): len = 226245, overlap = 288.75
PHY-3002 : Step(349): len = 187473, overlap = 306
PHY-3002 : Step(350): len = 157479, overlap = 321.5
PHY-3002 : Step(351): len = 137694, overlap = 337.5
PHY-3002 : Step(352): len = 114056, overlap = 360.75
PHY-3002 : Step(353): len = 99441.4, overlap = 372
PHY-3002 : Step(354): len = 90136.1, overlap = 382.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.27655e-06
PHY-3002 : Step(355): len = 88247.9, overlap = 382.75
PHY-3002 : Step(356): len = 89579.2, overlap = 381.5
PHY-3002 : Step(357): len = 109973, overlap = 349.5
PHY-3002 : Step(358): len = 105902, overlap = 348.25
PHY-3002 : Step(359): len = 102919, overlap = 348.25
PHY-3002 : Step(360): len = 104372, overlap = 344.25
PHY-3002 : Step(361): len = 103080, overlap = 343.25
PHY-3002 : Step(362): len = 106492, overlap = 336
PHY-3002 : Step(363): len = 104860, overlap = 332.25
PHY-3002 : Step(364): len = 105052, overlap = 328.75
PHY-3002 : Step(365): len = 105356, overlap = 321.25
PHY-3002 : Step(366): len = 106306, overlap = 315
PHY-3002 : Step(367): len = 106521, overlap = 312.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.55309e-06
PHY-3002 : Step(368): len = 106360, overlap = 312.75
PHY-3002 : Step(369): len = 108994, overlap = 310.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.94951e-06
PHY-3002 : Step(370): len = 111799, overlap = 299.5
PHY-3002 : Step(371): len = 132172, overlap = 256
PHY-3002 : Step(372): len = 128462, overlap = 247.25
PHY-3002 : Step(373): len = 127534, overlap = 244.5
PHY-3002 : Step(374): len = 128767, overlap = 241
PHY-3002 : Step(375): len = 131104, overlap = 236.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.89902e-06
PHY-3002 : Step(376): len = 135804, overlap = 220.75
PHY-3002 : Step(377): len = 145776, overlap = 204.75
PHY-3002 : Step(378): len = 142670, overlap = 201.5
PHY-3002 : Step(379): len = 143581, overlap = 190.5
PHY-3002 : Step(380): len = 145908, overlap = 185.5
PHY-3002 : Step(381): len = 150125, overlap = 181
PHY-3002 : Step(382): len = 150481, overlap = 179.5
PHY-3002 : Step(383): len = 150789, overlap = 177.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.9798e-05
PHY-3002 : Step(384): len = 156225, overlap = 171.25
PHY-3002 : Step(385): len = 161905, overlap = 173
PHY-3002 : Step(386): len = 160684, overlap = 180.25
PHY-3002 : Step(387): len = 161037, overlap = 182.25
PHY-3002 : Step(388): len = 161221, overlap = 182.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.95961e-05
PHY-3002 : Step(389): len = 167286, overlap = 174
PHY-3002 : Step(390): len = 173902, overlap = 156
PHY-3002 : Step(391): len = 172123, overlap = 148.75
PHY-3002 : Step(392): len = 171675, overlap = 149.25
PHY-3002 : Step(393): len = 171972, overlap = 153.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.74695e-05
PHY-3002 : Step(394): len = 177416, overlap = 149.25
PHY-3002 : Step(395): len = 181065, overlap = 142
PHY-3002 : Step(396): len = 181211, overlap = 138.75
PHY-3002 : Step(397): len = 181884, overlap = 142.5
PHY-3002 : Step(398): len = 182824, overlap = 142
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000154939
PHY-3002 : Step(399): len = 185625, overlap = 131.75
PHY-3002 : Step(400): len = 187407, overlap = 132
PHY-3002 : Step(401): len = 188275, overlap = 134.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002610s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.442857
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.246563s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (100.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.762482s wall, 0.748805s user + 0.015600s system = 0.764405s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50032e-05
PHY-3002 : Step(402): len = 187188, overlap = 138.5
PHY-3002 : Step(403): len = 184419, overlap = 142.75
PHY-3002 : Step(404): len = 181742, overlap = 138.25
PHY-3002 : Step(405): len = 178947, overlap = 144.25
PHY-3002 : Step(406): len = 175558, overlap = 148.75
PHY-3002 : Step(407): len = 172235, overlap = 158.75
PHY-3002 : Step(408): len = 168992, overlap = 163.5
PHY-3002 : Step(409): len = 167405, overlap = 165
PHY-3002 : Step(410): len = 166656, overlap = 164
PHY-3002 : Step(411): len = 166114, overlap = 164.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.00065e-05
PHY-3002 : Step(412): len = 172207, overlap = 154.5
PHY-3002 : Step(413): len = 178315, overlap = 143.5
PHY-3002 : Step(414): len = 178166, overlap = 143.75
PHY-3002 : Step(415): len = 178791, overlap = 143.5
PHY-3002 : Step(416): len = 179201, overlap = 141.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.76715e-05
PHY-3002 : Step(417): len = 186642, overlap = 129.5
PHY-3002 : Step(418): len = 190633, overlap = 125.5
PHY-3002 : Step(419): len = 190558, overlap = 125.5
PHY-3002 : Step(420): len = 191138, overlap = 126
PHY-3002 : Step(421): len = 192061, overlap = 125.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.442857
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.272467s wall, 1.279208s user + 0.000000s system = 1.279208s CPU (100.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.770731s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.30988e-05
PHY-3002 : Step(422): len = 201278, overlap = 222.75
PHY-3002 : Step(423): len = 203826, overlap = 199.25
PHY-3002 : Step(424): len = 202912, overlap = 192
PHY-3002 : Step(425): len = 197916, overlap = 187.25
PHY-3002 : Step(426): len = 190671, overlap = 202.25
PHY-3002 : Step(427): len = 184747, overlap = 209.25
PHY-3002 : Step(428): len = 180383, overlap = 216.5
PHY-3002 : Step(429): len = 176517, overlap = 221
PHY-3002 : Step(430): len = 172868, overlap = 230.25
PHY-3002 : Step(431): len = 170365, overlap = 233.5
PHY-3002 : Step(432): len = 168196, overlap = 236.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000106198
PHY-3002 : Step(433): len = 177697, overlap = 219.75
PHY-3002 : Step(434): len = 184297, overlap = 212.25
PHY-3002 : Step(435): len = 186209, overlap = 205.25
PHY-3002 : Step(436): len = 186939, overlap = 206.25
PHY-3002 : Step(437): len = 188581, overlap = 203.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000212028
PHY-3002 : Step(438): len = 195522, overlap = 191.25
PHY-3002 : Step(439): len = 200462, overlap = 180.75
PHY-3002 : Step(440): len = 205564, overlap = 175
PHY-3002 : Step(441): len = 207669, overlap = 169
PHY-3002 : Step(442): len = 208985, overlap = 168.75
PHY-3002 : Step(443): len = 210347, overlap = 168.25
PHY-3002 : Step(444): len = 211575, overlap = 164.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000420151
PHY-3002 : Step(445): len = 216977, overlap = 158.5
PHY-3002 : Step(446): len = 219126, overlap = 155.5
PHY-3002 : Step(447): len = 221299, overlap = 150
PHY-3002 : Step(448): len = 224671, overlap = 147.25
PHY-3002 : Step(449): len = 225608, overlap = 145.25
PHY-3002 : Step(450): len = 226624, overlap = 147.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000821378
PHY-3002 : Step(451): len = 230144, overlap = 145
PHY-3002 : Step(452): len = 231469, overlap = 146.25
PHY-3002 : Step(453): len = 232894, overlap = 139.5
PHY-3002 : Step(454): len = 234732, overlap = 139.5
PHY-3002 : Step(455): len = 235445, overlap = 138.25
PHY-3002 : Step(456): len = 236321, overlap = 139.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00153962
PHY-3002 : Step(457): len = 238000, overlap = 137
PHY-3002 : Step(458): len = 239377, overlap = 137.25
PHY-3002 : Step(459): len = 240997, overlap = 137.25
PHY-3002 : Step(460): len = 241427, overlap = 135.75
PHY-3002 : Step(461): len = 241546, overlap = 136
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00267506
PHY-3002 : Step(462): len = 242818, overlap = 135.5
PHY-3002 : Step(463): len = 243471, overlap = 135.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.336870s wall, 0.296402s user + 0.124801s system = 0.421203s CPU (125.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.442857
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.159391s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (100.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.774515s wall, 0.748805s user + 0.015600s system = 0.764405s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000316701
PHY-3002 : Step(464): len = 240101, overlap = 105.75
PHY-3002 : Step(465): len = 238231, overlap = 104
PHY-3002 : Step(466): len = 235446, overlap = 115
PHY-3002 : Step(467): len = 233182, overlap = 129.5
PHY-3002 : Step(468): len = 231988, overlap = 132.25
PHY-3002 : Step(469): len = 230981, overlap = 138
PHY-3002 : Step(470): len = 230170, overlap = 140.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00063033
PHY-3002 : Step(471): len = 234811, overlap = 135.75
PHY-3002 : Step(472): len = 235291, overlap = 133.25
PHY-3002 : Step(473): len = 236352, overlap = 133.75
PHY-3002 : Step(474): len = 237307, overlap = 131.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00118845
PHY-3002 : Step(475): len = 239699, overlap = 128
PHY-3002 : Step(476): len = 240807, overlap = 126.75
PHY-3002 : Step(477): len = 241981, overlap = 122
PHY-3002 : Step(478): len = 242474, overlap = 121
PHY-3002 : Step(479): len = 242864, overlap = 120.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00195569
PHY-3002 : Step(480): len = 244474, overlap = 119.5
PHY-3002 : Step(481): len = 245103, overlap = 119
PHY-3002 : Step(482): len = 245643, overlap = 120
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00264753
PHY-3002 : Step(483): len = 246522, overlap = 121.5
PHY-3002 : Step(484): len = 247150, overlap = 119.75
PHY-3002 : Step(485): len = 247534, overlap = 121.75
PHY-3002 : Step(486): len = 247938, overlap = 122.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0033806
PHY-3002 : Step(487): len = 248458, overlap = 121
PHY-3002 : Step(488): len = 248973, overlap = 120.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00377448
PHY-3002 : Step(489): len = 249265, overlap = 123.75
PHY-3002 : Step(490): len = 249741, overlap = 121.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00408861
PHY-3002 : Step(491): len = 249913, overlap = 120.75
PHY-3002 : Step(492): len = 250634, overlap = 122.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00413274
PHY-3002 : Step(493): len = 250682, overlap = 122.75
PHY-3002 : Step(494): len = 251028, overlap = 123.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00457979
PHY-3002 : Step(495): len = 251175, overlap = 122.25
PHY-3002 : Step(496): len = 251466, overlap = 123.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00493787
PHY-3002 : Step(497): len = 251603, overlap = 122.25
PHY-3002 : Step(498): len = 251876, overlap = 124
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00511046
PHY-3002 : Step(499): len = 251954, overlap = 123
PHY-3002 : Step(500): len = 252172, overlap = 123
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00538287
PHY-3002 : Step(501): len = 252276, overlap = 122.5
PHY-3002 : Step(502): len = 252498, overlap = 124.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00556296
PHY-3002 : Step(503): len = 252569, overlap = 124.25
PHY-3002 : Step(504): len = 252714, overlap = 124
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00586941
PHY-3002 : Step(505): len = 252840, overlap = 124.25
PHY-3002 : Step(506): len = 252973, overlap = 124.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00606171
PHY-3002 : Step(507): len = 253068, overlap = 124.75
PHY-3002 : Step(508): len = 253196, overlap = 124.5
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.0062048
PHY-3002 : Step(509): len = 253268, overlap = 126
PHY-3002 : Step(510): len = 253393, overlap = 126
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.00634421
PHY-3002 : Step(511): len = 253455, overlap = 126.5
PHY-3002 : Step(512): len = 253581, overlap = 126
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00643976
PHY-3002 : Step(513): len = 253625, overlap = 125.5
PHY-3002 : Step(514): len = 253731, overlap = 125.5
PHY-3001 : :::19::: Try harder cell spreading with beta_ = 0.00651922
PHY-3002 : Step(515): len = 253752, overlap = 125.25
PHY-3002 : Step(516): len = 253920, overlap = 125.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023723s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (131.5%)

PHY-3001 : Legalized: Len = 261269, Over = 0
PHY-3001 : Final: Len = 261269, Over = 0
RUN-1003 : finish command "place" in  26.662841s wall, 38.875449s user + 1.918812s system = 40.794261s CPU (153.0%)

RUN-1004 : used memory is 581 MB, reserved memory is 573 MB, peak memory is 815 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2990 to 2254
PHY-1001 : Pin misalignment score is improved from 2254 to 2215
PHY-1001 : Pin misalignment score is improved from 2215 to 2207
PHY-1001 : Pin misalignment score is improved from 2207 to 2207
PHY-1001 : Pin local connectivity score is improved from 206 to 0
PHY-1001 : Pin misalignment score is improved from 2316 to 2214
PHY-1001 : Pin misalignment score is improved from 2214 to 2211
PHY-1001 : Pin misalignment score is improved from 2211 to 2210
PHY-1001 : Pin misalignment score is improved from 2210 to 2210
PHY-1001 : Pin local connectivity score is improved from 78 to 0
PHY-1001 : End pin swap;  3.202744s wall, 3.213621s user + 0.000000s system = 3.213621s CPU (100.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2187 instances
RUN-1001 : 1040 mslices, 1040 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5856 nets
RUN-1001 : 2894 nets have 2 pins
RUN-1001 : 2331 nets have [3 - 5] pins
RUN-1001 : 414 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 145 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 337120, over cnt = 1812(22%), over = 3683, worst = 9
PHY-1002 : len = 346456, over cnt = 1564(19%), over = 2517, worst = 5
PHY-1002 : len = 355280, over cnt = 1468(18%), over = 2026, worst = 4
PHY-1002 : len = 381416, over cnt = 1130(14%), over = 1222, worst = 2
PHY-1002 : len = 399896, over cnt = 907(11%), over = 927, worst = 2
PHY-1002 : len = 419440, over cnt = 808(10%), over = 815, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 26199, tnet num: 5854, tinst num: 2185, tnode num: 31907, tedge num: 44185.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 119 out of 5856 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.525130s wall, 5.506835s user + 0.031200s system = 5.538036s CPU (100.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 34472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.131297s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (83.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 52864, over cnt = 20(0%), over = 21, worst = 2
PHY-1001 : End Routed; 0.610732s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (97.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52600, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.055874s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (139.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52600, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.013751s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (113.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52600, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 3; 0.015177s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (102.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 52600, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 4; 0.018034s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (173.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 52600, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.008585s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 52600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 6; 0.010117s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (308.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 723424, over cnt = 2650(1%), over = 2770, worst = 4
PHY-1001 : End Routed; 28.957887s wall, 34.289020s user + 0.218401s system = 34.507421s CPU (119.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 632832, over cnt = 1498(0%), over = 1506, worst = 2
PHY-1001 : End DR Iter 1; 30.682616s wall, 30.981799s user + 0.015600s system = 30.997399s CPU (101.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 615784, over cnt = 749(0%), over = 750, worst = 2
PHY-1001 : End DR Iter 2; 10.018519s wall, 9.796863s user + 0.000000s system = 9.796863s CPU (97.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 618632, over cnt = 279(0%), over = 279, worst = 1
PHY-1001 : End DR Iter 3; 4.623139s wall, 4.555229s user + 0.015600s system = 4.570829s CPU (98.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 623896, over cnt = 124(0%), over = 124, worst = 1
PHY-1001 : End DR Iter 4; 3.771460s wall, 3.666024s user + 0.000000s system = 3.666024s CPU (97.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 627960, over cnt = 44(0%), over = 44, worst = 1
PHY-1001 : End DR Iter 5; 1.714691s wall, 1.684811s user + 0.000000s system = 1.684811s CPU (98.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 630856, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 6; 2.218621s wall, 2.199614s user + 0.000000s system = 2.199614s CPU (99.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 632152, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 7; 1.570068s wall, 1.544410s user + 0.000000s system = 1.544410s CPU (98.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 632288, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 1.179915s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (99.2%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 632288, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.913451s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (97.3%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 632288, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 10; 0.923965s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (96.2%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 632288, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.921591s wall, 0.936006s user + 0.000000s system = 0.936006s CPU (101.6%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 632288, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.923493s wall, 0.889206s user + 0.031200s system = 0.920406s CPU (99.7%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 632288, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.924084s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (99.6%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 632288, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.924276s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (97.9%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 632288, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.923485s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (99.7%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 632304, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 2; 1.769829s wall, 1.731611s user + 0.015600s system = 1.747211s CPU (98.7%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 632320, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 3; 2.461382s wall, 2.433616s user + 0.000000s system = 2.433616s CPU (98.9%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 632368, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 1.246705s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (95.1%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 632400, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 1.431304s wall, 1.404009s user + 0.015600s system = 1.419609s CPU (99.2%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 632376, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 632376
PHY-1001 : End DC Iter 5; 0.540991s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (98.0%)

PHY-1001 : 7 feed throughs used by 6 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  106.984289s wall, 111.712316s user + 0.390002s system = 112.102319s CPU (104.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  115.834404s wall, 120.557573s user + 0.421203s system = 120.978775s CPU (104.4%)

RUN-1004 : used memory is 656 MB, reserved memory is 647 MB, peak memory is 815 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4144   out of   4480   92.50%
#reg                 2894   out of   4480   64.60%
#le                  4144
  #lut only          1250   out of   4144   30.16%
  #reg only             0   out of   4144    0.00%
  #lut&reg           2894   out of   4144   69.84%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.937806s wall, 2.870418s user + 0.062400s system = 2.932819s CPU (99.8%)

RUN-1004 : used memory is 656 MB, reserved memory is 647 MB, peak memory is 815 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 26199, tnet num: 5854, tinst num: 2191, tnode num: 31907, tedge num: 44185.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.990106s wall, 3.962425s user + 0.000000s system = 3.962425s CPU (99.3%)

RUN-1004 : used memory is 713 MB, reserved memory is 704 MB, peak memory is 815 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2193
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5856, pip num: 58501
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 936 valid insts, and 164214 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.887505s wall, 20.857334s user + 0.015600s system = 20.872934s CPU (191.7%)

RUN-1004 : used memory is 737 MB, reserved memory is 727 MB, peak memory is 815 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.328206s wall, 1.279208s user + 0.093601s system = 1.372809s CPU (103.4%)

RUN-1004 : used memory is 831 MB, reserved memory is 828 MB, peak memory is 836 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  7.624393s wall, 1.809612s user + 0.124801s system = 1.934412s CPU (25.4%)

RUN-1004 : used memory is 833 MB, reserved memory is 830 MB, peak memory is 836 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.170812s wall, 0.280802s user + 0.031200s system = 0.312002s CPU (14.4%)

RUN-1004 : used memory is 831 MB, reserved memory is 827 MB, peak memory is 844 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  11.822904s wall, 3.853225s user + 0.296402s system = 4.149627s CPU (35.1%)

RUN-1004 : used memory is 820 MB, reserved memory is 817 MB, peak memory is 844 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10353/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3351 better
SYN-1014 : Optimize round 2
SYN-1032 : 9008/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9008/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.907430s wall, 3.463222s user + 0.031200s system = 3.494422s CPU (89.4%)

RUN-1004 : used memory is 532 MB, reserved memory is 557 MB, peak memory is 844 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 16 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.791059s wall, 1.404009s user + 0.062400s system = 1.466409s CPU (81.9%)

RUN-1004 : used memory is 541 MB, reserved memory is 560 MB, peak memory is 844 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9142/1 useful/useless nets, 8279/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11614/0 useful/useless nets, 10751/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11612/0 useful/useless nets, 10749/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12460/0 useful/useless nets, 11597/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 45616, tnet num: 12451, tinst num: 11572, tnode num: 86119, tedge num: 87067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.639125s wall, 1.388409s user + 0.000000s system = 1.388409s CPU (84.7%)

RUN-1004 : used memory is 598 MB, reserved memory is 615 MB, peak memory is 844 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3125 (4.10), #lev = 7 (4.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-3001 : Logic optimization runtime opt =   0.52 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3124 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8781/0 useful/useless nets, 7918/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3124 LUT to BLE ...
SYN-4008 : Packed 3124 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 477 SEQ (74987 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1123360 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (126091 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 252 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3124/4496 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4023   out of   4480   89.80%
#reg                 2894   out of   4480   64.60%
#le                  4023
  #lut only          1129   out of   4023   28.06%
  #reg only             0   out of   4023    0.00%
  #lut&reg           2894   out of   4023   71.94%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4023  |4023  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  18.245384s wall, 15.896502s user + 0.171601s system = 16.068103s CPU (88.1%)

RUN-1004 : used memory is 681 MB, reserved memory is 691 MB, peak memory is 844 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 17 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.484405s wall, 2.886019s user + 0.078001s system = 2.964019s CPU (85.1%)

RUN-1004 : used memory is 681 MB, reserved memory is 691 MB, peak memory is 844 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2122 instances, 2017 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.446543s wall, 1.248008s user + 0.015600s system = 1.263608s CPU (87.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 931238
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.459732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(517): len = 527502, overlap = 193
PHY-3002 : Step(518): len = 357201, overlap = 252.25
PHY-3002 : Step(519): len = 273190, overlap = 280
PHY-3002 : Step(520): len = 220835, overlap = 297.5
PHY-3002 : Step(521): len = 181408, overlap = 311.75
PHY-3002 : Step(522): len = 148549, overlap = 328.75
PHY-3002 : Step(523): len = 123833, overlap = 346.25
PHY-3002 : Step(524): len = 97099.2, overlap = 365
PHY-3002 : Step(525): len = 85387.1, overlap = 373.5
PHY-3002 : Step(526): len = 76687.1, overlap = 382
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.3436e-07
PHY-3002 : Step(527): len = 75359.9, overlap = 380.75
PHY-3002 : Step(528): len = 76172.9, overlap = 377.75
PHY-3002 : Step(529): len = 81129.2, overlap = 358.5
PHY-3002 : Step(530): len = 85829.9, overlap = 347.5
PHY-3002 : Step(531): len = 91858.6, overlap = 344.5
PHY-3002 : Step(532): len = 94861.9, overlap = 339.75
PHY-3002 : Step(533): len = 96500.8, overlap = 334
PHY-3002 : Step(534): len = 98406.8, overlap = 321
PHY-3002 : Step(535): len = 98210.7, overlap = 318.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.86872e-06
PHY-3002 : Step(536): len = 98719.4, overlap = 317.75
PHY-3002 : Step(537): len = 99451.9, overlap = 317.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.24877e-06
PHY-3002 : Step(538): len = 101212, overlap = 317
PHY-3002 : Step(539): len = 110664, overlap = 297.25
PHY-3002 : Step(540): len = 115294, overlap = 266.25
PHY-3002 : Step(541): len = 115575, overlap = 259.25
PHY-3002 : Step(542): len = 118151, overlap = 255.25
PHY-3002 : Step(543): len = 121965, overlap = 249.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.49755e-06
PHY-3002 : Step(544): len = 123442, overlap = 249.5
PHY-3002 : Step(545): len = 130333, overlap = 246.5
PHY-3002 : Step(546): len = 130418, overlap = 238.75
PHY-3002 : Step(547): len = 132916, overlap = 230.25
PHY-3002 : Step(548): len = 133432, overlap = 226.5
PHY-3002 : Step(549): len = 135722, overlap = 226.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.29951e-05
PHY-3002 : Step(550): len = 137691, overlap = 220.5
PHY-3002 : Step(551): len = 148870, overlap = 196.25
PHY-3002 : Step(552): len = 149946, overlap = 183
PHY-3002 : Step(553): len = 148737, overlap = 178
PHY-3002 : Step(554): len = 149409, overlap = 177.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.59902e-05
PHY-3002 : Step(555): len = 156360, overlap = 170.5
PHY-3002 : Step(556): len = 167486, overlap = 154
PHY-3002 : Step(557): len = 163711, overlap = 156.25
PHY-3002 : Step(558): len = 162529, overlap = 154.5
PHY-3002 : Step(559): len = 162289, overlap = 157.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.19804e-05
PHY-3002 : Step(560): len = 168652, overlap = 154.25
PHY-3002 : Step(561): len = 174721, overlap = 147.25
PHY-3002 : Step(562): len = 172077, overlap = 146.25
PHY-3002 : Step(563): len = 171051, overlap = 145.25
PHY-3002 : Step(564): len = 171010, overlap = 143.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002719s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.252520s wall, 1.216808s user + 0.015600s system = 1.232408s CPU (98.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.969859s wall, 0.670804s user + 0.015600s system = 0.686404s CPU (70.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.75607e-06
PHY-3002 : Step(565): len = 173345, overlap = 148.75
PHY-3002 : Step(566): len = 172663, overlap = 153.75
PHY-3002 : Step(567): len = 171182, overlap = 161.25
PHY-3002 : Step(568): len = 167192, overlap = 168.75
PHY-3002 : Step(569): len = 161772, overlap = 174
PHY-3002 : Step(570): len = 157557, overlap = 178.25
PHY-3002 : Step(571): len = 153266, overlap = 180
PHY-3002 : Step(572): len = 150160, overlap = 184.5
PHY-3002 : Step(573): len = 147880, overlap = 184.5
PHY-3002 : Step(574): len = 146032, overlap = 184
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.74395e-05
PHY-3002 : Step(575): len = 153926, overlap = 173.5
PHY-3002 : Step(576): len = 163598, overlap = 157.5
PHY-3002 : Step(577): len = 162089, overlap = 156
PHY-3002 : Step(578): len = 162046, overlap = 155.5
PHY-3002 : Step(579): len = 162451, overlap = 153
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.30653e-05
PHY-3002 : Step(580): len = 172077, overlap = 138.75
PHY-3002 : Step(581): len = 179479, overlap = 126.5
PHY-3002 : Step(582): len = 178908, overlap = 122.75
PHY-3002 : Step(583): len = 178963, overlap = 124.5
PHY-3002 : Step(584): len = 179826, overlap = 125.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.61306e-05
PHY-3002 : Step(585): len = 187017, overlap = 121.5
PHY-3002 : Step(586): len = 191715, overlap = 117.5
PHY-3002 : Step(587): len = 192547, overlap = 116.5
PHY-3002 : Step(588): len = 193295, overlap = 111.25
PHY-3002 : Step(589): len = 194777, overlap = 108.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000132261
PHY-3002 : Step(590): len = 199416, overlap = 107.25
PHY-3002 : Step(591): len = 202815, overlap = 105.5
PHY-3002 : Step(592): len = 205600, overlap = 102.25
PHY-3002 : Step(593): len = 205551, overlap = 98.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.505010s wall, 1.263608s user + 0.031200s system = 1.294808s CPU (86.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.024052s wall, 0.858005s user + 0.015600s system = 0.873606s CPU (85.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.25858e-05
PHY-3002 : Step(594): len = 210830, overlap = 181
PHY-3002 : Step(595): len = 208486, overlap = 171.75
PHY-3002 : Step(596): len = 202887, overlap = 172.75
PHY-3002 : Step(597): len = 195844, overlap = 179.25
PHY-3002 : Step(598): len = 188768, overlap = 189.5
PHY-3002 : Step(599): len = 184137, overlap = 193.25
PHY-3002 : Step(600): len = 179595, overlap = 199.5
PHY-3002 : Step(601): len = 175737, overlap = 205.25
PHY-3002 : Step(602): len = 173633, overlap = 210
PHY-3002 : Step(603): len = 171468, overlap = 216
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000145172
PHY-3002 : Step(604): len = 178956, overlap = 203.25
PHY-3002 : Step(605): len = 183872, overlap = 192.75
PHY-3002 : Step(606): len = 187002, overlap = 185.75
PHY-3002 : Step(607): len = 187765, overlap = 177.5
PHY-3002 : Step(608): len = 188434, overlap = 177.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000290343
PHY-3002 : Step(609): len = 196798, overlap = 169.75
PHY-3002 : Step(610): len = 199633, overlap = 167.75
PHY-3002 : Step(611): len = 203064, overlap = 159
PHY-3002 : Step(612): len = 204775, overlap = 158
PHY-3002 : Step(613): len = 205097, overlap = 161.25
PHY-3002 : Step(614): len = 205379, overlap = 158.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00052652
PHY-3002 : Step(615): len = 210377, overlap = 156.75
PHY-3002 : Step(616): len = 212422, overlap = 152.25
PHY-3002 : Step(617): len = 215338, overlap = 146.25
PHY-3002 : Step(618): len = 216765, overlap = 143.75
PHY-3002 : Step(619): len = 217658, overlap = 140.5
PHY-3002 : Step(620): len = 218152, overlap = 141.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000955899
PHY-3002 : Step(621): len = 221093, overlap = 139.25
PHY-3002 : Step(622): len = 222396, overlap = 137.5
PHY-3002 : Step(623): len = 224236, overlap = 137.5
PHY-3002 : Step(624): len = 225282, overlap = 137.5
PHY-3002 : Step(625): len = 225578, overlap = 139
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00168953
PHY-3002 : Step(626): len = 227277, overlap = 137.25
PHY-3002 : Step(627): len = 227999, overlap = 137.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00229875
PHY-3002 : Step(628): len = 229033, overlap = 136
PHY-3002 : Step(629): len = 229641, overlap = 136
PHY-3002 : Step(630): len = 230372, overlap = 135
PHY-3002 : Step(631): len = 230777, overlap = 134.75
PHY-3002 : Step(632): len = 231426, overlap = 133.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.500892s wall, 0.312002s user + 0.218401s system = 0.530403s CPU (105.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.477635s wall, 1.294808s user + 0.000000s system = 1.294808s CPU (87.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.085224s wall, 0.826805s user + 0.015600s system = 0.842405s CPU (77.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000305634
PHY-3002 : Step(633): len = 229101, overlap = 111.25
PHY-3002 : Step(634): len = 228299, overlap = 109.75
PHY-3002 : Step(635): len = 224406, overlap = 122
PHY-3002 : Step(636): len = 222414, overlap = 130.75
PHY-3002 : Step(637): len = 221226, overlap = 134.25
PHY-3002 : Step(638): len = 219615, overlap = 134
PHY-3002 : Step(639): len = 218966, overlap = 136.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000611267
PHY-3002 : Step(640): len = 223823, overlap = 132
PHY-3002 : Step(641): len = 224155, overlap = 128.5
PHY-3002 : Step(642): len = 225658, overlap = 123.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00107451
PHY-3002 : Step(643): len = 228393, overlap = 126.75
PHY-3002 : Step(644): len = 229762, overlap = 124.25
PHY-3002 : Step(645): len = 230982, overlap = 124.25
PHY-3002 : Step(646): len = 231917, overlap = 122
PHY-3002 : Step(647): len = 232733, overlap = 123
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00176602
PHY-3002 : Step(648): len = 234035, overlap = 122.25
PHY-3002 : Step(649): len = 235689, overlap = 119.75
PHY-3002 : Step(650): len = 236474, overlap = 120
PHY-3002 : Step(651): len = 236767, overlap = 117.25
PHY-3002 : Step(652): len = 237203, overlap = 116
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026231s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (118.9%)

PHY-3001 : Legalized: Len = 245253, Over = 0
PHY-3001 : Final: Len = 245253, Over = 0
RUN-1003 : finish command "place" in  28.890892s wall, 34.117419s user + 1.872012s system = 35.989431s CPU (124.6%)

RUN-1004 : used memory is 683 MB, reserved memory is 693 MB, peak memory is 844 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2973 to 2272
PHY-1001 : Pin misalignment score is improved from 2272 to 2233
PHY-1001 : Pin misalignment score is improved from 2233 to 2228
PHY-1001 : Pin misalignment score is improved from 2228 to 2227
PHY-1001 : Pin misalignment score is improved from 2227 to 2227
PHY-1001 : Pin local connectivity score is improved from 199 to 0
PHY-1001 : Pin misalignment score is improved from 2304 to 2241
PHY-1001 : Pin misalignment score is improved from 2241 to 2232
PHY-1001 : Pin misalignment score is improved from 2232 to 2232
PHY-1001 : Pin local connectivity score is improved from 55 to 0
PHY-1001 : End pin swap;  4.008476s wall, 3.541223s user + 0.078001s system = 3.619223s CPU (90.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2124 instances
RUN-1001 : 1008 mslices, 1009 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5852 nets
RUN-1001 : 3047 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 318072, over cnt = 1748(21%), over = 3324, worst = 9
PHY-1002 : len = 327688, over cnt = 1455(18%), over = 2262, worst = 5
PHY-1002 : len = 334760, over cnt = 1360(16%), over = 1822, worst = 4
PHY-1002 : len = 357864, over cnt = 942(11%), over = 1014, worst = 3
PHY-1002 : len = 373824, over cnt = 707(8%), over = 724, worst = 2
PHY-1002 : len = 388048, over cnt = 604(7%), over = 608, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2122, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 23 out of 5852 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.729451s wall, 5.850038s user + 0.062400s system = 5.912438s CPU (87.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.277138s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (33.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 41592, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.254664s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (98.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 41440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.012395s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (125.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 75% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 690224, over cnt = 2189(1%), over = 2274, worst = 3
PHY-1001 : End Routed; 31.806119s wall, 35.193826s user + 0.561604s system = 35.755429s CPU (112.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 624168, over cnt = 1340(0%), over = 1352, worst = 2
PHY-1001 : End DR Iter 1; 24.082372s wall, 21.855740s user + 0.140401s system = 21.996141s CPU (91.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 603800, over cnt = 575(0%), over = 578, worst = 2
PHY-1001 : End DR Iter 2; 12.652454s wall, 11.544074s user + 0.124801s system = 11.668875s CPU (92.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 605336, over cnt = 235(0%), over = 235, worst = 1
PHY-1001 : End DR Iter 3; 2.494810s wall, 2.262014s user + 0.046800s system = 2.308815s CPU (92.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 609048, over cnt = 118(0%), over = 118, worst = 1
PHY-1001 : End DR Iter 4; 2.068854s wall, 1.716011s user + 0.015600s system = 1.731611s CPU (83.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 612920, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End DR Iter 5; 1.613634s wall, 1.528810s user + 0.015600s system = 1.544410s CPU (95.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 616504, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 6; 3.054141s wall, 2.823618s user + 0.031200s system = 2.854818s CPU (93.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 617992, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 7; 4.256044s wall, 3.978026s user + 0.031200s system = 4.009226s CPU (94.2%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 8; 4.312110s wall, 4.040426s user + 0.046800s system = 4.087226s CPU (94.8%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 9; 4.359266s wall, 3.822024s user + 0.000000s system = 3.822024s CPU (87.7%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 10; 4.228577s wall, 4.024826s user + 0.046800s system = 4.071626s CPU (96.3%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 9; 4.377387s wall, 4.071626s user + 0.109201s system = 4.180827s CPU (95.5%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 10; 4.280279s wall, 3.946825s user + 0.000000s system = 3.946825s CPU (92.2%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 11; 4.343402s wall, 3.915625s user + 0.031200s system = 3.946825s CPU (90.9%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 12; 4.204647s wall, 3.993626s user + 0.031200s system = 4.024826s CPU (95.7%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 618136, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 13; 4.339327s wall, 3.868825s user + 0.015600s system = 3.884425s CPU (89.5%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 618680, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 2; 2.595292s wall, 2.480416s user + 0.046800s system = 2.527216s CPU (97.4%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 618712, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 3; 4.036317s wall, 3.775224s user + 0.000000s system = 3.775224s CPU (93.5%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 618680, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 4; 2.281267s wall, 2.184014s user + 0.000000s system = 2.184014s CPU (95.7%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 618736, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 5; 3.348542s wall, 3.213621s user + 0.015600s system = 3.229221s CPU (96.4%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 619032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 619032
PHY-1001 : End DC Iter 5; 0.874201s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (87.4%)

PHY-1001 : 10 feed throughs used by 8 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  138.510515s wall, 133.131253s user + 1.513210s system = 134.644463s CPU (97.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  149.420019s wall, 142.694115s user + 1.653611s system = 144.347725s CPU (96.6%)

RUN-1004 : used memory is 681 MB, reserved memory is 694 MB, peak memory is 844 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4030   out of   4480   89.96%
#reg                 2894   out of   4480   64.60%
#le                  4030
  #lut only          1136   out of   4030   28.19%
  #reg only             0   out of   4030    0.00%
  #lut&reg           2894   out of   4030   71.81%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.108436s wall, 3.135620s user + 0.280802s system = 3.416422s CPU (109.9%)

RUN-1004 : used memory is 681 MB, reserved memory is 694 MB, peak memory is 844 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25185, tnet num: 5850, tinst num: 2132, tnode num: 30830, tedge num: 42230.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.179268s wall, 3.900025s user + 0.109201s system = 4.009226s CPU (95.9%)

RUN-1004 : used memory is 727 MB, reserved memory is 736 MB, peak memory is 844 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2134
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5852, pip num: 55931
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 935 valid insts, and 157648 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  12.762178s wall, 22.105342s user + 0.202801s system = 22.308143s CPU (174.8%)

RUN-1004 : used memory is 745 MB, reserved memory is 755 MB, peak memory is 844 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.522787s wall, 1.310408s user + 0.062400s system = 1.372809s CPU (90.2%)

RUN-1004 : used memory is 811 MB, reserved memory is 842 MB, peak memory is 844 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  7.529908s wall, 1.575610s user + 0.078001s system = 1.653611s CPU (22.0%)

RUN-1004 : used memory is 813 MB, reserved memory is 844 MB, peak memory is 844 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.170375s wall, 0.296402s user + 0.078001s system = 0.374402s CPU (17.3%)

RUN-1004 : used memory is 817 MB, reserved memory is 847 MB, peak memory is 844 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  11.930866s wall, 3.712824s user + 0.234002s system = 3.946825s CPU (33.1%)

RUN-1004 : used memory is 806 MB, reserved memory is 837 MB, peak memory is 844 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 11505/647 useful/useless nets, 10272/416 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3911 better
SYN-1014 : Optimize round 2
SYN-1032 : 10160/2969 useful/useless nets, 8927/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 10160/0 useful/useless nets, 8927/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.627591s wall, 3.634823s user + 0.062400s system = 3.697224s CPU (101.9%)

RUN-1004 : used memory is 594 MB, reserved memory is 640 MB, peak memory is 844 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4727
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                524
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ              84
#MACRO_MUX           3120

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1833   |2894   |132    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 18 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.701884s wall, 1.622410s user + 0.062400s system = 1.684811s CPU (99.0%)

RUN-1004 : used memory is 597 MB, reserved memory is 643 MB, peak memory is 844 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 10294/1 useful/useless nets, 9063/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 12766/0 useful/useless nets, 11535/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 12764/0 useful/useless nets, 11533/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-1032 : 14012/0 useful/useless nets, 12781/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 49456, tnet num: 13987, tinst num: 12740, tnode num: 89959, tedge num: 92411.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.548499s wall, 1.497610s user + 0.062400s system = 1.560010s CPU (100.7%)

RUN-1004 : used memory is 608 MB, reserved memory is 653 MB, peak memory is 844 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13987 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3144 (3.96), #lev = 7 (3.22)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3143 (3.96), #lev = 7 (3.22)
SYN-2581 : Mapping with K=5, #lut = 3143 (3.96), #lev = 7 (3.22)
SYN-3001 : Logic optimization runtime opt =   0.55 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7539 instances into 3527 LUTs, name keeping = 67%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 9952/0 useful/useless nets, 8721/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 24 carry chain into lslice
SYN-4007 : Packing 600 adder to BLE ...
SYN-4008 : Packed 600 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3527 LUT to BLE ...
SYN-4008 : Packed 3527 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 474 SEQ (74994 nodes)...
SYN-4004 : #2: Packed 1247 SEQ (1094731 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (50939 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 654 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3527/5059 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4772   out of   4480  106.52%
#reg                 2894   out of   4480   64.60%
#le                  4772
  #lut only          1878   out of   4772   39.35%
  #reg only             0   out of   4772    0.00%
  #lut&reg           2894   out of   4772   60.65%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4772  |4772  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  18.558987s wall, 18.127316s user + 0.327602s system = 18.454918s CPU (99.4%)

RUN-1004 : used memory is 685 MB, reserved memory is 728 MB, peak memory is 844 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 19 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.163495s wall, 3.088820s user + 0.078001s system = 3.166820s CPU (100.1%)

RUN-1004 : used memory is 686 MB, reserved memory is 728 MB, peak memory is 844 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2499 instances
RUN-1001 : 1196 mslices, 1196 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 6783 nets
RUN-1001 : 3745 nets have 2 pins
RUN-1001 : 2483 nets have [3 - 5] pins
RUN-1001 : 337 nets have [6 - 10] pins
RUN-1001 : 52 nets have [11 - 20] pins
RUN-1001 : 163 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-9009 ERROR: Design's mslice number = 1196, exceeds the limit 1120.
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 11121/519 useful/useless nets, 10256/416 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3751 better
SYN-1014 : Optimize round 2
SYN-1032 : 9776/2969 useful/useless nets, 8911/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9776/0 useful/useless nets, 8911/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.407684s wall, 3.447622s user + 0.015600s system = 3.463222s CPU (101.6%)

RUN-1004 : used memory is 525 MB, reserved memory is 563 MB, peak memory is 844 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4727
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                524
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           3120

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1833   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 20 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.592214s wall, 1.544410s user + 0.062400s system = 1.606810s CPU (100.9%)

RUN-1004 : used memory is 529 MB, reserved memory is 566 MB, peak memory is 844 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9910/1 useful/useless nets, 9047/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 12382/0 useful/useless nets, 11519/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 12380/0 useful/useless nets, 11517/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 13228/0 useful/useless nets, 12365/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 47920, tnet num: 13219, tinst num: 12340, tnode num: 88423, tedge num: 90139.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.370995s wall, 1.357209s user + 0.046800s system = 1.404009s CPU (102.4%)

RUN-1004 : used memory is 639 MB, reserved memory is 674 MB, peak memory is 844 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3139 (3.84), #lev = 7 (4.03)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3138 (3.84), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 3138 (3.84), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.52 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7539 instances into 3138 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8795/0 useful/useless nets, 7932/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3138 LUT to BLE ...
SYN-4008 : Packed 3138 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 474 SEQ (74986 nodes)...
SYN-4004 : #2: Packed 837 SEQ (1096166 nodes)...
SYN-4004 : #3: Packed 1430 SEQ (744737 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (403 nodes)...
SYN-4004 : #5: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 272 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3138/4510 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 3843   out of   4480   85.78%
#reg                 2894   out of   4480   64.60%
#le                  3843
  #lut only           949   out of   3843   24.69%
  #reg only             0   out of   3843    0.00%
  #lut&reg           2894   out of   3843   75.31%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3843  |3843  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  23.031298s wall, 22.822946s user + 0.202801s system = 23.025748s CPU (100.0%)

RUN-1004 : used memory is 683 MB, reserved memory is 714 MB, peak memory is 844 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 21 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.729636s wall, 2.574016s user + 0.140401s system = 2.714417s CPU (99.4%)

RUN-1004 : used memory is 688 MB, reserved memory is 719 MB, peak memory is 844 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2044 instances
RUN-1001 : 968 mslices, 969 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5866 nets
RUN-1001 : 3261 nets have 2 pins
RUN-1001 : 2085 nets have [3 - 5] pins
RUN-1001 : 302 nets have [6 - 10] pins
RUN-1001 : 61 nets have [11 - 20] pins
RUN-1001 : 154 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2042 instances, 1937 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 23633, tnet num: 5864, tinst num: 2042, tnode num: 29240, tedge num: 39170.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.055190s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (100.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 899984
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 86%, beta_incr = 0.481161
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(653): len = 532071, overlap = 168
PHY-3002 : Step(654): len = 374876, overlap = 231.75
PHY-3002 : Step(655): len = 288366, overlap = 265.5
PHY-3002 : Step(656): len = 234485, overlap = 289.75
PHY-3002 : Step(657): len = 196151, overlap = 308.75
PHY-3002 : Step(658): len = 161479, overlap = 321.5
PHY-3002 : Step(659): len = 133358, overlap = 336.5
PHY-3002 : Step(660): len = 114565, overlap = 352.25
PHY-3002 : Step(661): len = 96885.2, overlap = 358.25
PHY-3002 : Step(662): len = 85386.9, overlap = 366.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.42185e-06
PHY-3002 : Step(663): len = 83994.7, overlap = 366.25
PHY-3002 : Step(664): len = 90964.3, overlap = 359.25
PHY-3002 : Step(665): len = 101830, overlap = 337.25
PHY-3002 : Step(666): len = 98817.8, overlap = 336.75
PHY-3002 : Step(667): len = 97864.9, overlap = 338
PHY-3002 : Step(668): len = 99527.8, overlap = 335
PHY-3002 : Step(669): len = 99220.7, overlap = 329.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.65866e-06
PHY-3002 : Step(670): len = 105267, overlap = 322
PHY-3002 : Step(671): len = 124973, overlap = 311.5
PHY-3002 : Step(672): len = 124883, overlap = 306
PHY-3002 : Step(673): len = 125331, overlap = 302
PHY-3002 : Step(674): len = 128849, overlap = 296.5
PHY-3002 : Step(675): len = 129636, overlap = 296.25
PHY-3002 : Step(676): len = 131358, overlap = 291.5
PHY-3002 : Step(677): len = 134206, overlap = 280.75
PHY-3002 : Step(678): len = 134353, overlap = 280.25
PHY-3002 : Step(679): len = 134763, overlap = 277.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.31733e-06
PHY-3002 : Step(680): len = 140055, overlap = 266.5
PHY-3002 : Step(681): len = 151374, overlap = 241.5
PHY-3002 : Step(682): len = 151800, overlap = 239.75
PHY-3002 : Step(683): len = 152448, overlap = 236.75
PHY-3002 : Step(684): len = 153616, overlap = 232.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.041e-05
PHY-3002 : Step(685): len = 164966, overlap = 221.75
PHY-3002 : Step(686): len = 183564, overlap = 204.75
PHY-3002 : Step(687): len = 182003, overlap = 206.25
PHY-3002 : Step(688): len = 182014, overlap = 205.5
PHY-3002 : Step(689): len = 181838, overlap = 204
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.08201e-05
PHY-3002 : Step(690): len = 195234, overlap = 176.25
PHY-3002 : Step(691): len = 207586, overlap = 147.5
PHY-3002 : Step(692): len = 207015, overlap = 148.25
PHY-3002 : Step(693): len = 207709, overlap = 151.25
PHY-3002 : Step(694): len = 207916, overlap = 149.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.14403e-05
PHY-3002 : Step(695): len = 220383, overlap = 135.5
PHY-3002 : Step(696): len = 225475, overlap = 121.25
PHY-3002 : Step(697): len = 227764, overlap = 118
PHY-3002 : Step(698): len = 229866, overlap = 117
PHY-3002 : Step(699): len = 231189, overlap = 122.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.28806e-05
PHY-3002 : Step(700): len = 238637, overlap = 112.75
PHY-3002 : Step(701): len = 242108, overlap = 107.5
PHY-3002 : Step(702): len = 244547, overlap = 106
PHY-3002 : Step(703): len = 245646, overlap = 105.5
PHY-3002 : Step(704): len = 246238, overlap = 101.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000165761
PHY-3002 : Step(705): len = 252632, overlap = 88.5
PHY-3002 : Step(706): len = 255299, overlap = 85.25
PHY-3002 : Step(707): len = 257330, overlap = 86.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002558s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.481161
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.417713s wall, 1.419609s user + 0.000000s system = 1.419609s CPU (100.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.701842s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.5915e-05
PHY-3002 : Step(708): len = 244366, overlap = 102.5
PHY-3002 : Step(709): len = 233993, overlap = 108.25
PHY-3002 : Step(710): len = 223971, overlap = 122.25
PHY-3002 : Step(711): len = 216139, overlap = 133.25
PHY-3002 : Step(712): len = 209595, overlap = 144.25
PHY-3002 : Step(713): len = 203591, overlap = 150.5
PHY-3002 : Step(714): len = 199639, overlap = 161
PHY-3002 : Step(715): len = 196294, overlap = 165.25
PHY-3002 : Step(716): len = 194315, overlap = 167.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.10706e-05
PHY-3002 : Step(717): len = 208492, overlap = 145.75
PHY-3002 : Step(718): len = 216396, overlap = 127.75
PHY-3002 : Step(719): len = 217539, overlap = 127
PHY-3002 : Step(720): len = 219468, overlap = 122.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.21412e-05
PHY-3002 : Step(721): len = 229539, overlap = 112.5
PHY-3002 : Step(722): len = 238573, overlap = 97.25
PHY-3002 : Step(723): len = 240508, overlap = 96.75
PHY-3002 : Step(724): len = 243012, overlap = 97
PHY-3002 : Step(725): len = 244361, overlap = 94.5
PHY-3002 : Step(726): len = 245813, overlap = 92.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000124282
PHY-3002 : Step(727): len = 255025, overlap = 91.75
PHY-3002 : Step(728): len = 258339, overlap = 96
PHY-3002 : Step(729): len = 261113, overlap = 97.75
PHY-3002 : Step(730): len = 262924, overlap = 99
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000248565
PHY-3002 : Step(731): len = 268681, overlap = 98
PHY-3002 : Step(732): len = 271607, overlap = 99.25
PHY-3002 : Step(733): len = 273301, overlap = 96.5
PHY-3002 : Step(734): len = 274495, overlap = 91.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.481161
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.430307s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (100.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.709022s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000104682
PHY-3002 : Step(735): len = 275614, overlap = 149.75
PHY-3002 : Step(736): len = 265281, overlap = 150.25
PHY-3002 : Step(737): len = 254310, overlap = 154.5
PHY-3002 : Step(738): len = 242644, overlap = 163.75
PHY-3002 : Step(739): len = 235600, overlap = 168.25
PHY-3002 : Step(740): len = 228966, overlap = 165.5
PHY-3002 : Step(741): len = 220774, overlap = 177.25
PHY-3002 : Step(742): len = 214684, overlap = 187.25
PHY-3002 : Step(743): len = 210744, overlap = 193.5
PHY-3002 : Step(744): len = 208040, overlap = 200.25
PHY-3002 : Step(745): len = 206502, overlap = 199.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000206461
PHY-3002 : Step(746): len = 217582, overlap = 181.75
PHY-3002 : Step(747): len = 224110, overlap = 169.25
PHY-3002 : Step(748): len = 227229, overlap = 166.25
PHY-3002 : Step(749): len = 228731, overlap = 163.5
PHY-3002 : Step(750): len = 230942, overlap = 162.25
PHY-3002 : Step(751): len = 233118, overlap = 157.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000400456
PHY-3002 : Step(752): len = 241141, overlap = 150.75
PHY-3002 : Step(753): len = 244370, overlap = 147
PHY-3002 : Step(754): len = 248394, overlap = 142
PHY-3002 : Step(755): len = 251541, overlap = 141.5
PHY-3002 : Step(756): len = 254102, overlap = 137
PHY-3002 : Step(757): len = 256096, overlap = 136
PHY-3002 : Step(758): len = 257703, overlap = 135.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000788007
PHY-3002 : Step(759): len = 262525, overlap = 128.25
PHY-3002 : Step(760): len = 264491, overlap = 129.25
PHY-3002 : Step(761): len = 268143, overlap = 125.5
PHY-3002 : Step(762): len = 269841, overlap = 125.5
PHY-3002 : Step(763): len = 271125, overlap = 128.5
PHY-3002 : Step(764): len = 273453, overlap = 126.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00146579
PHY-3002 : Step(765): len = 276372, overlap = 124.5
PHY-3002 : Step(766): len = 277709, overlap = 122.5
PHY-3002 : Step(767): len = 278694, overlap = 124.75
PHY-3002 : Step(768): len = 279961, overlap = 122.75
PHY-3002 : Step(769): len = 281655, overlap = 122.5
PHY-3002 : Step(770): len = 282470, overlap = 123.75
PHY-3002 : Step(771): len = 283211, overlap = 123
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00255421
PHY-3002 : Step(772): len = 284293, overlap = 122.75
PHY-3002 : Step(773): len = 285476, overlap = 121.75
PHY-3002 : Step(774): len = 286216, overlap = 121.25
PHY-3002 : Step(775): len = 286828, overlap = 118.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.405413s wall, 0.249602s user + 0.249602s system = 0.499203s CPU (123.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.481161
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.380418s wall, 1.388409s user + 0.000000s system = 1.388409s CPU (100.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.721315s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00028344
PHY-3002 : Step(776): len = 282037, overlap = 102.5
PHY-3002 : Step(777): len = 279382, overlap = 103.25
PHY-3002 : Step(778): len = 272995, overlap = 120.5
PHY-3002 : Step(779): len = 269774, overlap = 125.25
PHY-3002 : Step(780): len = 267185, overlap = 123.25
PHY-3002 : Step(781): len = 264956, overlap = 125.75
PHY-3002 : Step(782): len = 263840, overlap = 126.5
PHY-3002 : Step(783): len = 262414, overlap = 128.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000566881
PHY-3002 : Step(784): len = 267254, overlap = 124.25
PHY-3002 : Step(785): len = 267861, overlap = 127.5
PHY-3002 : Step(786): len = 270661, overlap = 121
PHY-3002 : Step(787): len = 272387, overlap = 115
PHY-3002 : Step(788): len = 273286, overlap = 113.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0010537
PHY-3002 : Step(789): len = 277091, overlap = 108
PHY-3002 : Step(790): len = 277868, overlap = 112.25
PHY-3002 : Step(791): len = 279930, overlap = 109.75
PHY-3002 : Step(792): len = 281138, overlap = 105.75
PHY-3002 : Step(793): len = 282145, overlap = 105
PHY-3002 : Step(794): len = 283333, overlap = 102.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028871s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (162.1%)

PHY-3001 : Legalized: Len = 293539, Over = 0
PHY-3001 : Final: Len = 293539, Over = 0
RUN-1003 : finish command "place" in  21.084535s wall, 29.952192s user + 1.466409s system = 31.418601s CPU (149.0%)

RUN-1004 : used memory is 691 MB, reserved memory is 722 MB, peak memory is 844 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2957 to 2164
PHY-1001 : Pin misalignment score is improved from 2164 to 2119
PHY-1001 : Pin misalignment score is improved from 2119 to 2111
PHY-1001 : Pin misalignment score is improved from 2111 to 2111
PHY-1001 : Pin local connectivity score is improved from 477 to 0
PHY-1001 : Pin misalignment score is improved from 2396 to 2118
PHY-1001 : Pin misalignment score is improved from 2118 to 2107
PHY-1001 : Pin misalignment score is improved from 2107 to 2106
PHY-1001 : Pin misalignment score is improved from 2106 to 2106
PHY-1001 : Pin local connectivity score is improved from 235 to 0
PHY-1001 : End pin swap;  2.990571s wall, 2.995219s user + 0.015600s system = 3.010819s CPU (100.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2044 instances
RUN-1001 : 968 mslices, 969 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5866 nets
RUN-1001 : 3261 nets have 2 pins
RUN-1001 : 2085 nets have [3 - 5] pins
RUN-1001 : 302 nets have [6 - 10] pins
RUN-1001 : 61 nets have [11 - 20] pins
RUN-1001 : 154 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 373384, over cnt = 1776(22%), over = 3661, worst = 10
PHY-1002 : len = 384376, over cnt = 1502(18%), over = 2436, worst = 5
PHY-1002 : len = 394144, over cnt = 1423(17%), over = 1959, worst = 3
PHY-1002 : len = 419072, over cnt = 1130(14%), over = 1229, worst = 3
PHY-1002 : len = 439880, over cnt = 926(11%), over = 956, worst = 2
PHY-1002 : len = 456896, over cnt = 864(10%), over = 877, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 23633, tnet num: 5864, tinst num: 2042, tnode num: 29240, tedge num: 39170.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 128 out of 5866 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.869057s wall, 5.850038s user + 0.000000s system = 5.850038s CPU (99.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.110041s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (99.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 84040, over cnt = 36(0%), over = 37, worst = 2
PHY-1001 : End Routed; 2.191793s wall, 2.199614s user + 0.000000s system = 2.199614s CPU (100.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 82872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.066631s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (93.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 82872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.012508s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (124.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 82872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.012866s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (242.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 82872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.012910s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (241.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 82872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.013287s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (234.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 726960, over cnt = 2358(1%), over = 2475, worst = 4
PHY-1001 : End Routed; 30.950929s wall, 35.708629s user + 0.124801s system = 35.833430s CPU (115.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 637952, over cnt = 1286(0%), over = 1290, worst = 2
PHY-1001 : End DR Iter 1; 35.609492s wall, 35.537028s user + 0.000000s system = 35.537028s CPU (99.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 625696, over cnt = 603(0%), over = 603, worst = 1
PHY-1001 : End DR Iter 2; 9.368551s wall, 9.297660s user + 0.015600s system = 9.313260s CPU (99.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 627232, over cnt = 315(0%), over = 315, worst = 1
PHY-1001 : End DR Iter 3; 3.099153s wall, 3.088820s user + 0.000000s system = 3.088820s CPU (99.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 632368, over cnt = 154(0%), over = 154, worst = 1
PHY-1001 : End DR Iter 4; 2.766988s wall, 2.776818s user + 0.000000s system = 2.776818s CPU (100.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 637840, over cnt = 61(0%), over = 61, worst = 1
PHY-1001 : End DR Iter 5; 2.029240s wall, 2.028013s user + 0.000000s system = 2.028013s CPU (99.9%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 641584, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 6; 3.565975s wall, 3.556823s user + 0.000000s system = 3.556823s CPU (99.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 643768, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 7; 3.402699s wall, 3.400822s user + 0.000000s system = 3.400822s CPU (99.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 644288, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 8; 2.213590s wall, 2.215214s user + 0.000000s system = 2.215214s CPU (100.1%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 644288, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 9; 1.952421s wall, 1.950012s user + 0.015600s system = 1.965613s CPU (100.7%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 644288, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 10; 1.957188s wall, 1.981213s user + 0.000000s system = 1.981213s CPU (101.2%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 644256, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 9; 2.015364s wall, 2.012413s user + 0.000000s system = 2.012413s CPU (99.9%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 644256, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 10; 1.881528s wall, 1.872012s user + 0.031200s system = 1.903212s CPU (101.2%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 644256, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 11; 1.742781s wall, 1.747211s user + 0.000000s system = 1.747211s CPU (100.3%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 644256, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 12; 1.739096s wall, 1.731611s user + 0.000000s system = 1.731611s CPU (99.6%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 644256, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 13; 1.733781s wall, 1.762811s user + 0.000000s system = 1.762811s CPU (101.7%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 644392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 644392
PHY-1001 : End DC Iter 1; 0.296363s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (100.0%)

PHY-1001 : 5 feed throughs used by 4 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  115.648292s wall, 120.307971s user + 0.234002s system = 120.541973s CPU (104.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  124.627940s wall, 129.278029s user + 0.249602s system = 129.527630s CPU (103.9%)

RUN-1004 : used memory is 715 MB, reserved memory is 747 MB, peak memory is 844 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 3848   out of   4480   85.89%
#reg                 2894   out of   4480   64.60%
#le                  3848
  #lut only           954   out of   3848   24.79%
  #reg only             0   out of   3848    0.00%
  #lut&reg           2894   out of   3848   75.21%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.814617s wall, 2.776818s user + 0.046800s system = 2.823618s CPU (100.3%)

RUN-1004 : used memory is 715 MB, reserved memory is 747 MB, peak memory is 844 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 23633, tnet num: 5864, tinst num: 2046, tnode num: 29240, tedge num: 39170.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.637122s wall, 3.650423s user + 0.015600s system = 3.666024s CPU (100.8%)

RUN-1004 : used memory is 763 MB, reserved memory is 794 MB, peak memory is 844 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2048
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5866, pip num: 54690
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 933 valid insts, and 153483 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.977712s wall, 21.184936s user + 0.031200s system = 21.216136s CPU (193.3%)

RUN-1004 : used memory is 784 MB, reserved memory is 814 MB, peak memory is 844 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 11505/647 useful/useless nets, 10272/416 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3911 better
SYN-1014 : Optimize round 2
SYN-1032 : 10160/2969 useful/useless nets, 8927/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 10160/0 useful/useless nets, 8927/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.621126s wall, 3.666024s user + 0.015600s system = 3.681624s CPU (101.7%)

RUN-1004 : used memory is 660 MB, reserved memory is 700 MB, peak memory is 844 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4727
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                524
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ              84
#MACRO_MUX           3120

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1833   |2894   |132    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 22 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.653493s wall, 1.544410s user + 0.124801s system = 1.669211s CPU (101.0%)

RUN-1004 : used memory is 663 MB, reserved memory is 703 MB, peak memory is 844 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 10294/1 useful/useless nets, 9063/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 12766/0 useful/useless nets, 11535/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 12764/0 useful/useless nets, 11533/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-1032 : 14012/0 useful/useless nets, 12781/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 49456, tnet num: 13987, tinst num: 12740, tnode num: 89959, tedge num: 92411.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.431162s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (100.3%)

RUN-1004 : used memory is 684 MB, reserved memory is 721 MB, peak memory is 844 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13987 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3144 (3.96), #lev = 7 (3.22)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3143 (3.96), #lev = 7 (3.22)
SYN-2581 : Mapping with K=5, #lut = 3143 (3.96), #lev = 7 (3.22)
SYN-3001 : Logic optimization runtime opt =   0.52 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7539 instances into 3527 LUTs, name keeping = 67%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 9952/0 useful/useless nets, 8721/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 24 carry chain into lslice
SYN-4007 : Packing 600 adder to BLE ...
SYN-4008 : Packed 600 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3527 LUT to BLE ...
SYN-4008 : Packed 3527 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 474 SEQ (74994 nodes)...
SYN-4004 : #2: Packed 1247 SEQ (1094731 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (50939 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 654 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3527/5059 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4772   out of   4480  106.52%
#reg                 2894   out of   4480   64.60%
#le                  4772
  #lut only          1878   out of   4772   39.35%
  #reg only             0   out of   4772    0.00%
  #lut&reg           2894   out of   4772   60.65%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4772  |4772  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  18.049116s wall, 17.862115s user + 0.093601s system = 17.955715s CPU (99.5%)

RUN-1004 : used memory is 768 MB, reserved memory is 795 MB, peak memory is 844 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 23 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.201612s wall, 3.073220s user + 0.109201s system = 3.182420s CPU (99.4%)

RUN-1004 : used memory is 775 MB, reserved memory is 797 MB, peak memory is 844 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2499 instances
RUN-1001 : 1196 mslices, 1196 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 6783 nets
RUN-1001 : 3745 nets have 2 pins
RUN-1001 : 2483 nets have [3 - 5] pins
RUN-1001 : 337 nets have [6 - 10] pins
RUN-1001 : 52 nets have [11 - 20] pins
RUN-1001 : 163 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-9009 ERROR: Design's mslice number = 1196, exceeds the limit 1120.
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-8007 ERROR: syntax error near ')' in src/OnePWM.v(51)
HDL-5007 WARNING: empty statement in sequential block in src/OnePWM.v(53)
HDL-8007 ERROR: ignore module module due to previous errors in src/OnePWM.v(60)
HDL-1007 : Verilog file 'src/OnePWM.v' ignored due to errors
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-8007 ERROR: syntax error near ')' in src/OnePWM.v(51)
HDL-5007 WARNING: empty statement in sequential block in src/OnePWM.v(53)
HDL-8007 ERROR: ignore module module due to previous errors in src/OnePWM.v(60)
HDL-1007 : Verilog file 'src/OnePWM.v' ignored due to errors
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-8007 ERROR: syntax error near ')' in src/OnePWM.v(51)
HDL-5007 WARNING: empty statement in sequential block in src/OnePWM.v(53)
HDL-8007 ERROR: ignore module module due to previous errors in src/OnePWM.v(60)
HDL-1007 : Verilog file 'src/OnePWM.v' ignored due to errors
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 11281/263 useful/useless nets, 10400/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3367 better
SYN-1014 : Optimize round 2
SYN-1032 : 9936/2969 useful/useless nets, 9055/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9936/0 useful/useless nets, 9055/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.581247s wall, 3.603623s user + 0.000000s system = 3.603623s CPU (100.6%)

RUN-1004 : used memory is 676 MB, reserved memory is 710 MB, peak memory is 844 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4855
  #and                715
  #nand                 0
  #or                1002
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                156
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ              84
#MACRO_MUX           3120

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1961   |2894   |132    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 24 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.653865s wall, 1.606810s user + 0.046800s system = 1.653611s CPU (100.0%)

RUN-1004 : used memory is 677 MB, reserved memory is 711 MB, peak memory is 844 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 10070/1 useful/useless nets, 9191/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 12542/0 useful/useless nets, 11663/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 12540/0 useful/useless nets, 11661/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-1032 : 13404/0 useful/useless nets, 12525/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 48368, tnet num: 13379, tinst num: 12484, tnode num: 88871, tedge num: 90731.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.372177s wall, 1.388409s user + 0.000000s system = 1.388409s CPU (101.2%)

RUN-1004 : used memory is 697 MB, reserved memory is 729 MB, peak memory is 844 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13379 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3279 (3.88), #lev = 7 (4.03)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3143 (3.84), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 3143 (3.84), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7683 instances into 3143 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8800/0 useful/useless nets, 7937/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3143 LUT to BLE ...
SYN-4008 : Packed 3143 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 473 SEQ (74990 nodes)...
SYN-4004 : #2: Packed 866 SEQ (1096014 nodes)...
SYN-4004 : #3: Packed 1427 SEQ (690672 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (364 nodes)...
SYN-4004 : #5: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 274 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3143/4515 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 3878   out of   4480   86.56%
#reg                 2894   out of   4480   64.60%
#le                  3878
  #lut only           984   out of   3878   25.37%
  #reg only             0   out of   3878    0.00%
  #lut&reg           2894   out of   3878   74.63%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3878  |3878  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  23.175176s wall, 23.119348s user + 0.171601s system = 23.290949s CPU (100.5%)

RUN-1004 : used memory is 723 MB, reserved memory is 743 MB, peak memory is 849 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 25 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.840995s wall, 2.745618s user + 0.093601s system = 2.839218s CPU (99.9%)

RUN-1004 : used memory is 727 MB, reserved memory is 747 MB, peak memory is 849 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2057 instances
RUN-1001 : 975 mslices, 975 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5871 nets
RUN-1001 : 3203 nets have 2 pins
RUN-1001 : 2146 nets have [3 - 5] pins
RUN-1001 : 304 nets have [6 - 10] pins
RUN-1001 : 62 nets have [11 - 20] pins
RUN-1001 : 153 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2055 instances, 1950 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 23785, tnet num: 5869, tinst num: 2055, tnode num: 29394, tedge num: 39454.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.064201s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (102.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 888476
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 87%, beta_incr = 0.477679
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(795): len = 513261, overlap = 173
PHY-3002 : Step(796): len = 360903, overlap = 236
PHY-3002 : Step(797): len = 282921, overlap = 267.25
PHY-3002 : Step(798): len = 231493, overlap = 288
PHY-3002 : Step(799): len = 193302, overlap = 307.5
PHY-3002 : Step(800): len = 163166, overlap = 324.25
PHY-3002 : Step(801): len = 138079, overlap = 340.5
PHY-3002 : Step(802): len = 118241, overlap = 350
PHY-3002 : Step(803): len = 99370.1, overlap = 361.5
PHY-3002 : Step(804): len = 86743.5, overlap = 369
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.15525e-06
PHY-3002 : Step(805): len = 85777.1, overlap = 368.25
PHY-3002 : Step(806): len = 86396.4, overlap = 366.75
PHY-3002 : Step(807): len = 91412.2, overlap = 361.25
PHY-3002 : Step(808): len = 90101.1, overlap = 361.25
PHY-3002 : Step(809): len = 90924.8, overlap = 359.5
PHY-3002 : Step(810): len = 94002.3, overlap = 357.5
PHY-3002 : Step(811): len = 93710, overlap = 356.25
PHY-3002 : Step(812): len = 96267, overlap = 346.5
PHY-3002 : Step(813): len = 98869.6, overlap = 333.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.3105e-06
PHY-3002 : Step(814): len = 102845, overlap = 326
PHY-3002 : Step(815): len = 117328, overlap = 319.75
PHY-3002 : Step(816): len = 117531, overlap = 317
PHY-3002 : Step(817): len = 118480, overlap = 315.25
PHY-3002 : Step(818): len = 122076, overlap = 314.75
PHY-3002 : Step(819): len = 124479, overlap = 314.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.621e-06
PHY-3002 : Step(820): len = 128867, overlap = 308
PHY-3002 : Step(821): len = 144685, overlap = 267.75
PHY-3002 : Step(822): len = 143719, overlap = 265.5
PHY-3002 : Step(823): len = 145252, overlap = 263
PHY-3002 : Step(824): len = 147600, overlap = 256.5
PHY-3002 : Step(825): len = 148580, overlap = 249
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.242e-06
PHY-3002 : Step(826): len = 158735, overlap = 229.75
PHY-3002 : Step(827): len = 175190, overlap = 206.5
PHY-3002 : Step(828): len = 173429, overlap = 204.5
PHY-3002 : Step(829): len = 174039, overlap = 201.5
PHY-3002 : Step(830): len = 174838, overlap = 201.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.83048e-05
PHY-3002 : Step(831): len = 192173, overlap = 181.75
PHY-3002 : Step(832): len = 198434, overlap = 172.75
PHY-3002 : Step(833): len = 199536, overlap = 166.25
PHY-3002 : Step(834): len = 201197, overlap = 162.5
PHY-3002 : Step(835): len = 201778, overlap = 159
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.66096e-05
PHY-3002 : Step(836): len = 212414, overlap = 140.25
PHY-3002 : Step(837): len = 220537, overlap = 122.25
PHY-3002 : Step(838): len = 220092, overlap = 116.75
PHY-3002 : Step(839): len = 220793, overlap = 114.75
PHY-3002 : Step(840): len = 220881, overlap = 110.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.29294e-05
PHY-3002 : Step(841): len = 230753, overlap = 102.5
PHY-3002 : Step(842): len = 234938, overlap = 101.5
PHY-3002 : Step(843): len = 237587, overlap = 102.5
PHY-3002 : Step(844): len = 238525, overlap = 103.5
PHY-3002 : Step(845): len = 238220, overlap = 101.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000145859
PHY-3002 : Step(846): len = 243858, overlap = 95
PHY-3002 : Step(847): len = 246360, overlap = 89.25
PHY-3002 : Step(848): len = 248144, overlap = 84
PHY-3002 : Step(849): len = 248996, overlap = 86
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000291718
PHY-3002 : Step(850): len = 252884, overlap = 84
PHY-3002 : Step(851): len = 255303, overlap = 80.25
PHY-3002 : Step(852): len = 256905, overlap = 76.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002223s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.477679
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.314735s wall, 1.341609s user + 0.000000s system = 1.341609s CPU (102.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.681835s wall, 0.686404s user + 0.015600s system = 0.702005s CPU (103.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.82427e-05
PHY-3002 : Step(853): len = 243469, overlap = 95.5
PHY-3002 : Step(854): len = 233068, overlap = 96.5
PHY-3002 : Step(855): len = 223181, overlap = 121
PHY-3002 : Step(856): len = 216678, overlap = 132.75
PHY-3002 : Step(857): len = 208761, overlap = 141
PHY-3002 : Step(858): len = 202538, overlap = 141.5
PHY-3002 : Step(859): len = 198826, overlap = 146.75
PHY-3002 : Step(860): len = 196571, overlap = 150
PHY-3002 : Step(861): len = 195338, overlap = 150.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.61567e-05
PHY-3002 : Step(862): len = 212997, overlap = 118.25
PHY-3002 : Step(863): len = 219287, overlap = 109.75
PHY-3002 : Step(864): len = 218086, overlap = 110.75
PHY-3002 : Step(865): len = 217834, overlap = 111.5
PHY-3002 : Step(866): len = 217958, overlap = 111.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.97522e-05
PHY-3002 : Step(867): len = 230482, overlap = 106.25
PHY-3002 : Step(868): len = 235026, overlap = 103
PHY-3002 : Step(869): len = 237114, overlap = 100.5
PHY-3002 : Step(870): len = 239613, overlap = 99.5
PHY-3002 : Step(871): len = 240602, overlap = 103
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000139504
PHY-3002 : Step(872): len = 248712, overlap = 89.75
PHY-3002 : Step(873): len = 252611, overlap = 85.25
PHY-3002 : Step(874): len = 254513, overlap = 90
PHY-3002 : Step(875): len = 255476, overlap = 91.75
PHY-3002 : Step(876): len = 255716, overlap = 91.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000279009
PHY-3002 : Step(877): len = 261453, overlap = 92.5
PHY-3002 : Step(878): len = 263748, overlap = 90.5
PHY-3002 : Step(879): len = 266065, overlap = 90.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.477679
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.354902s wall, 1.357209s user + 0.000000s system = 1.357209s CPU (100.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.678039s wall, 0.686404s user + 0.000000s system = 0.686404s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.5245e-05
PHY-3002 : Step(880): len = 268342, overlap = 153.5
PHY-3002 : Step(881): len = 257806, overlap = 155.5
PHY-3002 : Step(882): len = 248660, overlap = 157
PHY-3002 : Step(883): len = 238768, overlap = 162.75
PHY-3002 : Step(884): len = 230590, overlap = 169.25
PHY-3002 : Step(885): len = 222776, overlap = 178
PHY-3002 : Step(886): len = 217828, overlap = 185.25
PHY-3002 : Step(887): len = 213013, overlap = 188
PHY-3002 : Step(888): len = 208641, overlap = 190.75
PHY-3002 : Step(889): len = 205617, overlap = 200.75
PHY-3002 : Step(890): len = 203898, overlap = 203.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000187585
PHY-3002 : Step(891): len = 213953, overlap = 190.5
PHY-3002 : Step(892): len = 219231, overlap = 179.75
PHY-3002 : Step(893): len = 221967, overlap = 167.5
PHY-3002 : Step(894): len = 224075, overlap = 170.25
PHY-3002 : Step(895): len = 227242, overlap = 170.75
PHY-3002 : Step(896): len = 229129, overlap = 169.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000362792
PHY-3002 : Step(897): len = 236076, overlap = 163.25
PHY-3002 : Step(898): len = 239740, overlap = 161.25
PHY-3002 : Step(899): len = 244429, overlap = 153.25
PHY-3002 : Step(900): len = 246727, overlap = 150.25
PHY-3002 : Step(901): len = 248106, overlap = 144.5
PHY-3002 : Step(902): len = 250234, overlap = 142
PHY-3002 : Step(903): len = 252095, overlap = 142.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000725584
PHY-3002 : Step(904): len = 256475, overlap = 137.75
PHY-3002 : Step(905): len = 258782, overlap = 134
PHY-3002 : Step(906): len = 262605, overlap = 127.5
PHY-3002 : Step(907): len = 263985, overlap = 128
PHY-3002 : Step(908): len = 265419, overlap = 128
PHY-3002 : Step(909): len = 266618, overlap = 126
PHY-3002 : Step(910): len = 268150, overlap = 119.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00139749
PHY-3002 : Step(911): len = 270965, overlap = 120.5
PHY-3002 : Step(912): len = 272028, overlap = 120
PHY-3002 : Step(913): len = 274054, overlap = 116.75
PHY-3002 : Step(914): len = 274868, overlap = 119
PHY-3002 : Step(915): len = 276050, overlap = 122.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0022965
PHY-3002 : Step(916): len = 277266, overlap = 123.25
PHY-3002 : Step(917): len = 278927, overlap = 121.5
PHY-3002 : Step(918): len = 279575, overlap = 121.75
PHY-3002 : Step(919): len = 280789, overlap = 122.25
PHY-3002 : Step(920): len = 281623, overlap = 118.75
PHY-3002 : Step(921): len = 282471, overlap = 119.5
PHY-3002 : Step(922): len = 282988, overlap = 120.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.425361s wall, 0.390002s user + 0.156001s system = 0.546003s CPU (128.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.477679
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.290272s wall, 1.279208s user + 0.000000s system = 1.279208s CPU (99.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.695407s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00031572
PHY-3002 : Step(923): len = 278468, overlap = 95.75
PHY-3002 : Step(924): len = 276703, overlap = 97.25
PHY-3002 : Step(925): len = 270017, overlap = 120.75
PHY-3002 : Step(926): len = 268306, overlap = 120.75
PHY-3002 : Step(927): len = 266195, overlap = 123.25
PHY-3002 : Step(928): len = 263826, overlap = 129.25
PHY-3002 : Step(929): len = 262349, overlap = 130.75
PHY-3002 : Step(930): len = 261520, overlap = 133
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000625928
PHY-3002 : Step(931): len = 265742, overlap = 127.75
PHY-3002 : Step(932): len = 266876, overlap = 124
PHY-3002 : Step(933): len = 268645, overlap = 122
PHY-3002 : Step(934): len = 269590, overlap = 124
PHY-3002 : Step(935): len = 270288, overlap = 120.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111581
PHY-3002 : Step(936): len = 273469, overlap = 115.5
PHY-3002 : Step(937): len = 274235, overlap = 115.25
PHY-3002 : Step(938): len = 275453, overlap = 111.25
PHY-3002 : Step(939): len = 276535, overlap = 108.5
PHY-3002 : Step(940): len = 277492, overlap = 108.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.001747
PHY-3002 : Step(941): len = 279380, overlap = 106.75
PHY-3002 : Step(942): len = 280161, overlap = 107.75
PHY-3002 : Step(943): len = 281060, overlap = 109.5
PHY-3002 : Step(944): len = 281733, overlap = 109.75
PHY-3002 : Step(945): len = 282401, overlap = 108.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00249922
PHY-3002 : Step(946): len = 283895, overlap = 108.25
PHY-3002 : Step(947): len = 284410, overlap = 109.75
PHY-3002 : Step(948): len = 284979, overlap = 110
PHY-3002 : Step(949): len = 285671, overlap = 108.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0030144
PHY-3002 : Step(950): len = 286187, overlap = 108.75
PHY-3002 : Step(951): len = 286927, overlap = 107.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00334283
PHY-3002 : Step(952): len = 287355, overlap = 107
PHY-3002 : Step(953): len = 288052, overlap = 106.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00352588
PHY-3002 : Step(954): len = 288358, overlap = 106.25
PHY-3002 : Step(955): len = 289067, overlap = 104.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00376809
PHY-3002 : Step(956): len = 289355, overlap = 105.25
PHY-3002 : Step(957): len = 289888, overlap = 104
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00411263
PHY-3002 : Step(958): len = 290213, overlap = 104.5
PHY-3002 : Step(959): len = 290714, overlap = 103.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00430268
PHY-3002 : Step(960): len = 290939, overlap = 104.25
PHY-3002 : Step(961): len = 291559, overlap = 102.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00441657
PHY-3002 : Step(962): len = 291732, overlap = 102.5
PHY-3002 : Step(963): len = 292162, overlap = 102.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00469551
PHY-3002 : Step(964): len = 292365, overlap = 102.25
PHY-3002 : Step(965): len = 292683, overlap = 102.75
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00505967
PHY-3002 : Step(966): len = 293011, overlap = 102.75
PHY-3002 : Step(967): len = 293283, overlap = 104.25
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00518863
PHY-3002 : Step(968): len = 293508, overlap = 102.75
PHY-3002 : Step(969): len = 293791, overlap = 102.5
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00539579
PHY-3002 : Step(970): len = 294018, overlap = 101
PHY-3002 : Step(971): len = 294293, overlap = 103.25
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00554677
PHY-3002 : Step(972): len = 294460, overlap = 102.75
PHY-3002 : Step(973): len = 294849, overlap = 105.75
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.00564291
PHY-3002 : Step(974): len = 294981, overlap = 105.75
PHY-3002 : Step(975): len = 295198, overlap = 105.25
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00593368
PHY-3002 : Step(976): len = 295353, overlap = 105.25
PHY-3002 : Step(977): len = 295599, overlap = 104.25
PHY-3001 : :::19::: Try harder cell spreading with beta_ = 0.00614377
PHY-3002 : Step(978): len = 295740, overlap = 105
PHY-3002 : Step(979): len = 295956, overlap = 103.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022807s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (136.8%)

PHY-3001 : Legalized: Len = 300105, Over = 0
PHY-3001 : Final: Len = 300105, Over = 0
RUN-1003 : finish command "place" in  25.574891s wall, 37.315439s user + 2.074813s system = 39.390253s CPU (154.0%)

RUN-1004 : used memory is 730 MB, reserved memory is 750 MB, peak memory is 849 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2908 to 2195
PHY-1001 : Pin misalignment score is improved from 2195 to 2133
PHY-1001 : Pin misalignment score is improved from 2133 to 2128
PHY-1001 : Pin misalignment score is improved from 2128 to 2127
PHY-1001 : Pin misalignment score is improved from 2127 to 2127
PHY-1001 : Pin local connectivity score is improved from 468 to 0
PHY-1001 : Pin misalignment score is improved from 2378 to 2140
PHY-1001 : Pin misalignment score is improved from 2140 to 2125
PHY-1001 : Pin misalignment score is improved from 2125 to 2125
PHY-1001 : Pin local connectivity score is improved from 222 to 0
PHY-1001 : End pin swap;  3.219342s wall, 3.198021s user + 0.031200s system = 3.229221s CPU (100.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2057 instances
RUN-1001 : 975 mslices, 975 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5871 nets
RUN-1001 : 3203 nets have 2 pins
RUN-1001 : 2146 nets have [3 - 5] pins
RUN-1001 : 304 nets have [6 - 10] pins
RUN-1001 : 62 nets have [11 - 20] pins
RUN-1001 : 153 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 385424, over cnt = 1780(22%), over = 3692, worst = 9
PHY-1002 : len = 394904, over cnt = 1463(18%), over = 2380, worst = 5
PHY-1002 : len = 405416, over cnt = 1374(17%), over = 1904, worst = 4
PHY-1002 : len = 428920, over cnt = 1050(13%), over = 1134, worst = 3
PHY-1002 : len = 448400, over cnt = 791(9%), over = 816, worst = 2
PHY-1002 : len = 467096, over cnt = 691(8%), over = 703, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 23785, tnet num: 5869, tinst num: 2055, tnode num: 29394, tedge num: 39454.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 72 out of 5871 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.482245s wall, 5.475635s user + 0.015600s system = 5.491235s CPU (100.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.114194s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (95.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 58768, over cnt = 23(0%), over = 24, worst = 2
PHY-1001 : End Routed; 0.955172s wall, 0.951606s user + 0.000000s system = 0.951606s CPU (99.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 58288, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.049366s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (158.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 58248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.011780s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (132.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 751552, over cnt = 2033(1%), over = 2126, worst = 3
PHY-1001 : End Routed; 35.859416s wall, 41.231064s user + 0.218401s system = 41.449466s CPU (115.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 671792, over cnt = 1199(0%), over = 1203, worst = 2
PHY-1001 : End DR Iter 1; 33.370096s wall, 34.585422s user + 0.561604s system = 35.147025s CPU (105.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 652984, over cnt = 431(0%), over = 431, worst = 1
PHY-1001 : End DR Iter 2; 9.388348s wall, 9.344460s user + 0.031200s system = 9.375660s CPU (99.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 655192, over cnt = 130(0%), over = 130, worst = 1
PHY-1001 : End DR Iter 3; 2.472938s wall, 2.464816s user + 0.000000s system = 2.464816s CPU (99.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 657464, over cnt = 54(0%), over = 54, worst = 1
PHY-1001 : End DR Iter 4; 1.511285s wall, 1.513210s user + 0.000000s system = 1.513210s CPU (100.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 659824, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 5; 0.855350s wall, 0.858005s user + 0.000000s system = 0.858005s CPU (100.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 660728, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 6; 0.734462s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (99.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 661104, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 7; 0.818060s wall, 0.826805s user + 0.000000s system = 0.826805s CPU (101.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 661104, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 8; 0.623234s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (97.6%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 661104, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 9; 0.619175s wall, 0.639604s user + 0.000000s system = 0.639604s CPU (103.3%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 661104, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 9; 0.630055s wall, 0.624004s user + 0.000000s system = 0.624004s CPU (99.0%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 661104, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 10; 0.632319s wall, 0.639604s user + 0.000000s system = 0.639604s CPU (101.2%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 661104, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 11; 0.631187s wall, 0.624004s user + 0.000000s system = 0.624004s CPU (98.9%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 661104, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 12; 0.649566s wall, 0.655204s user + 0.000000s system = 0.655204s CPU (100.9%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 661104, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 13; 0.632736s wall, 0.624004s user + 0.000000s system = 0.624004s CPU (98.6%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 661096, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 2; 0.995695s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (101.8%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 661096, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 3; 1.419817s wall, 1.419609s user + 0.015600s system = 1.435209s CPU (101.1%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 661160, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 661160
PHY-1001 : End DC Iter 3; 0.082813s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (131.9%)

PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  99.975195s wall, 106.564283s user + 0.873606s system = 107.437889s CPU (107.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  108.798221s wall, 115.378340s user + 0.920406s system = 116.298745s CPU (106.9%)

RUN-1004 : used memory is 780 MB, reserved memory is 800 MB, peak memory is 849 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 3879   out of   4480   86.58%
#reg                 2894   out of   4480   64.60%
#le                  3879
  #lut only           985   out of   3879   25.39%
  #reg only             0   out of   3879    0.00%
  #lut&reg           2894   out of   3879   74.61%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.975554s wall, 2.839218s user + 0.109201s system = 2.948419s CPU (99.1%)

RUN-1004 : used memory is 780 MB, reserved memory is 800 MB, peak memory is 849 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 23785, tnet num: 5869, tinst num: 2057, tnode num: 29394, tedge num: 39454.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.610732s wall, 3.666024s user + 0.078001s system = 3.744024s CPU (103.7%)

RUN-1004 : used memory is 815 MB, reserved memory is 835 MB, peak memory is 849 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2059
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5871, pip num: 55651
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 936 valid insts, and 154674 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  10.459648s wall, 20.217730s user + 0.015600s system = 20.233330s CPU (193.4%)

RUN-1004 : used memory is 834 MB, reserved memory is 854 MB, peak memory is 849 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.346603s wall, 1.294808s user + 0.046800s system = 1.341609s CPU (99.6%)

RUN-1004 : used memory is 927 MB, reserved memory is 951 MB, peak memory is 930 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  7.635921s wall, 1.762811s user + 0.093601s system = 1.856412s CPU (24.3%)

RUN-1004 : used memory is 929 MB, reserved memory is 953 MB, peak memory is 931 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.181878s wall, 0.171601s user + 0.046800s system = 0.218401s CPU (10.0%)

RUN-1004 : used memory is 938 MB, reserved memory is 964 MB, peak memory is 953 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  11.868769s wall, 3.728424s user + 0.218401s system = 3.946825s CPU (33.3%)

RUN-1004 : used memory is 927 MB, reserved memory is 953 MB, peak memory is 953 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 11505/647 useful/useless nets, 10272/416 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3911 better
SYN-1014 : Optimize round 2
SYN-1032 : 10160/2969 useful/useless nets, 8927/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 10160/0 useful/useless nets, 8927/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.279483s wall, 3.728424s user + 0.046800s system = 3.775224s CPU (88.2%)

RUN-1004 : used memory is 769 MB, reserved memory is 809 MB, peak memory is 953 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4727
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                524
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ              84
#MACRO_MUX           3120

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1833   |2894   |132    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 26 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.909089s wall, 1.638011s user + 0.046800s system = 1.684811s CPU (88.3%)

RUN-1004 : used memory is 771 MB, reserved memory is 811 MB, peak memory is 953 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 10294/1 useful/useless nets, 9063/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 12766/0 useful/useless nets, 11535/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 12764/0 useful/useless nets, 11533/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-1032 : 14012/0 useful/useless nets, 12781/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 49456, tnet num: 13987, tinst num: 12740, tnode num: 89959, tedge num: 92411.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.708692s wall, 1.544410s user + 0.031200s system = 1.575610s CPU (92.2%)

RUN-1004 : used memory is 785 MB, reserved memory is 822 MB, peak memory is 953 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13987 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3144 (3.96), #lev = 7 (3.22)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3143 (3.96), #lev = 7 (3.22)
SYN-2581 : Mapping with K=5, #lut = 3143 (3.96), #lev = 7 (3.22)
SYN-3001 : Logic optimization runtime opt =   0.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7539 instances into 3527 LUTs, name keeping = 67%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 9952/0 useful/useless nets, 8721/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 24 carry chain into lslice
SYN-4007 : Packing 600 adder to BLE ...
SYN-4008 : Packed 600 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3527 LUT to BLE ...
SYN-4008 : Packed 3527 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 474 SEQ (74994 nodes)...
SYN-4004 : #2: Packed 1247 SEQ (1094731 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (50939 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 654 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3527/5059 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 4772   out of   4480  106.52%
#reg                 2894   out of   4480   64.60%
#le                  4772
  #lut only          1878   out of   4772   39.35%
  #reg only             0   out of   4772    0.00%
  #lut&reg           2894   out of   4772   60.65%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4772  |4772  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  21.483708s wall, 18.330118s user + 0.218401s system = 18.548519s CPU (86.3%)

RUN-1004 : used memory is 858 MB, reserved memory is 884 MB, peak memory is 953 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 27 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.620357s wall, 3.042019s user + 0.171601s system = 3.213621s CPU (88.8%)

RUN-1004 : used memory is 857 MB, reserved memory is 884 MB, peak memory is 953 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2499 instances
RUN-1001 : 1196 mslices, 1196 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 6783 nets
RUN-1001 : 3745 nets have 2 pins
RUN-1001 : 2483 nets have [3 - 5] pins
RUN-1001 : 337 nets have [6 - 10] pins
RUN-1001 : 52 nets have [11 - 20] pins
RUN-1001 : 163 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-9009 ERROR: Design's mslice number = 1196, exceeds the limit 1120.
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-8007 ERROR: 'numr' is not declared in src/OnePWM.v(52)
HDL-8007 ERROR: 'numr' is not declared in src/OnePWM.v(57)
HDL-8007 ERROR: ignore module module due to previous errors in src/OnePWM.v(61)
HDL-1007 : Verilog file 'src/OnePWM.v' ignored due to errors
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 11121/519 useful/useless nets, 10256/416 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3751 better
SYN-1014 : Optimize round 2
SYN-1032 : 9776/2969 useful/useless nets, 8911/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9776/0 useful/useless nets, 8911/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.020406s wall, 3.494422s user + 0.156001s system = 3.650423s CPU (90.8%)

RUN-1004 : used memory is 751 MB, reserved memory is 784 MB, peak memory is 953 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4727
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                524
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           3120

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1833   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 28 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.895244s wall, 1.653611s user + 0.031200s system = 1.684811s CPU (88.9%)

RUN-1004 : used memory is 755 MB, reserved memory is 787 MB, peak memory is 953 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9910/1 useful/useless nets, 9047/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 12382/0 useful/useless nets, 11519/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 12380/0 useful/useless nets, 11517/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 13228/0 useful/useless nets, 12365/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 47920, tnet num: 13219, tinst num: 12340, tnode num: 88423, tedge num: 90139.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.712287s wall, 1.435209s user + 0.031200s system = 1.466409s CPU (85.6%)

RUN-1004 : used memory is 761 MB, reserved memory is 792 MB, peak memory is 953 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3139 (3.84), #lev = 7 (4.03)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3138 (3.84), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 3138 (3.84), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.61 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7539 instances into 3138 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8795/0 useful/useless nets, 7932/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3138 LUT to BLE ...
SYN-4008 : Packed 3138 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 474 SEQ (74986 nodes)...
SYN-4004 : #2: Packed 837 SEQ (1096166 nodes)...
SYN-4004 : #3: Packed 1430 SEQ (744737 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (403 nodes)...
SYN-4004 : #5: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 272 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3138/4510 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 3843   out of   4480   85.78%
#reg                 2894   out of   4480   64.60%
#le                  3843
  #lut only           949   out of   3843   24.69%
  #reg only             0   out of   3843    0.00%
  #lut&reg           2894   out of   3843   75.31%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3843  |3843  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  28.723782s wall, 24.148955s user + 0.265202s system = 24.414157s CPU (85.0%)

RUN-1004 : used memory is 871 MB, reserved memory is 898 MB, peak memory is 953 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 29 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  3.337295s wall, 2.792418s user + 0.124801s system = 2.917219s CPU (87.4%)

RUN-1004 : used memory is 872 MB, reserved memory is 898 MB, peak memory is 953 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2044 instances
RUN-1001 : 968 mslices, 969 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5866 nets
RUN-1001 : 3261 nets have 2 pins
RUN-1001 : 2085 nets have [3 - 5] pins
RUN-1001 : 302 nets have [6 - 10] pins
RUN-1001 : 61 nets have [11 - 20] pins
RUN-1001 : 154 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2042 instances, 1937 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 23633, tnet num: 5864, tinst num: 2042, tnode num: 29240, tedge num: 39170.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.131040s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (102.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 899984
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 86%, beta_incr = 0.481161
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(980): len = 532071, overlap = 168
PHY-3002 : Step(981): len = 374876, overlap = 231.75
PHY-3002 : Step(982): len = 288366, overlap = 265.5
PHY-3002 : Step(983): len = 234485, overlap = 289.75
PHY-3002 : Step(984): len = 196151, overlap = 308.75
PHY-3002 : Step(985): len = 161479, overlap = 321.5
PHY-3002 : Step(986): len = 133358, overlap = 336.5
PHY-3002 : Step(987): len = 114565, overlap = 352.25
PHY-3002 : Step(988): len = 96885.2, overlap = 358.25
PHY-3002 : Step(989): len = 85386.9, overlap = 366.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.42185e-06
PHY-3002 : Step(990): len = 83994.7, overlap = 366.25
PHY-3002 : Step(991): len = 90964.3, overlap = 359.25
PHY-3002 : Step(992): len = 101830, overlap = 337.25
PHY-3002 : Step(993): len = 98817.8, overlap = 336.75
PHY-3002 : Step(994): len = 97864.9, overlap = 338
PHY-3002 : Step(995): len = 99527.8, overlap = 335
PHY-3002 : Step(996): len = 99220.7, overlap = 329.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.65866e-06
PHY-3002 : Step(997): len = 105267, overlap = 322
PHY-3002 : Step(998): len = 124973, overlap = 311.5
PHY-3002 : Step(999): len = 124883, overlap = 306
PHY-3002 : Step(1000): len = 125331, overlap = 302
PHY-3002 : Step(1001): len = 128849, overlap = 296.5
PHY-3002 : Step(1002): len = 129636, overlap = 296.25
PHY-3002 : Step(1003): len = 131358, overlap = 291.5
PHY-3002 : Step(1004): len = 134206, overlap = 280.75
PHY-3002 : Step(1005): len = 134353, overlap = 280.25
PHY-3002 : Step(1006): len = 134763, overlap = 277.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.31733e-06
PHY-3002 : Step(1007): len = 140055, overlap = 266.5
PHY-3002 : Step(1008): len = 151374, overlap = 241.5
PHY-3002 : Step(1009): len = 151800, overlap = 239.75
PHY-3002 : Step(1010): len = 152448, overlap = 236.75
PHY-3002 : Step(1011): len = 153616, overlap = 232.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.041e-05
PHY-3002 : Step(1012): len = 164966, overlap = 221.75
PHY-3002 : Step(1013): len = 183564, overlap = 204.75
PHY-3002 : Step(1014): len = 182003, overlap = 206.25
PHY-3002 : Step(1015): len = 182014, overlap = 205.5
PHY-3002 : Step(1016): len = 181838, overlap = 204
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.08201e-05
PHY-3002 : Step(1017): len = 195234, overlap = 176.25
PHY-3002 : Step(1018): len = 207586, overlap = 147.5
PHY-3002 : Step(1019): len = 207015, overlap = 148.25
PHY-3002 : Step(1020): len = 207709, overlap = 151.25
PHY-3002 : Step(1021): len = 207916, overlap = 149.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.14403e-05
PHY-3002 : Step(1022): len = 220383, overlap = 135.5
PHY-3002 : Step(1023): len = 225475, overlap = 121.25
PHY-3002 : Step(1024): len = 227764, overlap = 118
PHY-3002 : Step(1025): len = 229866, overlap = 117
PHY-3002 : Step(1026): len = 231189, overlap = 122.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.28806e-05
PHY-3002 : Step(1027): len = 238637, overlap = 112.75
PHY-3002 : Step(1028): len = 242108, overlap = 107.5
PHY-3002 : Step(1029): len = 244547, overlap = 106
PHY-3002 : Step(1030): len = 245646, overlap = 105.5
PHY-3002 : Step(1031): len = 246238, overlap = 101.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000165761
PHY-3002 : Step(1032): len = 252632, overlap = 88.5
PHY-3002 : Step(1033): len = 255299, overlap = 85.25
PHY-3002 : Step(1034): len = 257330, overlap = 86.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002510s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.481161
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.730718s wall, 1.450809s user + 0.015600s system = 1.466409s CPU (84.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.866528s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (81.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.5915e-05
PHY-3002 : Step(1035): len = 244366, overlap = 102.5
PHY-3002 : Step(1036): len = 233993, overlap = 108.25
PHY-3002 : Step(1037): len = 223971, overlap = 122.25
PHY-3002 : Step(1038): len = 216139, overlap = 133.25
PHY-3002 : Step(1039): len = 209595, overlap = 144.25
PHY-3002 : Step(1040): len = 203591, overlap = 150.5
PHY-3002 : Step(1041): len = 199639, overlap = 161
PHY-3002 : Step(1042): len = 196294, overlap = 165.25
PHY-3002 : Step(1043): len = 194315, overlap = 167.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.10706e-05
PHY-3002 : Step(1044): len = 208492, overlap = 145.75
PHY-3002 : Step(1045): len = 216396, overlap = 127.75
PHY-3002 : Step(1046): len = 217539, overlap = 127
PHY-3002 : Step(1047): len = 219468, overlap = 122.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.21412e-05
PHY-3002 : Step(1048): len = 229539, overlap = 112.5
PHY-3002 : Step(1049): len = 238573, overlap = 97.25
PHY-3002 : Step(1050): len = 240508, overlap = 96.75
PHY-3002 : Step(1051): len = 243012, overlap = 97
PHY-3002 : Step(1052): len = 244361, overlap = 94.5
PHY-3002 : Step(1053): len = 245813, overlap = 92.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000124282
PHY-3002 : Step(1054): len = 255025, overlap = 91.75
PHY-3002 : Step(1055): len = 258339, overlap = 96
PHY-3002 : Step(1056): len = 261113, overlap = 97.75
PHY-3002 : Step(1057): len = 262924, overlap = 99
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000248565
PHY-3002 : Step(1058): len = 268681, overlap = 98
PHY-3002 : Step(1059): len = 271607, overlap = 99.25
PHY-3002 : Step(1060): len = 273301, overlap = 96.5
PHY-3002 : Step(1061): len = 274495, overlap = 91.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.481161
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.756256s wall, 1.497610s user + 0.000000s system = 1.497610s CPU (85.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.874157s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (85.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000104682
PHY-3002 : Step(1062): len = 275614, overlap = 149.75
PHY-3002 : Step(1063): len = 265281, overlap = 150.25
PHY-3002 : Step(1064): len = 254310, overlap = 154.5
PHY-3002 : Step(1065): len = 242644, overlap = 163.75
PHY-3002 : Step(1066): len = 235600, overlap = 168.25
PHY-3002 : Step(1067): len = 228966, overlap = 165.5
PHY-3002 : Step(1068): len = 220774, overlap = 177.25
PHY-3002 : Step(1069): len = 214684, overlap = 187.25
PHY-3002 : Step(1070): len = 210744, overlap = 193.5
PHY-3002 : Step(1071): len = 208040, overlap = 200.25
PHY-3002 : Step(1072): len = 206502, overlap = 199.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000206461
PHY-3002 : Step(1073): len = 217582, overlap = 181.75
PHY-3002 : Step(1074): len = 224110, overlap = 169.25
PHY-3002 : Step(1075): len = 227229, overlap = 166.25
PHY-3002 : Step(1076): len = 228731, overlap = 163.5
PHY-3002 : Step(1077): len = 230942, overlap = 162.25
PHY-3002 : Step(1078): len = 233118, overlap = 157.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000400456
PHY-3002 : Step(1079): len = 241141, overlap = 150.75
PHY-3002 : Step(1080): len = 244370, overlap = 147
PHY-3002 : Step(1081): len = 248394, overlap = 142
PHY-3002 : Step(1082): len = 251541, overlap = 141.5
PHY-3002 : Step(1083): len = 254102, overlap = 137
PHY-3002 : Step(1084): len = 256096, overlap = 136
PHY-3002 : Step(1085): len = 257703, overlap = 135.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000788007
PHY-3002 : Step(1086): len = 262525, overlap = 128.25
PHY-3002 : Step(1087): len = 264491, overlap = 129.25
PHY-3002 : Step(1088): len = 268143, overlap = 125.5
PHY-3002 : Step(1089): len = 269841, overlap = 125.5
PHY-3002 : Step(1090): len = 271125, overlap = 128.5
PHY-3002 : Step(1091): len = 273453, overlap = 126.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00146579
PHY-3002 : Step(1092): len = 276372, overlap = 124.5
PHY-3002 : Step(1093): len = 277709, overlap = 122.5
PHY-3002 : Step(1094): len = 278694, overlap = 124.75
PHY-3002 : Step(1095): len = 279961, overlap = 122.75
PHY-3002 : Step(1096): len = 281655, overlap = 122.5
PHY-3002 : Step(1097): len = 282470, overlap = 123.75
PHY-3002 : Step(1098): len = 283211, overlap = 123
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00255421
PHY-3002 : Step(1099): len = 284293, overlap = 122.75
PHY-3002 : Step(1100): len = 285476, overlap = 121.75
PHY-3002 : Step(1101): len = 286216, overlap = 121.25
PHY-3002 : Step(1102): len = 286828, overlap = 118.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.414275s wall, 0.327602s user + 0.249602s system = 0.577204s CPU (139.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.481161
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.627771s wall, 1.466409s user + 0.031200s system = 1.497610s CPU (92.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.986439s wall, 0.764405s user + 0.031200s system = 0.795605s CPU (80.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00028344
PHY-3002 : Step(1103): len = 282037, overlap = 102.5
PHY-3002 : Step(1104): len = 279382, overlap = 103.25
PHY-3002 : Step(1105): len = 272995, overlap = 120.5
PHY-3002 : Step(1106): len = 269774, overlap = 125.25
PHY-3002 : Step(1107): len = 267185, overlap = 123.25
PHY-3002 : Step(1108): len = 264956, overlap = 125.75
PHY-3002 : Step(1109): len = 263840, overlap = 126.5
PHY-3002 : Step(1110): len = 262414, overlap = 128.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000566881
PHY-3002 : Step(1111): len = 267254, overlap = 124.25
PHY-3002 : Step(1112): len = 267861, overlap = 127.5
PHY-3002 : Step(1113): len = 270661, overlap = 121
PHY-3002 : Step(1114): len = 272387, overlap = 115
PHY-3002 : Step(1115): len = 273286, overlap = 113.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0010537
PHY-3002 : Step(1116): len = 277091, overlap = 108
PHY-3002 : Step(1117): len = 277868, overlap = 112.25
PHY-3002 : Step(1118): len = 279930, overlap = 109.75
PHY-3002 : Step(1119): len = 281138, overlap = 105.75
PHY-3002 : Step(1120): len = 282145, overlap = 105
PHY-3002 : Step(1121): len = 283333, overlap = 102.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030870s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (101.1%)

PHY-3001 : Legalized: Len = 293539, Over = 0
PHY-3001 : Final: Len = 293539, Over = 0
RUN-1003 : finish command "place" in  26.935570s wall, 32.463808s user + 1.606810s system = 34.070618s CPU (126.5%)

RUN-1004 : used memory is 874 MB, reserved memory is 899 MB, peak memory is 953 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2957 to 2164
PHY-1001 : Pin misalignment score is improved from 2164 to 2119
PHY-1001 : Pin misalignment score is improved from 2119 to 2111
PHY-1001 : Pin misalignment score is improved from 2111 to 2111
PHY-1001 : Pin local connectivity score is improved from 477 to 0
PHY-1001 : Pin misalignment score is improved from 2396 to 2118
PHY-1001 : Pin misalignment score is improved from 2118 to 2107
PHY-1001 : Pin misalignment score is improved from 2107 to 2106
PHY-1001 : Pin misalignment score is improved from 2106 to 2106
PHY-1001 : Pin local connectivity score is improved from 235 to 0
PHY-1001 : End pin swap;  3.828114s wall, 3.042019s user + 0.062400s system = 3.104420s CPU (81.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2044 instances
RUN-1001 : 968 mslices, 969 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5866 nets
RUN-1001 : 3261 nets have 2 pins
RUN-1001 : 2085 nets have [3 - 5] pins
RUN-1001 : 302 nets have [6 - 10] pins
RUN-1001 : 61 nets have [11 - 20] pins
RUN-1001 : 154 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 373384, over cnt = 1776(22%), over = 3661, worst = 10
PHY-1002 : len = 384376, over cnt = 1502(18%), over = 2436, worst = 5
PHY-1002 : len = 394144, over cnt = 1423(17%), over = 1959, worst = 3
PHY-1002 : len = 419072, over cnt = 1130(14%), over = 1229, worst = 3
PHY-1002 : len = 439880, over cnt = 926(11%), over = 956, worst = 2
PHY-1002 : len = 456896, over cnt = 864(10%), over = 877, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 23633, tnet num: 5864, tinst num: 2042, tnode num: 29240, tedge num: 39170.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 128 out of 5866 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  7.001117s wall, 6.286840s user + 0.046800s system = 6.333641s CPU (90.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.112556s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (97.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 84040, over cnt = 36(0%), over = 37, worst = 2
PHY-1001 : End Routed; 2.791172s wall, 2.277615s user + 0.000000s system = 2.277615s CPU (81.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 82872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.071693s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (108.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 82872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.012905s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (120.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 82872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.013367s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (116.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 82872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.013713s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (113.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 82872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.014476s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (107.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 726960, over cnt = 2358(1%), over = 2475, worst = 4
PHY-1001 : End Routed; 37.703706s wall, 38.064244s user + 0.468003s system = 38.532247s CPU (102.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 637952, over cnt = 1286(0%), over = 1290, worst = 2
PHY-1001 : End DR Iter 1; 45.425580s wall, 38.267045s user + 0.187201s system = 38.454247s CPU (84.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 625696, over cnt = 603(0%), over = 603, worst = 1
PHY-1001 : End DR Iter 2; 11.634533s wall, 9.937264s user + 0.062400s system = 9.999664s CPU (85.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 627232, over cnt = 315(0%), over = 315, worst = 1
PHY-1001 : End DR Iter 3; 3.926109s wall, 3.322821s user + 0.015600s system = 3.338421s CPU (85.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 632368, over cnt = 154(0%), over = 154, worst = 1
PHY-1001 : End DR Iter 4; 3.442047s wall, 2.854818s user + 0.000000s system = 2.854818s CPU (82.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 637840, over cnt = 61(0%), over = 61, worst = 1
PHY-1001 : End DR Iter 5; 2.539442s wall, 2.246414s user + 0.015600s system = 2.262014s CPU (89.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 641584, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 6; 4.331471s wall, 3.650423s user + 0.015600s system = 3.666024s CPU (84.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 643768, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 7; 4.054228s wall, 3.478822s user + 0.015600s system = 3.494422s CPU (86.2%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 644288, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 8; 2.761979s wall, 2.340015s user + 0.000000s system = 2.340015s CPU (84.7%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 644288, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 9; 2.498553s wall, 2.012413s user + 0.031200s system = 2.043613s CPU (81.8%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 644288, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 10; 2.408784s wall, 2.074813s user + 0.015600s system = 2.090413s CPU (86.8%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 644256, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 9; 2.316373s wall, 2.106013s user + 0.000000s system = 2.106013s CPU (90.9%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 644256, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 10; 2.427294s wall, 1.996813s user + 0.015600s system = 2.012413s CPU (82.9%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 644256, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 11; 2.038611s wall, 1.747211s user + 0.031200s system = 1.778411s CPU (87.2%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 644256, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 12; 2.281631s wall, 1.856412s user + 0.015600s system = 1.872012s CPU (82.0%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 644256, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 13; 2.035106s wall, 1.762811s user + 0.015600s system = 1.778411s CPU (87.4%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 644392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 644392
PHY-1001 : End DC Iter 1; 0.316539s wall, 0.312002s user + 0.015600s system = 0.327602s CPU (103.5%)

PHY-1001 : 5 feed throughs used by 4 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  144.758188s wall, 128.654025s user + 1.060807s system = 129.714832s CPU (89.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  155.723365s wall, 138.123285s user + 1.170008s system = 139.293293s CPU (89.4%)

RUN-1004 : used memory is 875 MB, reserved memory is 900 MB, peak memory is 953 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 3848   out of   4480   85.89%
#reg                 2894   out of   4480   64.60%
#le                  3848
  #lut only           954   out of   3848   24.79%
  #reg only             0   out of   3848    0.00%
  #lut&reg           2894   out of   3848   75.21%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.465439s wall, 2.839218s user + 0.140401s system = 2.979619s CPU (86.0%)

RUN-1004 : used memory is 875 MB, reserved memory is 900 MB, peak memory is 953 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 23633, tnet num: 5864, tinst num: 2046, tnode num: 29240, tedge num: 39170.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.364363s wall, 3.837625s user + 0.046800s system = 3.884425s CPU (89.0%)

RUN-1004 : used memory is 893 MB, reserved memory is 933 MB, peak memory is 953 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2048
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5866, pip num: 54690
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 933 valid insts, and 153483 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  17.158705s wall, 27.658977s user + 0.390002s system = 28.048980s CPU (163.5%)

RUN-1004 : used memory is 911 MB, reserved memory is 951 MB, peak memory is 953 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.542724s wall, 1.357209s user + 0.000000s system = 1.357209s CPU (88.0%)

RUN-1004 : used memory is 979 MB, reserved memory is 1017 MB, peak memory is 982 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  7.642397s wall, 1.669211s user + 0.171601s system = 1.840812s CPU (24.1%)

RUN-1004 : used memory is 967 MB, reserved memory is 1019 MB, peak memory is 983 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.199565s wall, 0.265202s user + 0.031200s system = 0.296402s CPU (13.5%)

RUN-1004 : used memory is 966 MB, reserved memory is 1030 MB, peak memory is 991 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  12.091620s wall, 3.712824s user + 0.249602s system = 3.962425s CPU (32.8%)

RUN-1004 : used memory is 956 MB, reserved memory is 1019 MB, peak memory is 991 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 11121/519 useful/useless nets, 10256/416 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3751 better
SYN-1014 : Optimize round 2
SYN-1032 : 9776/2969 useful/useless nets, 8911/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9776/0 useful/useless nets, 8911/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.556144s wall, 3.572423s user + 0.031200s system = 3.603623s CPU (101.3%)

RUN-1004 : used memory is 758 MB, reserved memory is 867 MB, peak memory is 991 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4727
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                524
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           3120

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1833   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 30 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.782463s wall, 1.669211s user + 0.078001s system = 1.747211s CPU (98.0%)

RUN-1004 : used memory is 761 MB, reserved memory is 870 MB, peak memory is 991 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9910/1 useful/useless nets, 9047/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 12382/0 useful/useless nets, 11519/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 12380/0 useful/useless nets, 11517/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 13228/0 useful/useless nets, 12365/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 47920, tnet num: 13219, tinst num: 12340, tnode num: 88423, tedge num: 90139.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.386724s wall, 1.372809s user + 0.031200s system = 1.404009s CPU (101.2%)

RUN-1004 : used memory is 762 MB, reserved memory is 871 MB, peak memory is 991 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3139 (3.84), #lev = 7 (4.03)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3138 (3.84), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 3138 (3.84), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   0.56 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7539 instances into 3138 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8795/0 useful/useless nets, 7932/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3138 LUT to BLE ...
SYN-4008 : Packed 3138 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 474 SEQ (74986 nodes)...
SYN-4004 : #2: Packed 837 SEQ (1096166 nodes)...
SYN-4004 : #3: Packed 1430 SEQ (744737 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (403 nodes)...
SYN-4004 : #5: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 272 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3138/4510 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 3843   out of   4480   85.78%
#reg                 2894   out of   4480   64.60%
#le                  3843
  #lut only           949   out of   3843   24.69%
  #reg only             0   out of   3843    0.00%
  #lut&reg           2894   out of   3843   75.31%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3843  |3843  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  24.679617s wall, 24.382956s user + 0.124801s system = 24.507757s CPU (99.3%)

RUN-1004 : used memory is 850 MB, reserved memory is 947 MB, peak memory is 991 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 31 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.965922s wall, 2.792418s user + 0.187201s system = 2.979619s CPU (100.5%)

RUN-1004 : used memory is 851 MB, reserved memory is 947 MB, peak memory is 991 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2044 instances
RUN-1001 : 968 mslices, 969 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5866 nets
RUN-1001 : 3261 nets have 2 pins
RUN-1001 : 2085 nets have [3 - 5] pins
RUN-1001 : 302 nets have [6 - 10] pins
RUN-1001 : 61 nets have [11 - 20] pins
RUN-1001 : 154 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2042 instances, 1937 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 23633, tnet num: 5864, tinst num: 2042, tnode num: 29240, tedge num: 39170.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.151038s wall, 1.123207s user + 0.015600s system = 1.138807s CPU (98.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 899984
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 86%, beta_incr = 0.481161
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1122): len = 532071, overlap = 168
PHY-3002 : Step(1123): len = 374876, overlap = 231.75
PHY-3002 : Step(1124): len = 288366, overlap = 265.5
PHY-3002 : Step(1125): len = 234485, overlap = 289.75
PHY-3002 : Step(1126): len = 196151, overlap = 308.75
PHY-3002 : Step(1127): len = 161479, overlap = 321.5
PHY-3002 : Step(1128): len = 133358, overlap = 336.5
PHY-3002 : Step(1129): len = 114565, overlap = 352.25
PHY-3002 : Step(1130): len = 96885.2, overlap = 358.25
PHY-3002 : Step(1131): len = 85386.9, overlap = 366.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.42185e-06
PHY-3002 : Step(1132): len = 83994.7, overlap = 366.25
PHY-3002 : Step(1133): len = 90964.3, overlap = 359.25
PHY-3002 : Step(1134): len = 101830, overlap = 337.25
PHY-3002 : Step(1135): len = 98817.8, overlap = 336.75
PHY-3002 : Step(1136): len = 97864.9, overlap = 338
PHY-3002 : Step(1137): len = 99527.8, overlap = 335
PHY-3002 : Step(1138): len = 99220.7, overlap = 329.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.65866e-06
PHY-3002 : Step(1139): len = 105267, overlap = 322
PHY-3002 : Step(1140): len = 124973, overlap = 311.5
PHY-3002 : Step(1141): len = 124883, overlap = 306
PHY-3002 : Step(1142): len = 125331, overlap = 302
PHY-3002 : Step(1143): len = 128849, overlap = 296.5
PHY-3002 : Step(1144): len = 129636, overlap = 296.25
PHY-3002 : Step(1145): len = 131358, overlap = 291.5
PHY-3002 : Step(1146): len = 134206, overlap = 280.75
PHY-3002 : Step(1147): len = 134353, overlap = 280.25
PHY-3002 : Step(1148): len = 134763, overlap = 277.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.31733e-06
PHY-3002 : Step(1149): len = 140055, overlap = 266.5
PHY-3002 : Step(1150): len = 151374, overlap = 241.5
PHY-3002 : Step(1151): len = 151800, overlap = 239.75
PHY-3002 : Step(1152): len = 152448, overlap = 236.75
PHY-3002 : Step(1153): len = 153616, overlap = 232.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.041e-05
PHY-3002 : Step(1154): len = 164966, overlap = 221.75
PHY-3002 : Step(1155): len = 183564, overlap = 204.75
PHY-3002 : Step(1156): len = 182003, overlap = 206.25
PHY-3002 : Step(1157): len = 182014, overlap = 205.5
PHY-3002 : Step(1158): len = 181838, overlap = 204
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.08201e-05
PHY-3002 : Step(1159): len = 195234, overlap = 176.25
PHY-3002 : Step(1160): len = 207586, overlap = 147.5
PHY-3002 : Step(1161): len = 207015, overlap = 148.25
PHY-3002 : Step(1162): len = 207709, overlap = 151.25
PHY-3002 : Step(1163): len = 207916, overlap = 149.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.14403e-05
PHY-3002 : Step(1164): len = 220383, overlap = 135.5
PHY-3002 : Step(1165): len = 225475, overlap = 121.25
PHY-3002 : Step(1166): len = 227764, overlap = 118
PHY-3002 : Step(1167): len = 229866, overlap = 117
PHY-3002 : Step(1168): len = 231189, overlap = 122.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.28806e-05
PHY-3002 : Step(1169): len = 238637, overlap = 112.75
PHY-3002 : Step(1170): len = 242108, overlap = 107.5
PHY-3002 : Step(1171): len = 244547, overlap = 106
PHY-3002 : Step(1172): len = 245646, overlap = 105.5
PHY-3002 : Step(1173): len = 246238, overlap = 101.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000165761
PHY-3002 : Step(1174): len = 252632, overlap = 88.5
PHY-3002 : Step(1175): len = 255299, overlap = 85.25
PHY-3002 : Step(1176): len = 257330, overlap = 86.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002887s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.481161
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.453566s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (98.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.740688s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (96.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.5915e-05
PHY-3002 : Step(1177): len = 244366, overlap = 102.5
PHY-3002 : Step(1178): len = 233993, overlap = 108.25
PHY-3002 : Step(1179): len = 223971, overlap = 122.25
PHY-3002 : Step(1180): len = 216139, overlap = 133.25
PHY-3002 : Step(1181): len = 209595, overlap = 144.25
PHY-3002 : Step(1182): len = 203591, overlap = 150.5
PHY-3002 : Step(1183): len = 199639, overlap = 161
PHY-3002 : Step(1184): len = 196294, overlap = 165.25
PHY-3002 : Step(1185): len = 194315, overlap = 167.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.10706e-05
PHY-3002 : Step(1186): len = 208492, overlap = 145.75
PHY-3002 : Step(1187): len = 216396, overlap = 127.75
PHY-3002 : Step(1188): len = 217539, overlap = 127
PHY-3002 : Step(1189): len = 219468, overlap = 122.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.21412e-05
PHY-3002 : Step(1190): len = 229539, overlap = 112.5
PHY-3002 : Step(1191): len = 238573, overlap = 97.25
PHY-3002 : Step(1192): len = 240508, overlap = 96.75
PHY-3002 : Step(1193): len = 243012, overlap = 97
PHY-3002 : Step(1194): len = 244361, overlap = 94.5
PHY-3002 : Step(1195): len = 245813, overlap = 92.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000124282
PHY-3002 : Step(1196): len = 255025, overlap = 91.75
PHY-3002 : Step(1197): len = 258339, overlap = 96
PHY-3002 : Step(1198): len = 261113, overlap = 97.75
PHY-3002 : Step(1199): len = 262924, overlap = 99
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000248565
PHY-3002 : Step(1200): len = 268681, overlap = 98
PHY-3002 : Step(1201): len = 271607, overlap = 99.25
PHY-3002 : Step(1202): len = 273301, overlap = 96.5
PHY-3002 : Step(1203): len = 274495, overlap = 91.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.481161
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.329355s wall, 1.310408s user + 0.000000s system = 1.310408s CPU (98.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.700688s wall, 0.686404s user + 0.000000s system = 0.686404s CPU (98.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000104682
PHY-3002 : Step(1204): len = 275614, overlap = 149.75
PHY-3002 : Step(1205): len = 265281, overlap = 150.25
PHY-3002 : Step(1206): len = 254310, overlap = 154.5
PHY-3002 : Step(1207): len = 242644, overlap = 163.75
PHY-3002 : Step(1208): len = 235600, overlap = 168.25
PHY-3002 : Step(1209): len = 228966, overlap = 165.5
PHY-3002 : Step(1210): len = 220774, overlap = 177.25
PHY-3002 : Step(1211): len = 214684, overlap = 187.25
PHY-3002 : Step(1212): len = 210744, overlap = 193.5
PHY-3002 : Step(1213): len = 208040, overlap = 200.25
PHY-3002 : Step(1214): len = 206502, overlap = 199.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000206461
PHY-3002 : Step(1215): len = 217582, overlap = 181.75
PHY-3002 : Step(1216): len = 224110, overlap = 169.25
PHY-3002 : Step(1217): len = 227229, overlap = 166.25
PHY-3002 : Step(1218): len = 228731, overlap = 163.5
PHY-3002 : Step(1219): len = 230942, overlap = 162.25
PHY-3002 : Step(1220): len = 233118, overlap = 157.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000400456
PHY-3002 : Step(1221): len = 241141, overlap = 150.75
PHY-3002 : Step(1222): len = 244370, overlap = 147
PHY-3002 : Step(1223): len = 248394, overlap = 142
PHY-3002 : Step(1224): len = 251541, overlap = 141.5
PHY-3002 : Step(1225): len = 254102, overlap = 137
PHY-3002 : Step(1226): len = 256096, overlap = 136
PHY-3002 : Step(1227): len = 257703, overlap = 135.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000788007
PHY-3002 : Step(1228): len = 262525, overlap = 128.25
PHY-3002 : Step(1229): len = 264491, overlap = 129.25
PHY-3002 : Step(1230): len = 268143, overlap = 125.5
PHY-3002 : Step(1231): len = 269841, overlap = 125.5
PHY-3002 : Step(1232): len = 271125, overlap = 128.5
PHY-3002 : Step(1233): len = 273453, overlap = 126.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00146579
PHY-3002 : Step(1234): len = 276372, overlap = 124.5
PHY-3002 : Step(1235): len = 277709, overlap = 122.5
PHY-3002 : Step(1236): len = 278694, overlap = 124.75
PHY-3002 : Step(1237): len = 279961, overlap = 122.75
PHY-3002 : Step(1238): len = 281655, overlap = 122.5
PHY-3002 : Step(1239): len = 282470, overlap = 123.75
PHY-3002 : Step(1240): len = 283211, overlap = 123
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00255421
PHY-3002 : Step(1241): len = 284293, overlap = 122.75
PHY-3002 : Step(1242): len = 285476, overlap = 121.75
PHY-3002 : Step(1243): len = 286216, overlap = 121.25
PHY-3002 : Step(1244): len = 286828, overlap = 118.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.474261s wall, 0.390002s user + 0.296402s system = 0.686404s CPU (144.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.481161
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.476445s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (99.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.735874s wall, 0.702005s user + 0.015600s system = 0.717605s CPU (97.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00028344
PHY-3002 : Step(1245): len = 282037, overlap = 102.5
PHY-3002 : Step(1246): len = 279382, overlap = 103.25
PHY-3002 : Step(1247): len = 272995, overlap = 120.5
PHY-3002 : Step(1248): len = 269774, overlap = 125.25
PHY-3002 : Step(1249): len = 267185, overlap = 123.25
PHY-3002 : Step(1250): len = 264956, overlap = 125.75
PHY-3002 : Step(1251): len = 263840, overlap = 126.5
PHY-3002 : Step(1252): len = 262414, overlap = 128.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000566881
PHY-3002 : Step(1253): len = 267254, overlap = 124.25
PHY-3002 : Step(1254): len = 267861, overlap = 127.5
PHY-3002 : Step(1255): len = 270661, overlap = 121
PHY-3002 : Step(1256): len = 272387, overlap = 115
PHY-3002 : Step(1257): len = 273286, overlap = 113.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0010537
PHY-3002 : Step(1258): len = 277091, overlap = 108
PHY-3002 : Step(1259): len = 277868, overlap = 112.25
PHY-3002 : Step(1260): len = 279930, overlap = 109.75
PHY-3002 : Step(1261): len = 281138, overlap = 105.75
PHY-3002 : Step(1262): len = 282145, overlap = 105
PHY-3002 : Step(1263): len = 283333, overlap = 102.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030418s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (102.6%)

PHY-3001 : Legalized: Len = 293539, Over = 0
PHY-3001 : Final: Len = 293539, Over = 0
RUN-1003 : finish command "place" in  24.865465s wall, 33.041012s user + 1.466409s system = 34.507421s CPU (138.8%)

RUN-1004 : used memory is 851 MB, reserved memory is 947 MB, peak memory is 991 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2957 to 2164
PHY-1001 : Pin misalignment score is improved from 2164 to 2119
PHY-1001 : Pin misalignment score is improved from 2119 to 2111
PHY-1001 : Pin misalignment score is improved from 2111 to 2111
PHY-1001 : Pin local connectivity score is improved from 477 to 0
PHY-1001 : Pin misalignment score is improved from 2396 to 2118
PHY-1001 : Pin misalignment score is improved from 2118 to 2107
PHY-1001 : Pin misalignment score is improved from 2107 to 2106
PHY-1001 : Pin misalignment score is improved from 2106 to 2106
PHY-1001 : Pin local connectivity score is improved from 235 to 0
PHY-1001 : End pin swap;  3.501100s wall, 3.416422s user + 0.015600s system = 3.432022s CPU (98.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2044 instances
RUN-1001 : 968 mslices, 969 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5866 nets
RUN-1001 : 3261 nets have 2 pins
RUN-1001 : 2085 nets have [3 - 5] pins
RUN-1001 : 302 nets have [6 - 10] pins
RUN-1001 : 61 nets have [11 - 20] pins
RUN-1001 : 154 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 373384, over cnt = 1776(22%), over = 3661, worst = 10
PHY-1002 : len = 384376, over cnt = 1502(18%), over = 2436, worst = 5
PHY-1002 : len = 394144, over cnt = 1423(17%), over = 1959, worst = 3
PHY-1002 : len = 419072, over cnt = 1130(14%), over = 1229, worst = 3
PHY-1002 : len = 439880, over cnt = 926(11%), over = 956, worst = 2
PHY-1002 : len = 456896, over cnt = 864(10%), over = 877, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 23633, tnet num: 5864, tinst num: 2042, tnode num: 29240, tedge num: 39170.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 128 out of 5866 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.247473s wall, 6.193240s user + 0.000000s system = 6.193240s CPU (99.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.110500s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (98.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 84040, over cnt = 36(0%), over = 37, worst = 2
PHY-1001 : End Routed; 2.328646s wall, 2.246414s user + 0.000000s system = 2.246414s CPU (96.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 82872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.075455s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (103.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 82872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.013448s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (232.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 82872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.013656s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (114.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 82872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.014040s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (222.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 82872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.013687s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (114.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 726960, over cnt = 2358(1%), over = 2475, worst = 4
PHY-1001 : End Routed; 32.655073s wall, 37.097038s user + 0.265202s system = 37.362240s CPU (114.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 637952, over cnt = 1286(0%), over = 1290, worst = 2
PHY-1001 : End DR Iter 1; 37.487692s wall, 36.675835s user + 0.000000s system = 36.675835s CPU (97.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 625696, over cnt = 603(0%), over = 603, worst = 1
PHY-1001 : End DR Iter 2; 9.618732s wall, 9.453661s user + 0.000000s system = 9.453661s CPU (98.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 627232, over cnt = 315(0%), over = 315, worst = 1
PHY-1001 : End DR Iter 3; 3.116608s wall, 3.057620s user + 0.000000s system = 3.057620s CPU (98.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 632368, over cnt = 154(0%), over = 154, worst = 1
PHY-1001 : End DR Iter 4; 2.832008s wall, 2.792418s user + 0.000000s system = 2.792418s CPU (98.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 637840, over cnt = 61(0%), over = 61, worst = 1
PHY-1001 : End DR Iter 5; 2.085350s wall, 2.059213s user + 0.000000s system = 2.059213s CPU (98.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 641584, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 6; 3.643851s wall, 3.634823s user + 0.000000s system = 3.634823s CPU (99.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 643768, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 7; 3.436663s wall, 3.400822s user + 0.000000s system = 3.400822s CPU (99.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 644288, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 8; 2.263387s wall, 2.262014s user + 0.000000s system = 2.262014s CPU (99.9%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 644288, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 9; 1.979478s wall, 1.965613s user + 0.000000s system = 1.965613s CPU (99.3%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 644288, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 10; 1.990940s wall, 1.934412s user + 0.015600s system = 1.950012s CPU (97.9%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 644256, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 9; 2.035411s wall, 2.028013s user + 0.000000s system = 2.028013s CPU (99.6%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 644256, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 10; 1.927612s wall, 1.856412s user + 0.000000s system = 1.856412s CPU (96.3%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 644256, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 11; 1.780713s wall, 1.731611s user + 0.015600s system = 1.747211s CPU (98.1%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 644256, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 12; 1.796049s wall, 1.809612s user + 0.000000s system = 1.809612s CPU (100.8%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 644256, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 13; 1.766663s wall, 1.747211s user + 0.000000s system = 1.747211s CPU (98.9%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 644392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 644392
PHY-1001 : End DC Iter 1; 0.307112s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (96.5%)

PHY-1001 : 5 feed throughs used by 4 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  120.314668s wall, 123.287590s user + 0.343202s system = 123.630792s CPU (102.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  130.196153s wall, 133.022053s user + 0.390002s system = 133.412055s CPU (102.5%)

RUN-1004 : used memory is 818 MB, reserved memory is 947 MB, peak memory is 991 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 3848   out of   4480   85.89%
#reg                 2894   out of   4480   64.60%
#le                  3848
  #lut only           954   out of   3848   24.79%
  #reg only             0   out of   3848    0.00%
  #lut&reg           2894   out of   3848   75.21%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.020048s wall, 2.964019s user + 0.046800s system = 3.010819s CPU (99.7%)

RUN-1004 : used memory is 818 MB, reserved memory is 947 MB, peak memory is 991 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 23633, tnet num: 5864, tinst num: 2046, tnode num: 29240, tedge num: 39170.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.611618s wall, 3.588023s user + 0.015600s system = 3.603623s CPU (99.8%)

RUN-1004 : used memory is 822 MB, reserved memory is 981 MB, peak memory is 991 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2048
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5866, pip num: 54690
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 933 valid insts, and 153483 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  13.169110s wall, 25.256562s user + 0.046800s system = 25.303362s CPU (192.1%)

RUN-1004 : used memory is 831 MB, reserved memory is 982 MB, peak memory is 991 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.901896s wall, 1.216808s user + 0.031200s system = 1.248008s CPU (65.6%)

RUN-1004 : used memory is 854 MB, reserved memory is 1021 MB, peak memory is 991 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  7.689715s wall, 1.747211s user + 0.093601s system = 1.840812s CPU (23.9%)

RUN-1004 : used memory is 841 MB, reserved memory is 1022 MB, peak memory is 991 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.174246s wall, 0.312002s user + 0.031200s system = 0.343202s CPU (15.8%)

RUN-1004 : used memory is 846 MB, reserved memory is 1033 MB, peak memory is 991 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  12.627037s wall, 3.837625s user + 0.218401s system = 4.056026s CPU (32.1%)

RUN-1004 : used memory is 835 MB, reserved memory is 1022 MB, peak memory is 991 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(26)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 34 in CPLD_SOC_AHB_TOP.v(91)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 51 in CPLD_SOC_AHB_TOP.v(92)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(50)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(50)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top CPLD_SOC_AHB_TOP" in  1.042477s wall, 0.405603s user + 0.078001s system = 0.483603s CPU (46.4%)

RUN-1004 : used memory is 384 MB, reserved memory is 861 MB, peak memory is 991 MB
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P141;  "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P128;  "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P127;  "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P126;  "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P125;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P25;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P121;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P113;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P107;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P44;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P47;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P52;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P117;  "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P115;  "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P112;  "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P111;  "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P89; "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P33; "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P65; "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67; "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P69; "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P1;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P85; "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P87; "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P82; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P86; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P94; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P68; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P81; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P95; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(50)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(29)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[2]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "ledout[3]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 11121/519 useful/useless nets, 10256/416 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3751 better
SYN-1014 : Optimize round 2
SYN-1032 : 9776/2969 useful/useless nets, 8911/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9776/0 useful/useless nets, 8911/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.684830s wall, 4.165227s user + 0.202801s system = 4.368028s CPU (76.8%)

RUN-1004 : used memory is 420 MB, reserved memory is 863 MB, peak memory is 991 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Gate Statistics
#Basic gates         4727
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                524
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           3120

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1833   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 32 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  3.063225s wall, 1.778411s user + 0.218401s system = 1.996813s CPU (65.2%)

RUN-1004 : used memory is 452 MB, reserved memory is 866 MB, peak memory is 991 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 102 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9910/1 useful/useless nets, 9047/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 12382/0 useful/useless nets, 11519/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 12380/0 useful/useless nets, 11517/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 13228/0 useful/useless nets, 12365/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 47920, tnet num: 13219, tinst num: 12340, tnode num: 88423, tedge num: 90139.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  4.091477s wall, 1.762811s user + 0.218401s system = 1.981213s CPU (48.4%)

RUN-1004 : used memory is 492 MB, reserved memory is 868 MB, peak memory is 991 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3139 (3.84), #lev = 7 (4.03)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3138 (3.84), #lev = 7 (4.03)
SYN-2581 : Mapping with K=5, #lut = 3138 (3.84), #lev = 7 (4.03)
SYN-3001 : Logic optimization runtime opt =   1.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7539 instances into 3138 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8795/0 useful/useless nets, 7932/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3138 LUT to BLE ...
SYN-4008 : Packed 3138 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 474 SEQ (74986 nodes)...
SYN-4004 : #2: Packed 837 SEQ (1096166 nodes)...
SYN-4004 : #3: Packed 1430 SEQ (744737 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (403 nodes)...
SYN-4004 : #5: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 272 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3138/4510 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 3843   out of   4480   85.78%
#reg                 2894   out of   4480   64.60%
#le                  3843
  #lut only           949   out of   3843   24.69%
  #reg only             0   out of   3843    0.00%
  #lut&reg           2894   out of   3843   75.31%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3843  |3843  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  32.755239s wall, 25.989767s user + 0.592804s system = 26.582570s CPU (81.2%)

RUN-1004 : used memory is 585 MB, reserved memory is 978 MB, peak memory is 991 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 33 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.984597s wall, 2.901619s user + 0.046800s system = 2.948419s CPU (98.8%)

RUN-1004 : used memory is 576 MB, reserved memory is 978 MB, peak memory is 991 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2044 instances
RUN-1001 : 968 mslices, 969 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5866 nets
RUN-1001 : 3261 nets have 2 pins
RUN-1001 : 2085 nets have [3 - 5] pins
RUN-1001 : 302 nets have [6 - 10] pins
RUN-1001 : 61 nets have [11 - 20] pins
RUN-1001 : 154 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2042 instances, 1937 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 23633, tnet num: 5864, tinst num: 2042, tnode num: 29240, tedge num: 39170.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.146848s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (96.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 899984
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 86%, beta_incr = 0.481161
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1264): len = 532071, overlap = 168
PHY-3002 : Step(1265): len = 374876, overlap = 231.75
PHY-3002 : Step(1266): len = 288366, overlap = 265.5
PHY-3002 : Step(1267): len = 234485, overlap = 289.75
PHY-3002 : Step(1268): len = 196151, overlap = 308.75
PHY-3002 : Step(1269): len = 161479, overlap = 321.5
PHY-3002 : Step(1270): len = 133358, overlap = 336.5
PHY-3002 : Step(1271): len = 114565, overlap = 352.25
PHY-3002 : Step(1272): len = 96885.2, overlap = 358.25
PHY-3002 : Step(1273): len = 85386.9, overlap = 366.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.42185e-06
PHY-3002 : Step(1274): len = 83994.7, overlap = 366.25
PHY-3002 : Step(1275): len = 90964.3, overlap = 359.25
PHY-3002 : Step(1276): len = 101830, overlap = 337.25
PHY-3002 : Step(1277): len = 98817.8, overlap = 336.75
PHY-3002 : Step(1278): len = 97864.9, overlap = 338
PHY-3002 : Step(1279): len = 99527.8, overlap = 335
PHY-3002 : Step(1280): len = 99220.7, overlap = 329.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.65866e-06
PHY-3002 : Step(1281): len = 105267, overlap = 322
PHY-3002 : Step(1282): len = 124973, overlap = 311.5
PHY-3002 : Step(1283): len = 124883, overlap = 306
PHY-3002 : Step(1284): len = 125331, overlap = 302
PHY-3002 : Step(1285): len = 128849, overlap = 296.5
PHY-3002 : Step(1286): len = 129636, overlap = 296.25
PHY-3002 : Step(1287): len = 131358, overlap = 291.5
PHY-3002 : Step(1288): len = 134206, overlap = 280.75
PHY-3002 : Step(1289): len = 134353, overlap = 280.25
PHY-3002 : Step(1290): len = 134763, overlap = 277.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.31733e-06
PHY-3002 : Step(1291): len = 140055, overlap = 266.5
PHY-3002 : Step(1292): len = 151374, overlap = 241.5
PHY-3002 : Step(1293): len = 151800, overlap = 239.75
PHY-3002 : Step(1294): len = 152448, overlap = 236.75
PHY-3002 : Step(1295): len = 153616, overlap = 232.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.041e-05
PHY-3002 : Step(1296): len = 164966, overlap = 221.75
PHY-3002 : Step(1297): len = 183564, overlap = 204.75
PHY-3002 : Step(1298): len = 182003, overlap = 206.25
PHY-3002 : Step(1299): len = 182014, overlap = 205.5
PHY-3002 : Step(1300): len = 181838, overlap = 204
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.08201e-05
PHY-3002 : Step(1301): len = 195234, overlap = 176.25
PHY-3002 : Step(1302): len = 207586, overlap = 147.5
PHY-3002 : Step(1303): len = 207015, overlap = 148.25
PHY-3002 : Step(1304): len = 207709, overlap = 151.25
PHY-3002 : Step(1305): len = 207916, overlap = 149.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.14403e-05
PHY-3002 : Step(1306): len = 220383, overlap = 135.5
PHY-3002 : Step(1307): len = 225475, overlap = 121.25
PHY-3002 : Step(1308): len = 227764, overlap = 118
PHY-3002 : Step(1309): len = 229866, overlap = 117
PHY-3002 : Step(1310): len = 231189, overlap = 122.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.28806e-05
PHY-3002 : Step(1311): len = 238637, overlap = 112.75
PHY-3002 : Step(1312): len = 242108, overlap = 107.5
PHY-3002 : Step(1313): len = 244547, overlap = 106
PHY-3002 : Step(1314): len = 245646, overlap = 105.5
PHY-3002 : Step(1315): len = 246238, overlap = 101.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000165761
PHY-3002 : Step(1316): len = 252632, overlap = 88.5
PHY-3002 : Step(1317): len = 255299, overlap = 85.25
PHY-3002 : Step(1318): len = 257330, overlap = 86.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049859s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.481161
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.509914s wall, 1.450809s user + 0.000000s system = 1.450809s CPU (96.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.835149s wall, 0.717605s user + 0.015600s system = 0.733205s CPU (87.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.5915e-05
PHY-3002 : Step(1319): len = 244366, overlap = 102.5
PHY-3002 : Step(1320): len = 233993, overlap = 108.25
PHY-3002 : Step(1321): len = 223971, overlap = 122.25
PHY-3002 : Step(1322): len = 216139, overlap = 133.25
PHY-3002 : Step(1323): len = 209595, overlap = 144.25
PHY-3002 : Step(1324): len = 203591, overlap = 150.5
PHY-3002 : Step(1325): len = 199639, overlap = 161
PHY-3002 : Step(1326): len = 196294, overlap = 165.25
PHY-3002 : Step(1327): len = 194315, overlap = 167.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.10706e-05
PHY-3002 : Step(1328): len = 208492, overlap = 145.75
PHY-3002 : Step(1329): len = 216396, overlap = 127.75
PHY-3002 : Step(1330): len = 217539, overlap = 127
PHY-3002 : Step(1331): len = 219468, overlap = 122.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.21412e-05
PHY-3002 : Step(1332): len = 229539, overlap = 112.5
PHY-3002 : Step(1333): len = 238573, overlap = 97.25
PHY-3002 : Step(1334): len = 240508, overlap = 96.75
PHY-3002 : Step(1335): len = 243012, overlap = 97
PHY-3002 : Step(1336): len = 244361, overlap = 94.5
PHY-3002 : Step(1337): len = 245813, overlap = 92.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000124282
PHY-3002 : Step(1338): len = 255025, overlap = 91.75
PHY-3002 : Step(1339): len = 258339, overlap = 96
PHY-3002 : Step(1340): len = 261113, overlap = 97.75
PHY-3002 : Step(1341): len = 262924, overlap = 99
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000248565
PHY-3002 : Step(1342): len = 268681, overlap = 98
PHY-3002 : Step(1343): len = 271607, overlap = 99.25
PHY-3002 : Step(1344): len = 273301, overlap = 96.5
PHY-3002 : Step(1345): len = 274495, overlap = 91.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.481161
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.430144s wall, 1.388409s user + 0.015600s system = 1.404009s CPU (98.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.739294s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000104682
PHY-3002 : Step(1346): len = 275614, overlap = 149.75
PHY-3002 : Step(1347): len = 265281, overlap = 150.25
PHY-3002 : Step(1348): len = 254310, overlap = 154.5
PHY-3002 : Step(1349): len = 242644, overlap = 163.75
PHY-3002 : Step(1350): len = 235600, overlap = 168.25
PHY-3002 : Step(1351): len = 228966, overlap = 165.5
PHY-3002 : Step(1352): len = 220774, overlap = 177.25
PHY-3002 : Step(1353): len = 214684, overlap = 187.25
PHY-3002 : Step(1354): len = 210744, overlap = 193.5
PHY-3002 : Step(1355): len = 208040, overlap = 200.25
PHY-3002 : Step(1356): len = 206502, overlap = 199.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000206461
PHY-3002 : Step(1357): len = 217582, overlap = 181.75
PHY-3002 : Step(1358): len = 224110, overlap = 169.25
PHY-3002 : Step(1359): len = 227229, overlap = 166.25
PHY-3002 : Step(1360): len = 228731, overlap = 163.5
PHY-3002 : Step(1361): len = 230942, overlap = 162.25
PHY-3002 : Step(1362): len = 233118, overlap = 157.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000400456
PHY-3002 : Step(1363): len = 241141, overlap = 150.75
PHY-3002 : Step(1364): len = 244370, overlap = 147
PHY-3002 : Step(1365): len = 248394, overlap = 142
PHY-3002 : Step(1366): len = 251541, overlap = 141.5
PHY-3002 : Step(1367): len = 254102, overlap = 137
PHY-3002 : Step(1368): len = 256096, overlap = 136
PHY-3002 : Step(1369): len = 257703, overlap = 135.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000788007
PHY-3002 : Step(1370): len = 262525, overlap = 128.25
PHY-3002 : Step(1371): len = 264491, overlap = 129.25
PHY-3002 : Step(1372): len = 268143, overlap = 125.5
PHY-3002 : Step(1373): len = 269841, overlap = 125.5
PHY-3002 : Step(1374): len = 271125, overlap = 128.5
PHY-3002 : Step(1375): len = 273453, overlap = 126.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00146579
PHY-3002 : Step(1376): len = 276372, overlap = 124.5
PHY-3002 : Step(1377): len = 277709, overlap = 122.5
PHY-3002 : Step(1378): len = 278694, overlap = 124.75
PHY-3002 : Step(1379): len = 279961, overlap = 122.75
PHY-3002 : Step(1380): len = 281655, overlap = 122.5
PHY-3002 : Step(1381): len = 282470, overlap = 123.75
PHY-3002 : Step(1382): len = 283211, overlap = 123
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00255421
PHY-3002 : Step(1383): len = 284293, overlap = 122.75
PHY-3002 : Step(1384): len = 285476, overlap = 121.75
PHY-3002 : Step(1385): len = 286216, overlap = 121.25
PHY-3002 : Step(1386): len = 286828, overlap = 118.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.502170s wall, 0.374402s user + 0.171601s system = 0.546003s CPU (108.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 89%, beta_incr = 0.481161
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.444921s wall, 1.419609s user + 0.000000s system = 1.419609s CPU (98.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.897583s wall, 0.811205s user + 0.000000s system = 0.811205s CPU (90.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00028344
PHY-3002 : Step(1387): len = 282037, overlap = 102.5
PHY-3002 : Step(1388): len = 279382, overlap = 103.25
PHY-3002 : Step(1389): len = 272995, overlap = 120.5
PHY-3002 : Step(1390): len = 269774, overlap = 125.25
PHY-3002 : Step(1391): len = 267185, overlap = 123.25
PHY-3002 : Step(1392): len = 264956, overlap = 125.75
PHY-3002 : Step(1393): len = 263840, overlap = 126.5
PHY-3002 : Step(1394): len = 262414, overlap = 128.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000566881
PHY-3002 : Step(1395): len = 267254, overlap = 124.25
PHY-3002 : Step(1396): len = 267861, overlap = 127.5
PHY-3002 : Step(1397): len = 270661, overlap = 121
PHY-3002 : Step(1398): len = 272387, overlap = 115
PHY-3002 : Step(1399): len = 273286, overlap = 113.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0010537
PHY-3002 : Step(1400): len = 277091, overlap = 108
PHY-3002 : Step(1401): len = 277868, overlap = 112.25
PHY-3002 : Step(1402): len = 279930, overlap = 109.75
PHY-3002 : Step(1403): len = 281138, overlap = 105.75
PHY-3002 : Step(1404): len = 282145, overlap = 105
PHY-3002 : Step(1405): len = 283333, overlap = 102.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032156s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (97.0%)

PHY-3001 : Legalized: Len = 293539, Over = 0
PHY-3001 : Final: Len = 293539, Over = 0
RUN-1003 : finish command "place" in  24.680192s wall, 32.853811s user + 1.497610s system = 34.351420s CPU (139.2%)

RUN-1004 : used memory is 586 MB, reserved memory is 978 MB, peak memory is 991 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2957 to 2164
PHY-1001 : Pin misalignment score is improved from 2164 to 2119
PHY-1001 : Pin misalignment score is improved from 2119 to 2111
PHY-1001 : Pin misalignment score is improved from 2111 to 2111
PHY-1001 : Pin local connectivity score is improved from 477 to 0
PHY-1001 : Pin misalignment score is improved from 2396 to 2118
PHY-1001 : Pin misalignment score is improved from 2118 to 2107
PHY-1001 : Pin misalignment score is improved from 2107 to 2106
PHY-1001 : Pin misalignment score is improved from 2106 to 2106
PHY-1001 : Pin local connectivity score is improved from 235 to 0
PHY-1001 : End pin swap;  3.247904s wall, 3.198021s user + 0.000000s system = 3.198021s CPU (98.5%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2044 instances
RUN-1001 : 968 mslices, 969 lslices, 102 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5866 nets
RUN-1001 : 3261 nets have 2 pins
RUN-1001 : 2085 nets have [3 - 5] pins
RUN-1001 : 302 nets have [6 - 10] pins
RUN-1001 : 61 nets have [11 - 20] pins
RUN-1001 : 154 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 373384, over cnt = 1776(22%), over = 3661, worst = 10
PHY-1002 : len = 384376, over cnt = 1502(18%), over = 2436, worst = 5
PHY-1002 : len = 394144, over cnt = 1423(17%), over = 1959, worst = 3
PHY-1002 : len = 419072, over cnt = 1130(14%), over = 1229, worst = 3
PHY-1002 : len = 439880, over cnt = 926(11%), over = 956, worst = 2
PHY-1002 : len = 456896, over cnt = 864(10%), over = 877, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 23633, tnet num: 5864, tinst num: 2042, tnode num: 29240, tedge num: 39170.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 128 out of 5866 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  7.375154s wall, 6.474042s user + 0.171601s system = 6.645643s CPU (90.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.176626s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (88.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 84040, over cnt = 36(0%), over = 37, worst = 2
PHY-1001 : End Routed; 2.324486s wall, 2.340015s user + 0.000000s system = 2.340015s CPU (100.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 82872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.077208s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (101.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 82872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.014116s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (221.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 82872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.014299s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (109.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 82872, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.014600s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (106.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 82872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.015372s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (101.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 726960, over cnt = 2358(1%), over = 2475, worst = 4
PHY-1001 : End Routed; 33.318800s wall, 37.767842s user + 0.312002s system = 38.079844s CPU (114.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 637952, over cnt = 1286(0%), over = 1290, worst = 2
PHY-1001 : End DR Iter 1; 38.744846s wall, 38.516647s user + 0.000000s system = 38.516647s CPU (99.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 625696, over cnt = 603(0%), over = 603, worst = 1
PHY-1001 : End DR Iter 2; 9.876029s wall, 9.859263s user + 0.000000s system = 9.859263s CPU (99.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 627232, over cnt = 315(0%), over = 315, worst = 1
PHY-1001 : End DR Iter 3; 3.237710s wall, 3.213621s user + 0.031200s system = 3.244821s CPU (100.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 632368, over cnt = 154(0%), over = 154, worst = 1
PHY-1001 : End DR Iter 4; 2.920666s wall, 2.917219s user + 0.000000s system = 2.917219s CPU (99.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 637840, over cnt = 61(0%), over = 61, worst = 1
PHY-1001 : End DR Iter 5; 2.220820s wall, 2.215214s user + 0.000000s system = 2.215214s CPU (99.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 641584, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 6; 3.816131s wall, 3.806424s user + 0.000000s system = 3.806424s CPU (99.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 643768, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 7; 3.576122s wall, 3.556823s user + 0.000000s system = 3.556823s CPU (99.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 644288, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 8; 2.347307s wall, 2.355615s user + 0.000000s system = 2.355615s CPU (100.4%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 644288, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 9; 2.052153s wall, 2.043613s user + 0.000000s system = 2.043613s CPU (99.6%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 644288, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 10; 2.093303s wall, 2.090413s user + 0.000000s system = 2.090413s CPU (99.9%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 644256, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 9; 2.122430s wall, 2.106013s user + 0.000000s system = 2.106013s CPU (99.2%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 644256, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 10; 1.984235s wall, 1.950012s user + 0.000000s system = 1.950012s CPU (98.3%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 644256, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 11; 1.854499s wall, 1.872012s user + 0.000000s system = 1.872012s CPU (100.9%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 644256, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 12; 1.843996s wall, 1.872012s user + 0.000000s system = 1.872012s CPU (101.5%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 644256, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 13; 1.846022s wall, 1.840812s user + 0.000000s system = 1.840812s CPU (99.7%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 644392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 644392
PHY-1001 : End DC Iter 1; 0.318670s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (102.8%)

PHY-1001 : 5 feed throughs used by 4 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  126.164403s wall, 128.232822s user + 0.514803s system = 128.747625s CPU (102.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  136.964237s wall, 138.029685s user + 0.686404s system = 138.716089s CPU (101.3%)

RUN-1004 : used memory is 666 MB, reserved memory is 981 MB, peak memory is 991 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   102
  #input               34
  #output              68
  #inout                0

Utilization Statistics
#lut                 3848   out of   4480   85.89%
#reg                 2894   out of   4480   64.60%
#le                  3848
  #lut only           954   out of   3848   24.79%
  #reg only             0   out of   3848    0.00%
  #lut&reg           2894   out of   3848   75.21%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  102   out of    109   93.58%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  3.363994s wall, 3.026419s user + 0.171601s system = 3.198021s CPU (95.1%)

RUN-1004 : used memory is 682 MB, reserved memory is 981 MB, peak memory is 991 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 23633, tnet num: 5864, tinst num: 2046, tnode num: 29240, tedge num: 39170.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.191763s wall, 3.853225s user + 0.031200s system = 3.884425s CPU (92.7%)

RUN-1004 : used memory is 687 MB, reserved memory is 1016 MB, peak memory is 991 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2048
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5866, pip num: 54690
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 933 valid insts, and 153483 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  13.061392s wall, 21.481338s user + 0.109201s system = 21.590538s CPU (165.3%)

RUN-1004 : used memory is 704 MB, reserved memory is 1016 MB, peak memory is 991 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.822818s wall, 1.372809s user + 0.046800s system = 1.419609s CPU (77.9%)

RUN-1004 : used memory is 770 MB, reserved memory is 1039 MB, peak memory is 991 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  7.626677s wall, 1.918812s user + 0.124801s system = 2.043613s CPU (26.8%)

RUN-1004 : used memory is 771 MB, reserved memory is 1040 MB, peak memory is 991 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.180016s wall, 0.202801s user + 0.078001s system = 0.280802s CPU (12.9%)

RUN-1004 : used memory is 774 MB, reserved memory is 1050 MB, peak memory is 991 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  12.375129s wall, 3.978026s user + 0.327602s system = 4.305628s CPU (34.8%)

RUN-1004 : used memory is 763 MB, reserved memory is 1039 MB, peak memory is 991 MB
GUI-1001 : Download success!
