

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling849372315c13957bc671de4b81b61bb9  /home/pars/Documents/sim_5/cc_base
Extracting PTX file and ptxas options    1: cc_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_5/cc_base
self exe links to: /home/pars/Documents/sim_5/cc_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_5/cc_base
Running md5sum using "md5sum /home/pars/Documents/sim_5/cc_base "
self exe links to: /home/pars/Documents/sim_5/cc_base
Extracting specific PTX file named cc_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z8shortcutiPi : hostFun 0x0x55aab2811dd1, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_base.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z4hookiPKmPKiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8shortcutiPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z8shortcutiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z4hookiPKmPKiPiPb' : regs=18, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z4hookiPKmPKiPiPb : hostFun 0x0x55aab2811c56, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/italy_osm.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 6686493 |E| 14027956
This graph is symmetrized
Launching CUDA CC solver (26120 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4642b6ac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b6a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b698..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b688..

GPGPU-Sim PTX: cudaLaunch for 0x0x55aab2811c56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z4hookiPKmPKiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (cc_base.1.sm_75.ptx:42) @%p1 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (cc_base.1.sm_75.ptx:53) @%p2 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (cc_base.1.sm_75.ptx:59) @%p3 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base.1.sm_75.ptx:97) not.b32 %r33, %r3;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x130 (cc_base.1.sm_75.ptx:75) @%p4 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x170 (cc_base.1.sm_75.ptx:84) @%p5 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a8 (cc_base.1.sm_75.ptx:94) @%p6 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base.1.sm_75.ptx:97) not.b32 %r33, %r3;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c8 (cc_base.1.sm_75.ptx:100) @%p7 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x210 (cc_base.1.sm_75.ptx:114) @%p8 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x250 (cc_base.1.sm_75.ptx:123) @%p9 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x290 (cc_base.1.sm_75.ptx:136) @%p10 bra $L__BB0_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2d0 (cc_base.1.sm_75.ptx:145) @%p11 bra $L__BB0_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x310 (cc_base.1.sm_75.ptx:158) @%p12 bra $L__BB0_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x350 (cc_base.1.sm_75.ptx:167) @%p13 bra $L__BB0_19;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x390 (cc_base.1.sm_75.ptx:180) @%p14 bra $L__BB0_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3d0 (cc_base.1.sm_75.ptx:189) @%p15 bra $L__BB0_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x400 (cc_base.1.sm_75.ptx:198) @%p16 bra $L__BB0_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base.1.sm_75.ptx:201) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z4hookiPKmPKiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4hookiPKmPKiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 1: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 997401
gpu_sim_insn = 444259632
gpu_ipc =     445.4173
gpu_tot_sim_cycle = 997401
gpu_tot_sim_insn = 444259632
gpu_tot_ipc =     445.4173
gpu_tot_issued_cta = 26120
gpu_occupancy = 68.9760% 
gpu_tot_occupancy = 68.9760% 
max_total_param_size = 0
gpu_stall_dramfull = 5253
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.3709
partiton_level_parallism_total  =       7.3709
partiton_level_parallism_util =       7.4228
partiton_level_parallism_util_total  =       7.4228
L2_BW  =     321.9605 GB/Sec
L2_BW_total  =     321.9605 GB/Sec
gpu_total_sim_rate=41793

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 562127, Miss = 178003, Miss_rate = 0.317, Pending_hits = 67263, Reservation_fails = 106758
	L1D_cache_core[1]: Access = 563186, Miss = 177908, Miss_rate = 0.316, Pending_hits = 67434, Reservation_fails = 110645
	L1D_cache_core[2]: Access = 568596, Miss = 179817, Miss_rate = 0.316, Pending_hits = 68061, Reservation_fails = 111040
	L1D_cache_core[3]: Access = 563543, Miss = 177375, Miss_rate = 0.315, Pending_hits = 67152, Reservation_fails = 113302
	L1D_cache_core[4]: Access = 568048, Miss = 178967, Miss_rate = 0.315, Pending_hits = 68244, Reservation_fails = 114128
	L1D_cache_core[5]: Access = 575413, Miss = 181814, Miss_rate = 0.316, Pending_hits = 69468, Reservation_fails = 118338
	L1D_cache_core[6]: Access = 570110, Miss = 179671, Miss_rate = 0.315, Pending_hits = 68502, Reservation_fails = 115331
	L1D_cache_core[7]: Access = 564478, Miss = 177930, Miss_rate = 0.315, Pending_hits = 67492, Reservation_fails = 111646
	L1D_cache_core[8]: Access = 564695, Miss = 178342, Miss_rate = 0.316, Pending_hits = 67151, Reservation_fails = 104595
	L1D_cache_core[9]: Access = 567992, Miss = 179585, Miss_rate = 0.316, Pending_hits = 68025, Reservation_fails = 112201
	L1D_cache_core[10]: Access = 567504, Miss = 178145, Miss_rate = 0.314, Pending_hits = 67385, Reservation_fails = 106926
	L1D_cache_core[11]: Access = 566438, Miss = 178984, Miss_rate = 0.316, Pending_hits = 67721, Reservation_fails = 108889
	L1D_cache_core[12]: Access = 573128, Miss = 178802, Miss_rate = 0.312, Pending_hits = 67850, Reservation_fails = 111290
	L1D_cache_core[13]: Access = 568331, Miss = 180031, Miss_rate = 0.317, Pending_hits = 68577, Reservation_fails = 110360
	L1D_cache_core[14]: Access = 565593, Miss = 178237, Miss_rate = 0.315, Pending_hits = 67941, Reservation_fails = 107079
	L1D_cache_core[15]: Access = 564514, Miss = 177569, Miss_rate = 0.315, Pending_hits = 66594, Reservation_fails = 111445
	L1D_cache_core[16]: Access = 561702, Miss = 176317, Miss_rate = 0.314, Pending_hits = 65808, Reservation_fails = 107186
	L1D_cache_core[17]: Access = 569953, Miss = 180297, Miss_rate = 0.316, Pending_hits = 68948, Reservation_fails = 112575
	L1D_cache_core[18]: Access = 563417, Miss = 178153, Miss_rate = 0.316, Pending_hits = 67503, Reservation_fails = 106577
	L1D_cache_core[19]: Access = 560911, Miss = 177288, Miss_rate = 0.316, Pending_hits = 66724, Reservation_fails = 113334
	L1D_cache_core[20]: Access = 563876, Miss = 178229, Miss_rate = 0.316, Pending_hits = 67542, Reservation_fails = 111612
	L1D_cache_core[21]: Access = 572395, Miss = 180798, Miss_rate = 0.316, Pending_hits = 68425, Reservation_fails = 112936
	L1D_cache_core[22]: Access = 563447, Miss = 177723, Miss_rate = 0.315, Pending_hits = 67354, Reservation_fails = 115009
	L1D_cache_core[23]: Access = 562037, Miss = 176887, Miss_rate = 0.315, Pending_hits = 66832, Reservation_fails = 109016
	L1D_cache_core[24]: Access = 571532, Miss = 179538, Miss_rate = 0.314, Pending_hits = 67846, Reservation_fails = 107207
	L1D_cache_core[25]: Access = 568518, Miss = 179085, Miss_rate = 0.315, Pending_hits = 67765, Reservation_fails = 108546
	L1D_cache_core[26]: Access = 571044, Miss = 180252, Miss_rate = 0.316, Pending_hits = 68498, Reservation_fails = 107879
	L1D_cache_core[27]: Access = 567554, Miss = 179076, Miss_rate = 0.316, Pending_hits = 67808, Reservation_fails = 115143
	L1D_cache_core[28]: Access = 569693, Miss = 179862, Miss_rate = 0.316, Pending_hits = 68667, Reservation_fails = 114260
	L1D_cache_core[29]: Access = 567939, Miss = 179004, Miss_rate = 0.315, Pending_hits = 67861, Reservation_fails = 110975
	L1D_total_cache_accesses = 17007714
	L1D_total_cache_misses = 5363689
	L1D_total_cache_miss_rate = 0.3154
	L1D_total_cache_pending_hits = 2032441
	L1D_total_cache_reservation_fails = 3326228
	L1D_cache_data_port_util = 0.323
	L1D_cache_fill_port_util = 0.180
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7623540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2032441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2007764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3322798
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3355895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2032441
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1988044
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15019640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1988074

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2842505
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 480293
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3430
ctas_completed 26120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
22001, 21828, 22278, 22192, 22531, 22128, 22723, 23118, 21580, 22763, 22426, 22201, 21718, 21960, 22835, 22056, 22265, 22729, 22643, 22324, 22608, 22178, 22439, 22894, 22636, 22410, 22389, 22518, 22418, 21838, 21395, 22029, 
gpgpu_n_tot_thrd_icount = 689343520
gpgpu_n_tot_w_icount = 21541985
gpgpu_n_stall_shd_mem = 3573077
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5363659
gpgpu_n_mem_write_global = 1988074
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 56320725
gpgpu_n_store_insn = 13505304
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33433600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1615712
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1957365
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4014478	W0_Idle:523966	W0_Scoreboard:92898435	W1:2664739	W2:1188988	W3:703698	W4:499001	W5:371702	W6:300498	W7:240160	W8:197693	W9:165681	W10:137518	W11:108867	W12:88281	W13:69021	W14:52749	W15:42670	W16:31691	W17:24448	W18:20955	W19:18710	W20:18690	W21:21441	W22:25452	W23:32456	W24:45546	W25:61714	W26:87510	W27:127480	W28:194949	W29:307694	W30:552380	W31:1064079	W32:12075524
single_issue_nums: WS0:5369472	WS1:5384774	WS2:5387345	WS3:5400394	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 42909272 {8:5363659,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 79522960 {40:1988074,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 214546360 {40:5363659,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15904592 {8:1988074,}
maxmflatency = 2213 
max_icnt2mem_latency = 899 
maxmrqlatency = 1670 
max_icnt2sh_latency = 177 
averagemflatency = 423 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 88 
avg_icnt2sh_latency = 5 
mrq_lat_table:1005859 	100436 	162631 	300294 	620797 	879193 	1003988 	870122 	416361 	43533 	368 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1851618 	3717405 	1744668 	38040 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5584884 	1543442 	171741 	43647 	8019 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5042742 	1230183 	608518 	331747 	121439 	16936 	168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	926 	64 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      5804      5815      7087      7081      7207      7191      7299      7310      7390      7399      5822      5627      5791      5628      5798      5756 
dram[1]:      5859      5859      7080      7115      7195      7251      7329      7354      7482      7492      5688      5718      5689      5719      5777      5778 
dram[2]:      5837      5825      7032      7090      7163      7210      7238      7318      7342      7427      5596      5657      5597      5658      5787      5822 
dram[3]:      5845      5846      7170      7181      7278      7272      7492      7475      7539      7517      5769      5769      5770      5771      5832      5833 
dram[4]:      5805      5816      7097      7117      7185      7201      7294      7313      7394      7461      5822      5627      5791      5629      5799      5757 
dram[5]:      5858      5859      7094      7111      7202      7231      7325      7331      7456      7516      5688      5718      5690      5720      5778      5779 
dram[6]:      5838      5826      7031      7113      7165      7199      7262      7415      7399      7550      5596      5657      5598      5659      5788      5822 
dram[7]:      5847      5847      7149      7198      7269      7266      7489      7461      7521      7634      5769      5769      5771      5771      5832      5833 
dram[8]:      5805      5816      7099      7106      7195      7201      7373      7307      7560      7507      5822      5627      5791      5629      5799      5757 
dram[9]:      5858      5859      7062      7090      7174      7225      7305      7344      7528      7562      5688      5718      5690      5720      5778      5779 
dram[10]:      5838      5826      7069      7126      7183      7228      7311      7354      7389      7437      5596      5657      5598      5659      5788      5822 
dram[11]:      5847      5847      7159      7171      7269      7324      7463      7463      7461      7681      5769      5769      5771      5771      5832      5833 
average row accesses per activate:
dram[0]:  4.131251  4.166543  4.091187  4.092288  4.151269  4.189445  3.878915  3.898922  4.081325  4.102348  4.131420  4.166420  4.105256  4.237324  4.119223  4.197572 
dram[1]:  4.111306  4.227727  4.104543  4.079486  4.084373  4.062251  3.939230  4.000000  4.094622  4.179911  4.187528  4.236945  4.176373  4.222508  4.153105  4.203821 
dram[2]:  4.228380  4.269402  4.013162  4.101683  4.015056  4.119913  4.057478  4.057389  4.083188  4.073178  4.143215  4.152289  4.084519  4.085054  4.157270  4.166988 
dram[3]:  4.236666  4.219464  3.970960  4.055151  4.196650  4.152046  3.941111  4.239921  4.001842  4.029345  4.146125  4.185532  4.149754  4.190897  4.156886  4.197958 
dram[4]:  4.105471  4.252788  3.996071  4.083081  4.139538  4.101286  4.110442  4.113230  4.091832  4.053674  4.206669  4.115183  4.159088  4.116906  4.221634  4.223160 
dram[5]:  4.168878  4.261103  4.081038  4.123738  4.109669  4.151969  4.152374  4.116932  3.976845  4.054603  4.160101  4.163407  4.106445  4.208748  4.174805  4.136471 
dram[6]:  4.293982  4.231260  4.033585  4.034943  4.033107  4.120556  4.100866  4.126521  4.044343  4.053687  4.246583  4.204791  4.166915  4.116571  4.087520  4.188769 
dram[7]:  4.250306  4.251862  4.033010  4.059768  4.133009  4.165707  4.051744  3.977359  4.021246  4.090857  4.172845  4.243345  4.124981  4.154917  4.150806  4.225382 
dram[8]:  4.202028  4.190768  4.061828  4.081894  4.107560  4.108289  3.946182  4.060281  3.991682  4.153687  4.089938  4.362053  4.152051  4.247291  4.175011  4.092094 
dram[9]:  4.161189  4.174010  3.989999  4.119720  4.097366  4.081897  4.047996  3.959379  4.158270  4.152675  4.183299  4.085005  4.217491  4.201324  4.155513  4.126249 
dram[10]:  4.141609  4.106111  4.018521  4.111386  4.091237  4.162465  3.900260  4.070259  4.040758  4.248442  4.063228  4.134870  4.205171  4.193563  4.150796  4.187463 
dram[11]:  4.072313  4.220411  4.066849  4.097190  4.155310  4.238225  3.909453  3.988001  4.006485  4.162677  4.126302  4.257030  4.107341  4.111209  4.068169  4.189529 
average row locality = 5403582/1311224 = 4.121021
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     25698     25637     25723     25812     25689     25762     26069     26005     25679     25803     25620     25692     25553     25530     25550     25561 
dram[1]:     25680     25515     25743     25821     25910     25919     25884     26061     25735     25680     25650     25640     25502     25465     25572     25553 
dram[2]:     25384     25392     25842     25813     25949     25825     25890     25792     25668     25824     25636     25649     25655     25634     25612     25629 
dram[3]:     25417     25472     26026     25902     25649     25731     25852     25523     25743     25763     25611     25700     25466     25581     25570     25546 
dram[4]:     25594     25483     25948     25845     25718     25875     25586     25616     25728     25734     25578     25783     25484     25649     25537     25614 
dram[5]:     25558     25461     25708     25754     25709     25794     25563     25698     25818     25840     25669     25662     25564     25516     25513     25607 
dram[6]:     25469     25471     25823     25858     25981     25684     25538     25687     25788     25789     25588     25662     25570     25687     25607     25595 
dram[7]:     25424     25558     25766     25825     25625     25741     25677     25967     25741     25834     25584     25612     25644     25642     25605     25555 
dram[8]:     25410     25574     25823     25857     25711     25796     25946     25833     25790     25615     25770     25461     25532     25476     25535     25797 
dram[9]:     25483     25705     25839     25832     25688     25872     25693     25984     25557     25639     25598     25831     25374     25514     25557     25616 
dram[10]:     25570     25775     25916     25768     25769     25759     25954     25817     25837     25597     25770     25748     25463     25551     25712     25647 
dram[11]:     25792     25573     25825     25823     25704     25578     25898     26008     25869     25689     25683     25573     25617     25636     25720     25548 
total dram reads = 4932159
bank skew: 26069/25374 = 1.03
chip skew: 411653/410434 = 1.00
number of total write accesses:
dram[0]:      6075      6028      6027      6142      6040      6133      6224      6188      6019      6155      6026      6004      6007      6087      6003      6051 
dram[1]:      6085      5936      6097      6107      6200      6254      6174      6183      6042      5991      5994      6026      5998      6016      6044      6001 
dram[2]:      5927      5966      6139      6095      6235      6175      6125      6084      5997      6058      6017      6033      6095      6089      6011      6018 
dram[3]:      5951      6009      6199      6074      5990      6120      6116      5902      6100      6118      6051      6058      5969      5998      6006      5996 
dram[4]:      6092      5921      6153      6081      6046      6164      5983      6007      6089      6094      6032      6130      6011      6057      5965      6028 
dram[5]:      5993      5908      6044      6059      6064      6071      5990      6037      6143      6155      6024      6053      6003      5977      5946      6010 
dram[6]:      5904      5945      6155      6186      6158      6066      5990      6040      6113      6133      5970      6003      5993      6046      6029      6044 
dram[7]:      5952      5992      6046      6110      6002      6092      6012      6135      6061      6074      6052      6057      6026      6020      6036      5962 
dram[8]:      5921      6070      6112      6114      6015      6100      6204      6129      6159      6054      6180      5929      6011      5947      5946      6118 
dram[9]:      5924      6022      6100      6047      6051      6150      6050      6216      6060      6031      5954      6107      5923      5985      6055      6085 
dram[10]:      5974      6110      6139      6058      6164      6077      6210      6175      6135      5961      6110      6039      5928      6077      6061      5988 
dram[11]:      6120      5965      6083      6049      6080      5954      6154      6243      6192      6044      6050      5990      6072      6069      6078      6044 
total dram writes = 1162974
bank skew: 6254/5902 = 1.06
chip skew: 97209/96477 = 1.01
average mf latency per bank:
dram[0]:        509       487       506       481       511       492       513       494       508       492       502       488       493       476       502       483
dram[1]:        489       485       476       480       496       491       489       498       485       491       478       481       471       473       485       480
dram[2]:        480       488       480       487       495       494       491       495       488       494       476       489       476       481       484       489
dram[3]:        482       494       486       495       489       499       482       496       490       504       482       493       470       492       480       495
dram[4]:        499       479       501       477       507       490       504       487       505       488       499       475       489       473       499       483
dram[5]:        475       480       468       475       486       490       482       488       483       489       473       473       468       469       474       481
dram[6]:        476       480       474       479       486       485       484       485       485       492       476       484       473       482       479       489
dram[7]:        481       494       476       497       480       498       484       509       488       507       477       491       478       486       480       496
dram[8]:        500       487       501       482       502       492       513       495       505       495       504       485       495       478       507       487
dram[9]:        491       496       489       488       498       489       499       495       503       495       492       489      4640       482       496       490
dram[10]:        486       491       485       484       489       496       494       499       490       492       482       486       474       481       488       492
dram[11]:        492       498       485       493       488       501       492       510       495       503       480       494       479       492       487       499
maximum mf latency per bank:
dram[0]:       1647      1509      1845      1590      1548      1545      1610      1555      1771      1789      1433      1855      1350      1418      1491      1490
dram[1]:       1389      1554      1506      1548      1631      1690      1521      1646      2160      1673      1568      1428      1424      1356      1579      1502
dram[2]:       1494      1468      2213      1489      1556      1521      1533      1421      1480      1636      1292      1439      1531      1648      1559      1641
dram[3]:       1409      1621      1602      1560      1631      1633      1653      1641      1687      1775      1576      1629      1330      1455      1517      1598
dram[4]:       1565      1559      1546      1779      1671      1584      1566      1578      1738      1791      1595      1563      1496      1636      1506      1447
dram[5]:       1403      1494      1675      1540      1562      1660      1573      1597      1578      1717      1601      1499      1241      1519      1505      1425
dram[6]:       1584      1547      1661      1488      1558      1638      1370      1729      1509      1789      1385      1675      1374      1416      1593      1572
dram[7]:       1544      1550      1586      1592      1620      1632      1712      1645      1717      1634      1494      1548      1656      1439      1476      1868
dram[8]:       1513      1555      1577      1550      1571      1591      1589      1598      1760      1891      1400      1542      1391      1369      1636      1580
dram[9]:       1443      1814      1529      1558      1585      1570      1571      1616      1655      1721      1713      1432      1262      1602      1822      1494
dram[10]:       1511      1511      1570      1645      1540      1549      1420      1409      1486      1790      1448      1682      1339      1698      1520      1913
dram[11]:       1479      1597      1592      1613      1663      1638      2046      1969      1520      1698      1539      1722      1387      1488      1651      1464

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557802 n_nop=1849811 n_act=109820 n_pre=109804 n_ref_event=0 n_req=450897 n_rd=411383 n_rd_L2_A=0 n_write=0 n_wr_bk=97209 bw_util=0.7954
n_activity=2534656 dram_eff=0.8026
bk0: 25698a 1230229i bk1: 25637a 1223297i bk2: 25723a 1211832i bk3: 25812a 1174915i bk4: 25689a 1229079i bk5: 25762a 1198075i bk6: 26069a 1163187i bk7: 26005a 1154082i bk8: 25679a 1240452i bk9: 25803a 1204083i bk10: 25620a 1226904i bk11: 25692a 1195289i bk12: 25553a 1230904i bk13: 25530a 1215152i bk14: 25550a 1237759i bk15: 25561a 1217166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756459
Row_Buffer_Locality_read = 0.812416
Row_Buffer_Locality_write = 0.173888
Bank_Level_Parallism = 8.703291
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.322844
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.795358 
total_CMD = 2557802 
util_bw = 2034368 
Wasted_Col = 480715 
Wasted_Row = 12787 
Idle = 29932 

BW Util Bottlenecks: 
RCDc_limit = 436337 
RCDWRc_limit = 98540 
WTRc_limit = 628604 
RTWc_limit = 1315131 
CCDLc_limit = 367954 
rwq = 0 
CCDLc_limit_alone = 211918 
WTRc_limit_alone = 592114 
RTWc_limit_alone = 1195585 

Commands details: 
total_CMD = 2557802 
n_nop = 1849811 
Read = 411383 
Write = 0 
L2_Alloc = 0 
L2_WB = 97209 
n_act = 109820 
n_pre = 109804 
n_ref = 0 
n_req = 450897 
total_req = 508592 

Dual Bus Interface Util: 
issued_total_row = 219624 
issued_total_col = 508592 
Row_Bus_Util =  0.085864 
CoL_Bus_Util = 0.198839 
Either_Row_CoL_Bus_Util = 0.276797 
Issued_on_Two_Bus_Simul_Util = 0.007907 
issued_two_Eff = 0.028567 
queue_avg = 39.987801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.9878
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557802 n_nop=1850953 n_act=109224 n_pre=109208 n_ref_event=0 n_req=450706 n_rd=411330 n_rd_L2_A=0 n_write=0 n_wr_bk=97148 bw_util=0.7952
n_activity=2534388 dram_eff=0.8025
bk0: 25680a 1214204i bk1: 25515a 1240634i bk2: 25743a 1221552i bk3: 25821a 1189063i bk4: 25910a 1187974i bk5: 25919a 1150384i bk6: 25884a 1183789i bk7: 26061a 1160062i bk8: 25735a 1243808i bk9: 25680a 1242883i bk10: 25650a 1243743i bk11: 25640a 1222262i bk12: 25502a 1269570i bk13: 25465a 1253198i bk14: 25572a 1234888i bk15: 25553a 1260877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757678
Row_Buffer_Locality_read = 0.813554
Row_Buffer_Locality_write = 0.173989
Bank_Level_Parallism = 8.638289
Bank_Level_Parallism_Col = 6.635753
Bank_Level_Parallism_Ready = 2.316347
write_to_read_ratio_blp_rw_average = 0.456239
GrpLevelPara = 3.424682 

BW Util details:
bwutil = 0.795180 
total_CMD = 2557802 
util_bw = 2033912 
Wasted_Col = 479965 
Wasted_Row = 13744 
Idle = 30181 

BW Util Bottlenecks: 
RCDc_limit = 432468 
RCDWRc_limit = 98166 
WTRc_limit = 624131 
RTWc_limit = 1309030 
CCDLc_limit = 368429 
rwq = 0 
CCDLc_limit_alone = 211698 
WTRc_limit_alone = 587090 
RTWc_limit_alone = 1189340 

Commands details: 
total_CMD = 2557802 
n_nop = 1850953 
Read = 411330 
Write = 0 
L2_Alloc = 0 
L2_WB = 97148 
n_act = 109224 
n_pre = 109208 
n_ref = 0 
n_req = 450706 
total_req = 508478 

Dual Bus Interface Util: 
issued_total_row = 218432 
issued_total_col = 508478 
Row_Bus_Util =  0.085398 
CoL_Bus_Util = 0.198795 
Either_Row_CoL_Bus_Util = 0.276350 
Issued_on_Two_Bus_Simul_Util = 0.007843 
issued_two_Eff = 0.028381 
queue_avg = 39.997234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.9972
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557802 n_nop=1850528 n_act=109603 n_pre=109587 n_ref_event=0 n_req=450595 n_rd=411194 n_rd_L2_A=0 n_write=0 n_wr_bk=97064 bw_util=0.7948
n_activity=2534415 dram_eff=0.8022
bk0: 25384a 1260580i bk1: 25392a 1238240i bk2: 25842a 1183272i bk3: 25813a 1189810i bk4: 25949a 1149981i bk5: 25825a 1172968i bk6: 25890a 1208463i bk7: 25792a 1201765i bk8: 25668a 1252241i bk9: 25824a 1210538i bk10: 25636a 1253459i bk11: 25649a 1200759i bk12: 25655a 1217178i bk13: 25634a 1203160i bk14: 25612a 1250152i bk15: 25629a 1220255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756777
Row_Buffer_Locality_read = 0.812813
Row_Buffer_Locality_write = 0.171975
Bank_Level_Parallism = 8.680460
Bank_Level_Parallism_Col = 6.663231
Bank_Level_Parallism_Ready = 2.330850
write_to_read_ratio_blp_rw_average = 0.455572
GrpLevelPara = 3.427157 

BW Util details:
bwutil = 0.794836 
total_CMD = 2557802 
util_bw = 2033032 
Wasted_Col = 480469 
Wasted_Row = 14077 
Idle = 30224 

BW Util Bottlenecks: 
RCDc_limit = 436866 
RCDWRc_limit = 97094 
WTRc_limit = 625256 
RTWc_limit = 1294681 
CCDLc_limit = 365408 
rwq = 0 
CCDLc_limit_alone = 209770 
WTRc_limit_alone = 589289 
RTWc_limit_alone = 1175010 

Commands details: 
total_CMD = 2557802 
n_nop = 1850528 
Read = 411194 
Write = 0 
L2_Alloc = 0 
L2_WB = 97064 
n_act = 109603 
n_pre = 109587 
n_ref = 0 
n_req = 450595 
total_req = 508258 

Dual Bus Interface Util: 
issued_total_row = 219190 
issued_total_col = 508258 
Row_Bus_Util =  0.085695 
CoL_Bus_Util = 0.198709 
Either_Row_CoL_Bus_Util = 0.276516 
Issued_on_Two_Bus_Simul_Util = 0.007887 
issued_two_Eff = 0.028524 
queue_avg = 40.184772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.1848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557802 n_nop=1852910 n_act=108993 n_pre=108977 n_ref_event=0 n_req=449733 n_rd=410552 n_rd_L2_A=0 n_write=0 n_wr_bk=96657 bw_util=0.7932
n_activity=2533416 dram_eff=0.8008
bk0: 25417a 1260587i bk1: 25472a 1229553i bk2: 26026a 1165895i bk3: 25902a 1184054i bk4: 25649a 1225306i bk5: 25731a 1198729i bk6: 25852a 1212069i bk7: 25523a 1259839i bk8: 25743a 1200681i bk9: 25763a 1200030i bk10: 25611a 1221649i bk11: 25700a 1201866i bk12: 25466a 1247440i bk13: 25581a 1218669i bk14: 25570a 1240957i bk15: 25546a 1243903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757667
Row_Buffer_Locality_read = 0.813758
Row_Buffer_Locality_write = 0.169929
Bank_Level_Parallism = 8.644224
Bank_Level_Parallism_Col = 6.655780
Bank_Level_Parallism_Ready = 2.326092
write_to_read_ratio_blp_rw_average = 0.457505
GrpLevelPara = 3.423509 

BW Util details:
bwutil = 0.793195 
total_CMD = 2557802 
util_bw = 2028836 
Wasted_Col = 482905 
Wasted_Row = 14811 
Idle = 31250 

BW Util Bottlenecks: 
RCDc_limit = 434866 
RCDWRc_limit = 97740 
WTRc_limit = 620962 
RTWc_limit = 1309972 
CCDLc_limit = 363680 
rwq = 0 
CCDLc_limit_alone = 210832 
WTRc_limit_alone = 585951 
RTWc_limit_alone = 1192135 

Commands details: 
total_CMD = 2557802 
n_nop = 1852910 
Read = 410552 
Write = 0 
L2_Alloc = 0 
L2_WB = 96657 
n_act = 108993 
n_pre = 108977 
n_ref = 0 
n_req = 449733 
total_req = 507209 

Dual Bus Interface Util: 
issued_total_row = 217970 
issued_total_col = 507209 
Row_Bus_Util =  0.085218 
CoL_Bus_Util = 0.198299 
Either_Row_CoL_Bus_Util = 0.275585 
Issued_on_Two_Bus_Simul_Util = 0.007931 
issued_two_Eff = 0.028780 
queue_avg = 39.764503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.7645
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557802 n_nop=1852332 n_act=108970 n_pre=108954 n_ref_event=0 n_req=449931 n_rd=410772 n_rd_L2_A=0 n_write=0 n_wr_bk=96853 bw_util=0.7938
n_activity=2534498 dram_eff=0.8011
bk0: 25594a 1230686i bk1: 25483a 1257162i bk2: 25948a 1173716i bk3: 25845a 1186841i bk4: 25718a 1238302i bk5: 25875a 1180043i bk6: 25586a 1262249i bk7: 25616a 1220782i bk8: 25728a 1243212i bk9: 25734a 1195108i bk10: 25578a 1235958i bk11: 25783a 1193354i bk12: 25484a 1238695i bk13: 25649a 1200127i bk14: 25537a 1246451i bk15: 25614a 1221962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757825
Row_Buffer_Locality_read = 0.813683
Row_Buffer_Locality_write = 0.171889
Bank_Level_Parallism = 8.638529
Bank_Level_Parallism_Col = 6.646359
Bank_Level_Parallism_Ready = 2.326474
write_to_read_ratio_blp_rw_average = 0.453251
GrpLevelPara = 3.415216 

BW Util details:
bwutil = 0.793846 
total_CMD = 2557802 
util_bw = 2030500 
Wasted_Col = 481178 
Wasted_Row = 15366 
Idle = 30758 

BW Util Bottlenecks: 
RCDc_limit = 433246 
RCDWRc_limit = 98146 
WTRc_limit = 628224 
RTWc_limit = 1286017 
CCDLc_limit = 361902 
rwq = 0 
CCDLc_limit_alone = 208957 
WTRc_limit_alone = 591690 
RTWc_limit_alone = 1169606 

Commands details: 
total_CMD = 2557802 
n_nop = 1852332 
Read = 410772 
Write = 0 
L2_Alloc = 0 
L2_WB = 96853 
n_act = 108970 
n_pre = 108954 
n_ref = 0 
n_req = 449931 
total_req = 507625 

Dual Bus Interface Util: 
issued_total_row = 217924 
issued_total_col = 507625 
Row_Bus_Util =  0.085200 
CoL_Bus_Util = 0.198461 
Either_Row_CoL_Bus_Util = 0.275811 
Issued_on_Two_Bus_Simul_Util = 0.007850 
issued_two_Eff = 0.028462 
queue_avg = 39.326248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.3262
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557802 n_nop=1853480 n_act=108735 n_pre=108719 n_ref_event=0 n_req=449365 n_rd=410434 n_rd_L2_A=0 n_write=0 n_wr_bk=96477 bw_util=0.7927
n_activity=2534311 dram_eff=0.8001
bk0: 25558a 1241834i bk1: 25461a 1240123i bk2: 25708a 1225867i bk3: 25754a 1214945i bk4: 25709a 1199217i bk5: 25794a 1191872i bk6: 25563a 1255816i bk7: 25698a 1232776i bk8: 25818a 1216815i bk9: 25840a 1193896i bk10: 25669a 1230283i bk11: 25662a 1232334i bk12: 25564a 1230062i bk13: 25516a 1230107i bk14: 25513a 1263849i bk15: 25607a 1212602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758043
Row_Buffer_Locality_read = 0.813714
Row_Buffer_Locality_write = 0.171123
Bank_Level_Parallism = 8.603089
Bank_Level_Parallism_Col = 6.615732
Bank_Level_Parallism_Ready = 2.312815
write_to_read_ratio_blp_rw_average = 0.453791
GrpLevelPara = 3.418052 

BW Util details:
bwutil = 0.792729 
total_CMD = 2557802 
util_bw = 2027644 
Wasted_Col = 483985 
Wasted_Row = 15506 
Idle = 30667 

BW Util Bottlenecks: 
RCDc_limit = 435092 
RCDWRc_limit = 97508 
WTRc_limit = 630258 
RTWc_limit = 1292080 
CCDLc_limit = 367242 
rwq = 0 
CCDLc_limit_alone = 214070 
WTRc_limit_alone = 593571 
RTWc_limit_alone = 1175595 

Commands details: 
total_CMD = 2557802 
n_nop = 1853480 
Read = 410434 
Write = 0 
L2_Alloc = 0 
L2_WB = 96477 
n_act = 108735 
n_pre = 108719 
n_ref = 0 
n_req = 449365 
total_req = 506911 

Dual Bus Interface Util: 
issued_total_row = 217454 
issued_total_col = 506911 
Row_Bus_Util =  0.085016 
CoL_Bus_Util = 0.198182 
Either_Row_CoL_Bus_Util = 0.275362 
Issued_on_Two_Bus_Simul_Util = 0.007836 
issued_two_Eff = 0.028457 
queue_avg = 39.244450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.2444
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557802 n_nop=1852476 n_act=109019 n_pre=109003 n_ref_event=0 n_req=450019 n_rd=410797 n_rd_L2_A=0 n_write=0 n_wr_bk=96775 bw_util=0.7938
n_activity=2534260 dram_eff=0.8011
bk0: 25469a 1265215i bk1: 25471a 1252294i bk2: 25823a 1175192i bk3: 25858a 1172331i bk4: 25981a 1185500i bk5: 25684a 1184593i bk6: 25538a 1253624i bk7: 25687a 1251035i bk8: 25788a 1223549i bk9: 25789a 1189235i bk10: 25588a 1263847i bk11: 25662a 1226445i bk12: 25570a 1244916i bk13: 25687a 1207078i bk14: 25607a 1237572i bk15: 25595a 1203825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757764
Row_Buffer_Locality_read = 0.813769
Row_Buffer_Locality_write = 0.171179
Bank_Level_Parallism = 8.635750
Bank_Level_Parallism_Col = 6.650499
Bank_Level_Parallism_Ready = 2.334761
write_to_read_ratio_blp_rw_average = 0.452443
GrpLevelPara = 3.421170 

BW Util details:
bwutil = 0.793763 
total_CMD = 2557802 
util_bw = 2030288 
Wasted_Col = 480368 
Wasted_Row = 15777 
Idle = 31369 

BW Util Bottlenecks: 
RCDc_limit = 432734 
RCDWRc_limit = 98261 
WTRc_limit = 629050 
RTWc_limit = 1284643 
CCDLc_limit = 361224 
rwq = 0 
CCDLc_limit_alone = 209269 
WTRc_limit_alone = 592228 
RTWc_limit_alone = 1169510 

Commands details: 
total_CMD = 2557802 
n_nop = 1852476 
Read = 410797 
Write = 0 
L2_Alloc = 0 
L2_WB = 96775 
n_act = 109019 
n_pre = 109003 
n_ref = 0 
n_req = 450019 
total_req = 507572 

Dual Bus Interface Util: 
issued_total_row = 218022 
issued_total_col = 507572 
Row_Bus_Util =  0.085238 
CoL_Bus_Util = 0.198441 
Either_Row_CoL_Bus_Util = 0.275755 
Issued_on_Two_Bus_Simul_Util = 0.007924 
issued_two_Eff = 0.028736 
queue_avg = 39.604969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.605
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557802 n_nop=1852610 n_act=108941 n_pre=108925 n_ref_event=0 n_req=449849 n_rd=410800 n_rd_L2_A=0 n_write=0 n_wr_bk=96629 bw_util=0.7935
n_activity=2534562 dram_eff=0.8008
bk0: 25424a 1277091i bk1: 25558a 1250416i bk2: 25766a 1210098i bk3: 25825a 1174743i bk4: 25625a 1235446i bk5: 25741a 1203701i bk6: 25677a 1237205i bk7: 25967a 1184423i bk8: 25741a 1236843i bk9: 25834a 1210222i bk10: 25584a 1253373i bk11: 25612a 1235661i bk12: 25644a 1229749i bk13: 25642a 1218702i bk14: 25605a 1218234i bk15: 25555a 1235757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757845
Row_Buffer_Locality_read = 0.813311
Row_Buffer_Locality_write = 0.174345
Bank_Level_Parallism = 8.602518
Bank_Level_Parallism_Col = 6.613029
Bank_Level_Parallism_Ready = 2.333434
write_to_read_ratio_blp_rw_average = 0.450811
GrpLevelPara = 3.422142 

BW Util details:
bwutil = 0.793539 
total_CMD = 2557802 
util_bw = 2029716 
Wasted_Col = 483031 
Wasted_Row = 14679 
Idle = 30376 

BW Util Bottlenecks: 
RCDc_limit = 435920 
RCDWRc_limit = 98405 
WTRc_limit = 631070 
RTWc_limit = 1278235 
CCDLc_limit = 363283 
rwq = 0 
CCDLc_limit_alone = 211587 
WTRc_limit_alone = 594452 
RTWc_limit_alone = 1163157 

Commands details: 
total_CMD = 2557802 
n_nop = 1852610 
Read = 410800 
Write = 0 
L2_Alloc = 0 
L2_WB = 96629 
n_act = 108941 
n_pre = 108925 
n_ref = 0 
n_req = 449849 
total_req = 507429 

Dual Bus Interface Util: 
issued_total_row = 217866 
issued_total_col = 507429 
Row_Bus_Util =  0.085177 
CoL_Bus_Util = 0.198385 
Either_Row_CoL_Bus_Util = 0.275702 
Issued_on_Two_Bus_Simul_Util = 0.007859 
issued_two_Eff = 0.028507 
queue_avg = 40.067219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.0672
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557802 n_nop=1851654 n_act=109217 n_pre=109201 n_ref_event=0 n_req=450324 n_rd=410926 n_rd_L2_A=0 n_write=0 n_wr_bk=97009 bw_util=0.7943
n_activity=2534269 dram_eff=0.8017
bk0: 25410a 1269113i bk1: 25574a 1216045i bk2: 25823a 1188099i bk3: 25857a 1174948i bk4: 25711a 1235028i bk5: 25796a 1182508i bk6: 25946a 1190829i bk7: 25833a 1203445i bk8: 25790a 1209691i bk9: 25615a 1219238i bk10: 25770a 1203470i bk11: 25461a 1286247i bk12: 25532a 1250953i bk13: 25476a 1244514i bk14: 25535a 1250079i bk15: 25797a 1212495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757488
Row_Buffer_Locality_read = 0.813546
Row_Buffer_Locality_write = 0.172801
Bank_Level_Parallism = 8.633114
Bank_Level_Parallism_Col = 6.625021
Bank_Level_Parallism_Ready = 2.317761
write_to_read_ratio_blp_rw_average = 0.452558
GrpLevelPara = 3.421904 

BW Util details:
bwutil = 0.794330 
total_CMD = 2557802 
util_bw = 2031740 
Wasted_Col = 480939 
Wasted_Row = 14492 
Idle = 30631 

BW Util Bottlenecks: 
RCDc_limit = 434011 
RCDWRc_limit = 98326 
WTRc_limit = 631707 
RTWc_limit = 1287063 
CCDLc_limit = 364357 
rwq = 0 
CCDLc_limit_alone = 209373 
WTRc_limit_alone = 594056 
RTWc_limit_alone = 1169730 

Commands details: 
total_CMD = 2557802 
n_nop = 1851654 
Read = 410926 
Write = 0 
L2_Alloc = 0 
L2_WB = 97009 
n_act = 109217 
n_pre = 109201 
n_ref = 0 
n_req = 450324 
total_req = 507935 

Dual Bus Interface Util: 
issued_total_row = 218418 
issued_total_col = 507935 
Row_Bus_Util =  0.085393 
CoL_Bus_Util = 0.198583 
Either_Row_CoL_Bus_Util = 0.276076 
Issued_on_Two_Bus_Simul_Util = 0.007899 
issued_two_Eff = 0.028613 
queue_avg = 39.585892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.5859
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557802 n_nop=1851878 n_act=109293 n_pre=109277 n_ref_event=0 n_req=450012 n_rd=410782 n_rd_L2_A=0 n_write=0 n_wr_bk=96760 bw_util=0.7937
n_activity=2534952 dram_eff=0.8009
bk0: 25483a 1264845i bk1: 25705a 1205481i bk2: 25839a 1185907i bk3: 25832a 1203206i bk4: 25688a 1212218i bk5: 25872a 1159168i bk6: 25693a 1224121i bk7: 25984a 1173332i bk8: 25557a 1229085i bk9: 25639a 1231992i bk10: 25598a 1254427i bk11: 25831a 1209869i bk12: 25374a 1274768i bk13: 25514a 1210194i bk14: 25557a 1218230i bk15: 25616a 1196110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757151
Row_Buffer_Locality_read = 0.813339
Row_Buffer_Locality_write = 0.168799
Bank_Level_Parallism = 8.662790
Bank_Level_Parallism_Col = 6.659330
Bank_Level_Parallism_Ready = 2.326763
write_to_read_ratio_blp_rw_average = 0.457459
GrpLevelPara = 3.428431 

BW Util details:
bwutil = 0.793716 
total_CMD = 2557802 
util_bw = 2030168 
Wasted_Col = 484517 
Wasted_Row = 13668 
Idle = 29449 

BW Util Bottlenecks: 
RCDc_limit = 434545 
RCDWRc_limit = 100093 
WTRc_limit = 631697 
RTWc_limit = 1320390 
CCDLc_limit = 365258 
rwq = 0 
CCDLc_limit_alone = 208467 
WTRc_limit_alone = 594333 
RTWc_limit_alone = 1200963 

Commands details: 
total_CMD = 2557802 
n_nop = 1851878 
Read = 410782 
Write = 0 
L2_Alloc = 0 
L2_WB = 96760 
n_act = 109293 
n_pre = 109277 
n_ref = 0 
n_req = 450012 
total_req = 507542 

Dual Bus Interface Util: 
issued_total_row = 218570 
issued_total_col = 507542 
Row_Bus_Util =  0.085452 
CoL_Bus_Util = 0.198429 
Either_Row_CoL_Bus_Util = 0.275989 
Issued_on_Two_Bus_Simul_Util = 0.007893 
issued_two_Eff = 0.028598 
queue_avg = 39.865425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.8654
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557802 n_nop=1850024 n_act=109713 n_pre=109697 n_ref_event=0 n_req=451105 n_rd=411653 n_rd_L2_A=0 n_write=0 n_wr_bk=97206 bw_util=0.7958
n_activity=2534671 dram_eff=0.803
bk0: 25570a 1241787i bk1: 25775a 1191763i bk2: 25916a 1181794i bk3: 25768a 1177067i bk4: 25769a 1168911i bk5: 25759a 1190035i bk6: 25954a 1174954i bk7: 25817a 1215212i bk8: 25837a 1205083i bk9: 25597a 1255033i bk10: 25770a 1220751i bk11: 25748a 1213070i bk12: 25463a 1271364i bk13: 25551a 1208899i bk14: 25712a 1220952i bk15: 25647a 1234413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756808
Row_Buffer_Locality_read = 0.812840
Row_Buffer_Locality_write = 0.172159
Bank_Level_Parallism = 8.697734
Bank_Level_Parallism_Col = 6.683082
Bank_Level_Parallism_Ready = 2.324857
write_to_read_ratio_blp_rw_average = 0.455579
GrpLevelPara = 3.430006 

BW Util details:
bwutil = 0.795775 
total_CMD = 2557802 
util_bw = 2035436 
Wasted_Col = 477817 
Wasted_Row = 14207 
Idle = 30342 

BW Util Bottlenecks: 
RCDc_limit = 432727 
RCDWRc_limit = 98254 
WTRc_limit = 634399 
RTWc_limit = 1291497 
CCDLc_limit = 364593 
rwq = 0 
CCDLc_limit_alone = 212253 
WTRc_limit_alone = 598086 
RTWc_limit_alone = 1175470 

Commands details: 
total_CMD = 2557802 
n_nop = 1850024 
Read = 411653 
Write = 0 
L2_Alloc = 0 
L2_WB = 97206 
n_act = 109713 
n_pre = 109697 
n_ref = 0 
n_req = 451105 
total_req = 508859 

Dual Bus Interface Util: 
issued_total_row = 219410 
issued_total_col = 508859 
Row_Bus_Util =  0.085781 
CoL_Bus_Util = 0.198944 
Either_Row_CoL_Bus_Util = 0.276713 
Issued_on_Two_Bus_Simul_Util = 0.008011 
issued_two_Eff = 0.028951 
queue_avg = 40.313187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.3132
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2557802 n_nop=1849743 n_act=109792 n_pre=109776 n_ref_event=0 n_req=451046 n_rd=411536 n_rd_L2_A=0 n_write=0 n_wr_bk=97187 bw_util=0.7956
n_activity=2533778 dram_eff=0.8031
bk0: 25792a 1218317i bk1: 25573a 1232530i bk2: 25825a 1207726i bk3: 25823a 1203959i bk4: 25704a 1228048i bk5: 25578a 1216700i bk6: 25898a 1189718i bk7: 26008a 1175092i bk8: 25869a 1182247i bk9: 25689a 1207780i bk10: 25683a 1228638i bk11: 25573a 1219698i bk12: 25617a 1201823i bk13: 25636a 1203965i bk14: 25720a 1206199i bk15: 25548a 1236905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756601
Row_Buffer_Locality_read = 0.812721
Row_Buffer_Locality_write = 0.172058
Bank_Level_Parallism = 8.703488
Bank_Level_Parallism_Col = 6.689581
Bank_Level_Parallism_Ready = 2.330842
write_to_read_ratio_blp_rw_average = 0.456359
GrpLevelPara = 3.433940 

BW Util details:
bwutil = 0.795563 
total_CMD = 2557802 
util_bw = 2034892 
Wasted_Col = 477717 
Wasted_Row = 14550 
Idle = 30643 

BW Util Bottlenecks: 
RCDc_limit = 432122 
RCDWRc_limit = 97684 
WTRc_limit = 626316 
RTWc_limit = 1300492 
CCDLc_limit = 365966 
rwq = 0 
CCDLc_limit_alone = 211144 
WTRc_limit_alone = 589633 
RTWc_limit_alone = 1182353 

Commands details: 
total_CMD = 2557802 
n_nop = 1849743 
Read = 411536 
Write = 0 
L2_Alloc = 0 
L2_WB = 97187 
n_act = 109792 
n_pre = 109776 
n_ref = 0 
n_req = 451046 
total_req = 508723 

Dual Bus Interface Util: 
issued_total_row = 219568 
issued_total_col = 508723 
Row_Bus_Util =  0.085842 
CoL_Bus_Util = 0.198891 
Either_Row_CoL_Bus_Util = 0.276823 
Issued_on_Two_Bus_Simul_Util = 0.007910 
issued_two_Eff = 0.028574 
queue_avg = 40.228962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.229

========= L2 cache stats =========
L2_cache_bank[0]: Access = 299636, Miss = 205581, Miss_rate = 0.686, Pending_hits = 9302, Reservation_fails = 0
L2_cache_bank[1]: Access = 282314, Miss = 205802, Miss_rate = 0.729, Pending_hits = 1270, Reservation_fails = 0
L2_cache_bank[2]: Access = 282591, Miss = 205676, Miss_rate = 0.728, Pending_hits = 1242, Reservation_fails = 0
L2_cache_bank[3]: Access = 282062, Miss = 205654, Miss_rate = 0.729, Pending_hits = 1278, Reservation_fails = 0
L2_cache_bank[4]: Access = 281642, Miss = 205636, Miss_rate = 0.730, Pending_hits = 1253, Reservation_fails = 0
L2_cache_bank[5]: Access = 282544, Miss = 205558, Miss_rate = 0.728, Pending_hits = 1317, Reservation_fails = 0
L2_cache_bank[6]: Access = 282305, Miss = 205334, Miss_rate = 0.727, Pending_hits = 1245, Reservation_fails = 0
L2_cache_bank[7]: Access = 290344, Miss = 205218, Miss_rate = 0.707, Pending_hits = 1316, Reservation_fails = 0
L2_cache_bank[8]: Access = 298486, Miss = 205174, Miss_rate = 0.687, Pending_hits = 9364, Reservation_fails = 40
L2_cache_bank[9]: Access = 282521, Miss = 205599, Miss_rate = 0.728, Pending_hits = 1317, Reservation_fails = 0
L2_cache_bank[10]: Access = 281316, Miss = 205102, Miss_rate = 0.729, Pending_hits = 1288, Reservation_fails = 0
L2_cache_bank[11]: Access = 281544, Miss = 205332, Miss_rate = 0.729, Pending_hits = 1232, Reservation_fails = 0
L2_cache_bank[12]: Access = 281195, Miss = 205364, Miss_rate = 0.730, Pending_hits = 1245, Reservation_fails = 0
L2_cache_bank[13]: Access = 282068, Miss = 205433, Miss_rate = 0.728, Pending_hits = 1271, Reservation_fails = 0
L2_cache_bank[14]: Access = 281782, Miss = 205067, Miss_rate = 0.728, Pending_hits = 1237, Reservation_fails = 0
L2_cache_bank[15]: Access = 291714, Miss = 205734, Miss_rate = 0.705, Pending_hits = 1318, Reservation_fails = 1
L2_cache_bank[16]: Access = 299188, Miss = 205517, Miss_rate = 0.687, Pending_hits = 9175, Reservation_fails = 50
L2_cache_bank[17]: Access = 281815, Miss = 205409, Miss_rate = 0.729, Pending_hits = 1302, Reservation_fails = 0
L2_cache_bank[18]: Access = 784949, Miss = 204790, Miss_rate = 0.261, Pending_hits = 1266, Reservation_fails = 0
L2_cache_bank[19]: Access = 282842, Miss = 205993, Miss_rate = 0.728, Pending_hits = 1307, Reservation_fails = 0
L2_cache_bank[20]: Access = 282769, Miss = 205991, Miss_rate = 0.728, Pending_hits = 1299, Reservation_fails = 0
L2_cache_bank[21]: Access = 281765, Miss = 205662, Miss_rate = 0.730, Pending_hits = 1219, Reservation_fails = 0
L2_cache_bank[22]: Access = 283671, Miss = 206108, Miss_rate = 0.727, Pending_hits = 1261, Reservation_fails = 0
L2_cache_bank[23]: Access = 290670, Miss = 205428, Miss_rate = 0.707, Pending_hits = 1261, Reservation_fails = 369
L2_total_cache_accesses = 7351733
L2_total_cache_misses = 4932162
L2_total_cache_miss_rate = 0.6709
L2_total_cache_pending_hits = 54585
L2_total_cache_reservation_fails = 460
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 376915
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 54585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1578450
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3353709
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 54585
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1988071
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5363659
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1988074
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 460
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.206

icnt_total_pkts_mem_to_simt=7351733
icnt_total_pkts_simt_to_mem=7351733
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7351733
Req_Network_cycles = 997401
Req_Network_injected_packets_per_cycle =       7.3709 
Req_Network_conflicts_per_cycle =       3.8331
Req_Network_conflicts_per_cycle_util =       3.8601
Req_Bank_Level_Parallism =       7.4228
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.6536
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3509

Reply_Network_injected_packets_num = 7351733
Reply_Network_cycles = 997401
Reply_Network_injected_packets_per_cycle =        7.3709
Reply_Network_conflicts_per_cycle =        4.3703
Reply_Network_conflicts_per_cycle_util =       4.4012
Reply_Bank_Level_Parallism =       7.4229
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.9520
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2457
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 57 min, 10 sec (10630 sec)
gpgpu_simulation_rate = 41793 (inst/sec)
gpgpu_simulation_rate = 93 (cycle/sec)
gpgpu_silicon_slowdown = 14677419x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4642b6dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b6d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55aab2811dd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8shortcutiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8shortcutiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x450 (cc_base.1.sm_75.ptx:223) @%p1 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x490 (cc_base.1.sm_75.ptx:232) @%p2 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4c8 (cc_base.1.sm_75.ptx:241) @%p3 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base.1.sm_75.ptx:244) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z8shortcutiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8shortcutiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8shortcutiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 540911
gpu_sim_insn = 372205652
gpu_ipc =     688.1089
gpu_tot_sim_cycle = 1538312
gpu_tot_sim_insn = 816465284
gpu_tot_ipc =     530.7540
gpu_tot_issued_cta = 52240
gpu_occupancy = 84.9935% 
gpu_tot_occupancy = 74.5917% 
max_total_param_size = 0
gpu_stall_dramfull = 7528
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      13.2817
partiton_level_parallism_total  =       9.4493
partiton_level_parallism_util =      13.4288
partiton_level_parallism_util_total  =       9.5292
L2_BW  =     580.1425 GB/Sec
L2_BW_total  =     412.7441 GB/Sec
gpu_total_sim_rate=47668

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1025103, Miss = 231032, Miss_rate = 0.225, Pending_hits = 74254, Reservation_fails = 153732
	L1D_cache_core[1]: Access = 1027409, Miss = 232860, Miss_rate = 0.227, Pending_hits = 74583, Reservation_fails = 151108
	L1D_cache_core[2]: Access = 1033985, Miss = 233705, Miss_rate = 0.226, Pending_hits = 75221, Reservation_fails = 157226
	L1D_cache_core[3]: Access = 1022029, Miss = 230222, Miss_rate = 0.225, Pending_hits = 74094, Reservation_fails = 156577
	L1D_cache_core[4]: Access = 1030018, Miss = 231105, Miss_rate = 0.224, Pending_hits = 74784, Reservation_fails = 159830
	L1D_cache_core[5]: Access = 1037179, Miss = 236718, Miss_rate = 0.228, Pending_hits = 76458, Reservation_fails = 162763
	L1D_cache_core[6]: Access = 1036931, Miss = 233171, Miss_rate = 0.225, Pending_hits = 75351, Reservation_fails = 162056
	L1D_cache_core[7]: Access = 1030729, Miss = 231228, Miss_rate = 0.224, Pending_hits = 74533, Reservation_fails = 156963
	L1D_cache_core[8]: Access = 1028343, Miss = 232089, Miss_rate = 0.226, Pending_hits = 74147, Reservation_fails = 148065
	L1D_cache_core[9]: Access = 1028275, Miss = 231309, Miss_rate = 0.225, Pending_hits = 74961, Reservation_fails = 164756
	L1D_cache_core[10]: Access = 1031465, Miss = 232533, Miss_rate = 0.225, Pending_hits = 74366, Reservation_fails = 154194
	L1D_cache_core[11]: Access = 1032648, Miss = 230933, Miss_rate = 0.224, Pending_hits = 74789, Reservation_fails = 159097
	L1D_cache_core[12]: Access = 1035180, Miss = 232561, Miss_rate = 0.225, Pending_hits = 74850, Reservation_fails = 159564
	L1D_cache_core[13]: Access = 1031975, Miss = 234262, Miss_rate = 0.227, Pending_hits = 75602, Reservation_fails = 154345
	L1D_cache_core[14]: Access = 1030730, Miss = 232242, Miss_rate = 0.225, Pending_hits = 74588, Reservation_fails = 153061
	L1D_cache_core[15]: Access = 1024221, Miss = 231309, Miss_rate = 0.226, Pending_hits = 73571, Reservation_fails = 156932
	L1D_cache_core[16]: Access = 1028656, Miss = 230243, Miss_rate = 0.224, Pending_hits = 72957, Reservation_fails = 156395
	L1D_cache_core[17]: Access = 1031936, Miss = 234712, Miss_rate = 0.227, Pending_hits = 76185, Reservation_fails = 156028
	L1D_cache_core[18]: Access = 1022815, Miss = 233160, Miss_rate = 0.228, Pending_hits = 74503, Reservation_fails = 151059
	L1D_cache_core[19]: Access = 1020003, Miss = 230385, Miss_rate = 0.226, Pending_hits = 73841, Reservation_fails = 158137
	L1D_cache_core[20]: Access = 1027641, Miss = 233096, Miss_rate = 0.227, Pending_hits = 74713, Reservation_fails = 157460
	L1D_cache_core[21]: Access = 1034327, Miss = 234318, Miss_rate = 0.227, Pending_hits = 75404, Reservation_fails = 156774
	L1D_cache_core[22]: Access = 1027356, Miss = 231118, Miss_rate = 0.225, Pending_hits = 74084, Reservation_fails = 162391
	L1D_cache_core[23]: Access = 1033618, Miss = 230529, Miss_rate = 0.223, Pending_hits = 73794, Reservation_fails = 154576
	L1D_cache_core[24]: Access = 1037345, Miss = 232599, Miss_rate = 0.224, Pending_hits = 74786, Reservation_fails = 156983
	L1D_cache_core[25]: Access = 1033585, Miss = 234241, Miss_rate = 0.227, Pending_hits = 74689, Reservation_fails = 153687
	L1D_cache_core[26]: Access = 1036721, Miss = 234241, Miss_rate = 0.226, Pending_hits = 75687, Reservation_fails = 154639
	L1D_cache_core[27]: Access = 1033193, Miss = 232785, Miss_rate = 0.225, Pending_hits = 74928, Reservation_fails = 162464
	L1D_cache_core[28]: Access = 1033918, Miss = 233345, Miss_rate = 0.226, Pending_hits = 75999, Reservation_fails = 165215
	L1D_cache_core[29]: Access = 1031563, Miss = 233951, Miss_rate = 0.227, Pending_hits = 74883, Reservation_fails = 157461
	L1D_total_cache_accesses = 30918897
	L1D_total_cache_misses = 6976002
	L1D_total_cache_miss_rate = 0.2256
	L1D_total_cache_pending_hits = 2242605
	L1D_total_cache_reservation_fails = 4713538
	L1D_cache_data_port_util = 0.474
	L1D_cache_fill_port_util = 0.152
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14140368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2242605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2840631
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4138558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4135341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2242605
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7559922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 574980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 23358945
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7559952

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3658265
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 480293
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 574980
ctas_completed 52240, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
34554, 37594, 37393, 37342, 38157, 37621, 38118, 38681, 33952, 38775, 38641, 38150, 37226, 37615, 38378, 37172, 34693, 38517, 38382, 38266, 38704, 37623, 38220, 38773, 35002, 38220, 37912, 38020, 38452, 37529, 36778, 37741, 
gpgpu_n_tot_thrd_icount = 1158353536
gpgpu_n_tot_w_icount = 36198548
gpgpu_n_stall_shd_mem = 5188225
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6975972
gpgpu_n_mem_write_global = 7559952
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 108430674
gpgpu_n_store_insn = 52242267
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 46807040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2565720
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2622505
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4551654	W0_Idle:968030	W0_Scoreboard:141493512	W1:2878428	W2:1339922	W3:833520	W4:631091	W5:499991	W6:468764	W7:363836	W8:331127	W9:289868	W10:272730	W11:234601	W12:227273	W13:197793	W14:197607	W15:204818	W16:242559	W17:169551	W18:163447	W19:168160	W20:181776	W21:179732	W22:219583	W23:235512	W24:244948	W25:241579	W26:356240	W27:389301	W28:473108	W29:592553	W30:902513	W31:1347138	W32:21119479
single_issue_nums: WS0:8751461	WS1:9188582	WS2:9144666	WS3:9113839	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 55807776 {8:6975972,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 302398080 {40:7559952,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 279038880 {40:6975972,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 60479616 {8:7559952,}
maxmflatency = 2213 
max_icnt2mem_latency = 1170 
maxmrqlatency = 1670 
max_icnt2sh_latency = 189 
averagemflatency = 416 
avg_icnt2mem_latency = 116 
avg_mrq_latency = 76 
avg_icnt2sh_latency = 7 
mrq_lat_table:1633708 	139235 	212419 	388376 	788626 	1061588 	1126500 	915886 	431973 	45533 	376 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3103132 	8093457 	3264446 	74887 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7952681 	3219824 	1530922 	1410214 	420280 	2003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7906966 	2747840 	1852669 	1305777 	620255 	101417 	1000 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	1409 	117 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8254      8151      8061      8167      7617      7435      8157      7310      7812      8191      7962      8097      7940      8177      7750      8316 
dram[1]:      8261      8144      8054      8046      7689      7927      8186      8199      8185      7526      8031      8039      8162      8170      8112      8326 
dram[2]:      8252      8166      8154      8071      7532      7539      8177      7572      7801      8192      7908      8014      8158      7975      8369      7980 
dram[3]:      7960      8161      8102      8157      7278      7557      7492      8247      7828      8169      8013      8057      8178      8161      7975      8350 
dram[4]:      8262      8128      8086      8082      7920      7666      8160      8115      8169      7806      8111      8064      8115      8097      7803      8284 
dram[5]:      8085      8296      8240      8246      7561      7231      7975      7963      8157      7867      8044      8090      8090      8114      8271      8042 
dram[6]:      8254      8250      7992      8144      7523      7905      7744      7614      7548      8180      8086      8068      8116      8122      8298      8246 
dram[7]:      8285      8122      8001      8129      7539      7536      7489      8133      8159      8156      8068      8082      8117      8134      8001      8275 
dram[8]:      8088      8040      7980      8172      7579      7897      8088      8103      8178      8171      7973      8030      7944      7910      8293      8297 
dram[9]:      8348      8389      8206      7090      7534      7903      8089      8087      7930      7880      8045      7970      8082      8139      8360      8141 
dram[10]:      8375      7983      8114      7979      7885      7228      8101      7547      7544      8165      7792      7803      8016      8030      7786      7791 
dram[11]:      8009      7187      8108      8145      7576      7587      8087      7891      7930      8193      7933      7991      8065      8001      8342      8304 
average row accesses per activate:
dram[0]:  3.808444  3.828959  3.749255  3.743165  3.808001  3.839078  3.584344  3.606036  3.756040  3.791626  3.804690  3.809978  3.768121  3.884367  3.785900  3.838550 
dram[1]:  3.822125  3.928862  3.756541  3.746237  3.771997  3.757323  3.653649  3.675939  3.768186  3.839106  3.842301  3.901493  3.833553  3.867977  3.784441  3.841914 
dram[2]:  3.919986  3.998492  3.685699  3.751352  3.707538  3.798601  3.740643  3.755565  3.763791  3.767889  3.826866  3.829692  3.740725  3.774270  3.787188  3.800779 
dram[3]:  3.929725  3.920805  3.654763  3.696091  3.835138  3.814201  3.659135  3.889832  3.734509  3.764781  3.827888  3.847198  3.802009  3.834045  3.788380  3.876613 
dram[4]:  3.823330  3.912730  3.687902  3.710295  3.824464  3.774256  3.804078  3.782867  3.801776  3.761635  3.872685  3.792388  3.822232  3.784614  3.881159  3.864590 
dram[5]:  3.841439  3.908681  3.752243  3.764104  3.803314  3.831412  3.820687  3.787719  3.701878  3.765233  3.828331  3.834610  3.797478  3.840511  3.850459  3.785097 
dram[6]:  3.922834  3.899360  3.713925  3.705673  3.712094  3.819111  3.788823  3.793059  3.731095  3.774708  3.877526  3.876814  3.813624  3.761039  3.744483  3.836292 
dram[7]:  3.898751  3.897791  3.712435  3.716597  3.794242  3.818783  3.777898  3.670891  3.713427  3.754727  3.878464  3.925864  3.775040  3.781728  3.807968  3.842024 
dram[8]:  3.886856  3.876457  3.730927  3.756794  3.779019  3.771621  3.684025  3.729351  3.743963  3.849229  3.827965  3.985064  3.824808  3.854328  3.837945  3.751593 
dram[9]:  3.829719  3.819387  3.702159  3.738640  3.789718  3.763401  3.714391  3.690360  3.852020  3.855111  3.858136  3.768517  3.859594  3.845008  3.823903  3.766810 
dram[10]:  3.806832  3.768812  3.684980  3.765082  3.782967  3.798321  3.639484  3.787885  3.731602  3.905914  3.757249  3.779568  3.854227  3.890785  3.773724  3.816650 
dram[11]:  3.750000  3.883682  3.745154  3.759889  3.784173  3.887233  3.647458  3.705913  3.725951  3.827924  3.825461  3.938368  3.767776  3.787289  3.736441  3.854286 
average row locality = 6744220/1777523 = 3.794168
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     31538     31498     31700     31863     31607     31733     32151     32068     31633     31662     31515     31607     31491     31387     31390     31427 
dram[1]:     31521     31273     31793     31810     31826     31862     31902     32194     31716     31544     31566     31497     31396     31343     31490     31447 
dram[2]:     31071     31012     31845     31837     31900     31699     31917     31700     31590     31701     31479     31518     31638     31601     31573     31615 
dram[3]:     31097     31172     32087     31995     31570     31637     31870     31394     31547     31618     31475     31591     31353     31531     31527     31360 
dram[4]:     31353     31353     31939     31922     31634     31776     31414     31514     31549     31571     31410     31684     31338     31588     31364     31512 
dram[5]:     31420     31269     31620     31779     31569     31698     31446     31590     31695     31685     31584     31510     31447     31396     31373     31535 
dram[6]:     31286     31280     31739     31844     31980     31584     31447     31659     31669     31649     31463     31492     31522     31635     31587     31479 
dram[7]:     31203     31435     31725     31804     31546     31717     31533     32060     31671     31788     31327     31372     31595     31609     31555     31537 
dram[8]:     31195     31364     31786     31808     31691     31752     31864     31804     31597     31380     31542     31275     31356     31388     31474     31778 
dram[9]:     31341     31630     31763     31927     31556     31850     31683     31918     31306     31429     31467     31760     31204     31371     31413     31528 
dram[10]:     31412     31717     31965     31780     31670     31747     31900     31685     31754     31449     31661     31677     31313     31336     31746     31629 
dram[11]:     31663     31426     31818     31816     31703     31468     31816     31956     31735     31591     31542     31380     31527     31537     31743     31349 
total dram reads = 6066010
bank skew: 32194/31012 = 1.04
chip skew: 506441/504616 = 1.00
number of total write accesses:
dram[0]:     10395     10352     10327     10434     10349     10433     10512     10498     10322     10437     10334     10296     10340     10419     10323     10375 
dram[1]:     10408     10246     10413     10394     10491     10543     10473     10463     10333     10291     10298     10349     10326     10336     10387     10329 
dram[2]:     10246     10262     10451     10404     10524     10455     10422     10376     10289     10350     10329     10341     10412     10413     10319     10350 
dram[3]:     10258     10321     10511     10367     10282     10404     10409     10198     10420     10402     10351     10378     10285     10330     10321     10312 
dram[4]:     10421     10237     10442     10393     10339     10461     10280     10311     10377     10398     10352     10434     10342     10393     10290     10361 
dram[5]:     10313     10228     10333     10364     10368     10353     10284     10332     10439     10447     10324     10375     10327     10313     10270     10350 
dram[6]:     10216     10257     10464     10486     10430     10338     10285     10332     10406     10440     10281     10315     10305     10382     10338     10356 
dram[7]:     10269     10320     10346     10421     10302     10383     10304     10435     10365     10362     10356     10377     10362     10344     10364     10286 
dram[8]:     10225     10390     10429     10422     10291     10368     10496     10413     10467     10366     10484     10236     10351     10280     10274     10445 
dram[9]:     10244     10358     10407     10364     10323     10418     10333     10500     10349     10331     10253     10415     10224     10289     10371     10413 
dram[10]:     10293     10434     10447     10355     10450     10361     10498     10460     10419     10272     10414     10359     10244     10393     10378     10304 
dram[11]:     10435     10290     10387     10360     10359     10267     10451     10519     10489     10336     10370     10294     10400     10389     10402     10368 
total dram writes = 1989922
bank skew: 10543/10198 = 1.03
chip skew: 166146/165420 = 1.00
average mf latency per bank:
dram[0]:        652       742       653       745       648       743       645       738       648       745       649       779       644       742       644       752
dram[1]:        736       735       729       730       734       730       731       746       738       745       762       767       729       733       742       733
dram[2]:        745       749       732       733       725       730       746       750       746       739       768       769       727       728       743       740
dram[3]:        746       760       733       754       735       743       740       755       725       750       758       771       726       753       741       760
dram[4]:        644       746       646       749       646       743       655       765       648       741       648       740       642       729       648       753
dram[5]:        734       741       743       740       742       739       756       760       734       728       742       731       739       737       736       737
dram[6]:        755       747       741       742       731       729       763       755       738       747       735       749       743       741       741       748
dram[7]:        736       757       745       763       736       750       759       772       746       753       741       756       741       749       735       762
dram[8]:        645       756       646       749       645       757       652       758       644       753       644       767       647       754       651       749
dram[9]:        757       750       753       753       759       744       751       741       759       758       766       756      3895       748       751       743
dram[10]:        743       741       747       738       746       756       743       747       746       752       748       748       745       738       744       752
dram[11]:        740       754       745       756       753       766       741       764       744       763       748       773       739       751       746       764
maximum mf latency per bank:
dram[0]:       1647      1509      1845      1590      1548      1545      1610      1555      1771      1789      1433      1855      1350      1418      1491      1490
dram[1]:       1389      1554      1633      1548      1631      1690      1521      1672      2160      1673      1568      1428      1424      1356      1579      1502
dram[2]:       1494      1468      2213      1489      1556      1521      1533      1421      1480      1636      1322      1439      1531      1648      1559      1641
dram[3]:       1409      1621      1602      1560      1631      1633      1653      1641      1687      1775      1576      1629      1330      1455      1517      1598
dram[4]:       1565      1559      1546      1779      1857      1584      1566      1578      1738      1791      1595      1563      1496      1636      1506      1447
dram[5]:       1403      1494      1675      1540      1562      1684      1573      1597      1578      1717      1601      1499      1396      1519      1505      1425
dram[6]:       1584      1547      1661      1581      1558      1638      1370      1729      1509      1789      1385      1675      1374      1416      1593      1572
dram[7]:       1544      1550      1586      1592      1620      1632      1712      1645      1717      1634      1494      1548      1656      1439      1476      1868
dram[8]:       1513      1555      1577      1550      1571      1591      1589      1598      1760      1891      1400      1542      1391      1369      1636      1580
dram[9]:       1443      1814      1529      1558      1585      1570      1571      1616      1655      1721      1713      1432      1300      1602      1822      1494
dram[10]:       1511      1511      1570      1645      1540      1549      1420      1409      1486      1790      1448      1682      1339      1698      1520      1913
dram[11]:       1479      1597      1592      1613      1663      1638      2046      1969      1520      1698      1539      1722      1387      1488      1651      1464

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3944949 n_nop=2999356 n_act=149220 n_pre=149204 n_ref_event=0 n_req=563023 n_rd=506270 n_rd_L2_A=0 n_write=0 n_wr_bk=166146 bw_util=0.6818
n_activity=3755269 dram_eff=0.7162
bk0: 31538a 2311772i bk1: 31498a 2305271i bk2: 31700a 2286140i bk3: 31863a 2247840i bk4: 31607a 2308064i bk5: 31733a 2275398i bk6: 32151a 2229366i bk7: 32068a 2216154i bk8: 31633a 2318001i bk9: 31662a 2288799i bk10: 31515a 2302885i bk11: 31607a 2271227i bk12: 31491a 2307178i bk13: 31387a 2296060i bk14: 31390a 2320818i bk15: 31427a 2303177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734981
Row_Buffer_Locality_read = 0.797248
Row_Buffer_Locality_write = 0.179515
Bank_Level_Parallism = 7.379608
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.118556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.681799 
total_CMD = 3944949 
util_bw = 2689664 
Wasted_Col = 913108 
Wasted_Row = 78977 
Idle = 263200 

BW Util Bottlenecks: 
RCDc_limit = 710208 
RCDWRc_limit = 188444 
WTRc_limit = 994477 
RTWc_limit = 1677633 
CCDLc_limit = 532101 
rwq = 0 
CCDLc_limit_alone = 329800 
WTRc_limit_alone = 934042 
RTWc_limit_alone = 1535767 

Commands details: 
total_CMD = 3944949 
n_nop = 2999356 
Read = 506270 
Write = 0 
L2_Alloc = 0 
L2_WB = 166146 
n_act = 149220 
n_pre = 149204 
n_ref = 0 
n_req = 563023 
total_req = 672416 

Dual Bus Interface Util: 
issued_total_row = 298424 
issued_total_col = 672416 
Row_Bus_Util =  0.075647 
CoL_Bus_Util = 0.170450 
Either_Row_CoL_Bus_Util = 0.239697 
Issued_on_Two_Bus_Simul_Util = 0.006400 
issued_two_Eff = 0.026700 
queue_avg = 28.060394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.0604
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3944949 n_nop=3001231 n_act=148207 n_pre=148191 n_ref_event=0 n_req=562794 n_rd=506180 n_rd_L2_A=0 n_write=0 n_wr_bk=166080 bw_util=0.6816
n_activity=3756094 dram_eff=0.7159
bk0: 31521a 2300176i bk1: 31273a 2333216i bk2: 31793a 2291412i bk3: 31810a 2257882i bk4: 31826a 2269240i bk5: 31862a 2229911i bk6: 31902a 2252666i bk7: 32194a 2213914i bk8: 31716a 2311781i bk9: 31544a 2319153i bk10: 31566a 2316659i bk11: 31497a 2307038i bk12: 31396a 2348020i bk13: 31343a 2332653i bk14: 31490a 2311273i bk15: 31447a 2336525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736673
Row_Buffer_Locality_read = 0.798734
Row_Buffer_Locality_write = 0.181792
Bank_Level_Parallism = 7.347477
Bank_Level_Parallism_Col = 5.630900
Bank_Level_Parallism_Ready = 2.116577
write_to_read_ratio_blp_rw_average = 0.450275
GrpLevelPara = 3.088889 

BW Util details:
bwutil = 0.681641 
total_CMD = 3944949 
util_bw = 2689040 
Wasted_Col = 908446 
Wasted_Row = 82135 
Idle = 265328 

BW Util Bottlenecks: 
RCDc_limit = 701753 
RCDWRc_limit = 186847 
WTRc_limit = 989316 
RTWc_limit = 1673883 
CCDLc_limit = 527449 
rwq = 0 
CCDLc_limit_alone = 324998 
WTRc_limit_alone = 928639 
RTWc_limit_alone = 1532109 

Commands details: 
total_CMD = 3944949 
n_nop = 3001231 
Read = 506180 
Write = 0 
L2_Alloc = 0 
L2_WB = 166080 
n_act = 148207 
n_pre = 148191 
n_ref = 0 
n_req = 562794 
total_req = 672260 

Dual Bus Interface Util: 
issued_total_row = 296398 
issued_total_col = 672260 
Row_Bus_Util =  0.075134 
CoL_Bus_Util = 0.170410 
Either_Row_CoL_Bus_Util = 0.239222 
Issued_on_Two_Bus_Simul_Util = 0.006322 
issued_two_Eff = 0.026427 
queue_avg = 28.127958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.128
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3944949 n_nop=3001507 n_act=148434 n_pre=148418 n_ref_event=0 n_req=562321 n_rd=505696 n_rd_L2_A=0 n_write=0 n_wr_bk=165943 bw_util=0.681
n_activity=3750293 dram_eff=0.7164
bk0: 31071a 2357175i bk1: 31012a 2346082i bk2: 31845a 2253930i bk3: 31837a 2256540i bk4: 31900a 2221810i bk5: 31699a 2255344i bk6: 31917a 2278637i bk7: 31700a 2284219i bk8: 31590a 2329263i bk9: 31701a 2287541i bk10: 31479a 2336915i bk11: 31518a 2282895i bk12: 31638a 2291797i bk13: 31601a 2277915i bk14: 31573a 2325411i bk15: 31615a 2292473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736048
Row_Buffer_Locality_read = 0.798375
Row_Buffer_Locality_write = 0.179426
Bank_Level_Parallism = 7.365376
Bank_Level_Parallism_Col = 5.643613
Bank_Level_Parallism_Ready = 2.123646
write_to_read_ratio_blp_rw_average = 0.449683
GrpLevelPara = 3.091019 

BW Util details:
bwutil = 0.681012 
total_CMD = 3944949 
util_bw = 2686556 
Wasted_Col = 906849 
Wasted_Row = 83186 
Idle = 268358 

BW Util Bottlenecks: 
RCDc_limit = 705764 
RCDWRc_limit = 186258 
WTRc_limit = 986472 
RTWc_limit = 1658861 
CCDLc_limit = 524231 
rwq = 0 
CCDLc_limit_alone = 323967 
WTRc_limit_alone = 927304 
RTWc_limit_alone = 1517765 

Commands details: 
total_CMD = 3944949 
n_nop = 3001507 
Read = 505696 
Write = 0 
L2_Alloc = 0 
L2_WB = 165943 
n_act = 148434 
n_pre = 148418 
n_ref = 0 
n_req = 562321 
total_req = 671639 

Dual Bus Interface Util: 
issued_total_row = 296852 
issued_total_col = 671639 
Row_Bus_Util =  0.075249 
CoL_Bus_Util = 0.170253 
Either_Row_CoL_Bus_Util = 0.239152 
Issued_on_Two_Bus_Simul_Util = 0.006350 
issued_two_Eff = 0.026551 
queue_avg = 28.191559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.1916
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3944949 n_nop=3004561 n_act=147613 n_pre=147597 n_ref_event=0 n_req=561231 n_rd=504824 n_rd_L2_A=0 n_write=0 n_wr_bk=165549 bw_util=0.6797
n_activity=3750459 dram_eff=0.715
bk0: 31097a 2359688i bk1: 31172a 2321759i bk2: 32087a 2232014i bk3: 31995a 2248327i bk4: 31570a 2299857i bk5: 31637a 2274860i bk6: 31870a 2289639i bk7: 31394a 2338081i bk8: 31547a 2290452i bk9: 31618a 2287616i bk10: 31475a 2302476i bk11: 31591a 2281253i bk12: 31353a 2325649i bk13: 31531a 2292857i bk14: 31527a 2316612i bk15: 31360a 2331634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736998
Row_Buffer_Locality_read = 0.799532
Row_Buffer_Locality_write = 0.177336
Bank_Level_Parallism = 7.336510
Bank_Level_Parallism_Col = 5.636795
Bank_Level_Parallism_Ready = 2.122236
write_to_read_ratio_blp_rw_average = 0.452536
GrpLevelPara = 3.087866 

BW Util details:
bwutil = 0.679728 
total_CMD = 3944949 
util_bw = 2681492 
Wasted_Col = 911429 
Wasted_Row = 82429 
Idle = 269599 

BW Util Bottlenecks: 
RCDc_limit = 701968 
RCDWRc_limit = 186928 
WTRc_limit = 980445 
RTWc_limit = 1685086 
CCDLc_limit = 523062 
rwq = 0 
CCDLc_limit_alone = 324493 
WTRc_limit_alone = 922586 
RTWc_limit_alone = 1544376 

Commands details: 
total_CMD = 3944949 
n_nop = 3004561 
Read = 504824 
Write = 0 
L2_Alloc = 0 
L2_WB = 165549 
n_act = 147613 
n_pre = 147597 
n_ref = 0 
n_req = 561231 
total_req = 670373 

Dual Bus Interface Util: 
issued_total_row = 295210 
issued_total_col = 670373 
Row_Bus_Util =  0.074832 
CoL_Bus_Util = 0.169932 
Either_Row_CoL_Bus_Util = 0.238378 
Issued_on_Two_Bus_Simul_Util = 0.006387 
issued_two_Eff = 0.026792 
queue_avg = 27.864861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.8649
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3944949 n_nop=3004237 n_act=147528 n_pre=147512 n_ref_event=0 n_req=561331 n_rd=504921 n_rd_L2_A=0 n_write=0 n_wr_bk=165831 bw_util=0.6801
n_activity=3750226 dram_eff=0.7154
bk0: 31353a 2323887i bk1: 31353a 2343448i bk2: 31939a 2247433i bk3: 31922a 2244361i bk4: 31634a 2317106i bk5: 31776a 2259075i bk6: 31414a 2341224i bk7: 31514a 2298715i bk8: 31549a 2329116i bk9: 31571a 2275918i bk10: 31410a 2321479i bk11: 31684a 2268513i bk12: 31338a 2319490i bk13: 31588a 2273846i bk14: 31364a 2332502i bk15: 31512a 2307477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737196
Row_Buffer_Locality_read = 0.799707
Row_Buffer_Locality_write = 0.177664
Bank_Level_Parallism = 7.340190
Bank_Level_Parallism_Col = 5.633787
Bank_Level_Parallism_Ready = 2.123681
write_to_read_ratio_blp_rw_average = 0.448758
GrpLevelPara = 3.079925 

BW Util details:
bwutil = 0.680112 
total_CMD = 3944949 
util_bw = 2683008 
Wasted_Col = 906160 
Wasted_Row = 83552 
Idle = 272229 

BW Util Bottlenecks: 
RCDc_limit = 696795 
RCDWRc_limit = 187628 
WTRc_limit = 987567 
RTWc_limit = 1644844 
CCDLc_limit = 525434 
rwq = 0 
CCDLc_limit_alone = 327471 
WTRc_limit_alone = 927670 
RTWc_limit_alone = 1506778 

Commands details: 
total_CMD = 3944949 
n_nop = 3004237 
Read = 504921 
Write = 0 
L2_Alloc = 0 
L2_WB = 165831 
n_act = 147528 
n_pre = 147512 
n_ref = 0 
n_req = 561331 
total_req = 670752 

Dual Bus Interface Util: 
issued_total_row = 295040 
issued_total_col = 670752 
Row_Bus_Util =  0.074789 
CoL_Bus_Util = 0.170028 
Either_Row_CoL_Bus_Util = 0.238460 
Issued_on_Two_Bus_Simul_Util = 0.006357 
issued_two_Eff = 0.026661 
queue_avg = 27.633947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.6339
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3944949 n_nop=3005229 n_act=147339 n_pre=147323 n_ref_event=0 n_req=560788 n_rd=504616 n_rd_L2_A=0 n_write=0 n_wr_bk=165420 bw_util=0.6794
n_activity=3755439 dram_eff=0.7137
bk0: 31420a 2326225i bk1: 31269a 2325176i bk2: 31620a 2300001i bk3: 31779a 2278822i bk4: 31569a 2282980i bk5: 31698a 2273307i bk6: 31446a 2336100i bk7: 31590a 2309727i bk8: 31695a 2295627i bk9: 31685a 2276348i bk10: 31584a 2310039i bk11: 31510a 2314625i bk12: 31447a 2315039i bk13: 31396a 2309081i bk14: 31373a 2352304i bk15: 31535a 2285750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737279
Row_Buffer_Locality_read = 0.799362
Row_Buffer_Locality_write = 0.179556
Bank_Level_Parallism = 7.310657
Bank_Level_Parallism_Col = 5.610271
Bank_Level_Parallism_Ready = 2.110541
write_to_read_ratio_blp_rw_average = 0.450240
GrpLevelPara = 3.083556 

BW Util details:
bwutil = 0.679386 
total_CMD = 3944949 
util_bw = 2680144 
Wasted_Col = 912332 
Wasted_Row = 83598 
Idle = 268875 

BW Util Bottlenecks: 
RCDc_limit = 702814 
RCDWRc_limit = 185930 
WTRc_limit = 990622 
RTWc_limit = 1664741 
CCDLc_limit = 526506 
rwq = 0 
CCDLc_limit_alone = 328492 
WTRc_limit_alone = 930896 
RTWc_limit_alone = 1526453 

Commands details: 
total_CMD = 3944949 
n_nop = 3005229 
Read = 504616 
Write = 0 
L2_Alloc = 0 
L2_WB = 165420 
n_act = 147339 
n_pre = 147323 
n_ref = 0 
n_req = 560788 
total_req = 670036 

Dual Bus Interface Util: 
issued_total_row = 294662 
issued_total_col = 670036 
Row_Bus_Util =  0.074693 
CoL_Bus_Util = 0.169847 
Either_Row_CoL_Bus_Util = 0.238208 
Issued_on_Two_Bus_Simul_Util = 0.006332 
issued_two_Eff = 0.026580 
queue_avg = 27.570297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5703
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3944949 n_nop=3003251 n_act=147972 n_pre=147956 n_ref_event=0 n_req=561755 n_rd=505315 n_rd_L2_A=0 n_write=0 n_wr_bk=165631 bw_util=0.6803
n_activity=3751676 dram_eff=0.7154
bk0: 31286a 2354053i bk1: 31280a 2341438i bk2: 31739a 2256229i bk3: 31844a 2247951i bk4: 31980a 2253535i bk5: 31584a 2268063i bk6: 31447a 2335749i bk7: 31659a 2323836i bk8: 31669a 2302706i bk9: 31649a 2279165i bk10: 31463a 2346948i bk11: 31492a 2311290i bk12: 31522a 2321475i bk13: 31635a 2281491i bk14: 31587a 2316155i bk15: 31479a 2283511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736604
Row_Buffer_Locality_read = 0.798945
Row_Buffer_Locality_write = 0.178455
Bank_Level_Parallism = 7.329687
Bank_Level_Parallism_Col = 5.633039
Bank_Level_Parallism_Ready = 2.127606
write_to_read_ratio_blp_rw_average = 0.447709
GrpLevelPara = 3.086758 

BW Util details:
bwutil = 0.680309 
total_CMD = 3944949 
util_bw = 2683784 
Wasted_Col = 907112 
Wasted_Row = 84169 
Idle = 269884 

BW Util Bottlenecks: 
RCDc_limit = 703939 
RCDWRc_limit = 186354 
WTRc_limit = 990050 
RTWc_limit = 1647248 
CCDLc_limit = 518366 
rwq = 0 
CCDLc_limit_alone = 321945 
WTRc_limit_alone = 930380 
RTWc_limit_alone = 1510497 

Commands details: 
total_CMD = 3944949 
n_nop = 3003251 
Read = 505315 
Write = 0 
L2_Alloc = 0 
L2_WB = 165631 
n_act = 147972 
n_pre = 147956 
n_ref = 0 
n_req = 561755 
total_req = 670946 

Dual Bus Interface Util: 
issued_total_row = 295928 
issued_total_col = 670946 
Row_Bus_Util =  0.075014 
CoL_Bus_Util = 0.170077 
Either_Row_CoL_Bus_Util = 0.238710 
Issued_on_Two_Bus_Simul_Util = 0.006382 
issued_two_Eff = 0.026735 
queue_avg = 27.676416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.6764
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3944949 n_nop=3003072 n_act=147994 n_pre=147978 n_ref_event=0 n_req=561769 n_rd=505477 n_rd_L2_A=0 n_write=0 n_wr_bk=165596 bw_util=0.6804
n_activity=3754604 dram_eff=0.7149
bk0: 31203a 2359919i bk1: 31435a 2331040i bk2: 31725a 2283075i bk3: 31804a 2239526i bk4: 31546a 2312981i bk5: 31717a 2276500i bk6: 31533a 2320952i bk7: 32060a 2249156i bk8: 31671a 2312914i bk9: 31788a 2279281i bk10: 31327a 2345694i bk11: 31372a 2330316i bk12: 31595a 2300781i bk13: 31609a 2290607i bk14: 31555a 2299485i bk15: 31537a 2314844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736571
Row_Buffer_Locality_read = 0.798578
Row_Buffer_Locality_write = 0.179777
Bank_Level_Parallism = 7.320469
Bank_Level_Parallism_Col = 5.611631
Bank_Level_Parallism_Ready = 2.127695
write_to_read_ratio_blp_rw_average = 0.447044
GrpLevelPara = 3.089093 

BW Util details:
bwutil = 0.680438 
total_CMD = 3944949 
util_bw = 2684292 
Wasted_Col = 910334 
Wasted_Row = 82775 
Idle = 267548 

BW Util Bottlenecks: 
RCDc_limit = 705018 
RCDWRc_limit = 187702 
WTRc_limit = 992102 
RTWc_limit = 1649343 
CCDLc_limit = 521205 
rwq = 0 
CCDLc_limit_alone = 324651 
WTRc_limit_alone = 932555 
RTWc_limit_alone = 1512336 

Commands details: 
total_CMD = 3944949 
n_nop = 3003072 
Read = 505477 
Write = 0 
L2_Alloc = 0 
L2_WB = 165596 
n_act = 147994 
n_pre = 147978 
n_ref = 0 
n_req = 561769 
total_req = 671073 

Dual Bus Interface Util: 
issued_total_row = 295972 
issued_total_col = 671073 
Row_Bus_Util =  0.075026 
CoL_Bus_Util = 0.170109 
Either_Row_CoL_Bus_Util = 0.238755 
Issued_on_Two_Bus_Simul_Util = 0.006380 
issued_two_Eff = 0.026721 
queue_avg = 28.065361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.0654
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3944949 n_nop=3003639 n_act=147677 n_pre=147661 n_ref_event=0 n_req=561688 n_rd=505054 n_rd_L2_A=0 n_write=0 n_wr_bk=165937 bw_util=0.6804
n_activity=3750584 dram_eff=0.7156
bk0: 31195a 2359735i bk1: 31364a 2308065i bk2: 31786a 2267537i bk3: 31808a 2245873i bk4: 31691a 2310886i bk5: 31752a 2257221i bk6: 31864a 2271717i bk7: 31804a 2276640i bk8: 31597a 2292960i bk9: 31380a 2301238i bk10: 31542a 2300444i bk11: 31275a 2379055i bk12: 31356a 2338300i bk13: 31388a 2320247i bk14: 31474a 2333456i bk15: 31778a 2288483i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737098
Row_Buffer_Locality_read = 0.799419
Row_Buffer_Locality_write = 0.181322
Bank_Level_Parallism = 7.320416
Bank_Level_Parallism_Col = 5.604708
Bank_Level_Parallism_Ready = 2.112876
write_to_read_ratio_blp_rw_average = 0.447035
GrpLevelPara = 3.079374 

BW Util details:
bwutil = 0.680355 
total_CMD = 3944949 
util_bw = 2683964 
Wasted_Col = 909884 
Wasted_Row = 81652 
Idle = 269449 

BW Util Bottlenecks: 
RCDc_limit = 700380 
RCDWRc_limit = 187432 
WTRc_limit = 990581 
RTWc_limit = 1643365 
CCDLc_limit = 527475 
rwq = 0 
CCDLc_limit_alone = 328414 
WTRc_limit_alone = 929945 
RTWc_limit_alone = 1504940 

Commands details: 
total_CMD = 3944949 
n_nop = 3003639 
Read = 505054 
Write = 0 
L2_Alloc = 0 
L2_WB = 165937 
n_act = 147677 
n_pre = 147661 
n_ref = 0 
n_req = 561688 
total_req = 670991 

Dual Bus Interface Util: 
issued_total_row = 295338 
issued_total_col = 670991 
Row_Bus_Util =  0.074865 
CoL_Bus_Util = 0.170089 
Either_Row_CoL_Bus_Util = 0.238611 
Issued_on_Two_Bus_Simul_Util = 0.006342 
issued_two_Eff = 0.026579 
queue_avg = 27.737993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.738
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3944949 n_nop=3003126 n_act=148142 n_pre=148126 n_ref_event=0 n_req=561587 n_rd=505146 n_rd_L2_A=0 n_write=0 n_wr_bk=165592 bw_util=0.6801
n_activity=3754630 dram_eff=0.7146
bk0: 31341a 2340177i bk1: 31630a 2282226i bk2: 31763a 2264146i bk3: 31927a 2267249i bk4: 31556a 2287674i bk5: 31850a 2232133i bk6: 31683a 2294039i bk7: 31918a 2255989i bk8: 31306a 2321914i bk9: 31429a 2318997i bk10: 31467a 2342308i bk11: 31760a 2292452i bk12: 31204a 2362682i bk13: 31371a 2290543i bk14: 31413a 2299345i bk15: 31528a 2269219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.736223
Row_Buffer_Locality_read = 0.798726
Row_Buffer_Locality_write = 0.176822
Bank_Level_Parallism = 7.352276
Bank_Level_Parallism_Col = 5.640083
Bank_Level_Parallism_Ready = 2.123051
write_to_read_ratio_blp_rw_average = 0.452068
GrpLevelPara = 3.090385 

BW Util details:
bwutil = 0.680098 
total_CMD = 3944949 
util_bw = 2682952 
Wasted_Col = 915060 
Wasted_Row = 80451 
Idle = 266486 

BW Util Bottlenecks: 
RCDc_limit = 704824 
RCDWRc_limit = 189870 
WTRc_limit = 992300 
RTWc_limit = 1694919 
CCDLc_limit = 523039 
rwq = 0 
CCDLc_limit_alone = 322192 
WTRc_limit_alone = 932589 
RTWc_limit_alone = 1553783 

Commands details: 
total_CMD = 3944949 
n_nop = 3003126 
Read = 505146 
Write = 0 
L2_Alloc = 0 
L2_WB = 165592 
n_act = 148142 
n_pre = 148126 
n_ref = 0 
n_req = 561587 
total_req = 670738 

Dual Bus Interface Util: 
issued_total_row = 296268 
issued_total_col = 670738 
Row_Bus_Util =  0.075101 
CoL_Bus_Util = 0.170024 
Either_Row_CoL_Bus_Util = 0.238741 
Issued_on_Two_Bus_Simul_Util = 0.006384 
issued_two_Eff = 0.026739 
queue_avg = 27.883429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.8834
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3944949 n_nop=3000094 n_act=148882 n_pre=148866 n_ref_event=0 n_req=563117 n_rd=506441 n_rd_L2_A=0 n_write=0 n_wr_bk=166081 bw_util=0.6819
n_activity=3752596 dram_eff=0.7169
bk0: 31412a 2325733i bk1: 31717a 2267861i bk2: 31965a 2254144i bk3: 31780a 2245562i bk4: 31670a 2244944i bk5: 31747a 2264362i bk6: 31900a 2254236i bk7: 31685a 2295731i bk8: 31754a 2282706i bk9: 31449a 2336915i bk10: 31661a 2308300i bk11: 31677a 2285578i bk12: 31313a 2355509i bk13: 31336a 2298407i bk14: 31746a 2292367i bk15: 31629a 2308118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735625
Row_Buffer_Locality_read = 0.797941
Row_Buffer_Locality_write = 0.178788
Bank_Level_Parallism = 7.382291
Bank_Level_Parallism_Col = 5.656681
Bank_Level_Parallism_Ready = 2.119513
write_to_read_ratio_blp_rw_average = 0.449207
GrpLevelPara = 3.093930 

BW Util details:
bwutil = 0.681907 
total_CMD = 3944949 
util_bw = 2690088 
Wasted_Col = 905418 
Wasted_Row = 81481 
Idle = 267962 

BW Util Bottlenecks: 
RCDc_limit = 703371 
RCDWRc_limit = 187539 
WTRc_limit = 1000226 
RTWc_limit = 1653205 
CCDLc_limit = 524055 
rwq = 0 
CCDLc_limit_alone = 327134 
WTRc_limit_alone = 940647 
RTWc_limit_alone = 1515863 

Commands details: 
total_CMD = 3944949 
n_nop = 3000094 
Read = 506441 
Write = 0 
L2_Alloc = 0 
L2_WB = 166081 
n_act = 148882 
n_pre = 148866 
n_ref = 0 
n_req = 563117 
total_req = 672522 

Dual Bus Interface Util: 
issued_total_row = 297748 
issued_total_col = 672522 
Row_Bus_Util =  0.075476 
CoL_Bus_Util = 0.170477 
Either_Row_CoL_Bus_Util = 0.239510 
Issued_on_Two_Bus_Simul_Util = 0.006442 
issued_two_Eff = 0.026898 
queue_avg = 28.161303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.1613
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3944949 n_nop=3000710 n_act=148611 n_pre=148595 n_ref_event=0 n_req=562816 n_rd=506070 n_rd_L2_A=0 n_write=0 n_wr_bk=166116 bw_util=0.6816
n_activity=3751162 dram_eff=0.7168
bk0: 31663a 2291482i bk1: 31426a 2312757i bk2: 31818a 2282271i bk3: 31816a 2276457i bk4: 31703a 2298139i bk5: 31468a 2296757i bk6: 31816a 2268079i bk7: 31956a 2246708i bk8: 31735a 2261272i bk9: 31591a 2281384i bk10: 31542a 2310063i bk11: 31380a 2312172i bk12: 31527a 2277312i bk13: 31537a 2278073i bk14: 31743a 2274559i bk15: 31349a 2314915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.735965
Row_Buffer_Locality_read = 0.798419
Row_Buffer_Locality_write = 0.178991
Bank_Level_Parallism = 7.394758
Bank_Level_Parallism_Col = 5.670198
Bank_Level_Parallism_Ready = 2.128839
write_to_read_ratio_blp_rw_average = 0.451937
GrpLevelPara = 3.097342 

BW Util details:
bwutil = 0.681566 
total_CMD = 3944949 
util_bw = 2688744 
Wasted_Col = 906064 
Wasted_Row = 81327 
Idle = 268814 

BW Util Bottlenecks: 
RCDc_limit = 700273 
RCDWRc_limit = 187180 
WTRc_limit = 991210 
RTWc_limit = 1674522 
CCDLc_limit = 523743 
rwq = 0 
CCDLc_limit_alone = 323838 
WTRc_limit_alone = 931167 
RTWc_limit_alone = 1534660 

Commands details: 
total_CMD = 3944949 
n_nop = 3000710 
Read = 506070 
Write = 0 
L2_Alloc = 0 
L2_WB = 166116 
n_act = 148611 
n_pre = 148595 
n_ref = 0 
n_req = 562816 
total_req = 672186 

Dual Bus Interface Util: 
issued_total_row = 297206 
issued_total_col = 672186 
Row_Bus_Util =  0.075338 
CoL_Bus_Util = 0.170392 
Either_Row_CoL_Bus_Util = 0.239354 
Issued_on_Two_Bus_Simul_Util = 0.006376 
issued_two_Eff = 0.026638 
queue_avg = 28.216871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.2169

========= L2 cache stats =========
L2_cache_bank[0]: Access = 534219, Miss = 253025, Miss_rate = 0.474, Pending_hits = 10084, Reservation_fails = 122
L2_cache_bank[1]: Access = 595994, Miss = 253245, Miss_rate = 0.425, Pending_hits = 1977, Reservation_fails = 71
L2_cache_bank[2]: Access = 587350, Miss = 253210, Miss_rate = 0.431, Pending_hits = 2030, Reservation_fails = 275
L2_cache_bank[3]: Access = 583914, Miss = 252970, Miss_rate = 0.433, Pending_hits = 2009, Reservation_fails = 974
L2_cache_bank[4]: Access = 588090, Miss = 253013, Miss_rate = 0.430, Pending_hits = 2073, Reservation_fails = 258
L2_cache_bank[5]: Access = 585941, Miss = 252683, Miss_rate = 0.431, Pending_hits = 2077, Reservation_fails = 0
L2_cache_bank[6]: Access = 586674, Miss = 252526, Miss_rate = 0.430, Pending_hits = 1974, Reservation_fails = 24
L2_cache_bank[7]: Access = 602538, Miss = 252298, Miss_rate = 0.419, Pending_hits = 2202, Reservation_fails = 0
L2_cache_bank[8]: Access = 533601, Miss = 252002, Miss_rate = 0.472, Pending_hits = 10102, Reservation_fails = 222
L2_cache_bank[9]: Access = 596316, Miss = 252920, Miss_rate = 0.424, Pending_hits = 2127, Reservation_fails = 811
L2_cache_bank[10]: Access = 591426, Miss = 252154, Miss_rate = 0.426, Pending_hits = 2048, Reservation_fails = 16
L2_cache_bank[11]: Access = 585871, Miss = 252462, Miss_rate = 0.431, Pending_hits = 1951, Reservation_fails = 211
L2_cache_bank[12]: Access = 590991, Miss = 252693, Miss_rate = 0.428, Pending_hits = 1961, Reservation_fails = 434
L2_cache_bank[13]: Access = 589204, Miss = 252622, Miss_rate = 0.429, Pending_hits = 2016, Reservation_fails = 168
L2_cache_bank[14]: Access = 590013, Miss = 252156, Miss_rate = 0.427, Pending_hits = 1972, Reservation_fails = 0
L2_cache_bank[15]: Access = 605683, Miss = 253322, Miss_rate = 0.418, Pending_hits = 2287, Reservation_fails = 121
L2_cache_bank[16]: Access = 532199, Miss = 252505, Miss_rate = 0.474, Pending_hits = 9928, Reservation_fails = 184
L2_cache_bank[17]: Access = 598640, Miss = 252549, Miss_rate = 0.422, Pending_hits = 2020, Reservation_fails = 97
L2_cache_bank[18]: Access = 1096346, Miss = 251734, Miss_rate = 0.230, Pending_hits = 2018, Reservation_fails = 91
L2_cache_bank[19]: Access = 589693, Miss = 253413, Miss_rate = 0.430, Pending_hits = 2097, Reservation_fails = 0
L2_cache_bank[20]: Access = 589482, Miss = 253421, Miss_rate = 0.430, Pending_hits = 2053, Reservation_fails = 87
L2_cache_bank[21]: Access = 586952, Miss = 253020, Miss_rate = 0.431, Pending_hits = 1990, Reservation_fails = 20
L2_cache_bank[22]: Access = 589792, Miss = 253547, Miss_rate = 0.430, Pending_hits = 2035, Reservation_fails = 81
L2_cache_bank[23]: Access = 604995, Miss = 252523, Miss_rate = 0.417, Pending_hits = 2238, Reservation_fails = 528
L2_total_cache_accesses = 14535924
L2_total_cache_misses = 6066013
L2_total_cache_miss_rate = 0.4173
L2_total_cache_pending_hits = 73269
L2_total_cache_reservation_fails = 4795
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 836693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 73269
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1995684
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4795
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4070326
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 73269
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7559949
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6975972
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7559952
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 460
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4335
L2_cache_data_port_util = 0.227
L2_cache_fill_port_util = 0.164

icnt_total_pkts_mem_to_simt=14535924
icnt_total_pkts_simt_to_mem=14535924
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 14535924
Req_Network_cycles = 1538312
Req_Network_injected_packets_per_cycle =       9.4493 
Req_Network_conflicts_per_cycle =       6.4056
Req_Network_conflicts_per_cycle_util =       6.4598
Req_Bank_Level_Parallism =       9.5292
Req_Network_in_buffer_full_per_cycle =       0.0021
Req_Network_in_buffer_avg_util =      22.6882
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4288

Reply_Network_injected_packets_num = 14535924
Reply_Network_cycles = 1538312
Reply_Network_injected_packets_per_cycle =        9.4493
Reply_Network_conflicts_per_cycle =        5.4508
Reply_Network_conflicts_per_cycle_util =       5.4968
Reply_Bank_Level_Parallism =       9.5290
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.3312
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3150
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 45 min, 28 sec (17128 sec)
gpgpu_simulation_rate = 47668 (inst/sec)
gpgpu_simulation_rate = 89 (cycle/sec)
gpgpu_silicon_slowdown = 15337078x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4642b6ac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b6a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b698..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b688..

GPGPU-Sim PTX: cudaLaunch for 0x0x55aab2811c56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 3: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 831038
gpu_sim_insn = 384106775
gpu_ipc =     462.2012
gpu_tot_sim_cycle = 2369350
gpu_tot_sim_insn = 1200572059
gpu_tot_ipc =     506.7094
gpu_tot_issued_cta = 78360
gpu_occupancy = 68.6405% 
gpu_tot_occupancy = 72.5042% 
max_total_param_size = 0
gpu_stall_dramfull = 29819
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.7455
partiton_level_parallism_total  =       8.5009
partiton_level_parallism_util =       6.8105
partiton_level_parallism_util_total  =       8.5764
L2_BW  =     294.6443 GB/Sec
L2_BW_total  =     371.3212 GB/Sec
gpu_total_sim_rate=46241

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1459318, Miss = 410776, Miss_rate = 0.281, Pending_hits = 141365, Reservation_fails = 256956
	L1D_cache_core[1]: Access = 1468207, Miss = 414231, Miss_rate = 0.282, Pending_hits = 142951, Reservation_fails = 259377
	L1D_cache_core[2]: Access = 1472517, Miss = 414557, Miss_rate = 0.282, Pending_hits = 143275, Reservation_fails = 263130
	L1D_cache_core[3]: Access = 1460502, Miss = 411832, Miss_rate = 0.282, Pending_hits = 142527, Reservation_fails = 262000
	L1D_cache_core[4]: Access = 1466566, Miss = 412145, Miss_rate = 0.281, Pending_hits = 142561, Reservation_fails = 266194
	L1D_cache_core[5]: Access = 1480482, Miss = 419672, Miss_rate = 0.283, Pending_hits = 145052, Reservation_fails = 269113
	L1D_cache_core[6]: Access = 1475326, Miss = 414363, Miss_rate = 0.281, Pending_hits = 143761, Reservation_fails = 266294
	L1D_cache_core[7]: Access = 1467597, Miss = 412414, Miss_rate = 0.281, Pending_hits = 142874, Reservation_fails = 263895
	L1D_cache_core[8]: Access = 1469138, Miss = 414044, Miss_rate = 0.282, Pending_hits = 142561, Reservation_fails = 251342
	L1D_cache_core[9]: Access = 1463810, Miss = 411392, Miss_rate = 0.281, Pending_hits = 143124, Reservation_fails = 269008
	L1D_cache_core[10]: Access = 1469271, Miss = 413666, Miss_rate = 0.282, Pending_hits = 142235, Reservation_fails = 256014
	L1D_cache_core[11]: Access = 1468877, Miss = 411549, Miss_rate = 0.280, Pending_hits = 142847, Reservation_fails = 266941
	L1D_cache_core[12]: Access = 1474030, Miss = 414068, Miss_rate = 0.281, Pending_hits = 143419, Reservation_fails = 264376
	L1D_cache_core[13]: Access = 1474401, Miss = 417493, Miss_rate = 0.283, Pending_hits = 144233, Reservation_fails = 263900
	L1D_cache_core[14]: Access = 1462671, Miss = 411423, Miss_rate = 0.281, Pending_hits = 141088, Reservation_fails = 255884
	L1D_cache_core[15]: Access = 1457652, Miss = 411099, Miss_rate = 0.282, Pending_hits = 140854, Reservation_fails = 263685
	L1D_cache_core[16]: Access = 1463410, Miss = 409741, Miss_rate = 0.280, Pending_hits = 140172, Reservation_fails = 256742
	L1D_cache_core[17]: Access = 1472066, Miss = 416756, Miss_rate = 0.283, Pending_hits = 144513, Reservation_fails = 259827
	L1D_cache_core[18]: Access = 1457496, Miss = 412961, Miss_rate = 0.283, Pending_hits = 141973, Reservation_fails = 253131
	L1D_cache_core[19]: Access = 1456592, Miss = 410552, Miss_rate = 0.282, Pending_hits = 142236, Reservation_fails = 263627
	L1D_cache_core[20]: Access = 1460290, Miss = 412282, Miss_rate = 0.282, Pending_hits = 142074, Reservation_fails = 263852
	L1D_cache_core[21]: Access = 1469388, Miss = 414401, Miss_rate = 0.282, Pending_hits = 142743, Reservation_fails = 261821
	L1D_cache_core[22]: Access = 1464781, Miss = 412338, Miss_rate = 0.282, Pending_hits = 142325, Reservation_fails = 266615
	L1D_cache_core[23]: Access = 1470387, Miss = 411477, Miss_rate = 0.280, Pending_hits = 141747, Reservation_fails = 261768
	L1D_cache_core[24]: Access = 1474417, Miss = 414160, Miss_rate = 0.281, Pending_hits = 143036, Reservation_fails = 263194
	L1D_cache_core[25]: Access = 1471590, Miss = 415770, Miss_rate = 0.283, Pending_hits = 142886, Reservation_fails = 259341
	L1D_cache_core[26]: Access = 1475482, Miss = 414410, Miss_rate = 0.281, Pending_hits = 143220, Reservation_fails = 259650
	L1D_cache_core[27]: Access = 1468310, Miss = 413243, Miss_rate = 0.281, Pending_hits = 142430, Reservation_fails = 264736
	L1D_cache_core[28]: Access = 1467715, Miss = 413146, Miss_rate = 0.281, Pending_hits = 143793, Reservation_fails = 265500
	L1D_cache_core[29]: Access = 1465572, Miss = 412984, Miss_rate = 0.282, Pending_hits = 142271, Reservation_fails = 259412
	L1D_total_cache_accesses = 44027861
	L1D_total_cache_misses = 12398945
	L1D_total_cache_miss_rate = 0.2816
	L1D_total_cache_pending_hits = 4280146
	L1D_total_cache_reservation_fails = 7857325
	L1D_cache_data_port_util = 0.388
	L1D_cache_fill_port_util = 0.176
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19606007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4280146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4892672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7282335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7506213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4280146
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7742763
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 574990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36285038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7742823

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6434124
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 848211
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 574990
ctas_completed 78360, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
52369, 55196, 55050, 55239, 56245, 55627, 55589, 56579, 51656, 56341, 56119, 55999, 55171, 55379, 55746, 54805, 52337, 55913, 56217, 55461, 55963, 55213, 55440, 56768, 53024, 56418, 55882, 55842, 55925, 55370, 54606, 55766, 
gpgpu_n_tot_thrd_icount = 1706313504
gpgpu_n_tot_w_icount = 53322297
gpgpu_n_stall_shd_mem = 8128925
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12398885
gpgpu_n_mem_write_global = 7742823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 157090912
gpgpu_n_store_insn = 52688675
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 80240640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3698517
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4430408
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7965826	W0_Idle:1248692	W0_Scoreboard:219657213	W1:4592093	W2:2393872	W3:1252098	W4:1040016	W5:716887	W6:679526	W7:494686	W8:444106	W9:370241	W10:339292	W11:281106	W12:262462	W13:224270	W14:217432	W15:220546	W16:254166	W17:178285	W18:170982	W19:175694	W20:190130	W21:189991	W22:232419	W23:253064	W24:270526	W25:276715	W26:405660	W27:462327	W28:585025	W29:774289	W30:1244745	W31:2102273	W32:32027373
single_issue_nums: WS0:13034769	WS1:13471022	WS2:13423045	WS3:13393461	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 99191080 {8:12398885,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 309712920 {40:7742823,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 495955400 {40:12398885,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 61942584 {8:7742823,}
maxmflatency = 2517 
max_icnt2mem_latency = 1170 
maxmrqlatency = 1839 
max_icnt2sh_latency = 189 
averagemflatency = 416 
avg_icnt2mem_latency = 98 
avg_mrq_latency = 66 
avg_icnt2sh_latency = 7 
mrq_lat_table:2940005 	295799 	453041 	779637 	1563300 	1964048 	1822173 	1311312 	586434 	65821 	1054 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3626778 	12501112 	3913623 	100115 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	12460606 	4288151 	1554217 	1415679 	421052 	2003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11266578 	3703575 	2515333 	1753746 	786018 	115388 	1070 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	2205 	145 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8254      8151      8061      8167      7617      7435      8157      7310      7812      8191      7962      8097      7940      8177      7750      8316 
dram[1]:      8261      8144      8054      8046      7689      7927      8186      8199      8185      7526      8031      8039      8162      8170      8112      8326 
dram[2]:      8252      8166      8154      8071      7532      7539      8177      7572      7801      8192      7908      8014      8158      7975      8369      7980 
dram[3]:      7960      8161      8102      8157      7278      7557      7492      8247      7828      8169      8013      8057      8178      8161      7975      8350 
dram[4]:      8262      8128      8086      8082      7920      7666      8160      8115      8169      7806      8111      8064      8115      8097      7803      8284 
dram[5]:      8085      8296      8240      8246      7561      7231      7975      7963      8157      7867      8044      8090      8090      8114      8271      8042 
dram[6]:      8254      8250      7992      8144      7523      7905      7744      7614      7548      8180      8086      8068      8116      8122      8298      8246 
dram[7]:      8285      8122      8001      8129      7539      7536      7489      8133      8159      8156      8068      8082      8117      8134      8001      8275 
dram[8]:      8088      8040      7980      8172      7579      7897      8088      8103      8178      8171      7973      8030      7944      7910      8293      8297 
dram[9]:      8348      8389      8206      7090      7534      7903      8089      8087      7930      7880      8045      7970      8082      8139      8360      8141 
dram[10]:      8375      7983      8114      7979      7885      7228      8101      7547      7544      8165      7792      7803      8016      8030      7786      7791 
dram[11]:      8009      7187      8108      8145      7576      7587      8087      7891      7930      8193      7933      7991      8065      8001      8342      8304 
average row accesses per activate:
dram[0]:  4.241315  4.279067  4.195935  4.186017  4.217388  4.286399  3.939050  4.012298  4.140470  4.191381  4.252729  4.265254  4.225118  4.349512  4.227415  4.303913 
dram[1]:  4.240222  4.404608  4.222047  4.193873  4.188366  4.185805  4.035889  4.069293  4.152564  4.249254  4.275486  4.346452  4.279963  4.365990  4.232051  4.298703 
dram[2]:  4.407734  4.488954  4.135978  4.182914  4.105068  4.242604  4.123620  4.162377  4.171539  4.163896  4.255662  4.305427  4.194475  4.237710  4.229138  4.237803 
dram[3]:  4.405567  4.429782  4.061392  4.127992  4.267233  4.253474  4.062975  4.330087  4.132643  4.171932  4.274645  4.295369  4.260184  4.282132  4.228180  4.328666 
dram[4]:  4.273867  4.383230  4.090753  4.137093  4.248065  4.217201  4.209644  4.209070  4.186451  4.180019  4.319318  4.244887  4.282547  4.245670  4.333737  4.309514 
dram[5]:  4.324252  4.369568  4.204192  4.207767  4.229693  4.284889  4.231260  4.211443  4.078887  4.150646  4.255728  4.281792  4.247911  4.318211  4.291611  4.229871 
dram[6]:  4.404035  4.382011  4.147264  4.150043  4.123473  4.275737  4.179826  4.208002  4.113427  4.178807  4.344079  4.327511  4.266038  4.196829  4.165694  4.287227 
dram[7]:  4.383230  4.352539  4.128258  4.150531  4.235998  4.264926  4.162046  4.069227  4.104014  4.165036  4.335563  4.396094  4.219996  4.253801  4.244887  4.299283 
dram[8]:  4.349203  4.326858  4.163026  4.189873  4.210753  4.216157  4.045953  4.138525  4.122915  4.276133  4.269450  4.461889  4.282650  4.322743  4.264398  4.179583 
dram[9]:  4.296009  4.267000  4.156842  4.201290  4.220073  4.177880  4.097244  4.080207  4.283603  4.279821  4.305056  4.199782  4.363158  4.323707  4.281636  4.213794 
dram[10]:  4.245282  4.225583  4.102737  4.226945  4.203287  4.235565  4.016634  4.191742  4.108924  4.351124  4.177840  4.235970  4.312447  4.355115  4.203864  4.270479 
dram[11]:  4.181695  4.349907  4.165711  4.195908  4.214682  4.337498  4.024715  4.118329  4.113945  4.228735  4.271916  4.386765  4.210545  4.249930  4.174851  4.316505 
average row locality = 11782624/2786042 = 4.229162
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     57343     57305     57581     57872     57513     57672     58395     58217     57527     57593     57246     57428     57202     57070     57065     57139 
dram[1]:     57323     56921     57700     57815     57872     57919     57993     58430     57622     57365     57360     57285     57052     56980     57228     57131 
dram[2]:     56569     56513     57841     57818     58026     57660     58003     57663     57431     57662     57284     57325     57399     57351     57323     57379 
dram[3]:     56622     56763     58274     58079     57365     57531     57897     57076     57431     57523     57224     57420     56911     57248     57268     57034 
dram[4]:     57072     56987     58054     57957     57530     57799     57130     57279     57395     57453     57103     57603     56970     57347     57024     57284 
dram[5]:     57089     56896     57453     57726     57425     57625     57126     57437     57685     57667     57392     57327     57130     57044     57014     57310 
dram[6]:     56883     56866     57726     57844     58137     57402     57154     57486     57614     57556     57190     57284     57257     57442     57391     57203 
dram[7]:     56743     57144     57647     57752     57340     57607     57342     58196     57583     57763     57031     57085     57400     57380     57312     57244 
dram[8]:     56755     57077     57777     57817     57552     57666     57937     57793     57536     57103     57416     56892     57011     56998     57149     57731 
dram[9]:     56959     57507     57744     57960     57372     57888     57571     58037     56983     57179     57180     57734     56697     57044     57117     57300 
dram[10]:     57109     57639     58056     57697     57582     57659     58000     57634     57747     57169     57554     57580     56928     57006     57629     57420 
dram[11]:     57633     57128     57809     57780     57571     57190     57849     58107     57753     57443     57345     57113     57281     57286     57622     57032 
total dram reads = 11026247
bank skew: 58430/56513 = 1.03
chip skew: 920409/917346 = 1.00
number of total write accesses:
dram[0]:     10939     10922     10931     11062     10962     11057     11124     11133     10955     11023     10927     10927     10939     10975     10874     10931 
dram[1]:     10938     10816     11021     10958     11103     11190     11083     11095     10945     10869     10910     10924     10878     10888     10957     10857 
dram[2]:     10755     10810     11021     11019     11152     11068     11034     10961     10928     10976     10957     10923     10977     10976     10903     10905 
dram[3]:     10796     10850     11068     11017     10907     11040     11049     10799     11030     11032     10959     11036     10813     10880     10916     10850 
dram[4]:     10965     10823     11022     10997     10940     11038     10876     10868     11003     11031     10952     11070     10871     10954     10838     10893 
dram[5]:     10850     10787     10919     10951     10973     10910     10856     10956     11050     11029     10925     10981     10879     10864     10778     10891 
dram[6]:     10761     10822     11005     11068     11018     10935     10877     10924     10994     11025     10879     10917     10850     10964     10971     10937 
dram[7]:     10813     10889     10939     10983     10890     11010     10900     11042     10978     10955     10927     10964     10888     10897     10909     10837 
dram[8]:     10782     10949     10986     10998     10907     10948     11089     11018     11068     10952     11077     10825     10894     10820     10817     11041 
dram[9]:     10797     10906     10971     10953     10917     11041     10973     11123     10946     10909     10843     10969     10782     10864     10924     10939 
dram[10]:     10817     10964     11036     10936     11043     10971     11135     11055     11081     10835     11062     10969     10827     10892     10964     10881 
dram[11]:     10991     10824     10989     10944     11004     10872     11040     11167     11067     10915     10933     10910     10967     10942     10972     10911 
total dram writes = 2101972
bank skew: 11190/10755 = 1.04
chip skew: 175681/174599 = 1.01
average mf latency per bank:
dram[0]:        583       633       584       632       582       634       583       634       583       635       580       653       578       627       576       636
dram[1]:        624       626       621       623       627       624       625       637       628       635       640       644       618       624       631       623
dram[2]:        630       634       622       625       618       626       634       638       633       631       642       647       617       621       627       629
dram[3]:        630       645       623       644       624       638       631       645       621       642       635       650       616       640       628       646
dram[4]:        579       633       580       636       580       634       588       646       582       633       577       630       575       621       581       638
dram[5]:        624       630       627       630       629       629       638       644       625       623       625       622       623       625       625       627
dram[6]:        636       635       626       632       624       623       645       641       629       637       621       634       627       629       628       635
dram[7]:        624       646       630       649       624       640       639       656       634       645       625       641       627       638       623       646
dram[8]:        579       638       578       635       580       640       583       643       579       638       576       644       576       637       582       634
dram[9]:        637       636       636       639       638       633       636       633       641       642       641       637      2846       633       634       631
dram[10]:        629       633       634       631       631       642       632       635       633       637       630       633       628       628       630       638
dram[11]:        628       642       632       644       635       652       631       654       633       652       630       652       625       639       633       650
maximum mf latency per bank:
dram[0]:       1647      1640      1845      1945      1927      1972      1984      1921      1771      1868      1855      1855      1393      1902      1561      1631
dram[1]:       1993      1995      1783      1799      2028      1718      1622      1675      2160      1768      1568      1428      1424      1356      1700      1584
dram[2]:       1607      1785      2213      1596      2129      1794      1711      2135      1790      1739      1470      1446      1534      1765      1560      1641
dram[3]:       1748      1950      2053      1899      1741      1692      1732      1696      1918      1844      1930      1629      1430      1515      1517      1598
dram[4]:       1565      1559      1646      1779      1857      1692      1692      1738      1745      1839      1595      1563      2086      1743      1506      1755
dram[5]:       1979      1658      1955      1990      2060      2108      1625      1638      1683      1717      1601      1660      1561      1862      1743      1658
dram[6]:       1686      1547      2057      1796      2118      1718      2136      2011      1944      1802      1385      1675      1828      2517      1681      1606
dram[7]:       1778      1778      1780      1679      1781      1643      1715      1645      1795      1664      1624      1548      1839      1873      1571      1868
dram[8]:       1837      1737      1857      1788      2033      1945      1888      1951      1875      1891      1706      1542      1465      1467      1678      1698
dram[9]:       1585      1814      1815      1754      1894      2069      1798      2312      1812      2087      1713      1432      1586      1711      1822      1494
dram[10]:       1846      2217      1850      1793      1831      2324      1784      1784      1886      1923      1448      1682      1611      1916      1744      1940
dram[11]:       1726      1631      2164      1727      1916      1764      2276      2237      1767      1814      1539      1722      1831      2005      1651      1464

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6076118 n_nop=4551761 n_act=233975 n_pre=233959 n_ref_event=0 n_req=983587 n_rd=920168 n_rd_L2_A=0 n_write=0 n_wr_bk=175681 bw_util=0.7214
n_activity=5866647 dram_eff=0.7472
bk0: 57343a 3674936i bk1: 57305a 3645138i bk2: 57581a 3640957i bk3: 57872a 3576462i bk4: 57513a 3639771i bk5: 57672a 3608498i bk6: 58395a 3545844i bk7: 58217a 3509973i bk8: 57527a 3656656i bk9: 57593a 3647939i bk10: 57246a 3683938i bk11: 57428a 3605762i bk12: 57202a 3654469i bk13: 57070a 3649685i bk14: 57065a 3708526i bk15: 57139a 3671767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762129
Row_Buffer_Locality_read = 0.802522
Row_Buffer_Locality_write = 0.176051
Bank_Level_Parallism = 6.933185
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.129563
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.721414 
total_CMD = 6076118 
util_bw = 4383396 
Wasted_Col = 1298134 
Wasted_Row = 105442 
Idle = 289146 

BW Util Bottlenecks: 
RCDc_limit = 1175960 
RCDWRc_limit = 203686 
WTRc_limit = 1125007 
RTWc_limit = 2053835 
CCDLc_limit = 731605 
rwq = 0 
CCDLc_limit_alone = 492682 
WTRc_limit_alone = 1061268 
RTWc_limit_alone = 1878651 

Commands details: 
total_CMD = 6076118 
n_nop = 4551761 
Read = 920168 
Write = 0 
L2_Alloc = 0 
L2_WB = 175681 
n_act = 233975 
n_pre = 233959 
n_ref = 0 
n_req = 983587 
total_req = 1095849 

Dual Bus Interface Util: 
issued_total_row = 467934 
issued_total_col = 1095849 
Row_Bus_Util =  0.077012 
CoL_Bus_Util = 0.180353 
Either_Row_CoL_Bus_Util = 0.250877 
Issued_on_Two_Bus_Simul_Util = 0.006489 
issued_two_Eff = 0.025864 
queue_avg = 27.642393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.6424
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6076118 n_nop=4555095 n_act=232385 n_pre=232369 n_ref_event=0 n_req=983173 n_rd=919996 n_rd_L2_A=0 n_write=0 n_wr_bk=175432 bw_util=0.7211
n_activity=5866722 dram_eff=0.7469
bk0: 57323a 3658470i bk1: 56921a 3693850i bk2: 57700a 3640200i bk3: 57815a 3585096i bk4: 57872a 3596571i bk5: 57919a 3546788i bk6: 57993a 3570484i bk7: 58430a 3519231i bk8: 57622a 3668287i bk9: 57365a 3691690i bk10: 57360a 3679788i bk11: 57285a 3668625i bk12: 57052a 3719543i bk13: 56980a 3698261i bk14: 57228a 3670213i bk15: 57131a 3704101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763646
Row_Buffer_Locality_read = 0.803834
Row_Buffer_Locality_write = 0.178419
Bank_Level_Parallism = 6.906189
Bank_Level_Parallism_Col = 5.253903
Bank_Level_Parallism_Ready = 2.129659
write_to_read_ratio_blp_rw_average = 0.371375
GrpLevelPara = 3.030252 

BW Util details:
bwutil = 0.721137 
total_CMD = 6076118 
util_bw = 4381712 
Wasted_Col = 1291383 
Wasted_Row = 110272 
Idle = 292751 

BW Util Bottlenecks: 
RCDc_limit = 1164900 
RCDWRc_limit = 201314 
WTRc_limit = 1119006 
RTWc_limit = 2043024 
CCDLc_limit = 730058 
rwq = 0 
CCDLc_limit_alone = 489847 
WTRc_limit_alone = 1054692 
RTWc_limit_alone = 1867127 

Commands details: 
total_CMD = 6076118 
n_nop = 4555095 
Read = 919996 
Write = 0 
L2_Alloc = 0 
L2_WB = 175432 
n_act = 232385 
n_pre = 232369 
n_ref = 0 
n_req = 983173 
total_req = 1095428 

Dual Bus Interface Util: 
issued_total_row = 464754 
issued_total_col = 1095428 
Row_Bus_Util =  0.076489 
CoL_Bus_Util = 0.180284 
Either_Row_CoL_Bus_Util = 0.250328 
Issued_on_Two_Bus_Simul_Util = 0.006445 
issued_two_Eff = 0.025745 
queue_avg = 27.628691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.6287
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6076118 n_nop=4555446 n_act=232538 n_pre=232522 n_ref_event=0 n_req=982407 n_rd=919247 n_rd_L2_A=0 n_write=0 n_wr_bk=175365 bw_util=0.7206
n_activity=5860758 dram_eff=0.7471
bk0: 56569a 3744292i bk1: 56513a 3731276i bk2: 57841a 3601471i bk3: 57818a 3581789i bk4: 58026a 3548408i bk5: 57660a 3597571i bk6: 58003a 3615571i bk7: 57663a 3624930i bk8: 57431a 3678785i bk9: 57662a 3629016i bk10: 57284a 3696796i bk11: 57325a 3642209i bk12: 57399a 3665509i bk13: 57351a 3630387i bk14: 57323a 3686963i bk15: 57379a 3635452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763306
Row_Buffer_Locality_read = 0.803678
Row_Buffer_Locality_write = 0.175712
Bank_Level_Parallism = 6.909417
Bank_Level_Parallism_Col = 5.253788
Bank_Level_Parallism_Ready = 2.128745
write_to_read_ratio_blp_rw_average = 0.371017
GrpLevelPara = 3.030058 

BW Util details:
bwutil = 0.720600 
total_CMD = 6076118 
util_bw = 4378448 
Wasted_Col = 1290256 
Wasted_Row = 110842 
Idle = 296572 

BW Util Bottlenecks: 
RCDc_limit = 1168511 
RCDWRc_limit = 200913 
WTRc_limit = 1113141 
RTWc_limit = 2026795 
CCDLc_limit = 721582 
rwq = 0 
CCDLc_limit_alone = 484633 
WTRc_limit_alone = 1050525 
RTWc_limit_alone = 1852462 

Commands details: 
total_CMD = 6076118 
n_nop = 4555446 
Read = 919247 
Write = 0 
L2_Alloc = 0 
L2_WB = 175365 
n_act = 232538 
n_pre = 232522 
n_ref = 0 
n_req = 982407 
total_req = 1094612 

Dual Bus Interface Util: 
issued_total_row = 465060 
issued_total_col = 1094612 
Row_Bus_Util =  0.076539 
CoL_Bus_Util = 0.180150 
Either_Row_CoL_Bus_Util = 0.250270 
Issued_on_Two_Bus_Simul_Util = 0.006419 
issued_two_Eff = 0.025647 
queue_avg = 27.585842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.5858
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6076118 n_nop=4559984 n_act=231241 n_pre=231225 n_ref_event=0 n_req=980680 n_rd=917666 n_rd_L2_A=0 n_write=0 n_wr_bk=175042 bw_util=0.7193
n_activity=5861269 dram_eff=0.7457
bk0: 56622a 3749500i bk1: 56763a 3700645i bk2: 58274a 3567673i bk3: 58079a 3550942i bk4: 57365a 3652108i bk5: 57531a 3592934i bk6: 57897a 3632457i bk7: 57076a 3699924i bk8: 57431a 3644221i bk9: 57523a 3627486i bk10: 57224a 3694056i bk11: 57420a 3628092i bk12: 56911a 3711118i bk13: 57248a 3655116i bk14: 57268a 3664357i bk15: 57034a 3704408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764212
Row_Buffer_Locality_read = 0.804755
Row_Buffer_Locality_write = 0.173787
Bank_Level_Parallism = 6.881577
Bank_Level_Parallism_Col = 5.249237
Bank_Level_Parallism_Ready = 2.133756
write_to_read_ratio_blp_rw_average = 0.372174
GrpLevelPara = 3.026530 

BW Util details:
bwutil = 0.719346 
total_CMD = 6076118 
util_bw = 4370832 
Wasted_Col = 1295992 
Wasted_Row = 111695 
Idle = 297599 

BW Util Bottlenecks: 
RCDc_limit = 1164977 
RCDWRc_limit = 201871 
WTRc_limit = 1112235 
RTWc_limit = 2044544 
CCDLc_limit = 719804 
rwq = 0 
CCDLc_limit_alone = 485768 
WTRc_limit_alone = 1050767 
RTWc_limit_alone = 1871976 

Commands details: 
total_CMD = 6076118 
n_nop = 4559984 
Read = 917666 
Write = 0 
L2_Alloc = 0 
L2_WB = 175042 
n_act = 231241 
n_pre = 231225 
n_ref = 0 
n_req = 980680 
total_req = 1092708 

Dual Bus Interface Util: 
issued_total_row = 462466 
issued_total_col = 1092708 
Row_Bus_Util =  0.076112 
CoL_Bus_Util = 0.179837 
Either_Row_CoL_Bus_Util = 0.249523 
Issued_on_Two_Bus_Simul_Util = 0.006425 
issued_two_Eff = 0.025750 
queue_avg = 27.260532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.2605
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6076118 n_nop=4559486 n_act=231341 n_pre=231325 n_ref_event=0 n_req=980926 n_rd=917987 n_rd_L2_A=0 n_write=0 n_wr_bk=175141 bw_util=0.7196
n_activity=5861023 dram_eff=0.746
bk0: 57072a 3689872i bk1: 56987a 3694643i bk2: 58054a 3588504i bk3: 57957a 3553000i bk4: 57530a 3670251i bk5: 57799a 3587088i bk6: 57130a 3702258i bk7: 57279a 3668245i bk8: 57395a 3693091i bk9: 57453a 3616772i bk10: 57103a 3713280i bk11: 57603a 3589854i bk12: 56970a 3700752i bk13: 57347a 3616670i bk14: 57024a 3711725i bk15: 57284a 3653172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764169
Row_Buffer_Locality_read = 0.804617
Row_Buffer_Locality_write = 0.174216
Bank_Level_Parallism = 6.889934
Bank_Level_Parallism_Col = 5.249469
Bank_Level_Parallism_Ready = 2.133049
write_to_read_ratio_blp_rw_average = 0.370241
GrpLevelPara = 3.021390 

BW Util details:
bwutil = 0.719623 
total_CMD = 6076118 
util_bw = 4372512 
Wasted_Col = 1291406 
Wasted_Row = 112264 
Idle = 299936 

BW Util Bottlenecks: 
RCDc_limit = 1160921 
RCDWRc_limit = 202689 
WTRc_limit = 1114111 
RTWc_limit = 2013310 
CCDLc_limit = 724745 
rwq = 0 
CCDLc_limit_alone = 490512 
WTRc_limit_alone = 1050727 
RTWc_limit_alone = 1842461 

Commands details: 
total_CMD = 6076118 
n_nop = 4559486 
Read = 917987 
Write = 0 
L2_Alloc = 0 
L2_WB = 175141 
n_act = 231341 
n_pre = 231325 
n_ref = 0 
n_req = 980926 
total_req = 1093128 

Dual Bus Interface Util: 
issued_total_row = 462666 
issued_total_col = 1093128 
Row_Bus_Util =  0.076145 
CoL_Bus_Util = 0.179906 
Either_Row_CoL_Bus_Util = 0.249605 
Issued_on_Two_Bus_Simul_Util = 0.006445 
issued_two_Eff = 0.025822 
queue_avg = 27.203634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.2036
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6076118 n_nop=4561457 n_act=230930 n_pre=230914 n_ref_event=0 n_req=979918 n_rd=917346 n_rd_L2_A=0 n_write=0 n_wr_bk=174599 bw_util=0.7188
n_activity=5866804 dram_eff=0.7445
bk0: 57089a 3709455i bk1: 56896a 3684112i bk2: 57453a 3661765i bk3: 57726a 3610500i bk4: 57425a 3621969i bk5: 57625a 3631883i bk6: 57126a 3707221i bk7: 57437a 3648445i bk8: 57685a 3645958i bk9: 57667a 3620584i bk10: 57392a 3690675i bk11: 57327a 3663010i bk12: 57130a 3699776i bk13: 57044a 3668207i bk14: 57014a 3729059i bk15: 57310a 3659556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764346
Row_Buffer_Locality_read = 0.804515
Row_Buffer_Locality_write = 0.175430
Bank_Level_Parallism = 6.850714
Bank_Level_Parallism_Col = 5.214938
Bank_Level_Parallism_Ready = 2.117116
write_to_read_ratio_blp_rw_average = 0.370159
GrpLevelPara = 3.018471 

BW Util details:
bwutil = 0.718844 
total_CMD = 6076118 
util_bw = 4367780 
Wasted_Col = 1298983 
Wasted_Row = 113247 
Idle = 296108 

BW Util Bottlenecks: 
RCDc_limit = 1169100 
RCDWRc_limit = 201000 
WTRc_limit = 1119595 
RTWc_limit = 2023573 
CCDLc_limit = 725475 
rwq = 0 
CCDLc_limit_alone = 491305 
WTRc_limit_alone = 1056301 
RTWc_limit_alone = 1852697 

Commands details: 
total_CMD = 6076118 
n_nop = 4561457 
Read = 917346 
Write = 0 
L2_Alloc = 0 
L2_WB = 174599 
n_act = 230930 
n_pre = 230914 
n_ref = 0 
n_req = 979918 
total_req = 1091945 

Dual Bus Interface Util: 
issued_total_row = 461844 
issued_total_col = 1091945 
Row_Bus_Util =  0.076010 
CoL_Bus_Util = 0.179711 
Either_Row_CoL_Bus_Util = 0.249281 
Issued_on_Two_Bus_Simul_Util = 0.006440 
issued_two_Eff = 0.025833 
queue_avg = 26.912495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.9125
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6076118 n_nop=4558128 n_act=231885 n_pre=231869 n_ref_event=0 n_req=981301 n_rd=918435 n_rd_L2_A=0 n_write=0 n_wr_bk=174947 bw_util=0.7198
n_activity=5862232 dram_eff=0.7461
bk0: 56883a 3756238i bk1: 56866a 3703181i bk2: 57726a 3611977i bk3: 57844a 3575534i bk4: 58137a 3597106i bk5: 57402a 3622006i bk6: 57154a 3687307i bk7: 57486a 3669071i bk8: 57614a 3658991i bk9: 57556a 3631217i bk10: 57190a 3734335i bk11: 57284a 3660577i bk12: 57257a 3701841i bk13: 57442a 3617173i bk14: 57391a 3661423i bk15: 57203a 3622636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763705
Row_Buffer_Locality_read = 0.804055
Row_Buffer_Locality_write = 0.174212
Bank_Level_Parallism = 6.876900
Bank_Level_Parallism_Col = 5.244600
Bank_Level_Parallism_Ready = 2.138664
write_to_read_ratio_blp_rw_average = 0.367683
GrpLevelPara = 3.025427 

BW Util details:
bwutil = 0.719790 
total_CMD = 6076118 
util_bw = 4373528 
Wasted_Col = 1290143 
Wasted_Row = 114346 
Idle = 298101 

BW Util Bottlenecks: 
RCDc_limit = 1166614 
RCDWRc_limit = 201508 
WTRc_limit = 1116311 
RTWc_limit = 2003752 
CCDLc_limit = 712623 
rwq = 0 
CCDLc_limit_alone = 482039 
WTRc_limit_alone = 1053357 
RTWc_limit_alone = 1836122 

Commands details: 
total_CMD = 6076118 
n_nop = 4558128 
Read = 918435 
Write = 0 
L2_Alloc = 0 
L2_WB = 174947 
n_act = 231885 
n_pre = 231869 
n_ref = 0 
n_req = 981301 
total_req = 1093382 

Dual Bus Interface Util: 
issued_total_row = 463754 
issued_total_col = 1093382 
Row_Bus_Util =  0.076324 
CoL_Bus_Util = 0.179947 
Either_Row_CoL_Bus_Util = 0.249829 
Issued_on_Two_Bus_Simul_Util = 0.006443 
issued_two_Eff = 0.025788 
queue_avg = 27.256622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.2566
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6076118 n_nop=4558279 n_act=231868 n_pre=231852 n_ref_event=0 n_req=981371 n_rd=918569 n_rd_L2_A=0 n_write=0 n_wr_bk=174821 bw_util=0.7198
n_activity=5864733 dram_eff=0.7457
bk0: 56743a 3739822i bk1: 57144a 3686914i bk2: 57647a 3618855i bk3: 57752a 3564328i bk4: 57340a 3682844i bk5: 57607a 3610773i bk6: 57342a 3672048i bk7: 58196a 3566843i bk8: 57583a 3654730i bk9: 57763a 3626401i bk10: 57031a 3729570i bk11: 57085a 3690391i bk12: 57400a 3660877i bk13: 57380a 3654085i bk14: 57312a 3663251i bk15: 57244a 3666654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763739
Row_Buffer_Locality_read = 0.803903
Row_Buffer_Locality_write = 0.176284
Bank_Level_Parallism = 6.879285
Bank_Level_Parallism_Col = 5.235617
Bank_Level_Parallism_Ready = 2.141745
write_to_read_ratio_blp_rw_average = 0.367868
GrpLevelPara = 3.026305 

BW Util details:
bwutil = 0.719795 
total_CMD = 6076118 
util_bw = 4373560 
Wasted_Col = 1294099 
Wasted_Row = 112541 
Idle = 295918 

BW Util Bottlenecks: 
RCDc_limit = 1170373 
RCDWRc_limit = 202469 
WTRc_limit = 1121755 
RTWc_limit = 2005705 
CCDLc_limit = 715109 
rwq = 0 
CCDLc_limit_alone = 482342 
WTRc_limit_alone = 1058795 
RTWc_limit_alone = 1835898 

Commands details: 
total_CMD = 6076118 
n_nop = 4558279 
Read = 918569 
Write = 0 
L2_Alloc = 0 
L2_WB = 174821 
n_act = 231868 
n_pre = 231852 
n_ref = 0 
n_req = 981371 
total_req = 1093390 

Dual Bus Interface Util: 
issued_total_row = 463720 
issued_total_col = 1093390 
Row_Bus_Util =  0.076318 
CoL_Bus_Util = 0.179949 
Either_Row_CoL_Bus_Util = 0.249804 
Issued_on_Two_Bus_Simul_Util = 0.006463 
issued_two_Eff = 0.025873 
queue_avg = 27.394106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.3941
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6076118 n_nop=4558754 n_act=231669 n_pre=231653 n_ref_event=0 n_req=981282 n_rd=918210 n_rd_L2_A=0 n_write=0 n_wr_bk=175171 bw_util=0.7198
n_activity=5861006 dram_eff=0.7462
bk0: 56755a 3741230i bk1: 57077a 3677855i bk2: 57777a 3626892i bk3: 57817a 3578286i bk4: 57552a 3672722i bk5: 57666a 3600571i bk6: 57937a 3612919i bk7: 57793a 3605683i bk8: 57536a 3638902i bk9: 57103a 3671752i bk10: 57416a 3660720i bk11: 56892a 3761579i bk12: 57011a 3712427i bk13: 56998a 3691268i bk14: 57149a 3708621i bk15: 57731a 3625206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763920
Row_Buffer_Locality_read = 0.804191
Row_Buffer_Locality_write = 0.177654
Bank_Level_Parallism = 6.861305
Bank_Level_Parallism_Col = 5.214195
Bank_Level_Parallism_Ready = 2.120756
write_to_read_ratio_blp_rw_average = 0.368277
GrpLevelPara = 3.018052 

BW Util details:
bwutil = 0.719789 
total_CMD = 6076118 
util_bw = 4373524 
Wasted_Col = 1295632 
Wasted_Row = 110263 
Idle = 296699 

BW Util Bottlenecks: 
RCDc_limit = 1166347 
RCDWRc_limit = 202518 
WTRc_limit = 1120454 
RTWc_limit = 2005596 
CCDLc_limit = 724428 
rwq = 0 
CCDLc_limit_alone = 489915 
WTRc_limit_alone = 1056377 
RTWc_limit_alone = 1835160 

Commands details: 
total_CMD = 6076118 
n_nop = 4558754 
Read = 918210 
Write = 0 
L2_Alloc = 0 
L2_WB = 175171 
n_act = 231669 
n_pre = 231653 
n_ref = 0 
n_req = 981282 
total_req = 1093381 

Dual Bus Interface Util: 
issued_total_row = 463322 
issued_total_col = 1093381 
Row_Bus_Util =  0.076253 
CoL_Bus_Util = 0.179947 
Either_Row_CoL_Bus_Util = 0.249726 
Issued_on_Two_Bus_Simul_Util = 0.006474 
issued_two_Eff = 0.025926 
queue_avg = 27.024002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.024
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6076118 n_nop=4558390 n_act=231827 n_pre=231811 n_ref_event=0 n_req=981123 n_rd=918272 n_rd_L2_A=0 n_write=0 n_wr_bk=174857 bw_util=0.7196
n_activity=5865192 dram_eff=0.7455
bk0: 56959a 3735281i bk1: 57507a 3624568i bk2: 57744a 3614046i bk3: 57960a 3596858i bk4: 57372a 3646981i bk5: 57888a 3543228i bk6: 57571a 3630677i bk7: 58037a 3581393i bk8: 56983a 3694790i bk9: 57179a 3673579i bk10: 57180a 3737415i bk11: 57734a 3653451i bk12: 56697a 3746330i bk13: 57044a 3643039i bk14: 57117a 3686217i bk15: 57300a 3635222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763721
Row_Buffer_Locality_read = 0.804084
Row_Buffer_Locality_write = 0.173999
Bank_Level_Parallism = 6.886235
Bank_Level_Parallism_Col = 5.243667
Bank_Level_Parallism_Ready = 2.131672
write_to_read_ratio_blp_rw_average = 0.370506
GrpLevelPara = 3.024682 

BW Util details:
bwutil = 0.719623 
total_CMD = 6076118 
util_bw = 4372516 
Wasted_Col = 1298645 
Wasted_Row = 109764 
Idle = 295193 

BW Util Bottlenecks: 
RCDc_limit = 1167228 
RCDWRc_limit = 204618 
WTRc_limit = 1118988 
RTWc_limit = 2047576 
CCDLc_limit = 717402 
rwq = 0 
CCDLc_limit_alone = 482020 
WTRc_limit_alone = 1055924 
RTWc_limit_alone = 1875258 

Commands details: 
total_CMD = 6076118 
n_nop = 4558390 
Read = 918272 
Write = 0 
L2_Alloc = 0 
L2_WB = 174857 
n_act = 231827 
n_pre = 231811 
n_ref = 0 
n_req = 981123 
total_req = 1093129 

Dual Bus Interface Util: 
issued_total_row = 463638 
issued_total_col = 1093129 
Row_Bus_Util =  0.076305 
CoL_Bus_Util = 0.179906 
Either_Row_CoL_Bus_Util = 0.249786 
Issued_on_Two_Bus_Simul_Util = 0.006425 
issued_two_Eff = 0.025722 
queue_avg = 27.352390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.3524
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6076118 n_nop=4553093 n_act=233418 n_pre=233402 n_ref_event=0 n_req=983645 n_rd=920409 n_rd_L2_A=0 n_write=0 n_wr_bk=175468 bw_util=0.7214
n_activity=5863356 dram_eff=0.7476
bk0: 57109a 3708337i bk1: 57639a 3617176i bk2: 58056a 3573986i bk3: 57697a 3564213i bk4: 57582a 3583606i bk5: 57659a 3586338i bk6: 58000a 3581289i bk7: 57634a 3630578i bk8: 57747a 3624827i bk9: 57169a 3711111i bk10: 57554a 3660626i bk11: 57580a 3608347i bk12: 56928a 3729968i bk13: 57006a 3646903i bk14: 57629a 3645753i bk15: 57420a 3644492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762709
Row_Buffer_Locality_read = 0.803060
Row_Buffer_Locality_write = 0.175391
Bank_Level_Parallism = 6.942523
Bank_Level_Parallism_Col = 5.284116
Bank_Level_Parallism_Ready = 2.138036
write_to_read_ratio_blp_rw_average = 0.370361
GrpLevelPara = 3.037257 

BW Util details:
bwutil = 0.721432 
total_CMD = 6076118 
util_bw = 4383508 
Wasted_Col = 1286965 
Wasted_Row = 110435 
Idle = 295210 

BW Util Bottlenecks: 
RCDc_limit = 1166228 
RCDWRc_limit = 202585 
WTRc_limit = 1128709 
RTWc_limit = 2015853 
CCDLc_limit = 719871 
rwq = 0 
CCDLc_limit_alone = 486593 
WTRc_limit_alone = 1065661 
RTWc_limit_alone = 1845623 

Commands details: 
total_CMD = 6076118 
n_nop = 4553093 
Read = 920409 
Write = 0 
L2_Alloc = 0 
L2_WB = 175468 
n_act = 233418 
n_pre = 233402 
n_ref = 0 
n_req = 983645 
total_req = 1095877 

Dual Bus Interface Util: 
issued_total_row = 466820 
issued_total_col = 1095877 
Row_Bus_Util =  0.076829 
CoL_Bus_Util = 0.180358 
Either_Row_CoL_Bus_Util = 0.250658 
Issued_on_Two_Bus_Simul_Util = 0.006529 
issued_two_Eff = 0.026048 
queue_avg = 27.742361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.7424
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6076118 n_nop=4554048 n_act=233061 n_pre=233045 n_ref_event=0 n_req=983211 n_rd=919942 n_rd_L2_A=0 n_write=0 n_wr_bk=175448 bw_util=0.7211
n_activity=5862367 dram_eff=0.7474
bk0: 57633a 3647024i bk1: 57128a 3677907i bk2: 57809a 3613904i bk3: 57780a 3621617i bk4: 57571a 3642134i bk5: 57190a 3629632i bk6: 57849a 3605196i bk7: 58107a 3559168i bk8: 57753a 3617785i bk9: 57443a 3630218i bk10: 57345a 3698902i bk11: 57113a 3663462i bk12: 57281a 3652343i bk13: 57286a 3617216i bk14: 57622a 3630266i bk15: 57032a 3675278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762967
Row_Buffer_Locality_read = 0.803378
Row_Buffer_Locality_write = 0.175394
Bank_Level_Parallism = 6.932990
Bank_Level_Parallism_Col = 5.273320
Bank_Level_Parallism_Ready = 2.139645
write_to_read_ratio_blp_rw_average = 0.370400
GrpLevelPara = 3.031905 

BW Util details:
bwutil = 0.721112 
total_CMD = 6076118 
util_bw = 4381560 
Wasted_Col = 1288510 
Wasted_Row = 109758 
Idle = 296290 

BW Util Bottlenecks: 
RCDc_limit = 1164993 
RCDWRc_limit = 201919 
WTRc_limit = 1121904 
RTWc_limit = 2030316 
CCDLc_limit = 720217 
rwq = 0 
CCDLc_limit_alone = 485302 
WTRc_limit_alone = 1058407 
RTWc_limit_alone = 1858898 

Commands details: 
total_CMD = 6076118 
n_nop = 4554048 
Read = 919942 
Write = 0 
L2_Alloc = 0 
L2_WB = 175448 
n_act = 233061 
n_pre = 233045 
n_ref = 0 
n_req = 983211 
total_req = 1095390 

Dual Bus Interface Util: 
issued_total_row = 466106 
issued_total_col = 1095390 
Row_Bus_Util =  0.076711 
CoL_Bus_Util = 0.180278 
Either_Row_CoL_Bus_Util = 0.250500 
Issued_on_Two_Bus_Simul_Util = 0.006489 
issued_two_Eff = 0.025903 
queue_avg = 27.681513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.6815

========= L2 cache stats =========
L2_cache_bank[0]: Access = 779160, Miss = 459873, Miss_rate = 0.590, Pending_hits = 19503, Reservation_fails = 122
L2_cache_bank[1]: Access = 823624, Miss = 460297, Miss_rate = 0.559, Pending_hits = 3255, Reservation_fails = 71
L2_cache_bank[2]: Access = 814739, Miss = 460150, Miss_rate = 0.565, Pending_hits = 3334, Reservation_fails = 462
L2_cache_bank[3]: Access = 810625, Miss = 459850, Miss_rate = 0.567, Pending_hits = 3298, Reservation_fails = 1001
L2_cache_bank[4]: Access = 814745, Miss = 459878, Miss_rate = 0.564, Pending_hits = 3324, Reservation_fails = 258
L2_cache_bank[5]: Access = 812885, Miss = 459371, Miss_rate = 0.565, Pending_hits = 3394, Reservation_fails = 30
L2_cache_bank[6]: Access = 814004, Miss = 458996, Miss_rate = 0.564, Pending_hits = 3213, Reservation_fails = 24
L2_cache_bank[7]: Access = 838537, Miss = 458679, Miss_rate = 0.547, Pending_hits = 3500, Reservation_fails = 17
L2_cache_bank[8]: Access = 777181, Miss = 458280, Miss_rate = 0.590, Pending_hits = 19556, Reservation_fails = 222
L2_cache_bank[9]: Access = 824000, Miss = 459709, Miss_rate = 0.558, Pending_hits = 3460, Reservation_fails = 811
L2_cache_bank[10]: Access = 817596, Miss = 458317, Miss_rate = 0.561, Pending_hits = 3332, Reservation_fails = 16
L2_cache_bank[11]: Access = 812372, Miss = 459033, Miss_rate = 0.565, Pending_hits = 3180, Reservation_fails = 211
L2_cache_bank[12]: Access = 817115, Miss = 459354, Miss_rate = 0.562, Pending_hits = 3225, Reservation_fails = 434
L2_cache_bank[13]: Access = 815642, Miss = 459086, Miss_rate = 0.563, Pending_hits = 3318, Reservation_fails = 168
L2_cache_bank[14]: Access = 816942, Miss = 458403, Miss_rate = 0.561, Pending_hits = 3238, Reservation_fails = 26
L2_cache_bank[15]: Access = 842420, Miss = 460171, Miss_rate = 0.546, Pending_hits = 3554, Reservation_fails = 121
L2_cache_bank[16]: Access = 776089, Miss = 459134, Miss_rate = 0.592, Pending_hits = 19349, Reservation_fails = 184
L2_cache_bank[17]: Access = 825436, Miss = 459079, Miss_rate = 0.556, Pending_hits = 3330, Reservation_fails = 97
L2_cache_bank[18]: Access = 1402148, Miss = 457624, Miss_rate = 0.326, Pending_hits = 3275, Reservation_fails = 91
L2_cache_bank[19]: Access = 817150, Miss = 460650, Miss_rate = 0.564, Pending_hits = 3388, Reservation_fails = 0
L2_cache_bank[20]: Access = 816529, Miss = 460607, Miss_rate = 0.564, Pending_hits = 3364, Reservation_fails = 87
L2_cache_bank[21]: Access = 813426, Miss = 459806, Miss_rate = 0.565, Pending_hits = 3271, Reservation_fails = 315
L2_cache_bank[22]: Access = 818041, Miss = 460865, Miss_rate = 0.563, Pending_hits = 3293, Reservation_fails = 81
L2_cache_bank[23]: Access = 841302, Miss = 459080, Miss_rate = 0.546, Pending_hits = 3526, Reservation_fails = 692
L2_total_cache_accesses = 20141708
L2_total_cache_misses = 11026292
L2_total_cache_miss_rate = 0.5474
L2_total_cache_pending_hits = 128480
L2_total_cache_reservation_fails = 5541
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1244158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 128480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3593561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5541
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7432686
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 128480
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7742778
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12398885
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7742823
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1075
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4466
L2_cache_data_port_util = 0.158
L2_cache_fill_port_util = 0.194

icnt_total_pkts_mem_to_simt=20141708
icnt_total_pkts_simt_to_mem=20141708
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 20141708
Req_Network_cycles = 2369350
Req_Network_injected_packets_per_cycle =       8.5009 
Req_Network_conflicts_per_cycle =       4.6387
Req_Network_conflicts_per_cycle_util =       4.6795
Req_Bank_Level_Parallism =       8.5757
Req_Network_in_buffer_full_per_cycle =       0.0014
Req_Network_in_buffer_avg_util =      14.9909
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3901

Reply_Network_injected_packets_num = 20141708
Reply_Network_cycles = 2369350
Reply_Network_injected_packets_per_cycle =        8.5009
Reply_Network_conflicts_per_cycle =        5.8554
Reply_Network_conflicts_per_cycle_util =       5.9057
Reply_Bank_Level_Parallism =       8.5740
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.9712
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2834
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 12 min, 43 sec (25963 sec)
gpgpu_simulation_rate = 46241 (inst/sec)
gpgpu_simulation_rate = 91 (cycle/sec)
gpgpu_silicon_slowdown = 15000000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4642b6dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b6d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55aab2811dd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8shortcutiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 324363
gpu_sim_insn = 156284063
gpu_ipc =     481.8184
gpu_tot_sim_cycle = 2693713
gpu_tot_sim_insn = 1356856122
gpu_tot_ipc =     503.7122
gpu_tot_issued_cta = 104480
gpu_occupancy = 83.3077% 
gpu_tot_occupancy = 73.7943% 
max_total_param_size = 0
gpu_stall_dramfull = 34418
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.4840
partiton_level_parallism_total  =       8.3785
partiton_level_parallism_util =       7.6239
partiton_level_parallism_util_total  =       8.4627
L2_BW  =     326.9022 GB/Sec
L2_BW_total  =     365.9725 GB/Sec
gpu_total_sim_rate=46159

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1570357, Miss = 455877, Miss_rate = 0.290, Pending_hits = 152647, Reservation_fails = 277719
	L1D_cache_core[1]: Access = 1578375, Miss = 459509, Miss_rate = 0.291, Pending_hits = 154050, Reservation_fails = 280097
	L1D_cache_core[2]: Access = 1583634, Miss = 459128, Miss_rate = 0.290, Pending_hits = 154590, Reservation_fails = 284952
	L1D_cache_core[3]: Access = 1570915, Miss = 456650, Miss_rate = 0.291, Pending_hits = 153902, Reservation_fails = 281764
	L1D_cache_core[4]: Access = 1576392, Miss = 456656, Miss_rate = 0.290, Pending_hits = 153724, Reservation_fails = 285928
	L1D_cache_core[5]: Access = 1591684, Miss = 464423, Miss_rate = 0.292, Pending_hits = 156329, Reservation_fails = 289641
	L1D_cache_core[6]: Access = 1584525, Miss = 459235, Miss_rate = 0.290, Pending_hits = 154801, Reservation_fails = 286793
	L1D_cache_core[7]: Access = 1578303, Miss = 456995, Miss_rate = 0.290, Pending_hits = 154208, Reservation_fails = 284098
	L1D_cache_core[8]: Access = 1578750, Miss = 458873, Miss_rate = 0.291, Pending_hits = 153560, Reservation_fails = 271144
	L1D_cache_core[9]: Access = 1573544, Miss = 455821, Miss_rate = 0.290, Pending_hits = 154399, Reservation_fails = 288665
	L1D_cache_core[10]: Access = 1579046, Miss = 458782, Miss_rate = 0.291, Pending_hits = 153343, Reservation_fails = 276349
	L1D_cache_core[11]: Access = 1578386, Miss = 456206, Miss_rate = 0.289, Pending_hits = 153817, Reservation_fails = 287849
	L1D_cache_core[12]: Access = 1583326, Miss = 459096, Miss_rate = 0.290, Pending_hits = 154460, Reservation_fails = 284062
	L1D_cache_core[13]: Access = 1585275, Miss = 462391, Miss_rate = 0.292, Pending_hits = 155335, Reservation_fails = 284065
	L1D_cache_core[14]: Access = 1573541, Miss = 456411, Miss_rate = 0.290, Pending_hits = 152093, Reservation_fails = 275325
	L1D_cache_core[15]: Access = 1568293, Miss = 456335, Miss_rate = 0.291, Pending_hits = 152151, Reservation_fails = 283985
	L1D_cache_core[16]: Access = 1574523, Miss = 455057, Miss_rate = 0.289, Pending_hits = 151216, Reservation_fails = 276466
	L1D_cache_core[17]: Access = 1582683, Miss = 461360, Miss_rate = 0.292, Pending_hits = 155775, Reservation_fails = 279675
	L1D_cache_core[18]: Access = 1567876, Miss = 457749, Miss_rate = 0.292, Pending_hits = 153122, Reservation_fails = 273674
	L1D_cache_core[19]: Access = 1566661, Miss = 455771, Miss_rate = 0.291, Pending_hits = 153221, Reservation_fails = 283809
	L1D_cache_core[20]: Access = 1569893, Miss = 456902, Miss_rate = 0.291, Pending_hits = 153123, Reservation_fails = 284303
	L1D_cache_core[21]: Access = 1581246, Miss = 459751, Miss_rate = 0.291, Pending_hits = 154044, Reservation_fails = 281829
	L1D_cache_core[22]: Access = 1574350, Miss = 457021, Miss_rate = 0.290, Pending_hits = 153588, Reservation_fails = 287455
	L1D_cache_core[23]: Access = 1580328, Miss = 456135, Miss_rate = 0.289, Pending_hits = 152999, Reservation_fails = 281264
	L1D_cache_core[24]: Access = 1585450, Miss = 458971, Miss_rate = 0.289, Pending_hits = 154279, Reservation_fails = 285003
	L1D_cache_core[25]: Access = 1582001, Miss = 460540, Miss_rate = 0.291, Pending_hits = 154053, Reservation_fails = 280154
	L1D_cache_core[26]: Access = 1586038, Miss = 459364, Miss_rate = 0.290, Pending_hits = 154213, Reservation_fails = 279103
	L1D_cache_core[27]: Access = 1578282, Miss = 458344, Miss_rate = 0.290, Pending_hits = 153703, Reservation_fails = 284927
	L1D_cache_core[28]: Access = 1577305, Miss = 457525, Miss_rate = 0.290, Pending_hits = 154726, Reservation_fails = 285722
	L1D_cache_core[29]: Access = 1575954, Miss = 457401, Miss_rate = 0.290, Pending_hits = 153340, Reservation_fails = 279456
	L1D_total_cache_accesses = 47336936
	L1D_total_cache_misses = 13744279
	L1D_total_cache_miss_rate = 0.2903
	L1D_total_cache_pending_hits = 4614811
	L1D_total_cache_reservation_fails = 8465276
	L1D_cache_data_port_util = 0.362
	L1D_cache_fill_port_util = 0.172
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20152876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4614811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5586424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7815742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8157795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4614811
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8824970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 649534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 38511906
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8825030

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6967531
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 848211
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 649534
ctas_completed 104480, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
58581, 61464, 61388, 61500, 62548, 61909, 61759, 62749, 57958, 62636, 62421, 62231, 61522, 61723, 61922, 60939, 58536, 62189, 62472, 61632, 62260, 61468, 61597, 62988, 59377, 62722, 62081, 62062, 62089, 61548, 60868, 62049, 
gpgpu_n_tot_thrd_icount = 1897344000
gpgpu_n_tot_w_icount = 59292000
gpgpu_n_stall_shd_mem = 8454464
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13744219
gpgpu_n_mem_write_global = 8825030
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 178221612
gpgpu_n_store_insn = 60446389
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 93614080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4009119
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4445345
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8193489	W0_Idle:1348986	W0_Scoreboard:251626877	W1:4649094	W2:2435984	W3:1291704	W4:1077228	W5:751964	W6:713469	W7:526998	W8:475620	W9:399550	W10:367859	W11:309169	W12:289706	W13:251759	W14:244116	W15:247069	W16:280388	W17:204535	W18:196378	W19:201475	W20:216338	W21:216241	W22:258739	W23:279811	W24:298001	W25:306430	W26:436005	W27:494653	W28:620501	W29:815261	W30:1299366	W31:2207980	W32:36928609
single_issue_nums: WS0:14525183	WS1:14964949	WS2:14915628	WS3:14886240	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 109953752 {8:13744219,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 353001200 {40:8825030,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 549768760 {40:13744219,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 70600240 {8:8825030,}
maxmflatency = 2517 
max_icnt2mem_latency = 1170 
maxmrqlatency = 1839 
max_icnt2sh_latency = 189 
averagemflatency = 405 
avg_icnt2mem_latency = 92 
avg_mrq_latency = 64 
avg_icnt2sh_latency = 7 
mrq_lat_table:3284415 	336200 	503157 	853254 	1697689 	2141324 	2008938 	1407049 	607946 	66709 	1054 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4890269 	13577197 	4001164 	100539 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	14735055 	4438249 	1557031 	1415859 	421052 	2003 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12853285 	4140196 	2758582 	1882052 	817149 	116915 	1070 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	2523 	146 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8254      8151      8061      8167      7617      7435      8157      7310      7812      8191      7962      8097      7940      8177      7750      8316 
dram[1]:      8261      8144      8054      8046      7689      7927      8186      8199      8185      7526      8031      8039      8162      8170      8112      8326 
dram[2]:      8252      8166      8154      8071      7532      7539      8177      7572      7801      8192      7908      8014      8158      7975      8369      7980 
dram[3]:      7960      8161      8102      8157      7278      7557      7492      8247      7828      8169      8013      8057      8178      8161      7975      8350 
dram[4]:      8262      8128      8086      8082      7920      7666      8160      8115      8169      7806      8111      8064      8115      8097      7803      8284 
dram[5]:      8085      8296      8240      8246      7561      7231      7975      7963      8157      7867      8044      8090      8090      8114      8271      8042 
dram[6]:      8254      8250      7992      8144      7523      7905      7744      7614      7548      8180      8086      8068      8116      8122      8298      8246 
dram[7]:      8285      8122      8001      8129      7539      7536      7489      8133      8159      8156      8068      8082      8117      8134      8001      8275 
dram[8]:      8088      8040      7980      8172      7579      7897      8088      8103      8178      8171      7973      8030      7944      7910      8293      8297 
dram[9]:      8348      8389      8206      7090      7534      7903      8089      8087      7930      7880      8045      7970      8082      8139      8360      8141 
dram[10]:      8375      7983      8114      7979      7885      7228      8101      7547      7544      8165      7792      7803      8016      8030      7786      7791 
dram[11]:      8009      7187      8108      8145      7576      7587      8087      7891      7930      8193      7933      7991      8065      8001      8342      8304 
average row accesses per activate:
dram[0]:  4.250048  4.291931  4.197884  4.193668  4.226736  4.277134  3.964617  4.036023  4.157137  4.218570  4.271289  4.282011  4.225772  4.358692  4.244172  4.307544 
dram[1]:  4.262743  4.419145  4.229023  4.218463  4.204689  4.194046  4.061831  4.077711  4.175866  4.272166  4.283435  4.353278  4.294708  4.355904  4.234604  4.308148 
dram[2]:  4.422966  4.491033  4.157581  4.189074  4.111218  4.254695  4.140356  4.177238  4.189775  4.180416  4.254215  4.301910  4.199900  4.259372  4.222418  4.239143 
dram[3]:  4.424277  4.445910  4.083703  4.153015  4.271478  4.254813  4.087127  4.346094  4.166883  4.209195  4.285385  4.305250  4.288631  4.304169  4.241183  4.349912 
dram[4]:  4.305070  4.371350  4.126974  4.139008  4.262182  4.225524  4.229878  4.220732  4.216518  4.194593  4.330936  4.233043  4.295602  4.248325  4.359670  4.311121 
dram[5]:  4.341053  4.375419  4.224093  4.217402  4.238924  4.296982  4.247205  4.221190  4.105279  4.192382  4.261261  4.277120  4.268318  4.336191  4.307026  4.245567 
dram[6]:  4.412814  4.379925  4.179933  4.170606  4.140141  4.285605  4.186070  4.215935  4.145863  4.216956  4.350007  4.347722  4.274566  4.214666  4.165305  4.278589 
dram[7]:  4.387039  4.350322  4.144438  4.180356  4.238132  4.257366  4.187094  4.087489  4.132941  4.186803  4.348716  4.403467  4.225957  4.256207  4.251378  4.296731 
dram[8]:  4.374143  4.332124  4.172248  4.207471  4.212954  4.218660  4.081092  4.148423  4.159231  4.304513  4.294362  4.455234  4.301135  4.335457  4.286428  4.200062 
dram[9]:  4.306792  4.270466  4.177012  4.208649  4.227974  4.196087  4.109304  4.104685  4.304643  4.312541  4.317718  4.212445  4.368161  4.338335  4.300418  4.219561 
dram[10]:  4.255750  4.242249  4.129911  4.233358  4.218547  4.240937  4.040616  4.211584  4.128707  4.378483  4.185956  4.239686  4.305002  4.383595  4.203763  4.275259 
dram[11]:  4.191086  4.361618  4.183533  4.226567  4.213407  4.333506  4.061608  4.141066  4.157762  4.257585  4.290635  4.392264  4.218697  4.275552  4.196975  4.325886 
average row locality = 12907735/3041969 = 4.243217
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     62190     62133     62517     62803     62378     62589     63309     63127     62409     62410     62071     62292     62137     61958     61909     62008 
dram[1]:     62138     61709     62684     62685     62741     62794     62899     63419     62496     62209     62239     62148     61913     61882     62135     62011 
dram[2]:     61346     61272     62753     62751     62928     62508     62904     62539     62292     62555     62171     62205     62312     62210     62257     62304 
dram[3]:     61381     61538     63172     62990     62211     62419     62841     61943     62254     62376     62065     62274     61737     62113     62171     61866 
dram[4]:     61874     61895     62953     62938     62423     62704     61965     62136     62225     62341     61924     62552     61820     62270     61825     62155 
dram[5]:     61868     61759     62310     62657     62299     62442     61975     62316     62515     62493     62267     62229     61983     61890     61820     62155 
dram[6]:     61713     61735     62579     62751     62986     62265     62070     62421     62446     62369     62027     62093     62132     62337     62310     62120 
dram[7]:     61573     62024     62497     62617     62215     62495     62184     63124     62461     62629     61830     61890     62256     62303     62208     62157 
dram[8]:     61536     61916     62698     62717     62406     62547     62793     62706     62326     61920     62225     61736     61825     61879     62018     62632 
dram[9]:     61799     62377     62625     62914     62216     62754     62506     62917     61810     61958     61969     62593     61537     61910     61928     62207 
dram[10]:     61948     62482     62940     62609     62415     62555     62889     62481     62631     61981     62415     62489     61865     61840     62536     62332 
dram[11]:     62468     61925     62693     62626     62474     62085     62672     62961     62539     62295     62146     61975     62184     62131     62503     61863 
total dram reads = 11960643
bank skew: 63419/61272 = 1.04
chip skew: 998408/994978 = 1.00
number of total write accesses:
dram[0]:     14768     14774     14662     14811     14781     14844     14977     14985     14737     14859     14641     14622     14762     14814     14687     14766 
dram[1]:     14763     14599     14798     14656     14899     14968     14944     14919     14741     14652     14639     14605     14739     14714     14837     14725 
dram[2]:     14542     14665     14752     14751     14933     14879     14852     14786     14671     14764     14695     14733     14811     14796     14794     14771 
dram[3]:     14679     14728     14829     14809     14705     14906     14857     14569     14764     14810     14719     14825     14630     14699     14828     14689 
dram[4]:     14810     14736     14838     14767     14750     14813     14672     14688     14779     14829     14742     14880     14732     14814     14661     14730 
dram[5]:     14742     14647     14684     14730     14759     14675     14644     14718     14831     14757     14746     14827     14735     14672     14610     14721 
dram[6]:     14649     14714     14736     14810     14787     14664     14642     14726     14732     14772     14682     14684     14687     14782     14869     14826 
dram[7]:     14653     14731     14642     14766     14709     14856     14686     14863     14695     14708     14671     14756     14704     14688     14737     14666 
dram[8]:     14609     14755     14747     14764     14690     14726     14905     14810     14770     14662     14815     14606     14695     14628     14642     14868 
dram[9]:     14604     14703     14706     14710     14692     14843     14732     14911     14652     14630     14603     14709     14590     14670     14783     14749 
dram[10]:     14627     14789     14712     14642     14834     14742     14938     14889     14826     14615     14843     14705     14633     14684     14790     14751 
dram[11]:     14840     14656     14710     14674     14818     14662     14888     14984     14829     14645     14667     14596     14729     14726     14798     14732 
total dram writes = 2830914
bank skew: 14985/14542 = 1.03
chip skew: 236490/235287 = 1.01
average mf latency per bank:
dram[0]:        565       610       572       615       569       615       567       614       568       614       565       629       566       606       562       616
dram[1]:        602       605       606       606       606       607       608       617       608       615       618       624       598       605       611       605
dram[2]:        607       610       609       609       603       606       613       615       614       612       620       625       601       604       609       610
dram[3]:        607       622       606       628       609       619       611       624       601       621       614       627       600       621       610       625
dram[4]:        563       611       569       618       564       616       572       624       568       611       563       609       561       604       565       616
dram[5]:        602       607       610       614       610       611       616       623       606       604       605       603       604       607       606       609
dram[6]:        613       612       611       613       608       605       623       619       608       616       602       613       605       610       609       615
dram[7]:        602       623       615       631       608       621       617       634       616       626       607       619       606       618       604       625
dram[8]:        561       615       565       616       567       618       566       620       563       618       560       622       564       618       566       616
dram[9]:        614       613       617       622       617       614       616       612       619       620       619       617      2575       614       614       611
dram[10]:        606       612       618       616       611       623       610       614       613       616       610       613       607       607       612       617
dram[11]:        607       619       615       624       617       632       611       632       613       631       610       629       606       618       614       628
maximum mf latency per bank:
dram[0]:       1647      1640      1845      1945      1927      1972      1984      1921      1771      1868      1855      1855      1393      1902      1561      1631
dram[1]:       1993      1995      1783      1799      2028      1718      1622      1675      2160      1768      1568      1428      1424      1356      1700      1584
dram[2]:       1607      1785      2213      1596      2129      1794      1711      2135      1790      1739      1470      1446      1534      1765      1560      1641
dram[3]:       1748      1950      2053      1899      1741      1692      1732      1696      1918      1844      1930      1629      1430      1515      1517      1598
dram[4]:       1565      1559      1646      1779      1857      1692      1692      1738      1745      1839      1595      1563      2086      1743      1506      1755
dram[5]:       1979      1658      1955      1990      2060      2108      1625      1638      1683      1717      1601      1660      1561      1862      1743      1658
dram[6]:       1686      1547      2057      1796      2118      1718      2136      2011      1944      1802      1385      1675      1828      2517      1681      1606
dram[7]:       1778      1778      1780      1679      1781      1643      1715      1645      1795      1664      1624      1548      1839      1873      1571      1868
dram[8]:       1837      1737      1857      1788      2033      1945      1888      1951      1875      1891      1706      1542      1465      1467      1678      1698
dram[9]:       1585      1814      1815      1754      1894      2069      1798      2312      1812      2087      1713      1432      1586      1711      1822      1494
dram[10]:       1846      2217      1850      1793      1831      2324      1784      1784      1886      1923      1448      1682      1611      1916      1744      1940
dram[11]:       1726      1631      2164      1727      1916      1764      2276      2237      1767      1814      1539      1722      1831      2005      1651      1464

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6907935 n_nop=5204809 n_act=255587 n_pre=255571 n_ref_event=0 n_req=1077556 n_rd=998240 n_rd_L2_A=0 n_write=0 n_wr_bk=236490 bw_util=0.715
n_activity=6650753 dram_eff=0.7426
bk0: 62190a 4243649i bk1: 62133a 4214449i bk2: 62517a 4208443i bk3: 62803a 4146444i bk4: 62378a 4209431i bk5: 62589a 4171882i bk6: 63309a 4114233i bk7: 63127a 4082722i bk8: 62409a 4224177i bk9: 62410a 4222651i bk10: 62071a 4267033i bk11: 62292a 4179369i bk12: 62137a 4217621i bk13: 61958a 4218600i bk14: 61909a 4282866i bk15: 62008a 4239355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762816
Row_Buffer_Locality_read = 0.807813
Row_Buffer_Locality_write = 0.196505
Bank_Level_Parallism = 6.785633
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.084494
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.714963 
total_CMD = 6907935 
util_bw = 4938920 
Wasted_Col = 1488571 
Wasted_Row = 120952 
Idle = 359492 

BW Util Bottlenecks: 
RCDc_limit = 1252040 
RCDWRc_limit = 251429 
WTRc_limit = 1337722 
RTWc_limit = 2334482 
CCDLc_limit = 837166 
rwq = 0 
CCDLc_limit_alone = 563932 
WTRc_limit_alone = 1259389 
RTWc_limit_alone = 2139581 

Commands details: 
total_CMD = 6907935 
n_nop = 5204809 
Read = 998240 
Write = 0 
L2_Alloc = 0 
L2_WB = 236490 
n_act = 255587 
n_pre = 255571 
n_ref = 0 
n_req = 1077556 
total_req = 1234730 

Dual Bus Interface Util: 
issued_total_row = 511158 
issued_total_col = 1234730 
Row_Bus_Util =  0.073996 
CoL_Bus_Util = 0.178741 
Either_Row_CoL_Bus_Util = 0.246546 
Issued_on_Two_Bus_Simul_Util = 0.006190 
issued_two_Eff = 0.025108 
queue_avg = 25.998772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9988
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6907935 n_nop=5208386 n_act=253829 n_pre=253813 n_ref_event=0 n_req=1077210 n_rd=998102 n_rd_L2_A=0 n_write=0 n_wr_bk=236198 bw_util=0.7147
n_activity=6651820 dram_eff=0.7422
bk0: 62138a 4227667i bk1: 61709a 4272060i bk2: 62684a 4205260i bk3: 62685a 4163479i bk4: 62741a 4172860i bk5: 62794a 4114554i bk6: 62899a 4124594i bk7: 63419a 4072437i bk8: 62496a 4237808i bk9: 62209a 4260200i bk10: 62239a 4253036i bk11: 62148a 4249882i bk12: 61913a 4299353i bk13: 61882a 4265158i bk14: 62135a 4236692i bk15: 62011a 4280176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764372
Row_Buffer_Locality_read = 0.809117
Row_Buffer_Locality_write = 0.199828
Bank_Level_Parallism = 6.760586
Bank_Level_Parallism_Col = 5.173253
Bank_Level_Parallism_Ready = 2.084509
write_to_read_ratio_blp_rw_average = 0.388594
GrpLevelPara = 3.011646 

BW Util details:
bwutil = 0.714714 
total_CMD = 6907935 
util_bw = 4937200 
Wasted_Col = 1482967 
Wasted_Row = 125628 
Idle = 362140 

BW Util Bottlenecks: 
RCDc_limit = 1241116 
RCDWRc_limit = 248605 
WTRc_limit = 1334099 
RTWc_limit = 2337314 
CCDLc_limit = 836605 
rwq = 0 
CCDLc_limit_alone = 561475 
WTRc_limit_alone = 1255133 
RTWc_limit_alone = 2141150 

Commands details: 
total_CMD = 6907935 
n_nop = 5208386 
Read = 998102 
Write = 0 
L2_Alloc = 0 
L2_WB = 236198 
n_act = 253829 
n_pre = 253813 
n_ref = 0 
n_req = 1077210 
total_req = 1234300 

Dual Bus Interface Util: 
issued_total_row = 507642 
issued_total_col = 1234300 
Row_Bus_Util =  0.073487 
CoL_Bus_Util = 0.178679 
Either_Row_CoL_Bus_Util = 0.246029 
Issued_on_Two_Bus_Simul_Util = 0.006137 
issued_two_Eff = 0.024944 
queue_avg = 25.970177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9702
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6907935 n_nop=5208331 n_act=254223 n_pre=254207 n_ref_event=0 n_req=1076386 n_rd=997307 n_rd_L2_A=0 n_write=0 n_wr_bk=236195 bw_util=0.7143
n_activity=6642354 dram_eff=0.7428
bk0: 61346a 4323526i bk1: 61272a 4307215i bk2: 62753a 4176478i bk3: 62751a 4153154i bk4: 62928a 4111251i bk5: 62508a 4167279i bk6: 62904a 4189647i bk7: 62539a 4195848i bk8: 62292a 4253767i bk9: 62555a 4195436i bk10: 62171a 4266228i bk11: 62205a 4207491i bk12: 62312a 4230734i bk13: 62210a 4197437i bk14: 62257a 4250621i bk15: 62304a 4198222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763825
Row_Buffer_Locality_read = 0.808978
Row_Buffer_Locality_write = 0.194388
Bank_Level_Parallism = 6.769933
Bank_Level_Parallism_Col = 5.175919
Bank_Level_Parallism_Ready = 2.084003
write_to_read_ratio_blp_rw_average = 0.387953
GrpLevelPara = 3.013016 

BW Util details:
bwutil = 0.714252 
total_CMD = 6907935 
util_bw = 4934008 
Wasted_Col = 1477635 
Wasted_Row = 125626 
Idle = 370666 

BW Util Bottlenecks: 
RCDc_limit = 1243753 
RCDWRc_limit = 248853 
WTRc_limit = 1329172 
RTWc_limit = 2312289 
CCDLc_limit = 825341 
rwq = 0 
CCDLc_limit_alone = 553413 
WTRc_limit_alone = 1251741 
RTWc_limit_alone = 2117792 

Commands details: 
total_CMD = 6907935 
n_nop = 5208331 
Read = 997307 
Write = 0 
L2_Alloc = 0 
L2_WB = 236195 
n_act = 254223 
n_pre = 254207 
n_ref = 0 
n_req = 1076386 
total_req = 1233502 

Dual Bus Interface Util: 
issued_total_row = 508430 
issued_total_col = 1233502 
Row_Bus_Util =  0.073601 
CoL_Bus_Util = 0.178563 
Either_Row_CoL_Bus_Util = 0.246036 
Issued_on_Two_Bus_Simul_Util = 0.006127 
issued_two_Eff = 0.024905 
queue_avg = 25.932053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9321
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6907935 n_nop=5214546 n_act=252169 n_pre=252153 n_ref_event=0 n_req=1074297 n_rd=995351 n_rd_L2_A=0 n_write=0 n_wr_bk=236046 bw_util=0.713
n_activity=6643019 dram_eff=0.7415
bk0: 61381a 4330233i bk1: 61538a 4274729i bk2: 63172a 4131405i bk3: 62990a 4116337i bk4: 62211a 4220782i bk5: 62419a 4160609i bk6: 62841a 4191935i bk7: 61943a 4273535i bk8: 62254a 4227211i bk9: 62376a 4200671i bk10: 62065a 4269578i bk11: 62274a 4197496i bk12: 61737a 4286196i bk13: 62113a 4234084i bk14: 62171a 4233494i bk15: 61866a 4280526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765278
Row_Buffer_Locality_read = 0.810303
Row_Buffer_Locality_write = 0.197603
Bank_Level_Parallism = 6.739524
Bank_Level_Parallism_Col = 5.172843
Bank_Level_Parallism_Ready = 2.089882
write_to_read_ratio_blp_rw_average = 0.389477
GrpLevelPara = 3.008139 

BW Util details:
bwutil = 0.713033 
total_CMD = 6907935 
util_bw = 4925588 
Wasted_Col = 1483611 
Wasted_Row = 127367 
Idle = 371369 

BW Util Bottlenecks: 
RCDc_limit = 1236565 
RCDWRc_limit = 248690 
WTRc_limit = 1322506 
RTWc_limit = 2329539 
CCDLc_limit = 822431 
rwq = 0 
CCDLc_limit_alone = 554493 
WTRc_limit_alone = 1247114 
RTWc_limit_alone = 2136993 

Commands details: 
total_CMD = 6907935 
n_nop = 5214546 
Read = 995351 
Write = 0 
L2_Alloc = 0 
L2_WB = 236046 
n_act = 252169 
n_pre = 252153 
n_ref = 0 
n_req = 1074297 
total_req = 1231397 

Dual Bus Interface Util: 
issued_total_row = 504322 
issued_total_col = 1231397 
Row_Bus_Util =  0.073006 
CoL_Bus_Util = 0.178258 
Either_Row_CoL_Bus_Util = 0.245137 
Issued_on_Two_Bus_Simul_Util = 0.006128 
issued_two_Eff = 0.024997 
queue_avg = 25.614458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6145
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6907935 n_nop=5212735 n_act=252750 n_pre=252734 n_ref_event=0 n_req=1074897 n_rd=996000 n_rd_L2_A=0 n_write=0 n_wr_bk=236241 bw_util=0.7135
n_activity=6645224 dram_eff=0.7417
bk0: 61874a 4268922i bk1: 61895a 4255615i bk2: 62953a 4162967i bk3: 62938a 4108090i bk4: 62423a 4240459i bk5: 62704a 4148945i bk6: 61965a 4282795i bk7: 62136a 4240429i bk8: 62225a 4266217i bk9: 62341a 4179301i bk10: 61924a 4285871i bk11: 62552a 4141801i bk12: 61820a 4264422i bk13: 62270a 4177122i bk14: 61825a 4295672i bk15: 62155a 4227037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764869
Row_Buffer_Locality_read = 0.809904
Row_Buffer_Locality_write = 0.196345
Bank_Level_Parallism = 6.751575
Bank_Level_Parallism_Col = 5.173612
Bank_Level_Parallism_Ready = 2.088496
write_to_read_ratio_blp_rw_average = 0.387541
GrpLevelPara = 3.004920 

BW Util details:
bwutil = 0.713522 
total_CMD = 6907935 
util_bw = 4928964 
Wasted_Col = 1481061 
Wasted_Row = 127470 
Idle = 370440 

BW Util Bottlenecks: 
RCDc_limit = 1234329 
RCDWRc_limit = 249677 
WTRc_limit = 1326245 
RTWc_limit = 2303643 
CCDLc_limit = 833607 
rwq = 0 
CCDLc_limit_alone = 562759 
WTRc_limit_alone = 1248687 
RTWc_limit_alone = 2110353 

Commands details: 
total_CMD = 6907935 
n_nop = 5212735 
Read = 996000 
Write = 0 
L2_Alloc = 0 
L2_WB = 236241 
n_act = 252750 
n_pre = 252734 
n_ref = 0 
n_req = 1074897 
total_req = 1232241 

Dual Bus Interface Util: 
issued_total_row = 505484 
issued_total_col = 1232241 
Row_Bus_Util =  0.073174 
CoL_Bus_Util = 0.178381 
Either_Row_CoL_Bus_Util = 0.245399 
Issued_on_Two_Bus_Simul_Util = 0.006156 
issued_two_Eff = 0.025086 
queue_avg = 25.673500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6735
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6907935 n_nop=5215771 n_act=252080 n_pre=252064 n_ref_event=0 n_req=1073461 n_rd=994978 n_rd_L2_A=0 n_write=0 n_wr_bk=235498 bw_util=0.7125
n_activity=6650569 dram_eff=0.7401
bk0: 61868a 4276797i bk1: 61759a 4247200i bk2: 62310a 4234855i bk3: 62657a 4173031i bk4: 62299a 4192206i bk5: 62442a 4206116i bk6: 61975a 4286270i bk7: 62316a 4216766i bk8: 62515a 4216861i bk9: 62493a 4194366i bk10: 62267a 4259441i bk11: 62229a 4233112i bk12: 61983a 4267725i bk13: 61890a 4241930i bk14: 61820a 4309346i bk15: 62155a 4232371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765178
Row_Buffer_Locality_read = 0.810063
Row_Buffer_Locality_write = 0.196144
Bank_Level_Parallism = 6.712221
Bank_Level_Parallism_Col = 5.141424
Bank_Level_Parallism_Ready = 2.074906
write_to_read_ratio_blp_rw_average = 0.387956
GrpLevelPara = 3.001495 

BW Util details:
bwutil = 0.712500 
total_CMD = 6907935 
util_bw = 4921904 
Wasted_Col = 1489289 
Wasted_Row = 128898 
Idle = 367844 

BW Util Bottlenecks: 
RCDc_limit = 1242564 
RCDWRc_limit = 247950 
WTRc_limit = 1328005 
RTWc_limit = 2314716 
CCDLc_limit = 832149 
rwq = 0 
CCDLc_limit_alone = 562491 
WTRc_limit_alone = 1250170 
RTWc_limit_alone = 2122893 

Commands details: 
total_CMD = 6907935 
n_nop = 5215771 
Read = 994978 
Write = 0 
L2_Alloc = 0 
L2_WB = 235498 
n_act = 252080 
n_pre = 252064 
n_ref = 0 
n_req = 1073461 
total_req = 1230476 

Dual Bus Interface Util: 
issued_total_row = 504144 
issued_total_col = 1230476 
Row_Bus_Util =  0.072980 
CoL_Bus_Util = 0.178125 
Either_Row_CoL_Bus_Util = 0.244959 
Issued_on_Two_Bus_Simul_Util = 0.006146 
issued_two_Eff = 0.025090 
queue_avg = 25.304518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3045
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6907935 n_nop=5211846 n_act=253238 n_pre=253222 n_ref_event=0 n_req=1075147 n_rd=996354 n_rd_L2_A=0 n_write=0 n_wr_bk=235762 bw_util=0.7134
n_activity=6643621 dram_eff=0.7418
bk0: 61713a 4330666i bk1: 61735a 4266883i bk2: 62579a 4191864i bk3: 62751a 4148526i bk4: 62986a 4168474i bk5: 62265a 4192405i bk6: 62070a 4251475i bk7: 62421a 4234274i bk8: 62446a 4235977i bk9: 62369a 4203006i bk10: 62027a 4315469i bk11: 62093a 4240206i bk12: 62132a 4276366i bk13: 62337a 4191669i bk14: 62310a 4223384i bk15: 62120a 4189133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764469
Row_Buffer_Locality_read = 0.809377
Row_Buffer_Locality_write = 0.196604
Bank_Level_Parallism = 6.735040
Bank_Level_Parallism_Col = 5.164398
Bank_Level_Parallism_Ready = 2.091777
write_to_read_ratio_blp_rw_average = 0.385134
GrpLevelPara = 3.007074 

BW Util details:
bwutil = 0.713450 
total_CMD = 6907935 
util_bw = 4928464 
Wasted_Col = 1477907 
Wasted_Row = 130025 
Idle = 371539 

BW Util Bottlenecks: 
RCDc_limit = 1239898 
RCDWRc_limit = 249103 
WTRc_limit = 1325725 
RTWc_limit = 2286124 
CCDLc_limit = 817551 
rwq = 0 
CCDLc_limit_alone = 552271 
WTRc_limit_alone = 1248507 
RTWc_limit_alone = 2098062 

Commands details: 
total_CMD = 6907935 
n_nop = 5211846 
Read = 996354 
Write = 0 
L2_Alloc = 0 
L2_WB = 235762 
n_act = 253238 
n_pre = 253222 
n_ref = 0 
n_req = 1075147 
total_req = 1232116 

Dual Bus Interface Util: 
issued_total_row = 506460 
issued_total_col = 1232116 
Row_Bus_Util =  0.073316 
CoL_Bus_Util = 0.178362 
Either_Row_CoL_Bus_Util = 0.245528 
Issued_on_Two_Bus_Simul_Util = 0.006150 
issued_two_Eff = 0.025050 
queue_avg = 25.649195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6492
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6907935 n_nop=5211886 n_act=253371 n_pre=253355 n_ref_event=0 n_req=1075160 n_rd=996463 n_rd_L2_A=0 n_write=0 n_wr_bk=235531 bw_util=0.7134
n_activity=6647863 dram_eff=0.7413
bk0: 61573a 4307284i bk1: 62024a 4254209i bk2: 62497a 4194724i bk3: 62617a 4142670i bk4: 62215a 4246098i bk5: 62495a 4167859i bk6: 62184a 4245093i bk7: 63124a 4132732i bk8: 62461a 4226458i bk9: 62629a 4199337i bk10: 61830a 4307265i bk11: 61890a 4268248i bk12: 62256a 4230174i bk13: 62303a 4221920i bk14: 62208a 4237901i bk15: 62157a 4237714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764349
Row_Buffer_Locality_read = 0.809227
Row_Buffer_Locality_write = 0.196094
Bank_Level_Parallism = 6.737407
Bank_Level_Parallism_Col = 5.157195
Bank_Level_Parallism_Ready = 2.095054
write_to_read_ratio_blp_rw_average = 0.386128
GrpLevelPara = 3.007326 

BW Util details:
bwutil = 0.713379 
total_CMD = 6907935 
util_bw = 4927976 
Wasted_Col = 1485108 
Wasted_Row = 128077 
Idle = 366774 

BW Util Bottlenecks: 
RCDc_limit = 1245815 
RCDWRc_limit = 250973 
WTRc_limit = 1328906 
RTWc_limit = 2302601 
CCDLc_limit = 823645 
rwq = 0 
CCDLc_limit_alone = 554484 
WTRc_limit_alone = 1251643 
RTWc_limit_alone = 2110703 

Commands details: 
total_CMD = 6907935 
n_nop = 5211886 
Read = 996463 
Write = 0 
L2_Alloc = 0 
L2_WB = 235531 
n_act = 253371 
n_pre = 253355 
n_ref = 0 
n_req = 1075160 
total_req = 1231994 

Dual Bus Interface Util: 
issued_total_row = 506726 
issued_total_col = 1231994 
Row_Bus_Util =  0.073354 
CoL_Bus_Util = 0.178345 
Either_Row_CoL_Bus_Util = 0.245522 
Issued_on_Two_Bus_Simul_Util = 0.006177 
issued_two_Eff = 0.025159 
queue_avg = 25.752108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.7521
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6907935 n_nop=5213378 n_act=252749 n_pre=252733 n_ref_event=0 n_req=1074805 n_rd=995880 n_rd_L2_A=0 n_write=0 n_wr_bk=235692 bw_util=0.7131
n_activity=6644509 dram_eff=0.7414
bk0: 61536a 4325956i bk1: 61916a 4245404i bk2: 62698a 4194660i bk3: 62717a 4154406i bk4: 62406a 4238793i bk5: 62547a 4165992i bk6: 62793a 4191558i bk7: 62706a 4167020i bk8: 62326a 4216232i bk9: 61920a 4253416i bk10: 62225a 4247725i bk11: 61736a 4342876i bk12: 61825a 4297553i bk13: 61879a 4261140i bk14: 62018a 4287108i bk15: 62632a 4198974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764849
Row_Buffer_Locality_read = 0.809735
Row_Buffer_Locality_write = 0.198480
Bank_Level_Parallism = 6.709973
Bank_Level_Parallism_Col = 5.131666
Bank_Level_Parallism_Ready = 2.076035
write_to_read_ratio_blp_rw_average = 0.385880
GrpLevelPara = 2.999234 

BW Util details:
bwutil = 0.713135 
total_CMD = 6907935 
util_bw = 4926288 
Wasted_Col = 1487269 
Wasted_Row = 126888 
Idle = 367490 

BW Util Bottlenecks: 
RCDc_limit = 1241050 
RCDWRc_limit = 249907 
WTRc_limit = 1326747 
RTWc_limit = 2297616 
CCDLc_limit = 833300 
rwq = 0 
CCDLc_limit_alone = 563365 
WTRc_limit_alone = 1248555 
RTWc_limit_alone = 2105873 

Commands details: 
total_CMD = 6907935 
n_nop = 5213378 
Read = 995880 
Write = 0 
L2_Alloc = 0 
L2_WB = 235692 
n_act = 252749 
n_pre = 252733 
n_ref = 0 
n_req = 1074805 
total_req = 1231572 

Dual Bus Interface Util: 
issued_total_row = 505482 
issued_total_col = 1231572 
Row_Bus_Util =  0.073174 
CoL_Bus_Util = 0.178284 
Either_Row_CoL_Bus_Util = 0.245306 
Issued_on_Two_Bus_Simul_Util = 0.006152 
issued_two_Eff = 0.025079 
queue_avg = 25.375954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.376
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6907935 n_nop=5212625 n_act=253074 n_pre=253058 n_ref_event=0 n_req=1074663 n_rd=996020 n_rd_L2_A=0 n_write=0 n_wr_bk=235287 bw_util=0.713
n_activity=6648587 dram_eff=0.7408
bk0: 61799a 4311572i bk1: 62377a 4192965i bk2: 62625a 4192819i bk3: 62914a 4167799i bk4: 62216a 4220217i bk5: 62754a 4107899i bk6: 62506a 4189941i bk7: 62917a 4158024i bk8: 61810a 4274627i bk9: 61958a 4257388i bk10: 61969a 4320180i bk11: 62593a 4225382i bk12: 61537a 4324012i bk13: 61910a 4217195i bk14: 61928a 4268475i bk15: 62207a 4200632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764516
Row_Buffer_Locality_read = 0.809557
Row_Buffer_Locality_write = 0.194067
Bank_Level_Parallism = 6.736039
Bank_Level_Parallism_Col = 5.158925
Bank_Level_Parallism_Ready = 2.084617
write_to_read_ratio_blp_rw_average = 0.387756
GrpLevelPara = 3.004538 

BW Util details:
bwutil = 0.712981 
total_CMD = 6907935 
util_bw = 4925228 
Wasted_Col = 1490249 
Wasted_Row = 125361 
Idle = 367097 

BW Util Bottlenecks: 
RCDc_limit = 1241197 
RCDWRc_limit = 252137 
WTRc_limit = 1331283 
RTWc_limit = 2334509 
CCDLc_limit = 822506 
rwq = 0 
CCDLc_limit_alone = 552336 
WTRc_limit_alone = 1254315 
RTWc_limit_alone = 2141307 

Commands details: 
total_CMD = 6907935 
n_nop = 5212625 
Read = 996020 
Write = 0 
L2_Alloc = 0 
L2_WB = 235287 
n_act = 253074 
n_pre = 253058 
n_ref = 0 
n_req = 1074663 
total_req = 1231307 

Dual Bus Interface Util: 
issued_total_row = 506132 
issued_total_col = 1231307 
Row_Bus_Util =  0.073268 
CoL_Bus_Util = 0.178245 
Either_Row_CoL_Bus_Util = 0.245415 
Issued_on_Two_Bus_Simul_Util = 0.006099 
issued_two_Eff = 0.024850 
queue_avg = 25.672398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6724
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6907935 n_nop=5206630 n_act=254894 n_pre=254878 n_ref_event=0 n_req=1077527 n_rd=998408 n_rd_L2_A=0 n_write=0 n_wr_bk=236020 bw_util=0.7148
n_activity=6644539 dram_eff=0.7431
bk0: 61948a 4288317i bk1: 62482a 4186159i bk2: 62940a 4153901i bk3: 62609a 4135926i bk4: 62415a 4154887i bk5: 62555a 4151642i bk6: 62889a 4153742i bk7: 62481a 4214144i bk8: 62631a 4201469i bk9: 61981a 4291227i bk10: 62415a 4232148i bk11: 62489a 4177042i bk12: 61865a 4292860i bk13: 61840a 4226556i bk14: 62536a 4216752i bk15: 62332a 4214156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763453
Row_Buffer_Locality_read = 0.808417
Row_Buffer_Locality_write = 0.196046
Bank_Level_Parallism = 6.788185
Bank_Level_Parallism_Col = 5.195262
Bank_Level_Parallism_Ready = 2.091831
write_to_read_ratio_blp_rw_average = 0.387816
GrpLevelPara = 3.016330 

BW Util details:
bwutil = 0.714788 
total_CMD = 6907935 
util_bw = 4937712 
Wasted_Col = 1476538 
Wasted_Row = 125845 
Idle = 367840 

BW Util Bottlenecks: 
RCDc_limit = 1241962 
RCDWRc_limit = 249615 
WTRc_limit = 1337462 
RTWc_limit = 2303153 
CCDLc_limit = 825100 
rwq = 0 
CCDLc_limit_alone = 557221 
WTRc_limit_alone = 1260487 
RTWc_limit_alone = 2112249 

Commands details: 
total_CMD = 6907935 
n_nop = 5206630 
Read = 998408 
Write = 0 
L2_Alloc = 0 
L2_WB = 236020 
n_act = 254894 
n_pre = 254878 
n_ref = 0 
n_req = 1077527 
total_req = 1234428 

Dual Bus Interface Util: 
issued_total_row = 509772 
issued_total_col = 1234428 
Row_Bus_Util =  0.073795 
CoL_Bus_Util = 0.178697 
Either_Row_CoL_Bus_Util = 0.246283 
Issued_on_Two_Bus_Simul_Util = 0.006210 
issued_two_Eff = 0.025213 
queue_avg = 26.026913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.0269
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6907935 n_nop=5208909 n_act=254101 n_pre=254085 n_ref_event=0 n_req=1076626 n_rd=997540 n_rd_L2_A=0 n_write=0 n_wr_bk=235954 bw_util=0.7142
n_activity=6643891 dram_eff=0.7426
bk0: 62468a 4213643i bk1: 61925a 4257636i bk2: 62693a 4185712i bk3: 62626a 4199536i bk4: 62474a 4204390i bk5: 62085a 4199505i bk6: 62672a 4187522i bk7: 62961a 4128974i bk8: 62539a 4200573i bk9: 62295a 4205474i bk10: 62146a 4273697i bk11: 61975a 4242445i bk12: 62184a 4218023i bk13: 62131a 4190903i bk14: 62503a 4205330i bk15: 61863a 4254480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763991
Row_Buffer_Locality_read = 0.808976
Row_Buffer_Locality_write = 0.196583
Bank_Level_Parallism = 6.780466
Bank_Level_Parallism_Col = 5.188938
Bank_Level_Parallism_Ready = 2.092127
write_to_read_ratio_blp_rw_average = 0.388078
GrpLevelPara = 3.012489 

BW Util details:
bwutil = 0.714248 
total_CMD = 6907935 
util_bw = 4933976 
Wasted_Col = 1477086 
Wasted_Row = 126236 
Idle = 370637 

BW Util Bottlenecks: 
RCDc_limit = 1237759 
RCDWRc_limit = 248751 
WTRc_limit = 1327740 
RTWc_limit = 2317849 
CCDLc_limit = 824285 
rwq = 0 
CCDLc_limit_alone = 554667 
WTRc_limit_alone = 1250018 
RTWc_limit_alone = 2125953 

Commands details: 
total_CMD = 6907935 
n_nop = 5208909 
Read = 997540 
Write = 0 
L2_Alloc = 0 
L2_WB = 235954 
n_act = 254101 
n_pre = 254085 
n_ref = 0 
n_req = 1076626 
total_req = 1233494 

Dual Bus Interface Util: 
issued_total_row = 508186 
issued_total_col = 1233494 
Row_Bus_Util =  0.073566 
CoL_Bus_Util = 0.178562 
Either_Row_CoL_Bus_Util = 0.245953 
Issued_on_Two_Bus_Simul_Util = 0.006175 
issued_two_Eff = 0.025105 
queue_avg = 25.940969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.941

========= L2 cache stats =========
L2_cache_bank[0]: Access = 880137, Miss = 498921, Miss_rate = 0.567, Pending_hits = 20449, Reservation_fails = 2216
L2_cache_bank[1]: Access = 924519, Miss = 499321, Miss_rate = 0.540, Pending_hits = 4118, Reservation_fails = 1272
L2_cache_bank[2]: Access = 915687, Miss = 499245, Miss_rate = 0.545, Pending_hits = 4207, Reservation_fails = 2183
L2_cache_bank[3]: Access = 911376, Miss = 498861, Miss_rate = 0.547, Pending_hits = 4172, Reservation_fails = 3203
L2_cache_bank[4]: Access = 918209, Miss = 498965, Miss_rate = 0.543, Pending_hits = 4352, Reservation_fails = 2524
L2_cache_bank[5]: Access = 913779, Miss = 498344, Miss_rate = 0.545, Pending_hits = 4266, Reservation_fails = 499
L2_cache_bank[6]: Access = 916342, Miss = 497836, Miss_rate = 0.543, Pending_hits = 4069, Reservation_fails = 1169
L2_cache_bank[7]: Access = 941294, Miss = 497524, Miss_rate = 0.529, Pending_hits = 4373, Reservation_fails = 802
L2_cache_bank[8]: Access = 877539, Miss = 497011, Miss_rate = 0.566, Pending_hits = 20395, Reservation_fails = 1677
L2_cache_bank[9]: Access = 925348, Miss = 498991, Miss_rate = 0.539, Pending_hits = 4432, Reservation_fails = 2508
L2_cache_bank[10]: Access = 918698, Miss = 497040, Miss_rate = 0.541, Pending_hits = 4230, Reservation_fails = 1066
L2_cache_bank[11]: Access = 913005, Miss = 497942, Miss_rate = 0.545, Pending_hits = 4036, Reservation_fails = 1958
L2_cache_bank[12]: Access = 918197, Miss = 498265, Miss_rate = 0.543, Pending_hits = 4110, Reservation_fails = 1537
L2_cache_bank[13]: Access = 916220, Miss = 498094, Miss_rate = 0.544, Pending_hits = 4242, Reservation_fails = 1435
L2_cache_bank[14]: Access = 918566, Miss = 497229, Miss_rate = 0.541, Pending_hits = 4160, Reservation_fails = 1275
L2_cache_bank[15]: Access = 945220, Miss = 499239, Miss_rate = 0.528, Pending_hits = 4496, Reservation_fails = 2212
L2_cache_bank[16]: Access = 874885, Miss = 497828, Miss_rate = 0.569, Pending_hits = 20142, Reservation_fails = 962
L2_cache_bank[17]: Access = 926984, Miss = 498055, Miss_rate = 0.537, Pending_hits = 4233, Reservation_fails = 1447
L2_cache_bank[18]: Access = 1502213, Miss = 496391, Miss_rate = 0.330, Pending_hits = 4100, Reservation_fails = 1419
L2_cache_bank[19]: Access = 917714, Miss = 499631, Miss_rate = 0.544, Pending_hits = 4286, Reservation_fails = 1517
L2_cache_bank[20]: Access = 916893, Miss = 499641, Miss_rate = 0.545, Pending_hits = 4277, Reservation_fails = 1655
L2_cache_bank[21]: Access = 915103, Miss = 498771, Miss_rate = 0.545, Pending_hits = 4221, Reservation_fails = 1909
L2_cache_bank[22]: Access = 919664, Miss = 499681, Miss_rate = 0.543, Pending_hits = 4179, Reservation_fails = 2745
L2_cache_bank[23]: Access = 941657, Miss = 497862, Miss_rate = 0.529, Pending_hits = 4386, Reservation_fails = 2355
L2_total_cache_accesses = 22569249
L2_total_cache_misses = 11960688
L2_total_cache_miss_rate = 0.5300
L2_total_cache_pending_hits = 149931
L2_total_cache_reservation_fails = 41545
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1633645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 149931
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3888873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 41545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8071770
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 149931
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8824985
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 13744219
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8825030
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1075
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40470
L2_cache_data_port_util = 0.162
L2_cache_fill_port_util = 0.185

icnt_total_pkts_mem_to_simt=22569249
icnt_total_pkts_simt_to_mem=22569249
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22569249
Req_Network_cycles = 2693713
Req_Network_injected_packets_per_cycle =       8.3785 
Req_Network_conflicts_per_cycle =       4.3297
Req_Network_conflicts_per_cycle_util =       4.3729
Req_Bank_Level_Parallism =       8.4621
Req_Network_in_buffer_full_per_cycle =       0.0012
Req_Network_in_buffer_avg_util =      13.2772
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3828

Reply_Network_injected_packets_num = 22569249
Reply_Network_cycles = 2693713
Reply_Network_injected_packets_per_cycle =        8.3785
Reply_Network_conflicts_per_cycle =        5.6627
Reply_Network_conflicts_per_cycle_util =       5.7178
Reply_Bank_Level_Parallism =       8.4601
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.8514
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2793
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 8 hrs, 9 min, 55 sec (29395 sec)
gpgpu_simulation_rate = 46159 (inst/sec)
gpgpu_simulation_rate = 91 (cycle/sec)
gpgpu_silicon_slowdown = 15000000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4642b6ac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b6a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b698..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b688..

GPGPU-Sim PTX: cudaLaunch for 0x0x55aab2811c56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 5: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 782492
gpu_sim_insn = 380906152
gpu_ipc =     486.7860
gpu_tot_sim_cycle = 3476205
gpu_tot_sim_insn = 1737762274
gpu_tot_ipc =     499.9021
gpu_tot_issued_cta = 130600
gpu_occupancy = 69.4400% 
gpu_tot_occupancy = 72.8137% 
max_total_param_size = 0
gpu_stall_dramfull = 83682
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.9040
partiton_level_parallism_total  =       8.0466
partiton_level_parallism_util =       6.9782
partiton_level_parallism_util_total  =       8.1287
L2_BW  =     301.5686 GB/Sec
L2_BW_total  =     351.4752 GB/Sec
gpu_total_sim_rate=45950

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1996641, Miss = 636452, Miss_rate = 0.319, Pending_hits = 220998, Reservation_fails = 386637
	L1D_cache_core[1]: Access = 2001528, Miss = 638260, Miss_rate = 0.319, Pending_hits = 221555, Reservation_fails = 390259
	L1D_cache_core[2]: Access = 2005229, Miss = 638612, Miss_rate = 0.318, Pending_hits = 222339, Reservation_fails = 392583
	L1D_cache_core[3]: Access = 1996856, Miss = 636851, Miss_rate = 0.319, Pending_hits = 222264, Reservation_fails = 387799
	L1D_cache_core[4]: Access = 2000789, Miss = 636221, Miss_rate = 0.318, Pending_hits = 221903, Reservation_fails = 396039
	L1D_cache_core[5]: Access = 2013146, Miss = 643303, Miss_rate = 0.320, Pending_hits = 224534, Reservation_fails = 397669
	L1D_cache_core[6]: Access = 2006216, Miss = 637758, Miss_rate = 0.318, Pending_hits = 222128, Reservation_fails = 394748
	L1D_cache_core[7]: Access = 1999897, Miss = 635832, Miss_rate = 0.318, Pending_hits = 221637, Reservation_fails = 394212
	L1D_cache_core[8]: Access = 2000901, Miss = 637282, Miss_rate = 0.318, Pending_hits = 221209, Reservation_fails = 379072
	L1D_cache_core[9]: Access = 1996428, Miss = 635733, Miss_rate = 0.318, Pending_hits = 222544, Reservation_fails = 401383
	L1D_cache_core[10]: Access = 2001524, Miss = 637936, Miss_rate = 0.319, Pending_hits = 220850, Reservation_fails = 385666
	L1D_cache_core[11]: Access = 2003054, Miss = 636199, Miss_rate = 0.318, Pending_hits = 222285, Reservation_fails = 397684
	L1D_cache_core[12]: Access = 2007226, Miss = 638953, Miss_rate = 0.318, Pending_hits = 222817, Reservation_fails = 392403
	L1D_cache_core[13]: Access = 2008324, Miss = 640972, Miss_rate = 0.319, Pending_hits = 222475, Reservation_fails = 390193
	L1D_cache_core[14]: Access = 1997095, Miss = 635433, Miss_rate = 0.318, Pending_hits = 219796, Reservation_fails = 383076
	L1D_cache_core[15]: Access = 1989807, Miss = 635111, Miss_rate = 0.319, Pending_hits = 219764, Reservation_fails = 390891
	L1D_cache_core[16]: Access = 1994301, Miss = 633446, Miss_rate = 0.318, Pending_hits = 218809, Reservation_fails = 381818
	L1D_cache_core[17]: Access = 2007859, Miss = 641971, Miss_rate = 0.320, Pending_hits = 224030, Reservation_fails = 390537
	L1D_cache_core[18]: Access = 1992709, Miss = 637848, Miss_rate = 0.320, Pending_hits = 221486, Reservation_fails = 385300
	L1D_cache_core[19]: Access = 1993999, Miss = 636743, Miss_rate = 0.319, Pending_hits = 222244, Reservation_fails = 397784
	L1D_cache_core[20]: Access = 1995198, Miss = 637414, Miss_rate = 0.319, Pending_hits = 221564, Reservation_fails = 394364
	L1D_cache_core[21]: Access = 2007456, Miss = 640252, Miss_rate = 0.319, Pending_hits = 222138, Reservation_fails = 390882
	L1D_cache_core[22]: Access = 1998813, Miss = 637278, Miss_rate = 0.319, Pending_hits = 221670, Reservation_fails = 395903
	L1D_cache_core[23]: Access = 2004269, Miss = 635836, Miss_rate = 0.317, Pending_hits = 221309, Reservation_fails = 391377
	L1D_cache_core[24]: Access = 2012689, Miss = 640163, Miss_rate = 0.318, Pending_hits = 222985, Reservation_fails = 401508
	L1D_cache_core[25]: Access = 1999007, Miss = 637587, Miss_rate = 0.319, Pending_hits = 220967, Reservation_fails = 391625
	L1D_cache_core[26]: Access = 2010246, Miss = 639333, Miss_rate = 0.318, Pending_hits = 221842, Reservation_fails = 388034
	L1D_cache_core[27]: Access = 2001665, Miss = 637468, Miss_rate = 0.318, Pending_hits = 221890, Reservation_fails = 394863
	L1D_cache_core[28]: Access = 2001947, Miss = 637874, Miss_rate = 0.319, Pending_hits = 222723, Reservation_fails = 392909
	L1D_cache_core[29]: Access = 1998155, Miss = 635937, Miss_rate = 0.318, Pending_hits = 220659, Reservation_fails = 388403
	L1D_total_cache_accesses = 60042974
	L1D_total_cache_misses = 19130058
	L1D_total_cache_miss_rate = 0.3186
	L1D_total_cache_pending_hits = 6653414
	L1D_total_cache_reservation_fails = 11745621
	L1D_cache_data_port_util = 0.331
	L1D_cache_fill_port_util = 0.185
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25417953
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6653414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7618952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11096087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11511016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6653414
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8841549
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 649534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 51201335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8841639

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 9764761
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1331326
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 649534
ctas_completed 130600, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
74832, 77779, 77429, 77987, 78826, 78111, 78240, 79543, 74579, 79187, 79137, 79064, 78132, 78243, 78417, 77375, 74529, 78682, 79008, 78568, 78908, 77659, 77912, 79681, 75998, 79743, 78620, 78700, 79283, 78689, 77681, 78861, 
gpgpu_n_tot_thrd_icount = 2404862368
gpgpu_n_tot_w_icount = 75151949
gpgpu_n_stall_shd_mem = 11375941
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 19129968
gpgpu_n_mem_write_global = 8841639
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 226453913
gpgpu_n_store_insn = 60482669
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 127047680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5123057
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6252884
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11605581	W0_Idle:1582373	W0_Scoreboard:325271485	W1:5934801	W2:3167976	W3:1618678	W4:1326083	W5:911606	W6:841311	W7:623184	W8:551327	W9:461967	W10:419645	W11:348410	W12:320161	W13:275810	W14:262541	W15:262059	W16:291627	W17:213049	W18:203799	W19:208953	W20:224668	W21:226492	W22:271567	W23:297363	W24:323571	W25:341566	W26:485425	W27:567679	W28:732418	W29:996997	W30:1641598	W31:2963115	W32:47836503
single_issue_nums: WS0:18489903	WS1:18930703	WS2:18881213	WS3:18850130	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 153039744 {8:19129968,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 353665560 {40:8841639,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 765198720 {40:19129968,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 70733112 {8:8841639,}
maxmflatency = 2800 
max_icnt2mem_latency = 1380 
maxmrqlatency = 2411 
max_icnt2sh_latency = 189 
averagemflatency = 408 
avg_icnt2mem_latency = 85 
avg_mrq_latency = 59 
avg_icnt2sh_latency = 7 
mrq_lat_table:4556571 	491387 	743894 	1243685 	2482877 	3081249 	2734917 	1756237 	694841 	79821 	2396 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5225845 	18043091 	4567380 	134247 	1044 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	18992027 	5544050 	1587825 	1423300 	422226 	2179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15688931 	5058190 	3484630 	2468693 	1114060 	155821 	1282 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	3260 	182 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8254      8151      8061      8167      7617      7435      8157      7310      7812      8191      7962      8097      7940      8177      7750      8316 
dram[1]:      8261      8144      8054      8046      7689      7927      8186      8199      8185      7526      8031      8039      8162      8170      8112      8326 
dram[2]:      8252      8166      8154      8071      7532      7539      8177      7572      7801      8192      7908      8014      8158      7975      8369      7980 
dram[3]:      7960      8161      8102      8157      7278      7557      7492      8247      7828      8169      8013      8057      8178      8161      7975      8350 
dram[4]:      8262      8128      8086      8082      7920      7666      8160      8115      8169      7806      8111      8064      8115      8097      7803      8284 
dram[5]:      8085      8296      8240      8246      7561      7231      7975      7963      8157      7867      8044      8090      8090      8114      8271      8042 
dram[6]:      8254      8250      7992      8144      7523      7905      7744      7614      7548      8180      8086      8068      8116      8122      8298      8246 
dram[7]:      8285      8122      8001      8129      7539      7536      7489      8133      8159      8156      8068      8082      8117      8134      8001      8275 
dram[8]:      8088      8040      7980      8172      7579      7897      8088      8103      8178      8171      7973      8030      7944      7910      8293      8297 
dram[9]:      8348      8389      8206      7090      7534      7903      8089      8087      7930      7880      8045      7970      8082      8139      8360      8141 
dram[10]:      8375      7983      8114      7979      7885      7228      8101      7547      7544      8165      7792      7803      8016      8030      7786      7791 
dram[11]:      8009      7187      8108      8145      7576      7587      8087      7891      7930      8193      7933      7991      8065      8001      8342      8304 
average row accesses per activate:
dram[0]:  4.500024  4.578927  4.448912  4.477977  4.488793  4.551840  4.178262  4.260618  4.423422  4.464511  4.545169  4.541790  4.486650  4.661242  4.506727  4.600974 
dram[1]:  4.525311  4.709369  4.500553  4.488562  4.456286  4.451390  4.272393  4.320699  4.426334  4.521119  4.546948  4.629982  4.580871  4.653098  4.524917  4.596346 
dram[2]:  4.705122  4.800566  4.389998  4.465583  4.348252  4.523496  4.365770  4.426433  4.437208  4.435173  4.523081  4.587442  4.464344  4.540262  4.491639  4.524685 
dram[3]:  4.709424  4.736146  4.326901  4.427953  4.511158  4.513162  4.311152  4.607289  4.415758  4.469385  4.560118  4.576099  4.554902  4.595546  4.500267  4.615097 
dram[4]:  4.572848  4.679702  4.377041  4.406879  4.525544  4.472665  4.459015  4.469294  4.474725  4.461789  4.610790  4.527142  4.582154  4.541369  4.632171  4.572604 
dram[5]:  4.613274  4.678936  4.484561  4.494662  4.494571  4.548752  4.480745  4.468446  4.339742  4.442870  4.523298  4.565852  4.522772  4.625770  4.574955  4.512615 
dram[6]:  4.716122  4.670753  4.423030  4.436232  4.371530  4.545916  4.438404  4.478714  4.399010  4.475263  4.635408  4.620772  4.556004  4.486339  4.438607  4.544653 
dram[7]:  4.676058  4.650542  4.400179  4.432639  4.491063  4.537415  4.416275  4.327517  4.367431  4.428315  4.604609  4.685386  4.490478  4.531485  4.520173  4.570760 
dram[8]:  4.665837  4.607795  4.436236  4.474247  4.462639  4.475887  4.284359  4.392254  4.406865  4.567033  4.552796  4.748518  4.557830  4.625883  4.555391  4.469467 
dram[9]:  4.595347  4.560082  4.425207  4.482285  4.486897  4.447468  4.347847  4.337773  4.554580  4.577741  4.594907  4.475513  4.677648  4.639809  4.550831  4.499297 
dram[10]:  4.537767  4.512295  4.377619  4.515753  4.482495  4.501083  4.268682  4.447954  4.368667  4.649593  4.457177  4.522861  4.577880  4.646878  4.469444  4.561917 
dram[11]:  4.459539  4.670945  4.444808  4.504288  4.479311  4.614144  4.280718  4.383355  4.392870  4.522770  4.554754  4.700183  4.484695  4.555517  4.471570  4.610421 
average row locality = 17867934/3963876 = 4.507692
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     87924     87808     88369     88725     88110     88422     89405     89198     88129     88280     87746     88054     87746     87480     87474     87618 
dram[1]:     87875     87288     88529     88597     88664     88796     88921     89564     88281     87955     87977     87842     87443     87387     87744     87622 
dram[2]:     86773     86681     88765     88627     88964     88387     88885     88402     88058     88449     87849     87919     88014     87896     87950     87994 
dram[3]:     86814     87077     89264     88979     87979     88202     88801     87508     88015     88177     87693     88013     87241     87691     87796     87433 
dram[4]:     87504     87423     88968     88862     88174     88689     87605     87812     87977     88089     87552     88357     87318     87945     87386     87852 
dram[5]:     87499     87238     88099     88472     88081     88323     87646     88084     88382     88370     87995     87938     87587     87418     87393     87853 
dram[6]:     87193     87251     88553     88708     89097     88081     87695     88177     88248     88192     87688     87783     87733     88054     87949     87782 
dram[7]:     87030     87605     88338     88515     87955     88317     87915     89148     88291     88517     87509     87530     87934     87997     87879     87777 
dram[8]:     86995     87521     88624     88668     88212     88416     88784     88581     88143     87586     88011     87249     87446     87420     87613     88496 
dram[9]:     87319     88128     88555     88852     87959     88691     88292     88949     87426     87632     87632     88489     86976     87466     87572     87852 
dram[10]:     87581     88337     88943     88438     88206     88427     88878     88408     88518     87598     88216     88267     87416     87442     88297     88008 
dram[11]:     88320     87516     88597     88491     88248     87726     88626     88997     88436     88024     87869     87553     87844     87792     88258     87451 
total dram reads = 16903884
bank skew: 89564/86681 = 1.03
chip skew: 1410980/1406378 = 1.00
number of total write accesses:
dram[0]:     14972     14990     14926     15067     15002     15092     15210     15238     14995     15121     14898     14901     14985     15002     14877     14977 
dram[1]:     14965     14835     15054     14939     15105     15203     15192     15176     14992     14924     14918     14912     14928     14926     15038     14935 
dram[2]:     14780     14883     15013     14998     15176     15122     15081     15001     14948     15022     14956     14997     15015     15025     15005     14974 
dram[3]:     14920     14969     15093     15048     14966     15126     15101     14822     15042     15086     15016     15101     14859     14907     15013     14910 
dram[4]:     15046     14968     15071     15043     14988     15059     14946     14921     15059     15081     15011     15143     14906     15028     14881     14925 
dram[5]:     14962     14870     14939     14967     14988     14910     14896     14961     15080     15029     15022     15070     14926     14886     14810     14938 
dram[6]:     14865     14946     15013     15051     15031     14931     14880     14961     15011     15038     14953     14948     14868     15000     15056     15012 
dram[7]:     14888     14951     14906     15000     14964     15089     14924     15108     14988     14974     14944     14979     14905     14896     14934     14858 
dram[8]:     14834     15015     15010     14991     14952     14957     15153     15023     15038     14937     15106     14874     14911     14843     14832     15055 
dram[9]:     14842     14945     14942     14952     14946     15105     14999     15167     14917     14923     14862     14980     14801     14878     14988     14946 
dram[10]:     14872     15023     14971     14864     15081     15003     15173     15124     15103     14886     15101     14970     14841     14912     14980     14931 
dram[11]:     15081     14885     14929     14906     15076     14908     15130     15225     15100     14942     14926     14869     14939     14954     15005     14931 
total dram writes = 2876837
bank skew: 15238/14780 = 1.03
chip skew: 240253/239193 = 1.00
average mf latency per bank:
dram[0]:        542       570       549       575       545       575       545       577       547       576       541       584       541       566       538       575
dram[1]:        564       568       567       568       566       569       568       581       568       575       574       580       559       565       568       567
dram[2]:        566       571       569       570       565       568       574       577       575       574       573       582       560       566       567       571
dram[3]:        566       583       567       588       568       580       572       586       563       583       570       585       559       581       568       585
dram[4]:        539       572       545       577       541       576       548       583       544       573       538       570       537       566       542       574
dram[5]:        563       568       569       574       569       573       574       583       565       569       564       565       563       567       565       570
dram[6]:        571       572       569       574       567       568       580       582       568       577       561       572       563       570       568       574
dram[7]:        562       584       572       591       567       583       576       594       575       587       565       579       565       579       564       585
dram[8]:        539       574       543       577       544       578       544       581       542       579       537       578       539       576       541       575
dram[9]:        572       572       574       580       574       574       574       574       577       579       572       576      2056       571       572       571
dram[10]:        566       574       576       578       570       583       571       577       573       576       567       572       564       568       571       576
dram[11]:        568       580       572       586       575       591       572       594       573       592       568       587       565       580       571       587
maximum mf latency per bank:
dram[0]:       1911      2152      2787      2285      2255      2337      2269      2671      2441      2403      2135      1855      1536      1902      1758      1800
dram[1]:       1993      2371      2112      2386      2169      2551      2206      2209      2222      2234      1990      2090      1596      1743      1700      2041
dram[2]:       2415      1994      2475      2055      2476      2061      2183      2135      2475      2217      1865      2343      1839      1765      1919      1818
dram[3]:       2025      1950      2304      2173      1984      2007      2051      2379      2104      2136      1930      2101      2130      1515      1653      1804
dram[4]:       1934      1976      2516      2272      2125      2160      2066      2139      2093      2136      1890      1686      2086      1984      1755      1755
dram[5]:       2270      2204      2293      2016      2216      2108      2002      1892      2166      2034      1889      1697      1966      1925      1745      1729
dram[6]:       1686      1816      2484      2310      2349      2342      2267      2800      1953      1924      1557      1675      1828      2517      1927      1606
dram[7]:       2580      2675      2418      2584      2421      2240      2107      2049      2344      2146      1997      1548      2292      1873      1711      1868
dram[8]:       2146      2264      2126      2034      2268      1948      2352      2190      1953      2418      2451      1955      1480      2339      1678      2040
dram[9]:       2059      2042      2153      2572      2137      2518      2190      2312      2208      2259      1915      2172      2180      2148      1896      1777
dram[10]:       2282      2307      2286      1819      2155      2511      2073      2388      2273      2260      1721      1682      1897      1916      2588      2052
dram[11]:       2397      1831      2164      2378      2057      2054      2276      2237      2255      2566      1844      1722      1971      2005      2571      2052

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8914609 n_nop=6654472 n_act=332977 n_pre=332961 n_ref_event=0 n_req=1491195 n_rd=1410488 n_rd_L2_A=0 n_write=0 n_wr_bk=240253 bw_util=0.7407
n_activity=8637038 dram_eff=0.7645
bk0: 87924a 5600393i bk1: 87808a 5575206i bk2: 88369a 5535581i bk3: 88725a 5471007i bk4: 88110a 5556920i bk5: 88422a 5491011i bk6: 89405a 5439782i bk7: 89198a 5391690i bk8: 88129a 5580876i bk9: 88280a 5568333i bk10: 87746a 5631280i bk11: 88054a 5503795i bk12: 87746a 5574819i bk13: 87480a 5586045i bk14: 87474a 5654339i bk15: 87618a 5591265i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.776710
Row_Buffer_Locality_read = 0.809886
Row_Buffer_Locality_write = 0.196897
Bank_Level_Parallism = 6.499921
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.155959
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.740690 
total_CMD = 8914609 
util_bw = 6602964 
Wasted_Col = 1770689 
Wasted_Row = 152633 
Idle = 388323 

BW Util Bottlenecks: 
RCDc_limit = 1637152 
RCDWRc_limit = 253738 
WTRc_limit = 1366953 
RTWc_limit = 2410327 
CCDLc_limit = 979208 
rwq = 0 
CCDLc_limit_alone = 698106 
WTRc_limit_alone = 1287572 
RTWc_limit_alone = 2208606 

Commands details: 
total_CMD = 8914609 
n_nop = 6654472 
Read = 1410488 
Write = 0 
L2_Alloc = 0 
L2_WB = 240253 
n_act = 332977 
n_pre = 332961 
n_ref = 0 
n_req = 1491195 
total_req = 1650741 

Dual Bus Interface Util: 
issued_total_row = 665938 
issued_total_col = 1650741 
Row_Bus_Util =  0.074702 
CoL_Bus_Util = 0.185173 
Either_Row_CoL_Bus_Util = 0.253532 
Issued_on_Two_Bus_Simul_Util = 0.006343 
issued_two_Eff = 0.025017 
queue_avg = 25.746225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.7462
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8914609 n_nop=6658909 n_act=330663 n_pre=330647 n_ref_event=0 n_req=1491018 n_rd=1410485 n_rd_L2_A=0 n_write=0 n_wr_bk=240042 bw_util=0.7406
n_activity=8637896 dram_eff=0.7643
bk0: 87875a 5589069i bk1: 87288a 5613946i bk2: 88529a 5541706i bk3: 88597a 5487727i bk4: 88664a 5510545i bk5: 88796a 5422758i bk6: 88921a 5444517i bk7: 89564a 5370015i bk8: 88281a 5594651i bk9: 87955a 5616031i bk10: 87977a 5602986i bk11: 87842a 5589336i bk12: 87443a 5683578i bk13: 87387a 5611085i bk14: 87744a 5609308i bk15: 87622a 5626433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778235
Row_Buffer_Locality_read = 0.811232
Row_Buffer_Locality_write = 0.200328
Bank_Level_Parallism = 6.485048
Bank_Level_Parallism_Col = 4.940956
Bank_Level_Parallism_Ready = 2.161617
write_to_read_ratio_blp_rw_average = 0.314082
GrpLevelPara = 2.966370 

BW Util details:
bwutil = 0.740594 
total_CMD = 8914609 
util_bw = 6602108 
Wasted_Col = 1761477 
Wasted_Row = 159473 
Idle = 391551 

BW Util Bottlenecks: 
RCDc_limit = 1619871 
RCDWRc_limit = 250832 
WTRc_limit = 1363086 
RTWc_limit = 2412897 
CCDLc_limit = 976798 
rwq = 0 
CCDLc_limit_alone = 693286 
WTRc_limit_alone = 1283124 
RTWc_limit_alone = 2209347 

Commands details: 
total_CMD = 8914609 
n_nop = 6658909 
Read = 1410485 
Write = 0 
L2_Alloc = 0 
L2_WB = 240042 
n_act = 330663 
n_pre = 330647 
n_ref = 0 
n_req = 1491018 
total_req = 1650527 

Dual Bus Interface Util: 
issued_total_row = 661310 
issued_total_col = 1650527 
Row_Bus_Util =  0.074183 
CoL_Bus_Util = 0.185149 
Either_Row_CoL_Bus_Util = 0.253034 
Issued_on_Two_Bus_Simul_Util = 0.006297 
issued_two_Eff = 0.024887 
queue_avg = 25.724060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.7241
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8914609 n_nop=6658709 n_act=331274 n_pre=331258 n_ref_event=0 n_req=1490091 n_rd=1409613 n_rd_L2_A=0 n_write=0 n_wr_bk=239996 bw_util=0.7402
n_activity=8628518 dram_eff=0.7647
bk0: 86773a 5709821i bk1: 86681a 5680517i bk2: 88765a 5487111i bk3: 88627a 5477207i bk4: 88964a 5423645i bk5: 88387a 5480050i bk6: 88885a 5495298i bk7: 88402a 5527451i bk8: 88058a 5594215i bk9: 88449a 5535907i bk10: 87849a 5633810i bk11: 87919a 5534975i bk12: 88014a 5597146i bk13: 87896a 5531596i bk14: 87950a 5602850i bk15: 87994a 5535149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777687
Row_Buffer_Locality_read = 0.810964
Row_Buffer_Locality_write = 0.194836
Bank_Level_Parallism = 6.497811
Bank_Level_Parallism_Col = 4.944728
Bank_Level_Parallism_Ready = 2.161392
write_to_read_ratio_blp_rw_average = 0.314030
GrpLevelPara = 2.967957 

BW Util details:
bwutil = 0.740182 
total_CMD = 8914609 
util_bw = 6598436 
Wasted_Col = 1758254 
Wasted_Row = 158486 
Idle = 399433 

BW Util Bottlenecks: 
RCDc_limit = 1625289 
RCDWRc_limit = 251041 
WTRc_limit = 1357448 
RTWc_limit = 2385543 
CCDLc_limit = 965718 
rwq = 0 
CCDLc_limit_alone = 685871 
WTRc_limit_alone = 1279007 
RTWc_limit_alone = 2184137 

Commands details: 
total_CMD = 8914609 
n_nop = 6658709 
Read = 1409613 
Write = 0 
L2_Alloc = 0 
L2_WB = 239996 
n_act = 331274 
n_pre = 331258 
n_ref = 0 
n_req = 1490091 
total_req = 1649609 

Dual Bus Interface Util: 
issued_total_row = 662532 
issued_total_col = 1649609 
Row_Bus_Util =  0.074320 
CoL_Bus_Util = 0.185046 
Either_Row_CoL_Bus_Util = 0.253057 
Issued_on_Two_Bus_Simul_Util = 0.006309 
issued_two_Eff = 0.024931 
queue_avg = 25.721693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.7217
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8914609 n_nop=6666155 n_act=328782 n_pre=328766 n_ref_event=0 n_req=1487087 n_rd=1406683 n_rd_L2_A=0 n_write=0 n_wr_bk=239979 bw_util=0.7389
n_activity=8629936 dram_eff=0.7632
bk0: 86814a 5709229i bk1: 87077a 5621576i bk2: 89264a 5448488i bk3: 88979a 5439049i bk4: 87979a 5559586i bk5: 88202a 5492019i bk6: 88801a 5514232i bk7: 87508a 5625184i bk8: 88015a 5599860i bk9: 88177a 5553726i bk10: 87693a 5639227i bk11: 88013a 5529445i bk12: 87241a 5654813i bk13: 87691a 5587027i bk14: 87796a 5597459i bk15: 87433a 5628071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778914
Row_Buffer_Locality_read = 0.812101
Row_Buffer_Locality_write = 0.198311
Bank_Level_Parallism = 6.456539
Bank_Level_Parallism_Col = 4.931110
Bank_Level_Parallism_Ready = 2.161021
write_to_read_ratio_blp_rw_average = 0.314591
GrpLevelPara = 2.959188 

BW Util details:
bwutil = 0.738860 
total_CMD = 8914609 
util_bw = 6586648 
Wasted_Col = 1767008 
Wasted_Row = 161225 
Idle = 399728 

BW Util Bottlenecks: 
RCDc_limit = 1618074 
RCDWRc_limit = 250891 
WTRc_limit = 1351606 
RTWc_limit = 2399261 
CCDLc_limit = 963374 
rwq = 0 
CCDLc_limit_alone = 687513 
WTRc_limit_alone = 1275079 
RTWc_limit_alone = 2199927 

Commands details: 
total_CMD = 8914609 
n_nop = 6666155 
Read = 1406683 
Write = 0 
L2_Alloc = 0 
L2_WB = 239979 
n_act = 328782 
n_pre = 328766 
n_ref = 0 
n_req = 1487087 
total_req = 1646662 

Dual Bus Interface Util: 
issued_total_row = 657548 
issued_total_col = 1646662 
Row_Bus_Util =  0.073761 
CoL_Bus_Util = 0.184715 
Either_Row_CoL_Bus_Util = 0.252221 
Issued_on_Two_Bus_Simul_Util = 0.006254 
issued_two_Eff = 0.024797 
queue_avg = 25.359837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3598
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8914609 n_nop=6664618 n_act=329097 n_pre=329081 n_ref_event=0 n_req=1487829 n_rd=1407513 n_rd_L2_A=0 n_write=0 n_wr_bk=240076 bw_util=0.7393
n_activity=8631604 dram_eff=0.7635
bk0: 87504a 5647338i bk1: 87423a 5608189i bk2: 88968a 5508343i bk3: 88862a 5431845i bk4: 88174a 5588602i bk5: 88689a 5466747i bk6: 87605a 5637722i bk7: 87812a 5577887i bk8: 87977a 5641870i bk9: 88089a 5530973i bk10: 87552a 5659258i bk11: 88357a 5479950i bk12: 87318a 5654185i bk13: 87945a 5511755i bk14: 87386a 5669693i bk15: 87852a 5571927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778813
Row_Buffer_Locality_read = 0.812011
Row_Buffer_Locality_write = 0.197022
Bank_Level_Parallism = 6.459045
Bank_Level_Parallism_Col = 4.924469
Bank_Level_Parallism_Ready = 2.159262
write_to_read_ratio_blp_rw_average = 0.312094
GrpLevelPara = 2.955106 

BW Util details:
bwutil = 0.739276 
total_CMD = 8914609 
util_bw = 6590356 
Wasted_Col = 1764001 
Wasted_Row = 160114 
Idle = 400138 

BW Util Bottlenecks: 
RCDc_limit = 1617255 
RCDWRc_limit = 251848 
WTRc_limit = 1356254 
RTWc_limit = 2372206 
CCDLc_limit = 972459 
rwq = 0 
CCDLc_limit_alone = 694596 
WTRc_limit_alone = 1277595 
RTWc_limit_alone = 2173002 

Commands details: 
total_CMD = 8914609 
n_nop = 6664618 
Read = 1407513 
Write = 0 
L2_Alloc = 0 
L2_WB = 240076 
n_act = 329097 
n_pre = 329081 
n_ref = 0 
n_req = 1487829 
total_req = 1647589 

Dual Bus Interface Util: 
issued_total_row = 658178 
issued_total_col = 1647589 
Row_Bus_Util =  0.073831 
CoL_Bus_Util = 0.184819 
Either_Row_CoL_Bus_Util = 0.252394 
Issued_on_Two_Bus_Simul_Util = 0.006257 
issued_two_Eff = 0.024789 
queue_avg = 25.311281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3113
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8914609 n_nop=6667476 n_act=328705 n_pre=328689 n_ref_event=0 n_req=1486248 n_rd=1406378 n_rd_L2_A=0 n_write=0 n_wr_bk=239254 bw_util=0.7384
n_activity=8636957 dram_eff=0.7621
bk0: 87499a 5652205i bk1: 87238a 5617244i bk2: 88099a 5583959i bk3: 88472a 5496532i bk4: 88081a 5532278i bk5: 88323a 5517780i bk6: 87646a 5631301i bk7: 88084a 5555356i bk8: 88382a 5579221i bk9: 88370a 5528287i bk10: 87995a 5620662i bk11: 87938a 5573259i bk12: 87587a 5632814i bk13: 87418a 5592079i bk14: 87393a 5683108i bk15: 87853a 5578703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778841
Row_Buffer_Locality_read = 0.811918
Row_Buffer_Locality_write = 0.196407
Bank_Level_Parallism = 6.435015
Bank_Level_Parallism_Col = 4.902322
Bank_Level_Parallism_Ready = 2.149593
write_to_read_ratio_blp_rw_average = 0.312884
GrpLevelPara = 2.955033 

BW Util details:
bwutil = 0.738398 
total_CMD = 8914609 
util_bw = 6582528 
Wasted_Col = 1772472 
Wasted_Row = 162226 
Idle = 397383 

BW Util Bottlenecks: 
RCDc_limit = 1626497 
RCDWRc_limit = 250012 
WTRc_limit = 1356745 
RTWc_limit = 2385936 
CCDLc_limit = 971458 
rwq = 0 
CCDLc_limit_alone = 694546 
WTRc_limit_alone = 1277938 
RTWc_limit_alone = 2187831 

Commands details: 
total_CMD = 8914609 
n_nop = 6667476 
Read = 1406378 
Write = 0 
L2_Alloc = 0 
L2_WB = 239254 
n_act = 328705 
n_pre = 328689 
n_ref = 0 
n_req = 1486248 
total_req = 1645632 

Dual Bus Interface Util: 
issued_total_row = 657394 
issued_total_col = 1645632 
Row_Bus_Util =  0.073743 
CoL_Bus_Util = 0.184599 
Either_Row_CoL_Bus_Util = 0.252073 
Issued_on_Two_Bus_Simul_Util = 0.006270 
issued_two_Eff = 0.024873 
queue_avg = 25.128189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1282
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8914609 n_nop=6663024 n_act=329868 n_pre=329852 n_ref_event=0 n_req=1488382 n_rd=1408184 n_rd_L2_A=0 n_write=0 n_wr_bk=239564 bw_util=0.7393
n_activity=8629478 dram_eff=0.7638
bk0: 87193a 5715795i bk1: 87251a 5626346i bk2: 88553a 5520536i bk3: 88708a 5453133i bk4: 89097a 5483407i bk5: 88081a 5490062i bk6: 87695a 5612311i bk7: 88177a 5544107i bk8: 88248a 5600934i bk9: 88192a 5554004i bk10: 87688a 5685376i bk11: 87783a 5590288i bk12: 87733a 5660639i bk13: 88054a 5532992i bk14: 87949a 5584196i bk15: 87782a 5538301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778377
Row_Buffer_Locality_read = 0.811464
Row_Buffer_Locality_write = 0.197411
Bank_Level_Parallism = 6.458999
Bank_Level_Parallism_Col = 4.929191
Bank_Level_Parallism_Ready = 2.171231
write_to_read_ratio_blp_rw_average = 0.310225
GrpLevelPara = 2.961755 

BW Util details:
bwutil = 0.739347 
total_CMD = 8914609 
util_bw = 6590992 
Wasted_Col = 1758270 
Wasted_Row = 163889 
Idle = 401458 

BW Util Bottlenecks: 
RCDc_limit = 1620470 
RCDWRc_limit = 251183 
WTRc_limit = 1355493 
RTWc_limit = 2351251 
CCDLc_limit = 955303 
rwq = 0 
CCDLc_limit_alone = 683280 
WTRc_limit_alone = 1277159 
RTWc_limit_alone = 2157562 

Commands details: 
total_CMD = 8914609 
n_nop = 6663024 
Read = 1408184 
Write = 0 
L2_Alloc = 0 
L2_WB = 239564 
n_act = 329868 
n_pre = 329852 
n_ref = 0 
n_req = 1488382 
total_req = 1647748 

Dual Bus Interface Util: 
issued_total_row = 659720 
issued_total_col = 1647748 
Row_Bus_Util =  0.074004 
CoL_Bus_Util = 0.184837 
Either_Row_CoL_Bus_Util = 0.252572 
Issued_on_Two_Bus_Simul_Util = 0.006269 
issued_two_Eff = 0.024819 
queue_avg = 25.420000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.42
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8914609 n_nop=6662384 n_act=330377 n_pre=330361 n_ref_event=0 n_req=1488361 n_rd=1408257 n_rd_L2_A=0 n_write=0 n_wr_bk=239308 bw_util=0.7393
n_activity=8634216 dram_eff=0.7633
bk0: 87030a 5688958i bk1: 87605a 5607350i bk2: 88338a 5528567i bk3: 88515a 5450969i bk4: 87955a 5582086i bk5: 88317a 5485162i bk6: 87915a 5588562i bk7: 89148a 5444881i bk8: 88291a 5572126i bk9: 88517a 5540587i bk10: 87509a 5664475i bk11: 87530a 5626943i bk12: 87934a 5594880i bk13: 87997a 5554491i bk14: 87879a 5599679i bk15: 87777a 5590401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778032
Row_Buffer_Locality_read = 0.811090
Row_Buffer_Locality_write = 0.196857
Bank_Level_Parallism = 6.463806
Bank_Level_Parallism_Col = 4.922979
Bank_Level_Parallism_Ready = 2.169219
write_to_read_ratio_blp_rw_average = 0.311597
GrpLevelPara = 2.961270 

BW Util details:
bwutil = 0.739265 
total_CMD = 8914609 
util_bw = 6590260 
Wasted_Col = 1766962 
Wasted_Row = 161977 
Idle = 395410 

BW Util Bottlenecks: 
RCDc_limit = 1627187 
RCDWRc_limit = 253287 
WTRc_limit = 1359217 
RTWc_limit = 2372570 
CCDLc_limit = 962044 
rwq = 0 
CCDLc_limit_alone = 685031 
WTRc_limit_alone = 1280825 
RTWc_limit_alone = 2173949 

Commands details: 
total_CMD = 8914609 
n_nop = 6662384 
Read = 1408257 
Write = 0 
L2_Alloc = 0 
L2_WB = 239308 
n_act = 330377 
n_pre = 330361 
n_ref = 0 
n_req = 1488361 
total_req = 1647565 

Dual Bus Interface Util: 
issued_total_row = 660738 
issued_total_col = 1647565 
Row_Bus_Util =  0.074119 
CoL_Bus_Util = 0.184816 
Either_Row_CoL_Bus_Util = 0.252644 
Issued_on_Two_Bus_Simul_Util = 0.006291 
issued_two_Eff = 0.024899 
queue_avg = 25.491835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4918
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8914609 n_nop=6663864 n_act=329655 n_pre=329639 n_ref_event=0 n_req=1488111 n_rd=1407765 n_rd_L2_A=0 n_write=0 n_wr_bk=239531 bw_util=0.7391
n_activity=8630442 dram_eff=0.7635
bk0: 86995a 5705378i bk1: 87521a 5594088i bk2: 88624a 5525897i bk3: 88668a 5471812i bk4: 88212a 5572973i bk5: 88416a 5479918i bk6: 88784a 5522837i bk7: 88581a 5502029i bk8: 88143a 5587536i bk9: 87586a 5604584i bk10: 88011a 5605890i bk11: 87249a 5689635i bk12: 87446a 5667634i bk13: 87420a 5608438i bk14: 87613a 5661043i bk15: 88496a 5535314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778480
Row_Buffer_Locality_read = 0.811535
Row_Buffer_Locality_write = 0.199301
Bank_Level_Parallism = 6.437429
Bank_Level_Parallism_Col = 4.897351
Bank_Level_Parallism_Ready = 2.149908
write_to_read_ratio_blp_rw_average = 0.311421
GrpLevelPara = 2.952884 

BW Util details:
bwutil = 0.739145 
total_CMD = 8914609 
util_bw = 6589184 
Wasted_Col = 1769643 
Wasted_Row = 159376 
Idle = 396406 

BW Util Bottlenecks: 
RCDc_limit = 1623989 
RCDWRc_limit = 252071 
WTRc_limit = 1356453 
RTWc_limit = 2363746 
CCDLc_limit = 971572 
rwq = 0 
CCDLc_limit_alone = 695194 
WTRc_limit_alone = 1277257 
RTWc_limit_alone = 2166564 

Commands details: 
total_CMD = 8914609 
n_nop = 6663864 
Read = 1407765 
Write = 0 
L2_Alloc = 0 
L2_WB = 239531 
n_act = 329655 
n_pre = 329639 
n_ref = 0 
n_req = 1488111 
total_req = 1647296 

Dual Bus Interface Util: 
issued_total_row = 659294 
issued_total_col = 1647296 
Row_Bus_Util =  0.073957 
CoL_Bus_Util = 0.184786 
Either_Row_CoL_Bus_Util = 0.252478 
Issued_on_Two_Bus_Simul_Util = 0.006264 
issued_two_Eff = 0.024812 
queue_avg = 25.208035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.208
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8914609 n_nop=6663938 n_act=329667 n_pre=329651 n_ref_event=0 n_req=1487861 n_rd=1407790 n_rd_L2_A=0 n_write=0 n_wr_bk=239193 bw_util=0.739
n_activity=8635081 dram_eff=0.7629
bk0: 87319a 5687748i bk1: 88128a 5546903i bk2: 88555a 5539407i bk3: 88852a 5482743i bk4: 87959a 5568994i bk5: 88691a 5419958i bk6: 88292a 5533673i bk7: 88949a 5471623i bk8: 87426a 5648883i bk9: 87632a 5616973i bk10: 87632a 5695319i bk11: 88489a 5543815i bk12: 86976a 5715696i bk13: 87466a 5584092i bk14: 87572a 5635148i bk15: 87852a 5553593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778434
Row_Buffer_Locality_read = 0.811620
Row_Buffer_Locality_write = 0.194977
Bank_Level_Parallism = 6.448450
Bank_Level_Parallism_Col = 4.916299
Bank_Level_Parallism_Ready = 2.156595
write_to_read_ratio_blp_rw_average = 0.312487
GrpLevelPara = 2.956985 

BW Util details:
bwutil = 0.739004 
total_CMD = 8914609 
util_bw = 6587932 
Wasted_Col = 1771878 
Wasted_Row = 159695 
Idle = 395104 

BW Util Bottlenecks: 
RCDc_limit = 1622307 
RCDWRc_limit = 254388 
WTRc_limit = 1360096 
RTWc_limit = 2403309 
CCDLc_limit = 961628 
rwq = 0 
CCDLc_limit_alone = 684043 
WTRc_limit_alone = 1282055 
RTWc_limit_alone = 2203765 

Commands details: 
total_CMD = 8914609 
n_nop = 6663938 
Read = 1407790 
Write = 0 
L2_Alloc = 0 
L2_WB = 239193 
n_act = 329667 
n_pre = 329651 
n_ref = 0 
n_req = 1487861 
total_req = 1646983 

Dual Bus Interface Util: 
issued_total_row = 659318 
issued_total_col = 1646983 
Row_Bus_Util =  0.073959 
CoL_Bus_Util = 0.184751 
Either_Row_CoL_Bus_Util = 0.252470 
Issued_on_Two_Bus_Simul_Util = 0.006240 
issued_two_Eff = 0.024717 
queue_avg = 25.326813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3268
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8914609 n_nop=6656048 n_act=332115 n_pre=332099 n_ref_event=0 n_req=1491526 n_rd=1410980 n_rd_L2_A=0 n_write=0 n_wr_bk=239835 bw_util=0.7407
n_activity=8630928 dram_eff=0.7651
bk0: 87581a 5654822i bk1: 88337a 5512316i bk2: 88943a 5472284i bk3: 88438a 5456786i bk4: 88206a 5496884i bk5: 88427a 5456843i bk6: 88878a 5486802i bk7: 88408a 5525637i bk8: 88518a 5555950i bk9: 87598a 5651756i bk10: 88216a 5583480i bk11: 88267a 5505625i bk12: 87416a 5669972i bk13: 87442a 5554451i bk14: 88297a 5565639i bk15: 88008a 5567305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777337
Row_Buffer_Locality_read = 0.810484
Row_Buffer_Locality_write = 0.196695
Bank_Level_Parallism = 6.511000
Bank_Level_Parallism_Col = 4.958760
Bank_Level_Parallism_Ready = 2.167239
write_to_read_ratio_blp_rw_average = 0.314018
GrpLevelPara = 2.970345 

BW Util details:
bwutil = 0.740723 
total_CMD = 8914609 
util_bw = 6603260 
Wasted_Col = 1757119 
Wasted_Row = 158281 
Idle = 395949 

BW Util Bottlenecks: 
RCDc_limit = 1621709 
RCDWRc_limit = 251988 
WTRc_limit = 1367058 
RTWc_limit = 2376584 
CCDLc_limit = 964030 
rwq = 0 
CCDLc_limit_alone = 688437 
WTRc_limit_alone = 1288947 
RTWc_limit_alone = 2179102 

Commands details: 
total_CMD = 8914609 
n_nop = 6656048 
Read = 1410980 
Write = 0 
L2_Alloc = 0 
L2_WB = 239835 
n_act = 332115 
n_pre = 332099 
n_ref = 0 
n_req = 1491526 
total_req = 1650815 

Dual Bus Interface Util: 
issued_total_row = 664214 
issued_total_col = 1650815 
Row_Bus_Util =  0.074508 
CoL_Bus_Util = 0.185181 
Either_Row_CoL_Bus_Util = 0.253355 
Issued_on_Two_Bus_Simul_Util = 0.006334 
issued_two_Eff = 0.025002 
queue_avg = 25.823853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.8239
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8914609 n_nop=6659758 n_act=330792 n_pre=330776 n_ref_event=0 n_req=1490225 n_rd=1409748 n_rd_L2_A=0 n_write=0 n_wr_bk=239806 bw_util=0.7402
n_activity=8630065 dram_eff=0.7646
bk0: 88320a 5569637i bk1: 87516a 5623942i bk2: 88597a 5526710i bk3: 88491a 5515756i bk4: 88248a 5533993i bk5: 87726a 5534238i bk6: 88626a 5520415i bk7: 88997a 5437039i bk8: 88436a 5549318i bk9: 88024a 5538292i bk10: 87869a 5641043i bk11: 87553a 5593428i bk12: 87844a 5585267i bk13: 87792a 5530242i bk14: 88258a 5561018i bk15: 87451a 5606080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778031
Row_Buffer_Locality_read = 0.811154
Row_Buffer_Locality_write = 0.197796
Bank_Level_Parallism = 6.496265
Bank_Level_Parallism_Col = 4.949655
Bank_Level_Parallism_Ready = 2.170720
write_to_read_ratio_blp_rw_average = 0.312972
GrpLevelPara = 2.966012 

BW Util details:
bwutil = 0.740158 
total_CMD = 8914609 
util_bw = 6598216 
Wasted_Col = 1757445 
Wasted_Row = 160212 
Idle = 398736 

BW Util Bottlenecks: 
RCDc_limit = 1615829 
RCDWRc_limit = 250768 
WTRc_limit = 1354924 
RTWc_limit = 2387604 
CCDLc_limit = 962288 
rwq = 0 
CCDLc_limit_alone = 685433 
WTRc_limit_alone = 1276269 
RTWc_limit_alone = 2189404 

Commands details: 
total_CMD = 8914609 
n_nop = 6659758 
Read = 1409748 
Write = 0 
L2_Alloc = 0 
L2_WB = 239806 
n_act = 330792 
n_pre = 330776 
n_ref = 0 
n_req = 1490225 
total_req = 1649554 

Dual Bus Interface Util: 
issued_total_row = 661568 
issued_total_col = 1649554 
Row_Bus_Util =  0.074212 
CoL_Bus_Util = 0.185039 
Either_Row_CoL_Bus_Util = 0.252939 
Issued_on_Two_Bus_Simul_Util = 0.006312 
issued_two_Eff = 0.024956 
queue_avg = 25.728357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.7284

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1119525, Miss = 704905, Miss_rate = 0.630, Pending_hits = 29896, Reservation_fails = 2216
L2_cache_bank[1]: Access = 1146456, Miss = 705586, Miss_rate = 0.615, Pending_hits = 5445, Reservation_fails = 1272
L2_cache_bank[2]: Access = 1137352, Miss = 705434, Miss_rate = 0.620, Pending_hits = 5515, Reservation_fails = 2271
L2_cache_bank[3]: Access = 1132642, Miss = 705055, Miss_rate = 0.622, Pending_hits = 5523, Reservation_fails = 3203
L2_cache_bank[4]: Access = 1139737, Miss = 705261, Miss_rate = 0.619, Pending_hits = 5624, Reservation_fails = 2524
L2_cache_bank[5]: Access = 1135322, Miss = 704355, Miss_rate = 0.620, Pending_hits = 5628, Reservation_fails = 499
L2_cache_bank[6]: Access = 1138026, Miss = 703607, Miss_rate = 0.618, Pending_hits = 5311, Reservation_fails = 1169
L2_cache_bank[7]: Access = 1171097, Miss = 703085, Miss_rate = 0.600, Pending_hits = 5720, Reservation_fails = 802
L2_cache_bank[8]: Access = 1115966, Miss = 702486, Miss_rate = 0.629, Pending_hits = 29860, Reservation_fails = 1677
L2_cache_bank[9]: Access = 1147512, Miss = 705029, Miss_rate = 0.614, Pending_hits = 5777, Reservation_fails = 2508
L2_cache_bank[10]: Access = 1139918, Miss = 702685, Miss_rate = 0.616, Pending_hits = 5595, Reservation_fails = 1066
L2_cache_bank[11]: Access = 1133842, Miss = 703698, Miss_rate = 0.621, Pending_hits = 5333, Reservation_fails = 1958
L2_cache_bank[12]: Access = 1139101, Miss = 704158, Miss_rate = 0.618, Pending_hits = 5404, Reservation_fails = 1537
L2_cache_bank[13]: Access = 1137475, Miss = 704031, Miss_rate = 0.619, Pending_hits = 5547, Reservation_fails = 1435
L2_cache_bank[14]: Access = 1140147, Miss = 702856, Miss_rate = 0.616, Pending_hits = 5510, Reservation_fails = 1275
L2_cache_bank[15]: Access = 1175865, Miss = 705406, Miss_rate = 0.600, Pending_hits = 5846, Reservation_fails = 2223
L2_cache_bank[16]: Access = 1113777, Miss = 703829, Miss_rate = 0.632, Pending_hits = 29624, Reservation_fails = 962
L2_cache_bank[17]: Access = 1148733, Miss = 703939, Miss_rate = 0.613, Pending_hits = 5582, Reservation_fails = 1447
L2_cache_bank[18]: Access = 1731000, Miss = 701732, Miss_rate = 0.405, Pending_hits = 5395, Reservation_fails = 1434
L2_cache_bank[19]: Access = 1139414, Miss = 706060, Miss_rate = 0.620, Pending_hits = 5615, Reservation_fails = 1517
L2_cache_bank[20]: Access = 1138539, Miss = 706057, Miss_rate = 0.620, Pending_hits = 5614, Reservation_fails = 1655
L2_cache_bank[21]: Access = 1136500, Miss = 704927, Miss_rate = 0.620, Pending_hits = 5528, Reservation_fails = 1909
L2_cache_bank[22]: Access = 1142053, Miss = 706200, Miss_rate = 0.618, Pending_hits = 5488, Reservation_fails = 2745
L2_cache_bank[23]: Access = 1171608, Miss = 703551, Miss_rate = 0.601, Pending_hits = 5733, Reservation_fails = 2445
L2_total_cache_accesses = 27971607
L2_total_cache_misses = 16903932
L2_total_cache_miss_rate = 0.6043
L2_total_cache_pending_hits = 206113
L2_total_cache_reservation_fails = 41749
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2019971
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 206113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5478705
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 41749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11425179
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 206113
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8841591
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 19129968
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8841639
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1086
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 40663
L2_cache_data_port_util = 0.130
L2_cache_fill_port_util = 0.203

icnt_total_pkts_mem_to_simt=27971607
icnt_total_pkts_simt_to_mem=27971607
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 27971607
Req_Network_cycles = 3476205
Req_Network_injected_packets_per_cycle =       8.0466 
Req_Network_conflicts_per_cycle =       3.6758
Req_Network_conflicts_per_cycle_util =       3.7128
Req_Bank_Level_Parallism =       8.1277
Req_Network_in_buffer_full_per_cycle =       0.0009
Req_Network_in_buffer_avg_util =      10.4806
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3822

Reply_Network_injected_packets_num = 27971607
Reply_Network_cycles = 3476205
Reply_Network_injected_packets_per_cycle =        8.0466
Reply_Network_conflicts_per_cycle =        6.1967
Reply_Network_conflicts_per_cycle_util =       6.2569
Reply_Bank_Level_Parallism =       8.1249
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.8757
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2682
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 10 hrs, 30 min, 18 sec (37818 sec)
gpgpu_simulation_rate = 45950 (inst/sec)
gpgpu_simulation_rate = 91 (cycle/sec)
gpgpu_silicon_slowdown = 15000000x

GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4642b6dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b6d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55aab2811dd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8shortcutiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 259488
gpu_sim_insn = 146973521
gpu_ipc =     566.3981
gpu_tot_sim_cycle = 3735693
gpu_tot_sim_insn = 1884735795
gpu_tot_ipc =     504.5211
gpu_tot_issued_cta = 156720
gpu_occupancy = 88.5808% 
gpu_tot_occupancy = 73.8968% 
max_total_param_size = 0
gpu_stall_dramfull = 85249
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.3059
partiton_level_parallism_total  =       7.9951
partiton_level_parallism_util =       7.4695
partiton_level_parallism_util_total  =       8.0834
L2_BW  =     319.1232 GB/Sec
L2_BW_total  =     349.2279 GB/Sec
gpu_total_sim_rate=46297

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2081331, Miss = 671910, Miss_rate = 0.323, Pending_hits = 228558, Reservation_fails = 406495
	L1D_cache_core[1]: Access = 2085474, Miss = 673719, Miss_rate = 0.323, Pending_hits = 228895, Reservation_fails = 410163
	L1D_cache_core[2]: Access = 2089159, Miss = 673744, Miss_rate = 0.322, Pending_hits = 229552, Reservation_fails = 412641
	L1D_cache_core[3]: Access = 2080571, Miss = 671984, Miss_rate = 0.323, Pending_hits = 229672, Reservation_fails = 407497
	L1D_cache_core[4]: Access = 2084894, Miss = 671485, Miss_rate = 0.322, Pending_hits = 229180, Reservation_fails = 415964
	L1D_cache_core[5]: Access = 2096660, Miss = 678351, Miss_rate = 0.324, Pending_hits = 231765, Reservation_fails = 417503
	L1D_cache_core[6]: Access = 2090433, Miss = 672970, Miss_rate = 0.322, Pending_hits = 229616, Reservation_fails = 416016
	L1D_cache_core[7]: Access = 2083353, Miss = 670882, Miss_rate = 0.322, Pending_hits = 229017, Reservation_fails = 413557
	L1D_cache_core[8]: Access = 2084817, Miss = 672515, Miss_rate = 0.323, Pending_hits = 228462, Reservation_fails = 398808
	L1D_cache_core[9]: Access = 2080022, Miss = 670858, Miss_rate = 0.323, Pending_hits = 229783, Reservation_fails = 421258
	L1D_cache_core[10]: Access = 2084670, Miss = 672920, Miss_rate = 0.323, Pending_hits = 228168, Reservation_fails = 406450
	L1D_cache_core[11]: Access = 2086548, Miss = 671302, Miss_rate = 0.322, Pending_hits = 229711, Reservation_fails = 417526
	L1D_cache_core[12]: Access = 2091180, Miss = 673844, Miss_rate = 0.322, Pending_hits = 230365, Reservation_fails = 412086
	L1D_cache_core[13]: Access = 2092274, Miss = 676092, Miss_rate = 0.323, Pending_hits = 229985, Reservation_fails = 410292
	L1D_cache_core[14]: Access = 2081247, Miss = 670634, Miss_rate = 0.322, Pending_hits = 227101, Reservation_fails = 402983
	L1D_cache_core[15]: Access = 2073421, Miss = 670342, Miss_rate = 0.323, Pending_hits = 227153, Reservation_fails = 411354
	L1D_cache_core[16]: Access = 2078457, Miss = 668720, Miss_rate = 0.322, Pending_hits = 226176, Reservation_fails = 401759
	L1D_cache_core[17]: Access = 2091464, Miss = 677148, Miss_rate = 0.324, Pending_hits = 231625, Reservation_fails = 410721
	L1D_cache_core[18]: Access = 2077522, Miss = 673208, Miss_rate = 0.324, Pending_hits = 229046, Reservation_fails = 406259
	L1D_cache_core[19]: Access = 2078297, Miss = 671860, Miss_rate = 0.323, Pending_hits = 229469, Reservation_fails = 418205
	L1D_cache_core[20]: Access = 2078984, Miss = 672370, Miss_rate = 0.323, Pending_hits = 228982, Reservation_fails = 415256
	L1D_cache_core[21]: Access = 2091317, Miss = 675418, Miss_rate = 0.323, Pending_hits = 229750, Reservation_fails = 411938
	L1D_cache_core[22]: Access = 2082849, Miss = 672463, Miss_rate = 0.323, Pending_hits = 229060, Reservation_fails = 415715
	L1D_cache_core[23]: Access = 2088322, Miss = 671063, Miss_rate = 0.321, Pending_hits = 228760, Reservation_fails = 411847
	L1D_cache_core[24]: Access = 2097240, Miss = 675397, Miss_rate = 0.322, Pending_hits = 230196, Reservation_fails = 421675
	L1D_cache_core[25]: Access = 2082336, Miss = 672695, Miss_rate = 0.323, Pending_hits = 228348, Reservation_fails = 411927
	L1D_cache_core[26]: Access = 2094438, Miss = 674571, Miss_rate = 0.322, Pending_hits = 229234, Reservation_fails = 408503
	L1D_cache_core[27]: Access = 2085107, Miss = 672591, Miss_rate = 0.323, Pending_hits = 229254, Reservation_fails = 414421
	L1D_cache_core[28]: Access = 2086392, Miss = 673085, Miss_rate = 0.323, Pending_hits = 230137, Reservation_fails = 412404
	L1D_cache_core[29]: Access = 2081582, Miss = 670979, Miss_rate = 0.322, Pending_hits = 228020, Reservation_fails = 408153
	L1D_total_cache_accesses = 62560361
	L1D_total_cache_misses = 20185120
	L1D_total_cache_miss_rate = 0.3227
	L1D_total_cache_pending_hits = 6875040
	L1D_total_cache_reservation_fails = 12349376
	L1D_cache_data_port_util = 0.320
	L1D_cache_fill_port_util = 0.182
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25817912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6875040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8037184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11611528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12147846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6875040
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9682289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 737848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 52877982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9682379

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 10280202
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1331326
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 737848
ctas_completed 156720, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
80367, 83363, 83034, 83522, 84347, 83625, 83817, 85134, 80230, 84859, 84816, 84701, 83783, 83838, 84033, 83005, 80088, 84241, 84616, 84141, 84446, 83197, 83464, 85205, 81522, 85246, 84151, 84294, 84891, 84283, 83261, 84469, 
gpgpu_n_tot_thrd_icount = 2574734272
gpgpu_n_tot_w_icount = 80460446
gpgpu_n_stall_shd_mem = 11516865
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 20185030
gpgpu_n_mem_write_global = 9682379
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 246361725
gpgpu_n_store_insn = 67017495
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 140421120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5260990
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6255875
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11847923	W0_Idle:1634366	W0_Scoreboard:350177425	W1:5945651	W2:3176635	W3:1626357	W4:1333622	W5:919271	W6:848465	W7:629911	W8:558152	W9:468862	W10:426316	W11:354983	W12:326237	W13:282404	W14:268946	W15:269038	W16:298319	W17:219608	W18:210428	W19:215988	W20:232228	W21:233660	W22:279302	W23:305511	W24:332265	W25:350589	W26:495274	W27:578375	W28:743744	W29:1008947	W30:1656039	W31:2987846	W32:52877473
single_issue_nums: WS0:19816615	WS1:20258079	WS2:20208659	WS3:20177093	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 161480240 {8:20185030,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 387295160 {40:9682379,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 807401200 {40:20185030,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 77459032 {8:9682379,}
maxmflatency = 2800 
max_icnt2mem_latency = 1380 
maxmrqlatency = 2411 
max_icnt2sh_latency = 189 
averagemflatency = 403 
avg_icnt2mem_latency = 82 
avg_mrq_latency = 59 
avg_icnt2sh_latency = 7 
mrq_lat_table:4784893 	525291 	787230 	1304548 	2589779 	3239167 	2969677 	1903792 	707428 	79972 	2396 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6072066 	18989430 	4670615 	134254 	1044 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	20729970 	5699169 	1590177 	1423688 	422226 	2179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	16834510 	5407673 	3717593 	2601544 	1147428 	157379 	1282 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	3514 	183 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8254      8151      8061      8167      7617      7435      8157      7310      7812      8191      7962      8097      7940      8177      7750      8316 
dram[1]:      8261      8144      8054      8046      7689      7927      8186      8199      8185      7526      8031      8039      8162      8170      8112      8326 
dram[2]:      8252      8166      8154      8071      7532      7539      8177      7572      7801      8192      7908      8014      8158      7975      8369      7980 
dram[3]:      7960      8161      8102      8157      7278      7557      7492      8247      7828      8169      8013      8057      8178      8161      7975      8350 
dram[4]:      8262      8128      8086      8082      7920      7666      8160      8115      8169      7806      8111      8064      8115      8097      7803      8284 
dram[5]:      8085      8296      8240      8246      7561      7231      7975      7963      8157      7867      8044      8090      8090      8114      8271      8042 
dram[6]:      8254      8250      7992      8144      7523      7905      7744      7614      7548      8180      8086      8068      8116      8122      8298      8246 
dram[7]:      8285      8122      8001      8129      7539      7536      7489      8133      8159      8156      8068      8082      8117      8134      8001      8275 
dram[8]:      8088      8040      7980      8172      7579      7897      8088      8103      8178      8171      7973      8030      7944      7910      8293      8297 
dram[9]:      8348      8389      8206      7090      7534      7903      8089      8087      7930      7880      8045      7970      8082      8139      8360      8141 
dram[10]:      8375      7983      8114      7979      7885      7228      8101      7547      7544      8165      7792      7803      8016      8030      7786      7791 
dram[11]:      8009      7187      8108      8145      7576      7587      8087      7891      7930      8193      7933      7991      8065      8001      8342      8304 
average row accesses per activate:
dram[0]:  4.626389  4.698372  4.569432  4.605814  4.621193  4.677059  4.305759  4.391950  4.550016  4.589237  4.671526  4.668026  4.619745  4.791548  4.638179  4.738354 
dram[1]:  4.651764  4.829555  4.621608  4.614394  4.584332  4.569648  4.395782  4.431715  4.551770  4.638244  4.673908  4.754493  4.712701  4.769828  4.648967  4.719545 
dram[2]:  4.832802  4.932865  4.508749  4.596407  4.468427  4.655031  4.487189  4.555960  4.559242  4.558589  4.650189  4.722118  4.590835  4.673594  4.608072  4.649811 
dram[3]:  4.838425  4.870430  4.453547  4.552599  4.634119  4.647062  4.436835  4.736893  4.545959  4.600737  4.694572  4.699117  4.680313  4.728817  4.637936  4.747802 
dram[4]:  4.720309  4.805242  4.512162  4.523556  4.665593  4.591827  4.603365  4.595767  4.621059  4.585079  4.759858  4.653873  4.723797  4.658079  4.786607  4.699521 
dram[5]:  4.735122  4.811303  4.611046  4.625937  4.619671  4.679713  4.602856  4.600467  4.464383  4.571303  4.642736  4.701932  4.651591  4.756072  4.705982  4.643806 
dram[6]:  4.844616  4.802353  4.540537  4.568302  4.494083  4.668658  4.564896  4.596988  4.528174  4.608330  4.753590  4.756546  4.677627  4.616052  4.571502  4.667935 
dram[7]:  4.806007  4.776060  4.531576  4.558346  4.618752  4.666115  4.538518  4.452761  4.489922  4.551613  4.730072  4.822384  4.617669  4.651281  4.642283  4.697136 
dram[8]:  4.793935  4.744851  4.557259  4.601003  4.586741  4.608347  4.409379  4.519557  4.537817  4.701123  4.683156  4.877032  4.689098  4.750973  4.688982  4.599851 
dram[9]:  4.723405  4.691512  4.555433  4.610484  4.616092  4.578440  4.481028  4.463099  4.684803  4.703265  4.725671  4.607151  4.808605  4.776307  4.688646  4.627521 
dram[10]:  4.673481  4.638136  4.507442  4.650501  4.618517  4.631461  4.399938  4.577600  4.502707  4.768691  4.588706  4.652483  4.701861  4.775619  4.605611  4.701607 
dram[11]:  4.595780  4.811371  4.580791  4.639253  4.606526  4.747869  4.419417  4.513174  4.528218  4.647367  4.694051  4.835284  4.620714  4.692926  4.606307  4.731815 
average row locality = 18894232/4075069 = 4.636543
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     92319     92190     92788     93132     92495     92824     93807     93586     92526     92671     92144     92481     92155     91869     91860     92009 
dram[1]:     92270     91672     92949     92993     93052     93184     93312     93997     92675     92351     92393     92245     91827     91793     92141     92036 
dram[2]:     91177     91061     93182     93033     93365     92786     93273     92803     92458     92867     92240     92316     92402     92306     92363     92407 
dram[3]:     91209     91486     93673     93376     92378     92586     93231     91901     92399     92566     92096     92413     91640     92074     92192     91832 
dram[4]:     91892     91823     93387     93281     92570     93099     92002     92209     92358     92481     91952     92757     91701     92364     91773     92266 
dram[5]:     91890     91614     92491     92875     92499     92712     92056     92474     92763     92750     92420     92337     91989     91815     91790     92253 
dram[6]:     91573     91665     92969     93119     93503     92497     92099     92592     92629     92572     92107     92188     92129     92452     92339     92170 
dram[7]:     91418     91998     92711     92911     92356     92718     92310     93540     92700     92917     91922     91925     92339     92415     92287     92187 
dram[8]:     91388     91916     93030     93060     92625     92822     93191     92978     92509     91980     92400     91657     91856     91838     92013     92895 
dram[9]:     91723     92506     92949     93264     92366     93093     92702     93365     91831     92033     92024     92898     91373     91857     91969     92247 
dram[10]:     91976     92727     93339     92827     92588     92838     93272     92819     92927     92002     92611     92670     91858     91863     92695     92401 
dram[11]:     92699     91880     93003     92884     92659     92122     93020     93388     92820     92433     92257     91955     92230     92181     92644     91869 
total dram reads = 17748552
bank skew: 93997/91061 = 1.03
chip skew: 1481413/1476728 = 1.00
number of total write accesses:
dram[0]:     18626     18667     18579     18722     18743     18778     18941     18941     18638     18731     18565     18558     18722     18762     18622     18713 
dram[1]:     18646     18513     18726     18616     18802     18879     18844     18874     18621     18577     18568     18564     18683     18682     18741     18633 
dram[2]:     18481     18586     18669     18687     18889     18820     18839     18723     18566     18712     18604     18646     18778     18734     18718     18715 
dram[3]:     18594     18645     18796     18731     18661     18853     18831     18544     18723     18707     18707     18773     18547     18660     18751     18665 
dram[4]:     18726     18670     18741     18752     18655     18750     18645     18640     18712     18761     18682     18806     18658     18789     18623     18669 
dram[5]:     18643     18531     18624     18623     18682     18613     18636     18704     18745     18734     18671     18707     18685     18605     18527     18641 
dram[6]:     18515     18629     18680     18681     18747     18695     18638     18720     18697     18736     18592     18615     18614     18753     18775     18731 
dram[7]:     18583     18601     18542     18648     18722     18821     18660     18851     18667     18665     18610     18629     18653     18639     18674     18599 
dram[8]:     18509     18701     18624     18643     18684     18710     18890     18736     18711     18629     18755     18531     18608     18598     18587     18771 
dram[9]:     18532     18603     18617     18598     18697     18850     18690     18854     18619     18583     18516     18619     18586     18638     18676     18645 
dram[10]:     18506     18697     18619     18513     18799     18747     18924     18860     18772     18557     18775     18661     18587     18651     18665     18623 
dram[11]:     18744     18577     18605     18566     18814     18630     18863     18967     18756     18614     18600     18569     18733     18712     18695     18658 
total dram writes = 3586733
bank skew: 18967/18481 = 1.03
chip skew: 299308/298323 = 1.00
average mf latency per bank:
dram[0]:        531       557       539       564       535       562       534       564       536       562       530       570       533       553       528       562
dram[1]:        551       555       557       556       553       558       556       568       555       562       562       567       548       555       555       556
dram[2]:        552       557       560       559       554       556       560       563       563       561       560       569       551       556       555       558
dram[3]:        553       569       555       575       558       568       560       571       550       569       557       571       550       569       556       571
dram[4]:        528       559       537       566       530       564       536       570       534       559       529       556       528       555       530       561
dram[5]:        551       554       558       562       557       561       561       569       553       556       552       553       552       556       553       558
dram[6]:        558       558       560       562       557       557       565       568       554       562       549       558       550       557       555       562
dram[7]:        549       569       562       580       555       570       562       579       562       573       554       565       552       567       552       571
dram[8]:        527       560       535       565       535       564       532       568       530       566       526       566       532       565       530       564
dram[9]:        558       559       562       569       561       562       561       561       563       566       561       564      1934       560       559       558
dram[10]:        553       562       565       567       558       570       557       564       559       563       554       560       552       556       559       563
dram[11]:        555       565       560       573       563       578       560       579       559       578       555       572       553       567       559       573
maximum mf latency per bank:
dram[0]:       1911      2152      2787      2285      2255      2337      2269      2671      2441      2403      2135      1855      1536      1902      1758      1800
dram[1]:       1993      2371      2112      2386      2169      2551      2206      2209      2222      2234      1990      2090      1596      1743      1700      2041
dram[2]:       2415      1994      2475      2055      2476      2061      2183      2135      2475      2217      1865      2343      1839      1765      1919      1818
dram[3]:       2025      1950      2304      2173      1984      2007      2051      2379      2104      2136      1930      2101      2130      1515      1653      1804
dram[4]:       1934      1976      2516      2272      2125      2160      2066      2139      2093      2136      1890      1686      2086      1984      1755      1755
dram[5]:       2270      2204      2293      2016      2216      2108      2002      1892      2166      2034      1889      1697      1966      1925      1745      1729
dram[6]:       1686      1816      2484      2310      2349      2342      2267      2800      1953      1924      1557      1675      1828      2517      1927      1606
dram[7]:       2580      2675      2418      2584      2421      2240      2107      2049      2344      2146      1997      1548      2292      1873      1711      1868
dram[8]:       2146      2264      2126      2034      2268      1948      2352      2190      1953      2418      2451      1955      1480      2339      1678      2040
dram[9]:       2059      2042      2153      2572      2137      2518      2190      2312      2208      2259      1915      2172      2180      2148      1896      1777
dram[10]:       2282      2307      2286      1819      2155      2511      2073      2388      2273      2260      1721      1682      1897      1916      2588      2052
dram[11]:       2397      1831      2164      2378      2057      2054      2276      2237      2255      2566      1844      1722      1971      2005      2571      2052

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9580056 n_nop=7173407 n_act=342280 n_pre=342264 n_ref_event=0 n_req=1576681 n_rd=1480856 n_rd_L2_A=0 n_write=0 n_wr_bk=299308 bw_util=0.7433
n_activity=9266314 dram_eff=0.7684
bk0: 92319a 6072689i bk1: 92190a 6040980i bk2: 92788a 6000213i bk3: 93132a 5936989i bk4: 92495a 6031564i bk5: 92824a 5958822i bk6: 93807a 5909563i bk7: 93586a 5858526i bk8: 92526a 6051528i bk9: 92671a 6034225i bk10: 92144a 6101519i bk11: 92481a 5967391i bk12: 92155a 6052303i bk13: 91869a 6057585i bk14: 91860a 6126303i bk15: 92009a 6061012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782916
Row_Buffer_Locality_read = 0.817462
Row_Buffer_Locality_write = 0.249048
Bank_Level_Parallism = 6.418561
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.118528
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.743279 
total_CMD = 9580056 
util_bw = 7120656 
Wasted_Col = 1864685 
Wasted_Row = 155592 
Idle = 439123 

BW Util Bottlenecks: 
RCDc_limit = 1649322 
RCDWRc_limit = 273162 
WTRc_limit = 1465686 
RTWc_limit = 2578822 
CCDLc_limit = 1035130 
rwq = 0 
CCDLc_limit_alone = 741004 
WTRc_limit_alone = 1381127 
RTWc_limit_alone = 2369255 

Commands details: 
total_CMD = 9580056 
n_nop = 7173407 
Read = 1480856 
Write = 0 
L2_Alloc = 0 
L2_WB = 299308 
n_act = 342280 
n_pre = 342264 
n_ref = 0 
n_req = 1576681 
total_req = 1780164 

Dual Bus Interface Util: 
issued_total_row = 684544 
issued_total_col = 1780164 
Row_Bus_Util =  0.071455 
CoL_Bus_Util = 0.185820 
Either_Row_CoL_Bus_Util = 0.251215 
Issued_on_Two_Bus_Simul_Util = 0.006060 
issued_two_Eff = 0.024124 
queue_avg = 25.289394 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2894
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9580056 n_nop=7177332 n_act=340356 n_pre=340340 n_ref_event=0 n_req=1576523 n_rd=1480890 n_rd_L2_A=0 n_write=0 n_wr_bk=298969 bw_util=0.7432
n_activity=9266814 dram_eff=0.7683
bk0: 92270a 6047220i bk1: 91672a 6072811i bk2: 92949a 6002437i bk3: 92993a 5948785i bk4: 93052a 5976132i bk5: 93184a 5882191i bk6: 93312a 5907529i bk7: 93997a 5823176i bk8: 92675a 6060663i bk9: 92351a 6077009i bk10: 92393a 6069420i bk11: 92245a 6055061i bk12: 91827a 6151668i bk13: 91793a 6065501i bk14: 92141a 6072739i bk15: 92036a 6083666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784115
Row_Buffer_Locality_read = 0.818719
Row_Buffer_Locality_write = 0.248262
Bank_Level_Parallism = 6.418990
Bank_Level_Parallism_Col = 4.934150
Bank_Level_Parallism_Ready = 2.126037
write_to_read_ratio_blp_rw_average = 0.331761
GrpLevelPara = 2.986365 

BW Util details:
bwutil = 0.743152 
total_CMD = 9580056 
util_bw = 7119436 
Wasted_Col = 1855521 
Wasted_Row = 162262 
Idle = 442837 

BW Util Bottlenecks: 
RCDc_limit = 1632585 
RCDWRc_limit = 271181 
WTRc_limit = 1462758 
RTWc_limit = 2592943 
CCDLc_limit = 1034043 
rwq = 0 
CCDLc_limit_alone = 735696 
WTRc_limit_alone = 1377153 
RTWc_limit_alone = 2380201 

Commands details: 
total_CMD = 9580056 
n_nop = 7177332 
Read = 1480890 
Write = 0 
L2_Alloc = 0 
L2_WB = 298969 
n_act = 340356 
n_pre = 340340 
n_ref = 0 
n_req = 1576523 
total_req = 1779859 

Dual Bus Interface Util: 
issued_total_row = 680696 
issued_total_col = 1779859 
Row_Bus_Util =  0.071053 
CoL_Bus_Util = 0.185788 
Either_Row_CoL_Bus_Util = 0.250805 
Issued_on_Two_Bus_Simul_Util = 0.006037 
issued_two_Eff = 0.024069 
queue_avg = 25.343573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3436
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9580056 n_nop=7177183 n_act=340734 n_pre=340718 n_ref_event=0 n_req=1575657 n_rd=1480039 n_rd_L2_A=0 n_write=0 n_wr_bk=299167 bw_util=0.7429
n_activity=9256501 dram_eff=0.7688
bk0: 91177a 6177854i bk1: 91061a 6146536i bk2: 93182a 5947824i bk3: 93033a 5944130i bk4: 93365a 5885840i bk5: 92786a 5944478i bk6: 93273a 5956876i bk7: 92803a 5994408i bk8: 92458a 6058892i bk9: 92867a 6000742i bk10: 92240a 6100757i bk11: 92316a 6008356i bk12: 92402a 6065877i bk13: 92306a 5997918i bk14: 92363a 6066815i bk15: 92407a 5992234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783756
Row_Buffer_Locality_read = 0.818455
Row_Buffer_Locality_write = 0.246669
Bank_Level_Parallism = 6.424210
Bank_Level_Parallism_Col = 4.932395
Bank_Level_Parallism_Ready = 2.124609
write_to_read_ratio_blp_rw_average = 0.331140
GrpLevelPara = 2.987206 

BW Util details:
bwutil = 0.742879 
total_CMD = 9580056 
util_bw = 7116824 
Wasted_Col = 1850800 
Wasted_Row = 161460 
Idle = 450972 

BW Util Bottlenecks: 
RCDc_limit = 1637727 
RCDWRc_limit = 270553 
WTRc_limit = 1460046 
RTWc_limit = 2555366 
CCDLc_limit = 1021103 
rwq = 0 
CCDLc_limit_alone = 727956 
WTRc_limit_alone = 1376260 
RTWc_limit_alone = 2346005 

Commands details: 
total_CMD = 9580056 
n_nop = 7177183 
Read = 1480039 
Write = 0 
L2_Alloc = 0 
L2_WB = 299167 
n_act = 340734 
n_pre = 340718 
n_ref = 0 
n_req = 1575657 
total_req = 1779206 

Dual Bus Interface Util: 
issued_total_row = 681452 
issued_total_col = 1779206 
Row_Bus_Util =  0.071132 
CoL_Bus_Util = 0.185720 
Either_Row_CoL_Bus_Util = 0.250820 
Issued_on_Two_Bus_Simul_Util = 0.006032 
issued_two_Eff = 0.024048 
queue_avg = 25.303192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3032
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9580056 n_nop=7185213 n_act=337995 n_pre=337979 n_ref_event=0 n_req=1572598 n_rd=1477052 n_rd_L2_A=0 n_write=0 n_wr_bk=299188 bw_util=0.7416
n_activity=9259022 dram_eff=0.7674
bk0: 91209a 6175994i bk1: 91486a 6089133i bk2: 93673a 5908779i bk3: 93376a 5898275i bk4: 92378a 6019616i bk5: 92586a 5954454i bk6: 93231a 5977233i bk7: 91901a 6090956i bk8: 92399a 6077082i bk9: 92566a 6028001i bk10: 92096a 6105863i bk11: 92413a 5992446i bk12: 91640a 6120173i bk13: 92074a 6054347i bk14: 92192a 6067697i bk15: 91832a 6091663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785077
Row_Buffer_Locality_read = 0.819604
Row_Buffer_Locality_write = 0.251324
Bank_Level_Parallism = 6.384282
Bank_Level_Parallism_Col = 4.919885
Bank_Level_Parallism_Ready = 2.124208
write_to_read_ratio_blp_rw_average = 0.331488
GrpLevelPara = 2.978630 

BW Util details:
bwutil = 0.741641 
total_CMD = 9580056 
util_bw = 7104960 
Wasted_Col = 1860098 
Wasted_Row = 164518 
Idle = 450480 

BW Util Bottlenecks: 
RCDc_limit = 1630053 
RCDWRc_limit = 269797 
WTRc_limit = 1453559 
RTWc_limit = 2565938 
CCDLc_limit = 1018476 
rwq = 0 
CCDLc_limit_alone = 729378 
WTRc_limit_alone = 1371614 
RTWc_limit_alone = 2358785 

Commands details: 
total_CMD = 9580056 
n_nop = 7185213 
Read = 1477052 
Write = 0 
L2_Alloc = 0 
L2_WB = 299188 
n_act = 337995 
n_pre = 337979 
n_ref = 0 
n_req = 1572598 
total_req = 1776240 

Dual Bus Interface Util: 
issued_total_row = 675974 
issued_total_col = 1776240 
Row_Bus_Util =  0.070561 
CoL_Bus_Util = 0.185410 
Either_Row_CoL_Bus_Util = 0.249982 
Issued_on_Two_Bus_Simul_Util = 0.005989 
issued_two_Eff = 0.023956 
queue_avg = 24.944494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9445
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9580056 n_nop=7184097 n_act=338032 n_pre=338016 n_ref_event=0 n_req=1573385 n_rd=1477915 n_rd_L2_A=0 n_write=0 n_wr_bk=299279 bw_util=0.742
n_activity=9260685 dram_eff=0.7676
bk0: 91892a 6122775i bk1: 91823a 6070839i bk2: 93387a 5978714i bk3: 93281a 5890194i bk4: 92570a 6060335i bk5: 93099a 5923853i bk6: 92002a 6116549i bk7: 92209a 6043834i bk8: 92358a 6118324i bk9: 92481a 5994008i bk10: 91952a 6135976i bk11: 92757a 5940783i bk12: 91701a 6126884i bk13: 92364a 5965180i bk14: 91773a 6149957i bk15: 92266a 6035159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785161
Row_Buffer_Locality_read = 0.819492
Row_Buffer_Locality_write = 0.253703
Bank_Level_Parallism = 6.382667
Bank_Level_Parallism_Col = 4.911215
Bank_Level_Parallism_Ready = 2.122764
write_to_read_ratio_blp_rw_average = 0.329609
GrpLevelPara = 2.973796 

BW Util details:
bwutil = 0.742039 
total_CMD = 9580056 
util_bw = 7108776 
Wasted_Col = 1857619 
Wasted_Row = 162803 
Idle = 450858 

BW Util Bottlenecks: 
RCDc_limit = 1629100 
RCDWRc_limit = 270111 
WTRc_limit = 1454553 
RTWc_limit = 2544352 
CCDLc_limit = 1030085 
rwq = 0 
CCDLc_limit_alone = 738318 
WTRc_limit_alone = 1370205 
RTWc_limit_alone = 2336933 

Commands details: 
total_CMD = 9580056 
n_nop = 7184097 
Read = 1477915 
Write = 0 
L2_Alloc = 0 
L2_WB = 299279 
n_act = 338032 
n_pre = 338016 
n_ref = 0 
n_req = 1573385 
total_req = 1777194 

Dual Bus Interface Util: 
issued_total_row = 676048 
issued_total_col = 1777194 
Row_Bus_Util =  0.070568 
CoL_Bus_Util = 0.185510 
Either_Row_CoL_Bus_Util = 0.250099 
Issued_on_Two_Bus_Simul_Util = 0.005979 
issued_two_Eff = 0.023908 
queue_avg = 24.934738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9347
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9580056 n_nop=7186323 n_act=338022 n_pre=338006 n_ref_event=0 n_req=1571730 n_rd=1476728 n_rd_L2_A=0 n_write=0 n_wr_bk=298371 bw_util=0.7412
n_activity=9266284 dram_eff=0.7663
bk0: 91890a 6115580i bk1: 91614a 6074234i bk2: 92491a 6050476i bk3: 92875a 5960704i bk4: 92499a 5992301i bk5: 92712a 5983235i bk6: 92056a 6099663i bk7: 92474a 6027085i bk8: 92763a 6047295i bk9: 92750a 5994285i bk10: 92420a 6086050i bk11: 92337a 6044758i bk12: 91989a 6098427i bk13: 91815a 6059891i bk14: 91790a 6152509i bk15: 92253a 6045259i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784941
Row_Buffer_Locality_read = 0.819448
Row_Buffer_Locality_write = 0.248563
Bank_Level_Parallism = 6.363947
Bank_Level_Parallism_Col = 4.892050
Bank_Level_Parallism_Ready = 2.113638
write_to_read_ratio_blp_rw_average = 0.330639
GrpLevelPara = 2.974340 

BW Util details:
bwutil = 0.741164 
total_CMD = 9580056 
util_bw = 7100396 
Wasted_Col = 1865972 
Wasted_Row = 165433 
Idle = 448255 

BW Util Bottlenecks: 
RCDc_limit = 1638215 
RCDWRc_limit = 269143 
WTRc_limit = 1453703 
RTWc_limit = 2558655 
CCDLc_limit = 1027352 
rwq = 0 
CCDLc_limit_alone = 737248 
WTRc_limit_alone = 1370017 
RTWc_limit_alone = 2352237 

Commands details: 
total_CMD = 9580056 
n_nop = 7186323 
Read = 1476728 
Write = 0 
L2_Alloc = 0 
L2_WB = 298371 
n_act = 338022 
n_pre = 338006 
n_ref = 0 
n_req = 1571730 
total_req = 1775099 

Dual Bus Interface Util: 
issued_total_row = 676028 
issued_total_col = 1775099 
Row_Bus_Util =  0.070566 
CoL_Bus_Util = 0.185291 
Either_Row_CoL_Bus_Util = 0.249866 
Issued_on_Two_Bus_Simul_Util = 0.005991 
issued_two_Eff = 0.023977 
queue_avg = 24.757181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7572
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9580056 n_nop=7181432 n_act=339319 n_pre=339303 n_ref_event=0 n_req=1573953 n_rd=1478603 n_rd_L2_A=0 n_write=0 n_wr_bk=298818 bw_util=0.7421
n_activity=9257077 dram_eff=0.768
bk0: 91573a 6183893i bk1: 91665a 6088825i bk2: 92969a 5980766i bk3: 93119a 5920491i bk4: 93503a 5948385i bk5: 92497a 5943244i bk6: 92099a 6078984i bk7: 92592a 6003869i bk8: 92629a 6070365i bk9: 92572a 6024078i bk10: 92107a 6148518i bk11: 92188a 6056774i bk12: 92129a 6125407i bk13: 92452a 5995119i bk14: 92339a 6052731i bk15: 92170a 6002894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784421
Row_Buffer_Locality_read = 0.818955
Row_Buffer_Locality_write = 0.248904
Bank_Level_Parallism = 6.389666
Bank_Level_Parallism_Col = 4.919033
Bank_Level_Parallism_Ready = 2.133402
write_to_read_ratio_blp_rw_average = 0.327623
GrpLevelPara = 2.982116 

BW Util details:
bwutil = 0.742134 
total_CMD = 9580056 
util_bw = 7109684 
Wasted_Col = 1850060 
Wasted_Row = 166744 
Idle = 453568 

BW Util Bottlenecks: 
RCDc_limit = 1632758 
RCDWRc_limit = 270850 
WTRc_limit = 1457905 
RTWc_limit = 2516924 
CCDLc_limit = 1008878 
rwq = 0 
CCDLc_limit_alone = 724150 
WTRc_limit_alone = 1374168 
RTWc_limit_alone = 2315933 

Commands details: 
total_CMD = 9580056 
n_nop = 7181432 
Read = 1478603 
Write = 0 
L2_Alloc = 0 
L2_WB = 298818 
n_act = 339319 
n_pre = 339303 
n_ref = 0 
n_req = 1573953 
total_req = 1777421 

Dual Bus Interface Util: 
issued_total_row = 678622 
issued_total_col = 1777421 
Row_Bus_Util =  0.070837 
CoL_Bus_Util = 0.185533 
Either_Row_CoL_Bus_Util = 0.250377 
Issued_on_Two_Bus_Simul_Util = 0.005994 
issued_two_Eff = 0.023938 
queue_avg = 25.054512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0545
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9580056 n_nop=7180884 n_act=339846 n_pre=339830 n_ref_event=0 n_req=1573931 n_rd=1478654 n_rd_L2_A=0 n_write=0 n_wr_bk=298564 bw_util=0.742
n_activity=9263243 dram_eff=0.7674
bk0: 91418a 6156948i bk1: 91998a 6073791i bk2: 92711a 5998456i bk3: 92911a 5914406i bk4: 92356a 6054084i bk5: 92718a 5949993i bk6: 92310a 6058335i bk7: 93540a 5912660i bk8: 92700a 6031341i bk9: 92917a 6005721i bk10: 91922a 6125463i bk11: 91925a 6099610i bk12: 92339a 6060225i bk13: 92415a 6012354i bk14: 92287a 6062347i bk15: 92187a 6051654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784083
Row_Buffer_Locality_read = 0.818584
Row_Buffer_Locality_write = 0.248654
Bank_Level_Parallism = 6.392170
Bank_Level_Parallism_Col = 4.911537
Bank_Level_Parallism_Ready = 2.132276
write_to_read_ratio_blp_rw_average = 0.329183
GrpLevelPara = 2.980425 

BW Util details:
bwutil = 0.742049 
total_CMD = 9580056 
util_bw = 7108872 
Wasted_Col = 1859609 
Wasted_Row = 164992 
Idle = 446583 

BW Util Bottlenecks: 
RCDc_limit = 1639564 
RCDWRc_limit = 272280 
WTRc_limit = 1456792 
RTWc_limit = 2543893 
CCDLc_limit = 1016709 
rwq = 0 
CCDLc_limit_alone = 726706 
WTRc_limit_alone = 1373377 
RTWc_limit_alone = 2337305 

Commands details: 
total_CMD = 9580056 
n_nop = 7180884 
Read = 1478654 
Write = 0 
L2_Alloc = 0 
L2_WB = 298564 
n_act = 339846 
n_pre = 339830 
n_ref = 0 
n_req = 1573931 
total_req = 1777218 

Dual Bus Interface Util: 
issued_total_row = 679676 
issued_total_col = 1777218 
Row_Bus_Util =  0.070947 
CoL_Bus_Util = 0.185512 
Either_Row_CoL_Bus_Util = 0.250434 
Issued_on_Two_Bus_Simul_Util = 0.006025 
issued_two_Eff = 0.024059 
queue_avg = 25.053633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0536
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9580056 n_nop=7182814 n_act=338899 n_pre=338883 n_ref_event=0 n_req=1573613 n_rd=1478158 n_rd_L2_A=0 n_write=0 n_wr_bk=298687 bw_util=0.7419
n_activity=9259514 dram_eff=0.7676
bk0: 91388a 6173055i bk1: 91916a 6057339i bk2: 93030a 5987614i bk3: 93060a 5936531i bk4: 92625a 6036876i bk5: 92822a 5943610i bk6: 93191a 5988079i bk7: 92978a 5972891i bk8: 92509a 6058494i bk9: 91980a 6072191i bk10: 92400a 6070814i bk11: 91657a 6154038i bk12: 91856a 6136789i bk13: 91838a 6072354i bk14: 92013a 6129271i bk15: 92895a 5999673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784641
Row_Buffer_Locality_read = 0.819046
Row_Buffer_Locality_write = 0.251867
Bank_Level_Parallism = 6.366064
Bank_Level_Parallism_Col = 4.887866
Bank_Level_Parallism_Ready = 2.114237
write_to_read_ratio_blp_rw_average = 0.328742
GrpLevelPara = 2.972644 

BW Util details:
bwutil = 0.741893 
total_CMD = 9580056 
util_bw = 7107380 
Wasted_Col = 1863014 
Wasted_Row = 162406 
Idle = 447256 

BW Util Bottlenecks: 
RCDc_limit = 1635053 
RCDWRc_limit = 271371 
WTRc_limit = 1456432 
RTWc_limit = 2531418 
CCDLc_limit = 1028552 
rwq = 0 
CCDLc_limit_alone = 739444 
WTRc_limit_alone = 1371789 
RTWc_limit_alone = 2326953 

Commands details: 
total_CMD = 9580056 
n_nop = 7182814 
Read = 1478158 
Write = 0 
L2_Alloc = 0 
L2_WB = 298687 
n_act = 338899 
n_pre = 338883 
n_ref = 0 
n_req = 1573613 
total_req = 1776845 

Dual Bus Interface Util: 
issued_total_row = 677782 
issued_total_col = 1776845 
Row_Bus_Util =  0.070749 
CoL_Bus_Util = 0.185473 
Either_Row_CoL_Bus_Util = 0.250233 
Issued_on_Two_Bus_Simul_Util = 0.005990 
issued_two_Eff = 0.023938 
queue_avg = 24.854870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.8549
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9580056 n_nop=7183066 n_act=338816 n_pre=338800 n_ref_event=0 n_req=1573387 n_rd=1478200 n_rd_L2_A=0 n_write=0 n_wr_bk=298323 bw_util=0.7418
n_activity=9264076 dram_eff=0.7671
bk0: 91723a 6156387i bk1: 92506a 6011074i bk2: 92949a 6003165i bk3: 93264a 5945628i bk4: 92366a 6031573i bk5: 93093a 5881905i bk6: 92702a 6005220i bk7: 93365a 5941555i bk8: 91831a 6115532i bk9: 92033a 6084015i bk10: 92024a 6160493i bk11: 92898a 6006454i bk12: 91373a 6178785i bk13: 91857a 6050698i bk14: 91969a 6105663i bk15: 92247a 6017948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784663
Row_Buffer_Locality_read = 0.819136
Row_Buffer_Locality_write = 0.249320
Bank_Level_Parallism = 6.377046
Bank_Level_Parallism_Col = 4.906627
Bank_Level_Parallism_Ready = 2.120800
write_to_read_ratio_blp_rw_average = 0.330068
GrpLevelPara = 2.976539 

BW Util details:
bwutil = 0.741759 
total_CMD = 9580056 
util_bw = 7106092 
Wasted_Col = 1864990 
Wasted_Row = 162737 
Idle = 446237 

BW Util Bottlenecks: 
RCDc_limit = 1633951 
RCDWRc_limit = 272805 
WTRc_limit = 1455892 
RTWc_limit = 2576458 
CCDLc_limit = 1017955 
rwq = 0 
CCDLc_limit_alone = 727143 
WTRc_limit_alone = 1372476 
RTWc_limit_alone = 2369062 

Commands details: 
total_CMD = 9580056 
n_nop = 7183066 
Read = 1478200 
Write = 0 
L2_Alloc = 0 
L2_WB = 298323 
n_act = 338816 
n_pre = 338800 
n_ref = 0 
n_req = 1573387 
total_req = 1776523 

Dual Bus Interface Util: 
issued_total_row = 677616 
issued_total_col = 1776523 
Row_Bus_Util =  0.070732 
CoL_Bus_Util = 0.185440 
Either_Row_CoL_Bus_Util = 0.250206 
Issued_on_Two_Bus_Simul_Util = 0.005965 
issued_two_Eff = 0.023842 
queue_avg = 24.929474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9295
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9580056 n_nop=7175274 n_act=341202 n_pre=341186 n_ref_event=0 n_req=1577092 n_rd=1481413 n_rd_L2_A=0 n_write=0 n_wr_bk=298956 bw_util=0.7434
n_activity=9258283 dram_eff=0.7692
bk0: 91976a 6123211i bk1: 92727a 5975802i bk2: 93339a 5943591i bk3: 92827a 5928302i bk4: 92588a 5969675i bk5: 92838a 5926445i bk6: 93272a 5957409i bk7: 92819a 5994624i bk8: 92927a 6026790i bk9: 92002a 6112769i bk10: 92611a 6053864i bk11: 92670a 5970385i bk12: 91858a 6135203i bk13: 91863a 6015289i bk14: 92695a 6039354i bk15: 92401a 6040082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783656
Row_Buffer_Locality_read = 0.818016
Row_Buffer_Locality_write = 0.251664
Bank_Level_Parallism = 6.430909
Bank_Level_Parallism_Col = 4.941411
Bank_Level_Parallism_Ready = 2.129058
write_to_read_ratio_blp_rw_average = 0.330943
GrpLevelPara = 2.988524 

BW Util details:
bwutil = 0.743365 
total_CMD = 9580056 
util_bw = 7121476 
Wasted_Col = 1849482 
Wasted_Row = 161146 
Idle = 447952 

BW Util Bottlenecks: 
RCDc_limit = 1633972 
RCDWRc_limit = 270562 
WTRc_limit = 1467654 
RTWc_limit = 2537157 
CCDLc_limit = 1016775 
rwq = 0 
CCDLc_limit_alone = 729275 
WTRc_limit_alone = 1384435 
RTWc_limit_alone = 2332876 

Commands details: 
total_CMD = 9580056 
n_nop = 7175274 
Read = 1481413 
Write = 0 
L2_Alloc = 0 
L2_WB = 298956 
n_act = 341202 
n_pre = 341186 
n_ref = 0 
n_req = 1577092 
total_req = 1780369 

Dual Bus Interface Util: 
issued_total_row = 682388 
issued_total_col = 1780369 
Row_Bus_Util =  0.071230 
CoL_Bus_Util = 0.185841 
Either_Row_CoL_Bus_Util = 0.251020 
Issued_on_Two_Bus_Simul_Util = 0.006052 
issued_two_Eff = 0.024108 
queue_avg = 25.386501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3865
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9580056 n_nop=7179298 n_act=339664 n_pre=339648 n_ref_event=0 n_req=1575682 n_rd=1480044 n_rd_L2_A=0 n_write=0 n_wr_bk=299103 bw_util=0.7429
n_activity=9258976 dram_eff=0.7686
bk0: 92699a 6036731i bk1: 91880a 6090724i bk2: 93003a 5996266i bk3: 92884a 5977224i bk4: 92659a 5996142i bk5: 92122a 6003483i bk6: 93020a 5990894i bk7: 93388a 5904390i bk8: 92820a 6023045i bk9: 92433a 5999540i bk10: 92257a 6116904i bk11: 91955a 6066311i bk12: 92230a 6055013i bk13: 92181a 5998610i bk14: 92644a 6030888i bk15: 91869a 6062113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784439
Row_Buffer_Locality_read = 0.818731
Row_Buffer_Locality_write = 0.253749
Bank_Level_Parallism = 6.418250
Bank_Level_Parallism_Col = 4.935514
Bank_Level_Parallism_Ready = 2.133812
write_to_read_ratio_blp_rw_average = 0.330541
GrpLevelPara = 2.985703 

BW Util details:
bwutil = 0.742855 
total_CMD = 9580056 
util_bw = 7116588 
Wasted_Col = 1850596 
Wasted_Row = 163288 
Idle = 449584 

BW Util Bottlenecks: 
RCDc_limit = 1627429 
RCDWRc_limit = 269594 
WTRc_limit = 1452292 
RTWc_limit = 2559917 
CCDLc_limit = 1016302 
rwq = 0 
CCDLc_limit_alone = 726644 
WTRc_limit_alone = 1368649 
RTWc_limit_alone = 2353902 

Commands details: 
total_CMD = 9580056 
n_nop = 7179298 
Read = 1480044 
Write = 0 
L2_Alloc = 0 
L2_WB = 299103 
n_act = 339664 
n_pre = 339648 
n_ref = 0 
n_req = 1575682 
total_req = 1779147 

Dual Bus Interface Util: 
issued_total_row = 679312 
issued_total_col = 1779147 
Row_Bus_Util =  0.070909 
CoL_Bus_Util = 0.185714 
Either_Row_CoL_Bus_Util = 0.250600 
Issued_on_Two_Bus_Simul_Util = 0.006023 
issued_two_Eff = 0.024034 
queue_avg = 25.310041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.31

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1199520, Miss = 740096, Miss_rate = 0.617, Pending_hits = 30027, Reservation_fails = 3015
L2_cache_bank[1]: Access = 1224318, Miss = 740763, Miss_rate = 0.605, Pending_hits = 5577, Reservation_fails = 2059
L2_cache_bank[2]: Access = 1215922, Miss = 740619, Miss_rate = 0.609, Pending_hits = 5648, Reservation_fails = 3247
L2_cache_bank[3]: Access = 1212167, Miss = 740275, Miss_rate = 0.611, Pending_hits = 5701, Reservation_fails = 3779
L2_cache_bank[4]: Access = 1220104, Miss = 740463, Miss_rate = 0.607, Pending_hits = 5764, Reservation_fails = 2813
L2_cache_bank[5]: Access = 1214221, Miss = 739579, Miss_rate = 0.609, Pending_hits = 5760, Reservation_fails = 873
L2_cache_bank[6]: Access = 1218040, Miss = 738822, Miss_rate = 0.607, Pending_hits = 5505, Reservation_fails = 2161
L2_cache_bank[7]: Access = 1249418, Miss = 738239, Miss_rate = 0.591, Pending_hits = 5840, Reservation_fails = 1121
L2_cache_bank[8]: Access = 1195962, Miss = 737637, Miss_rate = 0.617, Pending_hits = 29971, Reservation_fails = 2249
L2_cache_bank[9]: Access = 1227017, Miss = 740280, Miss_rate = 0.603, Pending_hits = 5960, Reservation_fails = 3574
L2_cache_bank[10]: Access = 1219843, Miss = 737901, Miss_rate = 0.605, Pending_hits = 5750, Reservation_fails = 2021
L2_cache_bank[11]: Access = 1212209, Miss = 738832, Miss_rate = 0.609, Pending_hits = 5461, Reservation_fails = 2314
L2_cache_bank[12]: Access = 1217086, Miss = 739350, Miss_rate = 0.607, Pending_hits = 5540, Reservation_fails = 1878
L2_cache_bank[13]: Access = 1215317, Miss = 739258, Miss_rate = 0.608, Pending_hits = 5691, Reservation_fails = 1615
L2_cache_bank[14]: Access = 1219308, Miss = 738048, Miss_rate = 0.605, Pending_hits = 5660, Reservation_fails = 1848
L2_cache_bank[15]: Access = 1254870, Miss = 740611, Miss_rate = 0.590, Pending_hits = 5995, Reservation_fails = 2829
L2_cache_bank[16]: Access = 1193246, Miss = 739013, Miss_rate = 0.619, Pending_hits = 29747, Reservation_fails = 1732
L2_cache_bank[17]: Access = 1229177, Miss = 739148, Miss_rate = 0.601, Pending_hits = 5728, Reservation_fails = 2046
L2_cache_bank[18]: Access = 1809513, Miss = 736938, Miss_rate = 0.407, Pending_hits = 5535, Reservation_fails = 1981
L2_cache_bank[19]: Access = 1218093, Miss = 741264, Miss_rate = 0.609, Pending_hits = 5767, Reservation_fails = 1937
L2_cache_bank[20]: Access = 1216260, Miss = 741268, Miss_rate = 0.609, Pending_hits = 5779, Reservation_fails = 2563
L2_cache_bank[21]: Access = 1216518, Miss = 740149, Miss_rate = 0.608, Pending_hits = 5685, Reservation_fails = 2427
L2_cache_bank[22]: Access = 1220251, Miss = 741334, Miss_rate = 0.608, Pending_hits = 5614, Reservation_fails = 2848
L2_cache_bank[23]: Access = 1249029, Miss = 738713, Miss_rate = 0.591, Pending_hits = 5890, Reservation_fails = 3069
L2_total_cache_accesses = 29867409
L2_total_cache_misses = 17748600
L2_total_cache_miss_rate = 0.5942
L2_total_cache_pending_hits = 209595
L2_total_cache_reservation_fails = 55999
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2226883
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 209595
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5696322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 55999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12052230
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 209595
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9682331
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20185030
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9682379
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1086
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 54913
L2_cache_data_port_util = 0.133
L2_cache_fill_port_util = 0.198

icnt_total_pkts_mem_to_simt=29867409
icnt_total_pkts_simt_to_mem=29867409
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 29867409
Req_Network_cycles = 3735693
Req_Network_injected_packets_per_cycle =       7.9951 
Req_Network_conflicts_per_cycle =       3.5620
Req_Network_conflicts_per_cycle_util =       3.6009
Req_Bank_Level_Parallism =       8.0825
Req_Network_in_buffer_full_per_cycle =       0.0009
Req_Network_in_buffer_avg_util =       9.8133
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3772

Reply_Network_injected_packets_num = 29867409
Reply_Network_cycles = 3735693
Reply_Network_injected_packets_per_cycle =        7.9951
Reply_Network_conflicts_per_cycle =        6.0913
Reply_Network_conflicts_per_cycle_util =       6.1558
Reply_Bank_Level_Parallism =       8.0797
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.8276
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2665
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 11 hrs, 18 min, 29 sec (40709 sec)
gpgpu_simulation_rate = 46297 (inst/sec)
gpgpu_simulation_rate = 91 (cycle/sec)
gpgpu_silicon_slowdown = 15000000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4642b6ac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b6a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b698..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b688..

GPGPU-Sim PTX: cudaLaunch for 0x0x55aab2811c56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 7: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 7 
gpu_sim_cycle = 762613
gpu_sim_insn = 380283925
gpu_ipc =     498.6591
gpu_tot_sim_cycle = 4498306
gpu_tot_sim_insn = 2265019720
gpu_tot_ipc =     503.5273
gpu_tot_issued_cta = 182840
gpu_occupancy = 70.5672% 
gpu_tot_occupancy = 73.3317% 
max_total_param_size = 0
gpu_stall_dramfull = 218850
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.0304
partiton_level_parallism_total  =       7.8316
partiton_level_parallism_util =       7.1161
partiton_level_parallism_util_total  =       7.9196
L2_BW  =     307.0857 GB/Sec
L2_BW_total  =     342.0835 GB/Sec
gpu_total_sim_rate=46229

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2506780, Miss = 852080, Miss_rate = 0.340, Pending_hits = 297557, Reservation_fails = 527322
	L1D_cache_core[1]: Access = 2506306, Miss = 852082, Miss_rate = 0.340, Pending_hits = 296324, Reservation_fails = 531547
	L1D_cache_core[2]: Access = 2512190, Miss = 852813, Miss_rate = 0.339, Pending_hits = 297449, Reservation_fails = 529496
	L1D_cache_core[3]: Access = 2500745, Miss = 849882, Miss_rate = 0.340, Pending_hits = 297383, Reservation_fails = 524973
	L1D_cache_core[4]: Access = 2507307, Miss = 850649, Miss_rate = 0.339, Pending_hits = 297043, Reservation_fails = 527402
	L1D_cache_core[5]: Access = 2518354, Miss = 857309, Miss_rate = 0.340, Pending_hits = 299989, Reservation_fails = 538337
	L1D_cache_core[6]: Access = 2511456, Miss = 851214, Miss_rate = 0.339, Pending_hits = 297448, Reservation_fails = 527697
	L1D_cache_core[7]: Access = 2504627, Miss = 849078, Miss_rate = 0.339, Pending_hits = 297015, Reservation_fails = 529547
	L1D_cache_core[8]: Access = 2508733, Miss = 852394, Miss_rate = 0.340, Pending_hits = 296992, Reservation_fails = 508661
	L1D_cache_core[9]: Access = 2501632, Miss = 849308, Miss_rate = 0.340, Pending_hits = 297608, Reservation_fails = 537362
	L1D_cache_core[10]: Access = 2505529, Miss = 851715, Miss_rate = 0.340, Pending_hits = 296305, Reservation_fails = 527803
	L1D_cache_core[11]: Access = 2506721, Miss = 849583, Miss_rate = 0.339, Pending_hits = 297608, Reservation_fails = 530418
	L1D_cache_core[12]: Access = 2509659, Miss = 851332, Miss_rate = 0.339, Pending_hits = 297847, Reservation_fails = 518814
	L1D_cache_core[13]: Access = 2513327, Miss = 854895, Miss_rate = 0.340, Pending_hits = 298129, Reservation_fails = 523236
	L1D_cache_core[14]: Access = 2501379, Miss = 848565, Miss_rate = 0.339, Pending_hits = 294568, Reservation_fails = 517615
	L1D_cache_core[15]: Access = 2495446, Miss = 849852, Miss_rate = 0.341, Pending_hits = 295576, Reservation_fails = 522716
	L1D_cache_core[16]: Access = 2499570, Miss = 847041, Miss_rate = 0.339, Pending_hits = 293742, Reservation_fails = 509517
	L1D_cache_core[17]: Access = 2511043, Miss = 855084, Miss_rate = 0.341, Pending_hits = 299241, Reservation_fails = 526262
	L1D_cache_core[18]: Access = 2499542, Miss = 852612, Miss_rate = 0.341, Pending_hits = 297004, Reservation_fails = 518314
	L1D_cache_core[19]: Access = 2500529, Miss = 850593, Miss_rate = 0.340, Pending_hits = 297051, Reservation_fails = 535305
	L1D_cache_core[20]: Access = 2497027, Miss = 849374, Miss_rate = 0.340, Pending_hits = 296045, Reservation_fails = 525177
	L1D_cache_core[21]: Access = 2516805, Miss = 855645, Miss_rate = 0.340, Pending_hits = 298548, Reservation_fails = 528025
	L1D_cache_core[22]: Access = 2499447, Miss = 848454, Miss_rate = 0.339, Pending_hits = 295943, Reservation_fails = 524679
	L1D_cache_core[23]: Access = 2510549, Miss = 850604, Miss_rate = 0.339, Pending_hits = 296655, Reservation_fails = 526269
	L1D_cache_core[24]: Access = 2521743, Miss = 855716, Miss_rate = 0.339, Pending_hits = 298715, Reservation_fails = 532959
	L1D_cache_core[25]: Access = 2501104, Miss = 850100, Miss_rate = 0.340, Pending_hits = 296088, Reservation_fails = 523764
	L1D_cache_core[26]: Access = 2512754, Miss = 852584, Miss_rate = 0.339, Pending_hits = 296734, Reservation_fails = 523438
	L1D_cache_core[27]: Access = 2506342, Miss = 851242, Miss_rate = 0.340, Pending_hits = 297264, Reservation_fails = 529226
	L1D_cache_core[28]: Access = 2510068, Miss = 852209, Miss_rate = 0.340, Pending_hits = 299083, Reservation_fails = 527333
	L1D_cache_core[29]: Access = 2507820, Miss = 851477, Miss_rate = 0.340, Pending_hits = 296115, Reservation_fails = 516724
	L1D_total_cache_accesses = 75204534
	L1D_total_cache_misses = 25545486
	L1D_total_cache_miss_rate = 0.3397
	L1D_total_cache_pending_hits = 8913069
	L1D_total_cache_reservation_fails = 15769938
	L1D_cache_data_port_util = 0.305
	L1D_cache_fill_port_util = 0.191
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31062619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8913069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10046418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15032090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15498948
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8913069
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9683360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 737848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65521054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9683480

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13082221
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1949869
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 737848
ctas_completed 182840, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
96352, 99585, 99675, 99965, 100958, 100119, 100294, 101349, 96173, 101119, 100915, 100842, 99927, 99765, 100152, 99607, 96534, 100514, 101010, 100406, 100925, 99650, 99771, 101296, 97718, 101557, 100302, 100905, 101170, 100436, 99698, 100833, 
gpgpu_n_tot_thrd_icount = 3071589088
gpgpu_n_tot_w_icount = 95987159
gpgpu_n_stall_shd_mem = 14466668
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25545366
gpgpu_n_mem_write_global = 9683480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 294507566
gpgpu_n_store_insn = 67019761
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 173854720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6403962
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8062706
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15290733	W0_Idle:1844557	W0_Scoreboard:421776595	W1:7116812	W2:3766029	W3:1932433	W4:1547263	W5:1071939	W6:968061	W7:724111	W8:632147	W9:530715	W10:477806	W11:394118	W12:356652	W13:306431	W14:287355	W15:284012	W16:309558	W17:228122	W18:217849	W19:223466	W20:240558	W21:243911	W22:292130	W23:323063	W24:357835	W25:385725	W26:544694	W27:651401	W28:855661	W29:1190683	W30:1998271	W31:3742981	W32:63785367
single_issue_nums: WS0:23699663	WS1:24140537	WS2:24090590	WS3:24056369	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 204362928 {8:25545366,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 387339200 {40:9683480,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1021814640 {40:25545366,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 77467840 {8:9683480,}
maxmflatency = 3370 
max_icnt2mem_latency = 1685 
maxmrqlatency = 2411 
max_icnt2sh_latency = 189 
averagemflatency = 408 
avg_icnt2mem_latency = 78 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 7 
mrq_lat_table:5961251 	667890 	1010360 	1677313 	3343950 	4188683 	3778890 	2327384 	799522 	86889 	2619 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6377955 	23324339 	5337629 	183190 	5733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	24901709 	6835228 	1626821 	1436120 	425881 	3087 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	19639286 	6312521 	4428526 	3180994 	1458417 	207361 	1741 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	4216 	226 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8254      8151      8061      8167      7617      7435      8157      7310      7812      8191      7962      8097      7940      8177      7750      8316 
dram[1]:      8261      8144      8054      8046      7689      7927      8186      8199      8185      7526      8031      8039      8162      8170      8112      8326 
dram[2]:      8252      8166      8154      8071      7532      7539      8177      7572      7801      8192      7908      8014      8158      7975      8369      7980 
dram[3]:      7960      8161      8102      8157      7278      7557      7492      8247      7828      8169      8013      8057      8178      8161      7975      8350 
dram[4]:      8262      8128      8086      8082      7920      7666      8160      8115      8169      7806      8111      8064      8115      8097      7803      8284 
dram[5]:      8085      8296      8240      8246      7561      7231      7975      7963      8157      7867      8044      8090      8090      8114      8271      8042 
dram[6]:      8254      8250      7992      8144      7523      7905      7744      7614      7548      8180      8086      8068      8116      8122      8298      8246 
dram[7]:      8285      8122      8001      8129      7539      7536      7489      8133      8159      8156      8068      8082      8117      8134      8001      8275 
dram[8]:      8088      8040      7980      8172      7579      7897      8088      8103      8178      8171      7973      8030      7944      7910      8293      8297 
dram[9]:      8348      8389      8206      7090      7534      7903      8089      8087      7930      7880      8045      7970      8082      8139      8360      8141 
dram[10]:      8375      7983      8114      7979      7885      7228      8101      7547      7544      8165      7792      7803      8016      8030      7786      7791 
dram[11]:      8009      7187      8108      8145      7576      7587      8087      7891      7930      8193      7933      7991      8065      8001      8342      8304 
average row accesses per activate:
dram[0]:  4.778754  4.867329  4.740401  4.784627  4.786705  4.865733  4.431826  4.529937  4.708927  4.761075  4.830458  4.844513  4.780884  4.973093  4.796362  4.918919 
dram[1]:  4.807871  5.008010  4.783612  4.781808  4.733053  4.739065  4.530451  4.577831  4.712766  4.812643  4.838624  4.927682  4.868654  4.961365  4.823772  4.895350 
dram[2]:  5.013628  5.116644  4.664232  4.761776  4.625364  4.836740  4.629813  4.698376  4.718460  4.710004  4.812930  4.901960  4.750383  4.848207  4.780927  4.826598 
dram[3]:  5.009113  5.051191  4.609241  4.724389  4.798956  4.816556  4.572284  4.902905  4.699800  4.765479  4.847232  4.876080  4.828450  4.900460  4.789749  4.917202 
dram[4]:  4.884158  4.998946  4.663682  4.689114  4.825844  4.765851  4.735308  4.751074  4.773758  4.751643  4.932144  4.840048  4.888439  4.832425  4.959836  4.866044 
dram[5]:  4.906265  4.989254  4.755060  4.797276  4.783221  4.848088  4.758380  4.765015  4.605444  4.725513  4.811296  4.891562  4.795429  4.929742  4.870889  4.820329 
dram[6]:  5.026945  4.990716  4.697488  4.728977  4.647581  4.854681  4.715326  4.756762  4.675253  4.770610  4.934485  4.919854  4.846516  4.776539  4.740207  4.836464 
dram[7]:  4.982552  4.957471  4.685234  4.712674  4.785756  4.841481  4.687200  4.600440  4.644376  4.707557  4.887518  4.999474  4.784449  4.817631  4.799040  4.875429 
dram[8]:  4.967098  4.924484  4.707927  4.767272  4.756578  4.775892  4.541132  4.661184  4.686697  4.882529  4.831559  5.059070  4.836625  4.911140  4.855149  4.762856 
dram[9]:  4.896394  4.860317  4.713584  4.780206  4.772002  4.739651  4.634249  4.613371  4.840565  4.868708  4.890256  4.769651  4.975921  4.944502  4.848281  4.801891 
dram[10]:  4.848020  4.810123  4.661968  4.823318  4.777603  4.802557  4.526584  4.730460  4.655671  4.951379  4.751021  4.840730  4.880141  4.940421  4.771392  4.878623 
dram[11]:  4.753482  4.991101  4.744938  4.800492  4.773385  4.923352  4.542735  4.655734  4.668786  4.818757  4.861221  5.031395  4.779852  4.860215  4.773216  4.916484 
average row locality = 23844811/4967246 = 4.800409
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    117986    117817    118495    118955    118195    118556    119862    119566    118209    118451    117725    118139    117719    117381    117386    117533 
dram[1]:    117928    117168    118706    118805    118942    119091    119185    120036    118397    118013    118020    117855    117319    117243    117671    117584 
dram[2]:    116545    116423    119012    118842    119294    118588    119165    118610    118108    118666    117860    117971    118026    117944    117941    118003 
dram[3]:    116592    116924    119688    119246    118004    118330    119078    117396    118121    118300    117711    118093    117123    117637    117757    117341 
dram[4]:    117456    117299    119334    119149    118294    118954    117560    117816    118057    118188    117504    118515    117197    117988    117280    117870 
dram[5]:    117415    117061    118221    118628    118186    118491    117602    118157    118565    118579    118057    117956    117554    117343    117271    117839 
dram[6]:    117004    117103    118815    118971    119458    118144    117621    118236    118402    118336    117681    117848    117675    118125    117916    117738 
dram[7]:    116823    117537    118491    118754    117962    118453    117966    119481    118422    118726    117526    117523    117964    118067    117889    117709 
dram[8]:    116793    117470    118912    118926    118299    118582    119106    118813    118264    117583    118170    117115    117405    117337    117514    118674 
dram[9]:    117176    118203    118772    119072    118043    118956    118382    119295    117374    117651    117615    118700    116783    117380    117525    117834 
dram[10]:    117528    118475    119234    118584    118338    118594    119200    118646    118727    117565    118355    118385    117300    117415    118381    118020 
dram[11]:    118475    117421    118823    118719    118335    117668    118922    119377    118667    118097    117936    117499    117821    117810    118336    117386 
total dram reads = 22677792
bank skew: 120036/116423 = 1.03
chip skew: 1892747/1886925 = 1.00
number of total write accesses:
dram[0]:     19077     19127     19028     19157     19156     19196     19357     19371     19092     19195     19053     19030     19134     19140     19002     19092 
dram[1]:     19106     18974     19153     19059     19206     19307     19272     19278     19100     19036     19042     19034     19051     19070     19118     19015 
dram[2]:     18916     19002     19131     19132     19324     19239     19229     19126     19061     19160     19080     19113     19155     19129     19096     19102 
dram[3]:     19008     19093     19225     19176     19099     19253     19237     18952     19167     19187     19153     19241     18958     19062     19142     19036 
dram[4]:     19182     19091     19186     19178     19076     19170     19074     19049     19193     19221     19141     19259     19039     19198     18973     19028 
dram[5]:     19070     18966     19082     19099     19090     19028     19049     19128     19230     19196     19140     19185     19072     18990     18905     19028 
dram[6]:     18943     19041     19124     19120     19171     19109     19048     19126     19190     19202     19054     19067     18976     19115     19149     19115 
dram[7]:     18981     19014     19005     19092     19147     19244     19056     19272     19131     19151     19071     19103     19035     19007     19045     18969 
dram[8]:     18939     19132     19092     19091     19109     19116     19298     19139     19216     19128     19218     19017     19022     18993     18944     19161 
dram[9]:     18965     19056     19068     19071     19106     19271     19105     19278     19076     19056     18993     19098     18985     19034     19075     19038 
dram[10]:     18960     19120     19074     18979     19230     19175     19322     19269     19252     19018     19236     19112     18967     19026     19069     19017 
dram[11]:     19184     18994     19042     19012     19244     19085     19293     19393     19231     19064     19080     19024     19126     19114     19082     19031 
total dram writes = 3668916
bank skew: 19393/18905 = 1.03
chip skew: 306207/305258 = 1.00
average mf latency per bank:
dram[0]:        522       539       528       545       526       544       525       547       526       544       518       549       522       535       518       542
dram[1]:        532       538       537       539       534       541       537       550       536       544       539       546       528       536       535       537
dram[2]:        532       539       539       541       535       539       541       545       542       544       538       548       531       538       535       539
dram[3]:        534       550       537       556       539       551       542       554       532       552       536       551       530       551       536       551
dram[4]:        519       541       526       547       521       547       527       551       524       542       518       538       517       537       520       542
dram[5]:        532       537       538       544       538       545       541       550       535       540       531       535       532       538       533       539
dram[6]:        538       540       539       544       538       540       545       549       535       545       529       540       530       538       535       542
dram[7]:        531       551       542       562       537       553       542       561       543       556       534       548       533       549       533       551
dram[8]:        518       542       525       546       525       546       523       549       521       547       516       545       521       545       519       544
dram[9]:        538       541       541       549       540       544       541       544       543       547       538       544      1652       541       537       539
dram[10]:        534       543       544       548       538       551       539       547       540       545       533       541       531       538       539       543
dram[11]:        536       549       540       555       542       559       541       562       540       560       534       552       533       550       539       554
maximum mf latency per bank:
dram[0]:       3309      3370      2787      2568      2635      3024      2651      2671      2621      2403      2505      2403      2371      2383      2344      2324
dram[1]:       2781      2814      2742      2783      2718      2728      2796      2819      2730      2753      2117      2714      2351      2561      2516      2495
dram[2]:       2834      2607      3030      3219      2908      2692      2794      2807      2777      2779      2150      2343      2384      2131      2380      2616
dram[3]:       2818      2953      3040      2427      2849      2822      2757      2813      2762      2839      2352      2992      2333      2384      2565      2165
dram[4]:       2560      2763      2782      2819      2832      2818      2519      2841      2511      2523      1890      1934      2349      2672      2145      2387
dram[5]:       2670      2984      2980      2992      2624      2648      2649      2670      2759      2742      2139      2521      2324      2333      2602      2801
dram[6]:       2879      2816      2866      3158      3162      2879      2926      2870      2875      2579      2437      2420      2456      2517      2726      2620
dram[7]:       3162      2851      2954      3089      2922      2929      2940      2680      2894      2734      3044      2523      2520      2687      2362      2581
dram[8]:       2704      2770      2873      3229      2855      2531      2547      2846      2578      2581      2451      2137      2616      2756      2545      2472
dram[9]:       2762      2823      2965      2999      2741      2924      2758      2774      2807      2794      2634      2615      2505      2656      2406      2317
dram[10]:       3045      3048      2876      2926      2790      2819      2890      2540      2856      2582      2449      2396      2692      2594      2588      2813
dram[11]:       2807      2800      2858      2861      2758      2914      2864      2877      3193      2912      2404      2407      2541      2860      2571      2781

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11535751 n_nop=8575276 n_act=417057 n_pre=417041 n_ref_event=0 n_req=1989592 n_rd=1891975 n_rd_L2_A=0 n_write=0 n_wr_bk=306207 bw_util=0.7622
n_activity=11202285 dram_eff=0.7849
bk0: 117986a 7365864i bk1: 117817a 7325603i bk2: 118495a 7291186i bk3: 118955a 7200088i bk4: 118195a 7321389i bk5: 118556a 7223094i bk6: 119862a 7173127i bk7: 119566a 7112682i bk8: 118209a 7363780i bk9: 118451a 7329073i bk10: 117725a 7412539i bk11: 118139a 7244675i bk12: 117719a 7362949i bk13: 117381a 7350912i bk14: 117386a 7438503i bk15: 117533a 7354326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790385
Row_Buffer_Locality_read = 0.818132
Row_Buffer_Locality_write = 0.252599
Bank_Level_Parallism = 6.299780
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.206929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.762215 
total_CMD = 11535751 
util_bw = 8792728 
Wasted_Col = 2094982 
Wasted_Row = 183371 
Idle = 464670 

BW Util Bottlenecks: 
RCDc_limit = 1972009 
RCDWRc_limit = 274686 
WTRc_limit = 1484364 
RTWc_limit = 2609321 
CCDLc_limit = 1151669 
rwq = 0 
CCDLc_limit_alone = 853826 
WTRc_limit_alone = 1398641 
RTWc_limit_alone = 2397201 

Commands details: 
total_CMD = 11535751 
n_nop = 8575276 
Read = 1891975 
Write = 0 
L2_Alloc = 0 
L2_WB = 306207 
n_act = 417057 
n_pre = 417041 
n_ref = 0 
n_req = 1989592 
total_req = 2198182 

Dual Bus Interface Util: 
issued_total_row = 834098 
issued_total_col = 2198182 
Row_Bus_Util =  0.072305 
CoL_Bus_Util = 0.190554 
Either_Row_CoL_Bus_Util = 0.256635 
Issued_on_Two_Bus_Simul_Util = 0.006225 
issued_two_Eff = 0.024255 
queue_avg = 25.634476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6345
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11535751 n_nop=8580103 n_act=414786 n_pre=414770 n_ref_event=0 n_req=1989368 n_rd=1891963 n_rd_L2_A=0 n_write=0 n_wr_bk=305821 bw_util=0.7621
n_activity=11202665 dram_eff=0.7847
bk0: 117928a 7343854i bk1: 117168a 7363220i bk2: 118706a 7290479i bk3: 118805a 7212502i bk4: 118942a 7256954i bk5: 119091a 7142607i bk6: 119185a 7194158i bk7: 120036a 7091471i bk8: 118397a 7374935i bk9: 118013a 7378636i bk10: 118020a 7383633i bk11: 117855a 7334795i bk12: 117319a 7469139i bk13: 117243a 7363307i bk14: 117671a 7378403i bk15: 117584a 7374003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791503
Row_Buffer_Locality_read = 0.819278
Row_Buffer_Locality_write = 0.252010
Bank_Level_Parallism = 6.296634
Bank_Level_Parallism_Col = 4.825133
Bank_Level_Parallism_Ready = 2.212514
write_to_read_ratio_blp_rw_average = 0.278344
GrpLevelPara = 2.967260 

BW Util details:
bwutil = 0.762077 
total_CMD = 11535751 
util_bw = 8791136 
Wasted_Col = 2085875 
Wasted_Row = 189094 
Idle = 469646 

BW Util Bottlenecks: 
RCDc_limit = 1954694 
RCDWRc_limit = 272668 
WTRc_limit = 1479757 
RTWc_limit = 2622405 
CCDLc_limit = 1150740 
rwq = 0 
CCDLc_limit_alone = 848514 
WTRc_limit_alone = 1393030 
RTWc_limit_alone = 2406906 

Commands details: 
total_CMD = 11535751 
n_nop = 8580103 
Read = 1891963 
Write = 0 
L2_Alloc = 0 
L2_WB = 305821 
n_act = 414786 
n_pre = 414770 
n_ref = 0 
n_req = 1989368 
total_req = 2197784 

Dual Bus Interface Util: 
issued_total_row = 829556 
issued_total_col = 2197784 
Row_Bus_Util =  0.071912 
CoL_Bus_Util = 0.190519 
Either_Row_CoL_Bus_Util = 0.256216 
Issued_on_Two_Bus_Simul_Util = 0.006215 
issued_two_Eff = 0.024256 
queue_avg = 25.614464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6145
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11535751 n_nop=8579897 n_act=415180 n_pre=415164 n_ref_event=0 n_req=1988388 n_rd=1890998 n_rd_L2_A=0 n_write=0 n_wr_bk=305995 bw_util=0.7618
n_activity=11192663 dram_eff=0.7852
bk0: 116545a 7497781i bk1: 116423a 7448894i bk2: 119012a 7236444i bk3: 118842a 7208640i bk4: 119294a 7161263i bk5: 118588a 7207027i bk6: 119165a 7246115i bk7: 118610a 7273896i bk8: 118108a 7378311i bk9: 118666a 7279869i bk10: 117860a 7408256i bk11: 117971a 7290677i bk12: 118026a 7372766i bk13: 117944a 7283710i bk14: 117941a 7367238i bk15: 118003a 7274449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791202
Row_Buffer_Locality_read = 0.819098
Row_Buffer_Locality_write = 0.249543
Bank_Level_Parallism = 6.301471
Bank_Level_Parallism_Col = 4.823729
Bank_Level_Parallism_Ready = 2.210400
write_to_read_ratio_blp_rw_average = 0.278264
GrpLevelPara = 2.968264 

BW Util details:
bwutil = 0.761803 
total_CMD = 11535751 
util_bw = 8787972 
Wasted_Col = 2080993 
Wasted_Row = 189464 
Idle = 477322 

BW Util Bottlenecks: 
RCDc_limit = 1959778 
RCDWRc_limit = 272236 
WTRc_limit = 1477033 
RTWc_limit = 2591444 
CCDLc_limit = 1140020 
rwq = 0 
CCDLc_limit_alone = 842226 
WTRc_limit_alone = 1392157 
RTWc_limit_alone = 2378526 

Commands details: 
total_CMD = 11535751 
n_nop = 8579897 
Read = 1890998 
Write = 0 
L2_Alloc = 0 
L2_WB = 305995 
n_act = 415180 
n_pre = 415164 
n_ref = 0 
n_req = 1988388 
total_req = 2196993 

Dual Bus Interface Util: 
issued_total_row = 830344 
issued_total_col = 2196993 
Row_Bus_Util =  0.071980 
CoL_Bus_Util = 0.190451 
Either_Row_CoL_Bus_Util = 0.256234 
Issued_on_Two_Bus_Simul_Util = 0.006197 
issued_two_Eff = 0.024184 
queue_avg = 25.542538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5425
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11535751 n_nop=8589063 n_act=412166 n_pre=412150 n_ref_event=0 n_req=1984653 n_rd=1887341 n_rd_L2_A=0 n_write=0 n_wr_bk=305989 bw_util=0.7605
n_activity=11195228 dram_eff=0.7837
bk0: 116592a 7499763i bk1: 116924a 7390751i bk2: 119688a 7185299i bk3: 119246a 7159741i bk4: 118004a 7312632i bk5: 118330a 7212266i bk6: 119078a 7269077i bk7: 117396a 7395442i bk8: 118121a 7386733i bk9: 118300a 7325281i bk10: 117711a 7417273i bk11: 118093a 7278372i bk12: 117123a 7436100i bk13: 117637a 7343661i bk14: 117757a 7365288i bk15: 117341a 7382677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792327
Row_Buffer_Locality_read = 0.820045
Row_Buffer_Locality_write = 0.254748
Bank_Level_Parallism = 6.262378
Bank_Level_Parallism_Col = 4.809996
Bank_Level_Parallism_Ready = 2.207690
write_to_read_ratio_blp_rw_average = 0.278320
GrpLevelPara = 2.959936 

BW Util details:
bwutil = 0.760533 
total_CMD = 11535751 
util_bw = 8773320 
Wasted_Col = 2092616 
Wasted_Row = 193546 
Idle = 476269 

BW Util Bottlenecks: 
RCDc_limit = 1953748 
RCDWRc_limit = 271410 
WTRc_limit = 1474296 
RTWc_limit = 2602188 
CCDLc_limit = 1138583 
rwq = 0 
CCDLc_limit_alone = 844748 
WTRc_limit_alone = 1390970 
RTWc_limit_alone = 2391679 

Commands details: 
total_CMD = 11535751 
n_nop = 8589063 
Read = 1887341 
Write = 0 
L2_Alloc = 0 
L2_WB = 305989 
n_act = 412166 
n_pre = 412150 
n_ref = 0 
n_req = 1984653 
total_req = 2193330 

Dual Bus Interface Util: 
issued_total_row = 824316 
issued_total_col = 2193330 
Row_Bus_Util =  0.071458 
CoL_Bus_Util = 0.190133 
Either_Row_CoL_Bus_Util = 0.255440 
Issued_on_Two_Bus_Simul_Util = 0.006151 
issued_two_Eff = 0.024081 
queue_avg = 25.216486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2165
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11535751 n_nop=8588230 n_act=411961 n_pre=411945 n_ref_event=0 n_req=1985695 n_rd=1888461 n_rd_L2_A=0 n_write=0 n_wr_bk=306058 bw_util=0.7609
n_activity=11196302 dram_eff=0.784
bk0: 117456a 7432051i bk1: 117299a 7375937i bk2: 119334a 7254498i bk3: 119149a 7143123i bk4: 118294a 7345046i bk5: 118954a 7176120i bk6: 117560a 7423601i bk7: 117816a 7330292i bk8: 118057a 7433633i bk9: 118188a 7285036i bk10: 117504a 7452563i bk11: 118515a 7219109i bk12: 117197a 7453358i bk13: 117988a 7259859i bk14: 117280a 7466571i bk15: 117870a 7319723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792540
Row_Buffer_Locality_read = 0.820114
Row_Buffer_Locality_write = 0.256988
Bank_Level_Parallism = 6.263020
Bank_Level_Parallism_Col = 4.804833
Bank_Level_Parallism_Ready = 2.208111
write_to_read_ratio_blp_rw_average = 0.276907
GrpLevelPara = 2.955720 

BW Util details:
bwutil = 0.760945 
total_CMD = 11535751 
util_bw = 8778076 
Wasted_Col = 2089122 
Wasted_Row = 190595 
Idle = 477958 

BW Util Bottlenecks: 
RCDc_limit = 1949724 
RCDWRc_limit = 271782 
WTRc_limit = 1473717 
RTWc_limit = 2579847 
CCDLc_limit = 1149848 
rwq = 0 
CCDLc_limit_alone = 853092 
WTRc_limit_alone = 1388086 
RTWc_limit_alone = 2368722 

Commands details: 
total_CMD = 11535751 
n_nop = 8588230 
Read = 1888461 
Write = 0 
L2_Alloc = 0 
L2_WB = 306058 
n_act = 411961 
n_pre = 411945 
n_ref = 0 
n_req = 1985695 
total_req = 2194519 

Dual Bus Interface Util: 
issued_total_row = 823906 
issued_total_col = 2194519 
Row_Bus_Util =  0.071422 
CoL_Bus_Util = 0.190236 
Either_Row_CoL_Bus_Util = 0.255512 
Issued_on_Two_Bus_Simul_Util = 0.006146 
issued_two_Eff = 0.024055 
queue_avg = 25.260612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2606
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11535751 n_nop=8590415 n_act=412090 n_pre=412074 n_ref_event=0 n_req=1983718 n_rd=1886925 n_rd_L2_A=0 n_write=0 n_wr_bk=305258 bw_util=0.7601
n_activity=11202133 dram_eff=0.7828
bk0: 117415a 7427553i bk1: 117061a 7372802i bk2: 118221a 7334041i bk3: 118628a 7221677i bk4: 118186a 7284809i bk5: 118491a 7240660i bk6: 117602a 7416986i bk7: 118157a 7319425i bk8: 118565a 7352523i bk9: 118579a 7275675i bk10: 118057a 7391171i bk11: 117956a 7328903i bk12: 117554a 7404130i bk13: 117343a 7348567i bk14: 117271a 7461192i bk15: 117839a 7339566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792268
Row_Buffer_Locality_read = 0.819969
Row_Buffer_Locality_write = 0.252250
Bank_Level_Parallism = 6.249063
Bank_Level_Parallism_Col = 4.788056
Bank_Level_Parallism_Ready = 2.199697
write_to_read_ratio_blp_rw_average = 0.277728
GrpLevelPara = 2.957190 

BW Util details:
bwutil = 0.760135 
total_CMD = 11535751 
util_bw = 8768732 
Wasted_Col = 2097607 
Wasted_Row = 193281 
Idle = 476131 

BW Util Bottlenecks: 
RCDc_limit = 1962133 
RCDWRc_limit = 270676 
WTRc_limit = 1471992 
RTWc_limit = 2589916 
CCDLc_limit = 1145108 
rwq = 0 
CCDLc_limit_alone = 850994 
WTRc_limit_alone = 1387042 
RTWc_limit_alone = 2380752 

Commands details: 
total_CMD = 11535751 
n_nop = 8590415 
Read = 1886925 
Write = 0 
L2_Alloc = 0 
L2_WB = 305258 
n_act = 412090 
n_pre = 412074 
n_ref = 0 
n_req = 1983718 
total_req = 2192183 

Dual Bus Interface Util: 
issued_total_row = 824164 
issued_total_col = 2192183 
Row_Bus_Util =  0.071444 
CoL_Bus_Util = 0.190034 
Either_Row_CoL_Bus_Util = 0.255322 
Issued_on_Two_Bus_Simul_Util = 0.006156 
issued_two_Eff = 0.024110 
queue_avg = 25.123529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1235
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11535751 n_nop=8585397 n_act=413413 n_pre=413397 n_ref_event=0 n_req=1986169 n_rd=1889073 n_rd_L2_A=0 n_write=0 n_wr_bk=305550 bw_util=0.761
n_activity=11192601 dram_eff=0.7843
bk0: 117004a 7500412i bk1: 117103a 7390562i bk2: 118815a 7265368i bk3: 118971a 7178950i bk4: 119458a 7220880i bk5: 118144a 7218377i bk6: 117621a 7394714i bk7: 118236a 7295278i bk8: 118402a 7369651i bk9: 118336a 7318227i bk10: 117681a 7464205i bk11: 117848a 7335496i bk12: 117675a 7447112i bk13: 118125a 7268943i bk14: 117916a 7355707i bk15: 117738a 7290052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791858
Row_Buffer_Locality_read = 0.819595
Row_Buffer_Locality_write = 0.252225
Bank_Level_Parallism = 6.269304
Bank_Level_Parallism_Col = 4.811639
Bank_Level_Parallism_Ready = 2.219812
write_to_read_ratio_blp_rw_average = 0.274701
GrpLevelPara = 2.963614 

BW Util details:
bwutil = 0.760981 
total_CMD = 11535751 
util_bw = 8778492 
Wasted_Col = 2082511 
Wasted_Row = 194191 
Idle = 480557 

BW Util Bottlenecks: 
RCDc_limit = 1956264 
RCDWRc_limit = 272385 
WTRc_limit = 1474980 
RTWc_limit = 2547624 
CCDLc_limit = 1127216 
rwq = 0 
CCDLc_limit_alone = 838666 
WTRc_limit_alone = 1390216 
RTWc_limit_alone = 2343838 

Commands details: 
total_CMD = 11535751 
n_nop = 8585397 
Read = 1889073 
Write = 0 
L2_Alloc = 0 
L2_WB = 305550 
n_act = 413413 
n_pre = 413397 
n_ref = 0 
n_req = 1986169 
total_req = 2194623 

Dual Bus Interface Util: 
issued_total_row = 826810 
issued_total_col = 2194623 
Row_Bus_Util =  0.071674 
CoL_Bus_Util = 0.190245 
Either_Row_CoL_Bus_Util = 0.255757 
Issued_on_Two_Bus_Simul_Util = 0.006162 
issued_two_Eff = 0.024092 
queue_avg = 25.368143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.3681
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11535751 n_nop=8584040 n_act=414291 n_pre=414275 n_ref_event=0 n_req=1986340 n_rd=1889293 n_rd_L2_A=0 n_write=0 n_wr_bk=305323 bw_util=0.761
n_activity=11199282 dram_eff=0.7838
bk0: 116823a 7482437i bk1: 117537a 7369222i bk2: 118491a 7278381i bk3: 118754a 7165191i bk4: 117962a 7336525i bk5: 118453a 7208797i bk6: 117966a 7363766i bk7: 119481a 7179332i bk8: 118422a 7337453i bk9: 118726a 7296820i bk10: 117526a 7429322i bk11: 117523a 7380171i bk12: 117964a 7368192i bk13: 118067a 7287049i bk14: 117889a 7361328i bk15: 117709a 7344358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791434
Row_Buffer_Locality_read = 0.819141
Row_Buffer_Locality_write = 0.252033
Bank_Level_Parallism = 6.277336
Bank_Level_Parallism_Col = 4.808053
Bank_Level_Parallism_Ready = 2.218080
write_to_read_ratio_blp_rw_average = 0.276648
GrpLevelPara = 2.964068 

BW Util details:
bwutil = 0.760979 
total_CMD = 11535751 
util_bw = 8778464 
Wasted_Col = 2090602 
Wasted_Row = 193703 
Idle = 472982 

BW Util Bottlenecks: 
RCDc_limit = 1961390 
RCDWRc_limit = 274002 
WTRc_limit = 1476703 
RTWc_limit = 2580684 
CCDLc_limit = 1135746 
rwq = 0 
CCDLc_limit_alone = 840807 
WTRc_limit_alone = 1391858 
RTWc_limit_alone = 2370590 

Commands details: 
total_CMD = 11535751 
n_nop = 8584040 
Read = 1889293 
Write = 0 
L2_Alloc = 0 
L2_WB = 305323 
n_act = 414291 
n_pre = 414275 
n_ref = 0 
n_req = 1986340 
total_req = 2194616 

Dual Bus Interface Util: 
issued_total_row = 828566 
issued_total_col = 2194616 
Row_Bus_Util =  0.071826 
CoL_Bus_Util = 0.190245 
Either_Row_CoL_Bus_Util = 0.255875 
Issued_on_Two_Bus_Simul_Util = 0.006196 
issued_two_Eff = 0.024213 
queue_avg = 25.446577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4466
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11535751 n_nop=8585426 n_act=413456 n_pre=413440 n_ref_event=0 n_req=1986223 n_rd=1888963 n_rd_L2_A=0 n_write=0 n_wr_bk=305615 bw_util=0.761
n_activity=11195638 dram_eff=0.7841
bk0: 116793a 7488301i bk1: 117470a 7343141i bk2: 118912a 7270672i bk3: 118926a 7192920i bk4: 118299a 7328086i bk5: 118582a 7205747i bk6: 119106a 7271501i bk7: 118813a 7247448i bk8: 118264a 7365964i bk9: 117583a 7377974i bk10: 118170a 7364344i bk11: 117115a 7444050i bk12: 117405a 7445595i bk13: 117337a 7356320i bk14: 117514a 7443086i bk15: 118674a 7271379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791842
Row_Buffer_Locality_read = 0.819451
Row_Buffer_Locality_write = 0.255624
Bank_Level_Parallism = 6.255190
Bank_Level_Parallism_Col = 4.787894
Bank_Level_Parallism_Ready = 2.202421
write_to_read_ratio_blp_rw_average = 0.275989
GrpLevelPara = 2.955993 

BW Util details:
bwutil = 0.760966 
total_CMD = 11535751 
util_bw = 8778312 
Wasted_Col = 2094111 
Wasted_Row = 189956 
Idle = 473372 

BW Util Bottlenecks: 
RCDc_limit = 1958557 
RCDWRc_limit = 272811 
WTRc_limit = 1475363 
RTWc_limit = 2564132 
CCDLc_limit = 1148049 
rwq = 0 
CCDLc_limit_alone = 854362 
WTRc_limit_alone = 1389475 
RTWc_limit_alone = 2356333 

Commands details: 
total_CMD = 11535751 
n_nop = 8585426 
Read = 1888963 
Write = 0 
L2_Alloc = 0 
L2_WB = 305615 
n_act = 413456 
n_pre = 413440 
n_ref = 0 
n_req = 1986223 
total_req = 2194578 

Dual Bus Interface Util: 
issued_total_row = 826896 
issued_total_col = 2194578 
Row_Bus_Util =  0.071681 
CoL_Bus_Util = 0.190241 
Either_Row_CoL_Bus_Util = 0.255755 
Issued_on_Two_Bus_Simul_Util = 0.006168 
issued_two_Eff = 0.024116 
queue_avg = 25.193617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1936
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11535751 n_nop=8586301 n_act=413122 n_pre=413106 n_ref_event=0 n_req=1985747 n_rd=1888761 n_rd_L2_A=0 n_write=0 n_wr_bk=305275 bw_util=0.7608
n_activity=11200227 dram_eff=0.7836
bk0: 117176a 7473846i bk1: 118203a 7295039i bk2: 118772a 7292254i bk3: 119072a 7208406i bk4: 118043a 7321487i bk5: 118956a 7141261i bk6: 118382a 7318828i bk7: 119295a 7219115i bk8: 117374a 7437644i bk9: 117651a 7390886i bk10: 117615a 7472072i bk11: 118700a 7274866i bk12: 116783a 7500073i bk13: 117380a 7344509i bk14: 117525a 7419838i bk15: 117834a 7308424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791960
Row_Buffer_Locality_read = 0.819645
Row_Buffer_Locality_write = 0.252810
Bank_Level_Parallism = 6.255791
Bank_Level_Parallism_Col = 4.798254
Bank_Level_Parallism_Ready = 2.204476
write_to_read_ratio_blp_rw_average = 0.277031
GrpLevelPara = 2.957702 

BW Util details:
bwutil = 0.760778 
total_CMD = 11535751 
util_bw = 8776144 
Wasted_Col = 2096019 
Wasted_Row = 190959 
Idle = 472629 

BW Util Bottlenecks: 
RCDc_limit = 1955573 
RCDWRc_limit = 274424 
WTRc_limit = 1473501 
RTWc_limit = 2608247 
CCDLc_limit = 1136690 
rwq = 0 
CCDLc_limit_alone = 841611 
WTRc_limit_alone = 1388787 
RTWc_limit_alone = 2397882 

Commands details: 
total_CMD = 11535751 
n_nop = 8586301 
Read = 1888761 
Write = 0 
L2_Alloc = 0 
L2_WB = 305275 
n_act = 413122 
n_pre = 413106 
n_ref = 0 
n_req = 1985747 
total_req = 2194036 

Dual Bus Interface Util: 
issued_total_row = 826228 
issued_total_col = 2194036 
Row_Bus_Util =  0.071623 
CoL_Bus_Util = 0.190194 
Either_Row_CoL_Bus_Util = 0.255679 
Issued_on_Two_Bus_Simul_Util = 0.006139 
issued_two_Eff = 0.024009 
queue_avg = 25.275705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.2757
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11535751 n_nop=8577863 n_act=415696 n_pre=415680 n_ref_event=0 n_req=1990207 n_rd=1892747 n_rd_L2_A=0 n_write=0 n_wr_bk=305826 bw_util=0.7624
n_activity=11194026 dram_eff=0.7856
bk0: 117528a 7428782i bk1: 118475a 7258289i bk2: 119234a 7213259i bk3: 118584a 7185005i bk4: 118338a 7251909i bk5: 118594a 7183952i bk6: 119200a 7231881i bk7: 118646a 7273810i bk8: 118727a 7332711i bk9: 117565a 7421454i bk10: 118355a 7359087i bk11: 118385a 7252649i bk12: 117300a 7459076i bk13: 117415a 7300035i bk14: 118381a 7334035i bk15: 118020a 7325683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791133
Row_Buffer_Locality_read = 0.818729
Row_Buffer_Locality_write = 0.255202
Bank_Level_Parallism = 6.311568
Bank_Level_Parallism_Col = 4.835904
Bank_Level_Parallism_Ready = 2.216019
write_to_read_ratio_blp_rw_average = 0.277864
GrpLevelPara = 2.971218 

BW Util details:
bwutil = 0.762351 
total_CMD = 11535751 
util_bw = 8794292 
Wasted_Col = 2077674 
Wasted_Row = 189145 
Idle = 474640 

BW Util Bottlenecks: 
RCDc_limit = 1952985 
RCDWRc_limit = 272007 
WTRc_limit = 1488376 
RTWc_limit = 2568547 
CCDLc_limit = 1133598 
rwq = 0 
CCDLc_limit_alone = 841985 
WTRc_limit_alone = 1403767 
RTWc_limit_alone = 2361543 

Commands details: 
total_CMD = 11535751 
n_nop = 8577863 
Read = 1892747 
Write = 0 
L2_Alloc = 0 
L2_WB = 305826 
n_act = 415696 
n_pre = 415680 
n_ref = 0 
n_req = 1990207 
total_req = 2198573 

Dual Bus Interface Util: 
issued_total_row = 831376 
issued_total_col = 2198573 
Row_Bus_Util =  0.072070 
CoL_Bus_Util = 0.190588 
Either_Row_CoL_Bus_Util = 0.256411 
Issued_on_Two_Bus_Simul_Util = 0.006247 
issued_two_Eff = 0.024362 
queue_avg = 25.711164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.7112
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=11535751 n_nop=8581630 n_act=414124 n_pre=414108 n_ref_event=0 n_req=1988711 n_rd=1891292 n_rd_L2_A=0 n_write=0 n_wr_bk=305999 bw_util=0.7619
n_activity=11195570 dram_eff=0.7851
bk0: 118475a 7328809i bk1: 117421a 7384226i bk2: 118823a 7286232i bk3: 118719a 7230705i bk4: 118335a 7286324i bk5: 117668a 7273145i bk6: 118922a 7277218i bk7: 119377a 7169799i bk8: 118667a 7327276i bk9: 118097a 7296987i bk10: 117936a 7420288i bk11: 117499a 7361402i bk12: 117821a 7360996i bk13: 117810a 7273788i bk14: 118336a 7330956i bk15: 117386a 7353833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791767
Row_Buffer_Locality_read = 0.819283
Row_Buffer_Locality_write = 0.257558
Bank_Level_Parallism = 6.299253
Bank_Level_Parallism_Col = 4.829215
Bank_Level_Parallism_Ready = 2.219937
write_to_read_ratio_blp_rw_average = 0.277191
GrpLevelPara = 2.966639 

BW Util details:
bwutil = 0.761907 
total_CMD = 11535751 
util_bw = 8789164 
Wasted_Col = 2080067 
Wasted_Row = 191322 
Idle = 475198 

BW Util Bottlenecks: 
RCDc_limit = 1947255 
RCDWRc_limit = 271099 
WTRc_limit = 1470520 
RTWc_limit = 2592501 
CCDLc_limit = 1134387 
rwq = 0 
CCDLc_limit_alone = 840121 
WTRc_limit_alone = 1385524 
RTWc_limit_alone = 2383231 

Commands details: 
total_CMD = 11535751 
n_nop = 8581630 
Read = 1891292 
Write = 0 
L2_Alloc = 0 
L2_WB = 305999 
n_act = 414124 
n_pre = 414108 
n_ref = 0 
n_req = 1988711 
total_req = 2197291 

Dual Bus Interface Util: 
issued_total_row = 828232 
issued_total_col = 2197291 
Row_Bus_Util =  0.071797 
CoL_Bus_Util = 0.190477 
Either_Row_CoL_Bus_Util = 0.256084 
Issued_on_Two_Bus_Simul_Util = 0.006190 
issued_two_Eff = 0.024170 
queue_avg = 25.646812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6468

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1437751, Miss = 945579, Miss_rate = 0.658, Pending_hits = 39543, Reservation_fails = 3015
L2_cache_bank[1]: Access = 1444796, Miss = 946399, Miss_rate = 0.655, Pending_hits = 6924, Reservation_fails = 2246
L2_cache_bank[2]: Access = 1436014, Miss = 946168, Miss_rate = 0.659, Pending_hits = 6907, Reservation_fails = 3263
L2_cache_bank[3]: Access = 1431775, Miss = 945799, Miss_rate = 0.661, Pending_hits = 7032, Reservation_fails = 3779
L2_cache_bank[4]: Access = 1439680, Miss = 945954, Miss_rate = 0.657, Pending_hits = 7045, Reservation_fails = 2813
L2_cache_bank[5]: Access = 1434353, Miss = 945047, Miss_rate = 0.659, Pending_hits = 7133, Reservation_fails = 873
L2_cache_bank[6]: Access = 1438853, Miss = 944078, Miss_rate = 0.656, Pending_hits = 6783, Reservation_fails = 2161
L2_cache_bank[7]: Access = 1477890, Miss = 943272, Miss_rate = 0.638, Pending_hits = 7188, Reservation_fails = 1121
L2_cache_bank[8]: Access = 1433221, Miss = 942684, Miss_rate = 0.658, Pending_hits = 39538, Reservation_fails = 2249
L2_cache_bank[9]: Access = 1447940, Miss = 945779, Miss_rate = 0.653, Pending_hits = 7376, Reservation_fails = 3646
L2_cache_bank[10]: Access = 1439471, Miss = 942874, Miss_rate = 0.655, Pending_hits = 7115, Reservation_fails = 2021
L2_cache_bank[11]: Access = 1431703, Miss = 944056, Miss_rate = 0.659, Pending_hits = 6804, Reservation_fails = 2314
L2_cache_bank[12]: Access = 1436417, Miss = 944574, Miss_rate = 0.658, Pending_hits = 6854, Reservation_fails = 1878
L2_cache_bank[13]: Access = 1434847, Miss = 944504, Miss_rate = 0.658, Pending_hits = 7006, Reservation_fails = 1615
L2_cache_bank[14]: Access = 1439440, Miss = 943048, Miss_rate = 0.655, Pending_hits = 7007, Reservation_fails = 1848
L2_cache_bank[15]: Access = 1484603, Miss = 946250, Miss_rate = 0.637, Pending_hits = 7349, Reservation_fails = 2829
L2_cache_bank[16]: Access = 1431171, Miss = 944464, Miss_rate = 0.660, Pending_hits = 39324, Reservation_fails = 1732
L2_cache_bank[17]: Access = 1449641, Miss = 944502, Miss_rate = 0.652, Pending_hits = 7142, Reservation_fails = 2046
L2_cache_bank[18]: Access = 2029328, Miss = 941680, Miss_rate = 0.464, Pending_hits = 6858, Reservation_fails = 1981
L2_cache_bank[19]: Access = 1438337, Miss = 947092, Miss_rate = 0.658, Pending_hits = 7178, Reservation_fails = 2017
L2_cache_bank[20]: Access = 1436246, Miss = 947065, Miss_rate = 0.659, Pending_hits = 7109, Reservation_fails = 2563
L2_cache_bank[21]: Access = 1436292, Miss = 945686, Miss_rate = 0.658, Pending_hits = 6992, Reservation_fails = 2427
L2_cache_bank[22]: Access = 1441197, Miss = 947317, Miss_rate = 0.657, Pending_hits = 6925, Reservation_fails = 2848
L2_cache_bank[23]: Access = 1477880, Miss = 943978, Miss_rate = 0.639, Pending_hits = 7262, Reservation_fails = 3069
L2_total_cache_accesses = 35228846
L2_total_cache_misses = 22677849
L2_total_cache_miss_rate = 0.6437
L2_total_cache_pending_hits = 266394
L2_total_cache_reservation_fails = 56354
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2601180
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 266394
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7274989
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 56354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15402803
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 266394
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9683423
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25545366
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9683480
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1086
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 55268
L2_cache_data_port_util = 0.114
L2_cache_fill_port_util = 0.210

icnt_total_pkts_mem_to_simt=35228846
icnt_total_pkts_simt_to_mem=35228846
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 35228846
Req_Network_cycles = 4498306
Req_Network_injected_packets_per_cycle =       7.8316 
Req_Network_conflicts_per_cycle =       3.2106
Req_Network_conflicts_per_cycle_util =       3.2459
Req_Bank_Level_Parallism =       7.9176
Req_Network_in_buffer_full_per_cycle =       0.0007
Req_Network_in_buffer_avg_util =       8.3064
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4111

Reply_Network_injected_packets_num = 35228846
Reply_Network_cycles = 4498306
Reply_Network_injected_packets_per_cycle =        7.8316
Reply_Network_conflicts_per_cycle =        6.4372
Reply_Network_conflicts_per_cycle_util =       6.5046
Reply_Bank_Level_Parallism =       7.9135
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.8702
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2611
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 13 hrs, 36 min, 35 sec (48995 sec)
gpgpu_simulation_rate = 46229 (inst/sec)
gpgpu_simulation_rate = 91 (cycle/sec)
gpgpu_silicon_slowdown = 15000000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4642b6dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b6d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55aab2811dd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z8shortcutiPi'
Destroy streams for kernel 8: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 8 
gpu_sim_cycle = 231007
gpu_sim_insn = 144613231
gpu_ipc =     626.0123
gpu_tot_sim_cycle = 4729313
gpu_tot_sim_insn = 2409632951
gpu_tot_ipc =     509.5102
gpu_tot_issued_cta = 208960
gpu_occupancy = 87.7362% 
gpu_tot_occupancy = 74.0261% 
max_total_param_size = 0
gpu_stall_dramfull = 219233
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.1553
partiton_level_parallism_total  =       7.7985
partiton_level_parallism_util =       7.3387
partiton_level_parallism_util_total  =       7.8916
L2_BW  =     312.5423 GB/Sec
L2_BW_total  =     340.6405 GB/Sec
gpu_total_sim_rate=46681

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2581511, Miss = 880944, Miss_rate = 0.341, Pending_hits = 299080, Reservation_fails = 545311
	L1D_cache_core[1]: Access = 2581324, Miss = 881034, Miss_rate = 0.341, Pending_hits = 297839, Reservation_fails = 550088
	L1D_cache_core[2]: Access = 2587545, Miss = 881763, Miss_rate = 0.341, Pending_hits = 298932, Reservation_fails = 547390
	L1D_cache_core[3]: Access = 2576030, Miss = 878776, Miss_rate = 0.341, Pending_hits = 298900, Reservation_fails = 542880
	L1D_cache_core[4]: Access = 2582215, Miss = 879525, Miss_rate = 0.341, Pending_hits = 298581, Reservation_fails = 545846
	L1D_cache_core[5]: Access = 2593645, Miss = 886221, Miss_rate = 0.342, Pending_hits = 301489, Reservation_fails = 556454
	L1D_cache_core[6]: Access = 2586674, Miss = 880173, Miss_rate = 0.340, Pending_hits = 298877, Reservation_fails = 546468
	L1D_cache_core[7]: Access = 2579592, Miss = 878085, Miss_rate = 0.340, Pending_hits = 298433, Reservation_fails = 547406
	L1D_cache_core[8]: Access = 2584000, Miss = 881384, Miss_rate = 0.341, Pending_hits = 298458, Reservation_fails = 526880
	L1D_cache_core[9]: Access = 2576789, Miss = 878211, Miss_rate = 0.341, Pending_hits = 299100, Reservation_fails = 556106
	L1D_cache_core[10]: Access = 2580147, Miss = 880560, Miss_rate = 0.341, Pending_hits = 297827, Reservation_fails = 546142
	L1D_cache_core[11]: Access = 2581680, Miss = 878550, Miss_rate = 0.340, Pending_hits = 299061, Reservation_fails = 548223
	L1D_cache_core[12]: Access = 2584422, Miss = 880273, Miss_rate = 0.341, Pending_hits = 299338, Reservation_fails = 537996
	L1D_cache_core[13]: Access = 2588070, Miss = 883777, Miss_rate = 0.341, Pending_hits = 299591, Reservation_fails = 542040
	L1D_cache_core[14]: Access = 2576526, Miss = 877615, Miss_rate = 0.341, Pending_hits = 296020, Reservation_fails = 535773
	L1D_cache_core[15]: Access = 2570721, Miss = 878825, Miss_rate = 0.342, Pending_hits = 297118, Reservation_fails = 540452
	L1D_cache_core[16]: Access = 2574286, Miss = 875835, Miss_rate = 0.340, Pending_hits = 295212, Reservation_fails = 527155
	L1D_cache_core[17]: Access = 2586949, Miss = 884161, Miss_rate = 0.342, Pending_hits = 300681, Reservation_fails = 544510
	L1D_cache_core[18]: Access = 2574274, Miss = 881570, Miss_rate = 0.342, Pending_hits = 298510, Reservation_fails = 536606
	L1D_cache_core[19]: Access = 2575624, Miss = 879540, Miss_rate = 0.341, Pending_hits = 298500, Reservation_fails = 553259
	L1D_cache_core[20]: Access = 2572298, Miss = 878270, Miss_rate = 0.341, Pending_hits = 297418, Reservation_fails = 543070
	L1D_cache_core[21]: Access = 2592246, Miss = 884558, Miss_rate = 0.341, Pending_hits = 300045, Reservation_fails = 546850
	L1D_cache_core[22]: Access = 2574506, Miss = 877314, Miss_rate = 0.341, Pending_hits = 297375, Reservation_fails = 543287
	L1D_cache_core[23]: Access = 2585817, Miss = 879553, Miss_rate = 0.340, Pending_hits = 298190, Reservation_fails = 543839
	L1D_cache_core[24]: Access = 2597529, Miss = 884862, Miss_rate = 0.341, Pending_hits = 300183, Reservation_fails = 551039
	L1D_cache_core[25]: Access = 2576805, Miss = 879028, Miss_rate = 0.341, Pending_hits = 297666, Reservation_fails = 541864
	L1D_cache_core[26]: Access = 2587913, Miss = 881550, Miss_rate = 0.341, Pending_hits = 298111, Reservation_fails = 541439
	L1D_cache_core[27]: Access = 2581260, Miss = 880183, Miss_rate = 0.341, Pending_hits = 298865, Reservation_fails = 548433
	L1D_cache_core[28]: Access = 2585075, Miss = 881054, Miss_rate = 0.341, Pending_hits = 300553, Reservation_fails = 545016
	L1D_cache_core[29]: Access = 2583446, Miss = 880514, Miss_rate = 0.341, Pending_hits = 297651, Reservation_fails = 535092
	L1D_total_cache_accesses = 77458919
	L1D_total_cache_misses = 26413708
	L1D_total_cache_miss_rate = 0.3410
	L1D_total_cache_pending_hits = 8957604
	L1D_total_cache_reservation_fails = 16316914
	L1D_cache_data_port_util = 0.300
	L1D_cache_fill_port_util = 0.188
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31619551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8957604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10286408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15530489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16127180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8957604
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10468056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 786425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 66990743
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10468176

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 13580620
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1949869
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 786425
ctas_completed 208960, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
101710, 104950, 105033, 105309, 106316, 105456, 105659, 106707, 101557, 106510, 106320, 106268, 105360, 105205, 105564, 105005, 101914, 105894, 106383, 105772, 106312, 105037, 105151, 106676, 103058, 106897, 105649, 106252, 106489, 105720, 105017, 106131, 
gpgpu_n_tot_thrd_icount = 3237084928
gpgpu_n_tot_w_icount = 101158904
gpgpu_n_stall_shd_mem = 14523539
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26413588
gpgpu_n_mem_write_global = 10468176
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 314054328
gpgpu_n_store_insn = 73193537
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 187228160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6460060
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8063479
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15560443	W0_Idle:2018501	W0_Scoreboard:443252008	W1:7119990	W2:3768871	W3:1935114	W4:1550098	W5:1074963	W6:970917	W7:727212	W8:635171	W9:534117	W10:481320	W11:397667	W12:360404	W13:310092	W14:291198	W15:287785	W16:313485	W17:232700	W18:222294	W19:228037	W20:245115	W21:249420	W22:297786	W23:329202	W24:364191	W25:392627	W26:552058	W27:659346	W28:864684	W29:1200603	W30:2009485	W31:3756736	W32:68796216
single_issue_nums: WS0:24992488	WS1:25433375	WS2:25383624	WS3:25349417	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 211308704 {8:26413588,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 418727040 {40:10468176,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1056543520 {40:26413588,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 83745408 {8:10468176,}
maxmflatency = 3370 
max_icnt2mem_latency = 1685 
maxmrqlatency = 2411 
max_icnt2sh_latency = 189 
averagemflatency = 405 
avg_icnt2mem_latency = 77 
avg_mrq_latency = 59 
avg_icnt2sh_latency = 7 
mrq_lat_table:6111587 	692392 	1042679 	1720771 	3422579 	4331171 	4008402 	2594100 	842525 	87368 	2619 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7075710 	24039142 	5577694 	183485 	5733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	26419963 	6967407 	1629050 	1436376 	425881 	3087 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20722944 	6582909 	4602868 	3277196 	1485385 	208721 	1741 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	4442 	227 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8254      8151      8061      8167      7617      7435      8157      7310      7812      8191      7962      8097      7940      8177      7750      8316 
dram[1]:      8261      8144      8054      8046      7689      7927      8186      8199      8185      7526      8031      8039      8162      8170      8112      8326 
dram[2]:      8252      8166      8154      8071      7532      7539      8177      7572      7801      8192      7908      8014      8158      7975      8369      7980 
dram[3]:      7960      8161      8102      8157      7278      7557      7492      8247      7828      8169      8013      8057      8178      8161      7975      8350 
dram[4]:      8262      8128      8086      8082      7920      7666      8160      8115      8169      7806      8111      8064      8115      8097      7803      8284 
dram[5]:      8085      8296      8240      8246      7561      7231      7975      7963      8157      7867      8044      8090      8090      8114      8271      8042 
dram[6]:      8254      8250      7992      8144      7523      7905      7744      7614      7548      8180      8086      8068      8116      8122      8298      8246 
dram[7]:      8285      8122      8001      8129      7539      7536      7489      8133      8159      8156      8068      8082      8117      8134      8001      8275 
dram[8]:      8088      8040      7980      8172      7579      7897      8088      8103      8178      8171      7973      8030      7944      7910      8293      8297 
dram[9]:      8348      8389      8206      7090      7534      7903      8089      8087      7930      7880      8045      7970      8082      8139      8360      8141 
dram[10]:      8375      7983      8114      7979      7885      7228      8101      7547      7544      8165      7792      7803      8016      8030      7786      7791 
dram[11]:      8009      7187      8108      8145      7576      7587      8087      7891      7930      8193      7933      7991      8065      8001      8342      8304 
average row accesses per activate:
dram[0]:  4.939013  5.036381  4.904204  4.953568  4.950852  5.039122  4.586590  4.696990  4.867756  4.926302  4.997637  5.018409  4.946539  5.151741  4.968036  5.100946 
dram[1]:  4.973491  5.181675  4.951726  4.953554  4.895802  4.906062  4.694386  4.745652  4.874155  4.980314  5.010034  5.104308  5.037249  5.138825  4.998489  5.077423 
dram[2]:  5.188566  5.290931  4.830469  4.927755  4.787840  5.007704  4.798265  4.869147  4.883230  4.872442  4.984339  5.075960  4.919426  5.019331  4.957387  5.001353 
dram[3]:  5.180065  5.225578  4.771702  4.891510  4.965677  4.986662  4.737471  5.081259  4.858316  4.929951  5.019211  5.048113  4.998131  5.073022  4.963205  5.097907 
dram[4]:  5.049194  5.168375  4.826308  4.851992  4.989070  4.929546  4.904102  4.921966  4.935250  4.911796  5.104196  5.008285  5.056509  4.999304  5.137437  5.043305 
dram[5]:  5.075488  5.164011  4.922975  4.968916  4.949650  5.019841  4.930809  4.942490  4.762884  4.889282  4.979602  5.067286  4.963335  5.105259  5.046974  5.000349 
dram[6]:  5.202865  5.163918  4.866814  4.896838  4.813169  5.026940  4.891186  4.929180  4.838212  4.937805  5.111442  5.094800  5.021263  4.946382  4.915947  5.012542 
dram[7]:  5.154719  5.126373  4.852556  4.877117  4.955660  5.007675  4.859763  4.765171  4.803197  4.866205  5.057071  5.173010  4.956445  4.985051  4.975857  5.052009 
dram[8]:  5.136094  5.084767  4.873672  4.932243  4.919105  4.935321  4.701519  4.825201  4.843726  5.042227  5.000463  5.232824  5.006418  5.075345  5.030151  4.930876 
dram[9]:  5.065586  5.029626  4.882763  4.950953  4.942242  4.908865  4.805243  4.783650  5.007630  5.038363  5.066840  4.939668  5.153057  5.121180  5.027040  4.980796 
dram[10]:  5.016868  4.976851  4.826227  4.995193  4.947884  4.972340  4.693219  4.905669  4.816860  5.120760  4.922132  5.012598  5.056434  5.117745  4.947678  5.058285 
dram[11]:  4.917806  5.166038  4.915745  4.971554  4.945107  5.101333  4.711256  4.826505  4.831086  4.987747  5.033145  5.213436  4.950881  5.035412  4.950897  5.100004 
average row locality = 24856253/5001095 = 4.970162
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    122330    122160    122846    123312    122547    122907    124222    123916    122559    122796    122085    122492    122074    121733    121736    121887 
dram[1]:    122274    121516    123060    123156    123291    123436    123533    124385    122750    122365    122374    122213    121672    121597    122027    121935 
dram[2]:    120897    120773    123366    123193    123646    122939    123515    122961    122457    123022    122217    122326    122378    122297    122292    122357 
dram[3]:    120941    121277    124039    123598    122350    122686    123427    121748    122472    122648    122069    122447    121474    121985    122109    121691 
dram[4]:    121808    121649    123688    123502    122645    123309    121911    122158    122406    122533    121864    122874    121551    122341    121631    122222 
dram[5]:    121763    121409    122572    122981    122541    122841    121957    122503    122916    122927    122415    122314    121913    121696    121623    122188 
dram[6]:    121349    121454    123165    123320    123811    122490    121972    122586    122755    122687    122040    122209    122030    122479    122266    122082 
dram[7]:    121166    121886    122836    123103    122319    122802    122313    123831    122777    123077    121891    121885    122322    122416    122243    122061 
dram[8]:    121145    121816    123258    123274    122655    122931    123460    123161    122614    121939    122527    121474    121757    121693    121865    123025 
dram[9]:    121529    122549    123124    123422    122396    123305    122734    123642    121727    122003    121973    123061    121134    121733    121873    122183 
dram[10]:    121876    122818    123588    122936    122688    122945    123550    122995    123078    121919    122712    122741    121651    121762    122735    122370 
dram[11]:    122824    121759    123176    123066    122685    122017    123270    123728    123019    122450    122294    121857    122174    122153    122687    121736 
total dram reads = 23513298
bank skew: 124385/120773 = 1.03
chip skew: 1962364/1956559 = 1.00
number of total write accesses:
dram[0]:     22689     22742     22539     22629     22705     22755     22993     22978     22623     22738     22558     22549     22724     22765     22603     22680 
dram[1]:     22738     22559     22646     22592     22783     22891     22869     22882     22648     22611     22555     22548     22684     22677     22716     22606 
dram[2]:     22491     22593     22710     22671     22888     22831     22822     22719     22611     22691     22614     22651     22749     22750     22686     22695 
dram[3]:     22586     22687     22811     22766     22702     22835     22809     22523     22678     22689     22663     22739     22555     22697     22727     22606 
dram[4]:     22798     22674     22747     22765     22662     22753     22644     22624     22681     22730     22677     22784     22662     22810     22562     22653 
dram[5]:     22663     22570     22660     22694     22692     22606     22665     22713     22729     22727     22674     22693     22717     22594     22557     22669 
dram[6]:     22535     22669     22695     22692     22767     22652     22617     22689     22723     22747     22557     22567     22613     22763     22747     22711 
dram[7]:     22637     22659     22573     22695     22715     22802     22644     22840     22681     22686     22580     22618     22645     22638     22645     22611 
dram[8]:     22554     22735     22667     22645     22663     22658     22862     22703     22735     22663     22775     22535     22673     22652     22567     22776 
dram[9]:     22610     22728     22628     22674     22655     22819     22686     22852     22591     22583     22512     22620     22637     22698     22672     22667 
dram[10]:     22585     22725     22641     22530     22739     22729     22894     22864     22803     22552     22765     22622     22615     22645     22680     22588 
dram[11]:     22764     22596     22559     22528     22792     22671     22893     22985     22780     22603     22596     22525     22754     22701     22685     22630 
total dram writes = 4355316
bank skew: 22993/22491 = 1.02
chip skew: 363270/362623 = 1.00
average mf latency per bank:
dram[0]:        514       530       520       537       519       535       517       538       519       536       511       541       515       527       510       533
dram[1]:        524       529       530       530       526       532       529       542       527       535       531       538       521       529       526       530
dram[2]:        524       530       530       533       527       530       533       536       533       535       529       539       523       530       526       530
dram[3]:        525       541       529       548       530       543       533       544       524       543       528       543       523       543       528       543
dram[4]:        511       532       519       539       514       538       519       542       517       533       511       530       510       529       512       533
dram[5]:        523       528       530       536       529       536       532       541       527       531       523       528       525       530       524       531
dram[6]:        529       531       532       537       529       531       536       541       527       536       521       532       522       530       527       534
dram[7]:        522       542       535       554       529       544       533       552       534       547       526       540       524       541       525       543
dram[8]:        510       533       518       538       517       538       515       541       513       538       509       537       514       537       512       536
dram[9]:        529       532       532       540       531       536       532       535       534       538       530       537      1582       533       529       531
dram[10]:        525       534       535       540       529       542       530       538       531       536       525       533       523       529       530       535
dram[11]:        527       539       532       547       533       550       532       552       531       550       526       543       525       541       530       545
maximum mf latency per bank:
dram[0]:       3309      3370      2787      2568      2635      3024      2651      2671      2621      2403      2505      2403      2371      2383      2344      2324
dram[1]:       2781      2814      2742      2783      2718      2728      2796      2819      2730      2753      2117      2714      2351      2561      2516      2495
dram[2]:       2834      2607      3030      3219      2908      2692      2794      2807      2777      2779      2150      2343      2384      2131      2380      2616
dram[3]:       2818      2953      3040      2427      2849      2822      2757      2813      2762      2839      2352      2992      2333      2384      2565      2165
dram[4]:       2560      2763      2782      2819      2832      2818      2519      2841      2511      2523      1890      1934      2349      2672      2145      2387
dram[5]:       2670      2984      2980      2992      2624      2648      2649      2670      2759      2742      2139      2521      2324      2333      2602      2801
dram[6]:       2879      2816      2866      3158      3162      2879      2926      2870      2875      2579      2437      2420      2456      2517      2726      2620
dram[7]:       3162      2851      2954      3089      2922      2929      2940      2680      2894      2734      3044      2523      2520      2687      2362      2581
dram[8]:       2704      2770      2873      3229      2855      2531      2547      2846      2578      2581      2451      2137      2616      2756      2545      2472
dram[9]:       2762      2823      2965      2999      2741      2924      2758      2774      2807      2794      2634      2615      2505      2656      2406      2317
dram[10]:       3045      3048      2876      2926      2790      2819      2890      2540      2856      2582      2449      2396      2692      2594      2588      2813
dram[11]:       2807      2800      2858      2861      2758      2914      2864      2877      3193      2912      2404      2407      2541      2860      2571      2781

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12128159 n_nop=9035511 n_act=419963 n_pre=419947 n_ref_event=0 n_req=2073853 n_rd=1961602 n_rd_L2_A=0 n_write=0 n_wr_bk=363270 bw_util=0.7668
n_activity=11765517 dram_eff=0.7904
bk0: 122330a 7779861i bk1: 122160a 7737716i bk2: 122846a 7711914i bk3: 123312a 7627900i bk4: 122547a 7743397i bk5: 122907a 7650416i bk6: 124222a 7593682i bk7: 123916a 7540746i bk8: 122559a 7782147i bk9: 122796a 7749154i bk10: 122085a 7827352i bk11: 122492a 7667769i bk12: 122074a 7787431i bk13: 121733a 7776371i bk14: 121736a 7860948i bk15: 121887a 7777939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797500
Row_Buffer_Locality_read = 0.823993
Row_Buffer_Locality_write = 0.334536
Bank_Level_Parallism = 6.244238
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.183825
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.766768 
total_CMD = 12128159 
util_bw = 9299488 
Wasted_Col = 2139943 
Wasted_Row = 184782 
Idle = 503946 

BW Util Bottlenecks: 
RCDc_limit = 1977480 
RCDWRc_limit = 277310 
WTRc_limit = 1524073 
RTWc_limit = 2701211 
CCDLc_limit = 1180518 
rwq = 0 
CCDLc_limit_alone = 874409 
WTRc_limit_alone = 1435800 
RTWc_limit_alone = 2483375 

Commands details: 
total_CMD = 12128159 
n_nop = 9035511 
Read = 1961602 
Write = 0 
L2_Alloc = 0 
L2_WB = 363270 
n_act = 419963 
n_pre = 419947 
n_ref = 0 
n_req = 2073853 
total_req = 2324872 

Dual Bus Interface Util: 
issued_total_row = 839910 
issued_total_col = 2324872 
Row_Bus_Util =  0.069253 
CoL_Bus_Util = 0.191692 
Either_Row_CoL_Bus_Util = 0.254997 
Issued_on_Two_Bus_Simul_Util = 0.005948 
issued_two_Eff = 0.023324 
queue_avg = 26.028297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.0283
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12128159 n_nop=9040405 n_act=417558 n_pre=417542 n_ref_event=0 n_req=2073631 n_rd=1961584 n_rd_L2_A=0 n_write=0 n_wr_bk=363005 bw_util=0.7667
n_activity=11766095 dram_eff=0.7903
bk0: 122274a 7760970i bk1: 121516a 7771495i bk2: 123060a 7723080i bk3: 123156a 7639215i bk4: 123291a 7691548i bk5: 123436a 7566575i bk6: 123533a 7619764i bk7: 124385a 7509648i bk8: 122750a 7796624i bk9: 122365a 7792174i bk10: 122374a 7813445i bk11: 122213a 7760775i bk12: 121672a 7900599i bk13: 121597a 7793544i bk14: 122027a 7804151i bk15: 121935a 7792098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798638
Row_Buffer_Locality_read = 0.825106
Row_Buffer_Locality_write = 0.335270
Bank_Level_Parallism = 6.237999
Bank_Level_Parallism_Col = 4.828805
Bank_Level_Parallism_Ready = 2.187951
write_to_read_ratio_blp_rw_average = 0.292477
GrpLevelPara = 2.994257 

BW Util details:
bwutil = 0.766675 
total_CMD = 12128159 
util_bw = 9298356 
Wasted_Col = 2130315 
Wasted_Row = 190610 
Idle = 508878 

BW Util Bottlenecks: 
RCDc_limit = 1960366 
RCDWRc_limit = 274834 
WTRc_limit = 1517097 
RTWc_limit = 2713035 
CCDLc_limit = 1177974 
rwq = 0 
CCDLc_limit_alone = 867712 
WTRc_limit_alone = 1428084 
RTWc_limit_alone = 2491786 

Commands details: 
total_CMD = 12128159 
n_nop = 9040405 
Read = 1961584 
Write = 0 
L2_Alloc = 0 
L2_WB = 363005 
n_act = 417558 
n_pre = 417542 
n_ref = 0 
n_req = 2073631 
total_req = 2324589 

Dual Bus Interface Util: 
issued_total_row = 835100 
issued_total_col = 2324589 
Row_Bus_Util =  0.068856 
CoL_Bus_Util = 0.191669 
Either_Row_CoL_Bus_Util = 0.254594 
Issued_on_Two_Bus_Simul_Util = 0.005931 
issued_two_Eff = 0.023297 
queue_avg = 25.998087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9981
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12128159 n_nop=9040204 n_act=417954 n_pre=417938 n_ref_event=0 n_req=2072662 n_rd=1960636 n_rd_L2_A=0 n_write=0 n_wr_bk=363172 bw_util=0.7664
n_activity=11754974 dram_eff=0.7907
bk0: 120897a 7924078i bk1: 120773a 7867407i bk2: 123366a 7671694i bk3: 123193a 7637287i bk4: 123646a 7603079i bk5: 122939a 7642849i bk6: 123515a 7677917i bk7: 122961a 7702384i bk8: 122457a 7806739i bk9: 123022a 7703094i bk10: 122217a 7846811i bk11: 122326a 7719120i bk12: 122378a 7810980i bk13: 122297a 7717592i bk14: 122292a 7796500i bk15: 122357a 7696707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798353
Row_Buffer_Locality_read = 0.824925
Row_Buffer_Locality_write = 0.333307
Bank_Level_Parallism = 6.233998
Bank_Level_Parallism_Col = 4.818392
Bank_Level_Parallism_Ready = 2.181165
write_to_read_ratio_blp_rw_average = 0.291618
GrpLevelPara = 2.993685 

BW Util details:
bwutil = 0.766417 
total_CMD = 12128159 
util_bw = 9295232 
Wasted_Col = 2124290 
Wasted_Row = 191030 
Idle = 517607 

BW Util Bottlenecks: 
RCDc_limit = 1965106 
RCDWRc_limit = 274210 
WTRc_limit = 1516524 
RTWc_limit = 2668269 
CCDLc_limit = 1163377 
rwq = 0 
CCDLc_limit_alone = 859535 
WTRc_limit_alone = 1429451 
RTWc_limit_alone = 2451500 

Commands details: 
total_CMD = 12128159 
n_nop = 9040204 
Read = 1960636 
Write = 0 
L2_Alloc = 0 
L2_WB = 363172 
n_act = 417954 
n_pre = 417938 
n_ref = 0 
n_req = 2072662 
total_req = 2323808 

Dual Bus Interface Util: 
issued_total_row = 835892 
issued_total_col = 2323808 
Row_Bus_Util =  0.068922 
CoL_Bus_Util = 0.191604 
Either_Row_CoL_Bus_Util = 0.254610 
Issued_on_Two_Bus_Simul_Util = 0.005916 
issued_two_Eff = 0.023234 
queue_avg = 25.830555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.8306
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12128159 n_nop=9049311 n_act=415025 n_pre=415009 n_ref_event=0 n_req=2068902 n_rd=1956961 n_rd_L2_A=0 n_write=0 n_wr_bk=363073 bw_util=0.7652
n_activity=11757888 dram_eff=0.7893
bk0: 120941a 7910201i bk1: 121277a 7804601i bk2: 124039a 7613211i bk3: 123598a 7591230i bk4: 122350a 7745975i bk5: 122686a 7646754i bk6: 123427a 7689224i bk7: 121748a 7816965i bk8: 122472a 7804271i bk9: 122648a 7740777i bk10: 122069a 7845214i bk11: 122447a 7707936i bk12: 121474a 7863932i bk13: 121985a 7773288i bk14: 122109a 7782350i bk15: 121691a 7806231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799402
Row_Buffer_Locality_read = 0.825856
Row_Buffer_Locality_write = 0.336936
Bank_Level_Parallism = 6.205785
Bank_Level_Parallism_Col = 4.814411
Bank_Level_Parallism_Ready = 2.183326
write_to_read_ratio_blp_rw_average = 0.292303
GrpLevelPara = 2.987517 

BW Util details:
bwutil = 0.765173 
total_CMD = 12128159 
util_bw = 9280136 
Wasted_Col = 2136776 
Wasted_Row = 195263 
Idle = 515984 

BW Util Bottlenecks: 
RCDc_limit = 1959245 
RCDWRc_limit = 273581 
WTRc_limit = 1511744 
RTWc_limit = 2690107 
CCDLc_limit = 1167081 
rwq = 0 
CCDLc_limit_alone = 864648 
WTRc_limit_alone = 1425707 
RTWc_limit_alone = 2473711 

Commands details: 
total_CMD = 12128159 
n_nop = 9049311 
Read = 1956961 
Write = 0 
L2_Alloc = 0 
L2_WB = 363073 
n_act = 415025 
n_pre = 415009 
n_ref = 0 
n_req = 2068902 
total_req = 2320034 

Dual Bus Interface Util: 
issued_total_row = 830034 
issued_total_col = 2320034 
Row_Bus_Util =  0.068439 
CoL_Bus_Util = 0.191293 
Either_Row_CoL_Bus_Util = 0.253859 
Issued_on_Two_Bus_Simul_Util = 0.005872 
issued_two_Eff = 0.023132 
queue_avg = 25.727009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.727
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12128159 n_nop=9048021 n_act=415042 n_pre=415026 n_ref_event=0 n_req=2069997 n_rd=1958092 n_rd_L2_A=0 n_write=0 n_wr_bk=363226 bw_util=0.7656
n_activity=11759684 dram_eff=0.7896
bk0: 121808a 7832525i bk1: 121649a 7778698i bk2: 123688a 7671229i bk3: 123502a 7559227i bk4: 122645a 7767088i bk5: 123309a 7599481i bk6: 121911a 7836090i bk7: 122158a 7743194i bk8: 122406a 7843189i bk9: 122533a 7690480i bk10: 121864a 7864012i bk11: 122874a 7633922i bk12: 121551a 7867351i bk13: 122341a 7679319i bk14: 121631a 7879659i bk15: 122222a 7732773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799500
Row_Buffer_Locality_read = 0.825904
Row_Buffer_Locality_write = 0.337483
Bank_Level_Parallism = 6.220691
Bank_Level_Parallism_Col = 4.823453
Bank_Level_Parallism_Ready = 2.189892
write_to_read_ratio_blp_rw_average = 0.291957
GrpLevelPara = 2.983388 

BW Util details:
bwutil = 0.765596 
total_CMD = 12128159 
util_bw = 9285272 
Wasted_Col = 2134009 
Wasted_Row = 192190 
Idle = 516688 

BW Util Bottlenecks: 
RCDc_limit = 1955405 
RCDWRc_limit = 274455 
WTRc_limit = 1511326 
RTWc_limit = 2679718 
CCDLc_limit = 1180400 
rwq = 0 
CCDLc_limit_alone = 873749 
WTRc_limit_alone = 1423212 
RTWc_limit_alone = 2461181 

Commands details: 
total_CMD = 12128159 
n_nop = 9048021 
Read = 1958092 
Write = 0 
L2_Alloc = 0 
L2_WB = 363226 
n_act = 415042 
n_pre = 415026 
n_ref = 0 
n_req = 2069997 
total_req = 2321318 

Dual Bus Interface Util: 
issued_total_row = 830068 
issued_total_col = 2321318 
Row_Bus_Util =  0.068441 
CoL_Bus_Util = 0.191399 
Either_Row_CoL_Bus_Util = 0.253966 
Issued_on_Two_Bus_Simul_Util = 0.005875 
issued_two_Eff = 0.023131 
queue_avg = 25.725784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.7258
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12128159 n_nop=9050499 n_act=414875 n_pre=414859 n_ref_event=0 n_req=2068043 n_rd=1956559 n_rd_L2_A=0 n_write=0 n_wr_bk=362623 bw_util=0.7649
n_activity=11766057 dram_eff=0.7884
bk0: 121763a 7845058i bk1: 121409a 7788817i bk2: 122572a 7765132i bk3: 122981a 7654284i bk4: 122541a 7712936i bk5: 122841a 7669251i bk6: 121957a 7839868i bk7: 122503a 7749776i bk8: 122916a 7769100i bk9: 122927a 7694915i bk10: 122415a 7819057i bk11: 122314a 7758480i bk12: 121913a 7827663i bk13: 121696a 7776139i bk14: 121623a 7884649i bk15: 122188a 7768596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799392
Row_Buffer_Locality_read = 0.825784
Row_Buffer_Locality_write = 0.336201
Bank_Level_Parallism = 6.190640
Bank_Level_Parallism_Col = 4.791566
Bank_Level_Parallism_Ready = 2.174007
write_to_read_ratio_blp_rw_average = 0.291534
GrpLevelPara = 2.984946 

BW Util details:
bwutil = 0.764892 
total_CMD = 12128159 
util_bw = 9276728 
Wasted_Col = 2141602 
Wasted_Row = 195069 
Idle = 514760 

BW Util Bottlenecks: 
RCDc_limit = 1967720 
RCDWRc_limit = 272967 
WTRc_limit = 1508877 
RTWc_limit = 2677533 
CCDLc_limit = 1172241 
rwq = 0 
CCDLc_limit_alone = 870126 
WTRc_limit_alone = 1421605 
RTWc_limit_alone = 2462690 

Commands details: 
total_CMD = 12128159 
n_nop = 9050499 
Read = 1956559 
Write = 0 
L2_Alloc = 0 
L2_WB = 362623 
n_act = 414875 
n_pre = 414859 
n_ref = 0 
n_req = 2068043 
total_req = 2319182 

Dual Bus Interface Util: 
issued_total_row = 829734 
issued_total_col = 2319182 
Row_Bus_Util =  0.068414 
CoL_Bus_Util = 0.191223 
Either_Row_CoL_Bus_Util = 0.253762 
Issued_on_Two_Bus_Simul_Util = 0.005875 
issued_two_Eff = 0.023153 
queue_avg = 25.573515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.5735
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12128159 n_nop=9045913 n_act=416070 n_pre=416054 n_ref_event=0 n_req=2070454 n_rd=1958695 n_rd_L2_A=0 n_write=0 n_wr_bk=362744 bw_util=0.7656
n_activity=11755167 dram_eff=0.7899
bk0: 121349a 7929142i bk1: 121454a 7822476i bk2: 123165a 7701890i bk3: 123320a 7624261i bk4: 123811a 7656634i bk5: 122490a 7660410i bk6: 121972a 7825007i bk7: 122586a 7726907i bk8: 122755a 7796045i bk9: 122687a 7747496i bk10: 122040a 7898308i bk11: 122209a 7773689i bk12: 122030a 7885905i bk13: 122479a 7711803i bk14: 122266a 7792975i bk15: 122082a 7724522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799048
Row_Buffer_Locality_read = 0.825415
Row_Buffer_Locality_write = 0.336939
Bank_Level_Parallism = 6.196221
Bank_Level_Parallism_Col = 4.800272
Bank_Level_Parallism_Ready = 2.188813
write_to_read_ratio_blp_rw_average = 0.288268
GrpLevelPara = 2.989696 

BW Util details:
bwutil = 0.765636 
total_CMD = 12128159 
util_bw = 9285756 
Wasted_Col = 2126341 
Wasted_Row = 196076 
Idle = 519986 

BW Util Bottlenecks: 
RCDc_limit = 1961557 
RCDWRc_limit = 274119 
WTRc_limit = 1512824 
RTWc_limit = 2623629 
CCDLc_limit = 1153343 
rwq = 0 
CCDLc_limit_alone = 857978 
WTRc_limit_alone = 1425668 
RTWc_limit_alone = 2415420 

Commands details: 
total_CMD = 12128159 
n_nop = 9045913 
Read = 1958695 
Write = 0 
L2_Alloc = 0 
L2_WB = 362744 
n_act = 416070 
n_pre = 416054 
n_ref = 0 
n_req = 2070454 
total_req = 2321439 

Dual Bus Interface Util: 
issued_total_row = 832124 
issued_total_col = 2321439 
Row_Bus_Util =  0.068611 
CoL_Bus_Util = 0.191409 
Either_Row_CoL_Bus_Util = 0.254140 
Issued_on_Two_Bus_Simul_Util = 0.005880 
issued_two_Eff = 0.023138 
queue_avg = 25.846893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.8469
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12128159 n_nop=9043894 n_act=417204 n_pre=417188 n_ref_event=0 n_req=2070681 n_rd=1958928 n_rd_L2_A=0 n_write=0 n_wr_bk=362669 bw_util=0.7657
n_activity=11762826 dram_eff=0.7895
bk0: 121166a 7893224i bk1: 121886a 7782473i bk2: 122836a 7700390i bk3: 123103a 7586275i bk4: 122319a 7763168i bk5: 122802a 7636232i bk6: 122313a 7791013i bk7: 123831a 7604316i bk8: 122777a 7749674i bk9: 123077a 7711984i bk10: 121891a 7847299i bk11: 121885a 7803348i bk12: 122322a 7792400i bk13: 122416a 7711124i bk14: 122243a 7783900i bk15: 122061a 7765829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798522
Row_Buffer_Locality_read = 0.824966
Row_Buffer_Locality_write = 0.334980
Bank_Level_Parallism = 6.223578
Bank_Level_Parallism_Col = 4.816196
Bank_Level_Parallism_Ready = 2.193794
write_to_read_ratio_blp_rw_average = 0.290670
GrpLevelPara = 2.991259 

BW Util details:
bwutil = 0.765688 
total_CMD = 12128159 
util_bw = 9286388 
Wasted_Col = 2134768 
Wasted_Row = 195451 
Idle = 511552 

BW Util Bottlenecks: 
RCDc_limit = 1966710 
RCDWRc_limit = 276092 
WTRc_limit = 1515475 
RTWc_limit = 2666606 
CCDLc_limit = 1161839 
rwq = 0 
CCDLc_limit_alone = 859614 
WTRc_limit_alone = 1428061 
RTWc_limit_alone = 2451795 

Commands details: 
total_CMD = 12128159 
n_nop = 9043894 
Read = 1958928 
Write = 0 
L2_Alloc = 0 
L2_WB = 362669 
n_act = 417204 
n_pre = 417188 
n_ref = 0 
n_req = 2070681 
total_req = 2321597 

Dual Bus Interface Util: 
issued_total_row = 834392 
issued_total_col = 2321597 
Row_Bus_Util =  0.068798 
CoL_Bus_Util = 0.191422 
Either_Row_CoL_Bus_Util = 0.254306 
Issued_on_Two_Bus_Simul_Util = 0.005914 
issued_two_Eff = 0.023255 
queue_avg = 25.860382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.8604
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12128159 n_nop=9044838 n_act=416682 n_pre=416666 n_ref_event=0 n_req=2070542 n_rd=1958594 n_rd_L2_A=0 n_write=0 n_wr_bk=362863 bw_util=0.7656
n_activity=11758729 dram_eff=0.7897
bk0: 121145a 7896394i bk1: 121816a 7748269i bk2: 123258a 7690319i bk3: 123274a 7611504i bk4: 122655a 7754935i bk5: 122931a 7627792i bk6: 123460a 7694089i bk7: 123161a 7667347i bk8: 122614a 7784044i bk9: 121939a 7791419i bk10: 122527a 7784568i bk11: 121474a 7860406i bk12: 121757a 7872905i bk13: 121693a 7779765i bk14: 121865a 7858675i bk15: 123025a 7685661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798761
Row_Buffer_Locality_read = 0.825269
Row_Buffer_Locality_write = 0.334986
Bank_Level_Parallism = 6.205859
Bank_Level_Parallism_Col = 4.798954
Bank_Level_Parallism_Ready = 2.179874
write_to_read_ratio_blp_rw_average = 0.290318
GrpLevelPara = 2.983262 

BW Util details:
bwutil = 0.765642 
total_CMD = 12128159 
util_bw = 9285828 
Wasted_Col = 2138654 
Wasted_Row = 191550 
Idle = 512127 

BW Util Bottlenecks: 
RCDc_limit = 1963744 
RCDWRc_limit = 275612 
WTRc_limit = 1515485 
RTWc_limit = 2652680 
CCDLc_limit = 1176287 
rwq = 0 
CCDLc_limit_alone = 874537 
WTRc_limit_alone = 1427075 
RTWc_limit_alone = 2439340 

Commands details: 
total_CMD = 12128159 
n_nop = 9044838 
Read = 1958594 
Write = 0 
L2_Alloc = 0 
L2_WB = 362863 
n_act = 416682 
n_pre = 416666 
n_ref = 0 
n_req = 2070542 
total_req = 2321457 

Dual Bus Interface Util: 
issued_total_row = 833348 
issued_total_col = 2321457 
Row_Bus_Util =  0.068712 
CoL_Bus_Util = 0.191410 
Either_Row_CoL_Bus_Util = 0.254228 
Issued_on_Two_Bus_Simul_Util = 0.005894 
issued_two_Eff = 0.023184 
queue_avg = 25.614830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6148
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12128159 n_nop=9046647 n_act=415776 n_pre=415760 n_ref_event=0 n_req=2070075 n_rd=1958388 n_rd_L2_A=0 n_write=0 n_wr_bk=362632 bw_util=0.7655
n_activity=11763512 dram_eff=0.7892
bk0: 121529a 7894306i bk1: 122549a 7714706i bk2: 123124a 7723723i bk3: 123422a 7638263i bk4: 122396a 7753830i bk5: 123305a 7571893i bk6: 122734a 7748319i bk7: 123642a 7644869i bk8: 121727a 7854461i bk9: 122003a 7807566i bk10: 121973a 7903103i bk11: 123061a 7702392i bk12: 121134a 7927766i bk13: 121733a 7778948i bk14: 121873a 7853787i bk15: 122183a 7737224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799153
Row_Buffer_Locality_read = 0.825467
Row_Buffer_Locality_write = 0.337756
Bank_Level_Parallism = 6.194514
Bank_Level_Parallism_Col = 4.799266
Bank_Level_Parallism_Ready = 2.179118
write_to_read_ratio_blp_rw_average = 0.290886
GrpLevelPara = 2.984479 

BW Util details:
bwutil = 0.765498 
total_CMD = 12128159 
util_bw = 9284080 
Wasted_Col = 2139613 
Wasted_Row = 192572 
Idle = 511894 

BW Util Bottlenecks: 
RCDc_limit = 1961012 
RCDWRc_limit = 276178 
WTRc_limit = 1511059 
RTWc_limit = 2691885 
CCDLc_limit = 1162347 
rwq = 0 
CCDLc_limit_alone = 859958 
WTRc_limit_alone = 1423878 
RTWc_limit_alone = 2476677 

Commands details: 
total_CMD = 12128159 
n_nop = 9046647 
Read = 1958388 
Write = 0 
L2_Alloc = 0 
L2_WB = 362632 
n_act = 415776 
n_pre = 415760 
n_ref = 0 
n_req = 2070075 
total_req = 2321020 

Dual Bus Interface Util: 
issued_total_row = 831536 
issued_total_col = 2321020 
Row_Bus_Util =  0.068562 
CoL_Bus_Util = 0.191374 
Either_Row_CoL_Bus_Util = 0.254079 
Issued_on_Two_Bus_Simul_Util = 0.005858 
issued_two_Eff = 0.023055 
queue_avg = 25.671692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6717
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12128159 n_nop=9038391 n_act=418352 n_pre=418336 n_ref_event=0 n_req=2074464 n_rd=1962364 n_rd_L2_A=0 n_write=0 n_wr_bk=362977 bw_util=0.7669
n_activity=11755074 dram_eff=0.7913
bk0: 121876a 7857024i bk1: 122818a 7677674i bk2: 123588a 7655080i bk3: 122936a 7613212i bk4: 122688a 7697971i bk5: 122945a 7611764i bk6: 123550a 7671711i bk7: 122995a 7701165i bk8: 123078a 7768187i bk9: 121919a 7844320i bk10: 122712a 7803401i bk11: 122741a 7684190i bk12: 121651a 7902975i bk13: 121762a 7734147i bk14: 122735a 7767761i bk15: 122370a 7748278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798336
Row_Buffer_Locality_read = 0.824566
Row_Buffer_Locality_write = 0.339179
Bank_Level_Parallism = 6.240454
Bank_Level_Parallism_Col = 4.827694
Bank_Level_Parallism_Ready = 2.185816
write_to_read_ratio_blp_rw_average = 0.290843
GrpLevelPara = 2.996443 

BW Util details:
bwutil = 0.766923 
total_CMD = 12128159 
util_bw = 9301364 
Wasted_Col = 2120434 
Wasted_Row = 190929 
Idle = 515432 

BW Util Bottlenecks: 
RCDc_limit = 1958503 
RCDWRc_limit = 273494 
WTRc_limit = 1528858 
RTWc_limit = 2643007 
CCDLc_limit = 1154972 
rwq = 0 
CCDLc_limit_alone = 857664 
WTRc_limit_alone = 1441963 
RTWc_limit_alone = 2432594 

Commands details: 
total_CMD = 12128159 
n_nop = 9038391 
Read = 1962364 
Write = 0 
L2_Alloc = 0 
L2_WB = 362977 
n_act = 418352 
n_pre = 418336 
n_ref = 0 
n_req = 2074464 
total_req = 2325341 

Dual Bus Interface Util: 
issued_total_row = 836688 
issued_total_col = 2325341 
Row_Bus_Util =  0.068987 
CoL_Bus_Util = 0.191731 
Either_Row_CoL_Bus_Util = 0.254760 
Issued_on_Two_Bus_Simul_Util = 0.005958 
issued_two_Eff = 0.023387 
queue_avg = 25.914904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9149
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12128159 n_nop=9042464 n_act=416690 n_pre=416674 n_ref_event=0 n_req=2072949 n_rd=1960895 n_rd_L2_A=0 n_write=0 n_wr_bk=363062 bw_util=0.7665
n_activity=11758158 dram_eff=0.7906
bk0: 122824a 7755135i bk1: 121759a 7811644i bk2: 123176a 7725827i bk3: 123066a 7666498i bk4: 122685a 7730888i bk5: 122017a 7718882i bk6: 123270a 7711227i bk7: 123728a 7604755i bk8: 123019a 7758235i bk9: 122450a 7729226i bk10: 122294a 7855098i bk11: 121857a 7797158i bk12: 122174a 7801434i bk13: 122153a 7714310i bk14: 122687a 7765126i bk15: 121736a 7783845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798991
Row_Buffer_Locality_read = 0.825115
Row_Buffer_Locality_write = 0.341826
Bank_Level_Parallism = 6.224787
Bank_Level_Parallism_Col = 4.817530
Bank_Level_Parallism_Ready = 2.189595
write_to_read_ratio_blp_rw_average = 0.290530
GrpLevelPara = 2.991628 

BW Util details:
bwutil = 0.766467 
total_CMD = 12128159 
util_bw = 9295828 
Wasted_Col = 2124757 
Wasted_Row = 192897 
Idle = 514677 

BW Util Bottlenecks: 
RCDc_limit = 1952846 
RCDWRc_limit = 272524 
WTRc_limit = 1508799 
RTWc_limit = 2668606 
CCDLc_limit = 1158311 
rwq = 0 
CCDLc_limit_alone = 857989 
WTRc_limit_alone = 1421489 
RTWc_limit_alone = 2455594 

Commands details: 
total_CMD = 12128159 
n_nop = 9042464 
Read = 1960895 
Write = 0 
L2_Alloc = 0 
L2_WB = 363062 
n_act = 416690 
n_pre = 416674 
n_ref = 0 
n_req = 2072949 
total_req = 2323957 

Dual Bus Interface Util: 
issued_total_row = 833364 
issued_total_col = 2323957 
Row_Bus_Util =  0.068713 
CoL_Bus_Util = 0.191617 
Either_Row_CoL_Bus_Util = 0.254424 
Issued_on_Two_Bus_Simul_Util = 0.005906 
issued_two_Eff = 0.023212 
queue_avg = 25.919207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9192

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1507511, Miss = 980401, Miss_rate = 0.650, Pending_hits = 39554, Reservation_fails = 3422
L2_cache_bank[1]: Access = 1513242, Miss = 981204, Miss_rate = 0.648, Pending_hits = 6926, Reservation_fails = 2246
L2_cache_bank[2]: Access = 1504795, Miss = 980981, Miss_rate = 0.652, Pending_hits = 6909, Reservation_fails = 3263
L2_cache_bank[3]: Access = 1501068, Miss = 980607, Miss_rate = 0.653, Pending_hits = 7034, Reservation_fails = 3779
L2_cache_bank[4]: Access = 1508104, Miss = 980771, Miss_rate = 0.650, Pending_hits = 7054, Reservation_fails = 2813
L2_cache_bank[5]: Access = 1503179, Miss = 979868, Miss_rate = 0.652, Pending_hits = 7135, Reservation_fails = 873
L2_cache_bank[6]: Access = 1507687, Miss = 978885, Miss_rate = 0.649, Pending_hits = 6790, Reservation_fails = 2161
L2_cache_bank[7]: Access = 1546188, Miss = 978085, Miss_rate = 0.633, Pending_hits = 7191, Reservation_fails = 1121
L2_cache_bank[8]: Access = 1502904, Miss = 977506, Miss_rate = 0.650, Pending_hits = 39546, Reservation_fails = 2249
L2_cache_bank[9]: Access = 1516961, Miss = 980588, Miss_rate = 0.646, Pending_hits = 7393, Reservation_fails = 3876
L2_cache_bank[10]: Access = 1508479, Miss = 977703, Miss_rate = 0.648, Pending_hits = 7123, Reservation_fails = 2032
L2_cache_bank[11]: Access = 1500385, Miss = 978861, Miss_rate = 0.652, Pending_hits = 6807, Reservation_fails = 2314
L2_cache_bank[12]: Access = 1504468, Miss = 979390, Miss_rate = 0.651, Pending_hits = 6864, Reservation_fails = 1950
L2_cache_bank[13]: Access = 1502929, Miss = 979310, Miss_rate = 0.652, Pending_hits = 7007, Reservation_fails = 1615
L2_cache_bank[14]: Access = 1508227, Miss = 977872, Miss_rate = 0.648, Pending_hits = 7025, Reservation_fails = 2140
L2_cache_bank[15]: Access = 1553790, Miss = 981061, Miss_rate = 0.631, Pending_hits = 7361, Reservation_fails = 2953
L2_cache_bank[16]: Access = 1501148, Miss = 979282, Miss_rate = 0.652, Pending_hits = 39336, Reservation_fails = 1779
L2_cache_bank[17]: Access = 1519151, Miss = 979315, Miss_rate = 0.645, Pending_hits = 7144, Reservation_fails = 2046
L2_cache_bank[18]: Access = 2098007, Miss = 976500, Miss_rate = 0.465, Pending_hits = 6866, Reservation_fails = 2260
L2_cache_bank[19]: Access = 1507402, Miss = 981899, Miss_rate = 0.651, Pending_hits = 7183, Reservation_fails = 2017
L2_cache_bank[20]: Access = 1504471, Miss = 981880, Miss_rate = 0.653, Pending_hits = 7119, Reservation_fails = 2709
L2_cache_bank[21]: Access = 1505342, Miss = 980488, Miss_rate = 0.651, Pending_hits = 7003, Reservation_fails = 2740
L2_cache_bank[22]: Access = 1509636, Miss = 982131, Miss_rate = 0.651, Pending_hits = 6931, Reservation_fails = 2848
L2_cache_bank[23]: Access = 1546690, Miss = 978767, Miss_rate = 0.633, Pending_hits = 7265, Reservation_fails = 3069
L2_total_cache_accesses = 36881764
L2_total_cache_misses = 23513355
L2_total_cache_miss_rate = 0.6375
L2_total_cache_pending_hits = 266566
L2_total_cache_reservation_fails = 58275
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2633724
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 266566
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7483790
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16029508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 266566
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10468119
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26413588
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10468176
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1086
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 57189
L2_cache_data_port_util = 0.115
L2_cache_fill_port_util = 0.207

icnt_total_pkts_mem_to_simt=36881764
icnt_total_pkts_simt_to_mem=36881764
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 36881764
Req_Network_cycles = 4729313
Req_Network_injected_packets_per_cycle =       7.7985 
Req_Network_conflicts_per_cycle =       3.1516
Req_Network_conflicts_per_cycle_util =       3.1884
Req_Bank_Level_Parallism =       7.8897
Req_Network_in_buffer_full_per_cycle =       0.0007
Req_Network_in_buffer_avg_util =       7.9395
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4056

Reply_Network_injected_packets_num = 36881764
Reply_Network_cycles = 4729313
Reply_Network_injected_packets_per_cycle =        7.7985
Reply_Network_conflicts_per_cycle =        6.3147
Reply_Network_conflicts_per_cycle_util =       6.3852
Reply_Bank_Level_Parallism =       7.8856
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.8282
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2600
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 14 hrs, 20 min, 19 sec (51619 sec)
gpgpu_simulation_rate = 46681 (inst/sec)
gpgpu_simulation_rate = 91 (cycle/sec)
gpgpu_silicon_slowdown = 15000000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4642b6ac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b6a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b698..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b688..

GPGPU-Sim PTX: cudaLaunch for 0x0x55aab2811c56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 9: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 9 
gpu_sim_cycle = 758277
gpu_sim_insn = 380096222
gpu_ipc =     501.2630
gpu_tot_sim_cycle = 5487590
gpu_tot_sim_insn = 2789729173
gpu_tot_ipc =     508.3706
gpu_tot_issued_cta = 235080
gpu_occupancy = 70.9325% 
gpu_tot_occupancy = 73.5980% 
max_total_param_size = 0
gpu_stall_dramfull = 356259
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.0583
partiton_level_parallism_total  =       7.6963
partiton_level_parallism_util =       7.1467
partiton_level_parallism_util_total  =       7.7887
L2_BW  =     308.3050 GB/Sec
L2_BW_total  =     336.1724 GB/Sec
gpu_total_sim_rate=46605

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3005650, Miss = 1060012, Miss_rate = 0.353, Pending_hits = 367414, Reservation_fails = 662046
	L1D_cache_core[1]: Access = 3001405, Miss = 1058723, Miss_rate = 0.353, Pending_hits = 365542, Reservation_fails = 666975
	L1D_cache_core[2]: Access = 3004562, Miss = 1058942, Miss_rate = 0.352, Pending_hits = 366837, Reservation_fails = 674835
	L1D_cache_core[3]: Access = 2997513, Miss = 1057574, Miss_rate = 0.353, Pending_hits = 366953, Reservation_fails = 657394
	L1D_cache_core[4]: Access = 3000449, Miss = 1057447, Miss_rate = 0.352, Pending_hits = 366498, Reservation_fails = 661496
	L1D_cache_core[5]: Access = 3016542, Miss = 1065918, Miss_rate = 0.353, Pending_hits = 370186, Reservation_fails = 675179
	L1D_cache_core[6]: Access = 3007139, Miss = 1058328, Miss_rate = 0.352, Pending_hits = 366964, Reservation_fails = 663149
	L1D_cache_core[7]: Access = 3000006, Miss = 1056940, Miss_rate = 0.352, Pending_hits = 366806, Reservation_fails = 671922
	L1D_cache_core[8]: Access = 3007649, Miss = 1061091, Miss_rate = 0.353, Pending_hits = 366892, Reservation_fails = 651441
	L1D_cache_core[9]: Access = 2998041, Miss = 1056099, Miss_rate = 0.352, Pending_hits = 366219, Reservation_fails = 668154
	L1D_cache_core[10]: Access = 3001656, Miss = 1058748, Miss_rate = 0.353, Pending_hits = 365917, Reservation_fails = 665703
	L1D_cache_core[11]: Access = 3002015, Miss = 1056975, Miss_rate = 0.352, Pending_hits = 366556, Reservation_fails = 663720
	L1D_cache_core[12]: Access = 3005142, Miss = 1058902, Miss_rate = 0.352, Pending_hits = 367524, Reservation_fails = 653657
	L1D_cache_core[13]: Access = 3007114, Miss = 1061295, Miss_rate = 0.353, Pending_hits = 367016, Reservation_fails = 656210
	L1D_cache_core[14]: Access = 2998854, Miss = 1056171, Miss_rate = 0.352, Pending_hits = 363926, Reservation_fails = 655960
	L1D_cache_core[15]: Access = 2992692, Miss = 1057010, Miss_rate = 0.353, Pending_hits = 365074, Reservation_fails = 661629
	L1D_cache_core[16]: Access = 2994601, Miss = 1054588, Miss_rate = 0.352, Pending_hits = 362659, Reservation_fails = 640530
	L1D_cache_core[17]: Access = 3007572, Miss = 1061840, Miss_rate = 0.353, Pending_hits = 368030, Reservation_fails = 658936
	L1D_cache_core[18]: Access = 2997004, Miss = 1060763, Miss_rate = 0.354, Pending_hits = 366999, Reservation_fails = 658986
	L1D_cache_core[19]: Access = 2995223, Miss = 1057531, Miss_rate = 0.353, Pending_hits = 366061, Reservation_fails = 675246
	L1D_cache_core[20]: Access = 2995500, Miss = 1057306, Miss_rate = 0.353, Pending_hits = 365247, Reservation_fails = 662381
	L1D_cache_core[21]: Access = 3011554, Miss = 1062370, Miss_rate = 0.353, Pending_hits = 367232, Reservation_fails = 662521
	L1D_cache_core[22]: Access = 2995875, Miss = 1055752, Miss_rate = 0.352, Pending_hits = 365440, Reservation_fails = 656109
	L1D_cache_core[23]: Access = 3006710, Miss = 1058472, Miss_rate = 0.352, Pending_hits = 366759, Reservation_fails = 666011
	L1D_cache_core[24]: Access = 3022110, Miss = 1064576, Miss_rate = 0.352, Pending_hits = 368607, Reservation_fails = 673319
	L1D_cache_core[25]: Access = 2996653, Miss = 1056611, Miss_rate = 0.353, Pending_hits = 365066, Reservation_fails = 655572
	L1D_cache_core[26]: Access = 3009092, Miss = 1059474, Miss_rate = 0.352, Pending_hits = 365811, Reservation_fails = 654926
	L1D_cache_core[27]: Access = 2998453, Miss = 1057454, Miss_rate = 0.353, Pending_hits = 366256, Reservation_fails = 655278
	L1D_cache_core[28]: Access = 3007709, Miss = 1060079, Miss_rate = 0.352, Pending_hits = 368785, Reservation_fails = 661383
	L1D_cache_core[29]: Access = 3003345, Miss = 1058797, Miss_rate = 0.353, Pending_hits = 365811, Reservation_fails = 652636
	L1D_total_cache_accesses = 90087830
	L1D_total_cache_misses = 31765788
	L1D_total_cache_miss_rate = 0.3526
	L1D_total_cache_pending_hits = 10995087
	L1D_total_cache_reservation_fails = 19843304
	L1D_cache_data_port_util = 0.290
	L1D_cache_fill_port_util = 0.195
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36858859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10995087
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12287494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19056879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19478150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10995087
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10468096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 786425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 79619590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10468240

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 16376454
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2680425
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 786425
ctas_completed 235080, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
117232, 120763, 121094, 121001, 122862, 121761, 121873, 122703, 117957, 123034, 122561, 122902, 121839, 121830, 121683, 121195, 118301, 122206, 122984, 122395, 122713, 121742, 121633, 122691, 118853, 122618, 121593, 122485, 122443, 121374, 120974, 122292, 
gpgpu_n_tot_thrd_icount = 3730385184
gpgpu_n_tot_w_icount = 116574537
gpgpu_n_stall_shd_mem = 17492130
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31765644
gpgpu_n_mem_write_global = 10468240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 362173507
gpgpu_n_store_insn = 73193665
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 220661760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7621712
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9870418
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19000668	W0_Idle:2207747	W0_Scoreboard:514466580	W1:8252453	W2:4301465	W3:2236198	W4:1756081	W5:1226471	W6:1089325	W7:821108	W8:709022	W9:595914	W10:532746	W11:436786	W12:390819	W13:334119	W14:309607	W15:302759	W16:324724	W17:241214	W18:229715	W19:235515	W20:253445	W21:259671	W22:310614	W23:346754	W24:389761	W25:427763	W26:601478	W27:732372	W28:976601	W29:1382339	W30:2351717	W31:4511871	W32:79704110
single_issue_nums: WS0:28848262	WS1:29287309	WS2:29238243	WS3:29200723	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 254125152 {8:31765644,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 418729600 {40:10468240,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1270625760 {40:31765644,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 83745920 {8:10468240,}
maxmflatency = 3430 
max_icnt2mem_latency = 1868 
maxmrqlatency = 2411 
max_icnt2sh_latency = 201 
averagemflatency = 409 
avg_icnt2mem_latency = 74 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 7 
mrq_lat_table:7261175 	831841 	1262924 	2089893 	4168380 	5277206 	4825068 	3046941 	946220 	94634 	2686 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7375427 	28310642 	6300303 	236393 	11119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	30573348 	8109932 	1668458 	1448074 	430011 	4061 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	23564767 	7483805 	5298758 	3835968 	1784817 	263090 	2679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	5131 	280 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8254      8151      8061      8167      7617      7435      8157      7310      7812      8191      7962      8097      7940      8177      7750      8316 
dram[1]:      8261      8144      8054      8046      7689      7927      8186      8199      8185      7526      8031      8039      8162      8170      8112      8326 
dram[2]:      8252      8166      8154      8071      7532      7539      8177      7572      7801      8192      7908      8014      8158      7975      8369      7980 
dram[3]:      7960      8161      8102      8157      7278      7557      7492      8247      7828      8169      8013      8057      8178      8161      7975      8350 
dram[4]:      8262      8128      8086      8082      7920      7666      8160      8115      8169      7806      8111      8064      8115      8097      7803      8284 
dram[5]:      8085      8296      8240      8246      7561      7231      7975      7963      8157      7867      8044      8090      8090      8114      8271      8042 
dram[6]:      8254      8250      7992      8144      7523      7905      7744      7614      7548      8180      8086      8068      8116      8122      8298      8246 
dram[7]:      8285      8122      8001      8129      7539      7536      7489      8133      8159      8156      8068      8082      8117      8134      8001      8275 
dram[8]:      8088      8040      7980      8172      7579      7897      8088      8103      8178      8171      7973      8030      7944      7910      8293      8297 
dram[9]:      8348      8389      8206      7090      7534      7903      8089      8087      7930      7880      8045      7970      8082      8139      8360      8141 
dram[10]:      8375      7983      8114      7979      7885      7228      8101      7547      7544      8165      7792      7803      8016      8030      7786      7791 
dram[11]:      8009      7187      8108      8145      7576      7587      8087      7891      7930      8193      7933      7991      8065      8001      8342      8304 
average row accesses per activate:
dram[0]:  5.031692  5.134197  5.011365  5.067769  5.051810  5.158065  4.664682  4.785654  4.966556  5.031957  5.087986  5.118091  5.052781  5.258414  5.068151  5.222373 
dram[1]:  5.057707  5.292109  5.057181  5.052649  4.986734  5.007929  4.777164  4.842546  4.968762  5.072087  5.110137  5.203272  5.139210  5.260991  5.098603  5.188656 
dram[2]:  5.297753  5.398971  4.928173  5.040487  4.875179  5.106541  4.875253  4.954202  4.982345  4.963969  5.077848  5.184547  5.011211  5.127679  5.060785  5.113973 
dram[3]:  5.274162  5.332524  4.861669  5.003162  5.068669  5.089345  4.815854  5.185416  4.946386  5.028345  5.109758  5.147204  5.101544  5.179208  5.066333  5.198740 
dram[4]:  5.141987  5.284975  4.917278  4.960942  5.085247  5.032224  4.980887  5.017176  5.020114  5.012740  5.200646  5.113153  5.161479  5.114603  5.242746  5.148547 
dram[5]:  5.169821  5.273216  5.017438  5.075901  5.042876  5.119065  5.033082  5.042794  4.849258  4.980293  5.074671  5.174726  5.056312  5.218707  5.147758  5.108274 
dram[6]:  5.308133  5.271625  4.961611  4.995814  4.899557  5.137204  4.981147  5.033597  4.929503  5.033673  5.211025  5.190011  5.123273  5.059855  5.017871  5.121170 
dram[7]:  5.263288  5.231704  4.948792  4.972374  5.057246  5.119906  4.942502  4.856528  4.892067  4.960581  5.156996  5.277359  5.050640  5.098337  5.081114  5.166015 
dram[8]:  5.231380  5.185763  4.969903  5.024920  5.021257  5.029598  4.774042  4.925120  4.932359  5.144425  5.081536  5.341350  5.111085  5.198840  5.135544  5.028996 
dram[9]:  5.171020  5.128421  4.974689  5.055062  5.035895  5.004897  4.892292  4.875358  5.103483  5.136299  5.164166  5.039940  5.262005  5.226321  5.125751  5.094818 
dram[10]:  5.111655  5.075680  4.916994  5.109533  5.042408  5.081521  4.775503  4.997853  4.909117  5.238378  5.009333  5.115817  5.166181  5.227972  5.049971  5.165434 
dram[11]:  5.002473  5.265174  5.010818  5.076029  5.041360  5.216488  4.784624  4.912286  4.916168  5.087263  5.122600  5.328368  5.048393  5.139689  5.046217  5.218740 
average row locality = 29807028/5879783 = 5.069409
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    147990    147794    148547    149109    148207    148638    150256    149877    148221    148575    147661    148156    147585    147243    147247    147408 
dram[1]:    147934    147011    148791    148963    149161    149328    149413    150421    148465    148030    148017    147825    147153    147048    147576    147476 
dram[2]:    146259    146140    149193    148974    149577    148735    149394    148738    148103    148819    147837    147953    147991    147902    147879    147955 
dram[3]:    146324    146711    150034    149465    147968    148396    149259    147236    148196    148383    147661    148125    146913    147520    147653    147203 
dram[4]:    147366    147109    149606    149320    148350    149158    147463    147747    148091    148227    147401    148628    147008    147946    147132    147818 
dram[5]:    147295    146862    148260    148713    148224    148607    147497    148179    148698    148750    148047    147940    147458    147174    147109    147775 
dram[6]:    146784    146901    148968    149144    149766    148142    147492    148231    148517    148439    147627    147855    147590    148140    147833    147653 
dram[7]:    146568    147416    148560    148887    147927    148522    147969    149768    148493    148886    147467    147467    147928    148041    147825    147578 
dram[8]:    146552    147360    149061    149117    148320    148689    149379    148945    148360    147538    148275    146912    147259    147142    147357    148794 
dram[9]:    146987    148237    148940    149226    148060    149146    148403    149584    147259    147621    147545    148868    146493    147217    147413    147769 
dram[10]:    147435    148571    149468    148657    148423    148687    149480    148793    148878    147481    148460    148457    147101    147291    148417    147977 
dram[11]:    148601    147301    148973    148868    148367    147567    149156    149692    148852    148112    147943    147404    147761    147758    148393    147247 
total dram reads = 28440363
bank skew: 150421/146140 = 1.03
chip skew: 2373576/2366588 = 1.00
number of total write accesses:
dram[0]:     23166     23205     23017     23121     23191     23249     23457     23464     23180     23275     23091     23098     23163     23212     23025     23107 
dram[1]:     23196     23025     23134     23074     23266     23362     23357     23378     23177     23126     23113     23099     23130     23130     23134     23021 
dram[2]:     22958     23048     23201     23168     23377     23309     23306     23212     23128     23202     23170     23216     23194     23191     23095     23115 
dram[3]:     23030     23160     23300     23254     23178     23320     23294     22998     23183     23219     23208     23267     23003     23143     23156     23034 
dram[4]:     23283     23166     23252     23259     23130     23225     23106     23094     23214     23270     23201     23312     23101     23255     22982     23075 
dram[5]:     23154     23052     23169     23191     23163     23081     23137     23201     23268     23270     23211     23238     23159     23041     22979     23083 
dram[6]:     23015     23145     23199     23192     23245     23130     23106     23179     23263     23293     23107     23116     23047     23194     23155     23136 
dram[7]:     23096     23135     23074     23197     23178     23282     23123     23323     23222     23231     23119     23144     23078     23069     23068     23038 
dram[8]:     23038     23222     23167     23135     23133     23137     23350     23195     23282     23209     23305     23082     23108     23093     23002     23196 
dram[9]:     23093     23218     23113     23167     23144     23307     23158     23332     23147     23134     23049     23166     23092     23140     23092     23097 
dram[10]:     23067     23201     23128     23032     23232     23206     23379     23350     23346     23107     23315     23175     23045     23085     23105     23007 
dram[11]:     23228     23068     23057     23029     23280     23146     23375     23461     23320     23151     23153     23081     23182     23131     23107     23048 
total dram writes = 4448301
bank skew: 23464/22958 = 1.02
chip skew: 371021/370377 = 1.00
average mf latency per bank:
dram[0]:        509       521       515       527       514       526       513       528       515       527       505       529       509       517       505       523
dram[1]:        514       520       518       521       516       523       518       531       517       526       517       526       510       519       515       519
dram[2]:        513       520       518       523       516       521       522       527       522       526       516       528       512       520       514       520
dram[3]:        515       531       518       538       519       534       522       535       515       535       515       532       511       532       517       532
dram[4]:        506       522       514       528       509       529       514       532       512       524       506       520       504       518       507       522
dram[5]:        513       518       519       526       518       527       521       531       517       523       512       517       513       520       513       521
dram[6]:        518       522       520       527       518       522       525       532       517       527       511       521       511       521       516       524
dram[7]:        512       532       523       543       518       535       522       543       524       538       514       529       513       531       514       532
dram[8]:        505       523       513       527       512       527       511       530       509       528       504       525       508       526       507       525
dram[9]:        518       522       520       530       520       526       522       526       523       528       517       525      1410       522       517       520
dram[10]:        515       524       523       529       519       532       520       529       521       527       513       522       511       519       518       524
dram[11]:        517       530       520       537       522       540       522       542       521       540       514       532       514       532       519       534
maximum mf latency per bank:
dram[0]:       3309      3370      3130      3127      2786      3024      2789      2823      2862      3044      2505      2403      2371      2469      2499      2521
dram[1]:       3046      3041      3037      3058      2836      2728      3000      2819      2986      2965      2610      2714      2365      2561      2873      2855
dram[2]:       2892      2868      3127      3219      2908      2692      3012      3080      2777      2973      2577      2591      2582      2576      2692      2616
dram[3]:       3042      3063      3040      3102      2849      2822      2757      2813      2996      2839      2787      2992      2333      2450      2595      2600
dram[4]:       2988      3025      2823      2902      2933      2948      2846      3028      2776      2788      2325      2664      2349      2672      2340      2387
dram[5]:       2740      2984      2980      3292      2744      2759      2841      2899      2875      2909      2623      2656      2324      2429      2602      2801
dram[6]:       2913      2816      3181      3184      3191      2892      2926      3248      2875      2704      2506      2510      2611      2646      2726      2652
dram[7]:       3182      3192      3149      3334      2922      2929      3211      2801      3160      3177      3044      2874      2520      2687      2366      2581
dram[8]:       3294      2800      2873      3229      3180      3182      2745      2846      2869      2804      2624      2550      2656      2756      2545      2498
dram[9]:       3037      3042      3065      3141      3159      3025      2971      3070      2991      2794      2676      2660      2786      2656      2406      2342
dram[10]:       3045      3048      3029      2979      2980      2895      2937      2916      3025      2995      2634      2612      2692      2676      2649      2813
dram[11]:       2956      2997      3076      3110      2758      3098      2944      3430      3193      3003      2404      2484      2541      2860      2780      2835

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14072735 n_nop=10428435 n_act=493450 n_pre=493434 n_ref_event=0 n_req=2486743 n_rd=2372514 n_rd_L2_A=0 n_write=0 n_wr_bk=371021 bw_util=0.7798
n_activity=13690631 dram_eff=0.8016
bk0: 147990a 9061320i bk1: 147794a 9009880i bk2: 148547a 8986368i bk3: 149109a 8874779i bk4: 148207a 9014880i bk5: 148638a 8894783i bk6: 150256a 8854094i bk7: 149877a 8783296i bk8: 148221a 9081287i bk9: 148575a 9030443i bk10: 147661a 9119847i bk11: 148156a 8921157i bk12: 147585a 9079553i bk13: 147243a 9050793i bk14: 147247a 9148259i bk15: 147408a 9062513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801571
Row_Buffer_Locality_read = 0.823818
Row_Buffer_Locality_write = 0.339502
Bank_Level_Parallism = 6.182914
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.252086
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.779816 
total_CMD = 14072735 
util_bw = 10974140 
Wasted_Col = 2357746 
Wasted_Row = 210771 
Idle = 530078 

BW Util Bottlenecks: 
RCDc_limit = 2285223 
RCDWRc_limit = 278355 
WTRc_limit = 1542031 
RTWc_limit = 2730063 
CCDLc_limit = 1294013 
rwq = 0 
CCDLc_limit_alone = 983668 
WTRc_limit_alone = 1452285 
RTWc_limit_alone = 2509464 

Commands details: 
total_CMD = 14072735 
n_nop = 10428435 
Read = 2372514 
Write = 0 
L2_Alloc = 0 
L2_WB = 371021 
n_act = 493450 
n_pre = 493434 
n_ref = 0 
n_req = 2486743 
total_req = 2743535 

Dual Bus Interface Util: 
issued_total_row = 986884 
issued_total_col = 2743535 
Row_Bus_Util =  0.070127 
CoL_Bus_Util = 0.194954 
Either_Row_CoL_Bus_Util = 0.258962 
Issued_on_Two_Bus_Simul_Util = 0.006120 
issued_two_Eff = 0.023631 
queue_avg = 26.366520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.3665
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14072735 n_nop=10433067 n_act=490913 n_pre=490897 n_ref_event=0 n_req=2486635 n_rd=2372612 n_rd_L2_A=0 n_write=0 n_wr_bk=370722 bw_util=0.7798
n_activity=13691366 dram_eff=0.8015
bk0: 147934a 9047569i bk1: 147011a 9057084i bk2: 148791a 9007218i bk3: 148963a 8886251i bk4: 149161a 8958634i bk5: 149328a 8811248i bk6: 149413a 8896068i bk7: 150421a 8766453i bk8: 148465a 9097687i bk9: 148030a 9073725i bk10: 148017a 9107515i bk11: 147825a 9027619i bk12: 147153a 9205436i bk13: 147048a 9070990i bk14: 147576a 9094854i bk15: 147476a 9065409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802583
Row_Buffer_Locality_read = 0.824795
Row_Buffer_Locality_write = 0.340387
Bank_Level_Parallism = 6.171960
Bank_Level_Parallism_Col = 4.764012
Bank_Level_Parallism_Ready = 2.254532
write_to_read_ratio_blp_rw_average = 0.254390
GrpLevelPara = 2.981995 

BW Util details:
bwutil = 0.779759 
total_CMD = 14072735 
util_bw = 10973336 
Wasted_Col = 2348411 
Wasted_Row = 215656 
Idle = 535332 

BW Util Bottlenecks: 
RCDc_limit = 2266988 
RCDWRc_limit = 275787 
WTRc_limit = 1533567 
RTWc_limit = 2741532 
CCDLc_limit = 1291681 
rwq = 0 
CCDLc_limit_alone = 977223 
WTRc_limit_alone = 1443197 
RTWc_limit_alone = 2517444 

Commands details: 
total_CMD = 14072735 
n_nop = 10433067 
Read = 2372612 
Write = 0 
L2_Alloc = 0 
L2_WB = 370722 
n_act = 490913 
n_pre = 490897 
n_ref = 0 
n_req = 2486635 
total_req = 2743334 

Dual Bus Interface Util: 
issued_total_row = 981810 
issued_total_col = 2743334 
Row_Bus_Util =  0.069767 
CoL_Bus_Util = 0.194940 
Either_Row_CoL_Bus_Util = 0.258633 
Issued_on_Two_Bus_Simul_Util = 0.006074 
issued_two_Eff = 0.023485 
queue_avg = 26.295595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.2956
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14072735 n_nop=10433060 n_act=491410 n_pre=491394 n_ref_event=0 n_req=2485443 n_rd=2371449 n_rd_L2_A=0 n_write=0 n_wr_bk=370890 bw_util=0.7795
n_activity=13680124 dram_eff=0.8018
bk0: 146259a 9236245i bk1: 146140a 9160116i bk2: 149193a 8940972i bk3: 148974a 8880743i bk4: 149577a 8857102i bk5: 148735a 8881301i bk6: 149394a 8956904i bk7: 148738a 8970304i bk8: 148103a 9111415i bk9: 148819a 8976651i bk10: 147837a 9135778i bk11: 147953a 8983088i bk12: 147991a 9099096i bk13: 147902a 8981073i bk14: 147879a 9080937i bk15: 147955a 8960700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802288
Row_Buffer_Locality_read = 0.824593
Row_Buffer_Locality_write = 0.338272
Bank_Level_Parallism = 6.171782
Bank_Level_Parallism_Col = 4.758325
Bank_Level_Parallism_Ready = 2.251266
write_to_read_ratio_blp_rw_average = 0.253463
GrpLevelPara = 2.982988 

BW Util details:
bwutil = 0.779476 
total_CMD = 14072735 
util_bw = 10969356 
Wasted_Col = 2342000 
Wasted_Row = 217874 
Idle = 543505 

BW Util Bottlenecks: 
RCDc_limit = 2270266 
RCDWRc_limit = 275415 
WTRc_limit = 1536469 
RTWc_limit = 2695400 
CCDLc_limit = 1275454 
rwq = 0 
CCDLc_limit_alone = 967326 
WTRc_limit_alone = 1447780 
RTWc_limit_alone = 2475961 

Commands details: 
total_CMD = 14072735 
n_nop = 10433060 
Read = 2371449 
Write = 0 
L2_Alloc = 0 
L2_WB = 370890 
n_act = 491410 
n_pre = 491394 
n_ref = 0 
n_req = 2485443 
total_req = 2742339 

Dual Bus Interface Util: 
issued_total_row = 982804 
issued_total_col = 2742339 
Row_Bus_Util =  0.069837 
CoL_Bus_Util = 0.194869 
Either_Row_CoL_Bus_Util = 0.258633 
Issued_on_Two_Bus_Simul_Util = 0.006073 
issued_two_Eff = 0.023482 
queue_avg = 26.131601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.1316
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14072735 n_nop=10443388 n_act=488028 n_pre=488012 n_ref_event=0 n_req=2480941 n_rd=2367047 n_rd_L2_A=0 n_write=0 n_wr_bk=370747 bw_util=0.7782
n_activity=13683361 dram_eff=0.8003
bk0: 146324a 9219475i bk1: 146711a 9097938i bk2: 150034a 8879573i bk3: 149465a 8834010i bk4: 147968a 9022719i bk5: 148396a 8890247i bk6: 149259a 8974064i bk7: 147236a 9109502i bk8: 148196a 9099378i bk9: 148383a 9021709i bk10: 147661a 9141422i bk11: 148125a 8965515i bk12: 146913a 9173293i bk13: 147520a 9050012i bk14: 147653a 9073397i bk15: 147203a 9087978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803292
Row_Buffer_Locality_read = 0.825519
Row_Buffer_Locality_write = 0.341361
Bank_Level_Parallism = 6.139591
Bank_Level_Parallism_Col = 4.749173
Bank_Level_Parallism_Ready = 2.249160
write_to_read_ratio_blp_rw_average = 0.254075
GrpLevelPara = 2.975224 

BW Util details:
bwutil = 0.778184 
total_CMD = 14072735 
util_bw = 10951176 
Wasted_Col = 2357801 
Wasted_Row = 221377 
Idle = 542381 

BW Util Bottlenecks: 
RCDc_limit = 2269016 
RCDWRc_limit = 274683 
WTRc_limit = 1529263 
RTWc_limit = 2720196 
CCDLc_limit = 1280219 
rwq = 0 
CCDLc_limit_alone = 973789 
WTRc_limit_alone = 1441971 
RTWc_limit_alone = 2501058 

Commands details: 
total_CMD = 14072735 
n_nop = 10443388 
Read = 2367047 
Write = 0 
L2_Alloc = 0 
L2_WB = 370747 
n_act = 488028 
n_pre = 488012 
n_ref = 0 
n_req = 2480941 
total_req = 2737794 

Dual Bus Interface Util: 
issued_total_row = 976040 
issued_total_col = 2737794 
Row_Bus_Util =  0.069357 
CoL_Bus_Util = 0.194546 
Either_Row_CoL_Bus_Util = 0.257899 
Issued_on_Two_Bus_Simul_Util = 0.006004 
issued_two_Eff = 0.023279 
queue_avg = 25.986956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.987
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14072735 n_nop=10442389 n_act=487940 n_pre=487924 n_ref_event=0 n_req=2482239 n_rd=2368370 n_rd_L2_A=0 n_write=0 n_wr_bk=370925 bw_util=0.7786
n_activity=13685239 dram_eff=0.8007
bk0: 147366a 9125181i bk1: 147109a 9065514i bk2: 149606a 8933293i bk3: 149320a 8800126i bk4: 148350a 9044922i bk5: 149158a 8835704i bk6: 147463a 9131555i bk7: 147747a 9020986i bk8: 148091a 9149301i bk9: 148227a 8971342i bk10: 147401a 9158208i bk11: 148628a 8892167i bk12: 147008a 9177453i bk13: 147946a 8955368i bk14: 147132a 9179817i bk15: 147818a 9001448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803431
Row_Buffer_Locality_read = 0.825618
Row_Buffer_Locality_write = 0.341946
Bank_Level_Parallism = 6.154905
Bank_Level_Parallism_Col = 4.758488
Bank_Level_Parallism_Ready = 2.255780
write_to_read_ratio_blp_rw_average = 0.254006
GrpLevelPara = 2.972604 

BW Util details:
bwutil = 0.778611 
total_CMD = 14072735 
util_bw = 10957180 
Wasted_Col = 2353776 
Wasted_Row = 219041 
Idle = 542738 

BW Util Bottlenecks: 
RCDc_limit = 2262936 
RCDWRc_limit = 275526 
WTRc_limit = 1528917 
RTWc_limit = 2710678 
CCDLc_limit = 1293244 
rwq = 0 
CCDLc_limit_alone = 982302 
WTRc_limit_alone = 1439425 
RTWc_limit_alone = 2489228 

Commands details: 
total_CMD = 14072735 
n_nop = 10442389 
Read = 2368370 
Write = 0 
L2_Alloc = 0 
L2_WB = 370925 
n_act = 487940 
n_pre = 487924 
n_ref = 0 
n_req = 2482239 
total_req = 2739295 

Dual Bus Interface Util: 
issued_total_row = 975864 
issued_total_col = 2739295 
Row_Bus_Util =  0.069344 
CoL_Bus_Util = 0.194653 
Either_Row_CoL_Bus_Util = 0.257970 
Issued_on_Two_Bus_Simul_Util = 0.006027 
issued_two_Eff = 0.023362 
queue_avg = 26.021666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.0217
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14072735 n_nop=10445016 n_act=487791 n_pre=487775 n_ref_event=0 n_req=2480050 n_rd=2366588 n_rd_L2_A=0 n_write=0 n_wr_bk=370397 bw_util=0.778
n_activity=13691428 dram_eff=0.7996
bk0: 147295a 9144888i bk1: 146862a 9075941i bk2: 148260a 9045251i bk3: 148713a 8904746i bk4: 148224a 8987867i bk5: 148607a 8909738i bk6: 147497a 9147593i bk7: 148179a 9030383i bk8: 148698a 9057668i bk9: 148750a 8965900i bk10: 148047a 9107301i bk11: 147940a 9022666i bk12: 147458a 9125382i bk13: 147174a 9054362i bk14: 147109a 9182994i bk15: 147775a 9037447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803317
Row_Buffer_Locality_read = 0.825468
Row_Buffer_Locality_write = 0.341295
Bank_Level_Parallism = 6.128493
Bank_Level_Parallism_Col = 4.730561
Bank_Level_Parallism_Ready = 2.242764
write_to_read_ratio_blp_rw_average = 0.253404
GrpLevelPara = 2.973621 

BW Util details:
bwutil = 0.777954 
total_CMD = 14072735 
util_bw = 10947940 
Wasted_Col = 2361381 
Wasted_Row = 222055 
Idle = 541359 

BW Util Bottlenecks: 
RCDc_limit = 2276501 
RCDWRc_limit = 274024 
WTRc_limit = 1525702 
RTWc_limit = 2703628 
CCDLc_limit = 1285003 
rwq = 0 
CCDLc_limit_alone = 979196 
WTRc_limit_alone = 1437014 
RTWc_limit_alone = 2486509 

Commands details: 
total_CMD = 14072735 
n_nop = 10445016 
Read = 2366588 
Write = 0 
L2_Alloc = 0 
L2_WB = 370397 
n_act = 487791 
n_pre = 487775 
n_ref = 0 
n_req = 2480050 
total_req = 2736985 

Dual Bus Interface Util: 
issued_total_row = 975566 
issued_total_col = 2736985 
Row_Bus_Util =  0.069323 
CoL_Bus_Util = 0.194488 
Either_Row_CoL_Bus_Util = 0.257784 
Issued_on_Two_Bus_Simul_Util = 0.006028 
issued_two_Eff = 0.023384 
queue_avg = 25.913084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9131
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14072735 n_nop=10439732 n_act=489086 n_pre=489070 n_ref_event=0 n_req=2482812 n_rd=2369082 n_rd_L2_A=0 n_write=0 n_wr_bk=370522 bw_util=0.7787
n_activity=13680372 dram_eff=0.801
bk0: 146784a 9235777i bk1: 146901a 9105562i bk2: 148968a 8968524i bk3: 149144a 8861055i bk4: 149766a 8910362i bk5: 148142a 8910900i bk6: 147492a 9119328i bk7: 148231a 8999659i bk8: 148517a 9093121i bk9: 148439a 9021159i bk10: 147627a 9197482i bk11: 147855a 9036579i bk12: 147590a 9183615i bk13: 148140a 8978072i bk14: 147833a 9077891i bk15: 147653a 8992611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803014
Row_Buffer_Locality_read = 0.825145
Row_Buffer_Locality_write = 0.342021
Bank_Level_Parallism = 6.137506
Bank_Level_Parallism_Col = 4.742681
Bank_Level_Parallism_Ready = 2.258327
write_to_read_ratio_blp_rw_average = 0.250627
GrpLevelPara = 2.979103 

BW Util details:
bwutil = 0.778698 
total_CMD = 14072735 
util_bw = 10958416 
Wasted_Col = 2346578 
Wasted_Row = 221579 
Idle = 546162 

BW Util Bottlenecks: 
RCDc_limit = 2270338 
RCDWRc_limit = 275054 
WTRc_limit = 1529052 
RTWc_limit = 2654995 
CCDLc_limit = 1265335 
rwq = 0 
CCDLc_limit_alone = 965796 
WTRc_limit_alone = 1440684 
RTWc_limit_alone = 2443824 

Commands details: 
total_CMD = 14072735 
n_nop = 10439732 
Read = 2369082 
Write = 0 
L2_Alloc = 0 
L2_WB = 370522 
n_act = 489086 
n_pre = 489070 
n_ref = 0 
n_req = 2482812 
total_req = 2739604 

Dual Bus Interface Util: 
issued_total_row = 978156 
issued_total_col = 2739604 
Row_Bus_Util =  0.069507 
CoL_Bus_Util = 0.194675 
Either_Row_CoL_Bus_Util = 0.258159 
Issued_on_Two_Bus_Simul_Util = 0.006023 
issued_two_Eff = 0.023330 
queue_avg = 26.183113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.1831
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14072735 n_nop=10437698 n_act=490382 n_pre=490366 n_ref_event=0 n_req=2483019 n_rd=2369302 n_rd_L2_A=0 n_write=0 n_wr_bk=370377 bw_util=0.7787
n_activity=13688126 dram_eff=0.8006
bk0: 146568a 9201342i bk1: 147416a 9061761i bk2: 148560a 8970112i bk3: 148887a 8826571i bk4: 147927a 9031986i bk5: 148522a 8883477i bk6: 147969a 9078719i bk7: 149768a 8860455i bk8: 148493a 9044351i bk9: 148886a 8984472i bk10: 147467a 9140189i bk11: 147467a 9074976i bk12: 147928a 9086523i bk13: 148041a 8978002i bk14: 147825a 9071184i bk15: 147578a 9041159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802509
Row_Buffer_Locality_read = 0.824710
Row_Buffer_Locality_write = 0.339940
Bank_Level_Parallism = 6.160976
Bank_Level_Parallism_Col = 4.754280
Bank_Level_Parallism_Ready = 2.261835
write_to_read_ratio_blp_rw_average = 0.252760
GrpLevelPara = 2.980100 

BW Util details:
bwutil = 0.778720 
total_CMD = 14072735 
util_bw = 10958716 
Wasted_Col = 2354343 
Wasted_Row = 222472 
Idle = 537204 

BW Util Bottlenecks: 
RCDc_limit = 2275011 
RCDWRc_limit = 277301 
WTRc_limit = 1532579 
RTWc_limit = 2693433 
CCDLc_limit = 1273322 
rwq = 0 
CCDLc_limit_alone = 967169 
WTRc_limit_alone = 1443711 
RTWc_limit_alone = 2476148 

Commands details: 
total_CMD = 14072735 
n_nop = 10437698 
Read = 2369302 
Write = 0 
L2_Alloc = 0 
L2_WB = 370377 
n_act = 490382 
n_pre = 490366 
n_ref = 0 
n_req = 2483019 
total_req = 2739679 

Dual Bus Interface Util: 
issued_total_row = 980748 
issued_total_col = 2739679 
Row_Bus_Util =  0.069691 
CoL_Bus_Util = 0.194680 
Either_Row_CoL_Bus_Util = 0.258304 
Issued_on_Two_Bus_Simul_Util = 0.006068 
issued_two_Eff = 0.023491 
queue_avg = 26.195312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.1953
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14072735 n_nop=10438054 n_act=490065 n_pre=490049 n_ref_event=0 n_req=2482993 n_rd=2369060 n_rd_L2_A=0 n_write=0 n_wr_bk=370654 bw_util=0.7787
n_activity=13684364 dram_eff=0.8008
bk0: 146552a 9205235i bk1: 147360a 9023887i bk2: 149061a 8960666i bk3: 149117a 8846419i bk4: 148320a 9033895i bk5: 148689a 8869349i bk6: 149379a 8966591i bk7: 148945a 8935773i bk8: 148360a 9083497i bk9: 147538a 9085518i bk10: 148275a 9066934i bk11: 146912a 9139254i bk12: 147259a 9182240i bk13: 147142a 9062877i bk14: 147357a 9157496i bk15: 148794a 8946802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802635
Row_Buffer_Locality_read = 0.824896
Row_Buffer_Locality_write = 0.339744
Bank_Level_Parallism = 6.142026
Bank_Level_Parallism_Col = 4.734815
Bank_Level_Parallism_Ready = 2.245553
write_to_read_ratio_blp_rw_average = 0.252499
GrpLevelPara = 2.971317 

BW Util details:
bwutil = 0.778730 
total_CMD = 14072735 
util_bw = 10958856 
Wasted_Col = 2359215 
Wasted_Row = 217673 
Idle = 536991 

BW Util Bottlenecks: 
RCDc_limit = 2273825 
RCDWRc_limit = 276876 
WTRc_limit = 1532535 
RTWc_limit = 2679699 
CCDLc_limit = 1290906 
rwq = 0 
CCDLc_limit_alone = 985506 
WTRc_limit_alone = 1442880 
RTWc_limit_alone = 2463954 

Commands details: 
total_CMD = 14072735 
n_nop = 10438054 
Read = 2369060 
Write = 0 
L2_Alloc = 0 
L2_WB = 370654 
n_act = 490065 
n_pre = 490049 
n_ref = 0 
n_req = 2482993 
total_req = 2739714 

Dual Bus Interface Util: 
issued_total_row = 980114 
issued_total_col = 2739714 
Row_Bus_Util =  0.069646 
CoL_Bus_Util = 0.194682 
Either_Row_CoL_Bus_Util = 0.258278 
Issued_on_Two_Bus_Simul_Util = 0.006050 
issued_two_Eff = 0.023426 
queue_avg = 25.928480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9285
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14072735 n_nop=10440388 n_act=488879 n_pre=488863 n_ref_event=0 n_req=2482454 n_rd=2368768 n_rd_L2_A=0 n_write=0 n_wr_bk=370449 bw_util=0.7786
n_activity=13689099 dram_eff=0.8004
bk0: 146987a 9197996i bk1: 148237a 8983846i bk2: 148940a 8992164i bk3: 149226a 8879175i bk4: 148060a 9028756i bk5: 149146a 8808203i bk6: 148403a 9033222i bk7: 149584a 8896800i bk8: 147259a 9162508i bk9: 147621a 9088636i bk10: 147545a 9198402i bk11: 148868a 8948420i bk12: 146493a 9223775i bk13: 147217a 9054338i bk14: 147413a 9150830i bk15: 147769a 9012394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803069
Row_Buffer_Locality_read = 0.825147
Row_Buffer_Locality_write = 0.343059
Bank_Level_Parallism = 6.136316
Bank_Level_Parallism_Col = 4.742272
Bank_Level_Parallism_Ready = 2.249858
write_to_read_ratio_blp_rw_average = 0.253255
GrpLevelPara = 2.975198 

BW Util details:
bwutil = 0.778588 
total_CMD = 14072735 
util_bw = 10956868 
Wasted_Col = 2359465 
Wasted_Row = 219462 
Idle = 536940 

BW Util Bottlenecks: 
RCDc_limit = 2268753 
RCDWRc_limit = 277281 
WTRc_limit = 1528981 
RTWc_limit = 2718778 
CCDLc_limit = 1274172 
rwq = 0 
CCDLc_limit_alone = 967883 
WTRc_limit_alone = 1440309 
RTWc_limit_alone = 2501161 

Commands details: 
total_CMD = 14072735 
n_nop = 10440388 
Read = 2368768 
Write = 0 
L2_Alloc = 0 
L2_WB = 370449 
n_act = 488879 
n_pre = 488863 
n_ref = 0 
n_req = 2482454 
total_req = 2739217 

Dual Bus Interface Util: 
issued_total_row = 977742 
issued_total_col = 2739217 
Row_Bus_Util =  0.069478 
CoL_Bus_Util = 0.194647 
Either_Row_CoL_Bus_Util = 0.258112 
Issued_on_Two_Bus_Simul_Util = 0.006012 
issued_two_Eff = 0.023294 
queue_avg = 26.062372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.0624
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14072735 n_nop=10430851 n_act=491759 n_pre=491743 n_ref_event=0 n_req=2487666 n_rd=2373576 n_rd_L2_A=0 n_write=0 n_wr_bk=370780 bw_util=0.78
n_activity=13680625 dram_eff=0.8024
bk0: 147435a 9147097i bk1: 148571a 8936951i bk2: 149468a 8912545i bk3: 148657a 8856894i bk4: 148423a 8964995i bk5: 148687a 8852697i bk6: 149480a 8939539i bk7: 148793a 8961636i bk8: 148878a 9058130i bk9: 147481a 9132142i bk10: 148460a 9079034i bk11: 148457a 8944722i bk12: 147101a 9214406i bk13: 147291a 9007280i bk14: 148417a 9052375i bk15: 147977a 9018112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802324
Row_Buffer_Locality_read = 0.824345
Row_Buffer_Locality_write = 0.344202
Bank_Level_Parallism = 6.180855
Bank_Level_Parallism_Col = 4.770457
Bank_Level_Parallism_Ready = 2.257232
write_to_read_ratio_blp_rw_average = 0.252914
GrpLevelPara = 2.986315 

BW Util details:
bwutil = 0.780049 
total_CMD = 14072735 
util_bw = 10977424 
Wasted_Col = 2336726 
Wasted_Row = 217643 
Idle = 540942 

BW Util Bottlenecks: 
RCDc_limit = 2262974 
RCDWRc_limit = 274461 
WTRc_limit = 1545745 
RTWc_limit = 2671134 
CCDLc_limit = 1266309 
rwq = 0 
CCDLc_limit_alone = 964964 
WTRc_limit_alone = 1457538 
RTWc_limit_alone = 2457996 

Commands details: 
total_CMD = 14072735 
n_nop = 10430851 
Read = 2373576 
Write = 0 
L2_Alloc = 0 
L2_WB = 370780 
n_act = 491759 
n_pre = 491743 
n_ref = 0 
n_req = 2487666 
total_req = 2744356 

Dual Bus Interface Util: 
issued_total_row = 983502 
issued_total_col = 2744356 
Row_Bus_Util =  0.069887 
CoL_Bus_Util = 0.195012 
Either_Row_CoL_Bus_Util = 0.258790 
Issued_on_Two_Bus_Simul_Util = 0.006109 
issued_two_Eff = 0.023607 
queue_avg = 26.299358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.2994
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14072735 n_nop=10435196 n_act=490176 n_pre=490160 n_ref_event=0 n_req=2486033 n_rd=2371995 n_rd_L2_A=0 n_write=0 n_wr_bk=370817 bw_util=0.7796
n_activity=13683991 dram_eff=0.8018
bk0: 148601a 9030995i bk1: 147301a 9089226i bk2: 148973a 9000574i bk3: 148868a 8903283i bk4: 148367a 9000292i bk5: 147567a 8975111i bk6: 149156a 8984426i bk7: 149692a 8857941i bk8: 148852a 9041263i bk9: 148112a 9008896i bk10: 147943a 9138278i bk11: 147404a 9067307i bk12: 147761a 9089743i bk13: 147758a 8978852i bk14: 148393a 9046670i bk15: 147247a 9059379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802831
Row_Buffer_Locality_read = 0.824748
Row_Buffer_Locality_write = 0.346972
Bank_Level_Parallism = 6.167192
Bank_Level_Parallism_Col = 4.760235
Bank_Level_Parallism_Ready = 2.261209
write_to_read_ratio_blp_rw_average = 0.252552
GrpLevelPara = 2.981354 

BW Util details:
bwutil = 0.779610 
total_CMD = 14072735 
util_bw = 10971248 
Wasted_Col = 2342154 
Wasted_Row = 219295 
Idle = 540038 

BW Util Bottlenecks: 
RCDc_limit = 2259271 
RCDWRc_limit = 273454 
WTRc_limit = 1524357 
RTWc_limit = 2694473 
CCDLc_limit = 1268405 
rwq = 0 
CCDLc_limit_alone = 964455 
WTRc_limit_alone = 1435758 
RTWc_limit_alone = 2479122 

Commands details: 
total_CMD = 14072735 
n_nop = 10435196 
Read = 2371995 
Write = 0 
L2_Alloc = 0 
L2_WB = 370817 
n_act = 490176 
n_pre = 490160 
n_ref = 0 
n_req = 2486033 
total_req = 2742812 

Dual Bus Interface Util: 
issued_total_row = 980336 
issued_total_col = 2742812 
Row_Bus_Util =  0.069662 
CoL_Bus_Util = 0.194903 
Either_Row_CoL_Bus_Util = 0.258481 
Issued_on_Two_Bus_Simul_Util = 0.006083 
issued_two_Eff = 0.023535 
queue_avg = 26.278404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.2784

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1745093, Miss = 1185716, Miss_rate = 0.679, Pending_hits = 49114, Reservation_fails = 3422
L2_cache_bank[1]: Access = 1733489, Miss = 1186801, Miss_rate = 0.685, Pending_hits = 8291, Reservation_fails = 2246
L2_cache_bank[2]: Access = 1724801, Miss = 1186510, Miss_rate = 0.688, Pending_hits = 8242, Reservation_fails = 3263
L2_cache_bank[3]: Access = 1720640, Miss = 1186106, Miss_rate = 0.689, Pending_hits = 8388, Reservation_fails = 3779
L2_cache_bank[4]: Access = 1727478, Miss = 1186236, Miss_rate = 0.687, Pending_hits = 8380, Reservation_fails = 2813
L2_cache_bank[5]: Access = 1722991, Miss = 1185216, Miss_rate = 0.688, Pending_hits = 8489, Reservation_fails = 873
L2_cache_bank[6]: Access = 1727597, Miss = 1184012, Miss_rate = 0.685, Pending_hits = 8082, Reservation_fails = 2161
L2_cache_bank[7]: Access = 1774359, Miss = 1183044, Miss_rate = 0.667, Pending_hits = 8563, Reservation_fails = 1121
L2_cache_bank[8]: Access = 1739728, Miss = 1182419, Miss_rate = 0.680, Pending_hits = 49120, Reservation_fails = 2249
L2_cache_bank[9]: Access = 1737362, Miss = 1185953, Miss_rate = 0.683, Pending_hits = 8747, Reservation_fails = 3876
L2_cache_bank[10]: Access = 1727630, Miss = 1182591, Miss_rate = 0.685, Pending_hits = 8496, Reservation_fails = 2032
L2_cache_bank[11]: Access = 1719542, Miss = 1184002, Miss_rate = 0.689, Pending_hits = 8162, Reservation_fails = 2314
L2_cache_bank[12]: Access = 1724177, Miss = 1184579, Miss_rate = 0.687, Pending_hits = 8194, Reservation_fails = 1950
L2_cache_bank[13]: Access = 1722291, Miss = 1184508, Miss_rate = 0.688, Pending_hits = 8335, Reservation_fails = 1615
L2_cache_bank[14]: Access = 1727804, Miss = 1182742, Miss_rate = 0.685, Pending_hits = 8413, Reservation_fails = 2140
L2_cache_bank[15]: Access = 1782840, Miss = 1186565, Miss_rate = 0.666, Pending_hits = 8729, Reservation_fails = 2953
L2_cache_bank[16]: Access = 1738253, Miss = 1184564, Miss_rate = 0.681, Pending_hits = 48902, Reservation_fails = 1779
L2_cache_bank[17]: Access = 1739007, Miss = 1184499, Miss_rate = 0.681, Pending_hits = 8555, Reservation_fails = 2046
L2_cache_bank[18]: Access = 2316916, Miss = 1181118, Miss_rate = 0.510, Pending_hits = 8185, Reservation_fails = 2260
L2_cache_bank[19]: Access = 1727442, Miss = 1187669, Miss_rate = 0.688, Pending_hits = 8566, Reservation_fails = 2045
L2_cache_bank[20]: Access = 1724315, Miss = 1187664, Miss_rate = 0.689, Pending_hits = 8486, Reservation_fails = 2709
L2_cache_bank[21]: Access = 1724651, Miss = 1185916, Miss_rate = 0.688, Pending_hits = 8361, Reservation_fails = 2740
L2_cache_bank[22]: Access = 1730280, Miss = 1188048, Miss_rate = 0.687, Pending_hits = 8271, Reservation_fails = 2848
L2_cache_bank[23]: Access = 1775198, Miss = 1183950, Miss_rate = 0.667, Pending_hits = 8616, Reservation_fails = 3069
L2_total_cache_accesses = 42233884
L2_total_cache_misses = 28440428
L2_total_cache_miss_rate = 0.6734
L2_total_cache_pending_hits = 323687
L2_total_cache_reservation_fails = 58303
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3001594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 323687
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9060213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58303
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19380150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 323687
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10468175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31765644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10468240
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1086
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 57217
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.216

icnt_total_pkts_mem_to_simt=42233884
icnt_total_pkts_simt_to_mem=42233884
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 42233884
Req_Network_cycles = 5487590
Req_Network_injected_packets_per_cycle =       7.6963 
Req_Network_conflicts_per_cycle =       2.9237
Req_Network_conflicts_per_cycle_util =       2.9578
Req_Bank_Level_Parallism =       7.7860
Req_Network_in_buffer_full_per_cycle =       0.0006
Req_Network_in_buffer_avg_util =       6.9708
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4290

Reply_Network_injected_packets_num = 42233884
Reply_Network_cycles = 5487590
Reply_Network_injected_packets_per_cycle =        7.6963
Reply_Network_conflicts_per_cycle =        6.5499
Reply_Network_conflicts_per_cycle_util =       6.6220
Reply_Bank_Level_Parallism =       7.7810
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.8603
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2565
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 16 hrs, 37 min, 38 sec (59858 sec)
gpgpu_simulation_rate = 46605 (inst/sec)
gpgpu_simulation_rate = 91 (cycle/sec)
gpgpu_silicon_slowdown = 15000000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4642b6dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b6d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55aab2811dd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z8shortcutiPi'
Destroy streams for kernel 10: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 10 
gpu_sim_cycle = 216194
gpu_sim_insn = 141882990
gpu_ipc =     656.2762
gpu_tot_sim_cycle = 5703784
gpu_tot_sim_insn = 2931612163
gpu_tot_ipc =     513.9767
gpu_tot_issued_cta = 261200
gpu_occupancy = 89.6006% 
gpu_tot_occupancy = 74.1956% 
max_total_param_size = 0
gpu_stall_dramfull = 356395
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.2077
partiton_level_parallism_total  =       7.6777
partiton_level_parallism_util =       7.4248
partiton_level_parallism_util_total  =       7.7751
L2_BW  =     314.8341 GB/Sec
L2_BW_total  =     335.3635 GB/Sec
gpu_total_sim_rate=47028

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3073876, Miss = 1087911, Miss_rate = 0.354, Pending_hits = 367500, Reservation_fails = 679396
	L1D_cache_core[1]: Access = 3070007, Miss = 1086548, Miss_rate = 0.354, Pending_hits = 365635, Reservation_fails = 684148
	L1D_cache_core[2]: Access = 3073214, Miss = 1086927, Miss_rate = 0.354, Pending_hits = 366968, Reservation_fails = 691940
	L1D_cache_core[3]: Access = 3065537, Miss = 1085475, Miss_rate = 0.354, Pending_hits = 367080, Reservation_fails = 675286
	L1D_cache_core[4]: Access = 3068425, Miss = 1085378, Miss_rate = 0.354, Pending_hits = 366609, Reservation_fails = 678682
	L1D_cache_core[5]: Access = 3084992, Miss = 1093881, Miss_rate = 0.355, Pending_hits = 370313, Reservation_fails = 691976
	L1D_cache_core[6]: Access = 3075449, Miss = 1086451, Miss_rate = 0.353, Pending_hits = 367080, Reservation_fails = 680598
	L1D_cache_core[7]: Access = 3068180, Miss = 1084681, Miss_rate = 0.354, Pending_hits = 366951, Reservation_fails = 689897
	L1D_cache_core[8]: Access = 3075855, Miss = 1089054, Miss_rate = 0.354, Pending_hits = 367031, Reservation_fails = 668217
	L1D_cache_core[9]: Access = 3066693, Miss = 1084006, Miss_rate = 0.353, Pending_hits = 366399, Reservation_fails = 686188
	L1D_cache_core[10]: Access = 3069562, Miss = 1086710, Miss_rate = 0.354, Pending_hits = 366021, Reservation_fails = 682197
	L1D_cache_core[11]: Access = 3070506, Miss = 1084970, Miss_rate = 0.353, Pending_hits = 366688, Reservation_fails = 681326
	L1D_cache_core[12]: Access = 3072959, Miss = 1086698, Miss_rate = 0.354, Pending_hits = 367624, Reservation_fails = 671891
	L1D_cache_core[13]: Access = 3075075, Miss = 1089071, Miss_rate = 0.354, Pending_hits = 367183, Reservation_fails = 672785
	L1D_cache_core[14]: Access = 3067161, Miss = 1084045, Miss_rate = 0.353, Pending_hits = 364044, Reservation_fails = 672889
	L1D_cache_core[15]: Access = 3061059, Miss = 1084909, Miss_rate = 0.354, Pending_hits = 365153, Reservation_fails = 678544
	L1D_cache_core[16]: Access = 3062604, Miss = 1082366, Miss_rate = 0.353, Pending_hits = 362809, Reservation_fails = 658886
	L1D_cache_core[17]: Access = 3075547, Miss = 1089741, Miss_rate = 0.354, Pending_hits = 368145, Reservation_fails = 676874
	L1D_cache_core[18]: Access = 3065163, Miss = 1088755, Miss_rate = 0.355, Pending_hits = 367096, Reservation_fails = 675983
	L1D_cache_core[19]: Access = 3063237, Miss = 1085467, Miss_rate = 0.354, Pending_hits = 366155, Reservation_fails = 692532
	L1D_cache_core[20]: Access = 3063462, Miss = 1085278, Miss_rate = 0.354, Pending_hits = 365418, Reservation_fails = 680074
	L1D_cache_core[21]: Access = 3079623, Miss = 1090401, Miss_rate = 0.354, Pending_hits = 367335, Reservation_fails = 680039
	L1D_cache_core[22]: Access = 3064369, Miss = 1083718, Miss_rate = 0.354, Pending_hits = 365533, Reservation_fails = 674640
	L1D_cache_core[23]: Access = 3074867, Miss = 1086525, Miss_rate = 0.353, Pending_hits = 366876, Reservation_fails = 683333
	L1D_cache_core[24]: Access = 3090525, Miss = 1092542, Miss_rate = 0.354, Pending_hits = 368736, Reservation_fails = 690333
	L1D_cache_core[25]: Access = 3065345, Miss = 1084544, Miss_rate = 0.354, Pending_hits = 365171, Reservation_fails = 672960
	L1D_cache_core[26]: Access = 3077682, Miss = 1087534, Miss_rate = 0.353, Pending_hits = 365942, Reservation_fails = 672373
	L1D_cache_core[27]: Access = 3066538, Miss = 1085254, Miss_rate = 0.354, Pending_hits = 366379, Reservation_fails = 672998
	L1D_cache_core[28]: Access = 3075715, Miss = 1087977, Miss_rate = 0.354, Pending_hits = 368889, Reservation_fails = 678236
	L1D_cache_core[29]: Access = 3071390, Miss = 1086563, Miss_rate = 0.354, Pending_hits = 365890, Reservation_fails = 670556
	L1D_total_cache_accesses = 92134617
	L1D_total_cache_misses = 32603380
	L1D_total_cache_miss_rate = 0.3539
	L1D_total_cache_pending_hits = 10998653
	L1D_total_cache_reservation_fails = 20365777
	L1D_cache_data_port_util = 0.287
	L1D_cache_fill_port_util = 0.192
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37343810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10998653
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12498198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19560979
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20105038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10998653
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11188774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 804798
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 80945699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11188918

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 16880554
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2680425
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 804798
ctas_completed 261200, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
122545, 126062, 126358, 126251, 128126, 127018, 127158, 127960, 123229, 128334, 127903, 128251, 127195, 127137, 127032, 126558, 123533, 127445, 128216, 127606, 127952, 126946, 126893, 127958, 124170, 127963, 126917, 127795, 127781, 126684, 126270, 127595, 
gpgpu_n_tot_thrd_icount = 3892850976
gpgpu_n_tot_w_icount = 121651593
gpgpu_n_stall_shd_mem = 17497685
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32603236
gpgpu_n_mem_write_global = 11188918
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 381185632
gpgpu_n_store_insn = 78832804
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 234035200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7627229
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9870456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19293052	W0_Idle:2379107	W0_Scoreboard:534227536	W1:8256968	W2:4305686	W3:2240566	W4:1760225	W5:1230951	W6:1093728	W7:825763	W8:713817	W9:600702	W10:537688	W11:441700	W12:395992	W13:339026	W14:314640	W15:308135	W16:330506	W17:247227	W18:235861	W19:241724	W20:260025	W21:266699	W22:317740	W23:354076	W24:397335	W25:435785	W26:609864	W27:741486	W28:985855	W29:1392014	W30:2362973	W31:4523554	W32:84583282
single_issue_nums: WS0:30117616	WS1:30556543	WS2:30507274	WS3:30470160	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 260825888 {8:32603236,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 447556720 {40:11188918,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1304129440 {40:32603236,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 89511344 {8:11188918,}
maxmflatency = 3430 
max_icnt2mem_latency = 1868 
maxmrqlatency = 2411 
max_icnt2sh_latency = 201 
averagemflatency = 408 
avg_icnt2mem_latency = 73 
avg_mrq_latency = 59 
avg_icnt2sh_latency = 7 
mrq_lat_table:7371484 	852166 	1290938 	2128614 	4243302 	5436546 	5071033 	3252019 	1059502 	98805 	2686 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8004392 	28926434 	6613816 	236393 	11119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	31974266 	8264712 	1670881 	1448223 	430011 	4061 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	24675922 	7702923 	5425846 	3909090 	1810221 	265473 	2679 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	5341 	281 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8254      8151      8061      8167      7617      7435      8157      7310      7812      8191      7962      8097      7940      8177      7750      8316 
dram[1]:      8261      8144      8054      8046      7689      7927      8186      8199      8185      7526      8031      8039      8162      8170      8112      8326 
dram[2]:      8252      8166      8154      8071      7532      7539      8177      7572      7801      8192      7908      8014      8158      7975      8369      7980 
dram[3]:      7960      8161      8102      8157      7278      7557      7492      8247      7828      8169      8013      8057      8178      8161      7975      8350 
dram[4]:      8262      8128      8086      8082      7920      7666      8160      8115      8169      7806      8111      8064      8115      8097      7803      8284 
dram[5]:      8085      8296      8240      8246      7561      7231      7975      7963      8157      7867      8044      8090      8090      8114      8271      8042 
dram[6]:      8254      8250      7992      8144      7523      7905      7744      7614      7548      8180      8086      8068      8116      8122      8298      8246 
dram[7]:      8285      8122      8001      8129      7539      7536      7489      8133      8159      8156      8068      8082      8117      8134      8001      8275 
dram[8]:      8088      8040      7980      8172      7579      7897      8088      8103      8178      8171      7973      8030      7944      7910      8293      8297 
dram[9]:      8348      8389      8206      7090      7534      7903      8089      8087      7930      7880      8045      7970      8082      8139      8360      8141 
dram[10]:      8375      7983      8114      7979      7885      7228      8101      7547      7544      8165      7792      7803      8016      8030      7786      7791 
dram[11]:      8009      7187      8108      8145      7576      7587      8087      7891      7930      8193      7933      7991      8065      8001      8342      8304 
average row accesses per activate:
dram[0]:  5.179255  5.280814  5.156899  5.212658  5.196789  5.305723  4.801015  4.925034  5.111281  5.175859  5.237027  5.265766  5.200110  5.408555  5.216790  5.374403 
dram[1]:  5.202156  5.438881  5.202577  5.195521  5.129714  5.147715  4.916940  4.982443  5.111369  5.212404  5.257034  5.351148  5.287363  5.410097  5.248023  5.339864 
dram[2]:  5.448494  5.555139  5.069436  5.185196  5.014884  5.253154  5.016903  5.098791  5.125184  5.107575  5.223548  5.333145  5.155877  5.275681  5.208833  5.263299 
dram[3]:  5.427999  5.487574  5.001878  5.147100  5.215592  5.236679  4.956262  5.337808  5.090200  5.173145  5.259532  5.296443  5.250198  5.327810  5.214854  5.351289 
dram[4]:  5.287303  5.439541  5.055068  5.104075  5.228336  5.177308  5.127584  5.163837  5.161680  5.158738  5.350348  5.260050  5.309587  5.263315  5.395401  5.298785 
dram[5]:  5.318888  5.427104  5.160871  5.222060  5.186693  5.267319  5.180916  5.190578  4.989405  5.125326  5.219326  5.325205  5.200619  5.370658  5.299228  5.257505 
dram[6]:  5.463365  5.425021  5.104895  5.139639  5.040636  5.285084  5.127347  5.181023  5.073265  5.179792  5.362920  5.340837  5.271696  5.206098  5.165614  5.271143 
dram[7]:  5.415902  5.378566  5.090230  5.113482  5.203267  5.265259  5.088151  4.997935  5.034868  5.100484  5.307864  5.429067  5.198326  5.243966  5.229287  5.317266 
dram[8]:  5.384540  5.335538  5.114670  5.167734  5.165680  5.172197  4.913830  5.069111  5.075847  5.290815  5.229062  5.495010  5.258372  5.348042  5.285709  5.175403 
dram[9]:  5.320758  5.274764  5.118073  5.199781  5.180089  5.147017  5.035923  5.017554  5.249474  5.283185  5.313868  5.184658  5.413376  5.376707  5.275012  5.243391 
dram[10]:  5.261302  5.223199  5.058551  5.256924  5.188111  5.227568  4.914967  5.143700  5.050063  5.388216  5.154327  5.262970  5.317827  5.379567  5.195177  5.314658 
dram[11]:  5.146137  5.418453  5.155400  5.223011  5.187331  5.367877  4.924978  5.055386  5.056224  5.234812  5.271698  5.482717  5.193753  5.288754  5.192812  5.370847 
average row locality = 30807155/5906359 = 5.215930
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    152334    152137    152898    153460    152558    152989    154607    154225    152568    152920    152017    152508    151938    151595    151598    151760 
dram[1]:    152280    151359    153141    153314    153508    153675    153761    154767    152816    152381    152368    152181    151502    151401    151927    151828 
dram[2]:    150608    150488    153544    153324    153923    153085    153741    153088    152453    153170    152190    152307    152344    152255    152230    152303 
dram[3]:    150673    151063    154384    153817    152309    152748    153607    151584    152544    152729    152016    152479    151262    151870    152001    151552 
dram[4]:    151716    151457    153956    153667    152699    153505    151812    152087    152439    152571    151760    152985    151357    152299    151482    152169 
dram[5]:    151640    151210    152608    153063    152573    152955    151849    152524    153049    153097    152404    152298    151813    151526    151459    152124 
dram[6]:    151129    151251    153316    153490    154115    152488    151840    152579    152867    152789    151981    152215    151945    152493    152181    151997 
dram[7]:    150911    151763    152905    153232    152277    152870    152316    154116    152843    153235    151826    151825    152283    152389    152174    151927 
dram[8]:    150903    151705    153407    153465    152670    153038    153728    153293    152710    151893    152630    151271    151612    151495    151706    153144 
dram[9]:    151336    152583    153290    153574    152408    153495    152753    153930    151609    151972    151904    153228    150841    151568    151760    152118 
dram[10]:    151782    152914    153815    153007    152774    153033    153829    153142    153227    151834    152817    152813    151450    151639    152768    152327 
dram[11]:    152948    151641    153325    153213    152717    151916    153505    154041    153204    152463    152297    151762    152114    152102    152744    151597 
total dram reads = 29275532
bank skew: 154767/150488 = 1.03
chip skew: 2443171/2436192 = 1.00
number of total write accesses:
dram[0]:     26478     26496     26272     26438     26489     26563     26815     26810     26427     26555     26393     26378     26454     26504     26299     26381 
dram[1]:     26465     26290     26429     26321     26559     26655     26666     26699     26471     26406     26400     26378     26440     26450     26442     26296 
dram[2]:     26224     26290     26467     26475     26711     26613     26561     26486     26385     26428     26480     26525     26506     26467     26380     26397 
dram[3]:     26270     26458     26602     26550     26515     26656     26579     26328     26388     26445     26515     26626     26292     26415     26469     26378 
dram[4]:     26573     26458     26563     26556     26448     26536     26439     26391     26414     26511     26547     26621     26377     26559     26326     26416 
dram[5]:     26485     26377     26428     26427     26445     26372     26458     26542     26519     26555     26514     26582     26433     26329     26321     26465 
dram[6]:     26324     26423     26467     26464     26527     26376     26421     26513     26550     26545     26441     26412     26333     26479     26568     26518 
dram[7]:     26354     26428     26364     26496     26421     26522     26484     26666     26509     26543     26425     26442     26346     26350     26388     26347 
dram[8]:     26307     26541     26459     26419     26407     26390     26676     26538     26581     26468     26593     26380     26415     26417     26301     26511 
dram[9]:     26372     26496     26360     26446     26389     26562     26555     26694     26356     26353     26323     26488     26404     26475     26421     26337 
dram[10]:     26345     26463     26395     26333     26490     26477     26747     26712     26585     26331     26632     26485     26385     26415     26289     26257 
dram[11]:     26500     26307     26351     26290     26576     26450     26731     26791     26523     26368     26445     26372     26512     26458     26350     26298 
total dram writes = 5080530
bank skew: 26815/26224 = 1.02
chip skew: 423752/423031 = 1.00
average mf latency per bank:
dram[0]:        504       515       510       522       509       520       508       523       509       521       501       524       504       512       501       517
dram[1]:        508       514       513       516       510       518       513       526       512       520       513       521       505       514       510       514
dram[2]:        507       514       513       518       510       516       516       521       517       520       511       522       506       514       509       515
dram[3]:        509       525       512       532       514       529       516       529       509       529       510       527       506       527       512       526
dram[4]:        501       516       509       523       504       523       509       526       507       519       501       515       500       513       503       517
dram[5]:        508       513       514       521       512       521       516       526       512       518       507       513       508       515       508       516
dram[6]:        512       516       515       522       513       517       519       526       511       521       506       516       506       515       511       519
dram[7]:        507       526       518       537       512       529       517       537       518       531       509       524       508       525       509       527
dram[8]:        501       517       508       522       507       522       506       525       504       522       499       520       503       520       502       520
dram[9]:        513       517       516       524       515       521       516       521       517       523       512       520      1366       516       512       516
dram[10]:        510       518       518       524       513       526       515       523       515       521       508       516       506       514       514       519
dram[11]:        511       524       515       531       516       534       516       536       516       534       509       527       509       526       513       529
maximum mf latency per bank:
dram[0]:       3309      3370      3130      3127      2786      3024      2789      2823      2862      3044      2505      2403      2371      2469      2499      2521
dram[1]:       3046      3041      3037      3058      2836      2728      3000      2819      2986      2965      2610      2714      2365      2561      2873      2855
dram[2]:       2892      2868      3127      3219      2908      2692      3012      3080      2777      2973      2577      2591      2582      2576      2692      2616
dram[3]:       3042      3063      3040      3102      2849      2822      2757      2813      2996      2839      2787      2992      2333      2450      2595      2600
dram[4]:       2988      3025      2823      2902      2933      2948      2846      3028      2776      2788      2325      2664      2349      2672      2340      2387
dram[5]:       2740      2984      2980      3292      2744      2759      2841      2899      2875      2909      2623      2656      2324      2429      2602      2801
dram[6]:       2913      2816      3181      3184      3191      2892      2926      3248      2875      2704      2506      2510      2611      2646      2726      2652
dram[7]:       3182      3192      3149      3334      2922      2929      3211      2801      3160      3177      3044      2874      2520      2687      2366      2581
dram[8]:       3294      2800      2873      3229      3180      3182      2745      2846      2869      2804      2624      2550      2656      2756      2545      2498
dram[9]:       3037      3042      3065      3141      3159      3025      2971      3070      2991      2794      2676      2660      2786      2656      2406      2342
dram[10]:       3045      3048      3029      2979      2980      2895      2937      2916      3025      2995      2634      2612      2692      2676      2649      2813
dram[11]:       2956      2997      3076      3110      2758      3098      2944      3430      3193      3003      2404      2484      2541      2860      2780      2835

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14627156 n_nop=10856322 n_act=495640 n_pre=495624 n_ref_event=0 n_req=2570113 n_rd=2442112 n_rd_L2_A=0 n_write=0 n_wr_bk=423752 bw_util=0.7837
n_activity=14221349 dram_eff=0.8061
bk0: 152334a 9462452i bk1: 152137a 9402308i bk2: 152898a 9401318i bk3: 153460a 9280423i bk4: 152558a 9433232i bk5: 152989a 9307319i bk6: 154607a 9262830i bk7: 154225a 9184155i bk8: 152568a 9482828i bk9: 152920a 9423450i bk10: 152017a 9535195i bk11: 152508a 9329227i bk12: 151938a 9496846i bk13: 151595a 9460071i bk14: 151598a 9560927i bk15: 151760a 9469416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807156
Row_Buffer_Locality_read = 0.828376
Row_Buffer_Locality_write = 0.402294
Bank_Level_Parallism = 6.127400
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.230216
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.783711 
total_CMD = 14627156 
util_bw = 11463456 
Wasted_Col = 2389317 
Wasted_Row = 212542 
Idle = 561841 

BW Util Bottlenecks: 
RCDc_limit = 2290075 
RCDWRc_limit = 279253 
WTRc_limit = 1565468 
RTWc_limit = 2776431 
CCDLc_limit = 1314941 
rwq = 0 
CCDLc_limit_alone = 998509 
WTRc_limit_alone = 1473682 
RTWc_limit_alone = 2551785 

Commands details: 
total_CMD = 14627156 
n_nop = 10856322 
Read = 2442112 
Write = 0 
L2_Alloc = 0 
L2_WB = 423752 
n_act = 495640 
n_pre = 495624 
n_ref = 0 
n_req = 2570113 
total_req = 2865864 

Dual Bus Interface Util: 
issued_total_row = 991264 
issued_total_col = 2865864 
Row_Bus_Util =  0.067769 
CoL_Bus_Util = 0.195928 
Either_Row_CoL_Bus_Util = 0.257797 
Issued_on_Two_Bus_Simul_Util = 0.005900 
issued_two_Eff = 0.022885 
queue_avg = 27.005091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.0051
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14627156 n_nop=10860727 n_act=493260 n_pre=493244 n_ref_event=0 n_req=2569945 n_rd=2442209 n_rd_L2_A=0 n_write=0 n_wr_bk=423367 bw_util=0.7836
n_activity=14222579 dram_eff=0.8059
bk0: 152280a 9444844i bk1: 151359a 9444802i bk2: 153141a 9411332i bk3: 153314a 9280011i bk4: 153508a 9375106i bk5: 153675a 9211647i bk6: 153761a 9303437i bk7: 154767a 9160835i bk8: 152816a 9495002i bk9: 152381a 9460215i bk10: 152368a 9515050i bk11: 152181a 9425496i bk12: 151502a 9617829i bk13: 151401a 9471975i bk14: 151927a 9497620i bk15: 151828a 9452929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808069
Row_Buffer_Locality_read = 0.829327
Row_Buffer_Locality_write = 0.401641
Bank_Level_Parallism = 6.125653
Bank_Level_Parallism_Col = 4.764757
Bank_Level_Parallism_Ready = 2.234551
write_to_read_ratio_blp_rw_average = 0.266463
GrpLevelPara = 3.002934 

BW Util details:
bwutil = 0.783632 
total_CMD = 14627156 
util_bw = 11462304 
Wasted_Col = 2380908 
Wasted_Row = 217270 
Idle = 566674 

BW Util Bottlenecks: 
RCDc_limit = 2271872 
RCDWRc_limit = 276824 
WTRc_limit = 1557494 
RTWc_limit = 2799063 
CCDLc_limit = 1314448 
rwq = 0 
CCDLc_limit_alone = 992590 
WTRc_limit_alone = 1465147 
RTWc_limit_alone = 2569552 

Commands details: 
total_CMD = 14627156 
n_nop = 10860727 
Read = 2442209 
Write = 0 
L2_Alloc = 0 
L2_WB = 423367 
n_act = 493260 
n_pre = 493244 
n_ref = 0 
n_req = 2569945 
total_req = 2865576 

Dual Bus Interface Util: 
issued_total_row = 986504 
issued_total_col = 2865576 
Row_Bus_Util =  0.067443 
CoL_Bus_Util = 0.195908 
Either_Row_CoL_Bus_Util = 0.257496 
Issued_on_Two_Bus_Simul_Util = 0.005856 
issued_two_Eff = 0.022741 
queue_avg = 26.917307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.9173
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14627156 n_nop=10861083 n_act=493640 n_pre=493624 n_ref_event=0 n_req=2568753 n_rd=2441053 n_rd_L2_A=0 n_write=0 n_wr_bk=423395 bw_util=0.7833
n_activity=14210572 dram_eff=0.8063
bk0: 150608a 9639212i bk1: 150488a 9564149i bk2: 153544a 9355967i bk3: 153324a 9293246i bk4: 153923a 9275258i bk5: 153085a 9299685i bk6: 153741a 9364157i bk7: 153088a 9378283i bk8: 152453a 9511294i bk9: 153170a 9378966i bk10: 152190a 9546571i bk11: 152307a 9394586i bk12: 152344a 9517171i bk13: 152255a 9399601i bk14: 152230a 9493029i bk15: 152303a 9372212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807832
Row_Buffer_Locality_read = 0.829124
Row_Buffer_Locality_write = 0.400822
Bank_Level_Parallism = 6.113329
Bank_Level_Parallism_Col = 4.746915
Bank_Level_Parallism_Ready = 2.227659
write_to_read_ratio_blp_rw_average = 0.264688
GrpLevelPara = 3.003056 

BW Util details:
bwutil = 0.783323 
total_CMD = 14627156 
util_bw = 11457792 
Wasted_Col = 2373747 
Wasted_Row = 219772 
Idle = 575845 

BW Util Bottlenecks: 
RCDc_limit = 2275719 
RCDWRc_limit = 276334 
WTRc_limit = 1561079 
RTWc_limit = 2738650 
CCDLc_limit = 1293115 
rwq = 0 
CCDLc_limit_alone = 980392 
WTRc_limit_alone = 1470682 
RTWc_limit_alone = 2516324 

Commands details: 
total_CMD = 14627156 
n_nop = 10861083 
Read = 2441053 
Write = 0 
L2_Alloc = 0 
L2_WB = 423395 
n_act = 493640 
n_pre = 493624 
n_ref = 0 
n_req = 2568753 
total_req = 2864448 

Dual Bus Interface Util: 
issued_total_row = 987264 
issued_total_col = 2864448 
Row_Bus_Util =  0.067495 
CoL_Bus_Util = 0.195831 
Either_Row_CoL_Bus_Util = 0.257471 
Issued_on_Two_Bus_Simul_Util = 0.005855 
issued_two_Eff = 0.022740 
queue_avg = 26.676161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6762
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14627156 n_nop=10871362 n_act=490178 n_pre=490162 n_ref_event=0 n_req=2564300 n_rd=2436638 n_rd_L2_A=0 n_write=0 n_wr_bk=423486 bw_util=0.7821
n_activity=14214410 dram_eff=0.8049
bk0: 150673a 9623648i bk1: 151063a 9499424i bk2: 154384a 9293563i bk3: 153817a 9241235i bk4: 152309a 9441585i bk5: 152748a 9305368i bk6: 153607a 9384210i bk7: 151584a 9513102i bk8: 152544a 9503888i bk9: 152729a 9418756i bk10: 152016a 9553402i bk11: 152479a 9368641i bk12: 151262a 9594605i bk13: 151870a 9464516i bk14: 152001a 9482418i bk15: 151552a 9490971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808848
Row_Buffer_Locality_read = 0.830042
Row_Buffer_Locality_write = 0.404333
Bank_Level_Parallism = 6.084341
Bank_Level_Parallism_Col = 4.740339
Bank_Level_Parallism_Ready = 2.226735
write_to_read_ratio_blp_rw_average = 0.265545
GrpLevelPara = 2.996069 

BW Util details:
bwutil = 0.782141 
total_CMD = 14627156 
util_bw = 11440496 
Wasted_Col = 2389635 
Wasted_Row = 223068 
Idle = 573957 

BW Util Bottlenecks: 
RCDc_limit = 2274214 
RCDWRc_limit = 275567 
WTRc_limit = 1551986 
RTWc_limit = 2766977 
CCDLc_limit = 1300879 
rwq = 0 
CCDLc_limit_alone = 988538 
WTRc_limit_alone = 1462798 
RTWc_limit_alone = 2543824 

Commands details: 
total_CMD = 14627156 
n_nop = 10871362 
Read = 2436638 
Write = 0 
L2_Alloc = 0 
L2_WB = 423486 
n_act = 490178 
n_pre = 490162 
n_ref = 0 
n_req = 2564300 
total_req = 2860124 

Dual Bus Interface Util: 
issued_total_row = 980340 
issued_total_col = 2860124 
Row_Bus_Util =  0.067022 
CoL_Bus_Util = 0.195535 
Either_Row_CoL_Bus_Util = 0.256769 
Issued_on_Two_Bus_Simul_Util = 0.005789 
issued_two_Eff = 0.022544 
queue_avg = 26.607792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6078
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14627156 n_nop=10870073 n_act=490202 n_pre=490186 n_ref_event=0 n_req=2565589 n_rd=2437961 n_rd_L2_A=0 n_write=0 n_wr_bk=423735 bw_util=0.7826
n_activity=14216118 dram_eff=0.8052
bk0: 151716a 9515522i bk1: 151457a 9464816i bk2: 153956a 9333809i bk3: 153667a 9210699i bk4: 152699a 9452041i bk5: 153505a 9255962i bk6: 151812a 9532427i bk7: 152087a 9425998i bk8: 152439a 9540293i bk9: 152571a 9368590i bk10: 151760a 9562347i bk11: 152985a 9301809i bk12: 151357a 9586120i bk13: 152299a 9372928i bk14: 151482a 9578307i bk15: 152169a 9408929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808935
Row_Buffer_Locality_read = 0.830131
Row_Buffer_Locality_write = 0.404057
Bank_Level_Parallism = 6.103912
Bank_Level_Parallism_Col = 4.753992
Bank_Level_Parallism_Ready = 2.234772
write_to_read_ratio_blp_rw_average = 0.265799
GrpLevelPara = 2.993937 

BW Util details:
bwutil = 0.782571 
total_CMD = 14627156 
util_bw = 11446784 
Wasted_Col = 2385774 
Wasted_Row = 220364 
Idle = 574234 

BW Util Bottlenecks: 
RCDc_limit = 2267738 
RCDWRc_limit = 276389 
WTRc_limit = 1553157 
RTWc_limit = 2758977 
CCDLc_limit = 1314232 
rwq = 0 
CCDLc_limit_alone = 997500 
WTRc_limit_alone = 1461840 
RTWc_limit_alone = 2533562 

Commands details: 
total_CMD = 14627156 
n_nop = 10870073 
Read = 2437961 
Write = 0 
L2_Alloc = 0 
L2_WB = 423735 
n_act = 490202 
n_pre = 490186 
n_ref = 0 
n_req = 2565589 
total_req = 2861696 

Dual Bus Interface Util: 
issued_total_row = 980388 
issued_total_col = 2861696 
Row_Bus_Util =  0.067025 
CoL_Bus_Util = 0.195643 
Either_Row_CoL_Bus_Util = 0.256857 
Issued_on_Two_Bus_Simul_Util = 0.005811 
issued_two_Eff = 0.022624 
queue_avg = 26.651360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6514
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14627156 n_nop=10872755 n_act=489997 n_pre=489981 n_ref_event=0 n_req=2563430 n_rd=2436192 n_rd_L2_A=0 n_write=0 n_wr_bk=423252 bw_util=0.782
n_activity=14222877 dram_eff=0.8042
bk0: 151640a 9534053i bk1: 151210a 9466861i bk2: 152608a 9455750i bk3: 153063a 9317187i bk4: 152573a 9396625i bk5: 152955a 9324608i bk6: 151849a 9551994i bk7: 152524a 9435467i bk8: 153049a 9452790i bk9: 153097a 9361818i bk10: 152404a 9509844i bk11: 152298a 9431469i bk12: 151813a 9534304i bk13: 151526a 9469032i bk14: 151459a 9589053i bk15: 152124a 9444105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808854
Row_Buffer_Locality_read = 0.829989
Row_Buffer_Locality_write = 0.404195
Bank_Level_Parallism = 6.078036
Bank_Level_Parallism_Col = 4.726887
Bank_Level_Parallism_Ready = 2.222795
write_to_read_ratio_blp_rw_average = 0.265346
GrpLevelPara = 2.995107 

BW Util details:
bwutil = 0.781955 
total_CMD = 14627156 
util_bw = 11437776 
Wasted_Col = 2392839 
Wasted_Row = 223802 
Idle = 572739 

BW Util Bottlenecks: 
RCDc_limit = 2281712 
RCDWRc_limit = 275099 
WTRc_limit = 1547728 
RTWc_limit = 2752172 
CCDLc_limit = 1306448 
rwq = 0 
CCDLc_limit_alone = 994585 
WTRc_limit_alone = 1457249 
RTWc_limit_alone = 2530788 

Commands details: 
total_CMD = 14627156 
n_nop = 10872755 
Read = 2436192 
Write = 0 
L2_Alloc = 0 
L2_WB = 423252 
n_act = 489997 
n_pre = 489981 
n_ref = 0 
n_req = 2563430 
total_req = 2859444 

Dual Bus Interface Util: 
issued_total_row = 979978 
issued_total_col = 2859444 
Row_Bus_Util =  0.066997 
CoL_Bus_Util = 0.195489 
Either_Row_CoL_Bus_Util = 0.256673 
Issued_on_Two_Bus_Simul_Util = 0.005813 
issued_two_Eff = 0.022646 
queue_avg = 26.623360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6234
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14627156 n_nop=10867633 n_act=491225 n_pre=491209 n_ref_event=0 n_req=2566184 n_rd=2438676 n_rd_L2_A=0 n_write=0 n_wr_bk=423361 bw_util=0.7827
n_activity=14210167 dram_eff=0.8056
bk0: 151129a 9637564i bk1: 151251a 9503988i bk2: 153316a 9385680i bk3: 153490a 9275852i bk4: 154115a 9328560i bk5: 152488a 9325319i bk6: 151840a 9531845i bk7: 152579a 9409268i bk8: 152867a 9497162i bk9: 152789a 9423007i bk10: 151981a 9612661i bk11: 152215a 9449122i bk12: 151945a 9601861i bk13: 152493a 9393035i bk14: 152181a 9492307i bk15: 151997a 9403839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808581
Row_Buffer_Locality_read = 0.829670
Row_Buffer_Locality_write = 0.405229
Bank_Level_Parallism = 6.079810
Bank_Level_Parallism_Col = 4.731379
Bank_Level_Parallism_Ready = 2.234262
write_to_read_ratio_blp_rw_average = 0.261894
GrpLevelPara = 2.999824 

BW Util details:
bwutil = 0.782664 
total_CMD = 14627156 
util_bw = 11448148 
Wasted_Col = 2376758 
Wasted_Row = 223332 
Idle = 578918 

BW Util Bottlenecks: 
RCDc_limit = 2275483 
RCDWRc_limit = 275879 
WTRc_limit = 1552682 
RTWc_limit = 2694741 
CCDLc_limit = 1282439 
rwq = 0 
CCDLc_limit_alone = 978498 
WTRc_limit_alone = 1462610 
RTWc_limit_alone = 2480872 

Commands details: 
total_CMD = 14627156 
n_nop = 10867633 
Read = 2438676 
Write = 0 
L2_Alloc = 0 
L2_WB = 423361 
n_act = 491225 
n_pre = 491209 
n_ref = 0 
n_req = 2566184 
total_req = 2862037 

Dual Bus Interface Util: 
issued_total_row = 982434 
issued_total_col = 2862037 
Row_Bus_Util =  0.067165 
CoL_Bus_Util = 0.195666 
Either_Row_CoL_Bus_Util = 0.257024 
Issued_on_Two_Bus_Simul_Util = 0.005808 
issued_two_Eff = 0.022595 
queue_avg = 26.784090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7841
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14627156 n_nop=10865499 n_act=492635 n_pre=492619 n_ref_event=0 n_req=2566388 n_rd=2438892 n_rd_L2_A=0 n_write=0 n_wr_bk=423085 bw_util=0.7826
n_activity=14219125 dram_eff=0.8051
bk0: 150911a 9600837i bk1: 151763a 9448759i bk2: 152905a 9383994i bk3: 153232a 9227111i bk4: 152277a 9451953i bk5: 152870a 9290947i bk6: 152316a 9487852i bk7: 154116a 9255227i bk8: 152843a 9440468i bk9: 153235a 9370946i bk10: 151826a 9553770i bk11: 151825a 9478365i bk12: 152283a 9503670i bk13: 152389a 9384383i bk14: 152174a 9483305i bk15: 151927a 9440564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808047
Row_Buffer_Locality_read = 0.829248
Row_Buffer_Locality_write = 0.402475
Bank_Level_Parallism = 6.110096
Bank_Level_Parallism_Col = 4.750408
Bank_Level_Parallism_Ready = 2.240535
write_to_read_ratio_blp_rw_average = 0.264997
GrpLevelPara = 3.000680 

BW Util details:
bwutil = 0.782648 
total_CMD = 14627156 
util_bw = 11447908 
Wasted_Col = 2386046 
Wasted_Row = 224363 
Idle = 568839 

BW Util Bottlenecks: 
RCDc_limit = 2280424 
RCDWRc_limit = 278404 
WTRc_limit = 1554310 
RTWc_limit = 2745162 
CCDLc_limit = 1294534 
rwq = 0 
CCDLc_limit_alone = 981991 
WTRc_limit_alone = 1463685 
RTWc_limit_alone = 2523244 

Commands details: 
total_CMD = 14627156 
n_nop = 10865499 
Read = 2438892 
Write = 0 
L2_Alloc = 0 
L2_WB = 423085 
n_act = 492635 
n_pre = 492619 
n_ref = 0 
n_req = 2566388 
total_req = 2861977 

Dual Bus Interface Util: 
issued_total_row = 985254 
issued_total_col = 2861977 
Row_Bus_Util =  0.067358 
CoL_Bus_Util = 0.195662 
Either_Row_CoL_Bus_Util = 0.257169 
Issued_on_Two_Bus_Simul_Util = 0.005850 
issued_two_Eff = 0.022749 
queue_avg = 26.845358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.8454
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14627156 n_nop=10865863 n_act=492284 n_pre=492268 n_ref_event=0 n_req=2566362 n_rd=2438670 n_rd_L2_A=0 n_write=0 n_wr_bk=423403 bw_util=0.7827
n_activity=14215140 dram_eff=0.8054
bk0: 150903a 9600128i bk1: 151705a 9413047i bk2: 153407a 9376689i bk3: 153465a 9257331i bk4: 152670a 9446463i bk5: 153038a 9272500i bk6: 153728a 9379524i bk7: 153293a 9343559i bk8: 152710a 9477805i bk9: 151893a 9474410i bk10: 152630a 9483812i bk11: 151271a 9549691i bk12: 151612a 9594319i bk13: 151495a 9467387i bk14: 151706a 9569546i bk15: 153144a 9351663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808181
Row_Buffer_Locality_read = 0.829423
Row_Buffer_Locality_write = 0.402500
Bank_Level_Parallism = 6.089762
Bank_Level_Parallism_Col = 4.729547
Bank_Level_Parallism_Ready = 2.224921
write_to_read_ratio_blp_rw_average = 0.263844
GrpLevelPara = 2.993324 

BW Util details:
bwutil = 0.782674 
total_CMD = 14627156 
util_bw = 11448292 
Wasted_Col = 2391186 
Wasted_Row = 219328 
Idle = 568350 

BW Util Bottlenecks: 
RCDc_limit = 2279041 
RCDWRc_limit = 277934 
WTRc_limit = 1556093 
RTWc_limit = 2727518 
CCDLc_limit = 1311576 
rwq = 0 
CCDLc_limit_alone = 1000425 
WTRc_limit_alone = 1464675 
RTWc_limit_alone = 2507785 

Commands details: 
total_CMD = 14627156 
n_nop = 10865863 
Read = 2438670 
Write = 0 
L2_Alloc = 0 
L2_WB = 423403 
n_act = 492284 
n_pre = 492268 
n_ref = 0 
n_req = 2566362 
total_req = 2862073 

Dual Bus Interface Util: 
issued_total_row = 984552 
issued_total_col = 2862073 
Row_Bus_Util =  0.067310 
CoL_Bus_Util = 0.195668 
Either_Row_CoL_Bus_Util = 0.257145 
Issued_on_Two_Bus_Simul_Util = 0.005834 
issued_two_Eff = 0.022687 
queue_avg = 26.589775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.5898
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14627156 n_nop=10868314 n_act=491127 n_pre=491111 n_ref_event=0 n_req=2565771 n_rd=2438369 n_rd_L2_A=0 n_write=0 n_wr_bk=423031 bw_util=0.7825
n_activity=14219873 dram_eff=0.8049
bk0: 151336a 9599312i bk1: 152583a 9380910i bk2: 153290a 9398716i bk3: 153574a 9282430i bk4: 152408a 9440474i bk5: 153495a 9219149i bk6: 152753a 9432558i bk7: 153930a 9299429i bk8: 151609a 9559344i bk9: 151972a 9480827i bk10: 151904a 9605964i bk11: 153228a 9354049i bk12: 150841a 9634418i bk13: 151568a 9463183i bk14: 151760a 9552738i bk15: 152118a 9414444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808588
Row_Buffer_Locality_read = 0.829675
Row_Buffer_Locality_write = 0.405009
Bank_Level_Parallism = 6.087008
Bank_Level_Parallism_Col = 4.739409
Bank_Level_Parallism_Ready = 2.229216
write_to_read_ratio_blp_rw_average = 0.264914
GrpLevelPara = 2.996685 

BW Util details:
bwutil = 0.782490 
total_CMD = 14627156 
util_bw = 11445600 
Wasted_Col = 2391875 
Wasted_Row = 220906 
Idle = 568775 

BW Util Bottlenecks: 
RCDc_limit = 2273722 
RCDWRc_limit = 278291 
WTRc_limit = 1552185 
RTWc_limit = 2773021 
CCDLc_limit = 1296836 
rwq = 0 
CCDLc_limit_alone = 983410 
WTRc_limit_alone = 1461473 
RTWc_limit_alone = 2550307 

Commands details: 
total_CMD = 14627156 
n_nop = 10868314 
Read = 2438369 
Write = 0 
L2_Alloc = 0 
L2_WB = 423031 
n_act = 491127 
n_pre = 491111 
n_ref = 0 
n_req = 2565771 
total_req = 2861400 

Dual Bus Interface Util: 
issued_total_row = 982238 
issued_total_col = 2861400 
Row_Bus_Util =  0.067152 
CoL_Bus_Util = 0.195622 
Either_Row_CoL_Bus_Util = 0.256977 
Issued_on_Two_Bus_Simul_Util = 0.005797 
issued_two_Eff = 0.022559 
queue_avg = 26.726036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.726
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14627156 n_nop=10858957 n_act=493932 n_pre=493916 n_ref_event=0 n_req=2570974 n_rd=2443171 n_rd_L2_A=0 n_write=0 n_wr_bk=423341 bw_util=0.7839
n_activity=14209955 dram_eff=0.8069
bk0: 151782a 9551818i bk1: 152914a 9339950i bk2: 153815a 9325362i bk3: 153007a 9265609i bk4: 152774a 9384514i bk5: 153033a 9270304i bk6: 153829a 9350307i bk7: 153142a 9369765i bk8: 153227a 9463374i bk9: 151834a 9533958i bk10: 152817a 9491179i bk11: 152813a 9355512i bk12: 151450a 9633319i bk13: 151639a 9424647i bk14: 152768a 9468679i bk15: 152327a 9429496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807884
Row_Buffer_Locality_read = 0.828881
Row_Buffer_Locality_write = 0.406508
Bank_Level_Parallism = 6.121590
Bank_Level_Parallism_Col = 4.758112
Bank_Level_Parallism_Ready = 2.233528
write_to_read_ratio_blp_rw_average = 0.263758
GrpLevelPara = 3.006848 

BW Util details:
bwutil = 0.783888 
total_CMD = 14627156 
util_bw = 11466048 
Wasted_Col = 2367752 
Wasted_Row = 219538 
Idle = 573818 

BW Util Bottlenecks: 
RCDc_limit = 2268341 
RCDWRc_limit = 275333 
WTRc_limit = 1570102 
RTWc_limit = 2711885 
CCDLc_limit = 1283744 
rwq = 0 
CCDLc_limit_alone = 977934 
WTRc_limit_alone = 1480155 
RTWc_limit_alone = 2496022 

Commands details: 
total_CMD = 14627156 
n_nop = 10858957 
Read = 2443171 
Write = 0 
L2_Alloc = 0 
L2_WB = 423341 
n_act = 493932 
n_pre = 493916 
n_ref = 0 
n_req = 2570974 
total_req = 2866512 

Dual Bus Interface Util: 
issued_total_row = 987848 
issued_total_col = 2866512 
Row_Bus_Util =  0.067535 
CoL_Bus_Util = 0.195972 
Either_Row_CoL_Bus_Util = 0.257617 
Issued_on_Two_Bus_Simul_Util = 0.005890 
issued_two_Eff = 0.022865 
queue_avg = 26.867802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.8678
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14627156 n_nop=10863385 n_act=492335 n_pre=492319 n_ref_event=0 n_req=2569346 n_rd=2441589 n_rd_L2_A=0 n_write=0 n_wr_bk=423322 bw_util=0.7834
n_activity=14214409 dram_eff=0.8062
bk0: 152948a 9431140i bk1: 151641a 9491838i bk2: 153325a 9411068i bk3: 153213a 9313445i bk4: 152717a 9417245i bk5: 151916a 9394092i bk6: 153505a 9388940i bk7: 154041a 9263555i bk8: 153204a 9442758i bk9: 152463a 9413898i bk10: 152297a 9550975i bk11: 151762a 9480709i bk12: 152114a 9503774i bk13: 152102a 9397209i bk14: 152744a 9459373i bk15: 151597a 9467958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808384
Row_Buffer_Locality_read = 0.829280
Row_Buffer_Locality_write = 0.409034
Bank_Level_Parallism = 6.109928
Bank_Level_Parallism_Col = 4.749865
Bank_Level_Parallism_Ready = 2.238074
write_to_read_ratio_blp_rw_average = 0.264084
GrpLevelPara = 3.001545 

BW Util details:
bwutil = 0.783450 
total_CMD = 14627156 
util_bw = 11459644 
Wasted_Col = 2374533 
Wasted_Row = 220776 
Idle = 572203 

BW Util Bottlenecks: 
RCDc_limit = 2264438 
RCDWRc_limit = 274345 
WTRc_limit = 1547838 
RTWc_limit = 2740219 
CCDLc_limit = 1288332 
rwq = 0 
CCDLc_limit_alone = 979086 
WTRc_limit_alone = 1457390 
RTWc_limit_alone = 2521421 

Commands details: 
total_CMD = 14627156 
n_nop = 10863385 
Read = 2441589 
Write = 0 
L2_Alloc = 0 
L2_WB = 423322 
n_act = 492335 
n_pre = 492319 
n_ref = 0 
n_req = 2569346 
total_req = 2864911 

Dual Bus Interface Util: 
issued_total_row = 984654 
issued_total_col = 2864911 
Row_Bus_Util =  0.067317 
CoL_Bus_Util = 0.195862 
Either_Row_CoL_Bus_Util = 0.257314 
Issued_on_Two_Bus_Simul_Util = 0.005865 
issued_two_Eff = 0.022795 
queue_avg = 26.866909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.8669

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1809899, Miss = 1220520, Miss_rate = 0.674, Pending_hits = 49114, Reservation_fails = 3422
L2_cache_bank[1]: Access = 1798490, Miss = 1221595, Miss_rate = 0.679, Pending_hits = 8291, Reservation_fails = 2246
L2_cache_bank[2]: Access = 1789764, Miss = 1221303, Miss_rate = 0.682, Pending_hits = 8242, Reservation_fails = 3263
L2_cache_bank[3]: Access = 1785838, Miss = 1220910, Miss_rate = 0.684, Pending_hits = 8388, Reservation_fails = 3779
L2_cache_bank[4]: Access = 1792388, Miss = 1221036, Miss_rate = 0.681, Pending_hits = 8380, Reservation_fails = 2813
L2_cache_bank[5]: Access = 1787713, Miss = 1220020, Miss_rate = 0.682, Pending_hits = 8489, Reservation_fails = 873
L2_cache_bank[6]: Access = 1792386, Miss = 1218800, Miss_rate = 0.680, Pending_hits = 8082, Reservation_fails = 2161
L2_cache_bank[7]: Access = 1839399, Miss = 1217847, Miss_rate = 0.662, Pending_hits = 8563, Reservation_fails = 1121
L2_cache_bank[8]: Access = 1805011, Miss = 1217223, Miss_rate = 0.674, Pending_hits = 49120, Reservation_fails = 2249
L2_cache_bank[9]: Access = 1802305, Miss = 1220740, Miss_rate = 0.677, Pending_hits = 8747, Reservation_fails = 3876
L2_cache_bank[10]: Access = 1792599, Miss = 1217398, Miss_rate = 0.679, Pending_hits = 8496, Reservation_fails = 2032
L2_cache_bank[11]: Access = 1784642, Miss = 1218799, Miss_rate = 0.683, Pending_hits = 8163, Reservation_fails = 2314
L2_cache_bank[12]: Access = 1789277, Miss = 1219376, Miss_rate = 0.681, Pending_hits = 8194, Reservation_fails = 1950
L2_cache_bank[13]: Access = 1787180, Miss = 1219305, Miss_rate = 0.682, Pending_hits = 8335, Reservation_fails = 1615
L2_cache_bank[14]: Access = 1792658, Miss = 1217540, Miss_rate = 0.679, Pending_hits = 8413, Reservation_fails = 2140
L2_cache_bank[15]: Access = 1847871, Miss = 1221357, Miss_rate = 0.661, Pending_hits = 8729, Reservation_fails = 2953
L2_cache_bank[16]: Access = 1803098, Miss = 1219367, Miss_rate = 0.676, Pending_hits = 48902, Reservation_fails = 1779
L2_cache_bank[17]: Access = 1803933, Miss = 1219306, Miss_rate = 0.676, Pending_hits = 8557, Reservation_fails = 2046
L2_cache_bank[18]: Access = 2381840, Miss = 1215919, Miss_rate = 0.510, Pending_hits = 8185, Reservation_fails = 2260
L2_cache_bank[19]: Access = 1792382, Miss = 1222469, Miss_rate = 0.682, Pending_hits = 8566, Reservation_fails = 2045
L2_cache_bank[20]: Access = 1789065, Miss = 1222464, Miss_rate = 0.683, Pending_hits = 8486, Reservation_fails = 2709
L2_cache_bank[21]: Access = 1789454, Miss = 1220711, Miss_rate = 0.682, Pending_hits = 8362, Reservation_fails = 2740
L2_cache_bank[22]: Access = 1795074, Miss = 1222856, Miss_rate = 0.681, Pending_hits = 8275, Reservation_fails = 3213
L2_cache_bank[23]: Access = 1839888, Miss = 1218736, Miss_rate = 0.662, Pending_hits = 8616, Reservation_fails = 3069
L2_total_cache_accesses = 43792154
L2_total_cache_misses = 29275597
L2_total_cache_miss_rate = 0.6685
L2_total_cache_pending_hits = 323695
L2_total_cache_reservation_fails = 58668
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3004009
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 323695
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9268692
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58668
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20006840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 323695
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11188853
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32603236
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11188918
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1086
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 57582
L2_cache_data_port_util = 0.104
L2_cache_fill_port_util = 0.214

icnt_total_pkts_mem_to_simt=43792154
icnt_total_pkts_simt_to_mem=43792154
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 43792154
Req_Network_cycles = 5703784
Req_Network_injected_packets_per_cycle =       7.6777 
Req_Network_conflicts_per_cycle =       2.8943
Req_Network_conflicts_per_cycle_util =       2.9301
Req_Bank_Level_Parallism =       7.7726
Req_Network_in_buffer_full_per_cycle =       0.0006
Req_Network_in_buffer_avg_util =       6.7423
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4241

Reply_Network_injected_packets_num = 43792154
Reply_Network_cycles = 5703784
Reply_Network_injected_packets_per_cycle =        7.6777
Reply_Network_conflicts_per_cycle =        6.4385
Reply_Network_conflicts_per_cycle_util =       6.5133
Reply_Bank_Level_Parallism =       7.7670
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.8234
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2559
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 17 hrs, 18 min, 57 sec (62337 sec)
gpgpu_simulation_rate = 47028 (inst/sec)
gpgpu_simulation_rate = 91 (cycle/sec)
gpgpu_silicon_slowdown = 15000000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4642b6ac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b6a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b698..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b688..

GPGPU-Sim PTX: cudaLaunch for 0x0x55aab2811c56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 11: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 11 
gpu_sim_cycle = 756670
gpu_sim_insn = 380072754
gpu_ipc =     502.2966
gpu_tot_sim_cycle = 6460454
gpu_tot_sim_insn = 3311684917
gpu_tot_ipc =     512.6087
gpu_tot_issued_cta = 287320
gpu_occupancy = 70.9326% 
gpu_tot_occupancy = 73.8127% 
max_total_param_size = 0
gpu_stall_dramfull = 498915
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.0707
partiton_level_parallism_total  =       7.6066
partiton_level_parallism_util =       7.1620
partiton_level_parallism_util_total  =       7.7033
L2_BW  =     308.8493 GB/Sec
L2_BW_total  =     332.2581 GB/Sec
gpu_total_sim_rate=47014

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3494738, Miss = 1265673, Miss_rate = 0.362, Pending_hits = 435002, Reservation_fails = 792477
	L1D_cache_core[1]: Access = 3491060, Miss = 1265313, Miss_rate = 0.362, Pending_hits = 433333, Reservation_fails = 804760
	L1D_cache_core[2]: Access = 3496646, Miss = 1265700, Miss_rate = 0.362, Pending_hits = 434849, Reservation_fails = 806254
	L1D_cache_core[3]: Access = 3485458, Miss = 1263243, Miss_rate = 0.362, Pending_hits = 434734, Reservation_fails = 786809
	L1D_cache_core[4]: Access = 3492366, Miss = 1264707, Miss_rate = 0.362, Pending_hits = 435175, Reservation_fails = 791900
	L1D_cache_core[5]: Access = 3505101, Miss = 1271967, Miss_rate = 0.363, Pending_hits = 437971, Reservation_fails = 801726
	L1D_cache_core[6]: Access = 3497450, Miss = 1265343, Miss_rate = 0.362, Pending_hits = 435000, Reservation_fails = 793436
	L1D_cache_core[7]: Access = 3491769, Miss = 1264460, Miss_rate = 0.362, Pending_hits = 435969, Reservation_fails = 807247
	L1D_cache_core[8]: Access = 3497696, Miss = 1267184, Miss_rate = 0.362, Pending_hits = 434871, Reservation_fails = 786063
	L1D_cache_core[9]: Access = 3486236, Miss = 1261870, Miss_rate = 0.362, Pending_hits = 433901, Reservation_fails = 803301
	L1D_cache_core[10]: Access = 3490172, Miss = 1264783, Miss_rate = 0.362, Pending_hits = 434080, Reservation_fails = 801794
	L1D_cache_core[11]: Access = 3488607, Miss = 1261686, Miss_rate = 0.362, Pending_hits = 433696, Reservation_fails = 796178
	L1D_cache_core[12]: Access = 3489359, Miss = 1263097, Miss_rate = 0.362, Pending_hits = 434090, Reservation_fails = 788086
	L1D_cache_core[13]: Access = 3493157, Miss = 1266671, Miss_rate = 0.363, Pending_hits = 434826, Reservation_fails = 788186
	L1D_cache_core[14]: Access = 3485085, Miss = 1261678, Miss_rate = 0.362, Pending_hits = 431334, Reservation_fails = 787665
	L1D_cache_core[15]: Access = 3482833, Miss = 1263995, Miss_rate = 0.363, Pending_hits = 433228, Reservation_fails = 795215
	L1D_cache_core[16]: Access = 3480700, Miss = 1259182, Miss_rate = 0.362, Pending_hits = 430390, Reservation_fails = 776565
	L1D_cache_core[17]: Access = 3495505, Miss = 1268212, Miss_rate = 0.363, Pending_hits = 435506, Reservation_fails = 793372
	L1D_cache_core[18]: Access = 3488064, Miss = 1267484, Miss_rate = 0.363, Pending_hits = 435440, Reservation_fails = 785139
	L1D_cache_core[19]: Access = 3486685, Miss = 1264446, Miss_rate = 0.363, Pending_hits = 434618, Reservation_fails = 807646
	L1D_cache_core[20]: Access = 3482829, Miss = 1263364, Miss_rate = 0.363, Pending_hits = 432999, Reservation_fails = 789165
	L1D_cache_core[21]: Access = 3497376, Miss = 1267749, Miss_rate = 0.362, Pending_hits = 434830, Reservation_fails = 801215
	L1D_cache_core[22]: Access = 3483454, Miss = 1261058, Miss_rate = 0.362, Pending_hits = 432865, Reservation_fails = 785504
	L1D_cache_core[23]: Access = 3496220, Miss = 1265319, Miss_rate = 0.362, Pending_hits = 434854, Reservation_fails = 800270
	L1D_cache_core[24]: Access = 3512056, Miss = 1271577, Miss_rate = 0.362, Pending_hits = 437244, Reservation_fails = 806046
	L1D_cache_core[25]: Access = 3487997, Miss = 1263962, Miss_rate = 0.362, Pending_hits = 433615, Reservation_fails = 789617
	L1D_cache_core[26]: Access = 3502188, Miss = 1267210, Miss_rate = 0.362, Pending_hits = 434777, Reservation_fails = 793499
	L1D_cache_core[27]: Access = 3490748, Miss = 1264899, Miss_rate = 0.362, Pending_hits = 435430, Reservation_fails = 790049
	L1D_cache_core[28]: Access = 3499160, Miss = 1267302, Miss_rate = 0.362, Pending_hits = 437586, Reservation_fails = 795934
	L1D_cache_core[29]: Access = 3491053, Miss = 1264449, Miss_rate = 0.362, Pending_hits = 433787, Reservation_fails = 788208
	L1D_total_cache_accesses = 104761768
	L1D_total_cache_misses = 37953583
	L1D_total_cache_miss_rate = 0.3623
	L1D_total_cache_pending_hits = 13036000
	L1D_total_cache_reservation_fails = 23833326
	L1D_cache_data_port_util = 0.280
	L1D_cache_fill_port_util = 0.198
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42583408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13036000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14497661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23028528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23455777
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13036000
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11188777
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 804798
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 93572846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11188922

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 19677165
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3351363
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 804798
ctas_completed 287320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
138059, 142025, 142072, 142140, 144196, 143107, 143271, 143830, 139195, 144578, 144061, 144787, 143657, 143409, 143673, 142809, 139562, 143209, 143916, 143200, 143690, 143098, 142763, 144116, 140246, 144136, 142929, 143619, 144024, 142764, 142209, 143848, 
gpgpu_n_tot_thrd_icount = 4385714880
gpgpu_n_tot_w_icount = 137053590
gpgpu_n_stall_shd_mem = 20456166
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37953438
gpgpu_n_mem_write_global = 11188922
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 429301467
gpgpu_n_store_insn = 78832812
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 267468800
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8778455
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11677711
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:22739121	W0_Idle:2557076	W0_Scoreboard:605283993	W1:9386045	W2:4829510	W3:2541252	W4:1965350	W5:1382379	W6:1212024	W7:919651	W8:787644	W9:662499	W10:589114	W11:480819	W12:426407	W13:363053	W14:333049	W15:323109	W16:341745	W17:255741	W18:243282	W19:249202	W20:268355	W21:276950	W22:330568	W23:371628	W24:422905	W25:470921	W26:659284	W27:814512	W28:1097772	W29:1573750	W30:2705205	W31:5278689	W32:95491176
single_issue_nums: WS0:33969718	WS1:34407153	WS2:34358685	WS3:34318034	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 303627504 {8:37953438,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 447556880 {40:11188922,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1518137520 {40:37953438,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 89511376 {8:11188922,}
maxmflatency = 3448 
max_icnt2mem_latency = 1921 
maxmrqlatency = 2411 
max_icnt2sh_latency = 201 
averagemflatency = 411 
avg_icnt2mem_latency = 71 
avg_mrq_latency = 58 
avg_icnt2sh_latency = 7 
mrq_lat_table:8506309 	989183 	1507964 	2494426 	4983578 	6387719 	5905954 	3712014 	1161126 	105937 	2736 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8302470 	33206233 	7329398 	287863 	16396 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	36131721 	9403800 	1707464 	1460285 	433787 	5303 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27542262 	8607124 	6114859 	4459038 	2101495 	314432 	3150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	6035 	325 	42 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8254      8151      8061      8167      7617      7435      8157      7310      7812      8191      7962      8097      7940      8177      7750      8316 
dram[1]:      8261      8144      8054      8046      7689      7927      8186      8199      8185      7526      8031      8039      8162      8170      8112      8326 
dram[2]:      8252      8166      8154      8071      7532      7539      8177      7572      7801      8192      7908      8014      8158      7975      8369      7980 
dram[3]:      7960      8161      8102      8157      7278      7557      7492      8247      7828      8169      8013      8057      8178      8161      7975      8350 
dram[4]:      8262      8128      8086      8082      7920      7666      8160      8115      8169      7806      8111      8064      8115      8097      7803      8284 
dram[5]:      8085      8296      8240      8246      7561      7231      7975      7963      8157      7867      8044      8090      8090      8114      8271      8042 
dram[6]:      8254      8250      7992      8144      7523      7905      7744      7614      7548      8180      8086      8068      8116      8122      8298      8246 
dram[7]:      8285      8122      8001      8129      7539      7536      7489      8133      8159      8156      8068      8082      8117      8134      8001      8275 
dram[8]:      8088      8040      7980      8172      7579      7897      8088      8103      8178      8171      7973      8030      7944      7910      8293      8297 
dram[9]:      8348      8389      8206      7090      7534      7903      8089      8087      7930      7880      8045      7970      8082      8139      8360      8141 
dram[10]:      8375      7983      8114      7979      7885      7228      8101      7547      7544      8165      7792      7803      8016      8030      7786      7791 
dram[11]:      8009      7187      8108      8145      7576      7587      8087      7891      7930      8193      7933      7991      8065      8001      8342      8304 
average row accesses per activate:
dram[0]:  5.231405  5.333582  5.219774  5.278721  5.253489  5.367665  4.838538  4.973875  5.165313  5.231605  5.284608  5.322239  5.257949  5.478594  5.263142  5.437487 
dram[1]:  5.251884  5.500208  5.262807  5.251150  5.173617  5.208934  4.959540  5.040691  5.162439  5.269705  5.308076  5.405974  5.345914  5.481914  5.302586  5.408906 
dram[2]:  5.508280  5.609741  5.121651  5.248886  5.068217  5.314507  5.061028  5.154088  5.179370  5.157481  5.277500  5.392447  5.213311  5.330915  5.268171  5.325602 
dram[3]:  5.482885  5.547359  5.054323  5.211068  5.276177  5.299870  4.999947  5.394834  5.135780  5.231507  5.302947  5.349162  5.309643  5.391882  5.264986  5.409787 
dram[4]:  5.333525  5.510278  5.103121  5.161472  5.282061  5.236428  5.172506  5.225292  5.210587  5.219637  5.402821  5.318285  5.369806  5.327033  5.440208  5.355464 
dram[5]:  5.373995  5.479527  5.221257  5.289766  5.233679  5.325891  5.237278  5.238747  5.037667  5.172519  5.272761  5.384039  5.256458  5.435018  5.350223  5.314281 
dram[6]:  5.524475  5.482487  5.159563  5.200327  5.088714  5.347479  5.179172  5.235034  5.125786  5.233574  5.418973  5.393126  5.330698  5.262431  5.221008  5.328244 
dram[7]:  5.474114  5.438859  5.145880  5.171525  5.254620  5.324266  5.130132  5.045054  5.088741  5.157941  5.361051  5.488652  5.253292  5.310505  5.281487  5.377748 
dram[8]:  5.436259  5.391154  5.165408  5.224524  5.226465  5.232197  4.955660  5.126995  5.123061  5.351776  5.270606  5.550683  5.314665  5.413225  5.340783  5.234890 
dram[9]:  5.378249  5.333572  5.176433  5.259855  5.226409  5.202963  5.088019  5.066819  5.297030  5.344281  5.373465  5.242296  5.474720  5.440202  5.324314  5.305021 
dram[10]:  5.306878  5.282955  5.111057  5.325580  5.237964  5.289972  4.953183  5.197295  5.093726  5.455763  5.197590  5.322952  5.384595  5.437940  5.256962  5.376254 
dram[11]:  5.192812  5.474411  5.212055  5.283289  5.243528  5.427648  4.966410  5.099648  5.099504  5.290600  5.319160  5.541379  5.249887  5.351977  5.248290  5.427135 
average row locality = 35757006/6783393 = 5.271257
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    177994    177769    178601    179249    178218    178722    180655    180187    178224    178705    177597    178171    177457    177094    177113    177280 
dram[1]:    177936    176852    178869    179121    179383    179569    179645    180789    178530    178049    177989    177796    176981    176848    177471    177356 
dram[2]:    175965    175863    179371    179109    179850    178890    179616    178869    178101    178959    177812    177940    177963    177864    177815    177909 
dram[3]:    176056    176501    180378    179687    177928    178458    179438    177074    178263    178462    177610    178155    176702    177421    177546    177060 
dram[4]:    177282    176910    179862    179485    178403    179356    177361    177683    178125    178267    177301    178741    176799    177917    176976    177765 
dram[5]:    177166    176661    178299    178786    178257    178727    177386    178207    178832    178922    178039    177935    177347    177011    176938    177722 
dram[6]:    176562    176698    179124    179329    180068    178135    177357    178224    178632    178550    177560    177862    177499    178159    177747    177567 
dram[7]:    176316    177293    178636    179019    177890    178588    177974    180053    178561    179033    177403    177408    177897    177991    177758    177449 
dram[8]:    176305    177253    179206    179306    178343    178804    179645    179087    178460    177486    178375    176708    177128    176953    177202    178919 
dram[9]:    176793    178273    179103    179376    178076    179348    178429    179870    177142    177587    177475    179028    176194    177063    177308    177703 
dram[10]:    177342    178663    179692    178735    178505    178779    179753    178943    179024    177398    178564    178533    176904    177178    178446    177935 
dram[11]:    178727    177185    179124    179010    178395    177462    179386    180003    179042    178127    177947    177308    177705    177697    178444    177119 
total dram reads = 34202688
bank skew: 180789/175863 = 1.03
chip skew: 2854394/2846235 = 1.00
number of total write accesses:
dram[0]:     26919     26921     26746     26901     26951     27019     27274     27275     26941     27065     26921     26902     26816     26874     26677     26766 
dram[1]:     26881     26724     26899     26794     27018     27131     27145     27179     26965     26902     26917     26901     26806     26818     26811     26655 
dram[2]:     26678     26742     26948     26938     27186     27092     27036     26939     26895     26936     27000     27050     26868     26820     26756     26781 
dram[3]:     26735     26924     27067     27033     26992     27138     27040     26788     26887     26952     27027     27147     26657     26783     26861     26766 
dram[4]:     27027     26923     27042     27038     26930     27017     26897     26850     26925     27018     27068     27140     26750     26931     26697     26791 
dram[5]:     26953     26837     26900     26897     26919     26852     26923     27023     27027     27080     27035     27116     26813     26696     26693     26850 
dram[6]:     26775     26853     26928     26925     26998     26855     26908     27002     27074     27071     26972     26941     26698     26845     26963     26916 
dram[7]:     26797     26876     26827     26954     26907     27006     26956     27135     27027     27046     26953     26956     26714     26707     26767     26725 
dram[8]:     26740     26974     26932     26890     26891     26869     27164     27019     27087     26971     27106     26896     26762     26781     26684     26900 
dram[9]:     26816     26944     26838     26917     26860     27037     27034     27169     26857     26870     26835     27021     26792     26850     26809     26726 
dram[10]:     26794     26919     26862     26799     26962     26953     27218     27169     27086     26836     27164     27006     26761     26785     26671     26638 
dram[11]:     26946     26750     26817     26760     27060     26920     27194     27253     27030     26883     26955     26894     26876     26816     26741     26680 
total dram writes = 5167950
bank skew: 27275/26638 = 1.02
chip skew: 431044/430353 = 1.00
average mf latency per bank:
dram[0]:        502       510       507       515       506       514       505       517       507       516       497       516       500       505       498       510
dram[1]:        502       508       506       510       503       512       506       520       505       514       504       513       497       507       503       508
dram[2]:        500       508       505       511       503       510       509       515       509       514       503       515       499       508       502       509
dram[3]:        502       519       505       526       506       523       509       523       503       523       502       520       498       520       504       520
dram[4]:        499       510       506       516       501       517       506       520       505       513       497       508       496       507       499       510
dram[5]:        501       507       507       515       505       515       509       520       505       512       499       506       501       508       501       510
dram[6]:        505       510       508       515       506       511       512       520       505       515       498       509       499       509       504       512
dram[7]:        500       520       510       531       506       523       510       531       511       526       501       518       500       519       502       520
dram[8]:        498       510       505       515       504       515       503       518       501       516       496       513       499       513       499       513
dram[9]:        505       510       508       518       507       515       509       515       510       517       503       513      1250       510       504       509
dram[10]:        503       512       511       517       506       519       508       517       508       515       500       509       498       507       506       512
dram[11]:        504       519       508       525       509       527       510       530       509       528       501       520       501       520       506       522
maximum mf latency per bank:
dram[0]:       3309      3370      3130      3127      3031      3117      3043      3039      2862      3044      2839      2844      3224      2732      2835      3112
dram[1]:       3046      3041      3037      3070      2836      2740      3000      2819      2986      2965      2610      3100      2365      2561      2873      2855
dram[2]:       2892      2868      3127      3219      3423      3422      3012      3080      2777      2973      2664      2591      2582      2576      2692      2678
dram[3]:       3131      3126      3130      3102      3128      2826      2856      2823      2996      2954      3043      2992      2892      2944      2678      2731
dram[4]:       2988      3025      2823      3214      2933      2948      2846      3028      2784      2812      2705      2664      2746      2672      2968      2793
dram[5]:       2777      2984      2980      3292      2808      2820      2841      2899      2875      2909      2623      2748      2367      2542      2991      2801
dram[6]:       2913      2816      3181      3312      3191      2892      2926      3248      2875      2704      2677      2710      2845      2875      2806      2652
dram[7]:       3182      3192      3149      3334      2922      2929      3211      2801      3160      3177      3044      2931      2615      2687      2629      2591
dram[8]:       3294      2800      2967      3229      3448      3182      2745      2846      2869      2804      2996      2999      2656      2756      2545      2498
dram[9]:       3037      3042      3070      3141      3159      3025      2971      3070      3039      2962      2836      2809      2786      2867      2406      2342
dram[10]:       3045      3048      3029      3162      2980      3026      2937      2916      3025      2995      2706      2670      2692      3094      2649      2861
dram[11]:       2956      2997      3076      3125      2892      3098      2944      3430      3193      3003      2404      2730      3028      2860      3062      2845

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16567611 n_nop=12245401 n_act=569177 n_pre=569161 n_ref_event=0 n_req=2982913 n_rd=2853036 n_rd_L2_A=0 n_write=0 n_wr_bk=430968 bw_util=0.7929
n_activity=16143271 dram_eff=0.8137
bk0: 177994a 10745370i bk1: 177769a 10665087i bk2: 178601a 10674895i bk3: 179249a 10525483i bk4: 178218a 10708232i bk5: 178722a 10552590i bk6: 180655a 10515682i bk7: 180187a 10427828i bk8: 178224a 10774088i bk9: 178705a 10696583i bk10: 177597a 10816232i bk11: 178171a 10579415i bk12: 177457a 10792091i bk13: 177094a 10735336i bk14: 177113a 10847792i bk15: 177280a 10745966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809190
Row_Buffer_Locality_read = 0.827542
Row_Buffer_Locality_write = 0.406061
Bank_Level_Parallism = 6.089513
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 2.282197
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.792873 
total_CMD = 16567611 
util_bw = 13136016 
Wasted_Col = 2606802 
Wasted_Row = 237974 
Idle = 586819 

BW Util Bottlenecks: 
RCDc_limit = 2597236 
RCDWRc_limit = 280285 
WTRc_limit = 1581897 
RTWc_limit = 2799124 
CCDLc_limit = 1427905 
rwq = 0 
CCDLc_limit_alone = 1108015 
WTRc_limit_alone = 1488701 
RTWc_limit_alone = 2572430 

Commands details: 
total_CMD = 16567611 
n_nop = 12245401 
Read = 2853036 
Write = 0 
L2_Alloc = 0 
L2_WB = 430968 
n_act = 569177 
n_pre = 569161 
n_ref = 0 
n_req = 2982913 
total_req = 3284004 

Dual Bus Interface Util: 
issued_total_row = 1138338 
issued_total_col = 3284004 
Row_Bus_Util =  0.068709 
CoL_Bus_Util = 0.198218 
Either_Row_CoL_Bus_Util = 0.260883 
Issued_on_Two_Bus_Simul_Util = 0.006044 
issued_two_Eff = 0.023167 
queue_avg = 27.191811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.1918
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16567611 n_nop=12250555 n_act=566402 n_pre=566386 n_ref_event=0 n_req=2982790 n_rd=2853184 n_rd_L2_A=0 n_write=0 n_wr_bk=430546 bw_util=0.7928
n_activity=16144106 dram_eff=0.8136
bk0: 177936a 10722092i bk1: 176852a 10720945i bk2: 178869a 10687894i bk3: 179121a 10517809i bk4: 179383a 10633729i bk5: 179569a 10446896i bk6: 179645a 10569869i bk7: 180789a 10412429i bk8: 178530a 10789073i bk9: 178049a 10738266i bk10: 177989a 10799013i bk11: 177796a 10684444i bk12: 176981a 10919681i bk13: 176848a 10752429i bk14: 177471a 10784582i bk15: 177356a 10726830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810113
Row_Buffer_Locality_read = 0.828510
Row_Buffer_Locality_write = 0.405120
Bank_Level_Parallism = 6.086262
Bank_Level_Parallism_Col = 4.720688
Bank_Level_Parallism_Ready = 2.287427
write_to_read_ratio_blp_rw_average = 0.237188
GrpLevelPara = 2.992894 

BW Util details:
bwutil = 0.792807 
total_CMD = 16567611 
util_bw = 13134920 
Wasted_Col = 2597805 
Wasted_Row = 243020 
Idle = 591866 

BW Util Bottlenecks: 
RCDc_limit = 2577147 
RCDWRc_limit = 277981 
WTRc_limit = 1573352 
RTWc_limit = 2823193 
CCDLc_limit = 1426225 
rwq = 0 
CCDLc_limit_alone = 1101041 
WTRc_limit_alone = 1479766 
RTWc_limit_alone = 2591595 

Commands details: 
total_CMD = 16567611 
n_nop = 12250555 
Read = 2853184 
Write = 0 
L2_Alloc = 0 
L2_WB = 430546 
n_act = 566402 
n_pre = 566386 
n_ref = 0 
n_req = 2982790 
total_req = 3283730 

Dual Bus Interface Util: 
issued_total_row = 1132788 
issued_total_col = 3283730 
Row_Bus_Util =  0.068374 
CoL_Bus_Util = 0.198202 
Either_Row_CoL_Bus_Util = 0.260572 
Issued_on_Two_Bus_Simul_Util = 0.006003 
issued_two_Eff = 0.023039 
queue_avg = 27.115755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.1158
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16567611 n_nop=12250600 n_act=566866 n_pre=566850 n_ref_event=0 n_req=2981495 n_rd=2851896 n_rd_L2_A=0 n_write=0 n_wr_bk=430665 bw_util=0.7925
n_activity=16131747 dram_eff=0.8139
bk0: 175965a 10944004i bk1: 175863a 10848736i bk2: 179371a 10625559i bk3: 179109a 10536627i bk4: 179850a 10531453i bk5: 178890a 10536690i bk6: 179616a 10634338i bk7: 178869a 10636239i bk8: 178101a 10808317i bk9: 178959a 10642067i bk10: 177812a 10826982i bk11: 177940a 10653385i bk12: 177963a 10801153i bk13: 177864a 10664052i bk14: 177815a 10781558i bk15: 177909a 10638982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809875
Row_Buffer_Locality_read = 0.828305
Row_Buffer_Locality_write = 0.404301
Bank_Level_Parallism = 6.076505
Bank_Level_Parallism_Col = 4.705710
Bank_Level_Parallism_Ready = 2.281729
write_to_read_ratio_blp_rw_average = 0.235656
GrpLevelPara = 2.993512 

BW Util details:
bwutil = 0.792525 
total_CMD = 16567611 
util_bw = 13130244 
Wasted_Col = 2591216 
Wasted_Row = 244572 
Idle = 601579 

BW Util Bottlenecks: 
RCDc_limit = 2583533 
RCDWRc_limit = 277425 
WTRc_limit = 1577450 
RTWc_limit = 2764017 
CCDLc_limit = 1404274 
rwq = 0 
CCDLc_limit_alone = 1087911 
WTRc_limit_alone = 1485864 
RTWc_limit_alone = 2539240 

Commands details: 
total_CMD = 16567611 
n_nop = 12250600 
Read = 2851896 
Write = 0 
L2_Alloc = 0 
L2_WB = 430665 
n_act = 566866 
n_pre = 566850 
n_ref = 0 
n_req = 2981495 
total_req = 3282561 

Dual Bus Interface Util: 
issued_total_row = 1133716 
issued_total_col = 3282561 
Row_Bus_Util =  0.068430 
CoL_Bus_Util = 0.198131 
Either_Row_CoL_Bus_Util = 0.260569 
Issued_on_Two_Bus_Simul_Util = 0.005992 
issued_two_Eff = 0.022994 
queue_avg = 26.848509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.8485
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16567611 n_nop=12262225 n_act=562973 n_pre=562957 n_ref_event=0 n_req=2976285 n_rd=2846739 n_rd_L2_A=0 n_write=0 n_wr_bk=430797 bw_util=0.7913
n_activity=16135798 dram_eff=0.8125
bk0: 176056a 10929191i bk1: 176501a 10783794i bk2: 180378a 10552458i bk3: 179687a 10474879i bk4: 177928a 10714031i bk5: 178458a 10552530i bk6: 179438a 10663369i bk7: 177074a 10799153i bk8: 178263a 10798041i bk9: 178462a 10698616i bk10: 177610a 10837222i bk11: 178155a 10625491i bk12: 176702a 10900526i bk13: 177421a 10738422i bk14: 177546a 10765796i bk15: 177060a 10760756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810850
Row_Buffer_Locality_read = 0.829205
Row_Buffer_Locality_write = 0.407508
Bank_Level_Parallism = 6.045372
Bank_Level_Parallism_Col = 4.696731
Bank_Level_Parallism_Ready = 2.278344
write_to_read_ratio_blp_rw_average = 0.236447
GrpLevelPara = 2.985713 

BW Util details:
bwutil = 0.791312 
total_CMD = 16567611 
util_bw = 13110144 
Wasted_Col = 2607944 
Wasted_Row = 249650 
Idle = 599873 

BW Util Bottlenecks: 
RCDc_limit = 2580542 
RCDWRc_limit = 276721 
WTRc_limit = 1567747 
RTWc_limit = 2794785 
CCDLc_limit = 1412592 
rwq = 0 
CCDLc_limit_alone = 1096168 
WTRc_limit_alone = 1477242 
RTWc_limit_alone = 2568866 

Commands details: 
total_CMD = 16567611 
n_nop = 12262225 
Read = 2846739 
Write = 0 
L2_Alloc = 0 
L2_WB = 430797 
n_act = 562973 
n_pre = 562957 
n_ref = 0 
n_req = 2976285 
total_req = 3277536 

Dual Bus Interface Util: 
issued_total_row = 1125930 
issued_total_col = 3277536 
Row_Bus_Util =  0.067960 
CoL_Bus_Util = 0.197828 
Either_Row_CoL_Bus_Util = 0.259868 
Issued_on_Two_Bus_Simul_Util = 0.005920 
issued_two_Eff = 0.022781 
queue_avg = 26.772423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7724
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16567611 n_nop=12260990 n_act=562993 n_pre=562977 n_ref_event=0 n_req=2977759 n_rd=2848233 n_rd_L2_A=0 n_write=0 n_wr_bk=431044 bw_util=0.7917
n_activity=16137738 dram_eff=0.8128
bk0: 177282a 10801344i bk1: 176910a 10738770i bk2: 179862a 10596834i bk3: 179485a 10449556i bk4: 178403a 10720717i bk5: 179356a 10494501i bk6: 177361a 10826471i bk7: 177683a 10698312i bk8: 178125a 10835014i bk9: 178267a 10640935i bk10: 177301a 10853968i bk11: 178741a 10552340i bk12: 176799a 10890629i bk13: 177917a 10643342i bk14: 176976a 10868699i bk15: 177765a 10671838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810937
Row_Buffer_Locality_read = 0.829289
Row_Buffer_Locality_write = 0.407378
Bank_Level_Parallism = 6.064955
Bank_Level_Parallism_Col = 4.710505
Bank_Level_Parallism_Ready = 2.286894
write_to_read_ratio_blp_rw_average = 0.236712
GrpLevelPara = 2.984166 

BW Util details:
bwutil = 0.791732 
total_CMD = 16567611 
util_bw = 13117108 
Wasted_Col = 2603982 
Wasted_Row = 247166 
Idle = 599355 

BW Util Bottlenecks: 
RCDc_limit = 2573883 
RCDWRc_limit = 277458 
WTRc_limit = 1569055 
RTWc_limit = 2787293 
CCDLc_limit = 1426918 
rwq = 0 
CCDLc_limit_alone = 1106019 
WTRc_limit_alone = 1476456 
RTWc_limit_alone = 2558993 

Commands details: 
total_CMD = 16567611 
n_nop = 12260990 
Read = 2848233 
Write = 0 
L2_Alloc = 0 
L2_WB = 431044 
n_act = 562993 
n_pre = 562977 
n_ref = 0 
n_req = 2977759 
total_req = 3279277 

Dual Bus Interface Util: 
issued_total_row = 1125970 
issued_total_col = 3279277 
Row_Bus_Util =  0.067962 
CoL_Bus_Util = 0.197933 
Either_Row_CoL_Bus_Util = 0.259942 
Issued_on_Two_Bus_Simul_Util = 0.005953 
issued_two_Eff = 0.022901 
queue_avg = 26.829891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.8299
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16567611 n_nop=12263582 n_act=562821 n_pre=562805 n_ref_event=0 n_req=2975374 n_rd=2846235 n_rd_L2_A=0 n_write=0 n_wr_bk=430614 bw_util=0.7911
n_activity=16144295 dram_eff=0.8119
bk0: 177166a 10827512i bk1: 176661a 10745761i bk2: 178299a 10730532i bk3: 178786a 10565720i bk4: 178257a 10670106i bk5: 178727a 10567238i bk6: 177386a 10852499i bk7: 178207a 10707824i bk8: 178832a 10739780i bk9: 178922a 10625576i bk10: 178039a 10796499i bk11: 177935a 10690229i bk12: 177347a 10829268i bk13: 177011a 10748419i bk14: 176938a 10877578i bk15: 177722a 10707330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810843
Row_Buffer_Locality_read = 0.829130
Row_Buffer_Locality_write = 0.407785
Bank_Level_Parallism = 6.040329
Bank_Level_Parallism_Col = 4.685439
Bank_Level_Parallism_Ready = 2.276107
write_to_read_ratio_blp_rw_average = 0.236101
GrpLevelPara = 2.985187 

BW Util details:
bwutil = 0.791146 
total_CMD = 16567611 
util_bw = 13107396 
Wasted_Col = 2611305 
Wasted_Row = 250551 
Idle = 598359 

BW Util Bottlenecks: 
RCDc_limit = 2587856 
RCDWRc_limit = 276012 
WTRc_limit = 1563660 
RTWc_limit = 2776554 
CCDLc_limit = 1417899 
rwq = 0 
CCDLc_limit_alone = 1102345 
WTRc_limit_alone = 1471966 
RTWc_limit_alone = 2552694 

Commands details: 
total_CMD = 16567611 
n_nop = 12263582 
Read = 2846235 
Write = 0 
L2_Alloc = 0 
L2_WB = 430614 
n_act = 562821 
n_pre = 562805 
n_ref = 0 
n_req = 2975374 
total_req = 3276849 

Dual Bus Interface Util: 
issued_total_row = 1125626 
issued_total_col = 3276849 
Row_Bus_Util =  0.067941 
CoL_Bus_Util = 0.197786 
Either_Row_CoL_Bus_Util = 0.259786 
Issued_on_Two_Bus_Simul_Util = 0.005942 
issued_two_Eff = 0.022873 
queue_avg = 26.841249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.8412
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16567611 n_nop=12258156 n_act=564131 n_pre=564115 n_ref_event=0 n_req=2978486 n_rd=2849073 n_rd_L2_A=0 n_write=0 n_wr_bk=430724 bw_util=0.7919
n_activity=16131604 dram_eff=0.8133
bk0: 176562a 10935357i bk1: 176698a 10780708i bk2: 179124a 10647306i bk3: 179329a 10511299i bk4: 180068a 10576493i bk5: 178135a 10574277i bk6: 177357a 10825460i bk7: 178224a 10680166i bk8: 178632a 10794767i bk9: 178550a 10695748i bk10: 177560a 10904342i bk11: 177862a 10703458i bk12: 177499a 10901792i bk13: 178159a 10655257i bk14: 177747a 10767522i bk15: 177567a 10666128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810601
Row_Buffer_Locality_read = 0.828847
Row_Buffer_Locality_write = 0.408908
Bank_Level_Parallism = 6.045391
Bank_Level_Parallism_Col = 4.692375
Bank_Level_Parallism_Ready = 2.286780
write_to_read_ratio_blp_rw_average = 0.233193
GrpLevelPara = 2.990125 

BW Util details:
bwutil = 0.791858 
total_CMD = 16567611 
util_bw = 13119188 
Wasted_Col = 2593727 
Wasted_Row = 250164 
Idle = 604532 

BW Util Bottlenecks: 
RCDc_limit = 2581558 
RCDWRc_limit = 276868 
WTRc_limit = 1567590 
RTWc_limit = 2724129 
CCDLc_limit = 1394303 
rwq = 0 
CCDLc_limit_alone = 1086371 
WTRc_limit_alone = 1476405 
RTWc_limit_alone = 2507382 

Commands details: 
total_CMD = 16567611 
n_nop = 12258156 
Read = 2849073 
Write = 0 
L2_Alloc = 0 
L2_WB = 430724 
n_act = 564131 
n_pre = 564115 
n_ref = 0 
n_req = 2978486 
total_req = 3279797 

Dual Bus Interface Util: 
issued_total_row = 1128246 
issued_total_col = 3279797 
Row_Bus_Util =  0.068099 
CoL_Bus_Util = 0.197964 
Either_Row_CoL_Bus_Util = 0.260113 
Issued_on_Two_Bus_Simul_Util = 0.005951 
issued_two_Eff = 0.022877 
queue_avg = 26.984596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.9846
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16567611 n_nop=12255852 n_act=565745 n_pre=565729 n_ref_event=0 n_req=2978654 n_rd=2849269 n_rd_L2_A=0 n_write=0 n_wr_bk=430353 bw_util=0.7918
n_activity=16140483 dram_eff=0.8128
bk0: 176316a 10901930i bk1: 177293a 10718253i bk2: 178636a 10646517i bk3: 179019a 10463088i bk4: 177890a 10715930i bk5: 178588a 10536926i bk6: 177974a 10767735i bk7: 180053a 10503705i bk8: 178561a 10729662i bk9: 179033a 10643059i bk10: 177403a 10837072i bk11: 177408a 10738099i bk12: 177897a 10793729i bk13: 177991a 10646553i bk14: 177758a 10772547i bk15: 177449a 10710917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810070
Row_Buffer_Locality_read = 0.828419
Row_Buffer_Locality_write = 0.405990
Bank_Level_Parallism = 6.073638
Bank_Level_Parallism_Col = 4.708466
Bank_Level_Parallism_Ready = 2.292763
write_to_read_ratio_blp_rw_average = 0.236087
GrpLevelPara = 2.991107 

BW Util details:
bwutil = 0.791815 
total_CMD = 16567611 
util_bw = 13118488 
Wasted_Col = 2604550 
Wasted_Row = 250460 
Idle = 594113 

BW Util Bottlenecks: 
RCDc_limit = 2587379 
RCDWRc_limit = 279491 
WTRc_limit = 1570136 
RTWc_limit = 2772522 
CCDLc_limit = 1407102 
rwq = 0 
CCDLc_limit_alone = 1090636 
WTRc_limit_alone = 1478273 
RTWc_limit_alone = 2547919 

Commands details: 
total_CMD = 16567611 
n_nop = 12255852 
Read = 2849269 
Write = 0 
L2_Alloc = 0 
L2_WB = 430353 
n_act = 565745 
n_pre = 565729 
n_ref = 0 
n_req = 2978654 
total_req = 3279622 

Dual Bus Interface Util: 
issued_total_row = 1131474 
issued_total_col = 3279622 
Row_Bus_Util =  0.068294 
CoL_Bus_Util = 0.197954 
Either_Row_CoL_Bus_Util = 0.260252 
Issued_on_Two_Bus_Simul_Util = 0.005996 
issued_two_Eff = 0.023039 
queue_avg = 27.067862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.0679
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16567611 n_nop=12256004 n_act=565459 n_pre=565443 n_ref_event=0 n_req=2978753 n_rd=2849180 n_rd_L2_A=0 n_write=0 n_wr_bk=430666 bw_util=0.7919
n_activity=16136799 dram_eff=0.813
bk0: 176305a 10904296i bk1: 177253a 10687965i bk2: 179206a 10643940i bk3: 179306a 10494959i bk4: 178343a 10723954i bk5: 178804a 10516548i bk6: 179645a 10653424i bk7: 179087a 10612177i bk8: 178460a 10768804i bk9: 177486a 10761030i bk10: 178375a 10763973i bk11: 176708a 10811778i bk12: 177128a 10892487i bk13: 176953a 10744784i bk14: 177202a 10864616i bk15: 178919a 10609958i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810172
Row_Buffer_Locality_read = 0.828548
Row_Buffer_Locality_write = 0.406095
Bank_Level_Parallism = 6.051022
Bank_Level_Parallism_Col = 4.685345
Bank_Level_Parallism_Ready = 2.276118
write_to_read_ratio_blp_rw_average = 0.234812
GrpLevelPara = 2.982804 

BW Util details:
bwutil = 0.791869 
total_CMD = 16567611 
util_bw = 13119384 
Wasted_Col = 2610483 
Wasted_Row = 244399 
Idle = 593345 

BW Util Bottlenecks: 
RCDc_limit = 2588214 
RCDWRc_limit = 279105 
WTRc_limit = 1570447 
RTWc_limit = 2753641 
CCDLc_limit = 1425590 
rwq = 0 
CCDLc_limit_alone = 1110909 
WTRc_limit_alone = 1478061 
RTWc_limit_alone = 2531346 

Commands details: 
total_CMD = 16567611 
n_nop = 12256004 
Read = 2849180 
Write = 0 
L2_Alloc = 0 
L2_WB = 430666 
n_act = 565459 
n_pre = 565443 
n_ref = 0 
n_req = 2978753 
total_req = 3279846 

Dual Bus Interface Util: 
issued_total_row = 1130902 
issued_total_col = 3279846 
Row_Bus_Util =  0.068260 
CoL_Bus_Util = 0.197967 
Either_Row_CoL_Bus_Util = 0.260243 
Issued_on_Two_Bus_Simul_Util = 0.005984 
issued_two_Eff = 0.022994 
queue_avg = 26.774723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7747
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16567611 n_nop=12258864 n_act=563986 n_pre=563970 n_ref_event=0 n_req=2978076 n_rd=2848768 n_rd_L2_A=0 n_write=0 n_wr_bk=430375 bw_util=0.7917
n_activity=16140850 dram_eff=0.8126
bk0: 176793a 10900999i bk1: 178273a 10643975i bk2: 179103a 10663613i bk3: 179376a 10518345i bk4: 178076a 10707517i bk5: 179348a 10447221i bk6: 178429a 10715440i bk7: 179870a 10547152i bk8: 177142a 10861769i bk9: 177587a 10754189i bk10: 177475a 10899348i bk11: 179028a 10594034i bk12: 176194a 10943134i bk13: 177063a 10729027i bk14: 177308a 10840008i bk15: 177703a 10678385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810623
Row_Buffer_Locality_read = 0.828875
Row_Buffer_Locality_write = 0.408528
Bank_Level_Parallism = 6.053185
Bank_Level_Parallism_Col = 4.701277
Bank_Level_Parallism_Ready = 2.285055
write_to_read_ratio_blp_rw_average = 0.235912
GrpLevelPara = 2.987769 

BW Util details:
bwutil = 0.791700 
total_CMD = 16567611 
util_bw = 13116572 
Wasted_Col = 2609848 
Wasted_Row = 246871 
Idle = 594320 

BW Util Bottlenecks: 
RCDc_limit = 2580694 
RCDWRc_limit = 279382 
WTRc_limit = 1567204 
RTWc_limit = 2799006 
CCDLc_limit = 1407333 
rwq = 0 
CCDLc_limit_alone = 1089926 
WTRc_limit_alone = 1475194 
RTWc_limit_alone = 2573609 

Commands details: 
total_CMD = 16567611 
n_nop = 12258864 
Read = 2848768 
Write = 0 
L2_Alloc = 0 
L2_WB = 430375 
n_act = 563986 
n_pre = 563970 
n_ref = 0 
n_req = 2978076 
total_req = 3279143 

Dual Bus Interface Util: 
issued_total_row = 1127956 
issued_total_col = 3279143 
Row_Bus_Util =  0.068082 
CoL_Bus_Util = 0.197925 
Either_Row_CoL_Bus_Util = 0.260071 
Issued_on_Two_Bus_Simul_Util = 0.005936 
issued_two_Eff = 0.022826 
queue_avg = 26.976803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.9768
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16567611 n_nop=12248082 n_act=567249 n_pre=567233 n_ref_event=0 n_req=2984091 n_rd=2854394 n_rd_L2_A=0 n_write=0 n_wr_bk=430623 bw_util=0.7931
n_activity=16131311 dram_eff=0.8146
bk0: 177342a 10832909i bk1: 178663a 10594746i bk2: 179692a 10583289i bk3: 178735a 10513516i bk4: 178505a 10652338i bk5: 178779a 10512297i bk6: 179753a 10612797i bk7: 178943a 10625526i bk8: 179024a 10743588i bk9: 177398a 10819339i bk10: 178564a 10763666i bk11: 178533a 10606752i bk12: 176904a 10937751i bk13: 177178a 10695981i bk14: 178446a 10753649i bk15: 177935a 10695271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809912
Row_Buffer_Locality_read = 0.828082
Row_Buffer_Locality_write = 0.410017
Bank_Level_Parallism = 6.086071
Bank_Level_Parallism_Col = 4.718292
Bank_Level_Parallism_Ready = 2.288522
write_to_read_ratio_blp_rw_average = 0.234825
GrpLevelPara = 2.997632 

BW Util details:
bwutil = 0.793118 
total_CMD = 16567611 
util_bw = 13140068 
Wasted_Col = 2584015 
Wasted_Row = 244544 
Idle = 598984 

BW Util Bottlenecks: 
RCDc_limit = 2574577 
RCDWRc_limit = 276298 
WTRc_limit = 1585706 
RTWc_limit = 2740372 
CCDLc_limit = 1394041 
rwq = 0 
CCDLc_limit_alone = 1084453 
WTRc_limit_alone = 1494559 
RTWc_limit_alone = 2521931 

Commands details: 
total_CMD = 16567611 
n_nop = 12248082 
Read = 2854394 
Write = 0 
L2_Alloc = 0 
L2_WB = 430623 
n_act = 567249 
n_pre = 567233 
n_ref = 0 
n_req = 2984091 
total_req = 3285017 

Dual Bus Interface Util: 
issued_total_row = 1134482 
issued_total_col = 3285017 
Row_Bus_Util =  0.068476 
CoL_Bus_Util = 0.198279 
Either_Row_CoL_Bus_Util = 0.260721 
Issued_on_Two_Bus_Simul_Util = 0.006034 
issued_two_Eff = 0.023144 
queue_avg = 27.103333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.1033
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16567611 n_nop=12252711 n_act=565687 n_pre=565671 n_ref_event=0 n_req=2982330 n_rd=2852681 n_rd_L2_A=0 n_write=0 n_wr_bk=430575 bw_util=0.7927
n_activity=16135819 dram_eff=0.8139
bk0: 178727a 10706941i bk1: 177185a 10760653i bk2: 179124a 10677405i bk3: 179010a 10547298i bk4: 178395a 10690366i bk5: 177462a 10648509i bk6: 179386a 10656026i bk7: 180003a 10510959i bk8: 179042a 10728182i bk9: 178127a 10689401i bk10: 177947a 10831048i bk11: 177308a 10746205i bk12: 177705a 10796774i bk13: 177697a 10664663i bk14: 178444a 10738873i bk15: 177119a 10733275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810323
Row_Buffer_Locality_read = 0.828407
Row_Buffer_Locality_write = 0.412421
Bank_Level_Parallism = 6.075514
Bank_Level_Parallism_Col = 4.708615
Bank_Level_Parallism_Ready = 2.291350
write_to_read_ratio_blp_rw_average = 0.235007
GrpLevelPara = 2.991981 

BW Util details:
bwutil = 0.792693 
total_CMD = 16567611 
util_bw = 13133024 
Wasted_Col = 2589931 
Wasted_Row = 246152 
Idle = 598504 

BW Util Bottlenecks: 
RCDc_limit = 2568420 
RCDWRc_limit = 275346 
WTRc_limit = 1562108 
RTWc_limit = 2764604 
CCDLc_limit = 1400211 
rwq = 0 
CCDLc_limit_alone = 1087632 
WTRc_limit_alone = 1470562 
RTWc_limit_alone = 2543571 

Commands details: 
total_CMD = 16567611 
n_nop = 12252711 
Read = 2852681 
Write = 0 
L2_Alloc = 0 
L2_WB = 430575 
n_act = 565687 
n_pre = 565671 
n_ref = 0 
n_req = 2982330 
total_req = 3283256 

Dual Bus Interface Util: 
issued_total_row = 1131358 
issued_total_col = 3283256 
Row_Bus_Util =  0.068287 
CoL_Bus_Util = 0.198173 
Either_Row_CoL_Bus_Util = 0.260442 
Issued_on_Two_Bus_Simul_Util = 0.006019 
issued_two_Eff = 0.023109 
queue_avg = 27.096588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.0966

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2047520, Miss = 1425861, Miss_rate = 0.696, Pending_hits = 58671, Reservation_fails = 3422
L2_cache_bank[1]: Access = 2018679, Miss = 1427178, Miss_rate = 0.707, Pending_hits = 9658, Reservation_fails = 2246
L2_cache_bank[2]: Access = 2009537, Miss = 1426804, Miss_rate = 0.710, Pending_hits = 9554, Reservation_fails = 3341
L2_cache_bank[3]: Access = 2005269, Miss = 1426384, Miss_rate = 0.711, Pending_hits = 9749, Reservation_fails = 3779
L2_cache_bank[4]: Access = 2011728, Miss = 1426496, Miss_rate = 0.709, Pending_hits = 9697, Reservation_fails = 2813
L2_cache_bank[5]: Access = 2007524, Miss = 1425403, Miss_rate = 0.710, Pending_hits = 9874, Reservation_fails = 873
L2_cache_bank[6]: Access = 2012241, Miss = 1423925, Miss_rate = 0.708, Pending_hits = 9451, Reservation_fails = 2187
L2_cache_bank[7]: Access = 2067572, Miss = 1422823, Miss_rate = 0.688, Pending_hits = 9937, Reservation_fails = 1121
L2_cache_bank[8]: Access = 2041752, Miss = 1422111, Miss_rate = 0.697, Pending_hits = 58711, Reservation_fails = 2249
L2_cache_bank[9]: Access = 2022677, Miss = 1426124, Miss_rate = 0.705, Pending_hits = 10162, Reservation_fails = 3876
L2_cache_bank[10]: Access = 2011631, Miss = 1422267, Miss_rate = 0.707, Pending_hits = 9890, Reservation_fails = 2032
L2_cache_bank[11]: Access = 2003886, Miss = 1423973, Miss_rate = 0.711, Pending_hits = 9514, Reservation_fails = 2314
L2_cache_bank[12]: Access = 2008320, Miss = 1424551, Miss_rate = 0.709, Pending_hits = 9563, Reservation_fails = 1950
L2_cache_bank[13]: Access = 2006460, Miss = 1424527, Miss_rate = 0.710, Pending_hits = 9649, Reservation_fails = 1615
L2_cache_bank[14]: Access = 2012157, Miss = 1422440, Miss_rate = 0.707, Pending_hits = 9787, Reservation_fails = 2140
L2_cache_bank[15]: Access = 2076858, Miss = 1426834, Miss_rate = 0.687, Pending_hits = 10119, Reservation_fails = 2953
L2_cache_bank[16]: Access = 2040172, Miss = 1424665, Miss_rate = 0.698, Pending_hits = 58496, Reservation_fails = 1779
L2_cache_bank[17]: Access = 2023756, Miss = 1424518, Miss_rate = 0.704, Pending_hits = 9951, Reservation_fails = 2046
L2_cache_bank[18]: Access = 2600588, Miss = 1420538, Miss_rate = 0.546, Pending_hits = 9495, Reservation_fails = 2260
L2_cache_bank[19]: Access = 2012348, Miss = 1428249, Miss_rate = 0.710, Pending_hits = 9950, Reservation_fails = 2045
L2_cache_bank[20]: Access = 2008868, Miss = 1428232, Miss_rate = 0.711, Pending_hits = 9846, Reservation_fails = 2709
L2_cache_bank[21]: Access = 2008757, Miss = 1426166, Miss_rate = 0.710, Pending_hits = 9714, Reservation_fails = 2740
L2_cache_bank[22]: Access = 2015664, Miss = 1428772, Miss_rate = 0.709, Pending_hits = 9594, Reservation_fails = 3213
L2_cache_bank[23]: Access = 2068396, Miss = 1423912, Miss_rate = 0.688, Pending_hits = 9978, Reservation_fails = 3072
L2_total_cache_accesses = 49142360
L2_total_cache_misses = 34202753
L2_total_cache_miss_rate = 0.6960
L2_total_cache_pending_hits = 381010
L2_total_cache_reservation_fails = 58775
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3369740
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 381010
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10845048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58775
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23357640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 381010
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11188857
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37953438
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11188922
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1086
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 57686
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.221

icnt_total_pkts_mem_to_simt=49142360
icnt_total_pkts_simt_to_mem=49142360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 49142360
Req_Network_cycles = 6460454
Req_Network_injected_packets_per_cycle =       7.6066 
Req_Network_conflicts_per_cycle =       2.7322
Req_Network_conflicts_per_cycle_util =       2.7656
Req_Bank_Level_Parallism =       7.6998
Req_Network_in_buffer_full_per_cycle =       0.0005
Req_Network_in_buffer_avg_util =       6.0627
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4421

Reply_Network_injected_packets_num = 49142360
Reply_Network_cycles = 6460454
Reply_Network_injected_packets_per_cycle =        7.6066
Reply_Network_conflicts_per_cycle =        6.6139
Reply_Network_conflicts_per_cycle_util =       6.6896
Reply_Bank_Level_Parallism =       7.6937
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.8445
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2536
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 19 hrs, 34 min, 0 sec (70440 sec)
gpgpu_simulation_rate = 47014 (inst/sec)
gpgpu_simulation_rate = 91 (cycle/sec)
gpgpu_silicon_slowdown = 15000000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4642b6dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b6d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55aab2811dd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z8shortcutiPi'
Destroy streams for kernel 12: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 12 
gpu_sim_cycle = 168127
gpu_sim_insn = 122340036
gpu_ipc =     727.6644
gpu_tot_sim_cycle = 6628581
gpu_tot_sim_insn = 3434024953
gpu_tot_ipc =     518.0634
gpu_tot_issued_cta = 313440
gpu_occupancy = 86.2989% 
gpu_tot_occupancy = 74.1227% 
max_total_param_size = 0
gpu_stall_dramfull = 498915
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.3793
partiton_level_parallism_total  =       7.5755
partiton_level_parallism_util =       6.6219
partiton_level_parallism_util_total  =       7.6766
L2_BW  =     278.6472 GB/Sec
L2_BW_total  =     330.8983 GB/Sec
gpu_total_sim_rate=47422

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3540824, Miss = 1293323, Miss_rate = 0.365, Pending_hits = 435010, Reservation_fails = 807316
	L1D_cache_core[1]: Access = 3537073, Miss = 1292995, Miss_rate = 0.366, Pending_hits = 433343, Reservation_fails = 819691
	L1D_cache_core[2]: Access = 3542977, Miss = 1293574, Miss_rate = 0.365, Pending_hits = 434853, Reservation_fails = 820998
	L1D_cache_core[3]: Access = 3531341, Miss = 1291117, Miss_rate = 0.366, Pending_hits = 434746, Reservation_fails = 800655
	L1D_cache_core[4]: Access = 3538895, Miss = 1292451, Miss_rate = 0.365, Pending_hits = 435175, Reservation_fails = 806057
	L1D_cache_core[5]: Access = 3551185, Miss = 1299649, Miss_rate = 0.366, Pending_hits = 437979, Reservation_fails = 816063
	L1D_cache_core[6]: Access = 3544250, Miss = 1293377, Miss_rate = 0.365, Pending_hits = 435004, Reservation_fails = 808245
	L1D_cache_core[7]: Access = 3537902, Miss = 1292174, Miss_rate = 0.365, Pending_hits = 435977, Reservation_fails = 821644
	L1D_cache_core[8]: Access = 3544061, Miss = 1295346, Miss_rate = 0.365, Pending_hits = 434879, Reservation_fails = 799871
	L1D_cache_core[9]: Access = 3532890, Miss = 1289584, Miss_rate = 0.365, Pending_hits = 433912, Reservation_fails = 818117
	L1D_cache_core[10]: Access = 3536196, Miss = 1292625, Miss_rate = 0.366, Pending_hits = 434089, Reservation_fails = 816739
	L1D_cache_core[11]: Access = 3535058, Miss = 1289720, Miss_rate = 0.365, Pending_hits = 433700, Reservation_fails = 811395
	L1D_cache_core[12]: Access = 3535445, Miss = 1290715, Miss_rate = 0.365, Pending_hits = 434095, Reservation_fails = 802605
	L1D_cache_core[13]: Access = 3539292, Miss = 1294481, Miss_rate = 0.366, Pending_hits = 434837, Reservation_fails = 803399
	L1D_cache_core[14]: Access = 3531376, Miss = 1289648, Miss_rate = 0.365, Pending_hits = 431345, Reservation_fails = 802172
	L1D_cache_core[15]: Access = 3529088, Miss = 1291677, Miss_rate = 0.366, Pending_hits = 433235, Reservation_fails = 810155
	L1D_cache_core[16]: Access = 3527079, Miss = 1287024, Miss_rate = 0.365, Pending_hits = 430413, Reservation_fails = 791294
	L1D_cache_core[17]: Access = 3541671, Miss = 1295926, Miss_rate = 0.366, Pending_hits = 435510, Reservation_fails = 808713
	L1D_cache_core[18]: Access = 3534363, Miss = 1295170, Miss_rate = 0.366, Pending_hits = 435453, Reservation_fails = 799575
	L1D_cache_core[19]: Access = 3533379, Miss = 1292384, Miss_rate = 0.366, Pending_hits = 434637, Reservation_fails = 821986
	L1D_cache_core[20]: Access = 3528642, Miss = 1291302, Miss_rate = 0.366, Pending_hits = 433008, Reservation_fails = 803424
	L1D_cache_core[21]: Access = 3543479, Miss = 1295527, Miss_rate = 0.366, Pending_hits = 434836, Reservation_fails = 815591
	L1D_cache_core[22]: Access = 3529917, Miss = 1289124, Miss_rate = 0.365, Pending_hits = 432872, Reservation_fails = 799613
	L1D_cache_core[23]: Access = 3542536, Miss = 1293449, Miss_rate = 0.365, Pending_hits = 434859, Reservation_fails = 815024
	L1D_cache_core[24]: Access = 3557767, Miss = 1299579, Miss_rate = 0.365, Pending_hits = 437249, Reservation_fails = 821239
	L1D_cache_core[25]: Access = 3534721, Miss = 1292092, Miss_rate = 0.366, Pending_hits = 433625, Reservation_fails = 804494
	L1D_cache_core[26]: Access = 3548511, Miss = 1295180, Miss_rate = 0.365, Pending_hits = 434801, Reservation_fails = 807699
	L1D_cache_core[27]: Access = 3536679, Miss = 1292677, Miss_rate = 0.366, Pending_hits = 435435, Reservation_fails = 804728
	L1D_cache_core[28]: Access = 3544945, Miss = 1295432, Miss_rate = 0.365, Pending_hits = 437610, Reservation_fails = 810298
	L1D_cache_core[29]: Access = 3537552, Miss = 1292131, Miss_rate = 0.365, Pending_hits = 433798, Reservation_fails = 802539
	L1D_total_cache_accesses = 106149094
	L1D_total_cache_misses = 38789453
	L1D_total_cache_miss_rate = 0.3654
	L1D_total_cache_pending_hits = 13036285
	L1D_total_cache_reservation_fails = 24271339
	L1D_cache_data_port_util = 0.276
	L1D_cache_fill_port_util = 0.197
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 42897919
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13036285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14706672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23460879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 24082636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 13036285
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11425437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 810460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 94723512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11425582

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 20109516
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3351363
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 810460
ctas_completed 313440, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
142448, 146414, 146461, 146592, 148620, 147545, 147681, 148289, 143651, 148999, 148468, 149194, 148085, 147893, 148122, 147230, 144010, 147643, 148329, 147606, 148103, 147476, 147225, 148536, 144717, 148537, 147309, 147999, 148481, 147151, 146645, 148326, 
gpgpu_n_tot_thrd_icount = 4522395808
gpgpu_n_tot_w_icount = 141324869
gpgpu_n_stall_shd_mem = 20456166
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 38789308
gpgpu_n_mem_write_global = 11425582
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 444407930
gpgpu_n_store_insn = 80566289
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 280842240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8778455
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11677711
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23008608	W0_Idle:2630390	W0_Scoreboard:620219437	W1:9398148	W2:4841704	W3:2552284	W4:1976116	W5:1391969	W6:1221390	W7:928338	W8:796303	W9:670682	W10:597185	W11:488575	W12:433547	W13:370242	W14:340070	W15:329759	W16:348171	W17:262944	W18:249883	W19:255607	W20:274634	W21:282991	W22:336672	W23:377676	W24:428918	W25:476710	W26:664555	W27:820385	W28:1103372	W29:1579547	W30:2710735	W31:5284562	W32:99531195
single_issue_nums: WS0:35037213	WS1:35474724	WS2:35426648	WS3:35386284	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 310314464 {8:38789308,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 457023280 {40:11425582,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1551572320 {40:38789308,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 91404656 {8:11425582,}
maxmflatency = 3448 
max_icnt2mem_latency = 1921 
maxmrqlatency = 2411 
max_icnt2sh_latency = 201 
averagemflatency = 410 
avg_icnt2mem_latency = 70 
avg_mrq_latency = 58 
avg_icnt2sh_latency = 7 
mrq_lat_table:8669149 	1034204 	1575694 	2592126 	5141336 	6550345 	6050435 	3762874 	1169337 	106152 	2736 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8499049 	34046489 	7365093 	287863 	16396 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	37117762 	9487828 	1709656 	1460554 	433787 	5303 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28152293 	8798637 	6261467 	4555967 	2127882 	315492 	3152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	6198 	326 	42 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8254      8151      8061      8167      7617      7435      8157      7310      7812      8191      7962      8097      7940      8177      7750      8316 
dram[1]:      8261      8144      8054      8046      7689      7927      8186      8199      8185      7526      8031      8039      8162      8170      8112      8326 
dram[2]:      8252      8166      8154      8071      7532      7539      8177      7572      7801      8192      7908      8014      8158      7975      8369      7980 
dram[3]:      7960      8161      8102      8157      7278      7557      7492      8247      7828      8169      8013      8057      8178      8161      7975      8350 
dram[4]:      8262      8128      8086      8082      7920      7666      8160      8115      8169      7806      8111      8064      8115      8097      7803      8284 
dram[5]:      8085      8296      8240      8246      7561      7231      7975      7963      8157      7867      8044      8090      8090      8114      8271      8042 
dram[6]:      8254      8250      7992      8144      7523      7905      7744      7614      7548      8180      8086      8068      8116      8122      8298      8246 
dram[7]:      8285      8122      8001      8129      7539      7536      7489      8133      8159      8156      8068      8082      8117      8134      8001      8275 
dram[8]:      8088      8040      7980      8172      7579      7897      8088      8103      8178      8171      7973      8030      7944      7910      8293      8297 
dram[9]:      8348      8389      8206      7090      7534      7903      8089      8087      7930      7880      8045      7970      8082      8139      8360      8141 
dram[10]:      8375      7983      8114      7979      7885      7228      8101      7547      7544      8165      7792      7803      8016      8030      7786      7791 
dram[11]:      8009      7187      8108      8145      7576      7587      8087      7891      7930      8193      7933      7991      8065      8001      8342      8304 
average row accesses per activate:
dram[0]:  5.342462  5.446388  5.329805  5.390027  5.364880  5.480830  4.941635  5.079017  5.275569  5.342976  5.395583  5.433519  5.369411  5.593889  5.376983  5.553977 
dram[1]:  5.363693  5.617208  5.374618  5.362574  5.282311  5.319151  5.065550  5.147781  5.272454  5.382298  5.418184  5.519804  5.459231  5.599013  5.415583  5.525396 
dram[2]:  5.624154  5.729234  5.230045  5.359569  5.174876  5.426178  5.168757  5.263795  5.290081  5.267056  5.388867  5.504993  5.323479  5.443721  5.381500  5.439044 
dram[3]:  5.599846  5.664980  5.160898  5.320776  5.387862  5.411548  5.106633  5.509671  5.245382  5.343284  5.412606  5.461107  5.423232  5.505894  5.378151  5.526342 
dram[4]:  5.447760  5.627408  5.211120  5.269992  5.393370  5.346660  5.284170  5.337248  5.322490  5.330972  5.515759  5.429033  5.483332  5.438734  5.557014  5.469828 
dram[5]:  5.488928  5.597333  5.331575  5.401043  5.344224  5.437463  5.349322  5.351046  5.146002  5.282987  5.384624  5.497320  5.368849  5.550868  5.465102  5.427342 
dram[6]:  5.642114  5.600018  5.268173  5.310479  5.195819  5.460190  5.291043  5.347366  5.235206  5.344195  5.532647  5.505952  5.444801  5.374827  5.332736  5.441735 
dram[7]:  5.591100  5.554425  5.255086  5.280921  5.366113  5.437342  5.240598  5.152911  5.197361  5.267783  5.473773  5.603637  5.365440  5.423916  5.394438  5.493125 
dram[8]:  5.553168  5.506489  5.274960  5.334500  5.338166  5.343812  5.062274  5.236613  5.232680  5.467067  5.381578  5.667106  5.427849  5.529654  5.455896  5.346824 
dram[9]:  5.493694  5.447261  5.286494  5.370863  5.336802  5.312395  5.197750  5.174919  5.411880  5.458464  5.486770  5.352890  5.592480  5.557169  5.437602  5.418735 
dram[10]:  5.420454  5.395154  5.218676  5.436903  5.348220  5.401641  5.059733  5.309210  5.202353  5.572300  5.306890  5.434261  5.499145  5.552924  5.369123  5.490997 
dram[11]:  5.304196  5.591900  5.321582  5.394794  5.353941  5.542257  5.073313  5.208605  5.208305  5.403674  5.430753  5.657448  5.362607  5.465811  5.360215  5.543270 
average row locality = 36654448/6808935 = 5.383286
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    182336    182111    182952    183600    182569    183073    185006    184535    182571    183049    181953    182523    181810    181446    181464    181632 
dram[1]:    182282    181200    183219    183472    183730    183916    183993    185135    182881    182400    182340    182152    181332    181201    181822    181707 
dram[2]:    180314    180211    183722    183459    184196    183240    183963    183219    182451    183309    182165    182294    182316    182214    182166    182259 
dram[3]:    180405    180853    184728    184039    182270    182810    183786    181422    182611    182809    181965    182509    181051    181765    181894    181409 
dram[4]:    181632    181258    184212    183836    182752    183703    181710    182023    182473    182610    181660    183098    181148    182270    181326    182116 
dram[5]:    181511    181009    182647    183135    182606    183075    181738    182552    183183    183268    182396    182292    181702    181363    181288    182071 
dram[6]:    180907    181048    183472    183675    184417    182481    181705    182571    182982    182900    181916    182222    181854    182511    182095    181911 
dram[7]:    180659    181640    182981    183364    182240    182936    182321    184401    182911    183382    181762    181766    182252    182339    182105    181798 
dram[8]:    180656    181598    183552    183654    182693    183152    183994    183435    182810    181837    182730    181067    181481    181304    181551    183269 
dram[9]:    181142    182619    183453    183724    182424    183697    182779    184216    181492    181938    181834    183388    180542    181414    181655    182052 
dram[10]:    181689    183006    184040    183085    182856    183125    184102    183292    183373    181749    182921    182889    181253    181526    182797    182285 
dram[11]:    183074    181523    183476    183356    182745    181811    183735    184352    183394    182478    182301    181666    182054    182041    182795    181469 
total dram reads = 35037833
bank skew: 185135/180211 = 1.03
chip skew: 2923988/2915836 = 1.00
number of total write accesses:
dram[0]:     28027     28013     27765     27914     27976     28039     28281     28290     28049     28180     27802     27786     27872     27949     27805     27869 
dram[1]:     27990     27768     27880     27791     28056     28187     28191     28241     28078     28018     27815     27857     27932     27884     27898     27782 
dram[2]:     27739     27841     27936     27917     28231     28140     28116     27918     28017     28060     27939     27978     27903     27869     27876     27926 
dram[3]:     27815     27979     28074     27989     28035     28133     28079     27808     28062     28139     27936     28020     27759     27870     27980     27911 
dram[4]:     28057     28010     28001     28054     27959     28027     27968     27959     28088     28178     27975     28048     27824     27979     27834     27877 
dram[5]:     28031     27873     27919     27896     27906     27811     28041     28160     28166     28207     27980     28091     27940     27852     27775     27888 
dram[6]:     27868     27942     27866     27933     28013     27909     28032     28082     28143     28175     27891     27821     27890     28006     27999     27957 
dram[7]:     27870     27973     27798     27951     27966     28046     28079     28268     28149     28143     27867     27879     27867     27870     27854     27885 
dram[8]:     27836     28056     27929     27908     27923     27898     28299     28158     28172     28130     28009     27775     27953     27954     27818     27996 
dram[9]:     27914     28035     27877     27948     27891     28074     28134     28333     28009     27974     27741     27943     27947     28007     27844     27759 
dram[10]:     27838     28001     27830     27755     28028     28029     28359     28333     28125     27845     28020     27895     27858     27833     27738     27650 
dram[11]:     28034     27893     27768     27736     28088     27928     28280     28300     28108     27966     27861     27790     27942     27865     27819     27806 
total dram writes = 5369911
bank skew: 28359/27650 = 1.03
chip skew: 447838/447137 = 1.00
average mf latency per bank:
dram[0]:        498       506       503       512       503       511       502       513       503       512       494       513       497       502       495       507
dram[1]:        499       505       503       507       500       508       503       517       502       511       501       510       494       503       500       504
dram[2]:        497       504       502       508       500       507       506       512       506       511       500       511       496       505       498       505
dram[3]:        499       516       502       522       503       519       506       519       500       519       499       516       495       517       501       516
dram[4]:        495       506       502       512       498       513       503       516       501       510       494       505       493       503       496       507
dram[5]:        498       504       504       511       502       512       506       516       502       509       496       503       498       505       498       507
dram[6]:        502       506       505       512       503       508       508       516       502       512       495       506       495       505       501       509
dram[7]:        497       516       507       527       503       520       507       527       508       522       498       515       497       516       499       517
dram[8]:        495       507       502       512       501       512       500       514       498       512       493       509       496       510       496       509
dram[9]:        502       507       505       514       504       512       506       512       507       514       500       510      1227       506       501       506
dram[10]:        500       508       507       514       503       515       505       513       505       512       497       506       495       504       503       509
dram[11]:        501       515       505       522       506       524       506       527       506       524       498       517       498       517       503       518
maximum mf latency per bank:
dram[0]:       3309      3370      3130      3127      3031      3117      3043      3039      2862      3044      2839      2844      3224      2732      2835      3112
dram[1]:       3046      3041      3037      3070      2836      2740      3000      2819      2986      2965      2610      3100      2365      2561      2873      2855
dram[2]:       2892      2868      3127      3219      3423      3422      3012      3080      2777      2973      2664      2591      2582      2576      2692      2678
dram[3]:       3131      3126      3130      3102      3128      2826      2856      2823      2996      2954      3043      2992      2892      2944      2678      2731
dram[4]:       2988      3025      2823      3214      2933      2948      2846      3028      2784      2812      2705      2664      2746      2672      2968      2793
dram[5]:       2777      2984      2980      3292      2808      2820      2841      2899      2875      2909      2623      2748      2367      2542      2991      2801
dram[6]:       2913      2816      3181      3312      3191      2892      2926      3248      2875      2704      2677      2710      2845      2875      2806      2652
dram[7]:       3182      3192      3149      3334      2922      2929      3211      2801      3160      3177      3044      2931      2615      2687      2629      2591
dram[8]:       3294      2800      2967      3229      3448      3182      2745      2846      2869      2804      2996      2999      2656      2756      2545      2498
dram[9]:       3037      3042      3070      3141      3159      3025      2971      3070      3039      2962      2836      2809      2786      2867      2406      2342
dram[10]:       3045      3048      3029      3162      2980      3026      2937      2916      3025      2995      2706      2670      2692      3094      2649      2861
dram[11]:       2956      2997      3076      3125      2892      3098      2944      3430      3193      3003      2404      2730      3028      2860      3062      2845

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16998765 n_nop=12586137 n_act=571323 n_pre=571307 n_ref_event=0 n_req=3057633 n_rd=2922630 n_rd_L2_A=0 n_write=0 n_wr_bk=447617 bw_util=0.7931
n_activity=16551803 dram_eff=0.8145
bk0: 182336a 11088473i bk1: 182111a 11005789i bk2: 182952a 11027985i bk3: 183600a 10878386i bk4: 182569a 11061991i bk5: 183073a 10904666i bk6: 185006a 10868101i bk7: 184535a 10777970i bk8: 182571a 11121075i bk9: 183049a 11045205i bk10: 181953a 11169940i bk11: 182523a 10932655i bk12: 181810a 11141794i bk13: 181446a 11083443i bk14: 181464a 11202390i bk15: 181632a 11098993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813151
Row_Buffer_Locality_read = 0.831255
Row_Buffer_Locality_write = 0.421220
Bank_Level_Parallism = 6.025883
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 2.255708
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.793057 
total_CMD = 16998765 
util_bw = 13480988 
Wasted_Col = 2656866 
Wasted_Row = 241601 
Idle = 619310 

BW Util Bottlenecks: 
RCDc_limit = 2606540 
RCDWRc_limit = 282683 
WTRc_limit = 1605397 
RTWc_limit = 2855500 
CCDLc_limit = 1453330 
rwq = 0 
CCDLc_limit_alone = 1129593 
WTRc_limit_alone = 1511364 
RTWc_limit_alone = 2625796 

Commands details: 
total_CMD = 16998765 
n_nop = 12586137 
Read = 2922630 
Write = 0 
L2_Alloc = 0 
L2_WB = 447617 
n_act = 571323 
n_pre = 571307 
n_ref = 0 
n_req = 3057633 
total_req = 3370247 

Dual Bus Interface Util: 
issued_total_row = 1142630 
issued_total_col = 3370247 
Row_Bus_Util =  0.067218 
CoL_Bus_Util = 0.198264 
Either_Row_CoL_Bus_Util = 0.259585 
Issued_on_Two_Bus_Simul_Util = 0.005897 
issued_two_Eff = 0.022719 
queue_avg = 26.954397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.9544
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16998765 n_nop=12591143 n_act=568527 n_pre=568511 n_ref_event=0 n_req=3057557 n_rd=2922782 n_rd_L2_A=0 n_write=0 n_wr_bk=447368 bw_util=0.793
n_activity=16552210 dram_eff=0.8144
bk0: 182282a 11066167i bk1: 181200a 11067347i bk2: 183219a 11036486i bk3: 183472a 10867096i bk4: 183730a 10986389i bk5: 183916a 10799890i bk6: 183993a 10922119i bk7: 185135a 10762379i bk8: 182881a 11132605i bk9: 182400a 11081297i bk10: 182340a 11148996i bk11: 182152a 11034391i bk12: 181332a 11268888i bk13: 181201a 11101649i bk14: 181822a 11130070i bk15: 181707a 11070320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814061
Row_Buffer_Locality_read = 0.832204
Row_Buffer_Locality_write = 0.420612
Bank_Level_Parallism = 6.024947
Bank_Level_Parallism_Col = 4.688715
Bank_Level_Parallism_Ready = 2.261342
write_to_read_ratio_blp_rw_average = 0.242104
GrpLevelPara = 2.992734 

BW Util details:
bwutil = 0.793034 
total_CMD = 16998765 
util_bw = 13480600 
Wasted_Col = 2647065 
Wasted_Row = 246602 
Idle = 624498 

BW Util Bottlenecks: 
RCDc_limit = 2585867 
RCDWRc_limit = 279954 
WTRc_limit = 1596113 
RTWc_limit = 2881368 
CCDLc_limit = 1450489 
rwq = 0 
CCDLc_limit_alone = 1121266 
WTRc_limit_alone = 1501720 
RTWc_limit_alone = 2646538 

Commands details: 
total_CMD = 16998765 
n_nop = 12591143 
Read = 2922782 
Write = 0 
L2_Alloc = 0 
L2_WB = 447368 
n_act = 568527 
n_pre = 568511 
n_ref = 0 
n_req = 3057557 
total_req = 3370150 

Dual Bus Interface Util: 
issued_total_row = 1137038 
issued_total_col = 3370150 
Row_Bus_Util =  0.066889 
CoL_Bus_Util = 0.198259 
Either_Row_CoL_Bus_Util = 0.259291 
Issued_on_Two_Bus_Simul_Util = 0.005857 
issued_two_Eff = 0.022590 
queue_avg = 26.877172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.8772
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16998765 n_nop=12591209 n_act=569029 n_pre=569013 n_ref_event=0 n_req=3056281 n_rd=2921498 n_rd_L2_A=0 n_write=0 n_wr_bk=447406 bw_util=0.7927
n_activity=16538750 dram_eff=0.8148
bk0: 180314a 11285150i bk1: 180211a 11188135i bk2: 183722a 10977381i bk3: 183459a 10887607i bk4: 184196a 10882365i bk5: 183240a 10886433i bk6: 183963a 10981480i bk7: 183219a 10986894i bk8: 182451a 11153414i bk9: 183309a 10986740i bk10: 182165a 11177084i bk11: 182294a 11001155i bk12: 182316a 11152061i bk13: 182214a 11016171i bk14: 182166a 11133277i bk15: 182259a 10989132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813819
Row_Buffer_Locality_read = 0.832000
Row_Buffer_Locality_write = 0.419749
Bank_Level_Parallism = 6.015842
Bank_Level_Parallism_Col = 4.674415
Bank_Level_Parallism_Ready = 2.255659
write_to_read_ratio_blp_rw_average = 0.240649
GrpLevelPara = 2.993795 

BW Util details:
bwutil = 0.792741 
total_CMD = 16998765 
util_bw = 13475616 
Wasted_Col = 2638303 
Wasted_Row = 248839 
Idle = 636007 

BW Util Bottlenecks: 
RCDc_limit = 2593476 
RCDWRc_limit = 279659 
WTRc_limit = 1600653 
RTWc_limit = 2817374 
CCDLc_limit = 1425489 
rwq = 0 
CCDLc_limit_alone = 1105629 
WTRc_limit_alone = 1508096 
RTWc_limit_alone = 2590071 

Commands details: 
total_CMD = 16998765 
n_nop = 12591209 
Read = 2921498 
Write = 0 
L2_Alloc = 0 
L2_WB = 447406 
n_act = 569029 
n_pre = 569013 
n_ref = 0 
n_req = 3056281 
total_req = 3368904 

Dual Bus Interface Util: 
issued_total_row = 1138042 
issued_total_col = 3368904 
Row_Bus_Util =  0.066949 
CoL_Bus_Util = 0.198185 
Either_Row_CoL_Bus_Util = 0.259287 
Issued_on_Two_Bus_Simul_Util = 0.005847 
issued_two_Eff = 0.022550 
queue_avg = 26.628668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6287
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16998765 n_nop=12602816 n_act=565123 n_pre=565107 n_ref_event=0 n_req=3051042 n_rd=2916326 n_rd_L2_A=0 n_write=0 n_wr_bk=447589 bw_util=0.7916
n_activity=16543431 dram_eff=0.8134
bk0: 180405a 11272329i bk1: 180853a 11126567i bk2: 184728a 10903121i bk3: 184039a 10826406i bk4: 182270a 11068083i bk5: 182810a 10909067i bk6: 183786a 11013175i bk7: 181422a 11150416i bk8: 182611a 11142695i bk9: 182809a 11045315i bk10: 181965a 11186200i bk11: 182509a 10975379i bk12: 181051a 11248999i bk13: 181765a 11086849i bk14: 181894a 11112708i bk15: 181409a 11108404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814780
Row_Buffer_Locality_read = 0.832885
Row_Buffer_Locality_write = 0.422830
Bank_Level_Parallism = 5.985199
Bank_Level_Parallism_Col = 4.665146
Bank_Level_Parallism_Ready = 2.252499
write_to_read_ratio_blp_rw_average = 0.241237
GrpLevelPara = 2.986127 

BW Util details:
bwutil = 0.791567 
total_CMD = 16998765 
util_bw = 13455660 
Wasted_Col = 2655652 
Wasted_Row = 253179 
Idle = 634274 

BW Util Bottlenecks: 
RCDc_limit = 2590114 
RCDWRc_limit = 278845 
WTRc_limit = 1592373 
RTWc_limit = 2848012 
CCDLc_limit = 1435631 
rwq = 0 
CCDLc_limit_alone = 1115594 
WTRc_limit_alone = 1500851 
RTWc_limit_alone = 2619497 

Commands details: 
total_CMD = 16998765 
n_nop = 12602816 
Read = 2916326 
Write = 0 
L2_Alloc = 0 
L2_WB = 447589 
n_act = 565123 
n_pre = 565107 
n_ref = 0 
n_req = 3051042 
total_req = 3363915 

Dual Bus Interface Util: 
issued_total_row = 1130230 
issued_total_col = 3363915 
Row_Bus_Util =  0.066489 
CoL_Bus_Util = 0.197892 
Either_Row_CoL_Bus_Util = 0.258604 
Issued_on_Two_Bus_Simul_Util = 0.005777 
issued_two_Eff = 0.022338 
queue_avg = 26.555880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.5559
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16998765 n_nop=12601582 n_act=565136 n_pre=565120 n_ref_event=0 n_req=3052519 n_rd=2917827 n_rd_L2_A=0 n_write=0 n_wr_bk=447838 bw_util=0.792
n_activity=16545917 dram_eff=0.8137
bk0: 181632a 11145672i bk1: 181258a 11080998i bk2: 184212a 10948622i bk3: 183836a 10797292i bk4: 182752a 11073028i bk5: 183703a 10845926i bk6: 181710a 11176881i bk7: 182023a 11047470i bk8: 182473a 11180115i bk9: 182610a 10983731i bk10: 181660a 11201570i bk11: 183098a 10900078i bk12: 181148a 11239940i bk13: 182270a 10990731i bk14: 181326a 11215593i bk15: 182116a 11018048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814865
Row_Buffer_Locality_read = 0.832968
Row_Buffer_Locality_write = 0.422705
Bank_Level_Parallism = 6.004895
Bank_Level_Parallism_Col = 4.679331
Bank_Level_Parallism_Ready = 2.260893
write_to_read_ratio_blp_rw_average = 0.241802
GrpLevelPara = 2.984866 

BW Util details:
bwutil = 0.791979 
total_CMD = 16998765 
util_bw = 13462660 
Wasted_Col = 2652968 
Wasted_Row = 250452 
Idle = 632685 

BW Util Bottlenecks: 
RCDc_limit = 2582999 
RCDWRc_limit = 279682 
WTRc_limit = 1592228 
RTWc_limit = 2844570 
CCDLc_limit = 1452854 
rwq = 0 
CCDLc_limit_alone = 1127652 
WTRc_limit_alone = 1498664 
RTWc_limit_alone = 2612932 

Commands details: 
total_CMD = 16998765 
n_nop = 12601582 
Read = 2917827 
Write = 0 
L2_Alloc = 0 
L2_WB = 447838 
n_act = 565136 
n_pre = 565120 
n_ref = 0 
n_req = 3052519 
total_req = 3365665 

Dual Bus Interface Util: 
issued_total_row = 1130256 
issued_total_col = 3365665 
Row_Bus_Util =  0.066490 
CoL_Bus_Util = 0.197995 
Either_Row_CoL_Bus_Util = 0.258677 
Issued_on_Two_Bus_Simul_Util = 0.005809 
issued_two_Eff = 0.022455 
queue_avg = 26.625652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6257
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16998765 n_nop=12604068 n_act=564948 n_pre=564932 n_ref_event=0 n_req=3050183 n_rd=2915836 n_rd_L2_A=0 n_write=0 n_wr_bk=447536 bw_util=0.7914
n_activity=16552795 dram_eff=0.8128
bk0: 181511a 11167694i bk1: 181009a 11090451i bk2: 182647a 11081308i bk3: 183135a 10917194i bk4: 182606a 11022278i bk5: 183075a 10922689i bk6: 181738a 11204407i bk7: 182552a 11057619i bk8: 183183a 11081725i bk9: 183268a 10968631i bk10: 182396a 11144510i bk11: 182292a 11036744i bk12: 181702a 11178078i bk13: 181363a 11098537i bk14: 181288a 11225489i bk15: 182071a 11054419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814785
Row_Buffer_Locality_read = 0.832819
Row_Buffer_Locality_write = 0.423366
Bank_Level_Parallism = 5.980149
Bank_Level_Parallism_Col = 4.654412
Bank_Level_Parallism_Ready = 2.250212
write_to_read_ratio_blp_rw_average = 0.241150
GrpLevelPara = 2.985474 

BW Util details:
bwutil = 0.791439 
total_CMD = 16998765 
util_bw = 13453488 
Wasted_Col = 2659942 
Wasted_Row = 254373 
Idle = 630962 

BW Util Bottlenecks: 
RCDc_limit = 2596991 
RCDWRc_limit = 278169 
WTRc_limit = 1587356 
RTWc_limit = 2832570 
CCDLc_limit = 1442493 
rwq = 0 
CCDLc_limit_alone = 1122813 
WTRc_limit_alone = 1494758 
RTWc_limit_alone = 2605488 

Commands details: 
total_CMD = 16998765 
n_nop = 12604068 
Read = 2915836 
Write = 0 
L2_Alloc = 0 
L2_WB = 447536 
n_act = 564948 
n_pre = 564932 
n_ref = 0 
n_req = 3050183 
total_req = 3363372 

Dual Bus Interface Util: 
issued_total_row = 1129880 
issued_total_col = 3363372 
Row_Bus_Util =  0.066468 
CoL_Bus_Util = 0.197860 
Either_Row_CoL_Bus_Util = 0.258530 
Issued_on_Two_Bus_Simul_Util = 0.005798 
issued_two_Eff = 0.022426 
queue_avg = 26.624447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6244
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16998765 n_nop=12598781 n_act=566259 n_pre=566243 n_ref_event=0 n_req=3053257 n_rd=2918667 n_rd_L2_A=0 n_write=0 n_wr_bk=447527 bw_util=0.7921
n_activity=16538691 dram_eff=0.8141
bk0: 180907a 11279739i bk1: 181048a 11124897i bk2: 183472a 10998410i bk3: 183675a 10860563i bk4: 184417a 10929501i bk5: 182481a 10925807i bk6: 181705a 11176792i bk7: 182571a 11028911i bk8: 182982a 11144054i bk9: 182900a 11044002i bk10: 181916a 11252671i bk11: 182222a 11052787i bk12: 181854a 11251478i bk13: 182511a 11005426i bk14: 182095a 11118606i bk15: 181911a 11017051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814542
Row_Buffer_Locality_read = 0.832538
Row_Buffer_Locality_write = 0.424296
Bank_Level_Parallism = 5.984773
Bank_Level_Parallism_Col = 4.660559
Bank_Level_Parallism_Ready = 2.260531
write_to_read_ratio_blp_rw_average = 0.238068
GrpLevelPara = 2.989933 

BW Util details:
bwutil = 0.792103 
total_CMD = 16998765 
util_bw = 13464776 
Wasted_Col = 2640790 
Wasted_Row = 253776 
Idle = 639423 

BW Util Bottlenecks: 
RCDc_limit = 2590904 
RCDWRc_limit = 278939 
WTRc_limit = 1590798 
RTWc_limit = 2777226 
CCDLc_limit = 1416241 
rwq = 0 
CCDLc_limit_alone = 1104833 
WTRc_limit_alone = 1498726 
RTWc_limit_alone = 2557890 

Commands details: 
total_CMD = 16998765 
n_nop = 12598781 
Read = 2918667 
Write = 0 
L2_Alloc = 0 
L2_WB = 447527 
n_act = 566259 
n_pre = 566243 
n_ref = 0 
n_req = 3053257 
total_req = 3366194 

Dual Bus Interface Util: 
issued_total_row = 1132502 
issued_total_col = 3366194 
Row_Bus_Util =  0.066623 
CoL_Bus_Util = 0.198026 
Either_Row_CoL_Bus_Util = 0.258841 
Issued_on_Two_Bus_Simul_Util = 0.005807 
issued_two_Eff = 0.022435 
queue_avg = 26.755131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7551
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16998765 n_nop=12596147 n_act=567873 n_pre=567857 n_ref_event=0 n_req=3053501 n_rd=2918857 n_rd_L2_A=0 n_write=0 n_wr_bk=447465 bw_util=0.7921
n_activity=16548604 dram_eff=0.8137
bk0: 180659a 11241782i bk1: 181640a 11057050i bk2: 182981a 10995066i bk3: 183364a 10811577i bk4: 182240a 11067276i bk5: 182936a 10888382i bk6: 182321a 11117598i bk7: 184401a 10852956i bk8: 182911a 11073904i bk9: 183382a 10987997i bk10: 181762a 11182973i bk11: 181766a 11087237i bk12: 182252a 11139503i bk13: 182339a 10991205i bk14: 182105a 11123909i bk15: 181798a 11058252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814028
Row_Buffer_Locality_read = 0.832118
Row_Buffer_Locality_write = 0.421875
Bank_Level_Parallism = 6.014004
Bank_Level_Parallism_Col = 4.678261
Bank_Level_Parallism_Ready = 2.266778
write_to_read_ratio_blp_rw_average = 0.241196
GrpLevelPara = 2.991961 

BW Util details:
bwutil = 0.792133 
total_CMD = 16998765 
util_bw = 13465288 
Wasted_Col = 2651821 
Wasted_Row = 254531 
Idle = 627125 

BW Util Bottlenecks: 
RCDc_limit = 2596515 
RCDWRc_limit = 281613 
WTRc_limit = 1592009 
RTWc_limit = 2829307 
CCDLc_limit = 1430751 
rwq = 0 
CCDLc_limit_alone = 1110263 
WTRc_limit_alone = 1499353 
RTWc_limit_alone = 2601475 

Commands details: 
total_CMD = 16998765 
n_nop = 12596147 
Read = 2918857 
Write = 0 
L2_Alloc = 0 
L2_WB = 447465 
n_act = 567873 
n_pre = 567857 
n_ref = 0 
n_req = 3053501 
total_req = 3366322 

Dual Bus Interface Util: 
issued_total_row = 1135730 
issued_total_col = 3366322 
Row_Bus_Util =  0.066813 
CoL_Bus_Util = 0.198033 
Either_Row_CoL_Bus_Util = 0.258996 
Issued_on_Two_Bus_Simul_Util = 0.005849 
issued_two_Eff = 0.022585 
queue_avg = 26.875319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.8753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16998765 n_nop=12596313 n_act=567562 n_pre=567546 n_ref_event=0 n_req=3053650 n_rd=2918783 n_rd_L2_A=0 n_write=0 n_wr_bk=447814 bw_util=0.7922
n_activity=16545116 dram_eff=0.8139
bk0: 180656a 11248230i bk1: 181598a 11030742i bk2: 183552a 10993890i bk3: 183654a 10840885i bk4: 182693a 11073789i bk5: 183152a 10868610i bk6: 183994a 11001836i bk7: 183435a 10959883i bk8: 182810a 11116100i bk9: 181837a 11105022i bk10: 182730a 11110563i bk11: 181067a 11156891i bk12: 181481a 11237722i bk13: 181304a 11092850i bk14: 181551a 11212496i bk15: 183269a 10955741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814139
Row_Buffer_Locality_read = 0.832250
Row_Buffer_Locality_write = 0.422186
Bank_Level_Parallism = 5.991748
Bank_Level_Parallism_Col = 4.655530
Bank_Level_Parallism_Ready = 2.250614
write_to_read_ratio_blp_rw_average = 0.239960
GrpLevelPara = 2.983229 

BW Util details:
bwutil = 0.792198 
total_CMD = 16998765 
util_bw = 13466388 
Wasted_Col = 2658289 
Wasted_Row = 248186 
Idle = 625902 

BW Util Bottlenecks: 
RCDc_limit = 2597565 
RCDWRc_limit = 281304 
WTRc_limit = 1592294 
RTWc_limit = 2808655 
CCDLc_limit = 1450389 
rwq = 0 
CCDLc_limit_alone = 1131548 
WTRc_limit_alone = 1499089 
RTWc_limit_alone = 2583019 

Commands details: 
total_CMD = 16998765 
n_nop = 12596313 
Read = 2918783 
Write = 0 
L2_Alloc = 0 
L2_WB = 447814 
n_act = 567562 
n_pre = 567546 
n_ref = 0 
n_req = 3053650 
total_req = 3366597 

Dual Bus Interface Util: 
issued_total_row = 1135108 
issued_total_col = 3366597 
Row_Bus_Util =  0.066776 
CoL_Bus_Util = 0.198050 
Either_Row_CoL_Bus_Util = 0.258987 
Issued_on_Two_Bus_Simul_Util = 0.005839 
issued_two_Eff = 0.022545 
queue_avg = 26.593735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.5937
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16998765 n_nop=12599237 n_act=566099 n_pre=566083 n_ref_event=0 n_req=3052974 n_rd=2918369 n_rd_L2_A=0 n_write=0 n_wr_bk=447430 bw_util=0.792
n_activity=16549400 dram_eff=0.8135
bk0: 181142a 11246150i bk1: 182619a 10988973i bk2: 183453a 11012204i bk3: 183724a 10865927i bk4: 182424a 11056237i bk5: 183697a 10795308i bk6: 182779a 11062176i bk7: 184216a 10893629i bk8: 181492a 11204900i bk9: 181938a 11100520i bk10: 181834a 11245649i bk11: 183388a 10941977i bk12: 180542a 11291018i bk13: 181414a 11077889i bk14: 181655a 11186020i bk15: 182052a 11026241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814577
Row_Buffer_Locality_read = 0.832569
Row_Buffer_Locality_write = 0.424494
Bank_Level_Parallism = 5.993690
Bank_Level_Parallism_Col = 4.670825
Bank_Level_Parallism_Ready = 2.259153
write_to_read_ratio_blp_rw_average = 0.241020
GrpLevelPara = 2.988530 

BW Util details:
bwutil = 0.792010 
total_CMD = 16998765 
util_bw = 13463196 
Wasted_Col = 2658352 
Wasted_Row = 250537 
Idle = 626680 

BW Util Bottlenecks: 
RCDc_limit = 2589617 
RCDWRc_limit = 281395 
WTRc_limit = 1590511 
RTWc_limit = 2856908 
CCDLc_limit = 1431671 
rwq = 0 
CCDLc_limit_alone = 1110468 
WTRc_limit_alone = 1497683 
RTWc_limit_alone = 2628533 

Commands details: 
total_CMD = 16998765 
n_nop = 12599237 
Read = 2918369 
Write = 0 
L2_Alloc = 0 
L2_WB = 447430 
n_act = 566099 
n_pre = 566083 
n_ref = 0 
n_req = 3052974 
total_req = 3365799 

Dual Bus Interface Util: 
issued_total_row = 1132182 
issued_total_col = 3365799 
Row_Bus_Util =  0.066604 
CoL_Bus_Util = 0.198003 
Either_Row_CoL_Bus_Util = 0.258815 
Issued_on_Two_Bus_Simul_Util = 0.005792 
issued_two_Eff = 0.022378 
queue_avg = 26.761101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7611
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16998765 n_nop=12589017 n_act=569365 n_pre=569349 n_ref_event=0 n_req=3058791 n_rd=2923988 n_rd_L2_A=0 n_write=0 n_wr_bk=447137 bw_util=0.7933
n_activity=16538031 dram_eff=0.8154
bk0: 181689a 11185044i bk1: 183006a 10942333i bk2: 184040a 10931133i bk3: 183085a 10861054i bk4: 182856a 11002797i bk5: 183125a 10861422i bk6: 184102a 10962441i bk7: 183292a 10976223i bk8: 183373a 11093245i bk9: 181749a 11169564i bk10: 182921a 11117766i bk11: 182889a 10958795i bk12: 181253a 11287736i bk13: 181526a 11044557i bk14: 182797a 11102434i bk15: 182285a 11042865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813862
Row_Buffer_Locality_read = 0.831787
Row_Buffer_Locality_write = 0.425065
Bank_Level_Parallism = 6.024003
Bank_Level_Parallism_Col = 4.685582
Bank_Level_Parallism_Ready = 2.262196
write_to_read_ratio_blp_rw_average = 0.239603
GrpLevelPara = 2.997129 

BW Util details:
bwutil = 0.793264 
total_CMD = 16998765 
util_bw = 13484500 
Wasted_Col = 2631865 
Wasted_Row = 248680 
Idle = 633720 

BW Util Bottlenecks: 
RCDc_limit = 2584427 
RCDWRc_limit = 278307 
WTRc_limit = 1609178 
RTWc_limit = 2792463 
CCDLc_limit = 1416006 
rwq = 0 
CCDLc_limit_alone = 1102836 
WTRc_limit_alone = 1517076 
RTWc_limit_alone = 2571395 

Commands details: 
total_CMD = 16998765 
n_nop = 12589017 
Read = 2923988 
Write = 0 
L2_Alloc = 0 
L2_WB = 447137 
n_act = 569365 
n_pre = 569349 
n_ref = 0 
n_req = 3058791 
total_req = 3371125 

Dual Bus Interface Util: 
issued_total_row = 1138714 
issued_total_col = 3371125 
Row_Bus_Util =  0.066988 
CoL_Bus_Util = 0.198316 
Either_Row_CoL_Bus_Util = 0.259416 
Issued_on_Two_Bus_Simul_Util = 0.005888 
issued_two_Eff = 0.022698 
queue_avg = 26.861954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.862
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16998765 n_nop=12593588 n_act=567787 n_pre=567771 n_ref_event=0 n_req=3057060 n_rd=2922270 n_rd_L2_A=0 n_write=0 n_wr_bk=447184 bw_util=0.7929
n_activity=16543319 dram_eff=0.8147
bk0: 183074a 11055220i bk1: 181523a 11105779i bk2: 183476a 11028890i bk3: 183356a 10896168i bk4: 182745a 11041608i bk5: 181811a 11000568i bk6: 183735a 11004093i bk7: 184352a 10860969i bk8: 183394a 11070651i bk9: 182478a 11033668i bk10: 182301a 11179718i bk11: 181666a 11097556i bk12: 182054a 11146130i bk13: 182041a 11015867i bk14: 182795a 11088586i bk15: 181469a 11081051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814273
Row_Buffer_Locality_read = 0.832108
Row_Buffer_Locality_write = 0.427606
Bank_Level_Parallism = 6.014298
Bank_Level_Parallism_Col = 4.676761
Bank_Level_Parallism_Ready = 2.265168
write_to_read_ratio_blp_rw_average = 0.240061
GrpLevelPara = 2.991519 

BW Util details:
bwutil = 0.792870 
total_CMD = 16998765 
util_bw = 13477816 
Wasted_Col = 2638893 
Wasted_Row = 249914 
Idle = 632142 

BW Util Bottlenecks: 
RCDc_limit = 2577470 
RCDWRc_limit = 277286 
WTRc_limit = 1584851 
RTWc_limit = 2821278 
CCDLc_limit = 1423899 
rwq = 0 
CCDLc_limit_alone = 1107416 
WTRc_limit_alone = 1492566 
RTWc_limit_alone = 2597080 

Commands details: 
total_CMD = 16998765 
n_nop = 12593588 
Read = 2922270 
Write = 0 
L2_Alloc = 0 
L2_WB = 447184 
n_act = 567787 
n_pre = 567771 
n_ref = 0 
n_req = 3057060 
total_req = 3369454 

Dual Bus Interface Util: 
issued_total_row = 1135558 
issued_total_col = 3369454 
Row_Bus_Util =  0.066802 
CoL_Bus_Util = 0.198218 
Either_Row_CoL_Bus_Util = 0.259147 
Issued_on_Two_Bus_Simul_Util = 0.005873 
issued_two_Eff = 0.022663 
queue_avg = 26.865520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.8655

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2092158, Miss = 1460663, Miss_rate = 0.698, Pending_hits = 58671, Reservation_fails = 3422
L2_cache_bank[1]: Access = 2063249, Miss = 1461970, Miss_rate = 0.709, Pending_hits = 9658, Reservation_fails = 2246
L2_cache_bank[2]: Access = 2054164, Miss = 1461599, Miss_rate = 0.712, Pending_hits = 9554, Reservation_fails = 3341
L2_cache_bank[3]: Access = 2049933, Miss = 1461187, Miss_rate = 0.713, Pending_hits = 9749, Reservation_fails = 3779
L2_cache_bank[4]: Access = 2056319, Miss = 1461296, Miss_rate = 0.711, Pending_hits = 9697, Reservation_fails = 2813
L2_cache_bank[5]: Access = 2052100, Miss = 1460205, Miss_rate = 0.712, Pending_hits = 9874, Reservation_fails = 873
L2_cache_bank[6]: Access = 2056948, Miss = 1458714, Miss_rate = 0.709, Pending_hits = 9451, Reservation_fails = 2187
L2_cache_bank[7]: Access = 2112111, Miss = 1457621, Miss_rate = 0.690, Pending_hits = 9937, Reservation_fails = 1121
L2_cache_bank[8]: Access = 2086438, Miss = 1456915, Miss_rate = 0.698, Pending_hits = 58711, Reservation_fails = 2249
L2_cache_bank[9]: Access = 2067414, Miss = 1460914, Miss_rate = 0.707, Pending_hits = 10162, Reservation_fails = 3876
L2_cache_bank[10]: Access = 2056403, Miss = 1457074, Miss_rate = 0.709, Pending_hits = 9890, Reservation_fails = 2032
L2_cache_bank[11]: Access = 2048578, Miss = 1458767, Miss_rate = 0.712, Pending_hits = 9514, Reservation_fails = 2314
L2_cache_bank[12]: Access = 2052947, Miss = 1459350, Miss_rate = 0.711, Pending_hits = 9563, Reservation_fails = 1950
L2_cache_bank[13]: Access = 2051137, Miss = 1459322, Miss_rate = 0.711, Pending_hits = 9649, Reservation_fails = 1615
L2_cache_bank[14]: Access = 2056986, Miss = 1457236, Miss_rate = 0.708, Pending_hits = 9787, Reservation_fails = 2140
L2_cache_bank[15]: Access = 2121836, Miss = 1461626, Miss_rate = 0.689, Pending_hits = 10119, Reservation_fails = 2953
L2_cache_bank[16]: Access = 2085085, Miss = 1459468, Miss_rate = 0.700, Pending_hits = 58496, Reservation_fails = 1779
L2_cache_bank[17]: Access = 2068629, Miss = 1459318, Miss_rate = 0.705, Pending_hits = 9951, Reservation_fails = 2046
L2_cache_bank[18]: Access = 2645374, Miss = 1455339, Miss_rate = 0.550, Pending_hits = 9495, Reservation_fails = 2260
L2_cache_bank[19]: Access = 2057139, Miss = 1463049, Miss_rate = 0.711, Pending_hits = 9950, Reservation_fails = 2045
L2_cache_bank[20]: Access = 2053460, Miss = 1463033, Miss_rate = 0.712, Pending_hits = 9846, Reservation_fails = 2709
L2_cache_bank[21]: Access = 2053279, Miss = 1460959, Miss_rate = 0.712, Pending_hits = 9714, Reservation_fails = 2740
L2_cache_bank[22]: Access = 2060214, Miss = 1463576, Miss_rate = 0.710, Pending_hits = 9594, Reservation_fails = 3213
L2_cache_bank[23]: Access = 2112989, Miss = 1458697, Miss_rate = 0.690, Pending_hits = 9978, Reservation_fails = 3072
L2_total_cache_accesses = 50214890
L2_total_cache_misses = 35037898
L2_total_cache_miss_rate = 0.6978
L2_total_cache_pending_hits = 381010
L2_total_cache_reservation_fails = 58775
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3370465
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 381010
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11053503
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58775
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23984330
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 381010
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11425517
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 38789308
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11425582
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1086
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 57686
L2_cache_data_port_util = 0.093
L2_cache_fill_port_util = 0.220

icnt_total_pkts_mem_to_simt=50214890
icnt_total_pkts_simt_to_mem=50214890
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 50214890
Req_Network_cycles = 6628581
Req_Network_injected_packets_per_cycle =       7.5755 
Req_Network_conflicts_per_cycle =       2.6988
Req_Network_conflicts_per_cycle_util =       2.7336
Req_Bank_Level_Parallism =       7.6731
Req_Network_in_buffer_full_per_cycle =       0.0005
Req_Network_in_buffer_avg_util =       5.9255
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4376

Reply_Network_injected_packets_num = 50214890
Reply_Network_cycles = 6628581
Reply_Network_injected_packets_per_cycle =        7.5755
Reply_Network_conflicts_per_cycle =        6.5962
Reply_Network_conflicts_per_cycle_util =       6.6762
Reply_Bank_Level_Parallism =       7.6674
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.8294
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2525
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 20 hrs, 6 min, 54 sec (72414 sec)
gpgpu_simulation_rate = 47422 (inst/sec)
gpgpu_simulation_rate = 91 (cycle/sec)
gpgpu_silicon_slowdown = 15000000x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4642b6ac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b6a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b698..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b690..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b688..

GPGPU-Sim PTX: cudaLaunch for 0x0x55aab2811c56 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 13: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 13 
gpu_sim_cycle = 750631
gpu_sim_insn = 380069642
gpu_ipc =     506.3335
gpu_tot_sim_cycle = 7379212
gpu_tot_sim_insn = 3814094595
gpu_tot_ipc =     516.8702
gpu_tot_issued_cta = 339560
gpu_occupancy = 70.8635% 
gpu_tot_occupancy = 73.7904% 
max_total_param_size = 0
gpu_stall_dramfull = 556753
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.1278
partiton_level_parallism_total  =       7.5300
partiton_level_parallism_util =       7.2044
partiton_level_parallism_util_total  =       7.6284
L2_BW  =     311.3442 GB/Sec
L2_BW_total  =     328.9092 GB/Sec
gpu_total_sim_rate=47591

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3962253, Miss = 1472011, Miss_rate = 0.372, Pending_hits = 502987, Reservation_fails = 917029
	L1D_cache_core[1]: Access = 3956356, Miss = 1470591, Miss_rate = 0.372, Pending_hits = 501251, Reservation_fails = 932906
	L1D_cache_core[2]: Access = 3960233, Miss = 1471156, Miss_rate = 0.371, Pending_hits = 502205, Reservation_fails = 933387
	L1D_cache_core[3]: Access = 3951561, Miss = 1469584, Miss_rate = 0.372, Pending_hits = 502739, Reservation_fails = 912301
	L1D_cache_core[4]: Access = 3957647, Miss = 1470197, Miss_rate = 0.371, Pending_hits = 502773, Reservation_fails = 923775
	L1D_cache_core[5]: Access = 3966563, Miss = 1475542, Miss_rate = 0.372, Pending_hits = 505115, Reservation_fails = 938995
	L1D_cache_core[6]: Access = 3970640, Miss = 1473494, Miss_rate = 0.371, Pending_hits = 503935, Reservation_fails = 919990
	L1D_cache_core[7]: Access = 3956360, Miss = 1469564, Miss_rate = 0.371, Pending_hits = 502898, Reservation_fails = 930629
	L1D_cache_core[8]: Access = 3966152, Miss = 1474290, Miss_rate = 0.372, Pending_hits = 502733, Reservation_fails = 918595
	L1D_cache_core[9]: Access = 3954151, Miss = 1468328, Miss_rate = 0.371, Pending_hits = 501978, Reservation_fails = 933053
	L1D_cache_core[10]: Access = 3955296, Miss = 1470694, Miss_rate = 0.372, Pending_hits = 501937, Reservation_fails = 926717
	L1D_cache_core[11]: Access = 3957108, Miss = 1468256, Miss_rate = 0.371, Pending_hits = 501955, Reservation_fails = 924210
	L1D_cache_core[12]: Access = 3957804, Miss = 1469644, Miss_rate = 0.371, Pending_hits = 502086, Reservation_fails = 910770
	L1D_cache_core[13]: Access = 3966253, Miss = 1475125, Miss_rate = 0.372, Pending_hits = 503535, Reservation_fails = 916317
	L1D_cache_core[14]: Access = 3953802, Miss = 1468497, Miss_rate = 0.371, Pending_hits = 499278, Reservation_fails = 917132
	L1D_cache_core[15]: Access = 3946616, Miss = 1468977, Miss_rate = 0.372, Pending_hits = 500563, Reservation_fails = 924846
	L1D_cache_core[16]: Access = 3952882, Miss = 1466846, Miss_rate = 0.371, Pending_hits = 499034, Reservation_fails = 911307
	L1D_cache_core[17]: Access = 3962176, Miss = 1473836, Miss_rate = 0.372, Pending_hits = 503298, Reservation_fails = 924497
	L1D_cache_core[18]: Access = 3957971, Miss = 1474407, Miss_rate = 0.373, Pending_hits = 503854, Reservation_fails = 905853
	L1D_cache_core[19]: Access = 3951676, Miss = 1469052, Miss_rate = 0.372, Pending_hits = 502149, Reservation_fails = 936819
	L1D_cache_core[20]: Access = 3947259, Miss = 1468675, Miss_rate = 0.372, Pending_hits = 500543, Reservation_fails = 916875
	L1D_cache_core[21]: Access = 3964577, Miss = 1473845, Miss_rate = 0.372, Pending_hits = 502912, Reservation_fails = 935349
	L1D_cache_core[22]: Access = 3948464, Miss = 1466438, Miss_rate = 0.371, Pending_hits = 500377, Reservation_fails = 906378
	L1D_cache_core[23]: Access = 3965462, Miss = 1472358, Miss_rate = 0.371, Pending_hits = 502968, Reservation_fails = 928834
	L1D_cache_core[24]: Access = 3977348, Miss = 1477395, Miss_rate = 0.371, Pending_hits = 504831, Reservation_fails = 933214
	L1D_cache_core[25]: Access = 3955140, Miss = 1470843, Miss_rate = 0.372, Pending_hits = 501153, Reservation_fails = 917847
	L1D_cache_core[26]: Access = 3969864, Miss = 1473854, Miss_rate = 0.371, Pending_hits = 503187, Reservation_fails = 917262
	L1D_cache_core[27]: Access = 3956562, Miss = 1470188, Miss_rate = 0.372, Pending_hits = 502855, Reservation_fails = 917939
	L1D_cache_core[28]: Access = 3968880, Miss = 1475037, Miss_rate = 0.372, Pending_hits = 506574, Reservation_fails = 923516
	L1D_cache_core[29]: Access = 3958962, Miss = 1471109, Miss_rate = 0.372, Pending_hits = 502196, Reservation_fails = 920035
	L1D_total_cache_accesses = 118776018
	L1D_total_cache_misses = 44139833
	L1D_total_cache_miss_rate = 0.3716
	L1D_total_cache_pending_hits = 15073899
	L1D_total_cache_reservation_fails = 27676377
	L1D_cache_data_port_util = 0.272
	L1D_cache_fill_port_util = 0.201
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48136849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15073899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16706148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 26865917
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 27433540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15073899
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11425437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 810460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 107350436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11425582

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 22910535
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3955382
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 810460
ctas_completed 339560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
158102, 161926, 162206, 162378, 164736, 163973, 163726, 164226, 159830, 165187, 164377, 165670, 164459, 164203, 164268, 163646, 159737, 163870, 164096, 163797, 163821, 163225, 163278, 164462, 160421, 164809, 163420, 163905, 164453, 163658, 163055, 164554, 
gpgpu_n_tot_thrd_icount = 5015202496
gpgpu_n_tot_w_icount = 156725078
gpgpu_n_stall_shd_mem = 23395009
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 44139688
gpgpu_n_mem_write_global = 11425582
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 492523321
gpgpu_n_store_insn = 80566289
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 314275840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9910347
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13484662
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26452839	W0_Idle:2830971	W0_Scoreboard:690545836	W1:10526903	W2:5364248	W3:2852888	W4:2181145	W5:1543397	W6:1339678	W7:1022226	W8:870130	W9:732479	W10:648611	W11:527694	W12:463962	W13:394269	W14:358479	W15:344733	W16:359410	W17:271458	W18:257304	W19:263085	W20:282964	W21:293242	W22:349500	W23:395228	W24:454488	W25:511846	W26:713975	W27:893411	W28:1215289	W29:1761283	W30:3052967	W31:6039697	W32:110439089
single_issue_nums: WS0:38888867	WS1:39324862	WS2:39277657	WS3:39233692	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 353117504 {8:44139688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 457023280 {40:11425582,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1765587520 {40:44139688,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 91404656 {8:11425582,}
maxmflatency = 3448 
max_icnt2mem_latency = 1921 
maxmrqlatency = 2411 
max_icnt2sh_latency = 201 
averagemflatency = 412 
avg_icnt2mem_latency = 69 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 7 
mrq_lat_table:9818652 	1172973 	1794392 	2959633 	5886159 	7499485 	6869967 	4217533 	1258657 	111991 	2751 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8798562 	38330900 	8098738 	320176 	16894 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	41275297 	10634355 	1746460 	1468280 	435355 	5523 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30979281 	9702349 	6960635 	5122887 	2432362 	363977 	3779 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	6886 	379 	46 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8254      8151      8061      8167      7617      7435      8157      7310      7812      8191      7962      8097      7940      8177      7750      8316 
dram[1]:      8261      8144      8054      8046      7689      7927      8186      8199      8185      7526      8031      8039      8162      8170      8112      8326 
dram[2]:      8252      8166      8154      8071      7532      7539      8177      7572      7801      8192      7908      8014      8158      7975      8369      7980 
dram[3]:      7960      8161      8102      8157      7278      7557      7492      8247      7828      8169      8013      8057      8178      8161      7975      8350 
dram[4]:      8262      8128      8086      8082      7920      7666      8160      8115      8169      7806      8111      8064      8115      8097      7803      8284 
dram[5]:      8085      8296      8240      8246      7561      7231      7975      7963      8157      7867      8044      8090      8090      8114      8271      8042 
dram[6]:      8254      8250      7992      8144      7523      7905      7744      7614      7548      8180      8086      8068      8116      8122      8298      8246 
dram[7]:      8285      8122      8001      8129      7539      7536      7489      8133      8159      8156      8068      8082      8117      8134      8001      8275 
dram[8]:      8088      8040      7980      8172      7579      7897      8088      8103      8178      8171      7973      8030      7944      7910      8293      8297 
dram[9]:      8348      8389      8206      7090      7534      7903      8089      8087      7930      7880      8045      7970      8082      8139      8360      8141 
dram[10]:      8375      7983      8114      7979      7885      7228      8101      7547      7544      8165      7792      7803      8016      8030      7786      7791 
dram[11]:      8009      7187      8108      8145      7576      7587      8087      7891      7930      8193      7933      7991      8065      8001      8342      8304 
average row accesses per activate:
dram[0]:  5.362053  5.479624  5.366879  5.431413  5.399656  5.519543  4.963909  5.103430  5.302772  5.370426  5.422438  5.465789  5.405421  5.634944  5.406119  5.585925 
dram[1]:  5.389520  5.653409  5.412916  5.397139  5.304916  5.353805  5.086660  5.179530  5.298043  5.412883  5.452600  5.556301  5.490433  5.642321  5.449656  5.562492 
dram[2]:  5.650455  5.755906  5.262107  5.399573  5.203330  5.459915  5.192543  5.286867  5.319016  5.297758  5.420309  5.536236  5.353613  5.480815  5.415091  5.465163 
dram[3]:  5.626323  5.697431  5.189687  5.358066  5.419873  5.446165  5.128316  5.538942  5.265312  5.371944  5.442074  5.493421  5.458892  5.537673  5.409498  5.555931 
dram[4]:  5.469466  5.670146  5.239906  5.303131  5.424099  5.378897  5.308266  5.368934  5.342596  5.361093  5.548264  5.467609  5.523521  5.479826  5.589137  5.501057 
dram[5]:  5.514500  5.620611  5.364255  5.439950  5.372553  5.468822  5.375383  5.371912  5.167906  5.303009  5.414351  5.530487  5.406538  5.584527  5.496627  5.459022 
dram[6]:  5.668462  5.630896  5.301492  5.344321  5.220923  5.493280  5.316495  5.375762  5.253839  5.367640  5.569184  5.540054  5.476751  5.409616  5.365683  5.473804 
dram[7]:  5.620220  5.588280  5.291604  5.315459  5.396458  5.472182  5.264823  5.185216  5.225398  5.299029  5.507262  5.643130  5.398353  5.458930  5.423398  5.530713 
dram[8]:  5.579612  5.537111  5.307355  5.370655  5.371108  5.371606  5.084233  5.269906  5.256009  5.502140  5.405764  5.702989  5.461782  5.569073  5.486731  5.382030 
dram[9]:  5.521856  5.476693  5.315692  5.409230  5.362765  5.340768  5.223471  5.199620  5.433500  5.485311  5.517721  5.387129  5.635197  5.592863  5.463788  5.450535 
dram[10]:  5.449840  5.423689  5.253566  5.481393  5.372155  5.439482  5.080828  5.335784  5.228815  5.606318  5.335274  5.468645  5.534711  5.584126  5.405258  5.527053 
dram[11]:  5.328136  5.623702  5.354369  5.423504  5.382113  5.577481  5.089904  5.232741  5.223994  5.429950  5.462857  5.694067  5.391409  5.490915  5.385515  5.580633 
average row locality = 41592253/7682490 = 5.413903
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    208003    207741    208652    209388    208231    208804    211050    210499    208226    208822    207535    208184    207331    206952    206979    207156 
dram[1]:    207947    206690    208953    209277    209600    209803    209881    211153    208599    208063    207973    207765    206817    206649    207368    207237 
dram[2]:    205675    205576    209550    209235    210126    209044    209832    209003    208099    209102    207782    207935    207937    207823    207749    207864 
dram[3]:    205793    206290    210722    209908    207893    208521    209625    206915    208340    208538    207558    208179    206498    207309    207438    206918 
dram[4]:    207198    206720    210121    209657    208456    209557    207267    207614    208155    208310    207205    208856    206598    207887    206825    207707 
dram[5]:    207034    206455    208334    208870    208298    208841    207278    208235    208967    209092    208031    207923    207237    206848    206770    207667 
dram[6]:    206341    206490    209281    209511    210368    208127    207220    208212    208736    208665    207491    207865    207408    208174    207665    207478 
dram[7]:    206062    207174    208713    209149    207844    208656    207978    210339    208625    209186    207335    207349    207860    207944    207688    207318 
dram[8]:    206059    207154    209349    209499    208366    208914    209912    209232    208562    207431    208475    206511    206993    206760    207047    209041 
dram[9]:    206603    208315    209270    209534    208085    209546    208449    210156    207033    207552    207405    209192    205892    206910    207201    207643 
dram[10]:    207241    208757    209923    208808    208593    208871    210028    209104    209168    207308    208677    208606    206707    207066    208486    207892 
dram[11]:    208850    207071    209272    209156    208426    207360    209614    210315    209229    208139    207953    207213    207648    207651    208497    206980 
total dram reads = 39965070
bank skew: 211153/205576 = 1.03
chip skew: 3335235/3325880 = 1.00
number of total write accesses:
dram[0]:     28201     28184     27970     28117     28159     28180     28464     28478     28253     28365     27989     27976     28037     28122     27986     28047 
dram[1]:     28150     27907     28081     27995     28193     28334     28377     28419     28253     28208     28004     28057     28093     28053     28094     27971 
dram[2]:     27881     28004     28131     28096     28388     28322     28289     28074     28192     28249     28137     28175     28080     28052     28036     28078 
dram[3]:     27986     28134     28264     28187     28235     28316     28228     27982     28252     28339     28125     28198     27937     28036     28122     28054 
dram[4]:     28212     28160     28217     28277     28146     28218     28153     28140     28296     28374     28162     28244     27992     28153     27987     28051 
dram[5]:     28185     28017     28139     28112     28095     28002     28227     28336     28353     28380     28173     28273     28109     28030     27926     28036 
dram[6]:     28009     28091     28059     28120     28204     28083     28202     28278     28353     28377     28060     27988     28078     28204     28150     28116 
dram[7]:     28025     28123     27996     28148     28151     28244     28265     28469     28370     28374     28057     28084     28067     28061     28018     28052 
dram[8]:     27989     28221     28113     28110     28139     28107     28501     28340     28400     28340     28208     27974     28125     28120     27976     28137 
dram[9]:     28077     28181     28092     28155     28064     28248     28316     28506     28190     28158     27947     28135     28116     28179     28001     27939 
dram[10]:     27993     28155     28054     27982     28210     28203     28550     28531     28338     28067     28187     28052     28040     27990     27914     27823 
dram[11]:     28217     28065     27975     27937     28257     28094     28485     28505     28323     28182     28023     27950     28083     28015     27982     27977 
total dram writes = 5404610
bank skew: 28550/27823 = 1.03
chip skew: 450800/450070 = 1.00
average mf latency per bank:
dram[0]:        496       502       501       507       501       506       501       509       502       508       492       508       495       497       492       502
dram[1]:        494       500       497       503       495       504       498       512       497       507       495       505       489       499       494       499
dram[2]:        492       500       497       503       495       503       501       507       501       506       494       506       490       500       493       500
dram[3]:        494       511       497       518       498       515       501       515       495       516       494       512       490       512       495       511
dram[4]:        493       501       500       508       496       509       501       511       500       506       492       500       491       498       494       502
dram[5]:        493       499       498       507       497       508       500       511       497       505       491       499       492       500       492       502
dram[6]:        496       502       500       507       498       503       503       512       497       508       490       502       490       500       495       504
dram[7]:        492       512       502       522       498       516       501       523       503       518       493       510       492       511       494       512
dram[8]:        493       503       500       507       499       507       499       510       497       508       491       504       494       504       493       504
dram[9]:        496       502       499       510       499       507       501       508       501       509       494       505      1141       501       496       501
dram[10]:        495       504       502       509       498       511       500       509       500       507       491       501       490       499       497       504
dram[11]:        496       511       500       518       500       519       501       522       501       520       492       512       493       512       497       513
maximum mf latency per bank:
dram[0]:       3309      3370      3130      3127      3031      3117      3043      3039      2862      3044      2839      2844      3224      2732      2835      3112
dram[1]:       3046      3041      3037      3070      2836      2740      3000      2819      2986      2965      2610      3100      2365      2561      2873      2855
dram[2]:       2892      2868      3127      3219      3423      3422      3012      3080      2777      2973      2664      2591      2582      2576      2692      2678
dram[3]:       3131      3126      3130      3102      3128      2826      2856      2823      2996      2954      3043      2992      2892      2944      2678      2731
dram[4]:       2988      3025      2823      3214      2933      2948      2846      3028      2784      2812      2705      2664      2746      2672      2968      2793
dram[5]:       2777      2984      2980      3292      2808      2820      2841      2899      2875      2909      2623      2748      2367      2542      2991      2801
dram[6]:       2913      2816      3181      3312      3191      2892      2926      3248      2875      2704      2677      2710      2845      2875      2806      2652
dram[7]:       3182      3192      3149      3334      2922      2929      3211      2801      3160      3177      3044      2931      2615      2687      2629      2591
dram[8]:       3294      2800      2967      3229      3448      3182      2745      2846      2869      2804      2996      2999      2656      2756      2545      2498
dram[9]:       3037      3042      3070      3141      3159      3025      2971      3070      3039      2962      2836      2809      2786      2867      2406      2342
dram[10]:       3045      3048      3029      3162      2980      3026      2937      2916      3025      2995      2706      2670      2692      3094      2649      2861
dram[11]:       2956      2997      3076      3125      2892      3098      2944      3430      3193      3003      2404      2730      3028      2860      3062      2845

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18923733 n_nop=13964328 n_act=644510 n_pre=644494 n_ref_event=0 n_req=3469448 n_rd=3333553 n_rd_L2_A=0 n_write=0 n_wr_bk=450528 bw_util=0.7999
n_activity=18457942 dram_eff=0.82
bk0: 208003a 12372972i bk1: 207741a 12272106i bk2: 208652a 12300799i bk3: 209388a 12127661i bk4: 208231a 12337609i bk5: 208804a 12152963i bk6: 211050a 12128830i bk7: 210499a 12025553i bk8: 208226a 12415178i bk9: 208822a 12318904i bk10: 207535a 12458590i bk11: 208184a 12190752i bk12: 207331a 12439622i bk13: 206952a 12366133i bk14: 206979a 12492819i bk15: 207156a 12370417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814235
Row_Buffer_Locality_read = 0.830224
Row_Buffer_Locality_write = 0.422017
Bank_Level_Parallism = 5.991959
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 2.294210
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.799859 
total_CMD = 18923733 
util_bw = 15136324 
Wasted_Col = 2876108 
Wasted_Row = 267262 
Idle = 644039 

BW Util Bottlenecks: 
RCDc_limit = 2915237 
RCDWRc_limit = 283623 
WTRc_limit = 1614230 
RTWc_limit = 2874051 
CCDLc_limit = 1564597 
rwq = 0 
CCDLc_limit_alone = 1238595 
WTRc_limit_alone = 1519546 
RTWc_limit_alone = 2642733 

Commands details: 
total_CMD = 18923733 
n_nop = 13964328 
Read = 3333553 
Write = 0 
L2_Alloc = 0 
L2_WB = 450528 
n_act = 644510 
n_pre = 644494 
n_ref = 0 
n_req = 3469448 
total_req = 3784081 

Dual Bus Interface Util: 
issued_total_row = 1289004 
issued_total_col = 3784081 
Row_Bus_Util =  0.068116 
CoL_Bus_Util = 0.199965 
Either_Row_CoL_Bus_Util = 0.262073 
Issued_on_Two_Bus_Simul_Util = 0.006007 
issued_two_Eff = 0.022922 
queue_avg = 27.077688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.0777
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18923733 n_nop=13970017 n_act=641274 n_pre=641258 n_ref_event=0 n_req=3469400 n_rd=3333775 n_rd_L2_A=0 n_write=0 n_wr_bk=450189 bw_util=0.7998
n_activity=18458383 dram_eff=0.82
bk0: 207947a 12346474i bk1: 206690a 12349638i bk2: 208953a 12317095i bk3: 209277a 12111221i bk4: 209600a 12246698i bk5: 209803a 12034351i bk6: 209881a 12190952i bk7: 211153a 12015914i bk8: 208599a 12429396i bk9: 208063a 12361974i bk10: 207973a 12443620i bk11: 207765a 12302594i bk12: 206817a 12573302i bk13: 206649a 12379499i bk14: 207368a 12414953i bk15: 207237a 12345948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815165
Row_Buffer_Locality_read = 0.831183
Row_Buffer_Locality_write = 0.421441
Bank_Level_Parallism = 5.989769
Bank_Level_Parallism_Col = 4.647599
Bank_Level_Parallism_Ready = 2.300375
write_to_read_ratio_blp_rw_average = 0.218509
GrpLevelPara = 2.982504 

BW Util details:
bwutil = 0.799835 
total_CMD = 18923733 
util_bw = 15135856 
Wasted_Col = 2865879 
Wasted_Row = 272758 
Idle = 649240 

BW Util Bottlenecks: 
RCDc_limit = 2893583 
RCDWRc_limit = 280898 
WTRc_limit = 1604457 
RTWc_limit = 2898728 
CCDLc_limit = 1560528 
rwq = 0 
CCDLc_limit_alone = 1229203 
WTRc_limit_alone = 1509532 
RTWc_limit_alone = 2662328 

Commands details: 
total_CMD = 18923733 
n_nop = 13970017 
Read = 3333775 
Write = 0 
L2_Alloc = 0 
L2_WB = 450189 
n_act = 641274 
n_pre = 641258 
n_ref = 0 
n_req = 3469400 
total_req = 3783964 

Dual Bus Interface Util: 
issued_total_row = 1282532 
issued_total_col = 3783964 
Row_Bus_Util =  0.067774 
CoL_Bus_Util = 0.199959 
Either_Row_CoL_Bus_Util = 0.261773 
Issued_on_Two_Bus_Simul_Util = 0.005960 
issued_two_Eff = 0.022767 
queue_avg = 26.980528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.9805
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18923733 n_nop=13969761 n_act=642067 n_pre=642051 n_ref_event=0 n_req=3467976 n_rd=3332332 n_rd_L2_A=0 n_write=0 n_wr_bk=450184 bw_util=0.7995
n_activity=18445009 dram_eff=0.8203
bk0: 205675a 12584805i bk1: 205576a 12473137i bk2: 209550a 12244266i bk3: 209235a 12142023i bk4: 210126a 12139120i bk5: 209044a 12128697i bk6: 209832a 12258276i bk7: 209003a 12252376i bk8: 208099a 12453432i bk9: 209102a 12256094i bk10: 207782a 12471205i bk11: 207935a 12262509i bk12: 207937a 12444657i bk13: 207823a 12286634i bk14: 207749a 12421588i bk15: 207864a 12254347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814861
Row_Buffer_Locality_read = 0.830915
Row_Buffer_Locality_write = 0.420446
Bank_Level_Parallism = 5.981273
Bank_Level_Parallism_Col = 4.633465
Bank_Level_Parallism_Ready = 2.294314
write_to_read_ratio_blp_rw_average = 0.217111
GrpLevelPara = 2.983048 

BW Util details:
bwutil = 0.799529 
total_CMD = 18923733 
util_bw = 15130064 
Wasted_Col = 2857410 
Wasted_Row = 275970 
Idle = 660289 

BW Util Bottlenecks: 
RCDc_limit = 2902162 
RCDWRc_limit = 280847 
WTRc_limit = 1610122 
RTWc_limit = 2835787 
CCDLc_limit = 1535043 
rwq = 0 
CCDLc_limit_alone = 1212987 
WTRc_limit_alone = 1516965 
RTWc_limit_alone = 2606888 

Commands details: 
total_CMD = 18923733 
n_nop = 13969761 
Read = 3332332 
Write = 0 
L2_Alloc = 0 
L2_WB = 450184 
n_act = 642067 
n_pre = 642051 
n_ref = 0 
n_req = 3467976 
total_req = 3782516 

Dual Bus Interface Util: 
issued_total_row = 1284118 
issued_total_col = 3782516 
Row_Bus_Util =  0.067858 
CoL_Bus_Util = 0.199882 
Either_Row_CoL_Bus_Util = 0.261786 
Issued_on_Two_Bus_Simul_Util = 0.005953 
issued_two_Eff = 0.022742 
queue_avg = 26.704243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7042
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18923733 n_nop=13983244 n_act=637704 n_pre=637688 n_ref_event=0 n_req=3462033 n_rd=3326445 n_rd_L2_A=0 n_write=0 n_wr_bk=450395 bw_util=0.7983
n_activity=18449260 dram_eff=0.8189
bk0: 205793a 12579574i bk1: 206290a 12415131i bk2: 210722a 12168520i bk3: 209908a 12068998i bk4: 207893a 12337361i bk5: 208521a 12157060i bk6: 209625a 12292308i bk7: 206915a 12436425i bk8: 208340a 12433275i bk9: 208538a 12325770i bk10: 207558a 12479987i bk11: 208179a 12234943i bk12: 206498a 12557638i bk13: 207309a 12360582i bk14: 207438a 12396111i bk15: 206918a 12383183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815803
Row_Buffer_Locality_read = 0.831796
Row_Buffer_Locality_write = 0.423430
Bank_Level_Parallism = 5.950757
Bank_Level_Parallism_Col = 4.623999
Bank_Level_Parallism_Ready = 2.290314
write_to_read_ratio_blp_rw_average = 0.217819
GrpLevelPara = 2.976272 

BW Util details:
bwutil = 0.798329 
total_CMD = 18923733 
util_bw = 15107360 
Wasted_Col = 2875691 
Wasted_Row = 281145 
Idle = 659537 

BW Util Bottlenecks: 
RCDc_limit = 2899902 
RCDWRc_limit = 279855 
WTRc_limit = 1601505 
RTWc_limit = 2868807 
CCDLc_limit = 1545252 
rwq = 0 
CCDLc_limit_alone = 1222688 
WTRc_limit_alone = 1509419 
RTWc_limit_alone = 2638329 

Commands details: 
total_CMD = 18923733 
n_nop = 13983244 
Read = 3326445 
Write = 0 
L2_Alloc = 0 
L2_WB = 450395 
n_act = 637704 
n_pre = 637688 
n_ref = 0 
n_req = 3462033 
total_req = 3776840 

Dual Bus Interface Util: 
issued_total_row = 1275392 
issued_total_col = 3776840 
Row_Bus_Util =  0.067396 
CoL_Bus_Util = 0.199582 
Either_Row_CoL_Bus_Util = 0.261074 
Issued_on_Two_Bus_Simul_Util = 0.005905 
issued_two_Eff = 0.022618 
queue_avg = 26.662104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6621
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18923733 n_nop=13981987 n_act=637507 n_pre=637491 n_ref_event=0 n_req=3463707 n_rd=3328133 n_rd_L2_A=0 n_write=0 n_wr_bk=450782 bw_util=0.7988
n_activity=18451900 dram_eff=0.8192
bk0: 207198a 12434745i bk1: 206720a 12367640i bk2: 210121a 12215092i bk3: 209657a 12039406i bk4: 208456a 12345358i bk5: 209557a 12082296i bk6: 207267a 12472086i bk7: 207614a 12320318i bk8: 208155a 12479052i bk9: 208310a 12257901i bk10: 207205a 12494820i bk11: 208856a 12157478i bk12: 206598a 12549922i bk13: 207887a 12262266i bk14: 206825a 12513792i bk15: 207707a 12289163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815949
Row_Buffer_Locality_read = 0.831938
Row_Buffer_Locality_write = 0.423451
Bank_Level_Parallism = 5.969447
Bank_Level_Parallism_Col = 4.637769
Bank_Level_Parallism_Ready = 2.299721
write_to_read_ratio_blp_rw_average = 0.218233
GrpLevelPara = 2.975355 

BW Util details:
bwutil = 0.798767 
total_CMD = 18923733 
util_bw = 15115660 
Wasted_Col = 2873088 
Wasted_Row = 276687 
Idle = 658298 

BW Util Bottlenecks: 
RCDc_limit = 2893129 
RCDWRc_limit = 280554 
WTRc_limit = 1601390 
RTWc_limit = 2861376 
CCDLc_limit = 1561614 
rwq = 0 
CCDLc_limit_alone = 1234174 
WTRc_limit_alone = 1507156 
RTWc_limit_alone = 2628170 

Commands details: 
total_CMD = 18923733 
n_nop = 13981987 
Read = 3328133 
Write = 0 
L2_Alloc = 0 
L2_WB = 450782 
n_act = 637507 
n_pre = 637491 
n_ref = 0 
n_req = 3463707 
total_req = 3778915 

Dual Bus Interface Util: 
issued_total_row = 1274998 
issued_total_col = 3778915 
Row_Bus_Util =  0.067376 
CoL_Bus_Util = 0.199692 
Either_Row_CoL_Bus_Util = 0.261140 
Issued_on_Two_Bus_Simul_Util = 0.005927 
issued_two_Eff = 0.022698 
queue_avg = 26.726854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7269
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18923733 n_nop=13984192 n_act=637621 n_pre=637605 n_ref_event=0 n_req=3461093 n_rd=3325880 n_rd_L2_A=0 n_write=0 n_wr_bk=450393 bw_util=0.7982
n_activity=18458982 dram_eff=0.8183
bk0: 207034a 12466041i bk1: 206455a 12371764i bk2: 208334a 12359223i bk3: 208870a 12168574i bk4: 208298a 12298278i bk5: 208841a 12166530i bk6: 207278a 12508575i bk7: 208235a 12331985i bk8: 208967a 12369347i bk9: 209092a 12234732i bk10: 208031a 12433808i bk11: 207923a 12302496i bk12: 207237a 12481992i bk13: 206848a 12374098i bk14: 206770a 12519686i bk15: 207667a 12321338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815777
Row_Buffer_Locality_read = 0.831705
Row_Buffer_Locality_write = 0.423983
Bank_Level_Parallism = 5.945966
Bank_Level_Parallism_Col = 4.613276
Bank_Level_Parallism_Ready = 2.288029
write_to_read_ratio_blp_rw_average = 0.217525
GrpLevelPara = 2.974854 

BW Util details:
bwutil = 0.798209 
total_CMD = 18923733 
util_bw = 15105092 
Wasted_Col = 2881015 
Wasted_Row = 281524 
Idle = 656102 

BW Util Bottlenecks: 
RCDc_limit = 2907222 
RCDWRc_limit = 279150 
WTRc_limit = 1597588 
RTWc_limit = 2851495 
CCDLc_limit = 1555837 
rwq = 0 
CCDLc_limit_alone = 1233579 
WTRc_limit_alone = 1504239 
RTWc_limit_alone = 2622586 

Commands details: 
total_CMD = 18923733 
n_nop = 13984192 
Read = 3325880 
Write = 0 
L2_Alloc = 0 
L2_WB = 450393 
n_act = 637621 
n_pre = 637605 
n_ref = 0 
n_req = 3461093 
total_req = 3776273 

Dual Bus Interface Util: 
issued_total_row = 1275226 
issued_total_col = 3776273 
Row_Bus_Util =  0.067388 
CoL_Bus_Util = 0.199552 
Either_Row_CoL_Bus_Util = 0.261024 
Issued_on_Two_Bus_Simul_Util = 0.005916 
issued_two_Eff = 0.022666 
queue_avg = 26.728279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7283
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18923733 n_nop=13978769 n_act=638975 n_pre=638959 n_ref_event=0 n_req=3464497 n_rd=3329032 n_rd_L2_A=0 n_write=0 n_wr_bk=450372 bw_util=0.7989
n_activity=18444428 dram_eff=0.8196
bk0: 206341a 12586501i bk1: 206490a 12407532i bk2: 209281a 12269272i bk3: 209511a 12106022i bk4: 210368a 12184933i bk5: 208127a 12177947i bk6: 207220a 12475856i bk7: 208212a 12299145i bk8: 208736a 12430834i bk9: 208665a 12318020i bk10: 207491a 12555266i bk11: 207865a 12318009i bk12: 207408a 12553699i bk13: 208174a 12269412i bk14: 207665a 12401100i bk15: 207478a 12283979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815567
Row_Buffer_Locality_read = 0.831461
Row_Buffer_Locality_write = 0.424973
Bank_Level_Parallism = 5.951953
Bank_Level_Parallism_Col = 4.620713
Bank_Level_Parallism_Ready = 2.298729
write_to_read_ratio_blp_rw_average = 0.214827
GrpLevelPara = 2.980215 

BW Util details:
bwutil = 0.798871 
total_CMD = 18923733 
util_bw = 15117616 
Wasted_Col = 2859968 
Wasted_Row = 280869 
Idle = 665280 

BW Util Bottlenecks: 
RCDc_limit = 2900073 
RCDWRc_limit = 279927 
WTRc_limit = 1599473 
RTWc_limit = 2795646 
CCDLc_limit = 1525978 
rwq = 0 
CCDLc_limit_alone = 1212513 
WTRc_limit_alone = 1506855 
RTWc_limit_alone = 2574799 

Commands details: 
total_CMD = 18923733 
n_nop = 13978769 
Read = 3329032 
Write = 0 
L2_Alloc = 0 
L2_WB = 450372 
n_act = 638975 
n_pre = 638959 
n_ref = 0 
n_req = 3464497 
total_req = 3779404 

Dual Bus Interface Util: 
issued_total_row = 1277934 
issued_total_col = 3779404 
Row_Bus_Util =  0.067531 
CoL_Bus_Util = 0.199718 
Either_Row_CoL_Bus_Util = 0.261310 
Issued_on_Two_Bus_Simul_Util = 0.005938 
issued_two_Eff = 0.022725 
queue_avg = 26.835987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.836
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18923733 n_nop=13976115 n_act=640478 n_pre=640462 n_ref_event=0 n_req=3464783 n_rd=3329220 n_rd_L2_A=0 n_write=0 n_wr_bk=450504 bw_util=0.7989
n_activity=18454246 dram_eff=0.8193
bk0: 206062a 12540825i bk1: 207174a 12329072i bk2: 208713a 12265842i bk3: 209149a 12050063i bk4: 207844a 12337080i bk5: 208656a 12134104i bk6: 207978a 12400903i bk7: 210339a 12101825i bk8: 208625a 12367681i bk9: 209186a 12251969i bk10: 207335a 12473543i bk11: 207349a 12353504i bk12: 207860a 12430480i bk13: 207944a 12255943i bk14: 207688a 12410834i bk15: 207318a 12324601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815149
Row_Buffer_Locality_read = 0.831127
Row_Buffer_Locality_write = 0.422741
Bank_Level_Parallism = 5.982439
Bank_Level_Parallism_Col = 4.640852
Bank_Level_Parallism_Ready = 2.307106
write_to_read_ratio_blp_rw_average = 0.217778
GrpLevelPara = 2.982575 

BW Util details:
bwutil = 0.798938 
total_CMD = 18923733 
util_bw = 15118896 
Wasted_Col = 2870261 
Wasted_Row = 281389 
Idle = 653187 

BW Util Bottlenecks: 
RCDc_limit = 2904150 
RCDWRc_limit = 282545 
WTRc_limit = 1600733 
RTWc_limit = 2845963 
CCDLc_limit = 1540167 
rwq = 0 
CCDLc_limit_alone = 1217632 
WTRc_limit_alone = 1507565 
RTWc_limit_alone = 2616596 

Commands details: 
total_CMD = 18923733 
n_nop = 13976115 
Read = 3329220 
Write = 0 
L2_Alloc = 0 
L2_WB = 450504 
n_act = 640478 
n_pre = 640462 
n_ref = 0 
n_req = 3464783 
total_req = 3779724 

Dual Bus Interface Util: 
issued_total_row = 1280940 
issued_total_col = 3779724 
Row_Bus_Util =  0.067690 
CoL_Bus_Util = 0.199735 
Either_Row_CoL_Bus_Util = 0.261450 
Issued_on_Two_Bus_Simul_Util = 0.005974 
issued_two_Eff = 0.022849 
queue_avg = 27.010160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.0102
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18923733 n_nop=13975586 n_act=640329 n_pre=640313 n_ref_event=0 n_req=3465069 n_rd=3329305 n_rd_L2_A=0 n_write=0 n_wr_bk=450800 bw_util=0.799
n_activity=18450851 dram_eff=0.8195
bk0: 206059a 12548197i bk1: 207154a 12303543i bk2: 209349a 12268166i bk3: 209499a 12084152i bk4: 208366a 12349652i bk5: 208914a 12111873i bk6: 209912a 12273453i bk7: 209232a 12220909i bk8: 208562a 12401855i bk9: 207431a 12387394i bk10: 208475a 12400689i bk11: 206511a 12435119i bk12: 206993a 12542760i bk13: 206760a 12371858i bk14: 207047a 12505891i bk15: 209041a 12214578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815207
Row_Buffer_Locality_read = 0.831196
Row_Buffer_Locality_write = 0.423109
Bank_Level_Parallism = 5.958632
Bank_Level_Parallism_Col = 4.614894
Bank_Level_Parallism_Ready = 2.289364
write_to_read_ratio_blp_rw_average = 0.216454
GrpLevelPara = 2.973597 

BW Util details:
bwutil = 0.799019 
total_CMD = 18923733 
util_bw = 15120420 
Wasted_Col = 2877774 
Wasted_Row = 274399 
Idle = 651140 

BW Util Bottlenecks: 
RCDc_limit = 2908376 
RCDWRc_limit = 282057 
WTRc_limit = 1601076 
RTWc_limit = 2824689 
CCDLc_limit = 1560319 
rwq = 0 
CCDLc_limit_alone = 1239384 
WTRc_limit_alone = 1507333 
RTWc_limit_alone = 2597497 

Commands details: 
total_CMD = 18923733 
n_nop = 13975586 
Read = 3329305 
Write = 0 
L2_Alloc = 0 
L2_WB = 450800 
n_act = 640329 
n_pre = 640313 
n_ref = 0 
n_req = 3465069 
total_req = 3780105 

Dual Bus Interface Util: 
issued_total_row = 1280642 
issued_total_col = 3780105 
Row_Bus_Util =  0.067674 
CoL_Bus_Util = 0.199755 
Either_Row_CoL_Bus_Util = 0.261478 
Issued_on_Two_Bus_Simul_Util = 0.005950 
issued_two_Eff = 0.022756 
queue_avg = 26.709909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7099
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18923733 n_nop=13978763 n_act=638825 n_pre=638809 n_ref_event=0 n_req=3464282 n_rd=3328786 n_rd_L2_A=0 n_write=0 n_wr_bk=450304 bw_util=0.7988
n_activity=18455425 dram_eff=0.8191
bk0: 206603a 12544711i bk1: 208315a 12252013i bk2: 209270a 12284727i bk3: 209534a 12109403i bk4: 208085a 12328013i bk5: 209546a 12030163i bk6: 208449a 12343068i bk7: 210156a 12148023i bk8: 207033a 12506457i bk9: 207552a 12383058i bk10: 207405a 12541558i bk11: 209192a 12195865i bk12: 205892a 12610547i bk13: 206910a 12349999i bk14: 207201a 12476038i bk15: 207643a 12291198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815599
Row_Buffer_Locality_read = 0.831486
Row_Buffer_Locality_write = 0.425304
Bank_Level_Parallism = 5.961194
Bank_Level_Parallism_Col = 4.631542
Bank_Level_Parallism_Ready = 2.298233
write_to_read_ratio_blp_rw_average = 0.217532
GrpLevelPara = 2.979193 

BW Util details:
bwutil = 0.798804 
total_CMD = 18923733 
util_bw = 15116360 
Wasted_Col = 2878192 
Wasted_Row = 277468 
Idle = 651713 

BW Util Bottlenecks: 
RCDc_limit = 2899325 
RCDWRc_limit = 282239 
WTRc_limit = 1599376 
RTWc_limit = 2874858 
CCDLc_limit = 1541582 
rwq = 0 
CCDLc_limit_alone = 1218300 
WTRc_limit_alone = 1506129 
RTWc_limit_alone = 2644823 

Commands details: 
total_CMD = 18923733 
n_nop = 13978763 
Read = 3328786 
Write = 0 
L2_Alloc = 0 
L2_WB = 450304 
n_act = 638825 
n_pre = 638809 
n_ref = 0 
n_req = 3464282 
total_req = 3779090 

Dual Bus Interface Util: 
issued_total_row = 1277634 
issued_total_col = 3779090 
Row_Bus_Util =  0.067515 
CoL_Bus_Util = 0.199701 
Either_Row_CoL_Bus_Util = 0.261311 
Issued_on_Two_Bus_Simul_Util = 0.005905 
issued_two_Eff = 0.022600 
queue_avg = 26.887974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.888
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18923733 n_nop=13967527 n_act=642296 n_pre=642280 n_ref_event=0 n_req=3470928 n_rd=3335235 n_rd_L2_A=0 n_write=0 n_wr_bk=450089 bw_util=0.8001
n_activity=18444440 dram_eff=0.8209
bk0: 207241a 12470114i bk1: 208757a 12196680i bk2: 209923a 12184934i bk3: 208808a 12109128i bk4: 208593a 12271906i bk5: 208871a 12101656i bk6: 210028a 12227767i bk7: 209104a 12233882i bk8: 209168a 12377293i bk9: 207308a 12454620i bk10: 208677a 12397716i bk11: 208606a 12215548i bk12: 206707a 12588174i bk13: 207066a 12319806i bk14: 208486a 12381504i bk15: 207892a 12306518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814952
Row_Buffer_Locality_read = 0.830777
Row_Buffer_Locality_write = 0.425976
Bank_Level_Parallism = 5.993662
Bank_Level_Parallism_Col = 4.649673
Bank_Level_Parallism_Ready = 2.304247
write_to_read_ratio_blp_rw_average = 0.216221
GrpLevelPara = 2.988042 

BW Util details:
bwutil = 0.800122 
total_CMD = 18923733 
util_bw = 15141296 
Wasted_Col = 2849093 
Wasted_Row = 275368 
Idle = 657976 

BW Util Bottlenecks: 
RCDc_limit = 2891263 
RCDWRc_limit = 279177 
WTRc_limit = 1618629 
RTWc_limit = 2810074 
CCDLc_limit = 1523843 
rwq = 0 
CCDLc_limit_alone = 1208374 
WTRc_limit_alone = 1525916 
RTWc_limit_alone = 2587318 

Commands details: 
total_CMD = 18923733 
n_nop = 13967527 
Read = 3335235 
Write = 0 
L2_Alloc = 0 
L2_WB = 450089 
n_act = 642296 
n_pre = 642280 
n_ref = 0 
n_req = 3470928 
total_req = 3785324 

Dual Bus Interface Util: 
issued_total_row = 1284576 
issued_total_col = 3785324 
Row_Bus_Util =  0.067882 
CoL_Bus_Util = 0.200031 
Either_Row_CoL_Bus_Util = 0.261904 
Issued_on_Two_Bus_Simul_Util = 0.006008 
issued_two_Eff = 0.022940 
queue_avg = 27.032030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.032
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18923733 n_nop=13971877 n_act=641000 n_pre=640984 n_ref_event=0 n_req=3469037 n_rd=3333374 n_rd_L2_A=0 n_write=0 n_wr_bk=450070 bw_util=0.7997
n_activity=18449404 dram_eff=0.8203
bk0: 208850a 12335281i bk1: 207071a 12376650i bk2: 209272a 12298891i bk3: 209156a 12138778i bk4: 208426a 12314169i bk5: 207360a 12253523i bk6: 209614a 12270881i bk7: 210315a 12111074i bk8: 209229a 12349491i bk9: 208139a 12304379i bk10: 207953a 12472200i bk11: 207213a 12370685i bk12: 207648a 12438551i bk13: 207651a 12278910i bk14: 208497a 12364245i bk15: 206980a 12355189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815225
Row_Buffer_Locality_read = 0.830972
Row_Buffer_Locality_write = 0.428304
Bank_Level_Parallism = 5.983684
Bank_Level_Parallism_Col = 4.638595
Bank_Level_Parallism_Ready = 2.304874
write_to_read_ratio_blp_rw_average = 0.216613
GrpLevelPara = 2.982545 

BW Util details:
bwutil = 0.799725 
total_CMD = 18923733 
util_bw = 15133776 
Wasted_Col = 2856037 
Wasted_Row = 276551 
Idle = 657369 

BW Util Bottlenecks: 
RCDc_limit = 2884355 
RCDWRc_limit = 278260 
WTRc_limit = 1593846 
RTWc_limit = 2838052 
CCDLc_limit = 1532938 
rwq = 0 
CCDLc_limit_alone = 1214508 
WTRc_limit_alone = 1501057 
RTWc_limit_alone = 2612411 

Commands details: 
total_CMD = 18923733 
n_nop = 13971877 
Read = 3333374 
Write = 0 
L2_Alloc = 0 
L2_WB = 450070 
n_act = 641000 
n_pre = 640984 
n_ref = 0 
n_req = 3469037 
total_req = 3783444 

Dual Bus Interface Util: 
issued_total_row = 1281984 
issued_total_col = 3783444 
Row_Bus_Util =  0.067745 
CoL_Bus_Util = 0.199931 
Either_Row_CoL_Bus_Util = 0.261674 
Issued_on_Two_Bus_Simul_Util = 0.006002 
issued_two_Eff = 0.022935 
queue_avg = 27.001431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.0014

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2329671, Miss = 1666009, Miss_rate = 0.715, Pending_hits = 68134, Reservation_fails = 3422
L2_cache_bank[1]: Access = 2283446, Miss = 1667547, Miss_rate = 0.730, Pending_hits = 10986, Reservation_fails = 2248
L2_cache_bank[2]: Access = 2273954, Miss = 1667138, Miss_rate = 0.733, Pending_hits = 10889, Reservation_fails = 3341
L2_cache_bank[3]: Access = 2269392, Miss = 1666641, Miss_rate = 0.734, Pending_hits = 11129, Reservation_fails = 3779
L2_cache_bank[4]: Access = 2275699, Miss = 1666753, Miss_rate = 0.732, Pending_hits = 10991, Reservation_fails = 2813
L2_cache_bank[5]: Access = 2271869, Miss = 1665582, Miss_rate = 0.733, Pending_hits = 11240, Reservation_fails = 873
L2_cache_bank[6]: Access = 2276853, Miss = 1663871, Miss_rate = 0.731, Pending_hits = 10751, Reservation_fails = 2187
L2_cache_bank[7]: Access = 2340238, Miss = 1662583, Miss_rate = 0.710, Pending_hits = 11303, Reservation_fails = 1121
L2_cache_bank[8]: Access = 2323137, Miss = 1661827, Miss_rate = 0.715, Pending_hits = 68233, Reservation_fails = 2249
L2_cache_bank[9]: Access = 2287789, Miss = 1666308, Miss_rate = 0.728, Pending_hits = 11551, Reservation_fails = 3876
L2_cache_bank[10]: Access = 2275476, Miss = 1661952, Miss_rate = 0.730, Pending_hits = 11276, Reservation_fails = 2032
L2_cache_bank[11]: Access = 2267734, Miss = 1663933, Miss_rate = 0.734, Pending_hits = 10850, Reservation_fails = 2314
L2_cache_bank[12]: Access = 2272050, Miss = 1664512, Miss_rate = 0.733, Pending_hits = 10886, Reservation_fails = 1993
L2_cache_bank[13]: Access = 2270431, Miss = 1664525, Miss_rate = 0.733, Pending_hits = 10942, Reservation_fails = 1615
L2_cache_bank[14]: Access = 2276556, Miss = 1662110, Miss_rate = 0.730, Pending_hits = 11126, Reservation_fails = 2140
L2_cache_bank[15]: Access = 2350821, Miss = 1667115, Miss_rate = 0.709, Pending_hits = 11504, Reservation_fails = 2953
L2_cache_bank[16]: Access = 2322191, Miss = 1664764, Miss_rate = 0.717, Pending_hits = 67999, Reservation_fails = 1779
L2_cache_bank[17]: Access = 2288515, Miss = 1664544, Miss_rate = 0.727, Pending_hits = 11294, Reservation_fails = 2046
L2_cache_bank[18]: Access = 2864131, Miss = 1659956, Miss_rate = 0.580, Pending_hits = 10798, Reservation_fails = 2260
L2_cache_bank[19]: Access = 2277134, Miss = 1668849, Miss_rate = 0.733, Pending_hits = 11325, Reservation_fails = 2045
L2_cache_bank[20]: Access = 2273284, Miss = 1668825, Miss_rate = 0.734, Pending_hits = 11217, Reservation_fails = 2709
L2_cache_bank[21]: Access = 2272610, Miss = 1666414, Miss_rate = 0.733, Pending_hits = 11043, Reservation_fails = 2740
L2_cache_bank[22]: Access = 2280836, Miss = 1669491, Miss_rate = 0.732, Pending_hits = 10918, Reservation_fails = 3261
L2_cache_bank[23]: Access = 2341453, Miss = 1663886, Miss_rate = 0.711, Pending_hits = 11320, Reservation_fails = 3072
L2_total_cache_accesses = 55565270
L2_total_cache_misses = 39965135
L2_total_cache_miss_rate = 0.7192
L2_total_cache_pending_hits = 437705
L2_total_cache_reservation_fails = 58868
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3736913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 437705
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12629875
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 27335195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 437705
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11425517
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44139688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11425582
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1136
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 57729
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.226

icnt_total_pkts_mem_to_simt=55565270
icnt_total_pkts_simt_to_mem=55565270
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 55565270
Req_Network_cycles = 7379212
Req_Network_injected_packets_per_cycle =       7.5300 
Req_Network_conflicts_per_cycle =       2.5798
Req_Network_conflicts_per_cycle_util =       2.6124
Req_Bank_Level_Parallism =       7.6250
Req_Network_in_buffer_full_per_cycle =       0.0004
Req_Network_in_buffer_avg_util =       5.4197
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4355

Reply_Network_injected_packets_num = 55565270
Reply_Network_cycles = 7379212
Reply_Network_injected_packets_per_cycle =        7.5300
Reply_Network_conflicts_per_cycle =        6.7523
Reply_Network_conflicts_per_cycle_util =       6.8326
Reply_Bank_Level_Parallism =       7.6195
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.8540
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2510
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 22 hrs, 15 min, 43 sec (80143 sec)
gpgpu_simulation_rate = 47591 (inst/sec)
gpgpu_simulation_rate = 92 (cycle/sec)
gpgpu_silicon_slowdown = 14836956x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe4642b6dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe4642b6d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55aab2811dd1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (26120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z8shortcutiPi'
Destroy streams for kernel 14: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 14 
gpu_sim_cycle = 126338
gpu_sim_insn = 113672651
gpu_ipc =     899.7502
gpu_tot_sim_cycle = 7505550
gpu_tot_sim_insn = 3927767246
gpu_tot_ipc =     523.3151
gpu_tot_issued_cta = 365680
gpu_occupancy = 96.3685% 
gpu_tot_occupancy = 74.1591% 
max_total_param_size = 0
gpu_stall_dramfull = 556753
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.6159
partiton_level_parallism_total  =       7.5146
partiton_level_parallism_util =       6.9547
partiton_level_parallism_util_total  =       7.6175
L2_BW  =     288.9830 GB/Sec
L2_BW_total  =     328.2372 GB/Sec
gpu_total_sim_rate=48043

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3997533, Miss = 1500236, Miss_rate = 0.375, Pending_hits = 502993, Reservation_fails = 928273
	L1D_cache_core[1]: Access = 3991076, Miss = 1498368, Miss_rate = 0.375, Pending_hits = 501254, Reservation_fails = 944962
	L1D_cache_core[2]: Access = 3995353, Miss = 1499253, Miss_rate = 0.375, Pending_hits = 502210, Reservation_fails = 944636
	L1D_cache_core[3]: Access = 3986681, Miss = 1497680, Miss_rate = 0.376, Pending_hits = 502739, Reservation_fails = 923533
	L1D_cache_core[4]: Access = 3992447, Miss = 1498038, Miss_rate = 0.375, Pending_hits = 502778, Reservation_fails = 936450
	L1D_cache_core[5]: Access = 4001403, Miss = 1503415, Miss_rate = 0.376, Pending_hits = 505118, Reservation_fails = 950992
	L1D_cache_core[6]: Access = 4005640, Miss = 1501495, Miss_rate = 0.375, Pending_hits = 503946, Reservation_fails = 932245
	L1D_cache_core[7]: Access = 3991005, Miss = 1497281, Miss_rate = 0.375, Pending_hits = 502902, Reservation_fails = 943906
	L1D_cache_core[8]: Access = 4000712, Miss = 1501939, Miss_rate = 0.375, Pending_hits = 502737, Reservation_fails = 931655
	L1D_cache_core[9]: Access = 3989231, Miss = 1496393, Miss_rate = 0.375, Pending_hits = 501981, Reservation_fails = 944720
	L1D_cache_core[10]: Access = 3989976, Miss = 1498439, Miss_rate = 0.376, Pending_hits = 501947, Reservation_fails = 940150
	L1D_cache_core[11]: Access = 3992428, Miss = 1496513, Miss_rate = 0.375, Pending_hits = 501965, Reservation_fails = 935055
	L1D_cache_core[12]: Access = 3993044, Miss = 1497837, Miss_rate = 0.375, Pending_hits = 502093, Reservation_fails = 922038
	L1D_cache_core[13]: Access = 4000853, Miss = 1502806, Miss_rate = 0.376, Pending_hits = 503539, Reservation_fails = 929403
	L1D_cache_core[14]: Access = 3988282, Miss = 1496082, Miss_rate = 0.375, Pending_hits = 499282, Reservation_fails = 930152
	L1D_cache_core[15]: Access = 3980936, Miss = 1496434, Miss_rate = 0.376, Pending_hits = 500566, Reservation_fails = 938617
	L1D_cache_core[16]: Access = 3987522, Miss = 1494559, Miss_rate = 0.375, Pending_hits = 499045, Reservation_fails = 924127
	L1D_cache_core[17]: Access = 3997496, Miss = 1502093, Miss_rate = 0.376, Pending_hits = 503304, Reservation_fails = 935492
	L1D_cache_core[18]: Access = 3993091, Miss = 1502504, Miss_rate = 0.376, Pending_hits = 503857, Reservation_fails = 917170
	L1D_cache_core[19]: Access = 3985996, Miss = 1496509, Miss_rate = 0.375, Pending_hits = 502153, Reservation_fails = 950760
	L1D_cache_core[20]: Access = 3981179, Miss = 1495812, Miss_rate = 0.376, Pending_hits = 500547, Reservation_fails = 931439
	L1D_cache_core[21]: Access = 3999017, Miss = 1501398, Miss_rate = 0.375, Pending_hits = 502922, Reservation_fails = 948564
	L1D_cache_core[22]: Access = 3983264, Miss = 1494279, Miss_rate = 0.375, Pending_hits = 500383, Reservation_fails = 918542
	L1D_cache_core[23]: Access = 3999942, Miss = 1499943, Miss_rate = 0.375, Pending_hits = 502972, Reservation_fails = 941852
	L1D_cache_core[24]: Access = 4012428, Miss = 1505460, Miss_rate = 0.375, Pending_hits = 504835, Reservation_fails = 944966
	L1D_cache_core[25]: Access = 3990020, Miss = 1498748, Miss_rate = 0.376, Pending_hits = 501167, Reservation_fails = 930236
	L1D_cache_core[26]: Access = 4005104, Miss = 1502047, Miss_rate = 0.375, Pending_hits = 503192, Reservation_fails = 928543
	L1D_cache_core[27]: Access = 3990762, Miss = 1497549, Miss_rate = 0.375, Pending_hits = 502858, Reservation_fails = 932737
	L1D_cache_core[28]: Access = 4004200, Miss = 1503294, Miss_rate = 0.375, Pending_hits = 506577, Reservation_fails = 934207
	L1D_cache_core[29]: Access = 3994162, Miss = 1499270, Miss_rate = 0.375, Pending_hits = 502205, Reservation_fails = 931152
	L1D_total_cache_accesses = 119820783
	L1D_total_cache_misses = 44975674
	L1D_total_cache_miss_rate = 0.3754
	L1D_total_cache_pending_hits = 15074067
	L1D_total_cache_reservation_fails = 28046574
	L1D_cache_data_port_util = 0.268
	L1D_cache_fill_port_util = 0.202
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48345605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15074067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16915130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27236114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28060399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15074067
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11425437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 810460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 108395201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11425582

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 23280732
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3955382
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 810460
ctas_completed 365680, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
162080, 165904, 166184, 166356, 168714, 167951, 167704, 168204, 163808, 169165, 168355, 169648, 168437, 168181, 168246, 167624, 163697, 167830, 168056, 167757, 167781, 167185, 167238, 168422, 164381, 168769, 167380, 167865, 168413, 167618, 167015, 168514, 
gpgpu_n_tot_thrd_icount = 5135561664
gpgpu_n_tot_w_icount = 160486302
gpgpu_n_stall_shd_mem = 23395009
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 44975529
gpgpu_n_mem_write_global = 11425582
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 505896307
gpgpu_n_store_insn = 80566289
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 327649280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9910347
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13484662
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26663718	W0_Idle:2833754	W0_Scoreboard:701121058	W1:10526903	W2:5364248	W3:2852888	W4:2181145	W5:1543397	W6:1339678	W7:1022226	W8:870130	W9:732479	W10:648611	W11:527694	W12:463962	W13:394269	W14:358479	W15:344733	W16:359410	W17:271458	W18:257304	W19:263085	W20:282964	W21:293242	W22:349500	W23:395228	W24:454488	W25:511846	W26:713975	W27:893411	W28:1215289	W29:1761291	W30:3052967	W31:6039697	W32:114200305
single_issue_nums: WS0:39829179	WS1:40265166	WS2:40217961	WS3:40173996	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 359804232 {8:44975529,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 457023280 {40:11425582,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1799021160 {40:44975529,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 91404656 {8:11425582,}
maxmflatency = 3448 
max_icnt2mem_latency = 1921 
maxmrqlatency = 2411 
max_icnt2sh_latency = 201 
averagemflatency = 412 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 56 
avg_icnt2sh_latency = 7 
mrq_lat_table:9940868 	1221466 	1885077 	3125222 	6171822 	7616858 	6874087 	4218553 	1258658 	111991 	2751 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8798974 	39163347 	8101720 	320176 	16894 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	42055563 	10687395 	1748739 	1468536 	435355 	5523 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	31371572 	9890947 	7117120 	5209233 	2444348 	364112 	3779 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	7007 	380 	46 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8254      8151      8061      8167      7617      7435      8157      7310      7812      8191      7962      8097      7940      8177      7750      8316 
dram[1]:      8261      8144      8054      8046      7689      7927      8186      8199      8185      7526      8031      8039      8162      8170      8112      8326 
dram[2]:      8252      8166      8154      8071      7532      7539      8177      7572      7801      8192      7908      8014      8158      7975      8369      7980 
dram[3]:      7960      8161      8102      8157      7278      7557      7492      8247      7828      8169      8013      8057      8178      8161      7975      8350 
dram[4]:      8262      8128      8086      8082      7920      7666      8160      8115      8169      7806      8111      8064      8115      8097      7803      8284 
dram[5]:      8085      8296      8240      8246      7561      7231      7975      7963      8157      7867      8044      8090      8090      8114      8271      8042 
dram[6]:      8254      8250      7992      8144      7523      7905      7744      7614      7548      8180      8086      8068      8116      8122      8298      8246 
dram[7]:      8285      8122      8001      8129      7539      7536      7489      8133      8159      8156      8068      8082      8117      8134      8001      8275 
dram[8]:      8088      8040      7980      8172      7579      7897      8088      8103      8178      8171      7973      8030      7944      7910      8293      8297 
dram[9]:      8348      8389      8206      7090      7534      7903      8089      8087      7930      7880      8045      7970      8082      8139      8360      8141 
dram[10]:      8375      7983      8114      7979      7885      7228      8101      7547      7544      8165      7792      7803      8016      8030      7786      7791 
dram[11]:      8009      7187      8108      8145      7576      7587      8087      7891      7930      8193      7933      7991      8065      8001      8342      8304 
average row accesses per activate:
dram[0]:  5.460441  5.580074  5.465252  5.530478  5.498756  5.620338  5.054471  5.196490  5.400151  5.468564  5.522246  5.565898  5.504951  5.738432  5.505926  5.688671 
dram[1]:  5.488463  5.757420  5.511880  5.495743  5.401685  5.451252  5.179669  5.273499  5.395278  5.512307  5.552727  5.658371  5.591591  5.746118  5.549980  5.664795 
dram[2]:  5.754948  5.862169  5.358308  5.498180  5.298127  5.559580  5.287363  5.383719  5.416800  5.394750  5.519851  5.637666  5.452008  5.581299  5.514692  5.565444 
dram[3]:  5.730339  5.802447  5.284121  5.455714  5.519204  5.545903  5.222155  5.640947  5.362012  5.470287  5.542147  5.594018  5.559639  5.639306  5.509068  5.658226 
dram[4]:  5.570177  5.774387  5.335446  5.399956  5.523452  5.476928  5.406240  5.467540  5.440679  5.459270  5.650376  5.567519  5.625282  5.580328  5.692078  5.602125 
dram[5]:  5.615939  5.724184  5.462650  5.539407  5.471105  5.568747  5.474542  5.470373  5.262780  5.400102  5.513807  5.631923  5.506194  5.687255  5.598061  5.559344 
dram[6]:  5.772826  5.734671  5.398401  5.441767  5.316036  5.593843  5.414609  5.474372  5.350209  5.465945  5.671474  5.641776  5.577517  5.508772  5.464380  5.574302 
dram[7]:  5.723855  5.690918  5.388543  5.412569  5.495654  5.572194  5.361652  5.279695  5.321355  5.395933  5.608643  5.746730  5.497583  5.558967  5.523110  5.632390 
dram[8]:  5.682791  5.638817  5.404281  5.468606  5.469646  5.469870  5.177211  5.366271  5.352498  5.603275  5.504774  5.808060  5.562408  5.671714  5.587817  5.480448 
dram[9]:  5.623731  5.576912  5.412897  5.507814  5.461255  5.438195  5.319461  5.294333  5.533709  5.586145  5.619273  5.485681  5.739276  5.695808  5.564356  5.550715 
dram[10]:  5.550175  5.522727  5.349374  5.581568  5.470587  5.538807  5.173695  5.433315  5.324551  5.709340  5.433091  5.568712  5.636751  5.686774  5.504354  5.628448 
dram[11]:  5.425659  5.726823  5.452282  5.522494  5.480782  5.679912  5.183109  5.328005  5.319700  5.529573  5.563103  5.798577  5.490575  5.591648  5.484285  5.683312 
average row locality = 42427413/7695584 = 5.513216
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    212347    212084    213003    213739    212582    213155    215401    214849    212573    213166    211891    212536    211684    211304    211330    211508 
dram[1]:    212293    211038    213303    213628    213947    214150    214229    215499    212950    212414    212324    212121    211168    211002    211719    211588 
dram[2]:    210024    209924    213901    213585    214472    213394    214179    213353    212449    213453    212135    212289    212290    212173    212100    212212 
dram[3]:    210142    210642    215072    214260    212234    212873    213973    211263    212688    212885    211913    212533    210847    211657    211786    211267 
dram[4]:    211548    211068    214471    214008    212805    213904    211616    211954    212503    212653    211564    213213    210947    212240    211175    212058 
dram[5]:    211379    210803    212682    213220    212647    213189    211630    212580    213318    213439    212388    212281    211592    211200    211120    212016 
dram[6]:    210686    210840    213629    213857    214717    212473    211568    212560    213085    213015    211847    212225    211763    212526    212013    211822 
dram[7]:    210405    211521    213058    213494    212194    213004    212324    214687    212975    213535    211694    211707    212215    212293    212037    211667 
dram[8]:    210410    211499    213695    213847    212716    213263    214261    213580    212912    211782    212830    210870    211346    211111    211396    213391 
dram[9]:    210952    212661    213620    213882    212433    213895    212799    214502    211383    211903    211764    213552    210240    211261    211548    211992 
dram[10]:    211588    213100    214270    213158    212944    213217    214377    213453    213517    211659    213034    212962    211056    211414    212837    212242 
dram[11]:    213197    211411    213624    213503    212776    211709    213963    214664    213581    212490    212307    211571    211997    211995    212848    211330 
total dram reads = 40800230
bank skew: 215499/209924 = 1.03
chip skew: 3404828/3395484 = 1.00
number of total write accesses:
dram[0]:     28201     28184     27970     28117     28159     28180     28464     28478     28253     28365     27989     27976     28037     28122     27986     28047 
dram[1]:     28150     27907     28081     27995     28193     28334     28377     28419     28253     28208     28004     28057     28093     28053     28094     27971 
dram[2]:     27881     28004     28131     28096     28388     28322     28289     28074     28192     28249     28137     28175     28080     28052     28036     28078 
dram[3]:     27986     28134     28264     28187     28235     28316     28228     27982     28252     28339     28125     28198     27937     28036     28122     28054 
dram[4]:     28212     28160     28217     28277     28146     28218     28153     28140     28296     28374     28162     28244     27992     28153     27987     28051 
dram[5]:     28185     28017     28139     28112     28095     28002     28227     28336     28353     28380     28173     28273     28109     28030     27926     28036 
dram[6]:     28009     28091     28059     28120     28204     28083     28202     28278     28353     28377     28060     27988     28078     28204     28150     28116 
dram[7]:     28025     28123     27996     28148     28151     28244     28265     28469     28370     28374     28057     28084     28067     28061     28018     28052 
dram[8]:     27989     28221     28113     28110     28139     28107     28501     28340     28400     28340     28208     27974     28125     28120     27976     28137 
dram[9]:     28077     28181     28092     28155     28064     28248     28316     28506     28190     28158     27947     28135     28116     28179     28001     27939 
dram[10]:     27993     28155     28054     27982     28210     28203     28550     28531     28338     28067     28187     28052     28040     27990     27914     27823 
dram[11]:     28217     28065     27975     27937     28257     28094     28485     28505     28323     28182     28023     27950     28083     28015     27982     27977 
total dram writes = 5404610
bank skew: 28550/27823 = 1.03
chip skew: 450800/450070 = 1.00
average mf latency per bank:
dram[0]:        494       500       499       505       498       504       498       507       499       505       490       505       492       495       490       500
dram[1]:        492       498       495       501       493       502       496       510       495       504       492       502       487       496       492       497
dram[2]:        489       497       495       501       493       500       498       505       499       504       492       504       489       498       491       498
dram[3]:        492       509       495       515       496       513       499       513       493       513       492       510       488       509       493       509
dram[4]:        491       499       498       505       494       507       499       509       497       504       490       498       489       496       492       500
dram[5]:        491       497       496       505       495       506       498       509       495       503       489       497       490       498       490       500
dram[6]:        494       499       497       505       496       501       500       509       495       505       488       499       488       498       493       502
dram[7]:        490       510       500       520       495       513       499       520       501       516       491       508       490       509       492       510
dram[8]:        491       500       497       505       496       505       496       507       495       506       489       502       492       502       491       502
dram[9]:        494       500       497       507       497       505       499       505       499       507       492       503      1128       499       494       499
dram[10]:        493       502       500       507       496       508       498       507       498       505       489       499       488       497       495       502
dram[11]:        494       509       498       515       498       517       499       520       499       518       490       509       491       510       495       511
maximum mf latency per bank:
dram[0]:       3309      3370      3130      3127      3031      3117      3043      3039      2862      3044      2839      2844      3224      2732      2835      3112
dram[1]:       3046      3041      3037      3070      2836      2740      3000      2819      2986      2965      2610      3100      2365      2561      2873      2855
dram[2]:       2892      2868      3127      3219      3423      3422      3012      3080      2777      2973      2664      2591      2582      2576      2692      2678
dram[3]:       3131      3126      3130      3102      3128      2826      2856      2823      2996      2954      3043      2992      2892      2944      2678      2731
dram[4]:       2988      3025      2823      3214      2933      2948      2846      3028      2784      2812      2705      2664      2746      2672      2968      2793
dram[5]:       2777      2984      2980      3292      2808      2820      2841      2899      2875      2909      2623      2748      2367      2542      2991      2801
dram[6]:       2913      2816      3181      3312      3191      2892      2926      3248      2875      2704      2677      2710      2845      2875      2806      2652
dram[7]:       3182      3192      3149      3334      2922      2929      3211      2801      3160      3177      3044      2931      2615      2687      2629      2591
dram[8]:       3294      2800      2967      3229      3448      3182      2745      2846      2869      2804      2996      2999      2656      2756      2545      2498
dram[9]:       3037      3042      3070      3141      3159      3025      2971      3070      3039      2962      2836      2809      2786      2867      2406      2342
dram[10]:       3045      3048      3029      3162      2980      3026      2937      2916      3025      2995      2706      2670      2692      3094      2649      2861
dram[11]:       2956      2997      3076      3125      2892      3098      2944      3430      3193      3003      2404      2730      3028      2860      3062      2845

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19247721 n_nop=14216543 n_act=645602 n_pre=645586 n_ref_event=0 n_req=3539047 n_rd=3403152 n_rd_L2_A=0 n_write=0 n_wr_bk=450528 bw_util=0.8009
n_activity=18763990 dram_eff=0.8215
bk0: 212347a 12664362i bk1: 212084a 12562628i bk2: 213003a 12592934i bk3: 213739a 12418983i bk4: 212582a 12628949i bk5: 213155a 12443345i bk6: 215401a 12421085i bk7: 214849a 12316941i bk8: 212573a 12707201i bk9: 213166a 12609994i bk10: 211891a 12750314i bk11: 212536a 12482005i bk12: 211684a 12731570i bk13: 211304a 12657499i bk14: 211330a 12783945i bk15: 211508a 12660638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817580
Row_Buffer_Locality_read = 0.833375
Row_Buffer_Locality_write = 0.422017
Bank_Level_Parallism = 5.928351
Bank_Level_Parallism_Col = 1.000001
Bank_Level_Parallism_Ready = 2.272720
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000001 

BW Util details:
bwutil = 0.800860 
total_CMD = 19247721 
util_bw = 15414720 
Wasted_Col = 2893930 
Wasted_Row = 269521 
Idle = 669550 

BW Util Bottlenecks: 
RCDc_limit = 2922957 
RCDWRc_limit = 283623 
WTRc_limit = 1614230 
RTWc_limit = 2874051 
CCDLc_limit = 1578198 
rwq = 0 
CCDLc_limit_alone = 1252196 
WTRc_limit_alone = 1519546 
RTWc_limit_alone = 2642733 

Commands details: 
total_CMD = 19247721 
n_nop = 14216543 
Read = 3403152 
Write = 0 
L2_Alloc = 0 
L2_WB = 450528 
n_act = 645602 
n_pre = 645586 
n_ref = 0 
n_req = 3539047 
total_req = 3853680 

Dual Bus Interface Util: 
issued_total_row = 1291188 
issued_total_col = 3853680 
Row_Bus_Util =  0.067083 
CoL_Bus_Util = 0.200215 
Either_Row_CoL_Bus_Util = 0.261391 
Issued_on_Two_Bus_Simul_Util = 0.005907 
issued_two_Eff = 0.022597 
queue_avg = 26.780472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7805
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19247721 n_nop=14222243 n_act=642364 n_pre=642348 n_ref_event=0 n_req=3538998 n_rd=3403373 n_rd_L2_A=0 n_write=0 n_wr_bk=450189 bw_util=0.8008
n_activity=18764347 dram_eff=0.8215
bk0: 212293a 12637710i bk1: 211038a 12640028i bk2: 213303a 12609115i bk3: 213628a 12402822i bk4: 213947a 12538083i bk5: 214150a 12325311i bk6: 214229a 12483175i bk7: 215499a 12307554i bk8: 212950a 12720994i bk9: 212414a 12653282i bk10: 212324a 12735246i bk11: 212121a 12594156i bk12: 211168a 12865353i bk13: 211002a 12671008i bk14: 211719a 12706208i bk15: 211588a 12636860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818492
Row_Buffer_Locality_read = 0.834315
Row_Buffer_Locality_write = 0.421441
Bank_Level_Parallism = 5.926225
Bank_Level_Parallism_Col = 4.603602
Bank_Level_Parallism_Ready = 2.278778
write_to_read_ratio_blp_rw_average = 0.214993
GrpLevelPara = 2.965250 

BW Util details:
bwutil = 0.800835 
total_CMD = 19247721 
util_bw = 15414248 
Wasted_Col = 2883688 
Wasted_Row = 274643 
Idle = 675142 

BW Util Bottlenecks: 
RCDc_limit = 2901082 
RCDWRc_limit = 280898 
WTRc_limit = 1604457 
RTWc_limit = 2898728 
CCDLc_limit = 1574274 
rwq = 0 
CCDLc_limit_alone = 1242949 
WTRc_limit_alone = 1509532 
RTWc_limit_alone = 2662328 

Commands details: 
total_CMD = 19247721 
n_nop = 14222243 
Read = 3403373 
Write = 0 
L2_Alloc = 0 
L2_WB = 450189 
n_act = 642364 
n_pre = 642348 
n_ref = 0 
n_req = 3538998 
total_req = 3853562 

Dual Bus Interface Util: 
issued_total_row = 1284712 
issued_total_col = 3853562 
Row_Bus_Util =  0.066746 
CoL_Bus_Util = 0.200209 
Either_Row_CoL_Bus_Util = 0.261095 
Issued_on_Two_Bus_Simul_Util = 0.005860 
issued_two_Eff = 0.022445 
queue_avg = 26.680437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6804
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19247721 n_nop=14221977 n_act=643159 n_pre=643143 n_ref_event=0 n_req=3537577 n_rd=3401933 n_rd_L2_A=0 n_write=0 n_wr_bk=450184 bw_util=0.8005
n_activity=18750930 dram_eff=0.8217
bk0: 210024a 12875835i bk1: 209924a 12763388i bk2: 213901a 12536326i bk3: 213585a 12433332i bk4: 214472a 12430273i bk5: 213394a 12419534i bk6: 214179a 12549951i bk7: 213353a 12543884i bk8: 212449a 12744954i bk9: 213453a 12546861i bk10: 212135a 12762981i bk11: 212289a 12553181i bk12: 212290a 12736750i bk13: 212173a 12577962i bk14: 212100a 12712559i bk15: 212212a 12544458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818195
Row_Buffer_Locality_read = 0.834054
Row_Buffer_Locality_write = 0.420446
Bank_Level_Parallism = 5.918210
Bank_Level_Parallism_Col = 4.590075
Bank_Level_Parallism_Ready = 2.273026
write_to_read_ratio_blp_rw_average = 0.213623
GrpLevelPara = 2.966110 

BW Util details:
bwutil = 0.800535 
total_CMD = 19247721 
util_bw = 15408468 
Wasted_Col = 2874590 
Wasted_Row = 278051 
Idle = 686612 

BW Util Bottlenecks: 
RCDc_limit = 2909570 
RCDWRc_limit = 280847 
WTRc_limit = 1610122 
RTWc_limit = 2835787 
CCDLc_limit = 1548004 
rwq = 0 
CCDLc_limit_alone = 1225948 
WTRc_limit_alone = 1516965 
RTWc_limit_alone = 2606888 

Commands details: 
total_CMD = 19247721 
n_nop = 14221977 
Read = 3401933 
Write = 0 
L2_Alloc = 0 
L2_WB = 450184 
n_act = 643159 
n_pre = 643143 
n_ref = 0 
n_req = 3537577 
total_req = 3852117 

Dual Bus Interface Util: 
issued_total_row = 1286302 
issued_total_col = 3852117 
Row_Bus_Util =  0.066829 
CoL_Bus_Util = 0.200134 
Either_Row_CoL_Bus_Util = 0.261109 
Issued_on_Two_Bus_Simul_Util = 0.005854 
issued_two_Eff = 0.022420 
queue_avg = 26.416086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.4161
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19247721 n_nop=14235479 n_act=638796 n_pre=638780 n_ref_event=0 n_req=3531623 n_rd=3396035 n_rd_L2_A=0 n_write=0 n_wr_bk=450395 bw_util=0.7994
n_activity=18754913 dram_eff=0.8204
bk0: 210142a 12870421i bk1: 210642a 12705451i bk2: 215072a 12460695i bk3: 214260a 12360460i bk4: 212234a 12628823i bk5: 212873a 12447767i bk6: 213973a 12584454i bk7: 211263a 12727961i bk8: 212688a 12725110i bk9: 212885a 12616847i bk10: 211913a 12771862i bk11: 212533a 12526044i bk12: 210847a 12849986i bk13: 211657a 12651891i bk14: 211786a 12687155i bk15: 211267a 12673399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819123
Row_Buffer_Locality_read = 0.834922
Row_Buffer_Locality_write = 0.423430
Bank_Level_Parallism = 5.888030
Bank_Level_Parallism_Col = 4.580571
Bank_Level_Parallism_Ready = 2.269000
write_to_read_ratio_blp_rw_average = 0.214316
GrpLevelPara = 2.959282 

BW Util details:
bwutil = 0.799353 
total_CMD = 19247721 
util_bw = 15385720 
Wasted_Col = 2893075 
Wasted_Row = 283147 
Idle = 685779 

BW Util Bottlenecks: 
RCDc_limit = 2907399 
RCDWRc_limit = 279855 
WTRc_limit = 1601505 
RTWc_limit = 2868807 
CCDLc_limit = 1558428 
rwq = 0 
CCDLc_limit_alone = 1235864 
WTRc_limit_alone = 1509419 
RTWc_limit_alone = 2638329 

Commands details: 
total_CMD = 19247721 
n_nop = 14235479 
Read = 3396035 
Write = 0 
L2_Alloc = 0 
L2_WB = 450395 
n_act = 638796 
n_pre = 638780 
n_ref = 0 
n_req = 3531623 
total_req = 3846430 

Dual Bus Interface Util: 
issued_total_row = 1277576 
issued_total_col = 3846430 
Row_Bus_Util =  0.066375 
CoL_Bus_Util = 0.199838 
Either_Row_CoL_Bus_Util = 0.260407 
Issued_on_Two_Bus_Simul_Util = 0.005807 
issued_two_Eff = 0.022298 
queue_avg = 26.367014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.367
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19247721 n_nop=14234209 n_act=638599 n_pre=638583 n_ref_event=0 n_req=3533301 n_rd=3397727 n_rd_L2_A=0 n_write=0 n_wr_bk=450782 bw_util=0.7998
n_activity=18758214 dram_eff=0.8207
bk0: 211548a 12726235i bk1: 211068a 12658310i bk2: 214471a 12507054i bk3: 214008a 12330458i bk4: 212805a 12636673i bk5: 213904a 12373090i bk6: 211616a 12764138i bk7: 211954a 12612186i bk8: 212503a 12771140i bk9: 212653a 12549565i bk10: 211564a 12786475i bk11: 213213a 12448049i bk12: 210947a 12841807i bk13: 212240a 12553295i bk14: 211175a 12805126i bk15: 212058a 12579807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819265
Row_Buffer_Locality_read = 0.835059
Row_Buffer_Locality_write = 0.423451
Bank_Level_Parallism = 5.906045
Bank_Level_Parallism_Col = 4.593846
Bank_Level_Parallism_Ready = 2.278092
write_to_read_ratio_blp_rw_average = 0.214712
GrpLevelPara = 2.958194 

BW Util details:
bwutil = 0.799785 
total_CMD = 19247721 
util_bw = 15394036 
Wasted_Col = 2891376 
Wasted_Row = 278730 
Idle = 683579 

BW Util Bottlenecks: 
RCDc_limit = 2901173 
RCDWRc_limit = 280554 
WTRc_limit = 1601390 
RTWc_limit = 2861376 
CCDLc_limit = 1575461 
rwq = 0 
CCDLc_limit_alone = 1248021 
WTRc_limit_alone = 1507156 
RTWc_limit_alone = 2628170 

Commands details: 
total_CMD = 19247721 
n_nop = 14234209 
Read = 3397727 
Write = 0 
L2_Alloc = 0 
L2_WB = 450782 
n_act = 638599 
n_pre = 638583 
n_ref = 0 
n_req = 3533301 
total_req = 3848509 

Dual Bus Interface Util: 
issued_total_row = 1277182 
issued_total_col = 3848509 
Row_Bus_Util =  0.066355 
CoL_Bus_Util = 0.199946 
Either_Row_CoL_Bus_Util = 0.260473 
Issued_on_Two_Bus_Simul_Util = 0.005828 
issued_two_Eff = 0.022375 
queue_avg = 26.436161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.4362
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19247721 n_nop=14236412 n_act=638712 n_pre=638696 n_ref_event=0 n_req=3530697 n_rd=3395484 n_rd_L2_A=0 n_write=0 n_wr_bk=450393 bw_util=0.7992
n_activity=18765418 dram_eff=0.8198
bk0: 211379a 12757181i bk1: 210803a 12662574i bk2: 212682a 12650838i bk3: 213220a 12459786i bk4: 212647a 12589624i bk5: 213189a 12457715i bk6: 211630a 12800462i bk7: 212580a 12623457i bk8: 213318a 12661535i bk9: 213439a 12526549i bk10: 212388a 12725275i bk11: 212281a 12593337i bk12: 211592a 12773385i bk13: 211200a 12665273i bk14: 211120a 12811163i bk15: 212016a 12612190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819100
Row_Buffer_Locality_read = 0.834834
Row_Buffer_Locality_write = 0.423983
Bank_Level_Parallism = 5.882995
Bank_Level_Parallism_Col = 4.569838
Bank_Level_Parallism_Ready = 2.266657
write_to_read_ratio_blp_rw_average = 0.214020
GrpLevelPara = 2.957762 

BW Util details:
bwutil = 0.799238 
total_CMD = 19247721 
util_bw = 15383508 
Wasted_Col = 2899089 
Wasted_Row = 283759 
Idle = 681365 

BW Util Bottlenecks: 
RCDc_limit = 2915501 
RCDWRc_limit = 279150 
WTRc_limit = 1597588 
RTWc_limit = 2851495 
CCDLc_limit = 1569344 
rwq = 0 
CCDLc_limit_alone = 1247086 
WTRc_limit_alone = 1504239 
RTWc_limit_alone = 2622586 

Commands details: 
total_CMD = 19247721 
n_nop = 14236412 
Read = 3395484 
Write = 0 
L2_Alloc = 0 
L2_WB = 450393 
n_act = 638712 
n_pre = 638696 
n_ref = 0 
n_req = 3530697 
total_req = 3845877 

Dual Bus Interface Util: 
issued_total_row = 1277408 
issued_total_col = 3845877 
Row_Bus_Util =  0.066367 
CoL_Bus_Util = 0.199809 
Either_Row_CoL_Bus_Util = 0.260359 
Issued_on_Two_Bus_Simul_Util = 0.005818 
issued_two_Eff = 0.022345 
queue_avg = 26.435244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.4352
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19247721 n_nop=14230997 n_act=640067 n_pre=640051 n_ref_event=0 n_req=3534091 n_rd=3398626 n_rd_L2_A=0 n_write=0 n_wr_bk=450372 bw_util=0.7999
n_activity=18750269 dram_eff=0.8211
bk0: 210686a 12877454i bk1: 210840a 12697768i bk2: 213629a 12561024i bk3: 213857a 12396751i bk4: 214717a 12476363i bk5: 212473a 12468614i bk6: 211568a 12767890i bk7: 212560a 12590514i bk8: 213085a 12722907i bk9: 213015a 12609251i bk10: 211847a 12846915i bk11: 212225a 12608567i bk12: 211763a 12845550i bk13: 212526a 12560152i bk14: 212013a 12692173i bk15: 211822a 12574758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818890
Row_Buffer_Locality_read = 0.834591
Row_Buffer_Locality_write = 0.424973
Bank_Level_Parallism = 5.889453
Bank_Level_Parallism_Col = 4.577619
Bank_Level_Parallism_Ready = 2.277346
write_to_read_ratio_blp_rw_average = 0.211379
GrpLevelPara = 2.963385 

BW Util details:
bwutil = 0.799887 
total_CMD = 19247721 
util_bw = 15395992 
Wasted_Col = 2877001 
Wasted_Row = 282985 
Idle = 691743 

BW Util Bottlenecks: 
RCDc_limit = 2908094 
RCDWRc_limit = 279927 
WTRc_limit = 1599473 
RTWc_limit = 2795646 
CCDLc_limit = 1538396 
rwq = 0 
CCDLc_limit_alone = 1224931 
WTRc_limit_alone = 1506855 
RTWc_limit_alone = 2574799 

Commands details: 
total_CMD = 19247721 
n_nop = 14230997 
Read = 3398626 
Write = 0 
L2_Alloc = 0 
L2_WB = 450372 
n_act = 640067 
n_pre = 640051 
n_ref = 0 
n_req = 3534091 
total_req = 3848998 

Dual Bus Interface Util: 
issued_total_row = 1280118 
issued_total_col = 3848998 
Row_Bus_Util =  0.066508 
CoL_Bus_Util = 0.199972 
Either_Row_CoL_Bus_Util = 0.260640 
Issued_on_Two_Bus_Simul_Util = 0.005839 
issued_two_Eff = 0.022403 
queue_avg = 26.545786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.5458
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19247721 n_nop=14228336 n_act=641570 n_pre=641554 n_ref_event=0 n_req=3534373 n_rd=3398810 n_rd_L2_A=0 n_write=0 n_wr_bk=450504 bw_util=0.8
n_activity=18760109 dram_eff=0.8207
bk0: 210405a 12831997i bk1: 211521a 12619515i bk2: 213058a 12557609i bk3: 213494a 12341225i bk4: 212194a 12628665i bk5: 213004a 12425099i bk6: 212324a 12693028i bk7: 214687a 12393443i bk8: 212975a 12660049i bk9: 213535a 12543372i bk10: 211694a 12765042i bk11: 211707a 12644438i bk12: 212215a 12722033i bk13: 212293a 12546840i bk14: 212037a 12702120i bk15: 211667a 12615625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818479
Row_Buffer_Locality_read = 0.834263
Row_Buffer_Locality_write = 0.422741
Bank_Level_Parallism = 5.919191
Bank_Level_Parallism_Col = 4.597204
Bank_Level_Parallism_Ready = 2.285453
write_to_read_ratio_blp_rw_average = 0.214280
GrpLevelPara = 2.965514 

BW Util details:
bwutil = 0.799952 
total_CMD = 19247721 
util_bw = 15397256 
Wasted_Col = 2887652 
Wasted_Row = 283570 
Idle = 679243 

BW Util Bottlenecks: 
RCDc_limit = 2912328 
RCDWRc_limit = 282545 
WTRc_limit = 1600733 
RTWc_limit = 2845963 
CCDLc_limit = 1552933 
rwq = 0 
CCDLc_limit_alone = 1230398 
WTRc_limit_alone = 1507565 
RTWc_limit_alone = 2616596 

Commands details: 
total_CMD = 19247721 
n_nop = 14228336 
Read = 3398810 
Write = 0 
L2_Alloc = 0 
L2_WB = 450504 
n_act = 641570 
n_pre = 641554 
n_ref = 0 
n_req = 3534373 
total_req = 3849314 

Dual Bus Interface Util: 
issued_total_row = 1283124 
issued_total_col = 3849314 
Row_Bus_Util =  0.066664 
CoL_Bus_Util = 0.199988 
Either_Row_CoL_Bus_Util = 0.260778 
Issued_on_Two_Bus_Simul_Util = 0.005874 
issued_two_Eff = 0.022523 
queue_avg = 26.713331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7133
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19247721 n_nop=14227796 n_act=641420 n_pre=641404 n_ref_event=0 n_req=3534673 n_rd=3398909 n_rd_L2_A=0 n_write=0 n_wr_bk=450800 bw_util=0.8
n_activity=18757363 dram_eff=0.8209
bk0: 210410a 12839477i bk1: 211499a 12594424i bk2: 213695a 12560368i bk3: 213847a 12375234i bk4: 212716a 12641228i bk5: 213263a 12402926i bk6: 214261a 12565599i bk7: 213580a 12512517i bk8: 212912a 12694186i bk9: 211782a 12679141i bk10: 212830a 12692502i bk11: 210870a 12726270i bk12: 211346a 12835010i bk13: 211111a 12663288i bk14: 211396a 12797319i bk15: 213391a 12505152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818537
Row_Buffer_Locality_read = 0.834332
Row_Buffer_Locality_write = 0.423109
Bank_Level_Parallism = 5.895259
Bank_Level_Parallism_Col = 4.571181
Bank_Level_Parallism_Ready = 2.267918
write_to_read_ratio_blp_rw_average = 0.212962
GrpLevelPara = 2.956300 

BW Util details:
bwutil = 0.800034 
total_CMD = 19247721 
util_bw = 15398836 
Wasted_Col = 2896138 
Wasted_Row = 276409 
Idle = 676338 

BW Util Bottlenecks: 
RCDc_limit = 2915600 
RCDWRc_limit = 282057 
WTRc_limit = 1601076 
RTWc_limit = 2824689 
CCDLc_limit = 1574884 
rwq = 0 
CCDLc_limit_alone = 1253949 
WTRc_limit_alone = 1507333 
RTWc_limit_alone = 2597497 

Commands details: 
total_CMD = 19247721 
n_nop = 14227796 
Read = 3398909 
Write = 0 
L2_Alloc = 0 
L2_WB = 450800 
n_act = 641420 
n_pre = 641404 
n_ref = 0 
n_req = 3534673 
total_req = 3849709 

Dual Bus Interface Util: 
issued_total_row = 1282824 
issued_total_col = 3849709 
Row_Bus_Util =  0.066648 
CoL_Bus_Util = 0.200009 
Either_Row_CoL_Bus_Util = 0.260806 
Issued_on_Two_Bus_Simul_Util = 0.005850 
issued_two_Eff = 0.022432 
queue_avg = 26.414354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.4144
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19247721 n_nop=14230982 n_act=639915 n_pre=639899 n_ref_event=0 n_req=3533883 n_rd=3398387 n_rd_L2_A=0 n_write=0 n_wr_bk=450304 bw_util=0.7998
n_activity=18761460 dram_eff=0.8206
bk0: 210952a 12836000i bk1: 212661a 12543051i bk2: 213620a 12576968i bk3: 213882a 12400737i bk4: 212433a 12619239i bk5: 213895a 12321018i bk6: 212799a 12635179i bk7: 214502a 12439545i bk8: 211383a 12798274i bk9: 211903a 12674766i bk10: 211764a 12833249i bk11: 213552a 12487131i bk12: 210240a 12902493i bk13: 211261a 12641234i bk14: 211548a 12767422i bk15: 211992a 12581972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818922
Row_Buffer_Locality_read = 0.834616
Row_Buffer_Locality_write = 0.425304
Bank_Level_Parallism = 5.898165
Bank_Level_Parallism_Col = 4.587835
Bank_Level_Parallism_Ready = 2.276699
write_to_read_ratio_blp_rw_average = 0.214033
GrpLevelPara = 2.962002 

BW Util details:
bwutil = 0.799823 
total_CMD = 19247721 
util_bw = 15394764 
Wasted_Col = 2896041 
Wasted_Row = 279310 
Idle = 677606 

BW Util Bottlenecks: 
RCDc_limit = 2907051 
RCDWRc_limit = 282239 
WTRc_limit = 1599376 
RTWc_limit = 2874858 
CCDLc_limit = 1555192 
rwq = 0 
CCDLc_limit_alone = 1231910 
WTRc_limit_alone = 1506129 
RTWc_limit_alone = 2644823 

Commands details: 
total_CMD = 19247721 
n_nop = 14230982 
Read = 3398387 
Write = 0 
L2_Alloc = 0 
L2_WB = 450304 
n_act = 639915 
n_pre = 639899 
n_ref = 0 
n_req = 3533883 
total_req = 3848691 

Dual Bus Interface Util: 
issued_total_row = 1279814 
issued_total_col = 3848691 
Row_Bus_Util =  0.066492 
CoL_Bus_Util = 0.199956 
Either_Row_CoL_Bus_Util = 0.260641 
Issued_on_Two_Bus_Simul_Util = 0.005807 
issued_two_Eff = 0.022279 
queue_avg = 26.587950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.5879
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19247721 n_nop=14219758 n_act=643386 n_pre=643370 n_ref_event=0 n_req=3540521 n_rd=3404828 n_rd_L2_A=0 n_write=0 n_wr_bk=450089 bw_util=0.8011
n_activity=18750579 dram_eff=0.8224
bk0: 211588a 12761348i bk1: 213100a 12487243i bk2: 214270a 12476893i bk3: 213158a 12400311i bk4: 212944a 12563458i bk5: 213217a 12392338i bk6: 214377a 12519703i bk7: 213453a 12525348i bk8: 213517a 12669322i bk9: 211659a 12746416i bk10: 213034a 12689261i bk11: 212962a 12506496i bk12: 211056a 12880001i bk13: 211414a 12611138i bk14: 212837a 12672662i bk15: 212242a 12596990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818282
Row_Buffer_Locality_read = 0.833916
Row_Buffer_Locality_write = 0.425976
Bank_Level_Parallism = 5.930342
Bank_Level_Parallism_Col = 4.605963
Bank_Level_Parallism_Ready = 2.282772
write_to_read_ratio_blp_rw_average = 0.212751
GrpLevelPara = 2.970923 

BW Util details:
bwutil = 0.801117 
total_CMD = 19247721 
util_bw = 15419668 
Wasted_Col = 2866343 
Wasted_Row = 277492 
Idle = 684218 

BW Util Bottlenecks: 
RCDc_limit = 2898870 
RCDWRc_limit = 279177 
WTRc_limit = 1618629 
RTWc_limit = 2810074 
CCDLc_limit = 1536766 
rwq = 0 
CCDLc_limit_alone = 1221297 
WTRc_limit_alone = 1525916 
RTWc_limit_alone = 2587318 

Commands details: 
total_CMD = 19247721 
n_nop = 14219758 
Read = 3404828 
Write = 0 
L2_Alloc = 0 
L2_WB = 450089 
n_act = 643386 
n_pre = 643370 
n_ref = 0 
n_req = 3540521 
total_req = 3854917 

Dual Bus Interface Util: 
issued_total_row = 1286756 
issued_total_col = 3854917 
Row_Bus_Util =  0.066852 
CoL_Bus_Util = 0.200279 
Either_Row_CoL_Bus_Util = 0.261224 
Issued_on_Two_Bus_Simul_Util = 0.005908 
issued_two_Eff = 0.022616 
queue_avg = 26.733604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7336
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19247721 n_nop=14224113 n_act=642090 n_pre=642074 n_ref_event=0 n_req=3538629 n_rd=3402966 n_rd_L2_A=0 n_write=0 n_wr_bk=450070 bw_util=0.8007
n_activity=18756104 dram_eff=0.8217
bk0: 213197a 12626939i bk1: 211411a 12667382i bk2: 213624a 12591137i bk3: 213503a 12430282i bk4: 212776a 12605622i bk5: 211709a 12544585i bk6: 213963a 12562833i bk7: 214664a 12402392i bk8: 213581a 12641488i bk9: 212490a 12595871i bk10: 212307a 12764144i bk11: 211571a 12662198i bk12: 211997a 12730726i bk13: 211995a 12570086i bk14: 212848a 12655585i bk15: 211330a 12645739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818551
Row_Buffer_Locality_read = 0.834108
Row_Buffer_Locality_write = 0.428304
Bank_Level_Parallism = 5.920183
Bank_Level_Parallism_Col = 4.594787
Bank_Level_Parallism_Ready = 2.283283
write_to_read_ratio_blp_rw_average = 0.213130
GrpLevelPara = 2.965297 

BW Util details:
bwutil = 0.800726 
total_CMD = 19247721 
util_bw = 15412144 
Wasted_Col = 2873934 
Wasted_Row = 278757 
Idle = 682886 

BW Util Bottlenecks: 
RCDc_limit = 2892436 
RCDWRc_limit = 278260 
WTRc_limit = 1593846 
RTWc_limit = 2838052 
CCDLc_limit = 1546219 
rwq = 0 
CCDLc_limit_alone = 1227789 
WTRc_limit_alone = 1501057 
RTWc_limit_alone = 2612411 

Commands details: 
total_CMD = 19247721 
n_nop = 14224113 
Read = 3402966 
Write = 0 
L2_Alloc = 0 
L2_WB = 450070 
n_act = 642090 
n_pre = 642074 
n_ref = 0 
n_req = 3538629 
total_req = 3853036 

Dual Bus Interface Util: 
issued_total_row = 1284164 
issued_total_col = 3853036 
Row_Bus_Util =  0.066718 
CoL_Bus_Util = 0.200181 
Either_Row_CoL_Bus_Util = 0.260998 
Issued_on_Two_Bus_Simul_Util = 0.005902 
issued_two_Eff = 0.022612 
queue_avg = 26.700615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7006

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2364495, Miss = 1700813, Miss_rate = 0.719, Pending_hits = 68134, Reservation_fails = 3422
L2_cache_bank[1]: Access = 2318270, Miss = 1702342, Miss_rate = 0.734, Pending_hits = 10986, Reservation_fails = 2248
L2_cache_bank[2]: Access = 2308778, Miss = 1701933, Miss_rate = 0.737, Pending_hits = 10889, Reservation_fails = 3341
L2_cache_bank[3]: Access = 2304216, Miss = 1701444, Miss_rate = 0.738, Pending_hits = 11129, Reservation_fails = 3779
L2_cache_bank[4]: Access = 2310523, Miss = 1701553, Miss_rate = 0.736, Pending_hits = 10991, Reservation_fails = 2813
L2_cache_bank[5]: Access = 2306693, Miss = 1700383, Miss_rate = 0.737, Pending_hits = 11240, Reservation_fails = 873
L2_cache_bank[6]: Access = 2311677, Miss = 1698659, Miss_rate = 0.735, Pending_hits = 10751, Reservation_fails = 2187
L2_cache_bank[7]: Access = 2375062, Miss = 1697385, Miss_rate = 0.715, Pending_hits = 11303, Reservation_fails = 1121
L2_cache_bank[8]: Access = 2357994, Miss = 1696631, Miss_rate = 0.720, Pending_hits = 68233, Reservation_fails = 2249
L2_cache_bank[9]: Access = 2322617, Miss = 1701098, Miss_rate = 0.732, Pending_hits = 11551, Reservation_fails = 3876
L2_cache_bank[10]: Access = 2310304, Miss = 1696759, Miss_rate = 0.734, Pending_hits = 11276, Reservation_fails = 2032
L2_cache_bank[11]: Access = 2302562, Miss = 1698730, Miss_rate = 0.738, Pending_hits = 10850, Reservation_fails = 2314
L2_cache_bank[12]: Access = 2306878, Miss = 1699310, Miss_rate = 0.737, Pending_hits = 10886, Reservation_fails = 1993
L2_cache_bank[13]: Access = 2305259, Miss = 1699321, Miss_rate = 0.737, Pending_hits = 10942, Reservation_fails = 1615
L2_cache_bank[14]: Access = 2311384, Miss = 1696907, Miss_rate = 0.734, Pending_hits = 11126, Reservation_fails = 2140
L2_cache_bank[15]: Access = 2385649, Miss = 1701908, Miss_rate = 0.713, Pending_hits = 11504, Reservation_fails = 2953
L2_cache_bank[16]: Access = 2357019, Miss = 1699567, Miss_rate = 0.721, Pending_hits = 67999, Reservation_fails = 1779
L2_cache_bank[17]: Access = 2323339, Miss = 1699345, Miss_rate = 0.731, Pending_hits = 11294, Reservation_fails = 2046
L2_cache_bank[18]: Access = 2898955, Miss = 1694757, Miss_rate = 0.585, Pending_hits = 10798, Reservation_fails = 2260
L2_cache_bank[19]: Access = 2311958, Miss = 1703649, Miss_rate = 0.737, Pending_hits = 11325, Reservation_fails = 2045
L2_cache_bank[20]: Access = 2308108, Miss = 1703625, Miss_rate = 0.738, Pending_hits = 11217, Reservation_fails = 2709
L2_cache_bank[21]: Access = 2307434, Miss = 1701207, Miss_rate = 0.737, Pending_hits = 11043, Reservation_fails = 2740
L2_cache_bank[22]: Access = 2315660, Miss = 1704295, Miss_rate = 0.736, Pending_hits = 10918, Reservation_fails = 3261
L2_cache_bank[23]: Access = 2376277, Miss = 1698674, Miss_rate = 0.715, Pending_hits = 11320, Reservation_fails = 3072
L2_total_cache_accesses = 56401111
L2_total_cache_misses = 40800295
L2_total_cache_miss_rate = 0.7234
L2_total_cache_pending_hits = 437705
L2_total_cache_reservation_fails = 58868
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3737594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 437705
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12838338
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 58868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 27961892
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 437705
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11425517
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44975529
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11425582
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1136
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 57729
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.227

icnt_total_pkts_mem_to_simt=56401111
icnt_total_pkts_simt_to_mem=56401111
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 56401111
Req_Network_cycles = 7505550
Req_Network_injected_packets_per_cycle =       7.5146 
Req_Network_conflicts_per_cycle =       2.5598
Req_Network_conflicts_per_cycle_util =       2.5937
Req_Bank_Level_Parallism =       7.6142
Req_Network_in_buffer_full_per_cycle =       0.0004
Req_Network_in_buffer_avg_util =       5.3401
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4328

Reply_Network_injected_packets_num = 56401111
Reply_Network_cycles = 7505550
Reply_Network_injected_packets_per_cycle =        7.5146
Reply_Network_conflicts_per_cycle =        6.7937
Reply_Network_conflicts_per_cycle_util =       6.8784
Reply_Bank_Level_Parallism =       7.6083
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.8461
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2505
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 22 hrs, 42 min, 35 sec (81755 sec)
gpgpu_simulation_rate = 48043 (inst/sec)
gpgpu_simulation_rate = 91 (cycle/sec)
gpgpu_silicon_slowdown = 15000000x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 7.
	runtime [cuda_base] = 81713495.029000 ms.
Verifying...
	runtime [serial] = 965.854000 ms.
Correct
GPGPU-Sim: *** exit detected ***
