
TP_RMS_METER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007624  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000664  080077c8  080077c8  000177c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e2c  08007e2c  0002020c  2**0
                  CONTENTS
  4 .ARM          00000008  08007e2c  08007e2c  00017e2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007e34  08007e34  0002020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e34  08007e34  00017e34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007e38  08007e38  00017e38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  08007e3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000164  2000020c  08008048  0002020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000370  08008048  00020370  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011a06  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028de  00000000  00000000  00031c42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ee8  00000000  00000000  00034520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000dc0  00000000  00000000  00035408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019d5a  00000000  00000000  000361c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013b40  00000000  00000000  0004ff22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c5f4  00000000  00000000  00063a62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00100056  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f28  00000000  00000000  001000a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000020c 	.word	0x2000020c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080077ac 	.word	0x080077ac

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000210 	.word	0x20000210
 80001dc:	080077ac 	.word	0x080077ac

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <initSuccessful>:
 * @brief:  Prints the current ADC configuration parameters
 * @param1: UartHandle pointer to the UART_Handle structure
 * @retval: none
 */
static void initSuccessful(uint8_t bits)
{
 8000f5c:	b5b0      	push	{r4, r5, r7, lr}
 8000f5e:	b08a      	sub	sp, #40	; 0x28
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	71fb      	strb	r3, [r7, #7]
	 * with the numerical value of the bits. The function uartSendString sends the messages over the UART.
	 */

	char smsPar[MAX_LEN_SMS];

	memset(smsPar,'\0',sizeof(smsPar));
 8000f66:	f107 0308 	add.w	r3, r7, #8
 8000f6a:	221e      	movs	r2, #30
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f003 fc52 	bl	8004818 <memset>
	strcat(smsPar,"*******ADC parameters********\r\n");
 8000f74:	f107 0308 	add.w	r3, r7, #8
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f7ff f931 	bl	80001e0 <strlen>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	461a      	mov	r2, r3
 8000f82:	f107 0308 	add.w	r3, r7, #8
 8000f86:	4413      	add	r3, r2
 8000f88:	4a4d      	ldr	r2, [pc, #308]	; (80010c0 <initSuccessful+0x164>)
 8000f8a:	461c      	mov	r4, r3
 8000f8c:	4615      	mov	r5, r2
 8000f8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f90:	6020      	str	r0, [r4, #0]
 8000f92:	6061      	str	r1, [r4, #4]
 8000f94:	60a2      	str	r2, [r4, #8]
 8000f96:	60e3      	str	r3, [r4, #12]
 8000f98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f9a:	6120      	str	r0, [r4, #16]
 8000f9c:	6161      	str	r1, [r4, #20]
 8000f9e:	61a2      	str	r2, [r4, #24]
 8000fa0:	61e3      	str	r3, [r4, #28]
	uartSendString(UartHandleAPI,(uint8_t *)smsPar);
 8000fa2:	4b48      	ldr	r3, [pc, #288]	; (80010c4 <initSuccessful+0x168>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f107 0208 	add.w	r2, r7, #8
 8000faa:	4611      	mov	r1, r2
 8000fac:	4618      	mov	r0, r3
 8000fae:	f000 fd4b 	bl	8001a48 <uartSendString>

	memset(smsPar,'\0',sizeof(smsPar));
 8000fb2:	f107 0308 	add.w	r3, r7, #8
 8000fb6:	221e      	movs	r2, #30
 8000fb8:	2100      	movs	r1, #0
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f003 fc2c 	bl	8004818 <memset>
	sprintf(smsPar," Resolution: %2u\r\n",bits);
 8000fc0:	79fa      	ldrb	r2, [r7, #7]
 8000fc2:	f107 0308 	add.w	r3, r7, #8
 8000fc6:	4940      	ldr	r1, [pc, #256]	; (80010c8 <initSuccessful+0x16c>)
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f004 f897 	bl	80050fc <siprintf>
	uartSendString(UartHandleAPI,(uint8_t *)smsPar);
 8000fce:	4b3d      	ldr	r3, [pc, #244]	; (80010c4 <initSuccessful+0x168>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f107 0208 	add.w	r2, r7, #8
 8000fd6:	4611      	mov	r1, r2
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f000 fd35 	bl	8001a48 <uartSendString>

	memset(smsPar,'\0',sizeof(smsPar));
 8000fde:	f107 0308 	add.w	r3, r7, #8
 8000fe2:	221e      	movs	r2, #30
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f003 fc16 	bl	8004818 <memset>
	strcat(smsPar," Channel: 1\r\n");
 8000fec:	f107 0308 	add.w	r3, r7, #8
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff f8f5 	bl	80001e0 <strlen>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	f107 0308 	add.w	r3, r7, #8
 8000ffe:	4413      	add	r3, r2
 8001000:	4a32      	ldr	r2, [pc, #200]	; (80010cc <initSuccessful+0x170>)
 8001002:	461c      	mov	r4, r3
 8001004:	4613      	mov	r3, r2
 8001006:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001008:	6020      	str	r0, [r4, #0]
 800100a:	6061      	str	r1, [r4, #4]
 800100c:	60a2      	str	r2, [r4, #8]
 800100e:	881b      	ldrh	r3, [r3, #0]
 8001010:	81a3      	strh	r3, [r4, #12]
	uartSendString(UartHandleAPI,(uint8_t *)smsPar);
 8001012:	4b2c      	ldr	r3, [pc, #176]	; (80010c4 <initSuccessful+0x168>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f107 0208 	add.w	r2, r7, #8
 800101a:	4611      	mov	r1, r2
 800101c:	4618      	mov	r0, r3
 800101e:	f000 fd13 	bl	8001a48 <uartSendString>

	memset(smsPar,'\0',sizeof(smsPar));
 8001022:	f107 0308 	add.w	r3, r7, #8
 8001026:	221e      	movs	r2, #30
 8001028:	2100      	movs	r1, #0
 800102a:	4618      	mov	r0, r3
 800102c:	f003 fbf4 	bl	8004818 <memset>
	strcat(smsPar," Clock: 30MHZ\r\n");
 8001030:	f107 0308 	add.w	r3, r7, #8
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff f8d3 	bl	80001e0 <strlen>
 800103a:	4603      	mov	r3, r0
 800103c:	461a      	mov	r2, r3
 800103e:	f107 0308 	add.w	r3, r7, #8
 8001042:	4413      	add	r3, r2
 8001044:	4a22      	ldr	r2, [pc, #136]	; (80010d0 <initSuccessful+0x174>)
 8001046:	461c      	mov	r4, r3
 8001048:	4615      	mov	r5, r2
 800104a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800104c:	6020      	str	r0, [r4, #0]
 800104e:	6061      	str	r1, [r4, #4]
 8001050:	60a2      	str	r2, [r4, #8]
 8001052:	60e3      	str	r3, [r4, #12]
	uartSendString(UartHandleAPI,(uint8_t *)smsPar);
 8001054:	4b1b      	ldr	r3, [pc, #108]	; (80010c4 <initSuccessful+0x168>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f107 0208 	add.w	r2, r7, #8
 800105c:	4611      	mov	r1, r2
 800105e:	4618      	mov	r0, r3
 8001060:	f000 fcf2 	bl	8001a48 <uartSendString>

	memset(smsPar,'\0',sizeof(smsPar));
 8001064:	f107 0308 	add.w	r3, r7, #8
 8001068:	221e      	movs	r2, #30
 800106a:	2100      	movs	r1, #0
 800106c:	4618      	mov	r0, r3
 800106e:	f003 fbd3 	bl	8004818 <memset>
	strcat(smsPar,"****************************\r\n");
 8001072:	f107 0308 	add.w	r3, r7, #8
 8001076:	4618      	mov	r0, r3
 8001078:	f7ff f8b2 	bl	80001e0 <strlen>
 800107c:	4603      	mov	r3, r0
 800107e:	461a      	mov	r2, r3
 8001080:	f107 0308 	add.w	r3, r7, #8
 8001084:	4413      	add	r3, r2
 8001086:	4a13      	ldr	r2, [pc, #76]	; (80010d4 <initSuccessful+0x178>)
 8001088:	461d      	mov	r5, r3
 800108a:	4614      	mov	r4, r2
 800108c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800108e:	6028      	str	r0, [r5, #0]
 8001090:	6069      	str	r1, [r5, #4]
 8001092:	60aa      	str	r2, [r5, #8]
 8001094:	60eb      	str	r3, [r5, #12]
 8001096:	cc07      	ldmia	r4!, {r0, r1, r2}
 8001098:	6128      	str	r0, [r5, #16]
 800109a:	6169      	str	r1, [r5, #20]
 800109c:	61aa      	str	r2, [r5, #24]
 800109e:	8823      	ldrh	r3, [r4, #0]
 80010a0:	78a2      	ldrb	r2, [r4, #2]
 80010a2:	83ab      	strh	r3, [r5, #28]
 80010a4:	4613      	mov	r3, r2
 80010a6:	77ab      	strb	r3, [r5, #30]
	uartSendString(UartHandleAPI,(uint8_t *)smsPar);
 80010a8:	4b06      	ldr	r3, [pc, #24]	; (80010c4 <initSuccessful+0x168>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f107 0208 	add.w	r2, r7, #8
 80010b0:	4611      	mov	r1, r2
 80010b2:	4618      	mov	r0, r3
 80010b4:	f000 fcc8 	bl	8001a48 <uartSendString>
}
 80010b8:	bf00      	nop
 80010ba:	3728      	adds	r7, #40	; 0x28
 80010bc:	46bd      	mov	sp, r7
 80010be:	bdb0      	pop	{r4, r5, r7, pc}
 80010c0:	080077c8 	.word	0x080077c8
 80010c4:	20000234 	.word	0x20000234
 80010c8:	080077e8 	.word	0x080077e8
 80010cc:	080077fc 	.word	0x080077fc
 80010d0:	0800780c 	.word	0x0800780c
 80010d4:	0800781c 	.word	0x0800781c

080010d8 <adcInit>:
 * @param2: bit resolution of converter
 * @param3: UartHandle pointer to the UART_HandleTypeDef structure
 * @retval: Boolean value. If the module initializes of successful form: true, otherwise: false
 */
bool_t adcInit(ADC_HandleTypeDef *ADCHandle, uint8_t bits,UART_HandleTypeDef *UARTHandle)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b08a      	sub	sp, #40	; 0x28
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	460b      	mov	r3, r1
 80010e2:	607a      	str	r2, [r7, #4]
 80010e4:	72fb      	strb	r3, [r7, #11]
	bool_t configStatus=UNSUCCESSFUL;
 80010e6:	2300      	movs	r3, #0
 80010e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	ADC_ChannelConfTypeDef sConfig = {0};
 80010ec:	f107 0314 	add.w	r3, r7, #20
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]

	if (UARTHandle != NULL && ADCHandle != NULL)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	f000 8089 	beq.w	8001214 <adcInit+0x13c>
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	2b00      	cmp	r3, #0
 8001106:	f000 8085 	beq.w	8001214 <adcInit+0x13c>
	{
		UartHandleAPI = UARTHandle;
 800110a:	4a45      	ldr	r2, [pc, #276]	; (8001220 <adcInit+0x148>)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6013      	str	r3, [r2, #0]
		 *  3.Data Alignment
		 *  4.Number of conversion)
		 *  Note: The maximum ADC conversion clock frequency is 36MHz (page 113 - STM32F411 datasheet).
		 *  Since the peripheral clock is 60MHz, that is why a divider of value 2 is selected.
		 **************************************************************************************************/
		ADCHandle->Instance = ADC1;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	4a44      	ldr	r2, [pc, #272]	; (8001224 <adcInit+0x14c>)
 8001114:	601a      	str	r2, [r3, #0]
		ADCHandle->Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	2200      	movs	r2, #0
 800111a:	605a      	str	r2, [r3, #4]

		switch(bits)
 800111c:	7afb      	ldrb	r3, [r7, #11]
 800111e:	2b0c      	cmp	r3, #12
 8001120:	d01d      	beq.n	800115e <adcInit+0x86>
 8001122:	2b0c      	cmp	r3, #12
 8001124:	dc26      	bgt.n	8001174 <adcInit+0x9c>
 8001126:	2b08      	cmp	r3, #8
 8001128:	d002      	beq.n	8001130 <adcInit+0x58>
 800112a:	2b0a      	cmp	r3, #10
 800112c:	d00b      	beq.n	8001146 <adcInit+0x6e>
 800112e:	e021      	b.n	8001174 <adcInit+0x9c>
		{
		case 8:
			ADCHandle->Init.Resolution = ADC_RESOLUTION_8B;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001136:	609a      	str	r2, [r3, #8]
			factorN2V = FACT_CONV_N2V_8B;
 8001138:	4b3b      	ldr	r3, [pc, #236]	; (8001228 <adcInit+0x150>)
 800113a:	4a3c      	ldr	r2, [pc, #240]	; (800122c <adcInit+0x154>)
 800113c:	601a      	str	r2, [r3, #0]
			maxValueADC = MAX_VALUE_8B;
 800113e:	4b3c      	ldr	r3, [pc, #240]	; (8001230 <adcInit+0x158>)
 8001140:	22ff      	movs	r2, #255	; 0xff
 8001142:	801a      	strh	r2, [r3, #0]
			break;
 8001144:	e023      	b.n	800118e <adcInit+0xb6>

		case 10:
			ADCHandle->Init.Resolution = ADC_RESOLUTION_10B;
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800114c:	609a      	str	r2, [r3, #8]
			factorN2V = FACT_CONV_N2V_10B;
 800114e:	4b36      	ldr	r3, [pc, #216]	; (8001228 <adcInit+0x150>)
 8001150:	4a38      	ldr	r2, [pc, #224]	; (8001234 <adcInit+0x15c>)
 8001152:	601a      	str	r2, [r3, #0]
			maxValueADC = MAX_VALUE_10B;
 8001154:	4b36      	ldr	r3, [pc, #216]	; (8001230 <adcInit+0x158>)
 8001156:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800115a:	801a      	strh	r2, [r3, #0]
			break;
 800115c:	e017      	b.n	800118e <adcInit+0xb6>

		case 12:
			ADCHandle->Init.Resolution = ADC_RESOLUTION_12B;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	2200      	movs	r2, #0
 8001162:	609a      	str	r2, [r3, #8]
			factorN2V = FACT_CONV_N2V_12B;
 8001164:	4b30      	ldr	r3, [pc, #192]	; (8001228 <adcInit+0x150>)
 8001166:	4a34      	ldr	r2, [pc, #208]	; (8001238 <adcInit+0x160>)
 8001168:	601a      	str	r2, [r3, #0]
			maxValueADC = MAX_VALUE_12B;
 800116a:	4b31      	ldr	r3, [pc, #196]	; (8001230 <adcInit+0x158>)
 800116c:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001170:	801a      	strh	r2, [r3, #0]
			break;
 8001172:	e00c      	b.n	800118e <adcInit+0xb6>

		default:
			bits = MAX_RESOLUTION;
 8001174:	230c      	movs	r3, #12
 8001176:	72fb      	strb	r3, [r7, #11]
			ADCHandle->Init.Resolution = ADC_RESOLUTION_12B;
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	2200      	movs	r2, #0
 800117c:	609a      	str	r2, [r3, #8]
			factorN2V = FACT_CONV_N2V_12B;
 800117e:	4b2a      	ldr	r3, [pc, #168]	; (8001228 <adcInit+0x150>)
 8001180:	4a2d      	ldr	r2, [pc, #180]	; (8001238 <adcInit+0x160>)
 8001182:	601a      	str	r2, [r3, #0]
			maxValueADC = MAX_VALUE_12B;
 8001184:	4b2a      	ldr	r3, [pc, #168]	; (8001230 <adcInit+0x158>)
 8001186:	f640 72ff 	movw	r2, #4095	; 0xfff
 800118a:	801a      	strh	r2, [r3, #0]
			break;
 800118c:	bf00      	nop
		}

		ADCHandle->Init.ScanConvMode = DISABLE;
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	2200      	movs	r2, #0
 8001192:	611a      	str	r2, [r3, #16]
		ADCHandle->Init.ContinuousConvMode = DISABLE;
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	2200      	movs	r2, #0
 8001198:	761a      	strb	r2, [r3, #24]
		ADCHandle->Init.DiscontinuousConvMode = DISABLE;
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	2200      	movs	r2, #0
 800119e:	f883 2020 	strb.w	r2, [r3, #32]
		ADCHandle->Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	2200      	movs	r2, #0
 80011a6:	62da      	str	r2, [r3, #44]	; 0x2c
		ADCHandle->Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	4a24      	ldr	r2, [pc, #144]	; (800123c <adcInit+0x164>)
 80011ac:	629a      	str	r2, [r3, #40]	; 0x28
		ADCHandle->Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	2200      	movs	r2, #0
 80011b2:	60da      	str	r2, [r3, #12]
		ADCHandle->Init.NbrOfConversion = 1;
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	2201      	movs	r2, #1
 80011b8:	61da      	str	r2, [r3, #28]
		ADCHandle->Init.DMAContinuousRequests = DISABLE;
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	2200      	movs	r2, #0
 80011be:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		ADCHandle->Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	2201      	movs	r2, #1
 80011c6:	615a      	str	r2, [r3, #20]

		/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
		 */
		sConfig.Channel = ADC_CHANNEL_1;
 80011c8:	2301      	movs	r3, #1
 80011ca:	617b      	str	r3, [r7, #20]
		sConfig.Rank = 1;
 80011cc:	2301      	movs	r3, #1
 80011ce:	61bb      	str	r3, [r7, #24]
		sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80011d0:	2300      	movs	r3, #0
 80011d2:	61fb      	str	r3, [r7, #28]

		if ((HAL_ADC_Init(ADCHandle) == HAL_OK) && (HAL_ADC_ConfigChannel(ADCHandle, &sConfig) == HAL_OK))
 80011d4:	68f8      	ldr	r0, [r7, #12]
 80011d6:	f000 ff21 	bl	800201c <HAL_ADC_Init>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d110      	bne.n	8001202 <adcInit+0x12a>
 80011e0:	f107 0314 	add.w	r3, r7, #20
 80011e4:	4619      	mov	r1, r3
 80011e6:	68f8      	ldr	r0, [r7, #12]
 80011e8:	f001 f8a8 	bl	800233c <HAL_ADC_ConfigChannel>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d107      	bne.n	8001202 <adcInit+0x12a>
		{	configStatus = SUCCESSFUL;
 80011f2:	2301      	movs	r3, #1
 80011f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		initSuccessful(bits);	//call routine to print the configuration parameters
 80011f8:	7afb      	ldrb	r3, [r7, #11]
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff feae 	bl	8000f5c <initSuccessful>
 8001200:	e008      	b.n	8001214 <adcInit+0x13c>
		}
		else
		{
			configStatus = UNSUCCESSFUL;
 8001202:	2300      	movs	r3, #0
 8001204:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			uartSendString(UartHandleAPI,(uint8_t *)"Failed to initialize ADC module\r\n");
 8001208:	4b05      	ldr	r3, [pc, #20]	; (8001220 <adcInit+0x148>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	490c      	ldr	r1, [pc, #48]	; (8001240 <adcInit+0x168>)
 800120e:	4618      	mov	r0, r3
 8001210:	f000 fc1a 	bl	8001a48 <uartSendString>
		}

	}

	return configStatus;
 8001214:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001218:	4618      	mov	r0, r3
 800121a:	3728      	adds	r7, #40	; 0x28
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	20000234 	.word	0x20000234
 8001224:	40012000 	.word	0x40012000
 8001228:	2000022c 	.word	0x2000022c
 800122c:	3c54073a 	.word	0x3c54073a
 8001230:	20000230 	.word	0x20000230
 8001234:	3b53680b 	.word	0x3b53680b
 8001238:	3a533332 	.word	0x3a533332
 800123c:	0f000001 	.word	0x0f000001
 8001240:	0800783c 	.word	0x0800783c

08001244 <adcConversion>:
 * @brief:  Performs reading of analog channel by polling method
 * @param1: ADCHandle pointer to the ADC_HandleTypeDef structure
 * @retval: 2-byte unsigned integer value corresponding to the conversion value on the selected channel
 */
uint16_t adcConversion(ADC_HandleTypeDef *ADCHandle)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
	if(ADCHandle != NULL)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d019      	beq.n	8001286 <adcConversion+0x42>
	{
		HAL_ADC_Start(ADCHandle);
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	f000 ff26 	bl	80020a4 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(ADCHandle, HAL_MAX_DELAY);
 8001258:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	f000 ffd5 	bl	800220c <HAL_ADC_PollForConversion>
		adc_value = HAL_ADC_GetValue(ADCHandle);
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f001 f85d 	bl	8002322 <HAL_ADC_GetValue>
 8001268:	4603      	mov	r3, r0
 800126a:	b29a      	uxth	r2, r3
 800126c:	4b0a      	ldr	r3, [pc, #40]	; (8001298 <adcConversion+0x54>)
 800126e:	801a      	strh	r2, [r3, #0]

		/*Validate that the conversion value is within the allowed range according to the selected resolution.*/
		if (adc_value > maxValueADC)
 8001270:	4b09      	ldr	r3, [pc, #36]	; (8001298 <adcConversion+0x54>)
 8001272:	881a      	ldrh	r2, [r3, #0]
 8001274:	4b09      	ldr	r3, [pc, #36]	; (800129c <adcConversion+0x58>)
 8001276:	881b      	ldrh	r3, [r3, #0]
 8001278:	429a      	cmp	r2, r3
 800127a:	d907      	bls.n	800128c <adcConversion+0x48>
			adc_value = maxValueADC;
 800127c:	4b07      	ldr	r3, [pc, #28]	; (800129c <adcConversion+0x58>)
 800127e:	881a      	ldrh	r2, [r3, #0]
 8001280:	4b05      	ldr	r3, [pc, #20]	; (8001298 <adcConversion+0x54>)
 8001282:	801a      	strh	r2, [r3, #0]
 8001284:	e002      	b.n	800128c <adcConversion+0x48>
	}
	else
		adc_value = 0;
 8001286:	4b04      	ldr	r3, [pc, #16]	; (8001298 <adcConversion+0x54>)
 8001288:	2200      	movs	r2, #0
 800128a:	801a      	strh	r2, [r3, #0]

	return adc_value;
 800128c:	4b02      	ldr	r3, [pc, #8]	; (8001298 <adcConversion+0x54>)
 800128e:	881b      	ldrh	r3, [r3, #0]
}
 8001290:	4618      	mov	r0, r3
 8001292:	3708      	adds	r7, #8
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	20000228 	.word	0x20000228
 800129c:	20000230 	.word	0x20000230

080012a0 <debounceFSM_init>:
  * @brief  Initializes the FSM with the initial state of the button and delay for anti-rebound
  * @param  None
  * @retval None
  */
void debounceFSM_init()
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
	fsmButtonState = BUTTON_UP;				//initial state FSM
 80012a4:	4b04      	ldr	r3, [pc, #16]	; (80012b8 <debounceFSM_init+0x18>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	701a      	strb	r2, [r3, #0]
	delayInit(&delayNbLED,DEBOUNCE_DELAY);	//initialize structure to implement a delay of 40ms
 80012aa:	2128      	movs	r1, #40	; 0x28
 80012ac:	4803      	ldr	r0, [pc, #12]	; (80012bc <debounceFSM_init+0x1c>)
 80012ae:	f000 f8a2 	bl	80013f6 <delayInit>
}
 80012b2:	bf00      	nop
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	20000238 	.word	0x20000238
 80012bc:	2000023c 	.word	0x2000023c

080012c0 <debounceFSM_update>:
  * 		 by triggering events buttonPressed y buttonReleased
  * @param:  None
  * @retval: None
  */
void debounceFSM_update()
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
	switch (fsmButtonState)
 80012c4:	4b32      	ldr	r3, [pc, #200]	; (8001390 <debounceFSM_update+0xd0>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	2b03      	cmp	r3, #3
 80012ca:	d855      	bhi.n	8001378 <debounceFSM_update+0xb8>
 80012cc:	a201      	add	r2, pc, #4	; (adr r2, 80012d4 <debounceFSM_update+0x14>)
 80012ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012d2:	bf00      	nop
 80012d4:	080012e5 	.word	0x080012e5
 80012d8:	080012ff 	.word	0x080012ff
 80012dc:	08001331 	.word	0x08001331
 80012e0:	0800134b 	.word	0x0800134b
	{
		case BUTTON_UP:	//initial state
			if(!BSP_PB_GetState(BUTTON_USER))
 80012e4:	2000      	movs	r0, #0
 80012e6:	f000 fd05 	bl	8001cf4 <BSP_PB_GetState>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d146      	bne.n	800137e <debounceFSM_update+0xbe>
			{
				fsmButtonState = BUTTON_FALLING;	//falling edge detected
 80012f0:	4b27      	ldr	r3, [pc, #156]	; (8001390 <debounceFSM_update+0xd0>)
 80012f2:	2201      	movs	r2, #1
 80012f4:	701a      	strb	r2, [r3, #0]
				delayRead(&delayNbLED);				//initialize delay
 80012f6:	4827      	ldr	r0, [pc, #156]	; (8001394 <debounceFSM_update+0xd4>)
 80012f8:	f000 f899 	bl	800142e <delayRead>
			}
			break;
 80012fc:	e03f      	b.n	800137e <debounceFSM_update+0xbe>

		case BUTTON_FALLING:
			if(delayRead(&delayNbLED))	// check if the anti-rebound delay has expired
 80012fe:	4825      	ldr	r0, [pc, #148]	; (8001394 <debounceFSM_update+0xd4>)
 8001300:	f000 f895 	bl	800142e <delayRead>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d03b      	beq.n	8001382 <debounceFSM_update+0xc2>
			{
				if(!BSP_PB_GetState(BUTTON_USER))	//new reading to check if the button was pressed
 800130a:	2000      	movs	r0, #0
 800130c:	f000 fcf2 	bl	8001cf4 <BSP_PB_GetState>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d108      	bne.n	8001328 <debounceFSM_update+0x68>
				{
					fsmButtonState = BUTTON_DOWN;
 8001316:	4b1e      	ldr	r3, [pc, #120]	; (8001390 <debounceFSM_update+0xd0>)
 8001318:	2202      	movs	r2, #2
 800131a:	701a      	strb	r2, [r3, #0]
					flagFallingEdge = true;
 800131c:	4b1e      	ldr	r3, [pc, #120]	; (8001398 <debounceFSM_update+0xd8>)
 800131e:	2201      	movs	r2, #1
 8001320:	701a      	strb	r2, [r3, #0]
					buttonPressed();	//valid button press -> call to button pressed event
 8001322:	f000 f83d 	bl	80013a0 <buttonPressed>
				}
				else
					fsmButtonState = BUTTON_UP;	// button is not pressed, return to initial state
			}
			break;
 8001326:	e02c      	b.n	8001382 <debounceFSM_update+0xc2>
					fsmButtonState = BUTTON_UP;	// button is not pressed, return to initial state
 8001328:	4b19      	ldr	r3, [pc, #100]	; (8001390 <debounceFSM_update+0xd0>)
 800132a:	2200      	movs	r2, #0
 800132c:	701a      	strb	r2, [r3, #0]
			break;
 800132e:	e028      	b.n	8001382 <debounceFSM_update+0xc2>

		case BUTTON_DOWN:
			if(BSP_PB_GetState(BUTTON_USER))
 8001330:	2000      	movs	r0, #0
 8001332:	f000 fcdf 	bl	8001cf4 <BSP_PB_GetState>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d024      	beq.n	8001386 <debounceFSM_update+0xc6>
			{
				fsmButtonState = BUTTON_RAISING;	//rising edge detected
 800133c:	4b14      	ldr	r3, [pc, #80]	; (8001390 <debounceFSM_update+0xd0>)
 800133e:	2203      	movs	r2, #3
 8001340:	701a      	strb	r2, [r3, #0]
				delayRead(&delayNbLED);				//initialize delay
 8001342:	4814      	ldr	r0, [pc, #80]	; (8001394 <debounceFSM_update+0xd4>)
 8001344:	f000 f873 	bl	800142e <delayRead>
			}
			break;
 8001348:	e01d      	b.n	8001386 <debounceFSM_update+0xc6>

		case BUTTON_RAISING:
			if(delayRead(&delayNbLED))	// check if the anti-rebound delay has expired
 800134a:	4812      	ldr	r0, [pc, #72]	; (8001394 <debounceFSM_update+0xd4>)
 800134c:	f000 f86f 	bl	800142e <delayRead>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d019      	beq.n	800138a <debounceFSM_update+0xca>
			{
				if(BSP_PB_GetState(BUTTON_USER))	//new reading to check if the button is not pressed
 8001356:	2000      	movs	r0, #0
 8001358:	f000 fccc 	bl	8001cf4 <BSP_PB_GetState>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d006      	beq.n	8001370 <debounceFSM_update+0xb0>
				{
					fsmButtonState = BUTTON_UP;
 8001362:	4b0b      	ldr	r3, [pc, #44]	; (8001390 <debounceFSM_update+0xd0>)
 8001364:	2200      	movs	r2, #0
 8001366:	701a      	strb	r2, [r3, #0]
					flagRaisingEdge = true;
 8001368:	4b0c      	ldr	r3, [pc, #48]	; (800139c <debounceFSM_update+0xdc>)
 800136a:	2201      	movs	r2, #1
 800136c:	701a      	strb	r2, [r3, #0]
				}
				else
					fsmButtonState = BUTTON_DOWN; // button still pressed, return to button down state
			}
			break;
 800136e:	e00c      	b.n	800138a <debounceFSM_update+0xca>
					fsmButtonState = BUTTON_DOWN; // button still pressed, return to button down state
 8001370:	4b07      	ldr	r3, [pc, #28]	; (8001390 <debounceFSM_update+0xd0>)
 8001372:	2202      	movs	r2, #2
 8001374:	701a      	strb	r2, [r3, #0]
			break;
 8001376:	e008      	b.n	800138a <debounceFSM_update+0xca>

		default:
			errorFSM();
 8001378:	f000 f836 	bl	80013e8 <errorFSM>
			break;
 800137c:	e006      	b.n	800138c <debounceFSM_update+0xcc>
			break;
 800137e:	bf00      	nop
 8001380:	e004      	b.n	800138c <debounceFSM_update+0xcc>
			break;
 8001382:	bf00      	nop
 8001384:	e002      	b.n	800138c <debounceFSM_update+0xcc>
			break;
 8001386:	bf00      	nop
 8001388:	e000      	b.n	800138c <debounceFSM_update+0xcc>
			break;
 800138a:	bf00      	nop
	}
}
 800138c:	bf00      	nop
 800138e:	bd80      	pop	{r7, pc}
 8001390:	20000238 	.word	0x20000238
 8001394:	2000023c 	.word	0x2000023c
 8001398:	20000249 	.word	0x20000249
 800139c:	2000024a 	.word	0x2000024a

080013a0 <buttonPressed>:
  * @brief  Event generated when validating that the button is pressed.
  * @param  None
  * @retval None
  */
void buttonPressed()
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
	keyPressed = true;
 80013a4:	4b03      	ldr	r3, [pc, #12]	; (80013b4 <buttonPressed+0x14>)
 80013a6:	2201      	movs	r2, #1
 80013a8:	701a      	strb	r2, [r3, #0]
}
 80013aa:	bf00      	nop
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr
 80013b4:	20000248 	.word	0x20000248

080013b8 <readKey>:
  * @brief  Function for return state of Key
  * @param  None
  * @retval True: If key is pressed or False: If key is not pressed
  */
bool_t readKey()
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
	bool_t keyPressedAux = false;
 80013be:	2300      	movs	r3, #0
 80013c0:	71fb      	strb	r3, [r7, #7]

	if(keyPressed)
 80013c2:	4b08      	ldr	r3, [pc, #32]	; (80013e4 <readKey+0x2c>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d004      	beq.n	80013d4 <readKey+0x1c>
	{
		keyPressedAux = true;
 80013ca:	2301      	movs	r3, #1
 80013cc:	71fb      	strb	r3, [r7, #7]
		keyPressed = false;
 80013ce:	4b05      	ldr	r3, [pc, #20]	; (80013e4 <readKey+0x2c>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	701a      	strb	r2, [r3, #0]
	}

	return keyPressedAux;
 80013d4:	79fb      	ldrb	r3, [r7, #7]
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	370c      	adds	r7, #12
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	20000248 	.word	0x20000248

080013e8 <errorFSM>:
  * @brief  Function for turn on LED2 if an error occurs in FSM
  * @param  None
  * @retval NOne
  */
void errorFSM()
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
	BSP_LED_On(LED2);
 80013ec:	2002      	movs	r0, #2
 80013ee:	f000 fbf9 	bl	8001be4 <BSP_LED_On>
}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}

080013f6 <delayInit>:
 * @param1: delay pointer to the delay_t structure.
 * @param2: duration pointer to the tick_t structure.
 * @retval: none
 */
void delayInit( delay_t * delay, tick_t duration )
{
 80013f6:	b480      	push	{r7}
 80013f8:	b083      	sub	sp, #12
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]
 80013fe:	6039      	str	r1, [r7, #0]
	/*------------------------------- verification of parameters -------------------------*/
	if(duration > MAX_DELAY)	//check if the delay value is higher than the allowed value
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	f247 5230 	movw	r2, #30000	; 0x7530
 8001406:	4293      	cmp	r3, r2
 8001408:	d902      	bls.n	8001410 <delayInit+0x1a>
		duration = MAX_DELAY;
 800140a:	f247 5330 	movw	r3, #30000	; 0x7530
 800140e:	603b      	str	r3, [r7, #0]

	if(delay != NULL)			//verify if the address of the structure is valid
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d005      	beq.n	8001422 <delayInit+0x2c>
	{
		delay->running = false; 	// Initialize flag running
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2200      	movs	r2, #0
 800141a:	721a      	strb	r2, [r3, #8]
		delay->duration = duration;	// Load the initial value of the delay
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	683a      	ldr	r2, [r7, #0]
 8001420:	605a      	str	r2, [r3, #4]
	}
}
 8001422:	bf00      	nop
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr

0800142e <delayRead>:
 * 			When the time is expired, the running flag is changed to false.
 * @param1: delay pointer to the delay_t structure.
 * @retval: none
 */
bool_t delayRead( delay_t * delay )
{
 800142e:	b580      	push	{r7, lr}
 8001430:	b084      	sub	sp, #16
 8001432:	af00      	add	r7, sp, #0
 8001434:	6078      	str	r0, [r7, #4]
	bool toggleLed = false;	//flag to indicated when the led is to be toggle
 8001436:	2300      	movs	r3, #0
 8001438:	73fb      	strb	r3, [r7, #15]

	/*-------- check flag status to start delay calculation -------*/
	if(delay->running == false)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	7a1b      	ldrb	r3, [r3, #8]
 800143e:	f083 0301 	eor.w	r3, r3, #1
 8001442:	b2db      	uxtb	r3, r3
 8001444:	2b00      	cmp	r3, #0
 8001446:	d008      	beq.n	800145a <delayRead+0x2c>
	{
		delay->startTime = HAL_GetTick();	//initial timestamp
 8001448:	f000 fddc 	bl	8002004 <HAL_GetTick>
 800144c:	4602      	mov	r2, r0
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	601a      	str	r2, [r3, #0]
		delay->running = true;				// update flag running
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2201      	movs	r2, #1
 8001456:	721a      	strb	r2, [r3, #8]
 8001458:	e00e      	b.n	8001478 <delayRead+0x4a>
	}
	else
	{
		/*------------- check if the delay duration has been met ----------*/
		if((HAL_GetTick()-delay->startTime)>= delay->duration)
 800145a:	f000 fdd3 	bl	8002004 <HAL_GetTick>
 800145e:	4602      	mov	r2, r0
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	1ad2      	subs	r2, r2, r3
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	429a      	cmp	r2, r3
 800146c:	d304      	bcc.n	8001478 <delayRead+0x4a>
		{
			delay->running = false;	//reset flag of start
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2200      	movs	r2, #0
 8001472:	721a      	strb	r2, [r3, #8]
			toggleLed = true;	//returns true if the time has expired
 8001474:	2301      	movs	r3, #1
 8001476:	73fb      	strb	r3, [r7, #15]
		}
	}

	return toggleLed;
 8001478:	7bfb      	ldrb	r3, [r7, #15]
}
 800147a:	4618      	mov	r0, r3
 800147c:	3710      	adds	r7, #16
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
	...

08001484 <getSamples>:
 * @brief:  Routine for sample capture and calculation of SAL and CAL filters
 * 			This routine is called every 4.16ms when the timer overflow interrupt occurs.
 * @retval: none
 */
void getSamples()
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
	/* Prevent unused argument(s) compilation warning */
	BSP_TICK_On();	//interrupt entry
 8001488:	f000 fb94 	bl	8001bb4 <BSP_TICK_On>

	ik[k] = adcConversion(ADCHandleAPI);	//get sample
 800148c:	4b26      	ldr	r3, [pc, #152]	; (8001528 <getSamples+0xa4>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff fed7 	bl	8001244 <adcConversion>
 8001496:	4601      	mov	r1, r0
 8001498:	4b24      	ldr	r3, [pc, #144]	; (800152c <getSamples+0xa8>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	b2db      	uxtb	r3, r3
 800149e:	461a      	mov	r2, r3
 80014a0:	b289      	uxth	r1, r1
 80014a2:	4b23      	ldr	r3, [pc, #140]	; (8001530 <getSamples+0xac>)
 80014a4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	k++;	//increment counter
 80014a8:	4b20      	ldr	r3, [pc, #128]	; (800152c <getSamples+0xa8>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	3301      	adds	r3, #1
 80014b0:	b2da      	uxtb	r2, r3
 80014b2:	4b1e      	ldr	r3, [pc, #120]	; (800152c <getSamples+0xa8>)
 80014b4:	701a      	strb	r2, [r3, #0]

	/* We check if we have 4 samples to calculate SAL and CAL */
	if(SAMPLES == k)
 80014b6:	4b1d      	ldr	r3, [pc, #116]	; (800152c <getSamples+0xa8>)
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	2b04      	cmp	r3, #4
 80014be:	d12f      	bne.n	8001520 <getSamples+0x9c>
		/*********************************************************************************************************
		 * SAL and CAL filters
		 * The coefficients of these filters  are defined by the second and third one-dimensional Walsh function
		 * and are used to measure the phasor of the RMS current signal
		 *********************************************************************************************************/
		sal = ik[3] + ik[2] - ik[1] - ik[0];
 80014c0:	4b1b      	ldr	r3, [pc, #108]	; (8001530 <getSamples+0xac>)
 80014c2:	88db      	ldrh	r3, [r3, #6]
 80014c4:	b29a      	uxth	r2, r3
 80014c6:	4b1a      	ldr	r3, [pc, #104]	; (8001530 <getSamples+0xac>)
 80014c8:	889b      	ldrh	r3, [r3, #4]
 80014ca:	b29b      	uxth	r3, r3
 80014cc:	4413      	add	r3, r2
 80014ce:	b29a      	uxth	r2, r3
 80014d0:	4b17      	ldr	r3, [pc, #92]	; (8001530 <getSamples+0xac>)
 80014d2:	885b      	ldrh	r3, [r3, #2]
 80014d4:	b29b      	uxth	r3, r3
 80014d6:	1ad3      	subs	r3, r2, r3
 80014d8:	b29a      	uxth	r2, r3
 80014da:	4b15      	ldr	r3, [pc, #84]	; (8001530 <getSamples+0xac>)
 80014dc:	881b      	ldrh	r3, [r3, #0]
 80014de:	b29b      	uxth	r3, r3
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	b29b      	uxth	r3, r3
 80014e4:	b21a      	sxth	r2, r3
 80014e6:	4b13      	ldr	r3, [pc, #76]	; (8001534 <getSamples+0xb0>)
 80014e8:	801a      	strh	r2, [r3, #0]
		cal = ik[3] - ik[2] - ik[1] + ik[0];
 80014ea:	4b11      	ldr	r3, [pc, #68]	; (8001530 <getSamples+0xac>)
 80014ec:	88db      	ldrh	r3, [r3, #6]
 80014ee:	b29a      	uxth	r2, r3
 80014f0:	4b0f      	ldr	r3, [pc, #60]	; (8001530 <getSamples+0xac>)
 80014f2:	889b      	ldrh	r3, [r3, #4]
 80014f4:	b29b      	uxth	r3, r3
 80014f6:	1ad3      	subs	r3, r2, r3
 80014f8:	b29a      	uxth	r2, r3
 80014fa:	4b0d      	ldr	r3, [pc, #52]	; (8001530 <getSamples+0xac>)
 80014fc:	885b      	ldrh	r3, [r3, #2]
 80014fe:	b29b      	uxth	r3, r3
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	b29a      	uxth	r2, r3
 8001504:	4b0a      	ldr	r3, [pc, #40]	; (8001530 <getSamples+0xac>)
 8001506:	881b      	ldrh	r3, [r3, #0]
 8001508:	b29b      	uxth	r3, r3
 800150a:	4413      	add	r3, r2
 800150c:	b29b      	uxth	r3, r3
 800150e:	b21a      	sxth	r2, r3
 8001510:	4b09      	ldr	r3, [pc, #36]	; (8001538 <getSamples+0xb4>)
 8001512:	801a      	strh	r2, [r3, #0]
		flag_new_SC = true;	//set the flag to indicate if there is new SAL and CAL data
 8001514:	4b09      	ldr	r3, [pc, #36]	; (800153c <getSamples+0xb8>)
 8001516:	2201      	movs	r2, #1
 8001518:	701a      	strb	r2, [r3, #0]
		k = 0;	//reset counter
 800151a:	4b04      	ldr	r3, [pc, #16]	; (800152c <getSamples+0xa8>)
 800151c:	2200      	movs	r2, #0
 800151e:	701a      	strb	r2, [r3, #0]
	}

	BSP_TICK_Off();	//interrupt exit
 8001520:	f000 fb54 	bl	8001bcc <BSP_TICK_Off>
}
 8001524:	bf00      	nop
 8001526:	bd80      	pop	{r7, pc}
 8001528:	2000024c 	.word	0x2000024c
 800152c:	20000260 	.word	0x20000260
 8001530:	20000258 	.word	0x20000258
 8001534:	20000262 	.word	0x20000262
 8001538:	20000264 	.word	0x20000264
 800153c:	2000026a 	.word	0x2000026a

08001540 <rmsFSM_init>:
 * @param2: ADCHandle pointer to the ADC_HandleTypeDef structure
 * @param3: UARTHandle pointer to the UART_HandleTypeDef structure
 * @retval: None
 */
bool_t rmsFSM_init(TIM_HandleTypeDef *TMRHandle, ADC_HandleTypeDef *ADCHandle,  UART_HandleTypeDef *UARTHandle)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b086      	sub	sp, #24
 8001544:	af00      	add	r7, sp, #0
 8001546:	60f8      	str	r0, [r7, #12]
 8001548:	60b9      	str	r1, [r7, #8]
 800154a:	607a      	str	r2, [r7, #4]
	bool_t init=UNSUCCESSFUL;
 800154c:	2300      	movs	r3, #0
 800154e:	75fb      	strb	r3, [r7, #23]

	if (UARTHandle != NULL && ADCHandle != NULL && TMRHandle != NULL)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d01a      	beq.n	800158c <rmsFSM_init+0x4c>
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d017      	beq.n	800158c <rmsFSM_init+0x4c>
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d014      	beq.n	800158c <rmsFSM_init+0x4c>
	{
		meterFSMState = WAIT_FOR_NEW_SC;	//initial state of FSM
 8001562:	4b0e      	ldr	r3, [pc, #56]	; (800159c <rmsFSM_init+0x5c>)
 8001564:	2200      	movs	r2, #0
 8001566:	701a      	strb	r2, [r3, #0]
		flag_new_SC = false;
 8001568:	4b0d      	ldr	r3, [pc, #52]	; (80015a0 <rmsFSM_init+0x60>)
 800156a:	2200      	movs	r2, #0
 800156c:	701a      	strb	r2, [r3, #0]
		TMRHandleAPI = TMRHandle;
 800156e:	4a0d      	ldr	r2, [pc, #52]	; (80015a4 <rmsFSM_init+0x64>)
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	6013      	str	r3, [r2, #0]
		ADCHandleAPI = ADCHandle;
 8001574:	4a0c      	ldr	r2, [pc, #48]	; (80015a8 <rmsFSM_init+0x68>)
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	6013      	str	r3, [r2, #0]
		UARTHandleAPI = UARTHandle;
 800157a:	4a0c      	ldr	r2, [pc, #48]	; (80015ac <rmsFSM_init+0x6c>)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6013      	str	r3, [r2, #0]
		timerStart(TMRHandle);	//start of interruption
 8001580:	68f8      	ldr	r0, [r7, #12]
 8001582:	f000 f8c7 	bl	8001714 <timerStart>
		init = SUCCESSFUL;
 8001586:	2301      	movs	r3, #1
 8001588:	75fb      	strb	r3, [r7, #23]
 800158a:	e001      	b.n	8001590 <rmsFSM_init+0x50>
	}
	else
		init = UNSUCCESSFUL;
 800158c:	2300      	movs	r3, #0
 800158e:	75fb      	strb	r3, [r7, #23]

	return init;
 8001590:	7dfb      	ldrb	r3, [r7, #23]
}
 8001592:	4618      	mov	r0, r3
 8001594:	3718      	adds	r7, #24
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	2000024b 	.word	0x2000024b
 80015a0:	2000026a 	.word	0x2000026a
 80015a4:	20000250 	.word	0x20000250
 80015a8:	2000024c 	.word	0x2000024c
 80015ac:	20000254 	.word	0x20000254

080015b0 <rmsFSM_update>:
  * 		 and the value of the RMS voltage signal at the input of the analog channel.
  * @param:  None
  * @retval: None
  */
void rmsFSM_update()
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0

	switch(meterFSMState)
 80015b4:	4b2a      	ldr	r3, [pc, #168]	; (8001660 <rmsFSM_update+0xb0>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	2b02      	cmp	r3, #2
 80015ba:	d048      	beq.n	800164e <rmsFSM_update+0x9e>
 80015bc:	2b02      	cmp	r3, #2
 80015be:	dc4d      	bgt.n	800165c <rmsFSM_update+0xac>
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d002      	beq.n	80015ca <rmsFSM_update+0x1a>
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d008      	beq.n	80015da <rmsFSM_update+0x2a>
			flag_new_SC = false;
			meterFSMState = WAIT_FOR_NEW_SC;
			break;
	}

}
 80015c8:	e048      	b.n	800165c <rmsFSM_update+0xac>
			if(flag_new_SC == true)
 80015ca:	4b26      	ldr	r3, [pc, #152]	; (8001664 <rmsFSM_update+0xb4>)
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d002      	beq.n	80015da <rmsFSM_update+0x2a>
				meterFSMState = COMPUTE_RMS;
 80015d4:	4b22      	ldr	r3, [pc, #136]	; (8001660 <rmsFSM_update+0xb0>)
 80015d6:	2201      	movs	r2, #1
 80015d8:	701a      	strb	r2, [r3, #0]
			sal_temp = sal;
 80015da:	4b23      	ldr	r3, [pc, #140]	; (8001668 <rmsFSM_update+0xb8>)
 80015dc:	881b      	ldrh	r3, [r3, #0]
 80015de:	b21a      	sxth	r2, r3
 80015e0:	4b22      	ldr	r3, [pc, #136]	; (800166c <rmsFSM_update+0xbc>)
 80015e2:	801a      	strh	r2, [r3, #0]
			cal_temp = cal;
 80015e4:	4b22      	ldr	r3, [pc, #136]	; (8001670 <rmsFSM_update+0xc0>)
 80015e6:	881b      	ldrh	r3, [r3, #0]
 80015e8:	b21a      	sxth	r2, r3
 80015ea:	4b22      	ldr	r3, [pc, #136]	; (8001674 <rmsFSM_update+0xc4>)
 80015ec:	801a      	strh	r2, [r3, #0]
			rmsValue= sqrt(sal_temp*sal_temp + cal_temp*cal_temp)/4;
 80015ee:	4b1f      	ldr	r3, [pc, #124]	; (800166c <rmsFSM_update+0xbc>)
 80015f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015f4:	461a      	mov	r2, r3
 80015f6:	4b1d      	ldr	r3, [pc, #116]	; (800166c <rmsFSM_update+0xbc>)
 80015f8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015fc:	fb03 f202 	mul.w	r2, r3, r2
 8001600:	4b1c      	ldr	r3, [pc, #112]	; (8001674 <rmsFSM_update+0xc4>)
 8001602:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001606:	4619      	mov	r1, r3
 8001608:	4b1a      	ldr	r3, [pc, #104]	; (8001674 <rmsFSM_update+0xc4>)
 800160a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800160e:	fb01 f303 	mul.w	r3, r1, r3
 8001612:	4413      	add	r3, r2
 8001614:	4618      	mov	r0, r3
 8001616:	f7fe ff8d 	bl	8000534 <__aeabi_i2d>
 800161a:	4602      	mov	r2, r0
 800161c:	460b      	mov	r3, r1
 800161e:	ec43 2b10 	vmov	d0, r2, r3
 8001622:	f005 ffe5 	bl	80075f0 <sqrt>
 8001626:	ec51 0b10 	vmov	r0, r1, d0
 800162a:	f04f 0200 	mov.w	r2, #0
 800162e:	4b12      	ldr	r3, [pc, #72]	; (8001678 <rmsFSM_update+0xc8>)
 8001630:	f7ff f914 	bl	800085c <__aeabi_ddiv>
 8001634:	4602      	mov	r2, r0
 8001636:	460b      	mov	r3, r1
 8001638:	4610      	mov	r0, r2
 800163a:	4619      	mov	r1, r3
 800163c:	f7ff fabc 	bl	8000bb8 <__aeabi_d2f>
 8001640:	4603      	mov	r3, r0
 8001642:	4a0e      	ldr	r2, [pc, #56]	; (800167c <rmsFSM_update+0xcc>)
 8001644:	6013      	str	r3, [r2, #0]
			meterFSMState = RESTART;
 8001646:	4b06      	ldr	r3, [pc, #24]	; (8001660 <rmsFSM_update+0xb0>)
 8001648:	2202      	movs	r2, #2
 800164a:	701a      	strb	r2, [r3, #0]
			break;
 800164c:	e006      	b.n	800165c <rmsFSM_update+0xac>
			flag_new_SC = false;
 800164e:	4b05      	ldr	r3, [pc, #20]	; (8001664 <rmsFSM_update+0xb4>)
 8001650:	2200      	movs	r2, #0
 8001652:	701a      	strb	r2, [r3, #0]
			meterFSMState = WAIT_FOR_NEW_SC;
 8001654:	4b02      	ldr	r3, [pc, #8]	; (8001660 <rmsFSM_update+0xb0>)
 8001656:	2200      	movs	r2, #0
 8001658:	701a      	strb	r2, [r3, #0]
			break;
 800165a:	bf00      	nop
}
 800165c:	bf00      	nop
 800165e:	bd80      	pop	{r7, pc}
 8001660:	2000024b 	.word	0x2000024b
 8001664:	2000026a 	.word	0x2000026a
 8001668:	20000262 	.word	0x20000262
 800166c:	20000266 	.word	0x20000266
 8001670:	20000264 	.word	0x20000264
 8001674:	20000268 	.word	0x20000268
 8001678:	40100000 	.word	0x40100000
 800167c:	2000026c 	.word	0x2000026c

08001680 <readRMSCurrent>:
/**
 * @brief:  Calculates the RMS current value measured by the sensor
 * @retval: Float value of RMS current
 */
float readRMSCurrent()
{
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
	float irmsValue,irmTemp;

	irmTemp = rmsValue;
 8001686:	4b0a      	ldr	r3, [pc, #40]	; (80016b0 <readRMSCurrent+0x30>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	607b      	str	r3, [r7, #4]
	irmsValue = irmTemp*FACTOR_SIG_COND;
 800168c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001690:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80016b4 <readRMSCurrent+0x34>
 8001694:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001698:	edc7 7a00 	vstr	s15, [r7]

	return irmsValue;
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	ee07 3a90 	vmov	s15, r3

}
 80016a2:	eeb0 0a67 	vmov.f32	s0, s15
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr
 80016b0:	2000026c 	.word	0x2000026c
 80016b4:	3dbc7cfc 	.word	0x3dbc7cfc

080016b8 <timerInit>:
 * @brief:  Set the Timer to generate an overflow interrupt, every 4.16ms
 * @param1: TMRHandle pointer to the TIM_HandleTypeDef
 * @retval: none
 */
bool_t timerInit(TIM_HandleTypeDef *TMRHandle)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
	bool_t configStatus=UNSUCCESSFUL;
 80016c0:	2300      	movs	r3, #0
 80016c2:	73fb      	strb	r3, [r7, #15]
	 * We write the value as "60 - 1" to show that a prescaler value of 59 actually
	 * means using a clock divider or 60.
	 * **********************************************************************************/

	/* USER CODE END TIM10_Init 1 */
	if (TMRHandle =! NULL)
 80016c4:	2301      	movs	r3, #1
 80016c6:	607b      	str	r3, [r7, #4]
	{
		TMRHandle->Instance = TIM10;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	4a11      	ldr	r2, [pc, #68]	; (8001710 <timerInit+0x58>)
 80016cc:	601a      	str	r2, [r3, #0]
		TMRHandle->Init.Prescaler = 60 - 1;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	223b      	movs	r2, #59	; 0x3b
 80016d2:	605a      	str	r2, [r3, #4]
		TMRHandle->Init.CounterMode = TIM_COUNTERMODE_UP;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2200      	movs	r2, #0
 80016d8:	609a      	str	r2, [r3, #8]
		TMRHandle->Init.Period = 4166;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	f241 0246 	movw	r2, #4166	; 0x1046
 80016e0:	60da      	str	r2, [r3, #12]
		TMRHandle->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2200      	movs	r2, #0
 80016e6:	611a      	str	r2, [r3, #16]
		TMRHandle->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2200      	movs	r2, #0
 80016ec:	619a      	str	r2, [r3, #24]

		if (HAL_TIM_Base_Init(TMRHandle) == HAL_OK)
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f002 f854 	bl	800379c <HAL_TIM_Base_Init>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d102      	bne.n	8001700 <timerInit+0x48>
			configStatus = SUCCESSFUL;
 80016fa:	2301      	movs	r3, #1
 80016fc:	73fb      	strb	r3, [r7, #15]
 80016fe:	e001      	b.n	8001704 <timerInit+0x4c>
		else
			configStatus = UNSUCCESSFUL;
 8001700:	2300      	movs	r3, #0
 8001702:	73fb      	strb	r3, [r7, #15]
	}

	return configStatus;
 8001704:	7bfb      	ldrb	r3, [r7, #15]
}
 8001706:	4618      	mov	r0, r3
 8001708:	3710      	adds	r7, #16
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	40014400 	.word	0x40014400

08001714 <timerStart>:
 * @brief:  Starts Timer10 interruption
 * @param1: TMRHandle pointer to the TIM_HandleTypeDef
 * @retval: none
 */
bool_t timerStart(TIM_HandleTypeDef *TMRHandle)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
	bool_t startTMR = UNSUCCESSFUL;
 800171c:	2300      	movs	r3, #0
 800171e:	73fb      	strb	r3, [r7, #15]

	if (TMRHandle =! NULL)
 8001720:	2301      	movs	r3, #1
 8001722:	607b      	str	r3, [r7, #4]
	{
		if(HAL_TIM_Base_Start_IT(TMRHandle) == HAL_OK)
 8001724:	6878      	ldr	r0, [r7, #4]
 8001726:	f002 f889 	bl	800383c <HAL_TIM_Base_Start_IT>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d102      	bne.n	8001736 <timerStart+0x22>
			startTMR = SUCCESSFUL;
 8001730:	2301      	movs	r3, #1
 8001732:	73fb      	strb	r3, [r7, #15]
 8001734:	e001      	b.n	800173a <timerStart+0x26>
		else
			startTMR = UNSUCCESSFUL;
 8001736:	2300      	movs	r3, #0
 8001738:	73fb      	strb	r3, [r7, #15]
	}

	return startTMR;
 800173a:	7bfb      	ldrb	r3, [r7, #15]
}
 800173c:	4618      	mov	r0, r3
 800173e:	3710      	adds	r7, #16
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}

08001744 <timerStop>:
 * @brief:  Stop Timer10 interruption
 * @param1: TMRHandle pointer to the TIM_HandleTypeDef
 * @retval: none
 */
bool_t timerStop(TIM_HandleTypeDef *TMRHandle)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
	bool_t stopTMR=UNSUCCESSFUL;
 800174c:	2300      	movs	r3, #0
 800174e:	73fb      	strb	r3, [r7, #15]

	if (TMRHandle =! NULL)
 8001750:	2301      	movs	r3, #1
 8001752:	607b      	str	r3, [r7, #4]
	{
		if(HAL_TIM_Base_Stop_IT(TMRHandle) == HAL_OK)
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f002 f8d3 	bl	8003900 <HAL_TIM_Base_Stop_IT>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d102      	bne.n	8001766 <timerStop+0x22>
			stopTMR = SUCCESSFUL;
 8001760:	2301      	movs	r3, #1
 8001762:	73fb      	strb	r3, [r7, #15]
 8001764:	e001      	b.n	800176a <timerStop+0x26>
		else
			stopTMR = UNSUCCESSFUL;
 8001766:	2300      	movs	r3, #0
 8001768:	73fb      	strb	r3, [r7, #15]
	}

	return stopTMR;
 800176a:	7bfb      	ldrb	r3, [r7, #15]
}
 800176c:	4618      	mov	r0, r3
 800176e:	3710      	adds	r7, #16
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}

08001774 <initSuccessful>:
 * @param1: UartHandle pointer to the UART_Handle structure
 * @param2: Baud rate.
 * @retval: none
 */
static void initSuccessful(UART_HandleTypeDef *UartHandle,uint32_t baud)
{
 8001774:	b5b0      	push	{r4, r5, r7, lr}
 8001776:	b08a      	sub	sp, #40	; 0x28
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
	 * for each parameter except for the baud rate, where we use sprintf to format the message with the numerical value
	 * of the baud rate. The function uartSendString sends the messages over the UART.*/

	char smsPar[MAX_LEN_SMS];

	memset(smsPar,'\0',sizeof(smsPar));
 800177e:	f107 0308 	add.w	r3, r7, #8
 8001782:	221e      	movs	r2, #30
 8001784:	2100      	movs	r1, #0
 8001786:	4618      	mov	r0, r3
 8001788:	f003 f846 	bl	8004818 <memset>
	strcat(smsPar,"*******UART parameters******\r\n");
 800178c:	f107 0308 	add.w	r3, r7, #8
 8001790:	4618      	mov	r0, r3
 8001792:	f7fe fd25 	bl	80001e0 <strlen>
 8001796:	4603      	mov	r3, r0
 8001798:	461a      	mov	r2, r3
 800179a:	f107 0308 	add.w	r3, r7, #8
 800179e:	4413      	add	r3, r2
 80017a0:	4a7e      	ldr	r2, [pc, #504]	; (800199c <initSuccessful+0x228>)
 80017a2:	461d      	mov	r5, r3
 80017a4:	4614      	mov	r4, r2
 80017a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017a8:	6028      	str	r0, [r5, #0]
 80017aa:	6069      	str	r1, [r5, #4]
 80017ac:	60aa      	str	r2, [r5, #8]
 80017ae:	60eb      	str	r3, [r5, #12]
 80017b0:	cc07      	ldmia	r4!, {r0, r1, r2}
 80017b2:	6128      	str	r0, [r5, #16]
 80017b4:	6169      	str	r1, [r5, #20]
 80017b6:	61aa      	str	r2, [r5, #24]
 80017b8:	8823      	ldrh	r3, [r4, #0]
 80017ba:	78a2      	ldrb	r2, [r4, #2]
 80017bc:	83ab      	strh	r3, [r5, #28]
 80017be:	4613      	mov	r3, r2
 80017c0:	77ab      	strb	r3, [r5, #30]
	uartSendString(UartHandle,(uint8_t *)smsPar);
 80017c2:	f107 0308 	add.w	r3, r7, #8
 80017c6:	4619      	mov	r1, r3
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	f000 f93d 	bl	8001a48 <uartSendString>

	memset(smsPar,'\0',sizeof(smsPar));
 80017ce:	f107 0308 	add.w	r3, r7, #8
 80017d2:	221e      	movs	r2, #30
 80017d4:	2100      	movs	r1, #0
 80017d6:	4618      	mov	r0, r3
 80017d8:	f003 f81e 	bl	8004818 <memset>
	strcat(smsPar," UART: 1\r\n");
 80017dc:	f107 0308 	add.w	r3, r7, #8
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7fe fcfd 	bl	80001e0 <strlen>
 80017e6:	4603      	mov	r3, r0
 80017e8:	461a      	mov	r2, r3
 80017ea:	f107 0308 	add.w	r3, r7, #8
 80017ee:	4413      	add	r3, r2
 80017f0:	496b      	ldr	r1, [pc, #428]	; (80019a0 <initSuccessful+0x22c>)
 80017f2:	461a      	mov	r2, r3
 80017f4:	460b      	mov	r3, r1
 80017f6:	cb03      	ldmia	r3!, {r0, r1}
 80017f8:	6010      	str	r0, [r2, #0]
 80017fa:	6051      	str	r1, [r2, #4]
 80017fc:	8819      	ldrh	r1, [r3, #0]
 80017fe:	789b      	ldrb	r3, [r3, #2]
 8001800:	8111      	strh	r1, [r2, #8]
 8001802:	7293      	strb	r3, [r2, #10]
	uartSendString(UartHandle,(uint8_t *)smsPar);
 8001804:	f107 0308 	add.w	r3, r7, #8
 8001808:	4619      	mov	r1, r3
 800180a:	6878      	ldr	r0, [r7, #4]
 800180c:	f000 f91c 	bl	8001a48 <uartSendString>

	memset(smsPar,'\0',sizeof(smsPar));
 8001810:	f107 0308 	add.w	r3, r7, #8
 8001814:	221e      	movs	r2, #30
 8001816:	2100      	movs	r1, #0
 8001818:	4618      	mov	r0, r3
 800181a:	f002 fffd 	bl	8004818 <memset>
	sprintf(smsPar," BaudRate: %5lu\r\n",baud);
 800181e:	f107 0308 	add.w	r3, r7, #8
 8001822:	683a      	ldr	r2, [r7, #0]
 8001824:	495f      	ldr	r1, [pc, #380]	; (80019a4 <initSuccessful+0x230>)
 8001826:	4618      	mov	r0, r3
 8001828:	f003 fc68 	bl	80050fc <siprintf>
	uartSendString(UartHandle,(uint8_t *)smsPar);
 800182c:	f107 0308 	add.w	r3, r7, #8
 8001830:	4619      	mov	r1, r3
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f000 f908 	bl	8001a48 <uartSendString>

	memset(smsPar,'\0',sizeof(smsPar));
 8001838:	f107 0308 	add.w	r3, r7, #8
 800183c:	221e      	movs	r2, #30
 800183e:	2100      	movs	r1, #0
 8001840:	4618      	mov	r0, r3
 8001842:	f002 ffe9 	bl	8004818 <memset>
	strcat(smsPar," Bits: 8\r\n");
 8001846:	f107 0308 	add.w	r3, r7, #8
 800184a:	4618      	mov	r0, r3
 800184c:	f7fe fcc8 	bl	80001e0 <strlen>
 8001850:	4603      	mov	r3, r0
 8001852:	461a      	mov	r2, r3
 8001854:	f107 0308 	add.w	r3, r7, #8
 8001858:	4413      	add	r3, r2
 800185a:	4953      	ldr	r1, [pc, #332]	; (80019a8 <initSuccessful+0x234>)
 800185c:	461a      	mov	r2, r3
 800185e:	460b      	mov	r3, r1
 8001860:	cb03      	ldmia	r3!, {r0, r1}
 8001862:	6010      	str	r0, [r2, #0]
 8001864:	6051      	str	r1, [r2, #4]
 8001866:	8819      	ldrh	r1, [r3, #0]
 8001868:	789b      	ldrb	r3, [r3, #2]
 800186a:	8111      	strh	r1, [r2, #8]
 800186c:	7293      	strb	r3, [r2, #10]
	uartSendString(UartHandle,(uint8_t *)smsPar);
 800186e:	f107 0308 	add.w	r3, r7, #8
 8001872:	4619      	mov	r1, r3
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f000 f8e7 	bl	8001a48 <uartSendString>

	memset(smsPar,'\0',sizeof(smsPar));
 800187a:	f107 0308 	add.w	r3, r7, #8
 800187e:	221e      	movs	r2, #30
 8001880:	2100      	movs	r1, #0
 8001882:	4618      	mov	r0, r3
 8001884:	f002 ffc8 	bl	8004818 <memset>
	strcat(smsPar," Stop Bits: 1\r\n");
 8001888:	f107 0308 	add.w	r3, r7, #8
 800188c:	4618      	mov	r0, r3
 800188e:	f7fe fca7 	bl	80001e0 <strlen>
 8001892:	4603      	mov	r3, r0
 8001894:	461a      	mov	r2, r3
 8001896:	f107 0308 	add.w	r3, r7, #8
 800189a:	4413      	add	r3, r2
 800189c:	4a43      	ldr	r2, [pc, #268]	; (80019ac <initSuccessful+0x238>)
 800189e:	461c      	mov	r4, r3
 80018a0:	4615      	mov	r5, r2
 80018a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018a4:	6020      	str	r0, [r4, #0]
 80018a6:	6061      	str	r1, [r4, #4]
 80018a8:	60a2      	str	r2, [r4, #8]
 80018aa:	60e3      	str	r3, [r4, #12]
	uartSendString(UartHandle,(uint8_t *)smsPar);
 80018ac:	f107 0308 	add.w	r3, r7, #8
 80018b0:	4619      	mov	r1, r3
 80018b2:	6878      	ldr	r0, [r7, #4]
 80018b4:	f000 f8c8 	bl	8001a48 <uartSendString>

	memset(smsPar,'\0',sizeof(smsPar));
 80018b8:	f107 0308 	add.w	r3, r7, #8
 80018bc:	221e      	movs	r2, #30
 80018be:	2100      	movs	r1, #0
 80018c0:	4618      	mov	r0, r3
 80018c2:	f002 ffa9 	bl	8004818 <memset>
	strcat(smsPar," Parity: Odd\r\n");
 80018c6:	f107 0308 	add.w	r3, r7, #8
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7fe fc88 	bl	80001e0 <strlen>
 80018d0:	4603      	mov	r3, r0
 80018d2:	461a      	mov	r2, r3
 80018d4:	f107 0308 	add.w	r3, r7, #8
 80018d8:	4413      	add	r3, r2
 80018da:	4a35      	ldr	r2, [pc, #212]	; (80019b0 <initSuccessful+0x23c>)
 80018dc:	461c      	mov	r4, r3
 80018de:	4613      	mov	r3, r2
 80018e0:	cb07      	ldmia	r3!, {r0, r1, r2}
 80018e2:	6020      	str	r0, [r4, #0]
 80018e4:	6061      	str	r1, [r4, #4]
 80018e6:	60a2      	str	r2, [r4, #8]
 80018e8:	881a      	ldrh	r2, [r3, #0]
 80018ea:	789b      	ldrb	r3, [r3, #2]
 80018ec:	81a2      	strh	r2, [r4, #12]
 80018ee:	73a3      	strb	r3, [r4, #14]
	uartSendString(UartHandle,(uint8_t *)smsPar);
 80018f0:	f107 0308 	add.w	r3, r7, #8
 80018f4:	4619      	mov	r1, r3
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f000 f8a6 	bl	8001a48 <uartSendString>

	memset(smsPar,'\0',sizeof(smsPar));
 80018fc:	f107 0308 	add.w	r3, r7, #8
 8001900:	221e      	movs	r2, #30
 8001902:	2100      	movs	r1, #0
 8001904:	4618      	mov	r0, r3
 8001906:	f002 ff87 	bl	8004818 <memset>
	strcat(smsPar," Flow control: none\r\n");
 800190a:	f107 0308 	add.w	r3, r7, #8
 800190e:	4618      	mov	r0, r3
 8001910:	f7fe fc66 	bl	80001e0 <strlen>
 8001914:	4603      	mov	r3, r0
 8001916:	461a      	mov	r2, r3
 8001918:	f107 0308 	add.w	r3, r7, #8
 800191c:	4413      	add	r3, r2
 800191e:	4a25      	ldr	r2, [pc, #148]	; (80019b4 <initSuccessful+0x240>)
 8001920:	461d      	mov	r5, r3
 8001922:	4614      	mov	r4, r2
 8001924:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001926:	6028      	str	r0, [r5, #0]
 8001928:	6069      	str	r1, [r5, #4]
 800192a:	60aa      	str	r2, [r5, #8]
 800192c:	60eb      	str	r3, [r5, #12]
 800192e:	6820      	ldr	r0, [r4, #0]
 8001930:	6128      	str	r0, [r5, #16]
 8001932:	88a3      	ldrh	r3, [r4, #4]
 8001934:	82ab      	strh	r3, [r5, #20]
	uartSendString(UartHandle,(uint8_t *)smsPar);
 8001936:	f107 0308 	add.w	r3, r7, #8
 800193a:	4619      	mov	r1, r3
 800193c:	6878      	ldr	r0, [r7, #4]
 800193e:	f000 f883 	bl	8001a48 <uartSendString>

	memset(smsPar,'\0',sizeof(smsPar));
 8001942:	f107 0308 	add.w	r3, r7, #8
 8001946:	221e      	movs	r2, #30
 8001948:	2100      	movs	r1, #0
 800194a:	4618      	mov	r0, r3
 800194c:	f002 ff64 	bl	8004818 <memset>
	strcat(smsPar,"****************************\r\n");
 8001950:	f107 0308 	add.w	r3, r7, #8
 8001954:	4618      	mov	r0, r3
 8001956:	f7fe fc43 	bl	80001e0 <strlen>
 800195a:	4603      	mov	r3, r0
 800195c:	461a      	mov	r2, r3
 800195e:	f107 0308 	add.w	r3, r7, #8
 8001962:	4413      	add	r3, r2
 8001964:	4a14      	ldr	r2, [pc, #80]	; (80019b8 <initSuccessful+0x244>)
 8001966:	461d      	mov	r5, r3
 8001968:	4614      	mov	r4, r2
 800196a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800196c:	6028      	str	r0, [r5, #0]
 800196e:	6069      	str	r1, [r5, #4]
 8001970:	60aa      	str	r2, [r5, #8]
 8001972:	60eb      	str	r3, [r5, #12]
 8001974:	cc07      	ldmia	r4!, {r0, r1, r2}
 8001976:	6128      	str	r0, [r5, #16]
 8001978:	6169      	str	r1, [r5, #20]
 800197a:	61aa      	str	r2, [r5, #24]
 800197c:	8823      	ldrh	r3, [r4, #0]
 800197e:	78a2      	ldrb	r2, [r4, #2]
 8001980:	83ab      	strh	r3, [r5, #28]
 8001982:	4613      	mov	r3, r2
 8001984:	77ab      	strb	r3, [r5, #30]
	uartSendString(UartHandle,(uint8_t *)smsPar);
 8001986:	f107 0308 	add.w	r3, r7, #8
 800198a:	4619      	mov	r1, r3
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f000 f85b 	bl	8001a48 <uartSendString>
}
 8001992:	bf00      	nop
 8001994:	3728      	adds	r7, #40	; 0x28
 8001996:	46bd      	mov	sp, r7
 8001998:	bdb0      	pop	{r4, r5, r7, pc}
 800199a:	bf00      	nop
 800199c:	08007860 	.word	0x08007860
 80019a0:	08007880 	.word	0x08007880
 80019a4:	0800788c 	.word	0x0800788c
 80019a8:	080078a0 	.word	0x080078a0
 80019ac:	080078ac 	.word	0x080078ac
 80019b0:	080078bc 	.word	0x080078bc
 80019b4:	080078cc 	.word	0x080078cc
 80019b8:	080078e4 	.word	0x080078e4

080019bc <uartInit>:
 * @param1: UartHandle pointer to the UART_Handle structure
 * @param2: Baud rate. Maximum baud rate is 115200 and default baud rate is 9600.
 * @retval: Boolean value. If the module initializes of successful form: true, otherwise: false
 */
bool_t uartInit(UART_HandleTypeDef *UartHandle,uint32_t baud)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	6039      	str	r1, [r7, #0]
	bool_t init=UNSUCCESSFUL;
 80019c6:	2300      	movs	r3, #0
 80019c8:	73fb      	strb	r3, [r7, #15]

	if(UartHandle != NULL && baud != 0)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d033      	beq.n	8001a38 <uartInit+0x7c>
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d030      	beq.n	8001a38 <uartInit+0x7c>
			 	  - Stop Bit    = One Stop bit
			 	  - Parity      = ODD parity
			 	  - BaudRate    = 9600 baud for default.
			 	  - Hardware flow control disabled (RTS and CTS signals)
		 ********************************************************************************************/
		UartHandle->Instance = USART1;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4a1a      	ldr	r2, [pc, #104]	; (8001a44 <uartInit+0x88>)
 80019da:	601a      	str	r2, [r3, #0]

		/* Check if a baud rate within the allowed values has been entered.
		 * If the maximum baud rate is exceeded, the default is 9600 baud.*/
		if(baud>MAX_BAUD)
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
 80019e2:	d904      	bls.n	80019ee <uartInit+0x32>
			UartHandle->Init.BaudRate = DEFAULT_BAUD;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80019ea:	605a      	str	r2, [r3, #4]
 80019ec:	e002      	b.n	80019f4 <uartInit+0x38>
		else
			UartHandle->Init.BaudRate = baud;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	683a      	ldr	r2, [r7, #0]
 80019f2:	605a      	str	r2, [r3, #4]

		UartHandle->Init.WordLength = UART_WORDLENGTH_8B;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2200      	movs	r2, #0
 80019f8:	609a      	str	r2, [r3, #8]
		UartHandle->Init.StopBits = UART_STOPBITS_1;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2200      	movs	r2, #0
 80019fe:	60da      	str	r2, [r3, #12]
		UartHandle->Init.Parity = UART_PARITY_ODD;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8001a06:	611a      	str	r2, [r3, #16]

		UartHandle->Init.Mode = UART_MODE_TX_RX;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	220c      	movs	r2, #12
 8001a0c:	615a      	str	r2, [r3, #20]
		UartHandle->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2200      	movs	r2, #0
 8001a12:	619a      	str	r2, [r3, #24]
		UartHandle->Init.OverSampling = UART_OVERSAMPLING_16;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2200      	movs	r2, #0
 8001a18:	61da      	str	r2, [r3, #28]

		if (HAL_UART_Init(UartHandle) == HAL_OK)
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f002 f964 	bl	8003ce8 <HAL_UART_Init>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d106      	bne.n	8001a34 <uartInit+0x78>
		{
			init = SUCCESSFUL;
 8001a26:	2301      	movs	r3, #1
 8001a28:	73fb      	strb	r3, [r7, #15]
			initSuccessful(UartHandle,baud);	//call routine to print the configuration parameters
 8001a2a:	6839      	ldr	r1, [r7, #0]
 8001a2c:	6878      	ldr	r0, [r7, #4]
 8001a2e:	f7ff fea1 	bl	8001774 <initSuccessful>
 8001a32:	e001      	b.n	8001a38 <uartInit+0x7c>
		}
		else
			init = UNSUCCESSFUL;	//initialization error
 8001a34:	2300      	movs	r3, #0
 8001a36:	73fb      	strb	r3, [r7, #15]
	}

	return init;
 8001a38:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3710      	adds	r7, #16
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	40011000 	.word	0x40011000

08001a48 <uartSendString>:
 * @param1: UartHandle pointer to the UART_Handle structure indicating the UART to be used
 * @param2: pointer to the data string to be sent
 * @retval: None
 */
void uartSendString(UART_HandleTypeDef *UartHandle, uint8_t * pData)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	6039      	str	r1, [r7, #0]
	if(UartHandle != NULL && pData!= NULL)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d00f      	beq.n	8001a78 <uartSendString+0x30>
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d00c      	beq.n	8001a78 <uartSendString+0x30>
	{
		uint16_t dataLength = strlen((const char*)pData); //number of characters in the string.
 8001a5e:	6838      	ldr	r0, [r7, #0]
 8001a60:	f7fe fbbe 	bl	80001e0 <strlen>
 8001a64:	4603      	mov	r3, r0
 8001a66:	81fb      	strh	r3, [r7, #14]
		HAL_UART_Transmit(UartHandle, (uint8_t *)pData, dataLength, TIMEOUT);
 8001a68:	89fa      	ldrh	r2, [r7, #14]
 8001a6a:	f241 3388 	movw	r3, #5000	; 0x1388
 8001a6e:	6839      	ldr	r1, [r7, #0]
 8001a70:	6878      	ldr	r0, [r7, #4]
 8001a72:	f002 f986 	bl	8003d82 <HAL_UART_Transmit>
	{
 8001a76:	e00b      	b.n	8001a90 <uartSendString+0x48>
	}
	else
		HAL_UART_Transmit(UartHandle, (uint8_t *)errorSMS,strlen((const char*)errorSMS), TIMEOUT);
 8001a78:	4807      	ldr	r0, [pc, #28]	; (8001a98 <uartSendString+0x50>)
 8001a7a:	f7fe fbb1 	bl	80001e0 <strlen>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	b29a      	uxth	r2, r3
 8001a82:	f241 3388 	movw	r3, #5000	; 0x1388
 8001a86:	4904      	ldr	r1, [pc, #16]	; (8001a98 <uartSendString+0x50>)
 8001a88:	6878      	ldr	r0, [r7, #4]
 8001a8a:	f002 f97a 	bl	8003d82 <HAL_UART_Transmit>
}
 8001a8e:	bf00      	nop
 8001a90:	bf00      	nop
 8001a92:	3710      	adds	r7, #16
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	20000000 	.word	0x20000000

08001a9c <BSP_TICK_Init>:
GPIO_TypeDef* BUTTON_PORT[BUTTONn] = {KEY_BUTTON_GPIO_PORT};
const uint16_t BUTTON_PIN[BUTTONn] = {KEY_BUTTON_PIN};
const uint8_t BUTTON_IRQn[BUTTONn] = {KEY_BUTTON_EXTI_IRQn};

void BSP_TICK_Init()
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa2:	1d3b      	adds	r3, r7, #4
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	605a      	str	r2, [r3, #4]
 8001aaa:	609a      	str	r2, [r3, #8]
 8001aac:	60da      	str	r2, [r3, #12]
 8001aae:	611a      	str	r2, [r3, #16]

	  /* GPIO Ports Clock Enable */
	  TICK_GPIO_CLK_ENABLE();
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	603b      	str	r3, [r7, #0]
 8001ab4:	4b10      	ldr	r3, [pc, #64]	; (8001af8 <BSP_TICK_Init+0x5c>)
 8001ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab8:	4a0f      	ldr	r2, [pc, #60]	; (8001af8 <BSP_TICK_Init+0x5c>)
 8001aba:	f043 0302 	orr.w	r3, r3, #2
 8001abe:	6313      	str	r3, [r2, #48]	; 0x30
 8001ac0:	4b0d      	ldr	r3, [pc, #52]	; (8001af8 <BSP_TICK_Init+0x5c>)
 8001ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac4:	f003 0302 	and.w	r3, r3, #2
 8001ac8:	603b      	str	r3, [r7, #0]
 8001aca:	683b      	ldr	r3, [r7, #0]

	  /*Configure GPIO pin : TICK_Pin */
	  GPIO_InitStruct.Pin = TICK_PIN;
 8001acc:	2320      	movs	r3, #32
 8001ace:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	613b      	str	r3, [r7, #16]
	  HAL_GPIO_Init(TICK_GPIO_PORT, &GPIO_InitStruct);
 8001adc:	1d3b      	adds	r3, r7, #4
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4806      	ldr	r0, [pc, #24]	; (8001afc <BSP_TICK_Init+0x60>)
 8001ae2:	f000 ff6b 	bl	80029bc <HAL_GPIO_Init>
	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(TICK_GPIO_PORT, TICK_PIN, GPIO_PIN_RESET);
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	2120      	movs	r1, #32
 8001aea:	4804      	ldr	r0, [pc, #16]	; (8001afc <BSP_TICK_Init+0x60>)
 8001aec:	f001 f902 	bl	8002cf4 <HAL_GPIO_WritePin>
}
 8001af0:	bf00      	nop
 8001af2:	3718      	adds	r7, #24
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	40023800 	.word	0x40023800
 8001afc:	40020400 	.word	0x40020400

08001b00 <BSP_LED_Init>:
	gpio_init_structure.Pin = TICK_PIN;
	HAL_GPIO_DeInit(TICK_GPIO_PORT, gpio_init_structure.Pin);
}

void BSP_LED_Init(Led_TypeDef Led)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b08a      	sub	sp, #40	; 0x28
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4603      	mov	r3, r0
 8001b08:	71fb      	strb	r3, [r7, #7]
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	LED_USER_GPIO_CLK_ENABLE();
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	613b      	str	r3, [r7, #16]
 8001b0e:	4b26      	ldr	r3, [pc, #152]	; (8001ba8 <BSP_LED_Init+0xa8>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b12:	4a25      	ldr	r2, [pc, #148]	; (8001ba8 <BSP_LED_Init+0xa8>)
 8001b14:	f043 0304 	orr.w	r3, r3, #4
 8001b18:	6313      	str	r3, [r2, #48]	; 0x30
 8001b1a:	4b23      	ldr	r3, [pc, #140]	; (8001ba8 <BSP_LED_Init+0xa8>)
 8001b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1e:	f003 0304 	and.w	r3, r3, #4
 8001b22:	613b      	str	r3, [r7, #16]
 8001b24:	693b      	ldr	r3, [r7, #16]
	LED1_GPIO_CLK_ENABLE();
 8001b26:	2300      	movs	r3, #0
 8001b28:	60fb      	str	r3, [r7, #12]
 8001b2a:	4b1f      	ldr	r3, [pc, #124]	; (8001ba8 <BSP_LED_Init+0xa8>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2e:	4a1e      	ldr	r2, [pc, #120]	; (8001ba8 <BSP_LED_Init+0xa8>)
 8001b30:	f043 0302 	orr.w	r3, r3, #2
 8001b34:	6313      	str	r3, [r2, #48]	; 0x30
 8001b36:	4b1c      	ldr	r3, [pc, #112]	; (8001ba8 <BSP_LED_Init+0xa8>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3a:	f003 0302 	and.w	r3, r3, #2
 8001b3e:	60fb      	str	r3, [r7, #12]
 8001b40:	68fb      	ldr	r3, [r7, #12]
	LED2_GPIO_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	60bb      	str	r3, [r7, #8]
 8001b46:	4b18      	ldr	r3, [pc, #96]	; (8001ba8 <BSP_LED_Init+0xa8>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4a:	4a17      	ldr	r2, [pc, #92]	; (8001ba8 <BSP_LED_Init+0xa8>)
 8001b4c:	f043 0302 	orr.w	r3, r3, #2
 8001b50:	6313      	str	r3, [r2, #48]	; 0x30
 8001b52:	4b15      	ldr	r3, [pc, #84]	; (8001ba8 <BSP_LED_Init+0xa8>)
 8001b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b56:	f003 0302 	and.w	r3, r3, #2
 8001b5a:	60bb      	str	r3, [r7, #8]
 8001b5c:	68bb      	ldr	r3, [r7, #8]
	//__HAL_RCC_GPIOA_CLK_ENABLE();

	/*Configure GPIO pin : USER_LED_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8001b5e:	79fb      	ldrb	r3, [r7, #7]
 8001b60:	4a12      	ldr	r2, [pc, #72]	; (8001bac <BSP_LED_Init+0xac>)
 8001b62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b66:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b70:	2300      	movs	r3, #0
 8001b72:	623b      	str	r3, [r7, #32]

	HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8001b74:	79fb      	ldrb	r3, [r7, #7]
 8001b76:	4a0e      	ldr	r2, [pc, #56]	; (8001bb0 <BSP_LED_Init+0xb0>)
 8001b78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b7c:	f107 0214 	add.w	r2, r7, #20
 8001b80:	4611      	mov	r1, r2
 8001b82:	4618      	mov	r0, r3
 8001b84:	f000 ff1a 	bl	80029bc <HAL_GPIO_Init>
	HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 8001b88:	79fb      	ldrb	r3, [r7, #7]
 8001b8a:	4a09      	ldr	r2, [pc, #36]	; (8001bb0 <BSP_LED_Init+0xb0>)
 8001b8c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001b90:	79fb      	ldrb	r3, [r7, #7]
 8001b92:	4a06      	ldr	r2, [pc, #24]	; (8001bac <BSP_LED_Init+0xac>)
 8001b94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b98:	2201      	movs	r2, #1
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	f001 f8aa 	bl	8002cf4 <HAL_GPIO_WritePin>
}
 8001ba0:	bf00      	nop
 8001ba2:	3728      	adds	r7, #40	; 0x28
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	40023800 	.word	0x40023800
 8001bac:	08007910 	.word	0x08007910
 8001bb0:	20000020 	.word	0x20000020

08001bb4 <BSP_TICK_On>:
	gpio_init_structure.Pin = GPIO_PIN[Led];
	HAL_GPIO_DeInit(GPIO_PORT[Led], gpio_init_structure.Pin);
}

void BSP_TICK_On()
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TICK_GPIO_PORT ,TICK_PIN , GPIO_PIN_SET);
 8001bb8:	2201      	movs	r2, #1
 8001bba:	2120      	movs	r1, #32
 8001bbc:	4802      	ldr	r0, [pc, #8]	; (8001bc8 <BSP_TICK_On+0x14>)
 8001bbe:	f001 f899 	bl	8002cf4 <HAL_GPIO_WritePin>
}
 8001bc2:	bf00      	nop
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	40020400 	.word	0x40020400

08001bcc <BSP_TICK_Off>:

void BSP_TICK_Off()
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TICK_GPIO_PORT ,TICK_PIN , GPIO_PIN_RESET);
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	2120      	movs	r1, #32
 8001bd4:	4802      	ldr	r0, [pc, #8]	; (8001be0 <BSP_TICK_Off+0x14>)
 8001bd6:	f001 f88d 	bl	8002cf4 <HAL_GPIO_WritePin>
}
 8001bda:	bf00      	nop
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	40020400 	.word	0x40020400

08001be4 <BSP_LED_On>:

void BSP_LED_On(Led_TypeDef Led)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 8001bee:	79fb      	ldrb	r3, [r7, #7]
 8001bf0:	4a07      	ldr	r2, [pc, #28]	; (8001c10 <BSP_LED_On+0x2c>)
 8001bf2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001bf6:	79fb      	ldrb	r3, [r7, #7]
 8001bf8:	4a06      	ldr	r2, [pc, #24]	; (8001c14 <BSP_LED_On+0x30>)
 8001bfa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	4619      	mov	r1, r3
 8001c02:	f001 f877 	bl	8002cf4 <HAL_GPIO_WritePin>
}
 8001c06:	bf00      	nop
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20000020 	.word	0x20000020
 8001c14:	08007910 	.word	0x08007910

08001c18 <BSP_LED_Off>:

void BSP_LED_Off(Led_TypeDef Led)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	4603      	mov	r3, r0
 8001c20:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 8001c22:	79fb      	ldrb	r3, [r7, #7]
 8001c24:	4a07      	ldr	r2, [pc, #28]	; (8001c44 <BSP_LED_Off+0x2c>)
 8001c26:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001c2a:	79fb      	ldrb	r3, [r7, #7]
 8001c2c:	4a06      	ldr	r2, [pc, #24]	; (8001c48 <BSP_LED_Off+0x30>)
 8001c2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001c32:	2201      	movs	r2, #1
 8001c34:	4619      	mov	r1, r3
 8001c36:	f001 f85d 	bl	8002cf4 <HAL_GPIO_WritePin>
}
 8001c3a:	bf00      	nop
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	20000020 	.word	0x20000020
 8001c48:	08007910 	.word	0x08007910

08001c4c <BSP_PB_Init>:
{
	HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
}

void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b088      	sub	sp, #32
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4603      	mov	r3, r0
 8001c54:	460a      	mov	r2, r1
 8001c56:	71fb      	strb	r3, [r7, #7]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	71bb      	strb	r3, [r7, #6]
	GPIO_InitTypeDef GPIO_InitStruct;

	/* Enable the BUTTON Clock */
	KEY_BUTTON_GPIO_CLK_ENABLE();
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	60bb      	str	r3, [r7, #8]
 8001c60:	4b22      	ldr	r3, [pc, #136]	; (8001cec <BSP_PB_Init+0xa0>)
 8001c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c64:	4a21      	ldr	r2, [pc, #132]	; (8001cec <BSP_PB_Init+0xa0>)
 8001c66:	f043 0301 	orr.w	r3, r3, #1
 8001c6a:	6313      	str	r3, [r2, #48]	; 0x30
 8001c6c:	4b1f      	ldr	r3, [pc, #124]	; (8001cec <BSP_PB_Init+0xa0>)
 8001c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c70:	f003 0301 	and.w	r3, r3, #1
 8001c74:	60bb      	str	r3, [r7, #8]
 8001c76:	68bb      	ldr	r3, [r7, #8]

	if(ButtonMode == BUTTON_MODE_GPIO)
 8001c78:	79bb      	ldrb	r3, [r7, #6]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d111      	bne.n	8001ca2 <BSP_PB_Init+0x56>
	{
	/* Configure Button pin as input */
	GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 8001c7e:	2301      	movs	r3, #1
 8001c80:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c82:	2300      	movs	r3, #0
 8001c84:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c86:	2301      	movs	r3, #1
 8001c88:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8001c8e:	79fb      	ldrb	r3, [r7, #7]
 8001c90:	4a17      	ldr	r2, [pc, #92]	; (8001cf0 <BSP_PB_Init+0xa4>)
 8001c92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c96:	f107 020c 	add.w	r2, r7, #12
 8001c9a:	4611      	mov	r1, r2
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f000 fe8d 	bl	80029bc <HAL_GPIO_Init>
	}

	if(ButtonMode == BUTTON_MODE_EXTI)
 8001ca2:	79bb      	ldrb	r3, [r7, #6]
 8001ca4:	2b01      	cmp	r3, #1
 8001ca6:	d11c      	bne.n	8001ce2 <BSP_PB_Init+0x96>
	{
	/* Configure Button pin as input with External interrupt */
	GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 8001ca8:	2301      	movs	r3, #1
 8001caa:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cac:	2300      	movs	r3, #0
 8001cae:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001cb0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001cb4:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8001cb6:	79fb      	ldrb	r3, [r7, #7]
 8001cb8:	4a0d      	ldr	r2, [pc, #52]	; (8001cf0 <BSP_PB_Init+0xa4>)
 8001cba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cbe:	f107 020c 	add.w	r2, r7, #12
 8001cc2:	4611      	mov	r1, r2
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f000 fe79 	bl	80029bc <HAL_GPIO_Init>

	/* Enable and set Button EXTI Interrupt to the lowest priority */
	HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8001cca:	2306      	movs	r3, #6
 8001ccc:	b25b      	sxtb	r3, r3
 8001cce:	2200      	movs	r2, #0
 8001cd0:	210f      	movs	r1, #15
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f000 fe3b 	bl	800294e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8001cd8:	2306      	movs	r3, #6
 8001cda:	b25b      	sxtb	r3, r3
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f000 fe52 	bl	8002986 <HAL_NVIC_EnableIRQ>
	}
}
 8001ce2:	bf00      	nop
 8001ce4:	3720      	adds	r7, #32
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	2000002c 	.word	0x2000002c

08001cf4 <BSP_PB_GetState>:
	HAL_NVIC_DisableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
	HAL_GPIO_DeInit(BUTTON_PORT[Button], gpio_init_structure.Pin);
}

uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	71fb      	strb	r3, [r7, #7]
	return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8001cfe:	79fb      	ldrb	r3, [r7, #7]
 8001d00:	4a06      	ldr	r2, [pc, #24]	; (8001d1c <BSP_PB_GetState+0x28>)
 8001d02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d06:	2201      	movs	r2, #1
 8001d08:	4611      	mov	r1, r2
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f000 ffda 	bl	8002cc4 <HAL_GPIO_ReadPin>
 8001d10:	4603      	mov	r3, r0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3708      	adds	r7, #8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	2000002c 	.word	0x2000002c

08001d20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d24:	4b06      	ldr	r3, [pc, #24]	; (8001d40 <SystemInit+0x20>)
 8001d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d2a:	4a05      	ldr	r2, [pc, #20]	; (8001d40 <SystemInit+0x20>)
 8001d2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d34:	bf00      	nop
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	e000ed00 	.word	0xe000ed00

08001d44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d48:	e7fe      	b.n	8001d48 <NMI_Handler+0x4>

08001d4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d4e:	e7fe      	b.n	8001d4e <HardFault_Handler+0x4>

08001d50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d54:	e7fe      	b.n	8001d54 <MemManage_Handler+0x4>

08001d56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d56:	b480      	push	{r7}
 8001d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d5a:	e7fe      	b.n	8001d5a <BusFault_Handler+0x4>

08001d5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d60:	e7fe      	b.n	8001d60 <UsageFault_Handler+0x4>

08001d62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d62:	b480      	push	{r7}
 8001d64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d74:	bf00      	nop
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr

08001d7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d82:	bf00      	nop
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr

08001d8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d90:	f000 f924 	bl	8001fdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d94:	bf00      	nop
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001d9c:	4802      	ldr	r0, [pc, #8]	; (8001da8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001d9e:	f001 fdde 	bl	800395e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	2000027c 	.word	0x2000027c

08001dac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
	return 1;
 8001db0:	2301      	movs	r3, #1
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <_kill>:

int _kill(int pid, int sig)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001dc6:	f002 fcfd 	bl	80047c4 <__errno>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2216      	movs	r2, #22
 8001dce:	601a      	str	r2, [r3, #0]
	return -1;
 8001dd0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3708      	adds	r7, #8
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}

08001ddc <_exit>:

void _exit (int status)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001de4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f7ff ffe7 	bl	8001dbc <_kill>
	while (1) {}		/* Make sure we hang here */
 8001dee:	e7fe      	b.n	8001dee <_exit+0x12>

08001df0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b086      	sub	sp, #24
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	60f8      	str	r0, [r7, #12]
 8001df8:	60b9      	str	r1, [r7, #8]
 8001dfa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	617b      	str	r3, [r7, #20]
 8001e00:	e00a      	b.n	8001e18 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001e02:	f3af 8000 	nop.w
 8001e06:	4601      	mov	r1, r0
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	1c5a      	adds	r2, r3, #1
 8001e0c:	60ba      	str	r2, [r7, #8]
 8001e0e:	b2ca      	uxtb	r2, r1
 8001e10:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	3301      	adds	r3, #1
 8001e16:	617b      	str	r3, [r7, #20]
 8001e18:	697a      	ldr	r2, [r7, #20]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	dbf0      	blt.n	8001e02 <_read+0x12>
	}

return len;
 8001e20:	687b      	ldr	r3, [r7, #4]
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3718      	adds	r7, #24
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	b086      	sub	sp, #24
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	60f8      	str	r0, [r7, #12]
 8001e32:	60b9      	str	r1, [r7, #8]
 8001e34:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e36:	2300      	movs	r3, #0
 8001e38:	617b      	str	r3, [r7, #20]
 8001e3a:	e009      	b.n	8001e50 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	1c5a      	adds	r2, r3, #1
 8001e40:	60ba      	str	r2, [r7, #8]
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	4618      	mov	r0, r3
 8001e46:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	617b      	str	r3, [r7, #20]
 8001e50:	697a      	ldr	r2, [r7, #20]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	429a      	cmp	r2, r3
 8001e56:	dbf1      	blt.n	8001e3c <_write+0x12>
	}
	return len;
 8001e58:	687b      	ldr	r3, [r7, #4]
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3718      	adds	r7, #24
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <_close>:

int _close(int file)
{
 8001e62:	b480      	push	{r7}
 8001e64:	b083      	sub	sp, #12
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
	return -1;
 8001e6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	370c      	adds	r7, #12
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr

08001e7a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	b083      	sub	sp, #12
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
 8001e82:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e8a:	605a      	str	r2, [r3, #4]
	return 0;
 8001e8c:	2300      	movs	r3, #0
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr

08001e9a <_isatty>:

int _isatty(int file)
{
 8001e9a:	b480      	push	{r7}
 8001e9c:	b083      	sub	sp, #12
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	6078      	str	r0, [r7, #4]
	return 1;
 8001ea2:	2301      	movs	r3, #1
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	370c      	adds	r7, #12
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr

08001eb0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b085      	sub	sp, #20
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	60f8      	str	r0, [r7, #12]
 8001eb8:	60b9      	str	r1, [r7, #8]
 8001eba:	607a      	str	r2, [r7, #4]
	return 0;
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3714      	adds	r7, #20
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
	...

08001ecc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b086      	sub	sp, #24
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ed4:	4a14      	ldr	r2, [pc, #80]	; (8001f28 <_sbrk+0x5c>)
 8001ed6:	4b15      	ldr	r3, [pc, #84]	; (8001f2c <_sbrk+0x60>)
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ee0:	4b13      	ldr	r3, [pc, #76]	; (8001f30 <_sbrk+0x64>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d102      	bne.n	8001eee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ee8:	4b11      	ldr	r3, [pc, #68]	; (8001f30 <_sbrk+0x64>)
 8001eea:	4a12      	ldr	r2, [pc, #72]	; (8001f34 <_sbrk+0x68>)
 8001eec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001eee:	4b10      	ldr	r3, [pc, #64]	; (8001f30 <_sbrk+0x64>)
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4413      	add	r3, r2
 8001ef6:	693a      	ldr	r2, [r7, #16]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d207      	bcs.n	8001f0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001efc:	f002 fc62 	bl	80047c4 <__errno>
 8001f00:	4603      	mov	r3, r0
 8001f02:	220c      	movs	r2, #12
 8001f04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f0a:	e009      	b.n	8001f20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f0c:	4b08      	ldr	r3, [pc, #32]	; (8001f30 <_sbrk+0x64>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f12:	4b07      	ldr	r3, [pc, #28]	; (8001f30 <_sbrk+0x64>)
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4413      	add	r3, r2
 8001f1a:	4a05      	ldr	r2, [pc, #20]	; (8001f30 <_sbrk+0x64>)
 8001f1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3718      	adds	r7, #24
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	20020000 	.word	0x20020000
 8001f2c:	00000400 	.word	0x00000400
 8001f30:	20000270 	.word	0x20000270
 8001f34:	20000370 	.word	0x20000370

08001f38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f3c:	4b0e      	ldr	r3, [pc, #56]	; (8001f78 <HAL_Init+0x40>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a0d      	ldr	r2, [pc, #52]	; (8001f78 <HAL_Init+0x40>)
 8001f42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f48:	4b0b      	ldr	r3, [pc, #44]	; (8001f78 <HAL_Init+0x40>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a0a      	ldr	r2, [pc, #40]	; (8001f78 <HAL_Init+0x40>)
 8001f4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f54:	4b08      	ldr	r3, [pc, #32]	; (8001f78 <HAL_Init+0x40>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a07      	ldr	r2, [pc, #28]	; (8001f78 <HAL_Init+0x40>)
 8001f5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f60:	2003      	movs	r0, #3
 8001f62:	f000 fce9 	bl	8002938 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f66:	200f      	movs	r0, #15
 8001f68:	f000 f808 	bl	8001f7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f6c:	f000 fedc 	bl	8002d28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	40023c00 	.word	0x40023c00

08001f7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f84:	4b12      	ldr	r3, [pc, #72]	; (8001fd0 <HAL_InitTick+0x54>)
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	4b12      	ldr	r3, [pc, #72]	; (8001fd4 <HAL_InitTick+0x58>)
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f92:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f000 fd01 	bl	80029a2 <HAL_SYSTICK_Config>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e00e      	b.n	8001fc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2b0f      	cmp	r3, #15
 8001fae:	d80a      	bhi.n	8001fc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	6879      	ldr	r1, [r7, #4]
 8001fb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001fb8:	f000 fcc9 	bl	800294e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fbc:	4a06      	ldr	r2, [pc, #24]	; (8001fd8 <HAL_InitTick+0x5c>)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	e000      	b.n	8001fc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3708      	adds	r7, #8
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	20000030 	.word	0x20000030
 8001fd4:	20000038 	.word	0x20000038
 8001fd8:	20000034 	.word	0x20000034

08001fdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fe0:	4b06      	ldr	r3, [pc, #24]	; (8001ffc <HAL_IncTick+0x20>)
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	4b06      	ldr	r3, [pc, #24]	; (8002000 <HAL_IncTick+0x24>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4413      	add	r3, r2
 8001fec:	4a04      	ldr	r2, [pc, #16]	; (8002000 <HAL_IncTick+0x24>)
 8001fee:	6013      	str	r3, [r2, #0]
}
 8001ff0:	bf00      	nop
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	20000038 	.word	0x20000038
 8002000:	20000274 	.word	0x20000274

08002004 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  return uwTick;
 8002008:	4b03      	ldr	r3, [pc, #12]	; (8002018 <HAL_GetTick+0x14>)
 800200a:	681b      	ldr	r3, [r3, #0]
}
 800200c:	4618      	mov	r0, r3
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	20000274 	.word	0x20000274

0800201c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002024:	2300      	movs	r3, #0
 8002026:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d101      	bne.n	8002032 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e033      	b.n	800209a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002036:	2b00      	cmp	r3, #0
 8002038:	d109      	bne.n	800204e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f000 fe9c 	bl	8002d78 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2200      	movs	r2, #0
 8002044:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2200      	movs	r2, #0
 800204a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002052:	f003 0310 	and.w	r3, r3, #16
 8002056:	2b00      	cmp	r3, #0
 8002058:	d118      	bne.n	800208c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002062:	f023 0302 	bic.w	r3, r3, #2
 8002066:	f043 0202 	orr.w	r2, r3, #2
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f000 fa96 	bl	80025a0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2200      	movs	r2, #0
 8002078:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207e:	f023 0303 	bic.w	r3, r3, #3
 8002082:	f043 0201 	orr.w	r2, r3, #1
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	641a      	str	r2, [r3, #64]	; 0x40
 800208a:	e001      	b.n	8002090 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002098:	7bfb      	ldrb	r3, [r7, #15]
}
 800209a:	4618      	mov	r0, r3
 800209c:	3710      	adds	r7, #16
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
	...

080020a4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80020ac:	2300      	movs	r3, #0
 80020ae:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d101      	bne.n	80020be <HAL_ADC_Start+0x1a>
 80020ba:	2302      	movs	r3, #2
 80020bc:	e097      	b.n	80021ee <HAL_ADC_Start+0x14a>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2201      	movs	r2, #1
 80020c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	f003 0301 	and.w	r3, r3, #1
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d018      	beq.n	8002106 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	689a      	ldr	r2, [r3, #8]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f042 0201 	orr.w	r2, r2, #1
 80020e2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020e4:	4b45      	ldr	r3, [pc, #276]	; (80021fc <HAL_ADC_Start+0x158>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a45      	ldr	r2, [pc, #276]	; (8002200 <HAL_ADC_Start+0x15c>)
 80020ea:	fba2 2303 	umull	r2, r3, r2, r3
 80020ee:	0c9a      	lsrs	r2, r3, #18
 80020f0:	4613      	mov	r3, r2
 80020f2:	005b      	lsls	r3, r3, #1
 80020f4:	4413      	add	r3, r2
 80020f6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80020f8:	e002      	b.n	8002100 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	3b01      	subs	r3, #1
 80020fe:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d1f9      	bne.n	80020fa <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	f003 0301 	and.w	r3, r3, #1
 8002110:	2b01      	cmp	r3, #1
 8002112:	d15f      	bne.n	80021d4 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002118:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800211c:	f023 0301 	bic.w	r3, r3, #1
 8002120:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002132:	2b00      	cmp	r3, #0
 8002134:	d007      	beq.n	8002146 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800213e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800214e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002152:	d106      	bne.n	8002162 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002158:	f023 0206 	bic.w	r2, r3, #6
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	645a      	str	r2, [r3, #68]	; 0x44
 8002160:	e002      	b.n	8002168 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2200      	movs	r2, #0
 800216c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002170:	4b24      	ldr	r3, [pc, #144]	; (8002204 <HAL_ADC_Start+0x160>)
 8002172:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800217c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f003 031f 	and.w	r3, r3, #31
 8002186:	2b00      	cmp	r3, #0
 8002188:	d10f      	bne.n	80021aa <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d129      	bne.n	80021ec <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	689a      	ldr	r2, [r3, #8]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80021a6:	609a      	str	r2, [r3, #8]
 80021a8:	e020      	b.n	80021ec <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a16      	ldr	r2, [pc, #88]	; (8002208 <HAL_ADC_Start+0x164>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d11b      	bne.n	80021ec <HAL_ADC_Start+0x148>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d114      	bne.n	80021ec <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	689a      	ldr	r2, [r3, #8]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80021d0:	609a      	str	r2, [r3, #8]
 80021d2:	e00b      	b.n	80021ec <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d8:	f043 0210 	orr.w	r2, r3, #16
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021e4:	f043 0201 	orr.w	r2, r3, #1
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80021ec:	2300      	movs	r3, #0
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3714      	adds	r7, #20
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	20000030 	.word	0x20000030
 8002200:	431bde83 	.word	0x431bde83
 8002204:	40012300 	.word	0x40012300
 8002208:	40012000 	.word	0x40012000

0800220c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002216:	2300      	movs	r3, #0
 8002218:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002224:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002228:	d113      	bne.n	8002252 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002234:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002238:	d10b      	bne.n	8002252 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223e:	f043 0220 	orr.w	r2, r3, #32
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800224e:	2301      	movs	r3, #1
 8002250:	e063      	b.n	800231a <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002252:	f7ff fed7 	bl	8002004 <HAL_GetTick>
 8002256:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002258:	e021      	b.n	800229e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002260:	d01d      	beq.n	800229e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d007      	beq.n	8002278 <HAL_ADC_PollForConversion+0x6c>
 8002268:	f7ff fecc 	bl	8002004 <HAL_GetTick>
 800226c:	4602      	mov	r2, r0
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	683a      	ldr	r2, [r7, #0]
 8002274:	429a      	cmp	r2, r3
 8002276:	d212      	bcs.n	800229e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0302 	and.w	r3, r3, #2
 8002282:	2b02      	cmp	r3, #2
 8002284:	d00b      	beq.n	800229e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228a:	f043 0204 	orr.w	r2, r3, #4
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800229a:	2303      	movs	r3, #3
 800229c:	e03d      	b.n	800231a <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0302 	and.w	r3, r3, #2
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	d1d6      	bne.n	800225a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f06f 0212 	mvn.w	r2, #18
 80022b4:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ba:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d123      	bne.n	8002318 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d11f      	bne.n	8002318 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022de:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d006      	beq.n	80022f4 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d111      	bne.n	8002318 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002304:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d105      	bne.n	8002318 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002310:	f043 0201 	orr.w	r2, r3, #1
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002318:	2300      	movs	r3, #0
}
 800231a:	4618      	mov	r0, r3
 800231c:	3710      	adds	r7, #16
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}

08002322 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002322:	b480      	push	{r7}
 8002324:	b083      	sub	sp, #12
 8002326:	af00      	add	r7, sp, #0
 8002328:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002330:	4618      	mov	r0, r3
 8002332:	370c      	adds	r7, #12
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr

0800233c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800233c:	b480      	push	{r7}
 800233e:	b085      	sub	sp, #20
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002346:	2300      	movs	r3, #0
 8002348:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002350:	2b01      	cmp	r3, #1
 8002352:	d101      	bne.n	8002358 <HAL_ADC_ConfigChannel+0x1c>
 8002354:	2302      	movs	r3, #2
 8002356:	e113      	b.n	8002580 <HAL_ADC_ConfigChannel+0x244>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2201      	movs	r2, #1
 800235c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2b09      	cmp	r3, #9
 8002366:	d925      	bls.n	80023b4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	68d9      	ldr	r1, [r3, #12]
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	b29b      	uxth	r3, r3
 8002374:	461a      	mov	r2, r3
 8002376:	4613      	mov	r3, r2
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	4413      	add	r3, r2
 800237c:	3b1e      	subs	r3, #30
 800237e:	2207      	movs	r2, #7
 8002380:	fa02 f303 	lsl.w	r3, r2, r3
 8002384:	43da      	mvns	r2, r3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	400a      	ands	r2, r1
 800238c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	68d9      	ldr	r1, [r3, #12]
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	689a      	ldr	r2, [r3, #8]
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	b29b      	uxth	r3, r3
 800239e:	4618      	mov	r0, r3
 80023a0:	4603      	mov	r3, r0
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	4403      	add	r3, r0
 80023a6:	3b1e      	subs	r3, #30
 80023a8:	409a      	lsls	r2, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	430a      	orrs	r2, r1
 80023b0:	60da      	str	r2, [r3, #12]
 80023b2:	e022      	b.n	80023fa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	6919      	ldr	r1, [r3, #16]
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	b29b      	uxth	r3, r3
 80023c0:	461a      	mov	r2, r3
 80023c2:	4613      	mov	r3, r2
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	4413      	add	r3, r2
 80023c8:	2207      	movs	r2, #7
 80023ca:	fa02 f303 	lsl.w	r3, r2, r3
 80023ce:	43da      	mvns	r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	400a      	ands	r2, r1
 80023d6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	6919      	ldr	r1, [r3, #16]
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	689a      	ldr	r2, [r3, #8]
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	b29b      	uxth	r3, r3
 80023e8:	4618      	mov	r0, r3
 80023ea:	4603      	mov	r3, r0
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	4403      	add	r3, r0
 80023f0:	409a      	lsls	r2, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	430a      	orrs	r2, r1
 80023f8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	2b06      	cmp	r3, #6
 8002400:	d824      	bhi.n	800244c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	685a      	ldr	r2, [r3, #4]
 800240c:	4613      	mov	r3, r2
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	4413      	add	r3, r2
 8002412:	3b05      	subs	r3, #5
 8002414:	221f      	movs	r2, #31
 8002416:	fa02 f303 	lsl.w	r3, r2, r3
 800241a:	43da      	mvns	r2, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	400a      	ands	r2, r1
 8002422:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	b29b      	uxth	r3, r3
 8002430:	4618      	mov	r0, r3
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	685a      	ldr	r2, [r3, #4]
 8002436:	4613      	mov	r3, r2
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	4413      	add	r3, r2
 800243c:	3b05      	subs	r3, #5
 800243e:	fa00 f203 	lsl.w	r2, r0, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	430a      	orrs	r2, r1
 8002448:	635a      	str	r2, [r3, #52]	; 0x34
 800244a:	e04c      	b.n	80024e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	2b0c      	cmp	r3, #12
 8002452:	d824      	bhi.n	800249e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685a      	ldr	r2, [r3, #4]
 800245e:	4613      	mov	r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	4413      	add	r3, r2
 8002464:	3b23      	subs	r3, #35	; 0x23
 8002466:	221f      	movs	r2, #31
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	43da      	mvns	r2, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	400a      	ands	r2, r1
 8002474:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	b29b      	uxth	r3, r3
 8002482:	4618      	mov	r0, r3
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685a      	ldr	r2, [r3, #4]
 8002488:	4613      	mov	r3, r2
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	4413      	add	r3, r2
 800248e:	3b23      	subs	r3, #35	; 0x23
 8002490:	fa00 f203 	lsl.w	r2, r0, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	430a      	orrs	r2, r1
 800249a:	631a      	str	r2, [r3, #48]	; 0x30
 800249c:	e023      	b.n	80024e6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685a      	ldr	r2, [r3, #4]
 80024a8:	4613      	mov	r3, r2
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	4413      	add	r3, r2
 80024ae:	3b41      	subs	r3, #65	; 0x41
 80024b0:	221f      	movs	r2, #31
 80024b2:	fa02 f303 	lsl.w	r3, r2, r3
 80024b6:	43da      	mvns	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	400a      	ands	r2, r1
 80024be:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	4618      	mov	r0, r3
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	685a      	ldr	r2, [r3, #4]
 80024d2:	4613      	mov	r3, r2
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	4413      	add	r3, r2
 80024d8:	3b41      	subs	r3, #65	; 0x41
 80024da:	fa00 f203 	lsl.w	r2, r0, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	430a      	orrs	r2, r1
 80024e4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024e6:	4b29      	ldr	r3, [pc, #164]	; (800258c <HAL_ADC_ConfigChannel+0x250>)
 80024e8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a28      	ldr	r2, [pc, #160]	; (8002590 <HAL_ADC_ConfigChannel+0x254>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d10f      	bne.n	8002514 <HAL_ADC_ConfigChannel+0x1d8>
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2b12      	cmp	r3, #18
 80024fa:	d10b      	bne.n	8002514 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a1d      	ldr	r2, [pc, #116]	; (8002590 <HAL_ADC_ConfigChannel+0x254>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d12b      	bne.n	8002576 <HAL_ADC_ConfigChannel+0x23a>
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a1c      	ldr	r2, [pc, #112]	; (8002594 <HAL_ADC_ConfigChannel+0x258>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d003      	beq.n	8002530 <HAL_ADC_ConfigChannel+0x1f4>
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	2b11      	cmp	r3, #17
 800252e:	d122      	bne.n	8002576 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a11      	ldr	r2, [pc, #68]	; (8002594 <HAL_ADC_ConfigChannel+0x258>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d111      	bne.n	8002576 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002552:	4b11      	ldr	r3, [pc, #68]	; (8002598 <HAL_ADC_ConfigChannel+0x25c>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a11      	ldr	r2, [pc, #68]	; (800259c <HAL_ADC_ConfigChannel+0x260>)
 8002558:	fba2 2303 	umull	r2, r3, r2, r3
 800255c:	0c9a      	lsrs	r2, r3, #18
 800255e:	4613      	mov	r3, r2
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	4413      	add	r3, r2
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002568:	e002      	b.n	8002570 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	3b01      	subs	r3, #1
 800256e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d1f9      	bne.n	800256a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2200      	movs	r2, #0
 800257a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800257e:	2300      	movs	r3, #0
}
 8002580:	4618      	mov	r0, r3
 8002582:	3714      	adds	r7, #20
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr
 800258c:	40012300 	.word	0x40012300
 8002590:	40012000 	.word	0x40012000
 8002594:	10000012 	.word	0x10000012
 8002598:	20000030 	.word	0x20000030
 800259c:	431bde83 	.word	0x431bde83

080025a0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b085      	sub	sp, #20
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025a8:	4b79      	ldr	r3, [pc, #484]	; (8002790 <ADC_Init+0x1f0>)
 80025aa:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	685a      	ldr	r2, [r3, #4]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	431a      	orrs	r2, r3
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	685a      	ldr	r2, [r3, #4]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80025d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	6859      	ldr	r1, [r3, #4]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	691b      	ldr	r3, [r3, #16]
 80025e0:	021a      	lsls	r2, r3, #8
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	430a      	orrs	r2, r1
 80025e8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	685a      	ldr	r2, [r3, #4]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80025f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	6859      	ldr	r1, [r3, #4]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	689a      	ldr	r2, [r3, #8]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	430a      	orrs	r2, r1
 800260a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	689a      	ldr	r2, [r3, #8]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800261a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	6899      	ldr	r1, [r3, #8]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	68da      	ldr	r2, [r3, #12]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	430a      	orrs	r2, r1
 800262c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002632:	4a58      	ldr	r2, [pc, #352]	; (8002794 <ADC_Init+0x1f4>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d022      	beq.n	800267e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	689a      	ldr	r2, [r3, #8]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002646:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	6899      	ldr	r1, [r3, #8]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	430a      	orrs	r2, r1
 8002658:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	689a      	ldr	r2, [r3, #8]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002668:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	6899      	ldr	r1, [r3, #8]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	430a      	orrs	r2, r1
 800267a:	609a      	str	r2, [r3, #8]
 800267c:	e00f      	b.n	800269e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	689a      	ldr	r2, [r3, #8]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800268c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	689a      	ldr	r2, [r3, #8]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800269c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	689a      	ldr	r2, [r3, #8]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f022 0202 	bic.w	r2, r2, #2
 80026ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	6899      	ldr	r1, [r3, #8]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	7e1b      	ldrb	r3, [r3, #24]
 80026b8:	005a      	lsls	r2, r3, #1
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	430a      	orrs	r2, r1
 80026c0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d01b      	beq.n	8002704 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	685a      	ldr	r2, [r3, #4]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80026da:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	685a      	ldr	r2, [r3, #4]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80026ea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	6859      	ldr	r1, [r3, #4]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f6:	3b01      	subs	r3, #1
 80026f8:	035a      	lsls	r2, r3, #13
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	430a      	orrs	r2, r1
 8002700:	605a      	str	r2, [r3, #4]
 8002702:	e007      	b.n	8002714 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	685a      	ldr	r2, [r3, #4]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002712:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002722:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	69db      	ldr	r3, [r3, #28]
 800272e:	3b01      	subs	r3, #1
 8002730:	051a      	lsls	r2, r3, #20
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	430a      	orrs	r2, r1
 8002738:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	689a      	ldr	r2, [r3, #8]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002748:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	6899      	ldr	r1, [r3, #8]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002756:	025a      	lsls	r2, r3, #9
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	430a      	orrs	r2, r1
 800275e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	689a      	ldr	r2, [r3, #8]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800276e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	6899      	ldr	r1, [r3, #8]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	695b      	ldr	r3, [r3, #20]
 800277a:	029a      	lsls	r2, r3, #10
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	430a      	orrs	r2, r1
 8002782:	609a      	str	r2, [r3, #8]
}
 8002784:	bf00      	nop
 8002786:	3714      	adds	r7, #20
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr
 8002790:	40012300 	.word	0x40012300
 8002794:	0f000001 	.word	0x0f000001

08002798 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002798:	b480      	push	{r7}
 800279a:	b085      	sub	sp, #20
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f003 0307 	and.w	r3, r3, #7
 80027a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027a8:	4b0c      	ldr	r3, [pc, #48]	; (80027dc <__NVIC_SetPriorityGrouping+0x44>)
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027ae:	68ba      	ldr	r2, [r7, #8]
 80027b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027b4:	4013      	ands	r3, r2
 80027b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027ca:	4a04      	ldr	r2, [pc, #16]	; (80027dc <__NVIC_SetPriorityGrouping+0x44>)
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	60d3      	str	r3, [r2, #12]
}
 80027d0:	bf00      	nop
 80027d2:	3714      	adds	r7, #20
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr
 80027dc:	e000ed00 	.word	0xe000ed00

080027e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027e4:	4b04      	ldr	r3, [pc, #16]	; (80027f8 <__NVIC_GetPriorityGrouping+0x18>)
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	0a1b      	lsrs	r3, r3, #8
 80027ea:	f003 0307 	and.w	r3, r3, #7
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	46bd      	mov	sp, r7
 80027f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f6:	4770      	bx	lr
 80027f8:	e000ed00 	.word	0xe000ed00

080027fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	4603      	mov	r3, r0
 8002804:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280a:	2b00      	cmp	r3, #0
 800280c:	db0b      	blt.n	8002826 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800280e:	79fb      	ldrb	r3, [r7, #7]
 8002810:	f003 021f 	and.w	r2, r3, #31
 8002814:	4907      	ldr	r1, [pc, #28]	; (8002834 <__NVIC_EnableIRQ+0x38>)
 8002816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281a:	095b      	lsrs	r3, r3, #5
 800281c:	2001      	movs	r0, #1
 800281e:	fa00 f202 	lsl.w	r2, r0, r2
 8002822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002826:	bf00      	nop
 8002828:	370c      	adds	r7, #12
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	e000e100 	.word	0xe000e100

08002838 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002838:	b480      	push	{r7}
 800283a:	b083      	sub	sp, #12
 800283c:	af00      	add	r7, sp, #0
 800283e:	4603      	mov	r3, r0
 8002840:	6039      	str	r1, [r7, #0]
 8002842:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002844:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002848:	2b00      	cmp	r3, #0
 800284a:	db0a      	blt.n	8002862 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	b2da      	uxtb	r2, r3
 8002850:	490c      	ldr	r1, [pc, #48]	; (8002884 <__NVIC_SetPriority+0x4c>)
 8002852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002856:	0112      	lsls	r2, r2, #4
 8002858:	b2d2      	uxtb	r2, r2
 800285a:	440b      	add	r3, r1
 800285c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002860:	e00a      	b.n	8002878 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	b2da      	uxtb	r2, r3
 8002866:	4908      	ldr	r1, [pc, #32]	; (8002888 <__NVIC_SetPriority+0x50>)
 8002868:	79fb      	ldrb	r3, [r7, #7]
 800286a:	f003 030f 	and.w	r3, r3, #15
 800286e:	3b04      	subs	r3, #4
 8002870:	0112      	lsls	r2, r2, #4
 8002872:	b2d2      	uxtb	r2, r2
 8002874:	440b      	add	r3, r1
 8002876:	761a      	strb	r2, [r3, #24]
}
 8002878:	bf00      	nop
 800287a:	370c      	adds	r7, #12
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr
 8002884:	e000e100 	.word	0xe000e100
 8002888:	e000ed00 	.word	0xe000ed00

0800288c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800288c:	b480      	push	{r7}
 800288e:	b089      	sub	sp, #36	; 0x24
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	f003 0307 	and.w	r3, r3, #7
 800289e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028a0:	69fb      	ldr	r3, [r7, #28]
 80028a2:	f1c3 0307 	rsb	r3, r3, #7
 80028a6:	2b04      	cmp	r3, #4
 80028a8:	bf28      	it	cs
 80028aa:	2304      	movcs	r3, #4
 80028ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	3304      	adds	r3, #4
 80028b2:	2b06      	cmp	r3, #6
 80028b4:	d902      	bls.n	80028bc <NVIC_EncodePriority+0x30>
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	3b03      	subs	r3, #3
 80028ba:	e000      	b.n	80028be <NVIC_EncodePriority+0x32>
 80028bc:	2300      	movs	r3, #0
 80028be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ca:	43da      	mvns	r2, r3
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	401a      	ands	r2, r3
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028d4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	fa01 f303 	lsl.w	r3, r1, r3
 80028de:	43d9      	mvns	r1, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028e4:	4313      	orrs	r3, r2
         );
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3724      	adds	r7, #36	; 0x24
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr
	...

080028f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	3b01      	subs	r3, #1
 8002900:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002904:	d301      	bcc.n	800290a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002906:	2301      	movs	r3, #1
 8002908:	e00f      	b.n	800292a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800290a:	4a0a      	ldr	r2, [pc, #40]	; (8002934 <SysTick_Config+0x40>)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	3b01      	subs	r3, #1
 8002910:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002912:	210f      	movs	r1, #15
 8002914:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002918:	f7ff ff8e 	bl	8002838 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800291c:	4b05      	ldr	r3, [pc, #20]	; (8002934 <SysTick_Config+0x40>)
 800291e:	2200      	movs	r2, #0
 8002920:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002922:	4b04      	ldr	r3, [pc, #16]	; (8002934 <SysTick_Config+0x40>)
 8002924:	2207      	movs	r2, #7
 8002926:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002928:	2300      	movs	r3, #0
}
 800292a:	4618      	mov	r0, r3
 800292c:	3708      	adds	r7, #8
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	e000e010 	.word	0xe000e010

08002938 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b082      	sub	sp, #8
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002940:	6878      	ldr	r0, [r7, #4]
 8002942:	f7ff ff29 	bl	8002798 <__NVIC_SetPriorityGrouping>
}
 8002946:	bf00      	nop
 8002948:	3708      	adds	r7, #8
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}

0800294e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800294e:	b580      	push	{r7, lr}
 8002950:	b086      	sub	sp, #24
 8002952:	af00      	add	r7, sp, #0
 8002954:	4603      	mov	r3, r0
 8002956:	60b9      	str	r1, [r7, #8]
 8002958:	607a      	str	r2, [r7, #4]
 800295a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800295c:	2300      	movs	r3, #0
 800295e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002960:	f7ff ff3e 	bl	80027e0 <__NVIC_GetPriorityGrouping>
 8002964:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	68b9      	ldr	r1, [r7, #8]
 800296a:	6978      	ldr	r0, [r7, #20]
 800296c:	f7ff ff8e 	bl	800288c <NVIC_EncodePriority>
 8002970:	4602      	mov	r2, r0
 8002972:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002976:	4611      	mov	r1, r2
 8002978:	4618      	mov	r0, r3
 800297a:	f7ff ff5d 	bl	8002838 <__NVIC_SetPriority>
}
 800297e:	bf00      	nop
 8002980:	3718      	adds	r7, #24
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}

08002986 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002986:	b580      	push	{r7, lr}
 8002988:	b082      	sub	sp, #8
 800298a:	af00      	add	r7, sp, #0
 800298c:	4603      	mov	r3, r0
 800298e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002994:	4618      	mov	r0, r3
 8002996:	f7ff ff31 	bl	80027fc <__NVIC_EnableIRQ>
}
 800299a:	bf00      	nop
 800299c:	3708      	adds	r7, #8
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029a2:	b580      	push	{r7, lr}
 80029a4:	b082      	sub	sp, #8
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	f7ff ffa2 	bl	80028f4 <SysTick_Config>
 80029b0:	4603      	mov	r3, r0
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3708      	adds	r7, #8
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
	...

080029bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029bc:	b480      	push	{r7}
 80029be:	b089      	sub	sp, #36	; 0x24
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029c6:	2300      	movs	r3, #0
 80029c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029ca:	2300      	movs	r3, #0
 80029cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80029ce:	2300      	movs	r3, #0
 80029d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029d2:	2300      	movs	r3, #0
 80029d4:	61fb      	str	r3, [r7, #28]
 80029d6:	e159      	b.n	8002c8c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029d8:	2201      	movs	r2, #1
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	fa02 f303 	lsl.w	r3, r2, r3
 80029e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	697a      	ldr	r2, [r7, #20]
 80029e8:	4013      	ands	r3, r2
 80029ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80029ec:	693a      	ldr	r2, [r7, #16]
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	f040 8148 	bne.w	8002c86 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	f003 0303 	and.w	r3, r3, #3
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d005      	beq.n	8002a0e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d130      	bne.n	8002a70 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	005b      	lsls	r3, r3, #1
 8002a18:	2203      	movs	r2, #3
 8002a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1e:	43db      	mvns	r3, r3
 8002a20:	69ba      	ldr	r2, [r7, #24]
 8002a22:	4013      	ands	r3, r2
 8002a24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	68da      	ldr	r2, [r3, #12]
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	005b      	lsls	r3, r3, #1
 8002a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	69ba      	ldr	r2, [r7, #24]
 8002a3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a44:	2201      	movs	r2, #1
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4c:	43db      	mvns	r3, r3
 8002a4e:	69ba      	ldr	r2, [r7, #24]
 8002a50:	4013      	ands	r3, r2
 8002a52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	091b      	lsrs	r3, r3, #4
 8002a5a:	f003 0201 	and.w	r2, r3, #1
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	fa02 f303 	lsl.w	r3, r2, r3
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	69ba      	ldr	r2, [r7, #24]
 8002a6e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f003 0303 	and.w	r3, r3, #3
 8002a78:	2b03      	cmp	r3, #3
 8002a7a:	d017      	beq.n	8002aac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	005b      	lsls	r3, r3, #1
 8002a86:	2203      	movs	r2, #3
 8002a88:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8c:	43db      	mvns	r3, r3
 8002a8e:	69ba      	ldr	r2, [r7, #24]
 8002a90:	4013      	ands	r3, r2
 8002a92:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	689a      	ldr	r2, [r3, #8]
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa0:	69ba      	ldr	r2, [r7, #24]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f003 0303 	and.w	r3, r3, #3
 8002ab4:	2b02      	cmp	r3, #2
 8002ab6:	d123      	bne.n	8002b00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	08da      	lsrs	r2, r3, #3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	3208      	adds	r2, #8
 8002ac0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ac4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	f003 0307 	and.w	r3, r3, #7
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	220f      	movs	r2, #15
 8002ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad4:	43db      	mvns	r3, r3
 8002ad6:	69ba      	ldr	r2, [r7, #24]
 8002ad8:	4013      	ands	r3, r2
 8002ada:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	691a      	ldr	r2, [r3, #16]
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	f003 0307 	and.w	r3, r3, #7
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aec:	69ba      	ldr	r2, [r7, #24]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	08da      	lsrs	r2, r3, #3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	3208      	adds	r2, #8
 8002afa:	69b9      	ldr	r1, [r7, #24]
 8002afc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	005b      	lsls	r3, r3, #1
 8002b0a:	2203      	movs	r2, #3
 8002b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b10:	43db      	mvns	r3, r3
 8002b12:	69ba      	ldr	r2, [r7, #24]
 8002b14:	4013      	ands	r3, r2
 8002b16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f003 0203 	and.w	r2, r3, #3
 8002b20:	69fb      	ldr	r3, [r7, #28]
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	f000 80a2 	beq.w	8002c86 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b42:	2300      	movs	r3, #0
 8002b44:	60fb      	str	r3, [r7, #12]
 8002b46:	4b57      	ldr	r3, [pc, #348]	; (8002ca4 <HAL_GPIO_Init+0x2e8>)
 8002b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b4a:	4a56      	ldr	r2, [pc, #344]	; (8002ca4 <HAL_GPIO_Init+0x2e8>)
 8002b4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b50:	6453      	str	r3, [r2, #68]	; 0x44
 8002b52:	4b54      	ldr	r3, [pc, #336]	; (8002ca4 <HAL_GPIO_Init+0x2e8>)
 8002b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b5a:	60fb      	str	r3, [r7, #12]
 8002b5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b5e:	4a52      	ldr	r2, [pc, #328]	; (8002ca8 <HAL_GPIO_Init+0x2ec>)
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	089b      	lsrs	r3, r3, #2
 8002b64:	3302      	adds	r3, #2
 8002b66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	f003 0303 	and.w	r3, r3, #3
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	220f      	movs	r2, #15
 8002b76:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7a:	43db      	mvns	r3, r3
 8002b7c:	69ba      	ldr	r2, [r7, #24]
 8002b7e:	4013      	ands	r3, r2
 8002b80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a49      	ldr	r2, [pc, #292]	; (8002cac <HAL_GPIO_Init+0x2f0>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d019      	beq.n	8002bbe <HAL_GPIO_Init+0x202>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a48      	ldr	r2, [pc, #288]	; (8002cb0 <HAL_GPIO_Init+0x2f4>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d013      	beq.n	8002bba <HAL_GPIO_Init+0x1fe>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a47      	ldr	r2, [pc, #284]	; (8002cb4 <HAL_GPIO_Init+0x2f8>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d00d      	beq.n	8002bb6 <HAL_GPIO_Init+0x1fa>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4a46      	ldr	r2, [pc, #280]	; (8002cb8 <HAL_GPIO_Init+0x2fc>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d007      	beq.n	8002bb2 <HAL_GPIO_Init+0x1f6>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4a45      	ldr	r2, [pc, #276]	; (8002cbc <HAL_GPIO_Init+0x300>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d101      	bne.n	8002bae <HAL_GPIO_Init+0x1f2>
 8002baa:	2304      	movs	r3, #4
 8002bac:	e008      	b.n	8002bc0 <HAL_GPIO_Init+0x204>
 8002bae:	2307      	movs	r3, #7
 8002bb0:	e006      	b.n	8002bc0 <HAL_GPIO_Init+0x204>
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e004      	b.n	8002bc0 <HAL_GPIO_Init+0x204>
 8002bb6:	2302      	movs	r3, #2
 8002bb8:	e002      	b.n	8002bc0 <HAL_GPIO_Init+0x204>
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e000      	b.n	8002bc0 <HAL_GPIO_Init+0x204>
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	69fa      	ldr	r2, [r7, #28]
 8002bc2:	f002 0203 	and.w	r2, r2, #3
 8002bc6:	0092      	lsls	r2, r2, #2
 8002bc8:	4093      	lsls	r3, r2
 8002bca:	69ba      	ldr	r2, [r7, #24]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bd0:	4935      	ldr	r1, [pc, #212]	; (8002ca8 <HAL_GPIO_Init+0x2ec>)
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	089b      	lsrs	r3, r3, #2
 8002bd6:	3302      	adds	r3, #2
 8002bd8:	69ba      	ldr	r2, [r7, #24]
 8002bda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002bde:	4b38      	ldr	r3, [pc, #224]	; (8002cc0 <HAL_GPIO_Init+0x304>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	43db      	mvns	r3, r3
 8002be8:	69ba      	ldr	r2, [r7, #24]
 8002bea:	4013      	ands	r3, r2
 8002bec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d003      	beq.n	8002c02 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002bfa:	69ba      	ldr	r2, [r7, #24]
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c02:	4a2f      	ldr	r2, [pc, #188]	; (8002cc0 <HAL_GPIO_Init+0x304>)
 8002c04:	69bb      	ldr	r3, [r7, #24]
 8002c06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c08:	4b2d      	ldr	r3, [pc, #180]	; (8002cc0 <HAL_GPIO_Init+0x304>)
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	43db      	mvns	r3, r3
 8002c12:	69ba      	ldr	r2, [r7, #24]
 8002c14:	4013      	ands	r3, r2
 8002c16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d003      	beq.n	8002c2c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002c24:	69ba      	ldr	r2, [r7, #24]
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c2c:	4a24      	ldr	r2, [pc, #144]	; (8002cc0 <HAL_GPIO_Init+0x304>)
 8002c2e:	69bb      	ldr	r3, [r7, #24]
 8002c30:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c32:	4b23      	ldr	r3, [pc, #140]	; (8002cc0 <HAL_GPIO_Init+0x304>)
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	43db      	mvns	r3, r3
 8002c3c:	69ba      	ldr	r2, [r7, #24]
 8002c3e:	4013      	ands	r3, r2
 8002c40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d003      	beq.n	8002c56 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002c4e:	69ba      	ldr	r2, [r7, #24]
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c56:	4a1a      	ldr	r2, [pc, #104]	; (8002cc0 <HAL_GPIO_Init+0x304>)
 8002c58:	69bb      	ldr	r3, [r7, #24]
 8002c5a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c5c:	4b18      	ldr	r3, [pc, #96]	; (8002cc0 <HAL_GPIO_Init+0x304>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	43db      	mvns	r3, r3
 8002c66:	69ba      	ldr	r2, [r7, #24]
 8002c68:	4013      	ands	r3, r2
 8002c6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d003      	beq.n	8002c80 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002c78:	69ba      	ldr	r2, [r7, #24]
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c80:	4a0f      	ldr	r2, [pc, #60]	; (8002cc0 <HAL_GPIO_Init+0x304>)
 8002c82:	69bb      	ldr	r3, [r7, #24]
 8002c84:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	3301      	adds	r3, #1
 8002c8a:	61fb      	str	r3, [r7, #28]
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	2b0f      	cmp	r3, #15
 8002c90:	f67f aea2 	bls.w	80029d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c94:	bf00      	nop
 8002c96:	bf00      	nop
 8002c98:	3724      	adds	r7, #36	; 0x24
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
 8002ca2:	bf00      	nop
 8002ca4:	40023800 	.word	0x40023800
 8002ca8:	40013800 	.word	0x40013800
 8002cac:	40020000 	.word	0x40020000
 8002cb0:	40020400 	.word	0x40020400
 8002cb4:	40020800 	.word	0x40020800
 8002cb8:	40020c00 	.word	0x40020c00
 8002cbc:	40021000 	.word	0x40021000
 8002cc0:	40013c00 	.word	0x40013c00

08002cc4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b085      	sub	sp, #20
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
 8002ccc:	460b      	mov	r3, r1
 8002cce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	691a      	ldr	r2, [r3, #16]
 8002cd4:	887b      	ldrh	r3, [r7, #2]
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d002      	beq.n	8002ce2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	73fb      	strb	r3, [r7, #15]
 8002ce0:	e001      	b.n	8002ce6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ce6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3714      	adds	r7, #20
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr

08002cf4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	460b      	mov	r3, r1
 8002cfe:	807b      	strh	r3, [r7, #2]
 8002d00:	4613      	mov	r3, r2
 8002d02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d04:	787b      	ldrb	r3, [r7, #1]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d003      	beq.n	8002d12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d0a:	887a      	ldrh	r2, [r7, #2]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d10:	e003      	b.n	8002d1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d12:	887b      	ldrh	r3, [r7, #2]
 8002d14:	041a      	lsls	r2, r3, #16
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	619a      	str	r2, [r3, #24]
}
 8002d1a:	bf00      	nop
 8002d1c:	370c      	adds	r7, #12
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr
	...

08002d28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d2e:	2300      	movs	r3, #0
 8002d30:	607b      	str	r3, [r7, #4]
 8002d32:	4b10      	ldr	r3, [pc, #64]	; (8002d74 <HAL_MspInit+0x4c>)
 8002d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d36:	4a0f      	ldr	r2, [pc, #60]	; (8002d74 <HAL_MspInit+0x4c>)
 8002d38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d3c:	6453      	str	r3, [r2, #68]	; 0x44
 8002d3e:	4b0d      	ldr	r3, [pc, #52]	; (8002d74 <HAL_MspInit+0x4c>)
 8002d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d46:	607b      	str	r3, [r7, #4]
 8002d48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	603b      	str	r3, [r7, #0]
 8002d4e:	4b09      	ldr	r3, [pc, #36]	; (8002d74 <HAL_MspInit+0x4c>)
 8002d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d52:	4a08      	ldr	r2, [pc, #32]	; (8002d74 <HAL_MspInit+0x4c>)
 8002d54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d58:	6413      	str	r3, [r2, #64]	; 0x40
 8002d5a:	4b06      	ldr	r3, [pc, #24]	; (8002d74 <HAL_MspInit+0x4c>)
 8002d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d62:	603b      	str	r3, [r7, #0]
 8002d64:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d66:	bf00      	nop
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr
 8002d72:	bf00      	nop
 8002d74:	40023800 	.word	0x40023800

08002d78 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b08a      	sub	sp, #40	; 0x28
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d80:	f107 0314 	add.w	r3, r7, #20
 8002d84:	2200      	movs	r2, #0
 8002d86:	601a      	str	r2, [r3, #0]
 8002d88:	605a      	str	r2, [r3, #4]
 8002d8a:	609a      	str	r2, [r3, #8]
 8002d8c:	60da      	str	r2, [r3, #12]
 8002d8e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a17      	ldr	r2, [pc, #92]	; (8002df4 <HAL_ADC_MspInit+0x7c>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d127      	bne.n	8002dea <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	613b      	str	r3, [r7, #16]
 8002d9e:	4b16      	ldr	r3, [pc, #88]	; (8002df8 <HAL_ADC_MspInit+0x80>)
 8002da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da2:	4a15      	ldr	r2, [pc, #84]	; (8002df8 <HAL_ADC_MspInit+0x80>)
 8002da4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002da8:	6453      	str	r3, [r2, #68]	; 0x44
 8002daa:	4b13      	ldr	r3, [pc, #76]	; (8002df8 <HAL_ADC_MspInit+0x80>)
 8002dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002db2:	613b      	str	r3, [r7, #16]
 8002db4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002db6:	2300      	movs	r3, #0
 8002db8:	60fb      	str	r3, [r7, #12]
 8002dba:	4b0f      	ldr	r3, [pc, #60]	; (8002df8 <HAL_ADC_MspInit+0x80>)
 8002dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dbe:	4a0e      	ldr	r2, [pc, #56]	; (8002df8 <HAL_ADC_MspInit+0x80>)
 8002dc0:	f043 0301 	orr.w	r3, r3, #1
 8002dc4:	6313      	str	r3, [r2, #48]	; 0x30
 8002dc6:	4b0c      	ldr	r3, [pc, #48]	; (8002df8 <HAL_ADC_MspInit+0x80>)
 8002dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dca:	f003 0301 	and.w	r3, r3, #1
 8002dce:	60fb      	str	r3, [r7, #12]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dde:	f107 0314 	add.w	r3, r7, #20
 8002de2:	4619      	mov	r1, r3
 8002de4:	4805      	ldr	r0, [pc, #20]	; (8002dfc <HAL_ADC_MspInit+0x84>)
 8002de6:	f7ff fde9 	bl	80029bc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002dea:	bf00      	nop
 8002dec:	3728      	adds	r7, #40	; 0x28
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	40012000 	.word	0x40012000
 8002df8:	40023800 	.word	0x40023800
 8002dfc:	40020000 	.word	0x40020000

08002e00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a0e      	ldr	r2, [pc, #56]	; (8002e48 <HAL_TIM_Base_MspInit+0x48>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d115      	bne.n	8002e3e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002e12:	2300      	movs	r3, #0
 8002e14:	60fb      	str	r3, [r7, #12]
 8002e16:	4b0d      	ldr	r3, [pc, #52]	; (8002e4c <HAL_TIM_Base_MspInit+0x4c>)
 8002e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e1a:	4a0c      	ldr	r2, [pc, #48]	; (8002e4c <HAL_TIM_Base_MspInit+0x4c>)
 8002e1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e20:	6453      	str	r3, [r2, #68]	; 0x44
 8002e22:	4b0a      	ldr	r3, [pc, #40]	; (8002e4c <HAL_TIM_Base_MspInit+0x4c>)
 8002e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e2a:	60fb      	str	r3, [r7, #12]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002e2e:	2200      	movs	r2, #0
 8002e30:	2100      	movs	r1, #0
 8002e32:	2019      	movs	r0, #25
 8002e34:	f7ff fd8b 	bl	800294e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002e38:	2019      	movs	r0, #25
 8002e3a:	f7ff fda4 	bl	8002986 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002e3e:	bf00      	nop
 8002e40:	3710      	adds	r7, #16
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	40014400 	.word	0x40014400
 8002e4c:	40023800 	.word	0x40023800

08002e50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b08a      	sub	sp, #40	; 0x28
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USARTx)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a20      	ldr	r2, [pc, #128]	; (8002ee0 <HAL_UART_MspInit+0x90>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d13a      	bne.n	8002ed8 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
	  USARTx_TX_GPIO_CLK_ENABLE();
 8002e62:	2300      	movs	r3, #0
 8002e64:	613b      	str	r3, [r7, #16]
 8002e66:	4b1f      	ldr	r3, [pc, #124]	; (8002ee4 <HAL_UART_MspInit+0x94>)
 8002e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6a:	4a1e      	ldr	r2, [pc, #120]	; (8002ee4 <HAL_UART_MspInit+0x94>)
 8002e6c:	f043 0308 	orr.w	r3, r3, #8
 8002e70:	6313      	str	r3, [r2, #48]	; 0x30
 8002e72:	4b1c      	ldr	r3, [pc, #112]	; (8002ee4 <HAL_UART_MspInit+0x94>)
 8002e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e76:	f003 0308 	and.w	r3, r3, #8
 8002e7a:	613b      	str	r3, [r7, #16]
 8002e7c:	693b      	ldr	r3, [r7, #16]
	  USARTx_RX_GPIO_CLK_ENABLE();
 8002e7e:	2300      	movs	r3, #0
 8002e80:	60fb      	str	r3, [r7, #12]
 8002e82:	4b18      	ldr	r3, [pc, #96]	; (8002ee4 <HAL_UART_MspInit+0x94>)
 8002e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e86:	4a17      	ldr	r2, [pc, #92]	; (8002ee4 <HAL_UART_MspInit+0x94>)
 8002e88:	f043 0308 	orr.w	r3, r3, #8
 8002e8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e8e:	4b15      	ldr	r3, [pc, #84]	; (8002ee4 <HAL_UART_MspInit+0x94>)
 8002e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e92:	f003 0308 	and.w	r3, r3, #8
 8002e96:	60fb      	str	r3, [r7, #12]
 8002e98:	68fb      	ldr	r3, [r7, #12]

	  USARTx_CLK_ENABLE();
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	60bb      	str	r3, [r7, #8]
 8002e9e:	4b11      	ldr	r3, [pc, #68]	; (8002ee4 <HAL_UART_MspInit+0x94>)
 8002ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ea2:	4a10      	ldr	r2, [pc, #64]	; (8002ee4 <HAL_UART_MspInit+0x94>)
 8002ea4:	f043 0310 	orr.w	r3, r3, #16
 8002ea8:	6453      	str	r3, [r2, #68]	; 0x44
 8002eaa:	4b0e      	ldr	r3, [pc, #56]	; (8002ee4 <HAL_UART_MspInit+0x94>)
 8002eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eae:	f003 0310 	and.w	r3, r3, #16
 8002eb2:	60bb      	str	r3, [r7, #8]
 8002eb4:	68bb      	ldr	r3, [r7, #8]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USARTX_TX_PIN | USARTX_RX_PIN ;
 8002eb6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002eba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ebc:	2302      	movs	r3, #2
 8002ebe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ec4:	2303      	movs	r3, #3
 8002ec6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = USARTx_TX_AF | USARTx_RX_AF;
 8002ec8:	2307      	movs	r3, #7
 8002eca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(USARTX_TX_GPIO_PORT, &GPIO_InitStruct);
 8002ecc:	f107 0314 	add.w	r3, r7, #20
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	4805      	ldr	r0, [pc, #20]	; (8002ee8 <HAL_UART_MspInit+0x98>)
 8002ed4:	f7ff fd72 	bl	80029bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002ed8:	bf00      	nop
 8002eda:	3728      	adds	r7, #40	; 0x28
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	40011000 	.word	0x40011000
 8002ee4:	40023800 	.word	0x40023800
 8002ee8:	40020000 	.word	0x40020000

08002eec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b086      	sub	sp, #24
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d101      	bne.n	8002efe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e267      	b.n	80033ce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0301 	and.w	r3, r3, #1
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d075      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002f0a:	4b88      	ldr	r3, [pc, #544]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	f003 030c 	and.w	r3, r3, #12
 8002f12:	2b04      	cmp	r3, #4
 8002f14:	d00c      	beq.n	8002f30 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f16:	4b85      	ldr	r3, [pc, #532]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002f1e:	2b08      	cmp	r3, #8
 8002f20:	d112      	bne.n	8002f48 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f22:	4b82      	ldr	r3, [pc, #520]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f2e:	d10b      	bne.n	8002f48 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f30:	4b7e      	ldr	r3, [pc, #504]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d05b      	beq.n	8002ff4 <HAL_RCC_OscConfig+0x108>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d157      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e242      	b.n	80033ce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f50:	d106      	bne.n	8002f60 <HAL_RCC_OscConfig+0x74>
 8002f52:	4b76      	ldr	r3, [pc, #472]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a75      	ldr	r2, [pc, #468]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8002f58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f5c:	6013      	str	r3, [r2, #0]
 8002f5e:	e01d      	b.n	8002f9c <HAL_RCC_OscConfig+0xb0>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f68:	d10c      	bne.n	8002f84 <HAL_RCC_OscConfig+0x98>
 8002f6a:	4b70      	ldr	r3, [pc, #448]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a6f      	ldr	r2, [pc, #444]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8002f70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f74:	6013      	str	r3, [r2, #0]
 8002f76:	4b6d      	ldr	r3, [pc, #436]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a6c      	ldr	r2, [pc, #432]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8002f7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f80:	6013      	str	r3, [r2, #0]
 8002f82:	e00b      	b.n	8002f9c <HAL_RCC_OscConfig+0xb0>
 8002f84:	4b69      	ldr	r3, [pc, #420]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a68      	ldr	r2, [pc, #416]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8002f8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f8e:	6013      	str	r3, [r2, #0]
 8002f90:	4b66      	ldr	r3, [pc, #408]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a65      	ldr	r2, [pc, #404]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8002f96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d013      	beq.n	8002fcc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa4:	f7ff f82e 	bl	8002004 <HAL_GetTick>
 8002fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002faa:	e008      	b.n	8002fbe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002fac:	f7ff f82a 	bl	8002004 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	2b64      	cmp	r3, #100	; 0x64
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e207      	b.n	80033ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fbe:	4b5b      	ldr	r3, [pc, #364]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d0f0      	beq.n	8002fac <HAL_RCC_OscConfig+0xc0>
 8002fca:	e014      	b.n	8002ff6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fcc:	f7ff f81a 	bl	8002004 <HAL_GetTick>
 8002fd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fd2:	e008      	b.n	8002fe6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002fd4:	f7ff f816 	bl	8002004 <HAL_GetTick>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	2b64      	cmp	r3, #100	; 0x64
 8002fe0:	d901      	bls.n	8002fe6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	e1f3      	b.n	80033ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fe6:	4b51      	ldr	r3, [pc, #324]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d1f0      	bne.n	8002fd4 <HAL_RCC_OscConfig+0xe8>
 8002ff2:	e000      	b.n	8002ff6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ff4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0302 	and.w	r3, r3, #2
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d063      	beq.n	80030ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003002:	4b4a      	ldr	r3, [pc, #296]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f003 030c 	and.w	r3, r3, #12
 800300a:	2b00      	cmp	r3, #0
 800300c:	d00b      	beq.n	8003026 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800300e:	4b47      	ldr	r3, [pc, #284]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003016:	2b08      	cmp	r3, #8
 8003018:	d11c      	bne.n	8003054 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800301a:	4b44      	ldr	r3, [pc, #272]	; (800312c <HAL_RCC_OscConfig+0x240>)
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d116      	bne.n	8003054 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003026:	4b41      	ldr	r3, [pc, #260]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0302 	and.w	r3, r3, #2
 800302e:	2b00      	cmp	r3, #0
 8003030:	d005      	beq.n	800303e <HAL_RCC_OscConfig+0x152>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	2b01      	cmp	r3, #1
 8003038:	d001      	beq.n	800303e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e1c7      	b.n	80033ce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800303e:	4b3b      	ldr	r3, [pc, #236]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	691b      	ldr	r3, [r3, #16]
 800304a:	00db      	lsls	r3, r3, #3
 800304c:	4937      	ldr	r1, [pc, #220]	; (800312c <HAL_RCC_OscConfig+0x240>)
 800304e:	4313      	orrs	r3, r2
 8003050:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003052:	e03a      	b.n	80030ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d020      	beq.n	800309e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800305c:	4b34      	ldr	r3, [pc, #208]	; (8003130 <HAL_RCC_OscConfig+0x244>)
 800305e:	2201      	movs	r2, #1
 8003060:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003062:	f7fe ffcf 	bl	8002004 <HAL_GetTick>
 8003066:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003068:	e008      	b.n	800307c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800306a:	f7fe ffcb 	bl	8002004 <HAL_GetTick>
 800306e:	4602      	mov	r2, r0
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	2b02      	cmp	r3, #2
 8003076:	d901      	bls.n	800307c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003078:	2303      	movs	r3, #3
 800307a:	e1a8      	b.n	80033ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800307c:	4b2b      	ldr	r3, [pc, #172]	; (800312c <HAL_RCC_OscConfig+0x240>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0302 	and.w	r3, r3, #2
 8003084:	2b00      	cmp	r3, #0
 8003086:	d0f0      	beq.n	800306a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003088:	4b28      	ldr	r3, [pc, #160]	; (800312c <HAL_RCC_OscConfig+0x240>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	00db      	lsls	r3, r3, #3
 8003096:	4925      	ldr	r1, [pc, #148]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8003098:	4313      	orrs	r3, r2
 800309a:	600b      	str	r3, [r1, #0]
 800309c:	e015      	b.n	80030ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800309e:	4b24      	ldr	r3, [pc, #144]	; (8003130 <HAL_RCC_OscConfig+0x244>)
 80030a0:	2200      	movs	r2, #0
 80030a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030a4:	f7fe ffae 	bl	8002004 <HAL_GetTick>
 80030a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030aa:	e008      	b.n	80030be <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80030ac:	f7fe ffaa 	bl	8002004 <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d901      	bls.n	80030be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e187      	b.n	80033ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030be:	4b1b      	ldr	r3, [pc, #108]	; (800312c <HAL_RCC_OscConfig+0x240>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0302 	and.w	r3, r3, #2
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d1f0      	bne.n	80030ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0308 	and.w	r3, r3, #8
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d036      	beq.n	8003144 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	695b      	ldr	r3, [r3, #20]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d016      	beq.n	800310c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030de:	4b15      	ldr	r3, [pc, #84]	; (8003134 <HAL_RCC_OscConfig+0x248>)
 80030e0:	2201      	movs	r2, #1
 80030e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030e4:	f7fe ff8e 	bl	8002004 <HAL_GetTick>
 80030e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030ea:	e008      	b.n	80030fe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030ec:	f7fe ff8a 	bl	8002004 <HAL_GetTick>
 80030f0:	4602      	mov	r2, r0
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	2b02      	cmp	r3, #2
 80030f8:	d901      	bls.n	80030fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	e167      	b.n	80033ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030fe:	4b0b      	ldr	r3, [pc, #44]	; (800312c <HAL_RCC_OscConfig+0x240>)
 8003100:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003102:	f003 0302 	and.w	r3, r3, #2
 8003106:	2b00      	cmp	r3, #0
 8003108:	d0f0      	beq.n	80030ec <HAL_RCC_OscConfig+0x200>
 800310a:	e01b      	b.n	8003144 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800310c:	4b09      	ldr	r3, [pc, #36]	; (8003134 <HAL_RCC_OscConfig+0x248>)
 800310e:	2200      	movs	r2, #0
 8003110:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003112:	f7fe ff77 	bl	8002004 <HAL_GetTick>
 8003116:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003118:	e00e      	b.n	8003138 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800311a:	f7fe ff73 	bl	8002004 <HAL_GetTick>
 800311e:	4602      	mov	r2, r0
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	1ad3      	subs	r3, r2, r3
 8003124:	2b02      	cmp	r3, #2
 8003126:	d907      	bls.n	8003138 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003128:	2303      	movs	r3, #3
 800312a:	e150      	b.n	80033ce <HAL_RCC_OscConfig+0x4e2>
 800312c:	40023800 	.word	0x40023800
 8003130:	42470000 	.word	0x42470000
 8003134:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003138:	4b88      	ldr	r3, [pc, #544]	; (800335c <HAL_RCC_OscConfig+0x470>)
 800313a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800313c:	f003 0302 	and.w	r3, r3, #2
 8003140:	2b00      	cmp	r3, #0
 8003142:	d1ea      	bne.n	800311a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0304 	and.w	r3, r3, #4
 800314c:	2b00      	cmp	r3, #0
 800314e:	f000 8097 	beq.w	8003280 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003152:	2300      	movs	r3, #0
 8003154:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003156:	4b81      	ldr	r3, [pc, #516]	; (800335c <HAL_RCC_OscConfig+0x470>)
 8003158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800315a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d10f      	bne.n	8003182 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003162:	2300      	movs	r3, #0
 8003164:	60bb      	str	r3, [r7, #8]
 8003166:	4b7d      	ldr	r3, [pc, #500]	; (800335c <HAL_RCC_OscConfig+0x470>)
 8003168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316a:	4a7c      	ldr	r2, [pc, #496]	; (800335c <HAL_RCC_OscConfig+0x470>)
 800316c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003170:	6413      	str	r3, [r2, #64]	; 0x40
 8003172:	4b7a      	ldr	r3, [pc, #488]	; (800335c <HAL_RCC_OscConfig+0x470>)
 8003174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003176:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800317a:	60bb      	str	r3, [r7, #8]
 800317c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800317e:	2301      	movs	r3, #1
 8003180:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003182:	4b77      	ldr	r3, [pc, #476]	; (8003360 <HAL_RCC_OscConfig+0x474>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800318a:	2b00      	cmp	r3, #0
 800318c:	d118      	bne.n	80031c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800318e:	4b74      	ldr	r3, [pc, #464]	; (8003360 <HAL_RCC_OscConfig+0x474>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a73      	ldr	r2, [pc, #460]	; (8003360 <HAL_RCC_OscConfig+0x474>)
 8003194:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003198:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800319a:	f7fe ff33 	bl	8002004 <HAL_GetTick>
 800319e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031a0:	e008      	b.n	80031b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031a2:	f7fe ff2f 	bl	8002004 <HAL_GetTick>
 80031a6:	4602      	mov	r2, r0
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	1ad3      	subs	r3, r2, r3
 80031ac:	2b02      	cmp	r3, #2
 80031ae:	d901      	bls.n	80031b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80031b0:	2303      	movs	r3, #3
 80031b2:	e10c      	b.n	80033ce <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031b4:	4b6a      	ldr	r3, [pc, #424]	; (8003360 <HAL_RCC_OscConfig+0x474>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d0f0      	beq.n	80031a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d106      	bne.n	80031d6 <HAL_RCC_OscConfig+0x2ea>
 80031c8:	4b64      	ldr	r3, [pc, #400]	; (800335c <HAL_RCC_OscConfig+0x470>)
 80031ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031cc:	4a63      	ldr	r2, [pc, #396]	; (800335c <HAL_RCC_OscConfig+0x470>)
 80031ce:	f043 0301 	orr.w	r3, r3, #1
 80031d2:	6713      	str	r3, [r2, #112]	; 0x70
 80031d4:	e01c      	b.n	8003210 <HAL_RCC_OscConfig+0x324>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	2b05      	cmp	r3, #5
 80031dc:	d10c      	bne.n	80031f8 <HAL_RCC_OscConfig+0x30c>
 80031de:	4b5f      	ldr	r3, [pc, #380]	; (800335c <HAL_RCC_OscConfig+0x470>)
 80031e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031e2:	4a5e      	ldr	r2, [pc, #376]	; (800335c <HAL_RCC_OscConfig+0x470>)
 80031e4:	f043 0304 	orr.w	r3, r3, #4
 80031e8:	6713      	str	r3, [r2, #112]	; 0x70
 80031ea:	4b5c      	ldr	r3, [pc, #368]	; (800335c <HAL_RCC_OscConfig+0x470>)
 80031ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031ee:	4a5b      	ldr	r2, [pc, #364]	; (800335c <HAL_RCC_OscConfig+0x470>)
 80031f0:	f043 0301 	orr.w	r3, r3, #1
 80031f4:	6713      	str	r3, [r2, #112]	; 0x70
 80031f6:	e00b      	b.n	8003210 <HAL_RCC_OscConfig+0x324>
 80031f8:	4b58      	ldr	r3, [pc, #352]	; (800335c <HAL_RCC_OscConfig+0x470>)
 80031fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031fc:	4a57      	ldr	r2, [pc, #348]	; (800335c <HAL_RCC_OscConfig+0x470>)
 80031fe:	f023 0301 	bic.w	r3, r3, #1
 8003202:	6713      	str	r3, [r2, #112]	; 0x70
 8003204:	4b55      	ldr	r3, [pc, #340]	; (800335c <HAL_RCC_OscConfig+0x470>)
 8003206:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003208:	4a54      	ldr	r2, [pc, #336]	; (800335c <HAL_RCC_OscConfig+0x470>)
 800320a:	f023 0304 	bic.w	r3, r3, #4
 800320e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	689b      	ldr	r3, [r3, #8]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d015      	beq.n	8003244 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003218:	f7fe fef4 	bl	8002004 <HAL_GetTick>
 800321c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800321e:	e00a      	b.n	8003236 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003220:	f7fe fef0 	bl	8002004 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	f241 3288 	movw	r2, #5000	; 0x1388
 800322e:	4293      	cmp	r3, r2
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e0cb      	b.n	80033ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003236:	4b49      	ldr	r3, [pc, #292]	; (800335c <HAL_RCC_OscConfig+0x470>)
 8003238:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d0ee      	beq.n	8003220 <HAL_RCC_OscConfig+0x334>
 8003242:	e014      	b.n	800326e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003244:	f7fe fede 	bl	8002004 <HAL_GetTick>
 8003248:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800324a:	e00a      	b.n	8003262 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800324c:	f7fe feda 	bl	8002004 <HAL_GetTick>
 8003250:	4602      	mov	r2, r0
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	f241 3288 	movw	r2, #5000	; 0x1388
 800325a:	4293      	cmp	r3, r2
 800325c:	d901      	bls.n	8003262 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800325e:	2303      	movs	r3, #3
 8003260:	e0b5      	b.n	80033ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003262:	4b3e      	ldr	r3, [pc, #248]	; (800335c <HAL_RCC_OscConfig+0x470>)
 8003264:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003266:	f003 0302 	and.w	r3, r3, #2
 800326a:	2b00      	cmp	r3, #0
 800326c:	d1ee      	bne.n	800324c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800326e:	7dfb      	ldrb	r3, [r7, #23]
 8003270:	2b01      	cmp	r3, #1
 8003272:	d105      	bne.n	8003280 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003274:	4b39      	ldr	r3, [pc, #228]	; (800335c <HAL_RCC_OscConfig+0x470>)
 8003276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003278:	4a38      	ldr	r2, [pc, #224]	; (800335c <HAL_RCC_OscConfig+0x470>)
 800327a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800327e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	699b      	ldr	r3, [r3, #24]
 8003284:	2b00      	cmp	r3, #0
 8003286:	f000 80a1 	beq.w	80033cc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800328a:	4b34      	ldr	r3, [pc, #208]	; (800335c <HAL_RCC_OscConfig+0x470>)
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	f003 030c 	and.w	r3, r3, #12
 8003292:	2b08      	cmp	r3, #8
 8003294:	d05c      	beq.n	8003350 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	699b      	ldr	r3, [r3, #24]
 800329a:	2b02      	cmp	r3, #2
 800329c:	d141      	bne.n	8003322 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800329e:	4b31      	ldr	r3, [pc, #196]	; (8003364 <HAL_RCC_OscConfig+0x478>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a4:	f7fe feae 	bl	8002004 <HAL_GetTick>
 80032a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032aa:	e008      	b.n	80032be <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032ac:	f7fe feaa 	bl	8002004 <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d901      	bls.n	80032be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e087      	b.n	80033ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032be:	4b27      	ldr	r3, [pc, #156]	; (800335c <HAL_RCC_OscConfig+0x470>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1f0      	bne.n	80032ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	69da      	ldr	r2, [r3, #28]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a1b      	ldr	r3, [r3, #32]
 80032d2:	431a      	orrs	r2, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d8:	019b      	lsls	r3, r3, #6
 80032da:	431a      	orrs	r2, r3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032e0:	085b      	lsrs	r3, r3, #1
 80032e2:	3b01      	subs	r3, #1
 80032e4:	041b      	lsls	r3, r3, #16
 80032e6:	431a      	orrs	r2, r3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ec:	061b      	lsls	r3, r3, #24
 80032ee:	491b      	ldr	r1, [pc, #108]	; (800335c <HAL_RCC_OscConfig+0x470>)
 80032f0:	4313      	orrs	r3, r2
 80032f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032f4:	4b1b      	ldr	r3, [pc, #108]	; (8003364 <HAL_RCC_OscConfig+0x478>)
 80032f6:	2201      	movs	r2, #1
 80032f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032fa:	f7fe fe83 	bl	8002004 <HAL_GetTick>
 80032fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003300:	e008      	b.n	8003314 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003302:	f7fe fe7f 	bl	8002004 <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	2b02      	cmp	r3, #2
 800330e:	d901      	bls.n	8003314 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003310:	2303      	movs	r3, #3
 8003312:	e05c      	b.n	80033ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003314:	4b11      	ldr	r3, [pc, #68]	; (800335c <HAL_RCC_OscConfig+0x470>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800331c:	2b00      	cmp	r3, #0
 800331e:	d0f0      	beq.n	8003302 <HAL_RCC_OscConfig+0x416>
 8003320:	e054      	b.n	80033cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003322:	4b10      	ldr	r3, [pc, #64]	; (8003364 <HAL_RCC_OscConfig+0x478>)
 8003324:	2200      	movs	r2, #0
 8003326:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003328:	f7fe fe6c 	bl	8002004 <HAL_GetTick>
 800332c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800332e:	e008      	b.n	8003342 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003330:	f7fe fe68 	bl	8002004 <HAL_GetTick>
 8003334:	4602      	mov	r2, r0
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	1ad3      	subs	r3, r2, r3
 800333a:	2b02      	cmp	r3, #2
 800333c:	d901      	bls.n	8003342 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800333e:	2303      	movs	r3, #3
 8003340:	e045      	b.n	80033ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003342:	4b06      	ldr	r3, [pc, #24]	; (800335c <HAL_RCC_OscConfig+0x470>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800334a:	2b00      	cmp	r3, #0
 800334c:	d1f0      	bne.n	8003330 <HAL_RCC_OscConfig+0x444>
 800334e:	e03d      	b.n	80033cc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	699b      	ldr	r3, [r3, #24]
 8003354:	2b01      	cmp	r3, #1
 8003356:	d107      	bne.n	8003368 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e038      	b.n	80033ce <HAL_RCC_OscConfig+0x4e2>
 800335c:	40023800 	.word	0x40023800
 8003360:	40007000 	.word	0x40007000
 8003364:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003368:	4b1b      	ldr	r3, [pc, #108]	; (80033d8 <HAL_RCC_OscConfig+0x4ec>)
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	699b      	ldr	r3, [r3, #24]
 8003372:	2b01      	cmp	r3, #1
 8003374:	d028      	beq.n	80033c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003380:	429a      	cmp	r2, r3
 8003382:	d121      	bne.n	80033c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800338e:	429a      	cmp	r2, r3
 8003390:	d11a      	bne.n	80033c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003398:	4013      	ands	r3, r2
 800339a:	687a      	ldr	r2, [r7, #4]
 800339c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800339e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d111      	bne.n	80033c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033ae:	085b      	lsrs	r3, r3, #1
 80033b0:	3b01      	subs	r3, #1
 80033b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d107      	bne.n	80033c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d001      	beq.n	80033cc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e000      	b.n	80033ce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80033cc:	2300      	movs	r3, #0
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3718      	adds	r7, #24
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	40023800 	.word	0x40023800

080033dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d101      	bne.n	80033f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e0cc      	b.n	800358a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033f0:	4b68      	ldr	r3, [pc, #416]	; (8003594 <HAL_RCC_ClockConfig+0x1b8>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0307 	and.w	r3, r3, #7
 80033f8:	683a      	ldr	r2, [r7, #0]
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d90c      	bls.n	8003418 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033fe:	4b65      	ldr	r3, [pc, #404]	; (8003594 <HAL_RCC_ClockConfig+0x1b8>)
 8003400:	683a      	ldr	r2, [r7, #0]
 8003402:	b2d2      	uxtb	r2, r2
 8003404:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003406:	4b63      	ldr	r3, [pc, #396]	; (8003594 <HAL_RCC_ClockConfig+0x1b8>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0307 	and.w	r3, r3, #7
 800340e:	683a      	ldr	r2, [r7, #0]
 8003410:	429a      	cmp	r2, r3
 8003412:	d001      	beq.n	8003418 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e0b8      	b.n	800358a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0302 	and.w	r3, r3, #2
 8003420:	2b00      	cmp	r3, #0
 8003422:	d020      	beq.n	8003466 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0304 	and.w	r3, r3, #4
 800342c:	2b00      	cmp	r3, #0
 800342e:	d005      	beq.n	800343c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003430:	4b59      	ldr	r3, [pc, #356]	; (8003598 <HAL_RCC_ClockConfig+0x1bc>)
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	4a58      	ldr	r2, [pc, #352]	; (8003598 <HAL_RCC_ClockConfig+0x1bc>)
 8003436:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800343a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0308 	and.w	r3, r3, #8
 8003444:	2b00      	cmp	r3, #0
 8003446:	d005      	beq.n	8003454 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003448:	4b53      	ldr	r3, [pc, #332]	; (8003598 <HAL_RCC_ClockConfig+0x1bc>)
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	4a52      	ldr	r2, [pc, #328]	; (8003598 <HAL_RCC_ClockConfig+0x1bc>)
 800344e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003452:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003454:	4b50      	ldr	r3, [pc, #320]	; (8003598 <HAL_RCC_ClockConfig+0x1bc>)
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	494d      	ldr	r1, [pc, #308]	; (8003598 <HAL_RCC_ClockConfig+0x1bc>)
 8003462:	4313      	orrs	r3, r2
 8003464:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 0301 	and.w	r3, r3, #1
 800346e:	2b00      	cmp	r3, #0
 8003470:	d044      	beq.n	80034fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	2b01      	cmp	r3, #1
 8003478:	d107      	bne.n	800348a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800347a:	4b47      	ldr	r3, [pc, #284]	; (8003598 <HAL_RCC_ClockConfig+0x1bc>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d119      	bne.n	80034ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e07f      	b.n	800358a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	2b02      	cmp	r3, #2
 8003490:	d003      	beq.n	800349a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003496:	2b03      	cmp	r3, #3
 8003498:	d107      	bne.n	80034aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800349a:	4b3f      	ldr	r3, [pc, #252]	; (8003598 <HAL_RCC_ClockConfig+0x1bc>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d109      	bne.n	80034ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e06f      	b.n	800358a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034aa:	4b3b      	ldr	r3, [pc, #236]	; (8003598 <HAL_RCC_ClockConfig+0x1bc>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0302 	and.w	r3, r3, #2
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d101      	bne.n	80034ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e067      	b.n	800358a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034ba:	4b37      	ldr	r3, [pc, #220]	; (8003598 <HAL_RCC_ClockConfig+0x1bc>)
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	f023 0203 	bic.w	r2, r3, #3
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	4934      	ldr	r1, [pc, #208]	; (8003598 <HAL_RCC_ClockConfig+0x1bc>)
 80034c8:	4313      	orrs	r3, r2
 80034ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034cc:	f7fe fd9a 	bl	8002004 <HAL_GetTick>
 80034d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034d2:	e00a      	b.n	80034ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034d4:	f7fe fd96 	bl	8002004 <HAL_GetTick>
 80034d8:	4602      	mov	r2, r0
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	f241 3288 	movw	r2, #5000	; 0x1388
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d901      	bls.n	80034ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034e6:	2303      	movs	r3, #3
 80034e8:	e04f      	b.n	800358a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ea:	4b2b      	ldr	r3, [pc, #172]	; (8003598 <HAL_RCC_ClockConfig+0x1bc>)
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	f003 020c 	and.w	r2, r3, #12
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d1eb      	bne.n	80034d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034fc:	4b25      	ldr	r3, [pc, #148]	; (8003594 <HAL_RCC_ClockConfig+0x1b8>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0307 	and.w	r3, r3, #7
 8003504:	683a      	ldr	r2, [r7, #0]
 8003506:	429a      	cmp	r2, r3
 8003508:	d20c      	bcs.n	8003524 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800350a:	4b22      	ldr	r3, [pc, #136]	; (8003594 <HAL_RCC_ClockConfig+0x1b8>)
 800350c:	683a      	ldr	r2, [r7, #0]
 800350e:	b2d2      	uxtb	r2, r2
 8003510:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003512:	4b20      	ldr	r3, [pc, #128]	; (8003594 <HAL_RCC_ClockConfig+0x1b8>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 0307 	and.w	r3, r3, #7
 800351a:	683a      	ldr	r2, [r7, #0]
 800351c:	429a      	cmp	r2, r3
 800351e:	d001      	beq.n	8003524 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e032      	b.n	800358a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0304 	and.w	r3, r3, #4
 800352c:	2b00      	cmp	r3, #0
 800352e:	d008      	beq.n	8003542 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003530:	4b19      	ldr	r3, [pc, #100]	; (8003598 <HAL_RCC_ClockConfig+0x1bc>)
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	4916      	ldr	r1, [pc, #88]	; (8003598 <HAL_RCC_ClockConfig+0x1bc>)
 800353e:	4313      	orrs	r3, r2
 8003540:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 0308 	and.w	r3, r3, #8
 800354a:	2b00      	cmp	r3, #0
 800354c:	d009      	beq.n	8003562 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800354e:	4b12      	ldr	r3, [pc, #72]	; (8003598 <HAL_RCC_ClockConfig+0x1bc>)
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	691b      	ldr	r3, [r3, #16]
 800355a:	00db      	lsls	r3, r3, #3
 800355c:	490e      	ldr	r1, [pc, #56]	; (8003598 <HAL_RCC_ClockConfig+0x1bc>)
 800355e:	4313      	orrs	r3, r2
 8003560:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003562:	f000 f821 	bl	80035a8 <HAL_RCC_GetSysClockFreq>
 8003566:	4602      	mov	r2, r0
 8003568:	4b0b      	ldr	r3, [pc, #44]	; (8003598 <HAL_RCC_ClockConfig+0x1bc>)
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	091b      	lsrs	r3, r3, #4
 800356e:	f003 030f 	and.w	r3, r3, #15
 8003572:	490a      	ldr	r1, [pc, #40]	; (800359c <HAL_RCC_ClockConfig+0x1c0>)
 8003574:	5ccb      	ldrb	r3, [r1, r3]
 8003576:	fa22 f303 	lsr.w	r3, r2, r3
 800357a:	4a09      	ldr	r2, [pc, #36]	; (80035a0 <HAL_RCC_ClockConfig+0x1c4>)
 800357c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800357e:	4b09      	ldr	r3, [pc, #36]	; (80035a4 <HAL_RCC_ClockConfig+0x1c8>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4618      	mov	r0, r3
 8003584:	f7fe fcfa 	bl	8001f7c <HAL_InitTick>

  return HAL_OK;
 8003588:	2300      	movs	r3, #0
}
 800358a:	4618      	mov	r0, r3
 800358c:	3710      	adds	r7, #16
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	40023c00 	.word	0x40023c00
 8003598:	40023800 	.word	0x40023800
 800359c:	08007918 	.word	0x08007918
 80035a0:	20000030 	.word	0x20000030
 80035a4:	20000034 	.word	0x20000034

080035a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035ac:	b090      	sub	sp, #64	; 0x40
 80035ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80035b0:	2300      	movs	r3, #0
 80035b2:	637b      	str	r3, [r7, #52]	; 0x34
 80035b4:	2300      	movs	r3, #0
 80035b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035b8:	2300      	movs	r3, #0
 80035ba:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80035bc:	2300      	movs	r3, #0
 80035be:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80035c0:	4b59      	ldr	r3, [pc, #356]	; (8003728 <HAL_RCC_GetSysClockFreq+0x180>)
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	f003 030c 	and.w	r3, r3, #12
 80035c8:	2b08      	cmp	r3, #8
 80035ca:	d00d      	beq.n	80035e8 <HAL_RCC_GetSysClockFreq+0x40>
 80035cc:	2b08      	cmp	r3, #8
 80035ce:	f200 80a1 	bhi.w	8003714 <HAL_RCC_GetSysClockFreq+0x16c>
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d002      	beq.n	80035dc <HAL_RCC_GetSysClockFreq+0x34>
 80035d6:	2b04      	cmp	r3, #4
 80035d8:	d003      	beq.n	80035e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80035da:	e09b      	b.n	8003714 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80035dc:	4b53      	ldr	r3, [pc, #332]	; (800372c <HAL_RCC_GetSysClockFreq+0x184>)
 80035de:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80035e0:	e09b      	b.n	800371a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80035e2:	4b53      	ldr	r3, [pc, #332]	; (8003730 <HAL_RCC_GetSysClockFreq+0x188>)
 80035e4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80035e6:	e098      	b.n	800371a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80035e8:	4b4f      	ldr	r3, [pc, #316]	; (8003728 <HAL_RCC_GetSysClockFreq+0x180>)
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80035f0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80035f2:	4b4d      	ldr	r3, [pc, #308]	; (8003728 <HAL_RCC_GetSysClockFreq+0x180>)
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d028      	beq.n	8003650 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035fe:	4b4a      	ldr	r3, [pc, #296]	; (8003728 <HAL_RCC_GetSysClockFreq+0x180>)
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	099b      	lsrs	r3, r3, #6
 8003604:	2200      	movs	r2, #0
 8003606:	623b      	str	r3, [r7, #32]
 8003608:	627a      	str	r2, [r7, #36]	; 0x24
 800360a:	6a3b      	ldr	r3, [r7, #32]
 800360c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003610:	2100      	movs	r1, #0
 8003612:	4b47      	ldr	r3, [pc, #284]	; (8003730 <HAL_RCC_GetSysClockFreq+0x188>)
 8003614:	fb03 f201 	mul.w	r2, r3, r1
 8003618:	2300      	movs	r3, #0
 800361a:	fb00 f303 	mul.w	r3, r0, r3
 800361e:	4413      	add	r3, r2
 8003620:	4a43      	ldr	r2, [pc, #268]	; (8003730 <HAL_RCC_GetSysClockFreq+0x188>)
 8003622:	fba0 1202 	umull	r1, r2, r0, r2
 8003626:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003628:	460a      	mov	r2, r1
 800362a:	62ba      	str	r2, [r7, #40]	; 0x28
 800362c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800362e:	4413      	add	r3, r2
 8003630:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003632:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003634:	2200      	movs	r2, #0
 8003636:	61bb      	str	r3, [r7, #24]
 8003638:	61fa      	str	r2, [r7, #28]
 800363a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800363e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003642:	f7fd fb09 	bl	8000c58 <__aeabi_uldivmod>
 8003646:	4602      	mov	r2, r0
 8003648:	460b      	mov	r3, r1
 800364a:	4613      	mov	r3, r2
 800364c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800364e:	e053      	b.n	80036f8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003650:	4b35      	ldr	r3, [pc, #212]	; (8003728 <HAL_RCC_GetSysClockFreq+0x180>)
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	099b      	lsrs	r3, r3, #6
 8003656:	2200      	movs	r2, #0
 8003658:	613b      	str	r3, [r7, #16]
 800365a:	617a      	str	r2, [r7, #20]
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003662:	f04f 0b00 	mov.w	fp, #0
 8003666:	4652      	mov	r2, sl
 8003668:	465b      	mov	r3, fp
 800366a:	f04f 0000 	mov.w	r0, #0
 800366e:	f04f 0100 	mov.w	r1, #0
 8003672:	0159      	lsls	r1, r3, #5
 8003674:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003678:	0150      	lsls	r0, r2, #5
 800367a:	4602      	mov	r2, r0
 800367c:	460b      	mov	r3, r1
 800367e:	ebb2 080a 	subs.w	r8, r2, sl
 8003682:	eb63 090b 	sbc.w	r9, r3, fp
 8003686:	f04f 0200 	mov.w	r2, #0
 800368a:	f04f 0300 	mov.w	r3, #0
 800368e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003692:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003696:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800369a:	ebb2 0408 	subs.w	r4, r2, r8
 800369e:	eb63 0509 	sbc.w	r5, r3, r9
 80036a2:	f04f 0200 	mov.w	r2, #0
 80036a6:	f04f 0300 	mov.w	r3, #0
 80036aa:	00eb      	lsls	r3, r5, #3
 80036ac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80036b0:	00e2      	lsls	r2, r4, #3
 80036b2:	4614      	mov	r4, r2
 80036b4:	461d      	mov	r5, r3
 80036b6:	eb14 030a 	adds.w	r3, r4, sl
 80036ba:	603b      	str	r3, [r7, #0]
 80036bc:	eb45 030b 	adc.w	r3, r5, fp
 80036c0:	607b      	str	r3, [r7, #4]
 80036c2:	f04f 0200 	mov.w	r2, #0
 80036c6:	f04f 0300 	mov.w	r3, #0
 80036ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80036ce:	4629      	mov	r1, r5
 80036d0:	028b      	lsls	r3, r1, #10
 80036d2:	4621      	mov	r1, r4
 80036d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80036d8:	4621      	mov	r1, r4
 80036da:	028a      	lsls	r2, r1, #10
 80036dc:	4610      	mov	r0, r2
 80036de:	4619      	mov	r1, r3
 80036e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036e2:	2200      	movs	r2, #0
 80036e4:	60bb      	str	r3, [r7, #8]
 80036e6:	60fa      	str	r2, [r7, #12]
 80036e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80036ec:	f7fd fab4 	bl	8000c58 <__aeabi_uldivmod>
 80036f0:	4602      	mov	r2, r0
 80036f2:	460b      	mov	r3, r1
 80036f4:	4613      	mov	r3, r2
 80036f6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80036f8:	4b0b      	ldr	r3, [pc, #44]	; (8003728 <HAL_RCC_GetSysClockFreq+0x180>)
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	0c1b      	lsrs	r3, r3, #16
 80036fe:	f003 0303 	and.w	r3, r3, #3
 8003702:	3301      	adds	r3, #1
 8003704:	005b      	lsls	r3, r3, #1
 8003706:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003708:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800370a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800370c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003710:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003712:	e002      	b.n	800371a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003714:	4b05      	ldr	r3, [pc, #20]	; (800372c <HAL_RCC_GetSysClockFreq+0x184>)
 8003716:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003718:	bf00      	nop
    }
  }
  return sysclockfreq;
 800371a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800371c:	4618      	mov	r0, r3
 800371e:	3740      	adds	r7, #64	; 0x40
 8003720:	46bd      	mov	sp, r7
 8003722:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003726:	bf00      	nop
 8003728:	40023800 	.word	0x40023800
 800372c:	00f42400 	.word	0x00f42400
 8003730:	017d7840 	.word	0x017d7840

08003734 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003734:	b480      	push	{r7}
 8003736:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003738:	4b03      	ldr	r3, [pc, #12]	; (8003748 <HAL_RCC_GetHCLKFreq+0x14>)
 800373a:	681b      	ldr	r3, [r3, #0]
}
 800373c:	4618      	mov	r0, r3
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	20000030 	.word	0x20000030

0800374c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003750:	f7ff fff0 	bl	8003734 <HAL_RCC_GetHCLKFreq>
 8003754:	4602      	mov	r2, r0
 8003756:	4b05      	ldr	r3, [pc, #20]	; (800376c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	0a9b      	lsrs	r3, r3, #10
 800375c:	f003 0307 	and.w	r3, r3, #7
 8003760:	4903      	ldr	r1, [pc, #12]	; (8003770 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003762:	5ccb      	ldrb	r3, [r1, r3]
 8003764:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003768:	4618      	mov	r0, r3
 800376a:	bd80      	pop	{r7, pc}
 800376c:	40023800 	.word	0x40023800
 8003770:	08007928 	.word	0x08007928

08003774 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003778:	f7ff ffdc 	bl	8003734 <HAL_RCC_GetHCLKFreq>
 800377c:	4602      	mov	r2, r0
 800377e:	4b05      	ldr	r3, [pc, #20]	; (8003794 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	0b5b      	lsrs	r3, r3, #13
 8003784:	f003 0307 	and.w	r3, r3, #7
 8003788:	4903      	ldr	r1, [pc, #12]	; (8003798 <HAL_RCC_GetPCLK2Freq+0x24>)
 800378a:	5ccb      	ldrb	r3, [r1, r3]
 800378c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003790:	4618      	mov	r0, r3
 8003792:	bd80      	pop	{r7, pc}
 8003794:	40023800 	.word	0x40023800
 8003798:	08007928 	.word	0x08007928

0800379c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b082      	sub	sp, #8
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d101      	bne.n	80037ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e041      	b.n	8003832 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d106      	bne.n	80037c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	f7ff fb1c 	bl	8002e00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2202      	movs	r2, #2
 80037cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	3304      	adds	r3, #4
 80037d8:	4619      	mov	r1, r3
 80037da:	4610      	mov	r0, r2
 80037dc:	f000 f9f0 	bl	8003bc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2201      	movs	r2, #1
 80037e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003830:	2300      	movs	r3, #0
}
 8003832:	4618      	mov	r0, r3
 8003834:	3708      	adds	r7, #8
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
	...

0800383c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800383c:	b480      	push	{r7}
 800383e:	b085      	sub	sp, #20
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2b01      	cmp	r3, #1
 800384e:	d001      	beq.n	8003854 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e044      	b.n	80038de <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2202      	movs	r2, #2
 8003858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	68da      	ldr	r2, [r3, #12]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f042 0201 	orr.w	r2, r2, #1
 800386a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a1e      	ldr	r2, [pc, #120]	; (80038ec <HAL_TIM_Base_Start_IT+0xb0>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d018      	beq.n	80038a8 <HAL_TIM_Base_Start_IT+0x6c>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800387e:	d013      	beq.n	80038a8 <HAL_TIM_Base_Start_IT+0x6c>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a1a      	ldr	r2, [pc, #104]	; (80038f0 <HAL_TIM_Base_Start_IT+0xb4>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d00e      	beq.n	80038a8 <HAL_TIM_Base_Start_IT+0x6c>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a19      	ldr	r2, [pc, #100]	; (80038f4 <HAL_TIM_Base_Start_IT+0xb8>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d009      	beq.n	80038a8 <HAL_TIM_Base_Start_IT+0x6c>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a17      	ldr	r2, [pc, #92]	; (80038f8 <HAL_TIM_Base_Start_IT+0xbc>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d004      	beq.n	80038a8 <HAL_TIM_Base_Start_IT+0x6c>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a16      	ldr	r2, [pc, #88]	; (80038fc <HAL_TIM_Base_Start_IT+0xc0>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d111      	bne.n	80038cc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	f003 0307 	and.w	r3, r3, #7
 80038b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2b06      	cmp	r3, #6
 80038b8:	d010      	beq.n	80038dc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f042 0201 	orr.w	r2, r2, #1
 80038c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038ca:	e007      	b.n	80038dc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f042 0201 	orr.w	r2, r2, #1
 80038da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038dc:	2300      	movs	r3, #0
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3714      	adds	r7, #20
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop
 80038ec:	40010000 	.word	0x40010000
 80038f0:	40000400 	.word	0x40000400
 80038f4:	40000800 	.word	0x40000800
 80038f8:	40000c00 	.word	0x40000c00
 80038fc:	40014000 	.word	0x40014000

08003900 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003900:	b480      	push	{r7}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	68da      	ldr	r2, [r3, #12]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f022 0201 	bic.w	r2, r2, #1
 8003916:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	6a1a      	ldr	r2, [r3, #32]
 800391e:	f241 1311 	movw	r3, #4369	; 0x1111
 8003922:	4013      	ands	r3, r2
 8003924:	2b00      	cmp	r3, #0
 8003926:	d10f      	bne.n	8003948 <HAL_TIM_Base_Stop_IT+0x48>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	6a1a      	ldr	r2, [r3, #32]
 800392e:	f240 4344 	movw	r3, #1092	; 0x444
 8003932:	4013      	ands	r3, r2
 8003934:	2b00      	cmp	r3, #0
 8003936:	d107      	bne.n	8003948 <HAL_TIM_Base_Stop_IT+0x48>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f022 0201 	bic.w	r2, r2, #1
 8003946:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003950:	2300      	movs	r3, #0
}
 8003952:	4618      	mov	r0, r3
 8003954:	370c      	adds	r7, #12
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr

0800395e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800395e:	b580      	push	{r7, lr}
 8003960:	b082      	sub	sp, #8
 8003962:	af00      	add	r7, sp, #0
 8003964:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	691b      	ldr	r3, [r3, #16]
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b02      	cmp	r3, #2
 8003972:	d122      	bne.n	80039ba <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	68db      	ldr	r3, [r3, #12]
 800397a:	f003 0302 	and.w	r3, r3, #2
 800397e:	2b02      	cmp	r3, #2
 8003980:	d11b      	bne.n	80039ba <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f06f 0202 	mvn.w	r2, #2
 800398a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2201      	movs	r2, #1
 8003990:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	699b      	ldr	r3, [r3, #24]
 8003998:	f003 0303 	and.w	r3, r3, #3
 800399c:	2b00      	cmp	r3, #0
 800399e:	d003      	beq.n	80039a8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f000 f8ee 	bl	8003b82 <HAL_TIM_IC_CaptureCallback>
 80039a6:	e005      	b.n	80039b4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f000 f8e0 	bl	8003b6e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f000 f8f1 	bl	8003b96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2200      	movs	r2, #0
 80039b8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	691b      	ldr	r3, [r3, #16]
 80039c0:	f003 0304 	and.w	r3, r3, #4
 80039c4:	2b04      	cmp	r3, #4
 80039c6:	d122      	bne.n	8003a0e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	f003 0304 	and.w	r3, r3, #4
 80039d2:	2b04      	cmp	r3, #4
 80039d4:	d11b      	bne.n	8003a0e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f06f 0204 	mvn.w	r2, #4
 80039de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2202      	movs	r2, #2
 80039e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	699b      	ldr	r3, [r3, #24]
 80039ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d003      	beq.n	80039fc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f000 f8c4 	bl	8003b82 <HAL_TIM_IC_CaptureCallback>
 80039fa:	e005      	b.n	8003a08 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	f000 f8b6 	bl	8003b6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f000 f8c7 	bl	8003b96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	691b      	ldr	r3, [r3, #16]
 8003a14:	f003 0308 	and.w	r3, r3, #8
 8003a18:	2b08      	cmp	r3, #8
 8003a1a:	d122      	bne.n	8003a62 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	f003 0308 	and.w	r3, r3, #8
 8003a26:	2b08      	cmp	r3, #8
 8003a28:	d11b      	bne.n	8003a62 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f06f 0208 	mvn.w	r2, #8
 8003a32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2204      	movs	r2, #4
 8003a38:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	69db      	ldr	r3, [r3, #28]
 8003a40:	f003 0303 	and.w	r3, r3, #3
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d003      	beq.n	8003a50 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	f000 f89a 	bl	8003b82 <HAL_TIM_IC_CaptureCallback>
 8003a4e:	e005      	b.n	8003a5c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f000 f88c 	bl	8003b6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	f000 f89d 	bl	8003b96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	691b      	ldr	r3, [r3, #16]
 8003a68:	f003 0310 	and.w	r3, r3, #16
 8003a6c:	2b10      	cmp	r3, #16
 8003a6e:	d122      	bne.n	8003ab6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	f003 0310 	and.w	r3, r3, #16
 8003a7a:	2b10      	cmp	r3, #16
 8003a7c:	d11b      	bne.n	8003ab6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f06f 0210 	mvn.w	r2, #16
 8003a86:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2208      	movs	r2, #8
 8003a8c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	69db      	ldr	r3, [r3, #28]
 8003a94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d003      	beq.n	8003aa4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a9c:	6878      	ldr	r0, [r7, #4]
 8003a9e:	f000 f870 	bl	8003b82 <HAL_TIM_IC_CaptureCallback>
 8003aa2:	e005      	b.n	8003ab0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f000 f862 	bl	8003b6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003aaa:	6878      	ldr	r0, [r7, #4]
 8003aac:	f000 f873 	bl	8003b96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	691b      	ldr	r3, [r3, #16]
 8003abc:	f003 0301 	and.w	r3, r3, #1
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d10e      	bne.n	8003ae2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	f003 0301 	and.w	r3, r3, #1
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d107      	bne.n	8003ae2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f06f 0201 	mvn.w	r2, #1
 8003ada:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	f000 fe2f 	bl	8004740 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	691b      	ldr	r3, [r3, #16]
 8003ae8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aec:	2b80      	cmp	r3, #128	; 0x80
 8003aee:	d10e      	bne.n	8003b0e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003afa:	2b80      	cmp	r3, #128	; 0x80
 8003afc:	d107      	bne.n	8003b0e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003b06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f000 f8e3 	bl	8003cd4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	691b      	ldr	r3, [r3, #16]
 8003b14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b18:	2b40      	cmp	r3, #64	; 0x40
 8003b1a:	d10e      	bne.n	8003b3a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	68db      	ldr	r3, [r3, #12]
 8003b22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b26:	2b40      	cmp	r3, #64	; 0x40
 8003b28:	d107      	bne.n	8003b3a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003b32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 f838 	bl	8003baa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	691b      	ldr	r3, [r3, #16]
 8003b40:	f003 0320 	and.w	r3, r3, #32
 8003b44:	2b20      	cmp	r3, #32
 8003b46:	d10e      	bne.n	8003b66 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	f003 0320 	and.w	r3, r3, #32
 8003b52:	2b20      	cmp	r3, #32
 8003b54:	d107      	bne.n	8003b66 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f06f 0220 	mvn.w	r2, #32
 8003b5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f000 f8ad 	bl	8003cc0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b66:	bf00      	nop
 8003b68:	3708      	adds	r7, #8
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}

08003b6e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b6e:	b480      	push	{r7}
 8003b70:	b083      	sub	sp, #12
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b76:	bf00      	nop
 8003b78:	370c      	adds	r7, #12
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr

08003b82 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b82:	b480      	push	{r7}
 8003b84:	b083      	sub	sp, #12
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b8a:	bf00      	nop
 8003b8c:	370c      	adds	r7, #12
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr

08003b96 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003b96:	b480      	push	{r7}
 8003b98:	b083      	sub	sp, #12
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003b9e:	bf00      	nop
 8003ba0:	370c      	adds	r7, #12
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba8:	4770      	bx	lr

08003baa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003baa:	b480      	push	{r7}
 8003bac:	b083      	sub	sp, #12
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003bb2:	bf00      	nop
 8003bb4:	370c      	adds	r7, #12
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr
	...

08003bc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b085      	sub	sp, #20
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	4a34      	ldr	r2, [pc, #208]	; (8003ca4 <TIM_Base_SetConfig+0xe4>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d00f      	beq.n	8003bf8 <TIM_Base_SetConfig+0x38>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bde:	d00b      	beq.n	8003bf8 <TIM_Base_SetConfig+0x38>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	4a31      	ldr	r2, [pc, #196]	; (8003ca8 <TIM_Base_SetConfig+0xe8>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d007      	beq.n	8003bf8 <TIM_Base_SetConfig+0x38>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	4a30      	ldr	r2, [pc, #192]	; (8003cac <TIM_Base_SetConfig+0xec>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d003      	beq.n	8003bf8 <TIM_Base_SetConfig+0x38>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	4a2f      	ldr	r2, [pc, #188]	; (8003cb0 <TIM_Base_SetConfig+0xf0>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d108      	bne.n	8003c0a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bfe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	68fa      	ldr	r2, [r7, #12]
 8003c06:	4313      	orrs	r3, r2
 8003c08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	4a25      	ldr	r2, [pc, #148]	; (8003ca4 <TIM_Base_SetConfig+0xe4>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d01b      	beq.n	8003c4a <TIM_Base_SetConfig+0x8a>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c18:	d017      	beq.n	8003c4a <TIM_Base_SetConfig+0x8a>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4a22      	ldr	r2, [pc, #136]	; (8003ca8 <TIM_Base_SetConfig+0xe8>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d013      	beq.n	8003c4a <TIM_Base_SetConfig+0x8a>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	4a21      	ldr	r2, [pc, #132]	; (8003cac <TIM_Base_SetConfig+0xec>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d00f      	beq.n	8003c4a <TIM_Base_SetConfig+0x8a>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a20      	ldr	r2, [pc, #128]	; (8003cb0 <TIM_Base_SetConfig+0xf0>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d00b      	beq.n	8003c4a <TIM_Base_SetConfig+0x8a>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	4a1f      	ldr	r2, [pc, #124]	; (8003cb4 <TIM_Base_SetConfig+0xf4>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d007      	beq.n	8003c4a <TIM_Base_SetConfig+0x8a>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a1e      	ldr	r2, [pc, #120]	; (8003cb8 <TIM_Base_SetConfig+0xf8>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d003      	beq.n	8003c4a <TIM_Base_SetConfig+0x8a>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4a1d      	ldr	r2, [pc, #116]	; (8003cbc <TIM_Base_SetConfig+0xfc>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d108      	bne.n	8003c5c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	68db      	ldr	r3, [r3, #12]
 8003c56:	68fa      	ldr	r2, [r7, #12]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	695b      	ldr	r3, [r3, #20]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	68fa      	ldr	r2, [r7, #12]
 8003c6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	689a      	ldr	r2, [r3, #8]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	4a08      	ldr	r2, [pc, #32]	; (8003ca4 <TIM_Base_SetConfig+0xe4>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d103      	bne.n	8003c90 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	691a      	ldr	r2, [r3, #16]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	615a      	str	r2, [r3, #20]
}
 8003c96:	bf00      	nop
 8003c98:	3714      	adds	r7, #20
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop
 8003ca4:	40010000 	.word	0x40010000
 8003ca8:	40000400 	.word	0x40000400
 8003cac:	40000800 	.word	0x40000800
 8003cb0:	40000c00 	.word	0x40000c00
 8003cb4:	40014000 	.word	0x40014000
 8003cb8:	40014400 	.word	0x40014400
 8003cbc:	40014800 	.word	0x40014800

08003cc0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003cc8:	bf00      	nop
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr

08003cd4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003cdc:	bf00      	nop
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr

08003ce8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d101      	bne.n	8003cfa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e03f      	b.n	8003d7a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d106      	bne.n	8003d14 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f7ff f89e 	bl	8002e50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2224      	movs	r2, #36	; 0x24
 8003d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	68da      	ldr	r2, [r3, #12]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d2a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f000 f929 	bl	8003f84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	691a      	ldr	r2, [r3, #16]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d40:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	695a      	ldr	r2, [r3, #20]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d50:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	68da      	ldr	r2, [r3, #12]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d60:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2220      	movs	r2, #32
 8003d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2220      	movs	r2, #32
 8003d74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d78:	2300      	movs	r3, #0
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3708      	adds	r7, #8
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}

08003d82 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b08a      	sub	sp, #40	; 0x28
 8003d86:	af02      	add	r7, sp, #8
 8003d88:	60f8      	str	r0, [r7, #12]
 8003d8a:	60b9      	str	r1, [r7, #8]
 8003d8c:	603b      	str	r3, [r7, #0]
 8003d8e:	4613      	mov	r3, r2
 8003d90:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d92:	2300      	movs	r3, #0
 8003d94:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	2b20      	cmp	r3, #32
 8003da0:	d17c      	bne.n	8003e9c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d002      	beq.n	8003dae <HAL_UART_Transmit+0x2c>
 8003da8:	88fb      	ldrh	r3, [r7, #6]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d101      	bne.n	8003db2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e075      	b.n	8003e9e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d101      	bne.n	8003dc0 <HAL_UART_Transmit+0x3e>
 8003dbc:	2302      	movs	r3, #2
 8003dbe:	e06e      	b.n	8003e9e <HAL_UART_Transmit+0x11c>
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2221      	movs	r2, #33	; 0x21
 8003dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003dd6:	f7fe f915 	bl	8002004 <HAL_GetTick>
 8003dda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	88fa      	ldrh	r2, [r7, #6]
 8003de0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	88fa      	ldrh	r2, [r7, #6]
 8003de6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003df0:	d108      	bne.n	8003e04 <HAL_UART_Transmit+0x82>
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	691b      	ldr	r3, [r3, #16]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d104      	bne.n	8003e04 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	61bb      	str	r3, [r7, #24]
 8003e02:	e003      	b.n	8003e0c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003e14:	e02a      	b.n	8003e6c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	9300      	str	r3, [sp, #0]
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	2180      	movs	r1, #128	; 0x80
 8003e20:	68f8      	ldr	r0, [r7, #12]
 8003e22:	f000 f840 	bl	8003ea6 <UART_WaitOnFlagUntilTimeout>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d001      	beq.n	8003e30 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e036      	b.n	8003e9e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d10b      	bne.n	8003e4e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e36:	69bb      	ldr	r3, [r7, #24]
 8003e38:	881b      	ldrh	r3, [r3, #0]
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e44:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e46:	69bb      	ldr	r3, [r7, #24]
 8003e48:	3302      	adds	r3, #2
 8003e4a:	61bb      	str	r3, [r7, #24]
 8003e4c:	e007      	b.n	8003e5e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	781a      	ldrb	r2, [r3, #0]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	3301      	adds	r3, #1
 8003e5c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e62:	b29b      	uxth	r3, r3
 8003e64:	3b01      	subs	r3, #1
 8003e66:	b29a      	uxth	r2, r3
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d1cf      	bne.n	8003e16 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	9300      	str	r3, [sp, #0]
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	2140      	movs	r1, #64	; 0x40
 8003e80:	68f8      	ldr	r0, [r7, #12]
 8003e82:	f000 f810 	bl	8003ea6 <UART_WaitOnFlagUntilTimeout>
 8003e86:	4603      	mov	r3, r0
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d001      	beq.n	8003e90 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	e006      	b.n	8003e9e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2220      	movs	r2, #32
 8003e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	e000      	b.n	8003e9e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003e9c:	2302      	movs	r3, #2
  }
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3720      	adds	r7, #32
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}

08003ea6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003ea6:	b580      	push	{r7, lr}
 8003ea8:	b090      	sub	sp, #64	; 0x40
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	60f8      	str	r0, [r7, #12]
 8003eae:	60b9      	str	r1, [r7, #8]
 8003eb0:	603b      	str	r3, [r7, #0]
 8003eb2:	4613      	mov	r3, r2
 8003eb4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003eb6:	e050      	b.n	8003f5a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003eb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003eba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ebe:	d04c      	beq.n	8003f5a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003ec0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d007      	beq.n	8003ed6 <UART_WaitOnFlagUntilTimeout+0x30>
 8003ec6:	f7fe f89d 	bl	8002004 <HAL_GetTick>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	1ad3      	subs	r3, r2, r3
 8003ed0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d241      	bcs.n	8003f5a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	330c      	adds	r3, #12
 8003edc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ee0:	e853 3f00 	ldrex	r3, [r3]
 8003ee4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003eec:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	330c      	adds	r3, #12
 8003ef4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003ef6:	637a      	str	r2, [r7, #52]	; 0x34
 8003ef8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003efa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003efc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003efe:	e841 2300 	strex	r3, r2, [r1]
 8003f02:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003f04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d1e5      	bne.n	8003ed6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	3314      	adds	r3, #20
 8003f10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	e853 3f00 	ldrex	r3, [r3]
 8003f18:	613b      	str	r3, [r7, #16]
   return(result);
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	f023 0301 	bic.w	r3, r3, #1
 8003f20:	63bb      	str	r3, [r7, #56]	; 0x38
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	3314      	adds	r3, #20
 8003f28:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003f2a:	623a      	str	r2, [r7, #32]
 8003f2c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f2e:	69f9      	ldr	r1, [r7, #28]
 8003f30:	6a3a      	ldr	r2, [r7, #32]
 8003f32:	e841 2300 	strex	r3, r2, [r1]
 8003f36:	61bb      	str	r3, [r7, #24]
   return(result);
 8003f38:	69bb      	ldr	r3, [r7, #24]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d1e5      	bne.n	8003f0a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2220      	movs	r2, #32
 8003f42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2220      	movs	r2, #32
 8003f4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2200      	movs	r2, #0
 8003f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e00f      	b.n	8003f7a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	4013      	ands	r3, r2
 8003f64:	68ba      	ldr	r2, [r7, #8]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	bf0c      	ite	eq
 8003f6a:	2301      	moveq	r3, #1
 8003f6c:	2300      	movne	r3, #0
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	461a      	mov	r2, r3
 8003f72:	79fb      	ldrb	r3, [r7, #7]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d09f      	beq.n	8003eb8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3740      	adds	r7, #64	; 0x40
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
	...

08003f84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f88:	b0c0      	sub	sp, #256	; 0x100
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	691b      	ldr	r3, [r3, #16]
 8003f98:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fa0:	68d9      	ldr	r1, [r3, #12]
 8003fa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	ea40 0301 	orr.w	r3, r0, r1
 8003fac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003fae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fb2:	689a      	ldr	r2, [r3, #8]
 8003fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fb8:	691b      	ldr	r3, [r3, #16]
 8003fba:	431a      	orrs	r2, r3
 8003fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fc0:	695b      	ldr	r3, [r3, #20]
 8003fc2:	431a      	orrs	r2, r3
 8003fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fc8:	69db      	ldr	r3, [r3, #28]
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	68db      	ldr	r3, [r3, #12]
 8003fd8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003fdc:	f021 010c 	bic.w	r1, r1, #12
 8003fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003fea:	430b      	orrs	r3, r1
 8003fec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	695b      	ldr	r3, [r3, #20]
 8003ff6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003ffa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ffe:	6999      	ldr	r1, [r3, #24]
 8004000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	ea40 0301 	orr.w	r3, r0, r1
 800400a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USARTX) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800400c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	4b8f      	ldr	r3, [pc, #572]	; (8004250 <UART_SetConfig+0x2cc>)
 8004014:	429a      	cmp	r2, r3
 8004016:	d005      	beq.n	8004024 <UART_SetConfig+0xa0>
 8004018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	4b8d      	ldr	r3, [pc, #564]	; (8004254 <UART_SetConfig+0x2d0>)
 8004020:	429a      	cmp	r2, r3
 8004022:	d104      	bne.n	800402e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004024:	f7ff fba6 	bl	8003774 <HAL_RCC_GetPCLK2Freq>
 8004028:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800402c:	e003      	b.n	8004036 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800402e:	f7ff fb8d 	bl	800374c <HAL_RCC_GetPCLK1Freq>
 8004032:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004036:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800403a:	69db      	ldr	r3, [r3, #28]
 800403c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004040:	f040 810c 	bne.w	800425c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004044:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004048:	2200      	movs	r2, #0
 800404a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800404e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004052:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004056:	4622      	mov	r2, r4
 8004058:	462b      	mov	r3, r5
 800405a:	1891      	adds	r1, r2, r2
 800405c:	65b9      	str	r1, [r7, #88]	; 0x58
 800405e:	415b      	adcs	r3, r3
 8004060:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004062:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004066:	4621      	mov	r1, r4
 8004068:	eb12 0801 	adds.w	r8, r2, r1
 800406c:	4629      	mov	r1, r5
 800406e:	eb43 0901 	adc.w	r9, r3, r1
 8004072:	f04f 0200 	mov.w	r2, #0
 8004076:	f04f 0300 	mov.w	r3, #0
 800407a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800407e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004082:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004086:	4690      	mov	r8, r2
 8004088:	4699      	mov	r9, r3
 800408a:	4623      	mov	r3, r4
 800408c:	eb18 0303 	adds.w	r3, r8, r3
 8004090:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004094:	462b      	mov	r3, r5
 8004096:	eb49 0303 	adc.w	r3, r9, r3
 800409a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800409e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80040aa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80040ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80040b2:	460b      	mov	r3, r1
 80040b4:	18db      	adds	r3, r3, r3
 80040b6:	653b      	str	r3, [r7, #80]	; 0x50
 80040b8:	4613      	mov	r3, r2
 80040ba:	eb42 0303 	adc.w	r3, r2, r3
 80040be:	657b      	str	r3, [r7, #84]	; 0x54
 80040c0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80040c4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80040c8:	f7fc fdc6 	bl	8000c58 <__aeabi_uldivmod>
 80040cc:	4602      	mov	r2, r0
 80040ce:	460b      	mov	r3, r1
 80040d0:	4b61      	ldr	r3, [pc, #388]	; (8004258 <UART_SetConfig+0x2d4>)
 80040d2:	fba3 2302 	umull	r2, r3, r3, r2
 80040d6:	095b      	lsrs	r3, r3, #5
 80040d8:	011c      	lsls	r4, r3, #4
 80040da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80040de:	2200      	movs	r2, #0
 80040e0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80040e4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80040e8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80040ec:	4642      	mov	r2, r8
 80040ee:	464b      	mov	r3, r9
 80040f0:	1891      	adds	r1, r2, r2
 80040f2:	64b9      	str	r1, [r7, #72]	; 0x48
 80040f4:	415b      	adcs	r3, r3
 80040f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040f8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80040fc:	4641      	mov	r1, r8
 80040fe:	eb12 0a01 	adds.w	sl, r2, r1
 8004102:	4649      	mov	r1, r9
 8004104:	eb43 0b01 	adc.w	fp, r3, r1
 8004108:	f04f 0200 	mov.w	r2, #0
 800410c:	f04f 0300 	mov.w	r3, #0
 8004110:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004114:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004118:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800411c:	4692      	mov	sl, r2
 800411e:	469b      	mov	fp, r3
 8004120:	4643      	mov	r3, r8
 8004122:	eb1a 0303 	adds.w	r3, sl, r3
 8004126:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800412a:	464b      	mov	r3, r9
 800412c:	eb4b 0303 	adc.w	r3, fp, r3
 8004130:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	2200      	movs	r2, #0
 800413c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004140:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004144:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004148:	460b      	mov	r3, r1
 800414a:	18db      	adds	r3, r3, r3
 800414c:	643b      	str	r3, [r7, #64]	; 0x40
 800414e:	4613      	mov	r3, r2
 8004150:	eb42 0303 	adc.w	r3, r2, r3
 8004154:	647b      	str	r3, [r7, #68]	; 0x44
 8004156:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800415a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800415e:	f7fc fd7b 	bl	8000c58 <__aeabi_uldivmod>
 8004162:	4602      	mov	r2, r0
 8004164:	460b      	mov	r3, r1
 8004166:	4611      	mov	r1, r2
 8004168:	4b3b      	ldr	r3, [pc, #236]	; (8004258 <UART_SetConfig+0x2d4>)
 800416a:	fba3 2301 	umull	r2, r3, r3, r1
 800416e:	095b      	lsrs	r3, r3, #5
 8004170:	2264      	movs	r2, #100	; 0x64
 8004172:	fb02 f303 	mul.w	r3, r2, r3
 8004176:	1acb      	subs	r3, r1, r3
 8004178:	00db      	lsls	r3, r3, #3
 800417a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800417e:	4b36      	ldr	r3, [pc, #216]	; (8004258 <UART_SetConfig+0x2d4>)
 8004180:	fba3 2302 	umull	r2, r3, r3, r2
 8004184:	095b      	lsrs	r3, r3, #5
 8004186:	005b      	lsls	r3, r3, #1
 8004188:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800418c:	441c      	add	r4, r3
 800418e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004192:	2200      	movs	r2, #0
 8004194:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004198:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800419c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80041a0:	4642      	mov	r2, r8
 80041a2:	464b      	mov	r3, r9
 80041a4:	1891      	adds	r1, r2, r2
 80041a6:	63b9      	str	r1, [r7, #56]	; 0x38
 80041a8:	415b      	adcs	r3, r3
 80041aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80041ac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80041b0:	4641      	mov	r1, r8
 80041b2:	1851      	adds	r1, r2, r1
 80041b4:	6339      	str	r1, [r7, #48]	; 0x30
 80041b6:	4649      	mov	r1, r9
 80041b8:	414b      	adcs	r3, r1
 80041ba:	637b      	str	r3, [r7, #52]	; 0x34
 80041bc:	f04f 0200 	mov.w	r2, #0
 80041c0:	f04f 0300 	mov.w	r3, #0
 80041c4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80041c8:	4659      	mov	r1, fp
 80041ca:	00cb      	lsls	r3, r1, #3
 80041cc:	4651      	mov	r1, sl
 80041ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041d2:	4651      	mov	r1, sl
 80041d4:	00ca      	lsls	r2, r1, #3
 80041d6:	4610      	mov	r0, r2
 80041d8:	4619      	mov	r1, r3
 80041da:	4603      	mov	r3, r0
 80041dc:	4642      	mov	r2, r8
 80041de:	189b      	adds	r3, r3, r2
 80041e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80041e4:	464b      	mov	r3, r9
 80041e6:	460a      	mov	r2, r1
 80041e8:	eb42 0303 	adc.w	r3, r2, r3
 80041ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80041f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80041fc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004200:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004204:	460b      	mov	r3, r1
 8004206:	18db      	adds	r3, r3, r3
 8004208:	62bb      	str	r3, [r7, #40]	; 0x28
 800420a:	4613      	mov	r3, r2
 800420c:	eb42 0303 	adc.w	r3, r2, r3
 8004210:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004212:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004216:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800421a:	f7fc fd1d 	bl	8000c58 <__aeabi_uldivmod>
 800421e:	4602      	mov	r2, r0
 8004220:	460b      	mov	r3, r1
 8004222:	4b0d      	ldr	r3, [pc, #52]	; (8004258 <UART_SetConfig+0x2d4>)
 8004224:	fba3 1302 	umull	r1, r3, r3, r2
 8004228:	095b      	lsrs	r3, r3, #5
 800422a:	2164      	movs	r1, #100	; 0x64
 800422c:	fb01 f303 	mul.w	r3, r1, r3
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	00db      	lsls	r3, r3, #3
 8004234:	3332      	adds	r3, #50	; 0x32
 8004236:	4a08      	ldr	r2, [pc, #32]	; (8004258 <UART_SetConfig+0x2d4>)
 8004238:	fba2 2303 	umull	r2, r3, r2, r3
 800423c:	095b      	lsrs	r3, r3, #5
 800423e:	f003 0207 	and.w	r2, r3, #7
 8004242:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4422      	add	r2, r4
 800424a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800424c:	e105      	b.n	800445a <UART_SetConfig+0x4d6>
 800424e:	bf00      	nop
 8004250:	40011000 	.word	0x40011000
 8004254:	40011400 	.word	0x40011400
 8004258:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800425c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004260:	2200      	movs	r2, #0
 8004262:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004266:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800426a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800426e:	4642      	mov	r2, r8
 8004270:	464b      	mov	r3, r9
 8004272:	1891      	adds	r1, r2, r2
 8004274:	6239      	str	r1, [r7, #32]
 8004276:	415b      	adcs	r3, r3
 8004278:	627b      	str	r3, [r7, #36]	; 0x24
 800427a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800427e:	4641      	mov	r1, r8
 8004280:	1854      	adds	r4, r2, r1
 8004282:	4649      	mov	r1, r9
 8004284:	eb43 0501 	adc.w	r5, r3, r1
 8004288:	f04f 0200 	mov.w	r2, #0
 800428c:	f04f 0300 	mov.w	r3, #0
 8004290:	00eb      	lsls	r3, r5, #3
 8004292:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004296:	00e2      	lsls	r2, r4, #3
 8004298:	4614      	mov	r4, r2
 800429a:	461d      	mov	r5, r3
 800429c:	4643      	mov	r3, r8
 800429e:	18e3      	adds	r3, r4, r3
 80042a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80042a4:	464b      	mov	r3, r9
 80042a6:	eb45 0303 	adc.w	r3, r5, r3
 80042aa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80042ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80042ba:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80042be:	f04f 0200 	mov.w	r2, #0
 80042c2:	f04f 0300 	mov.w	r3, #0
 80042c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80042ca:	4629      	mov	r1, r5
 80042cc:	008b      	lsls	r3, r1, #2
 80042ce:	4621      	mov	r1, r4
 80042d0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042d4:	4621      	mov	r1, r4
 80042d6:	008a      	lsls	r2, r1, #2
 80042d8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80042dc:	f7fc fcbc 	bl	8000c58 <__aeabi_uldivmod>
 80042e0:	4602      	mov	r2, r0
 80042e2:	460b      	mov	r3, r1
 80042e4:	4b60      	ldr	r3, [pc, #384]	; (8004468 <UART_SetConfig+0x4e4>)
 80042e6:	fba3 2302 	umull	r2, r3, r3, r2
 80042ea:	095b      	lsrs	r3, r3, #5
 80042ec:	011c      	lsls	r4, r3, #4
 80042ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80042f2:	2200      	movs	r2, #0
 80042f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80042f8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80042fc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004300:	4642      	mov	r2, r8
 8004302:	464b      	mov	r3, r9
 8004304:	1891      	adds	r1, r2, r2
 8004306:	61b9      	str	r1, [r7, #24]
 8004308:	415b      	adcs	r3, r3
 800430a:	61fb      	str	r3, [r7, #28]
 800430c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004310:	4641      	mov	r1, r8
 8004312:	1851      	adds	r1, r2, r1
 8004314:	6139      	str	r1, [r7, #16]
 8004316:	4649      	mov	r1, r9
 8004318:	414b      	adcs	r3, r1
 800431a:	617b      	str	r3, [r7, #20]
 800431c:	f04f 0200 	mov.w	r2, #0
 8004320:	f04f 0300 	mov.w	r3, #0
 8004324:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004328:	4659      	mov	r1, fp
 800432a:	00cb      	lsls	r3, r1, #3
 800432c:	4651      	mov	r1, sl
 800432e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004332:	4651      	mov	r1, sl
 8004334:	00ca      	lsls	r2, r1, #3
 8004336:	4610      	mov	r0, r2
 8004338:	4619      	mov	r1, r3
 800433a:	4603      	mov	r3, r0
 800433c:	4642      	mov	r2, r8
 800433e:	189b      	adds	r3, r3, r2
 8004340:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004344:	464b      	mov	r3, r9
 8004346:	460a      	mov	r2, r1
 8004348:	eb42 0303 	adc.w	r3, r2, r3
 800434c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	2200      	movs	r2, #0
 8004358:	67bb      	str	r3, [r7, #120]	; 0x78
 800435a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800435c:	f04f 0200 	mov.w	r2, #0
 8004360:	f04f 0300 	mov.w	r3, #0
 8004364:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004368:	4649      	mov	r1, r9
 800436a:	008b      	lsls	r3, r1, #2
 800436c:	4641      	mov	r1, r8
 800436e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004372:	4641      	mov	r1, r8
 8004374:	008a      	lsls	r2, r1, #2
 8004376:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800437a:	f7fc fc6d 	bl	8000c58 <__aeabi_uldivmod>
 800437e:	4602      	mov	r2, r0
 8004380:	460b      	mov	r3, r1
 8004382:	4b39      	ldr	r3, [pc, #228]	; (8004468 <UART_SetConfig+0x4e4>)
 8004384:	fba3 1302 	umull	r1, r3, r3, r2
 8004388:	095b      	lsrs	r3, r3, #5
 800438a:	2164      	movs	r1, #100	; 0x64
 800438c:	fb01 f303 	mul.w	r3, r1, r3
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	011b      	lsls	r3, r3, #4
 8004394:	3332      	adds	r3, #50	; 0x32
 8004396:	4a34      	ldr	r2, [pc, #208]	; (8004468 <UART_SetConfig+0x4e4>)
 8004398:	fba2 2303 	umull	r2, r3, r2, r3
 800439c:	095b      	lsrs	r3, r3, #5
 800439e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043a2:	441c      	add	r4, r3
 80043a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80043a8:	2200      	movs	r2, #0
 80043aa:	673b      	str	r3, [r7, #112]	; 0x70
 80043ac:	677a      	str	r2, [r7, #116]	; 0x74
 80043ae:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80043b2:	4642      	mov	r2, r8
 80043b4:	464b      	mov	r3, r9
 80043b6:	1891      	adds	r1, r2, r2
 80043b8:	60b9      	str	r1, [r7, #8]
 80043ba:	415b      	adcs	r3, r3
 80043bc:	60fb      	str	r3, [r7, #12]
 80043be:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80043c2:	4641      	mov	r1, r8
 80043c4:	1851      	adds	r1, r2, r1
 80043c6:	6039      	str	r1, [r7, #0]
 80043c8:	4649      	mov	r1, r9
 80043ca:	414b      	adcs	r3, r1
 80043cc:	607b      	str	r3, [r7, #4]
 80043ce:	f04f 0200 	mov.w	r2, #0
 80043d2:	f04f 0300 	mov.w	r3, #0
 80043d6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80043da:	4659      	mov	r1, fp
 80043dc:	00cb      	lsls	r3, r1, #3
 80043de:	4651      	mov	r1, sl
 80043e0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043e4:	4651      	mov	r1, sl
 80043e6:	00ca      	lsls	r2, r1, #3
 80043e8:	4610      	mov	r0, r2
 80043ea:	4619      	mov	r1, r3
 80043ec:	4603      	mov	r3, r0
 80043ee:	4642      	mov	r2, r8
 80043f0:	189b      	adds	r3, r3, r2
 80043f2:	66bb      	str	r3, [r7, #104]	; 0x68
 80043f4:	464b      	mov	r3, r9
 80043f6:	460a      	mov	r2, r1
 80043f8:	eb42 0303 	adc.w	r3, r2, r3
 80043fc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80043fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	2200      	movs	r2, #0
 8004406:	663b      	str	r3, [r7, #96]	; 0x60
 8004408:	667a      	str	r2, [r7, #100]	; 0x64
 800440a:	f04f 0200 	mov.w	r2, #0
 800440e:	f04f 0300 	mov.w	r3, #0
 8004412:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004416:	4649      	mov	r1, r9
 8004418:	008b      	lsls	r3, r1, #2
 800441a:	4641      	mov	r1, r8
 800441c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004420:	4641      	mov	r1, r8
 8004422:	008a      	lsls	r2, r1, #2
 8004424:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004428:	f7fc fc16 	bl	8000c58 <__aeabi_uldivmod>
 800442c:	4602      	mov	r2, r0
 800442e:	460b      	mov	r3, r1
 8004430:	4b0d      	ldr	r3, [pc, #52]	; (8004468 <UART_SetConfig+0x4e4>)
 8004432:	fba3 1302 	umull	r1, r3, r3, r2
 8004436:	095b      	lsrs	r3, r3, #5
 8004438:	2164      	movs	r1, #100	; 0x64
 800443a:	fb01 f303 	mul.w	r3, r1, r3
 800443e:	1ad3      	subs	r3, r2, r3
 8004440:	011b      	lsls	r3, r3, #4
 8004442:	3332      	adds	r3, #50	; 0x32
 8004444:	4a08      	ldr	r2, [pc, #32]	; (8004468 <UART_SetConfig+0x4e4>)
 8004446:	fba2 2303 	umull	r2, r3, r2, r3
 800444a:	095b      	lsrs	r3, r3, #5
 800444c:	f003 020f 	and.w	r2, r3, #15
 8004450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4422      	add	r2, r4
 8004458:	609a      	str	r2, [r3, #8]
}
 800445a:	bf00      	nop
 800445c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004460:	46bd      	mov	sp, r7
 8004462:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004466:	bf00      	nop
 8004468:	51eb851f 	.word	0x51eb851f

0800446c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b082      	sub	sp, #8
 8004470:	af00      	add	r7, sp, #0
	memset(irmsStr,'\0',sizeof(irmsStr)); /*Data vector initialization*/
 8004472:	220a      	movs	r2, #10
 8004474:	2100      	movs	r1, #0
 8004476:	486e      	ldr	r0, [pc, #440]	; (8004630 <main+0x1c4>)
 8004478:	f000 f9ce 	bl	8004818 <memset>

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800447c:	f7fd fd5c 	bl	8001f38 <HAL_Init>
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8004480:	2300      	movs	r3, #0
 8004482:	607b      	str	r3, [r7, #4]
 8004484:	4b6b      	ldr	r3, [pc, #428]	; (8004634 <main+0x1c8>)
 8004486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004488:	4a6a      	ldr	r2, [pc, #424]	; (8004634 <main+0x1c8>)
 800448a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800448e:	6313      	str	r3, [r2, #48]	; 0x30
 8004490:	4b68      	ldr	r3, [pc, #416]	; (8004634 <main+0x1c8>)
 8004492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004494:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004498:	607b      	str	r3, [r7, #4]
 800449a:	687b      	ldr	r3, [r7, #4]
	/* Configure the system clock */
	SystemClock_Config();
 800449c:	f000 f8e8 	bl	8004670 <SystemClock_Config>

	/* Initialize all LEDS */
	BSP_LED_Init(LED_USER);
 80044a0:	2000      	movs	r0, #0
 80044a2:	f7fd fb2d 	bl	8001b00 <BSP_LED_Init>
	BSP_LED_Init(LED1);
 80044a6:	2001      	movs	r0, #1
 80044a8:	f7fd fb2a 	bl	8001b00 <BSP_LED_Init>
	BSP_LED_Init(LED2);
 80044ac:	2002      	movs	r0, #2
 80044ae:	f7fd fb27 	bl	8001b00 <BSP_LED_Init>

	BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);	//Initialize push button */
 80044b2:	2100      	movs	r1, #0
 80044b4:	2000      	movs	r0, #0
 80044b6:	f7fd fbc9 	bl	8001c4c <BSP_PB_Init>
	BSP_TICK_Init();	//Initialize of the GPIO used to verify the sampling time generated by the TMR10 interrupt
 80044ba:	f7fd faef 	bl	8001a9c <BSP_TICK_Init>

	/* Initialize UART*/
	if(uartInit(&huart1,BAUDS) == false)
 80044be:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 80044c2:	485d      	ldr	r0, [pc, #372]	; (8004638 <main+0x1cc>)
 80044c4:	f7fd fa7a 	bl	80019bc <uartInit>
 80044c8:	4603      	mov	r3, r0
 80044ca:	f083 0301 	eor.w	r3, r3, #1
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d001      	beq.n	80044d8 <main+0x6c>
		Error_Handler();
 80044d4:	f000 f944 	bl	8004760 <Error_Handler>

	/* Initialize ADC*/
	if(adcInit(&hadc1,RESOLUTION_ADC,&huart1) == false)
 80044d8:	4a57      	ldr	r2, [pc, #348]	; (8004638 <main+0x1cc>)
 80044da:	210c      	movs	r1, #12
 80044dc:	4857      	ldr	r0, [pc, #348]	; (800463c <main+0x1d0>)
 80044de:	f7fc fdfb 	bl	80010d8 <adcInit>
 80044e2:	4603      	mov	r3, r0
 80044e4:	f083 0301 	eor.w	r3, r3, #1
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d001      	beq.n	80044f2 <main+0x86>
		Error_Handler();
 80044ee:	f000 f937 	bl	8004760 <Error_Handler>

	/* Initialize Timer*/
	if(timerInit(&htim10) == true)
 80044f2:	4853      	ldr	r0, [pc, #332]	; (8004640 <main+0x1d4>)
 80044f4:	f7fd f8e0 	bl	80016b8 <timerInit>
 80044f8:	4603      	mov	r3, r0
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d004      	beq.n	8004508 <main+0x9c>
		uartSendString(&huart1,(uint8_t *)initTimer);
 80044fe:	4951      	ldr	r1, [pc, #324]	; (8004644 <main+0x1d8>)
 8004500:	484d      	ldr	r0, [pc, #308]	; (8004638 <main+0x1cc>)
 8004502:	f7fd faa1 	bl	8001a48 <uartSendString>
 8004506:	e001      	b.n	800450c <main+0xa0>
	else
		Error_Handler();
 8004508:	f000 f92a 	bl	8004760 <Error_Handler>

	/* Initialization of FSM */
	currentFSMState = IDLE;					//initialize the main FSM
 800450c:	4b4e      	ldr	r3, [pc, #312]	; (8004648 <main+0x1dc>)
 800450e:	2200      	movs	r2, #0
 8004510:	701a      	strb	r2, [r3, #0]
	debounceFSM_init();						//initialize the FSM for anti-rebounds
 8004512:	f7fc fec5 	bl	80012a0 <debounceFSM_init>

	if(rmsFSM_init(&htim10,&hadc1,&huart1) == false)	//initialize the FSM for RMS current calculation
 8004516:	4a48      	ldr	r2, [pc, #288]	; (8004638 <main+0x1cc>)
 8004518:	4948      	ldr	r1, [pc, #288]	; (800463c <main+0x1d0>)
 800451a:	4849      	ldr	r0, [pc, #292]	; (8004640 <main+0x1d4>)
 800451c:	f7fd f810 	bl	8001540 <rmsFSM_init>
 8004520:	4603      	mov	r3, r0
 8004522:	f083 0301 	eor.w	r3, r3, #1
 8004526:	b2db      	uxtb	r3, r3
 8004528:	2b00      	cmp	r3, #0
 800452a:	d001      	beq.n	8004530 <main+0xc4>
		Error_Handler();
 800452c:	f000 f918 	bl	8004760 <Error_Handler>

	while (1)
	{
		/* USER CODE END WHILE */
		rmsFSM_update();
 8004530:	f7fd f83e 	bl	80015b0 <rmsFSM_update>

		switch (currentFSMState)
 8004534:	4b44      	ldr	r3, [pc, #272]	; (8004648 <main+0x1dc>)
 8004536:	781b      	ldrb	r3, [r3, #0]
 8004538:	2b03      	cmp	r3, #3
 800453a:	d872      	bhi.n	8004622 <main+0x1b6>
 800453c:	a201      	add	r2, pc, #4	; (adr r2, 8004544 <main+0xd8>)
 800453e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004542:	bf00      	nop
 8004544:	08004555 	.word	0x08004555
 8004548:	08004581 	.word	0x08004581
 800454c:	080045db 	.word	0x080045db
 8004550:	08004609 	.word	0x08004609
			 * State: IDLE
			 * In this state it waits for the user to press the button on the board.
			 * The user led on the board lights up as an indication of remaining in this state.
			 * *********************************************************************************/
			case IDLE:
				debounceFSM_update();
 8004554:	f7fc feb4 	bl	80012c0 <debounceFSM_update>

				if (readKey())
 8004558:	f7fc ff2e 	bl	80013b8 <readKey>
 800455c:	4603      	mov	r3, r0
 800455e:	2b00      	cmp	r3, #0
 8004560:	d00a      	beq.n	8004578 <main+0x10c>
				{
					uartSendString(&huart1,(uint8_t *)fsmState1);
 8004562:	493a      	ldr	r1, [pc, #232]	; (800464c <main+0x1e0>)
 8004564:	4834      	ldr	r0, [pc, #208]	; (8004638 <main+0x1cc>)
 8004566:	f7fd fa6f 	bl	8001a48 <uartSendString>
					BSP_LED_Off(LED_USER);
 800456a:	2000      	movs	r0, #0
 800456c:	f7fd fb54 	bl	8001c18 <BSP_LED_Off>
					currentFSMState = READ_RMS_CURRENT;
 8004570:	4b35      	ldr	r3, [pc, #212]	; (8004648 <main+0x1dc>)
 8004572:	2201      	movs	r2, #1
 8004574:	701a      	strb	r2, [r3, #0]
				}
				else
					BSP_LED_On(LED_USER);
				break;
 8004576:	e05a      	b.n	800462e <main+0x1c2>
					BSP_LED_On(LED_USER);
 8004578:	2000      	movs	r0, #0
 800457a:	f7fd fb33 	bl	8001be4 <BSP_LED_On>
				break;
 800457e:	e056      	b.n	800462e <main+0x1c2>

			case READ_RMS_CURRENT:
				uartSendString(&huart1,(uint8_t *)fsmState2);
 8004580:	4933      	ldr	r1, [pc, #204]	; (8004650 <main+0x1e4>)
 8004582:	482d      	ldr	r0, [pc, #180]	; (8004638 <main+0x1cc>)
 8004584:	f7fd fa60 	bl	8001a48 <uartSendString>
				irms_line = readRMSCurrent();	//get value RMS current
 8004588:	f7fd f87a 	bl	8001680 <readRMSCurrent>
 800458c:	eef0 7a40 	vmov.f32	s15, s0
 8004590:	4b30      	ldr	r3, [pc, #192]	; (8004654 <main+0x1e8>)
 8004592:	edc3 7a00 	vstr	s15, [r3]
				 *If a negative value is received or outside the maximum measurement range of the sensor,
				 *we discard the data and send a message to the user indicating that the measured value
				 *is incorrect and restart the FSM.
				 *Otherwise, we continue to the next state to send the value to the user through the UART.
				 ****************************************************************************************/
				if(irms_line >= MIN_CURRENT_VALUE && irms_line <MAX_CURRENT_VALUE)
 8004596:	4b2f      	ldr	r3, [pc, #188]	; (8004654 <main+0x1e8>)
 8004598:	edd3 7a00 	vldr	s15, [r3]
 800459c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80045a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045a4:	db11      	blt.n	80045ca <main+0x15e>
 80045a6:	4b2b      	ldr	r3, [pc, #172]	; (8004654 <main+0x1e8>)
 80045a8:	edd3 7a00 	vldr	s15, [r3]
 80045ac:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8004658 <main+0x1ec>
 80045b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80045b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045b8:	d507      	bpl.n	80045ca <main+0x15e>
				{
					uartSendString(&huart1,(uint8_t *)validData);
 80045ba:	4928      	ldr	r1, [pc, #160]	; (800465c <main+0x1f0>)
 80045bc:	481e      	ldr	r0, [pc, #120]	; (8004638 <main+0x1cc>)
 80045be:	f7fd fa43 	bl	8001a48 <uartSendString>
					currentFSMState = SEND_DATA;
 80045c2:	4b21      	ldr	r3, [pc, #132]	; (8004648 <main+0x1dc>)
 80045c4:	2202      	movs	r2, #2
 80045c6:	701a      	strb	r2, [r3, #0]
				else
				{
					uartSendString(&huart1,(uint8_t *)invalData);
					currentFSMState = RESTART;
				}
				break;
 80045c8:	e031      	b.n	800462e <main+0x1c2>
					uartSendString(&huart1,(uint8_t *)invalData);
 80045ca:	4925      	ldr	r1, [pc, #148]	; (8004660 <main+0x1f4>)
 80045cc:	481a      	ldr	r0, [pc, #104]	; (8004638 <main+0x1cc>)
 80045ce:	f7fd fa3b 	bl	8001a48 <uartSendString>
					currentFSMState = RESTART;
 80045d2:	4b1d      	ldr	r3, [pc, #116]	; (8004648 <main+0x1dc>)
 80045d4:	2203      	movs	r2, #3
 80045d6:	701a      	strb	r2, [r3, #0]
				break;
 80045d8:	e029      	b.n	800462e <main+0x1c2>

			case SEND_DATA:
				sprintf(irmsStr,"%5.2fA\r\n",irms_line);
 80045da:	4b1e      	ldr	r3, [pc, #120]	; (8004654 <main+0x1e8>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4618      	mov	r0, r3
 80045e0:	f7fb ffba 	bl	8000558 <__aeabi_f2d>
 80045e4:	4602      	mov	r2, r0
 80045e6:	460b      	mov	r3, r1
 80045e8:	491e      	ldr	r1, [pc, #120]	; (8004664 <main+0x1f8>)
 80045ea:	4811      	ldr	r0, [pc, #68]	; (8004630 <main+0x1c4>)
 80045ec:	f000 fd86 	bl	80050fc <siprintf>
				uartSendString(&huart1, (uint8_t *)fsmState3);
 80045f0:	491d      	ldr	r1, [pc, #116]	; (8004668 <main+0x1fc>)
 80045f2:	4811      	ldr	r0, [pc, #68]	; (8004638 <main+0x1cc>)
 80045f4:	f7fd fa28 	bl	8001a48 <uartSendString>
				uartSendString(&huart1, (uint8_t *)irmsStr);
 80045f8:	490d      	ldr	r1, [pc, #52]	; (8004630 <main+0x1c4>)
 80045fa:	480f      	ldr	r0, [pc, #60]	; (8004638 <main+0x1cc>)
 80045fc:	f7fd fa24 	bl	8001a48 <uartSendString>
				currentFSMState = RESTART;
 8004600:	4b11      	ldr	r3, [pc, #68]	; (8004648 <main+0x1dc>)
 8004602:	2203      	movs	r2, #3
 8004604:	701a      	strb	r2, [r3, #0]
				break;
 8004606:	e012      	b.n	800462e <main+0x1c2>

			case RESTART:
				memset(irmsStr,'\0',sizeof(irmsStr));
 8004608:	220a      	movs	r2, #10
 800460a:	2100      	movs	r1, #0
 800460c:	4808      	ldr	r0, [pc, #32]	; (8004630 <main+0x1c4>)
 800460e:	f000 f903 	bl	8004818 <memset>
				uartSendString(&huart1, (uint8_t *)fsmState4);
 8004612:	4916      	ldr	r1, [pc, #88]	; (800466c <main+0x200>)
 8004614:	4808      	ldr	r0, [pc, #32]	; (8004638 <main+0x1cc>)
 8004616:	f7fd fa17 	bl	8001a48 <uartSendString>
				currentFSMState = IDLE;
 800461a:	4b0b      	ldr	r3, [pc, #44]	; (8004648 <main+0x1dc>)
 800461c:	2200      	movs	r2, #0
 800461e:	701a      	strb	r2, [r3, #0]
				break;
 8004620:	e005      	b.n	800462e <main+0x1c2>

			default:
				timerStop(&htim10);
 8004622:	4807      	ldr	r0, [pc, #28]	; (8004640 <main+0x1d4>)
 8004624:	f7fd f88e 	bl	8001744 <timerStop>
				Error_Handler();
 8004628:	f000 f89a 	bl	8004760 <Error_Handler>
				break;
 800462c:	bf00      	nop
		rmsFSM_update();
 800462e:	e77f      	b.n	8004530 <main+0xc4>
 8004630:	20000354 	.word	0x20000354
 8004634:	40023800 	.word	0x40023800
 8004638:	200002c4 	.word	0x200002c4
 800463c:	20000308 	.word	0x20000308
 8004640:	2000027c 	.word	0x2000027c
 8004644:	08007a20 	.word	0x08007a20
 8004648:	20000278 	.word	0x20000278
 800464c:	08007930 	.word	0x08007930
 8004650:	08007964 	.word	0x08007964
 8004654:	20000350 	.word	0x20000350
 8004658:	42c80000 	.word	0x42c80000
 800465c:	08007a00 	.word	0x08007a00
 8004660:	08007a10 	.word	0x08007a10
 8004664:	08007904 	.word	0x08007904
 8004668:	08007998 	.word	0x08007998
 800466c:	080079cc 	.word	0x080079cc

08004670 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
static void SystemClock_Config(void)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b094      	sub	sp, #80	; 0x50
 8004674:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004676:	f107 0320 	add.w	r3, r7, #32
 800467a:	2230      	movs	r2, #48	; 0x30
 800467c:	2100      	movs	r1, #0
 800467e:	4618      	mov	r0, r3
 8004680:	f000 f8ca 	bl	8004818 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004684:	f107 030c 	add.w	r3, r7, #12
 8004688:	2200      	movs	r2, #0
 800468a:	601a      	str	r2, [r3, #0]
 800468c:	605a      	str	r2, [r3, #4]
 800468e:	609a      	str	r2, [r3, #8]
 8004690:	60da      	str	r2, [r3, #12]
 8004692:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8004694:	2300      	movs	r3, #0
 8004696:	60bb      	str	r3, [r7, #8]
 8004698:	4b27      	ldr	r3, [pc, #156]	; (8004738 <SystemClock_Config+0xc8>)
 800469a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469c:	4a26      	ldr	r2, [pc, #152]	; (8004738 <SystemClock_Config+0xc8>)
 800469e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046a2:	6413      	str	r3, [r2, #64]	; 0x40
 80046a4:	4b24      	ldr	r3, [pc, #144]	; (8004738 <SystemClock_Config+0xc8>)
 80046a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046ac:	60bb      	str	r3, [r7, #8]
 80046ae:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80046b0:	2300      	movs	r3, #0
 80046b2:	607b      	str	r3, [r7, #4]
 80046b4:	4b21      	ldr	r3, [pc, #132]	; (800473c <SystemClock_Config+0xcc>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a20      	ldr	r2, [pc, #128]	; (800473c <SystemClock_Config+0xcc>)
 80046ba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80046be:	6013      	str	r3, [r2, #0]
 80046c0:	4b1e      	ldr	r3, [pc, #120]	; (800473c <SystemClock_Config+0xcc>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80046c8:	607b      	str	r3, [r7, #4]
 80046ca:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80046cc:	2301      	movs	r3, #1
 80046ce:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80046d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80046d4:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80046d6:	2302      	movs	r3, #2
 80046d8:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80046da:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80046de:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 25;
 80046e0:	2319      	movs	r3, #25
 80046e2:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 120;
 80046e4:	2378      	movs	r3, #120	; 0x78
 80046e6:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80046e8:	2302      	movs	r3, #2
 80046ea:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80046ec:	2304      	movs	r3, #4
 80046ee:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80046f0:	f107 0320 	add.w	r3, r7, #32
 80046f4:	4618      	mov	r0, r3
 80046f6:	f7fe fbf9 	bl	8002eec <HAL_RCC_OscConfig>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d001      	beq.n	8004704 <SystemClock_Config+0x94>
	{
		Error_Handler();
 8004700:	f000 f82e 	bl	8004760 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004704:	230f      	movs	r3, #15
 8004706:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004708:	2302      	movs	r3, #2
 800470a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800470c:	2300      	movs	r3, #0
 800470e:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004710:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004714:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004716:	2300      	movs	r3, #0
 8004718:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800471a:	f107 030c 	add.w	r3, r7, #12
 800471e:	2101      	movs	r1, #1
 8004720:	4618      	mov	r0, r3
 8004722:	f7fe fe5b 	bl	80033dc <HAL_RCC_ClockConfig>
 8004726:	4603      	mov	r3, r0
 8004728:	2b00      	cmp	r3, #0
 800472a:	d001      	beq.n	8004730 <SystemClock_Config+0xc0>
	{
		Error_Handler();
 800472c:	f000 f818 	bl	8004760 <Error_Handler>
	}
}
 8004730:	bf00      	nop
 8004732:	3750      	adds	r7, #80	; 0x50
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}
 8004738:	40023800 	.word	0x40023800
 800473c:	40007000 	.word	0x40007000

08004740 <HAL_TIM_PeriodElapsedCallback>:
  * 		corresponding to a sampling frequency of Fs=240Hz, required by the API_rms
  * 		for the calculation of the digital filters SAL and CAL.
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b082      	sub	sp, #8
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
	/*Check if it is the interruption caused by Timer 10 and call the getSamples routine of the API_rms*/
	if(htim == &htim10)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	4a04      	ldr	r2, [pc, #16]	; (800475c <HAL_TIM_PeriodElapsedCallback+0x1c>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d101      	bne.n	8004754 <HAL_TIM_PeriodElapsedCallback+0x14>
		getSamples();
 8004750:	f7fc fe98 	bl	8001484 <getSamples>
}
 8004754:	bf00      	nop
 8004756:	3708      	adds	r7, #8
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}
 800475c:	2000027c 	.word	0x2000027c

08004760 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
static void Error_Handler(void)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  BSP_LED_On(LED1);	//Led 1 indicates that an error occurred in the execution of the main program.
 8004764:	2001      	movs	r0, #1
 8004766:	f7fd fa3d 	bl	8001be4 <BSP_LED_On>
  __ASM volatile ("cpsid i" : : : "memory");
 800476a:	b672      	cpsid	i
}
 800476c:	bf00      	nop
  __disable_irq();
  while (1)
 800476e:	e7fe      	b.n	800476e <Error_Handler+0xe>

08004770 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004770:	f8df d034 	ldr.w	sp, [pc, #52]	; 80047a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004774:	480d      	ldr	r0, [pc, #52]	; (80047ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004776:	490e      	ldr	r1, [pc, #56]	; (80047b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004778:	4a0e      	ldr	r2, [pc, #56]	; (80047b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800477a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800477c:	e002      	b.n	8004784 <LoopCopyDataInit>

0800477e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800477e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004780:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004782:	3304      	adds	r3, #4

08004784 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004784:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004786:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004788:	d3f9      	bcc.n	800477e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800478a:	4a0b      	ldr	r2, [pc, #44]	; (80047b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800478c:	4c0b      	ldr	r4, [pc, #44]	; (80047bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800478e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004790:	e001      	b.n	8004796 <LoopFillZerobss>

08004792 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004792:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004794:	3204      	adds	r2, #4

08004796 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004796:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004798:	d3fb      	bcc.n	8004792 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800479a:	f7fd fac1 	bl	8001d20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800479e:	f000 f817 	bl	80047d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80047a2:	f7ff fe63 	bl	800446c <main>
  bx  lr    
 80047a6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80047a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80047ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80047b0:	2000020c 	.word	0x2000020c
  ldr r2, =_sidata
 80047b4:	08007e3c 	.word	0x08007e3c
  ldr r2, =_sbss
 80047b8:	2000020c 	.word	0x2000020c
  ldr r4, =_ebss
 80047bc:	20000370 	.word	0x20000370

080047c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80047c0:	e7fe      	b.n	80047c0 <ADC_IRQHandler>
	...

080047c4 <__errno>:
 80047c4:	4b01      	ldr	r3, [pc, #4]	; (80047cc <__errno+0x8>)
 80047c6:	6818      	ldr	r0, [r3, #0]
 80047c8:	4770      	bx	lr
 80047ca:	bf00      	nop
 80047cc:	2000003c 	.word	0x2000003c

080047d0 <__libc_init_array>:
 80047d0:	b570      	push	{r4, r5, r6, lr}
 80047d2:	4d0d      	ldr	r5, [pc, #52]	; (8004808 <__libc_init_array+0x38>)
 80047d4:	4c0d      	ldr	r4, [pc, #52]	; (800480c <__libc_init_array+0x3c>)
 80047d6:	1b64      	subs	r4, r4, r5
 80047d8:	10a4      	asrs	r4, r4, #2
 80047da:	2600      	movs	r6, #0
 80047dc:	42a6      	cmp	r6, r4
 80047de:	d109      	bne.n	80047f4 <__libc_init_array+0x24>
 80047e0:	4d0b      	ldr	r5, [pc, #44]	; (8004810 <__libc_init_array+0x40>)
 80047e2:	4c0c      	ldr	r4, [pc, #48]	; (8004814 <__libc_init_array+0x44>)
 80047e4:	f002 ffe2 	bl	80077ac <_init>
 80047e8:	1b64      	subs	r4, r4, r5
 80047ea:	10a4      	asrs	r4, r4, #2
 80047ec:	2600      	movs	r6, #0
 80047ee:	42a6      	cmp	r6, r4
 80047f0:	d105      	bne.n	80047fe <__libc_init_array+0x2e>
 80047f2:	bd70      	pop	{r4, r5, r6, pc}
 80047f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80047f8:	4798      	blx	r3
 80047fa:	3601      	adds	r6, #1
 80047fc:	e7ee      	b.n	80047dc <__libc_init_array+0xc>
 80047fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8004802:	4798      	blx	r3
 8004804:	3601      	adds	r6, #1
 8004806:	e7f2      	b.n	80047ee <__libc_init_array+0x1e>
 8004808:	08007e34 	.word	0x08007e34
 800480c:	08007e34 	.word	0x08007e34
 8004810:	08007e34 	.word	0x08007e34
 8004814:	08007e38 	.word	0x08007e38

08004818 <memset>:
 8004818:	4402      	add	r2, r0
 800481a:	4603      	mov	r3, r0
 800481c:	4293      	cmp	r3, r2
 800481e:	d100      	bne.n	8004822 <memset+0xa>
 8004820:	4770      	bx	lr
 8004822:	f803 1b01 	strb.w	r1, [r3], #1
 8004826:	e7f9      	b.n	800481c <memset+0x4>

08004828 <__cvt>:
 8004828:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800482c:	ec55 4b10 	vmov	r4, r5, d0
 8004830:	2d00      	cmp	r5, #0
 8004832:	460e      	mov	r6, r1
 8004834:	4619      	mov	r1, r3
 8004836:	462b      	mov	r3, r5
 8004838:	bfbb      	ittet	lt
 800483a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800483e:	461d      	movlt	r5, r3
 8004840:	2300      	movge	r3, #0
 8004842:	232d      	movlt	r3, #45	; 0x2d
 8004844:	700b      	strb	r3, [r1, #0]
 8004846:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004848:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800484c:	4691      	mov	r9, r2
 800484e:	f023 0820 	bic.w	r8, r3, #32
 8004852:	bfbc      	itt	lt
 8004854:	4622      	movlt	r2, r4
 8004856:	4614      	movlt	r4, r2
 8004858:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800485c:	d005      	beq.n	800486a <__cvt+0x42>
 800485e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004862:	d100      	bne.n	8004866 <__cvt+0x3e>
 8004864:	3601      	adds	r6, #1
 8004866:	2102      	movs	r1, #2
 8004868:	e000      	b.n	800486c <__cvt+0x44>
 800486a:	2103      	movs	r1, #3
 800486c:	ab03      	add	r3, sp, #12
 800486e:	9301      	str	r3, [sp, #4]
 8004870:	ab02      	add	r3, sp, #8
 8004872:	9300      	str	r3, [sp, #0]
 8004874:	ec45 4b10 	vmov	d0, r4, r5
 8004878:	4653      	mov	r3, sl
 800487a:	4632      	mov	r2, r6
 800487c:	f000 fcec 	bl	8005258 <_dtoa_r>
 8004880:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004884:	4607      	mov	r7, r0
 8004886:	d102      	bne.n	800488e <__cvt+0x66>
 8004888:	f019 0f01 	tst.w	r9, #1
 800488c:	d022      	beq.n	80048d4 <__cvt+0xac>
 800488e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004892:	eb07 0906 	add.w	r9, r7, r6
 8004896:	d110      	bne.n	80048ba <__cvt+0x92>
 8004898:	783b      	ldrb	r3, [r7, #0]
 800489a:	2b30      	cmp	r3, #48	; 0x30
 800489c:	d10a      	bne.n	80048b4 <__cvt+0x8c>
 800489e:	2200      	movs	r2, #0
 80048a0:	2300      	movs	r3, #0
 80048a2:	4620      	mov	r0, r4
 80048a4:	4629      	mov	r1, r5
 80048a6:	f7fc f917 	bl	8000ad8 <__aeabi_dcmpeq>
 80048aa:	b918      	cbnz	r0, 80048b4 <__cvt+0x8c>
 80048ac:	f1c6 0601 	rsb	r6, r6, #1
 80048b0:	f8ca 6000 	str.w	r6, [sl]
 80048b4:	f8da 3000 	ldr.w	r3, [sl]
 80048b8:	4499      	add	r9, r3
 80048ba:	2200      	movs	r2, #0
 80048bc:	2300      	movs	r3, #0
 80048be:	4620      	mov	r0, r4
 80048c0:	4629      	mov	r1, r5
 80048c2:	f7fc f909 	bl	8000ad8 <__aeabi_dcmpeq>
 80048c6:	b108      	cbz	r0, 80048cc <__cvt+0xa4>
 80048c8:	f8cd 900c 	str.w	r9, [sp, #12]
 80048cc:	2230      	movs	r2, #48	; 0x30
 80048ce:	9b03      	ldr	r3, [sp, #12]
 80048d0:	454b      	cmp	r3, r9
 80048d2:	d307      	bcc.n	80048e4 <__cvt+0xbc>
 80048d4:	9b03      	ldr	r3, [sp, #12]
 80048d6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80048d8:	1bdb      	subs	r3, r3, r7
 80048da:	4638      	mov	r0, r7
 80048dc:	6013      	str	r3, [r2, #0]
 80048de:	b004      	add	sp, #16
 80048e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048e4:	1c59      	adds	r1, r3, #1
 80048e6:	9103      	str	r1, [sp, #12]
 80048e8:	701a      	strb	r2, [r3, #0]
 80048ea:	e7f0      	b.n	80048ce <__cvt+0xa6>

080048ec <__exponent>:
 80048ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048ee:	4603      	mov	r3, r0
 80048f0:	2900      	cmp	r1, #0
 80048f2:	bfb8      	it	lt
 80048f4:	4249      	neglt	r1, r1
 80048f6:	f803 2b02 	strb.w	r2, [r3], #2
 80048fa:	bfb4      	ite	lt
 80048fc:	222d      	movlt	r2, #45	; 0x2d
 80048fe:	222b      	movge	r2, #43	; 0x2b
 8004900:	2909      	cmp	r1, #9
 8004902:	7042      	strb	r2, [r0, #1]
 8004904:	dd2a      	ble.n	800495c <__exponent+0x70>
 8004906:	f10d 0407 	add.w	r4, sp, #7
 800490a:	46a4      	mov	ip, r4
 800490c:	270a      	movs	r7, #10
 800490e:	46a6      	mov	lr, r4
 8004910:	460a      	mov	r2, r1
 8004912:	fb91 f6f7 	sdiv	r6, r1, r7
 8004916:	fb07 1516 	mls	r5, r7, r6, r1
 800491a:	3530      	adds	r5, #48	; 0x30
 800491c:	2a63      	cmp	r2, #99	; 0x63
 800491e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8004922:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004926:	4631      	mov	r1, r6
 8004928:	dcf1      	bgt.n	800490e <__exponent+0x22>
 800492a:	3130      	adds	r1, #48	; 0x30
 800492c:	f1ae 0502 	sub.w	r5, lr, #2
 8004930:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004934:	1c44      	adds	r4, r0, #1
 8004936:	4629      	mov	r1, r5
 8004938:	4561      	cmp	r1, ip
 800493a:	d30a      	bcc.n	8004952 <__exponent+0x66>
 800493c:	f10d 0209 	add.w	r2, sp, #9
 8004940:	eba2 020e 	sub.w	r2, r2, lr
 8004944:	4565      	cmp	r5, ip
 8004946:	bf88      	it	hi
 8004948:	2200      	movhi	r2, #0
 800494a:	4413      	add	r3, r2
 800494c:	1a18      	subs	r0, r3, r0
 800494e:	b003      	add	sp, #12
 8004950:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004952:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004956:	f804 2f01 	strb.w	r2, [r4, #1]!
 800495a:	e7ed      	b.n	8004938 <__exponent+0x4c>
 800495c:	2330      	movs	r3, #48	; 0x30
 800495e:	3130      	adds	r1, #48	; 0x30
 8004960:	7083      	strb	r3, [r0, #2]
 8004962:	70c1      	strb	r1, [r0, #3]
 8004964:	1d03      	adds	r3, r0, #4
 8004966:	e7f1      	b.n	800494c <__exponent+0x60>

08004968 <_printf_float>:
 8004968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800496c:	ed2d 8b02 	vpush	{d8}
 8004970:	b08d      	sub	sp, #52	; 0x34
 8004972:	460c      	mov	r4, r1
 8004974:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004978:	4616      	mov	r6, r2
 800497a:	461f      	mov	r7, r3
 800497c:	4605      	mov	r5, r0
 800497e:	f001 fa59 	bl	8005e34 <_localeconv_r>
 8004982:	f8d0 a000 	ldr.w	sl, [r0]
 8004986:	4650      	mov	r0, sl
 8004988:	f7fb fc2a 	bl	80001e0 <strlen>
 800498c:	2300      	movs	r3, #0
 800498e:	930a      	str	r3, [sp, #40]	; 0x28
 8004990:	6823      	ldr	r3, [r4, #0]
 8004992:	9305      	str	r3, [sp, #20]
 8004994:	f8d8 3000 	ldr.w	r3, [r8]
 8004998:	f894 b018 	ldrb.w	fp, [r4, #24]
 800499c:	3307      	adds	r3, #7
 800499e:	f023 0307 	bic.w	r3, r3, #7
 80049a2:	f103 0208 	add.w	r2, r3, #8
 80049a6:	f8c8 2000 	str.w	r2, [r8]
 80049aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ae:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80049b2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80049b6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80049ba:	9307      	str	r3, [sp, #28]
 80049bc:	f8cd 8018 	str.w	r8, [sp, #24]
 80049c0:	ee08 0a10 	vmov	s16, r0
 80049c4:	4b9f      	ldr	r3, [pc, #636]	; (8004c44 <_printf_float+0x2dc>)
 80049c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80049ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80049ce:	f7fc f8b5 	bl	8000b3c <__aeabi_dcmpun>
 80049d2:	bb88      	cbnz	r0, 8004a38 <_printf_float+0xd0>
 80049d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80049d8:	4b9a      	ldr	r3, [pc, #616]	; (8004c44 <_printf_float+0x2dc>)
 80049da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80049de:	f7fc f88f 	bl	8000b00 <__aeabi_dcmple>
 80049e2:	bb48      	cbnz	r0, 8004a38 <_printf_float+0xd0>
 80049e4:	2200      	movs	r2, #0
 80049e6:	2300      	movs	r3, #0
 80049e8:	4640      	mov	r0, r8
 80049ea:	4649      	mov	r1, r9
 80049ec:	f7fc f87e 	bl	8000aec <__aeabi_dcmplt>
 80049f0:	b110      	cbz	r0, 80049f8 <_printf_float+0x90>
 80049f2:	232d      	movs	r3, #45	; 0x2d
 80049f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80049f8:	4b93      	ldr	r3, [pc, #588]	; (8004c48 <_printf_float+0x2e0>)
 80049fa:	4894      	ldr	r0, [pc, #592]	; (8004c4c <_printf_float+0x2e4>)
 80049fc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004a00:	bf94      	ite	ls
 8004a02:	4698      	movls	r8, r3
 8004a04:	4680      	movhi	r8, r0
 8004a06:	2303      	movs	r3, #3
 8004a08:	6123      	str	r3, [r4, #16]
 8004a0a:	9b05      	ldr	r3, [sp, #20]
 8004a0c:	f023 0204 	bic.w	r2, r3, #4
 8004a10:	6022      	str	r2, [r4, #0]
 8004a12:	f04f 0900 	mov.w	r9, #0
 8004a16:	9700      	str	r7, [sp, #0]
 8004a18:	4633      	mov	r3, r6
 8004a1a:	aa0b      	add	r2, sp, #44	; 0x2c
 8004a1c:	4621      	mov	r1, r4
 8004a1e:	4628      	mov	r0, r5
 8004a20:	f000 f9d8 	bl	8004dd4 <_printf_common>
 8004a24:	3001      	adds	r0, #1
 8004a26:	f040 8090 	bne.w	8004b4a <_printf_float+0x1e2>
 8004a2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a2e:	b00d      	add	sp, #52	; 0x34
 8004a30:	ecbd 8b02 	vpop	{d8}
 8004a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a38:	4642      	mov	r2, r8
 8004a3a:	464b      	mov	r3, r9
 8004a3c:	4640      	mov	r0, r8
 8004a3e:	4649      	mov	r1, r9
 8004a40:	f7fc f87c 	bl	8000b3c <__aeabi_dcmpun>
 8004a44:	b140      	cbz	r0, 8004a58 <_printf_float+0xf0>
 8004a46:	464b      	mov	r3, r9
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	bfbc      	itt	lt
 8004a4c:	232d      	movlt	r3, #45	; 0x2d
 8004a4e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004a52:	487f      	ldr	r0, [pc, #508]	; (8004c50 <_printf_float+0x2e8>)
 8004a54:	4b7f      	ldr	r3, [pc, #508]	; (8004c54 <_printf_float+0x2ec>)
 8004a56:	e7d1      	b.n	80049fc <_printf_float+0x94>
 8004a58:	6863      	ldr	r3, [r4, #4]
 8004a5a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004a5e:	9206      	str	r2, [sp, #24]
 8004a60:	1c5a      	adds	r2, r3, #1
 8004a62:	d13f      	bne.n	8004ae4 <_printf_float+0x17c>
 8004a64:	2306      	movs	r3, #6
 8004a66:	6063      	str	r3, [r4, #4]
 8004a68:	9b05      	ldr	r3, [sp, #20]
 8004a6a:	6861      	ldr	r1, [r4, #4]
 8004a6c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004a70:	2300      	movs	r3, #0
 8004a72:	9303      	str	r3, [sp, #12]
 8004a74:	ab0a      	add	r3, sp, #40	; 0x28
 8004a76:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004a7a:	ab09      	add	r3, sp, #36	; 0x24
 8004a7c:	ec49 8b10 	vmov	d0, r8, r9
 8004a80:	9300      	str	r3, [sp, #0]
 8004a82:	6022      	str	r2, [r4, #0]
 8004a84:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004a88:	4628      	mov	r0, r5
 8004a8a:	f7ff fecd 	bl	8004828 <__cvt>
 8004a8e:	9b06      	ldr	r3, [sp, #24]
 8004a90:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004a92:	2b47      	cmp	r3, #71	; 0x47
 8004a94:	4680      	mov	r8, r0
 8004a96:	d108      	bne.n	8004aaa <_printf_float+0x142>
 8004a98:	1cc8      	adds	r0, r1, #3
 8004a9a:	db02      	blt.n	8004aa2 <_printf_float+0x13a>
 8004a9c:	6863      	ldr	r3, [r4, #4]
 8004a9e:	4299      	cmp	r1, r3
 8004aa0:	dd41      	ble.n	8004b26 <_printf_float+0x1be>
 8004aa2:	f1ab 0b02 	sub.w	fp, fp, #2
 8004aa6:	fa5f fb8b 	uxtb.w	fp, fp
 8004aaa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004aae:	d820      	bhi.n	8004af2 <_printf_float+0x18a>
 8004ab0:	3901      	subs	r1, #1
 8004ab2:	465a      	mov	r2, fp
 8004ab4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004ab8:	9109      	str	r1, [sp, #36]	; 0x24
 8004aba:	f7ff ff17 	bl	80048ec <__exponent>
 8004abe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ac0:	1813      	adds	r3, r2, r0
 8004ac2:	2a01      	cmp	r2, #1
 8004ac4:	4681      	mov	r9, r0
 8004ac6:	6123      	str	r3, [r4, #16]
 8004ac8:	dc02      	bgt.n	8004ad0 <_printf_float+0x168>
 8004aca:	6822      	ldr	r2, [r4, #0]
 8004acc:	07d2      	lsls	r2, r2, #31
 8004ace:	d501      	bpl.n	8004ad4 <_printf_float+0x16c>
 8004ad0:	3301      	adds	r3, #1
 8004ad2:	6123      	str	r3, [r4, #16]
 8004ad4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d09c      	beq.n	8004a16 <_printf_float+0xae>
 8004adc:	232d      	movs	r3, #45	; 0x2d
 8004ade:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ae2:	e798      	b.n	8004a16 <_printf_float+0xae>
 8004ae4:	9a06      	ldr	r2, [sp, #24]
 8004ae6:	2a47      	cmp	r2, #71	; 0x47
 8004ae8:	d1be      	bne.n	8004a68 <_printf_float+0x100>
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d1bc      	bne.n	8004a68 <_printf_float+0x100>
 8004aee:	2301      	movs	r3, #1
 8004af0:	e7b9      	b.n	8004a66 <_printf_float+0xfe>
 8004af2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004af6:	d118      	bne.n	8004b2a <_printf_float+0x1c2>
 8004af8:	2900      	cmp	r1, #0
 8004afa:	6863      	ldr	r3, [r4, #4]
 8004afc:	dd0b      	ble.n	8004b16 <_printf_float+0x1ae>
 8004afe:	6121      	str	r1, [r4, #16]
 8004b00:	b913      	cbnz	r3, 8004b08 <_printf_float+0x1a0>
 8004b02:	6822      	ldr	r2, [r4, #0]
 8004b04:	07d0      	lsls	r0, r2, #31
 8004b06:	d502      	bpl.n	8004b0e <_printf_float+0x1a6>
 8004b08:	3301      	adds	r3, #1
 8004b0a:	440b      	add	r3, r1
 8004b0c:	6123      	str	r3, [r4, #16]
 8004b0e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004b10:	f04f 0900 	mov.w	r9, #0
 8004b14:	e7de      	b.n	8004ad4 <_printf_float+0x16c>
 8004b16:	b913      	cbnz	r3, 8004b1e <_printf_float+0x1b6>
 8004b18:	6822      	ldr	r2, [r4, #0]
 8004b1a:	07d2      	lsls	r2, r2, #31
 8004b1c:	d501      	bpl.n	8004b22 <_printf_float+0x1ba>
 8004b1e:	3302      	adds	r3, #2
 8004b20:	e7f4      	b.n	8004b0c <_printf_float+0x1a4>
 8004b22:	2301      	movs	r3, #1
 8004b24:	e7f2      	b.n	8004b0c <_printf_float+0x1a4>
 8004b26:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004b2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b2c:	4299      	cmp	r1, r3
 8004b2e:	db05      	blt.n	8004b3c <_printf_float+0x1d4>
 8004b30:	6823      	ldr	r3, [r4, #0]
 8004b32:	6121      	str	r1, [r4, #16]
 8004b34:	07d8      	lsls	r0, r3, #31
 8004b36:	d5ea      	bpl.n	8004b0e <_printf_float+0x1a6>
 8004b38:	1c4b      	adds	r3, r1, #1
 8004b3a:	e7e7      	b.n	8004b0c <_printf_float+0x1a4>
 8004b3c:	2900      	cmp	r1, #0
 8004b3e:	bfd4      	ite	le
 8004b40:	f1c1 0202 	rsble	r2, r1, #2
 8004b44:	2201      	movgt	r2, #1
 8004b46:	4413      	add	r3, r2
 8004b48:	e7e0      	b.n	8004b0c <_printf_float+0x1a4>
 8004b4a:	6823      	ldr	r3, [r4, #0]
 8004b4c:	055a      	lsls	r2, r3, #21
 8004b4e:	d407      	bmi.n	8004b60 <_printf_float+0x1f8>
 8004b50:	6923      	ldr	r3, [r4, #16]
 8004b52:	4642      	mov	r2, r8
 8004b54:	4631      	mov	r1, r6
 8004b56:	4628      	mov	r0, r5
 8004b58:	47b8      	blx	r7
 8004b5a:	3001      	adds	r0, #1
 8004b5c:	d12c      	bne.n	8004bb8 <_printf_float+0x250>
 8004b5e:	e764      	b.n	8004a2a <_printf_float+0xc2>
 8004b60:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004b64:	f240 80e0 	bls.w	8004d28 <_printf_float+0x3c0>
 8004b68:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	2300      	movs	r3, #0
 8004b70:	f7fb ffb2 	bl	8000ad8 <__aeabi_dcmpeq>
 8004b74:	2800      	cmp	r0, #0
 8004b76:	d034      	beq.n	8004be2 <_printf_float+0x27a>
 8004b78:	4a37      	ldr	r2, [pc, #220]	; (8004c58 <_printf_float+0x2f0>)
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	4631      	mov	r1, r6
 8004b7e:	4628      	mov	r0, r5
 8004b80:	47b8      	blx	r7
 8004b82:	3001      	adds	r0, #1
 8004b84:	f43f af51 	beq.w	8004a2a <_printf_float+0xc2>
 8004b88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	db02      	blt.n	8004b96 <_printf_float+0x22e>
 8004b90:	6823      	ldr	r3, [r4, #0]
 8004b92:	07d8      	lsls	r0, r3, #31
 8004b94:	d510      	bpl.n	8004bb8 <_printf_float+0x250>
 8004b96:	ee18 3a10 	vmov	r3, s16
 8004b9a:	4652      	mov	r2, sl
 8004b9c:	4631      	mov	r1, r6
 8004b9e:	4628      	mov	r0, r5
 8004ba0:	47b8      	blx	r7
 8004ba2:	3001      	adds	r0, #1
 8004ba4:	f43f af41 	beq.w	8004a2a <_printf_float+0xc2>
 8004ba8:	f04f 0800 	mov.w	r8, #0
 8004bac:	f104 091a 	add.w	r9, r4, #26
 8004bb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004bb2:	3b01      	subs	r3, #1
 8004bb4:	4543      	cmp	r3, r8
 8004bb6:	dc09      	bgt.n	8004bcc <_printf_float+0x264>
 8004bb8:	6823      	ldr	r3, [r4, #0]
 8004bba:	079b      	lsls	r3, r3, #30
 8004bbc:	f100 8105 	bmi.w	8004dca <_printf_float+0x462>
 8004bc0:	68e0      	ldr	r0, [r4, #12]
 8004bc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004bc4:	4298      	cmp	r0, r3
 8004bc6:	bfb8      	it	lt
 8004bc8:	4618      	movlt	r0, r3
 8004bca:	e730      	b.n	8004a2e <_printf_float+0xc6>
 8004bcc:	2301      	movs	r3, #1
 8004bce:	464a      	mov	r2, r9
 8004bd0:	4631      	mov	r1, r6
 8004bd2:	4628      	mov	r0, r5
 8004bd4:	47b8      	blx	r7
 8004bd6:	3001      	adds	r0, #1
 8004bd8:	f43f af27 	beq.w	8004a2a <_printf_float+0xc2>
 8004bdc:	f108 0801 	add.w	r8, r8, #1
 8004be0:	e7e6      	b.n	8004bb0 <_printf_float+0x248>
 8004be2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	dc39      	bgt.n	8004c5c <_printf_float+0x2f4>
 8004be8:	4a1b      	ldr	r2, [pc, #108]	; (8004c58 <_printf_float+0x2f0>)
 8004bea:	2301      	movs	r3, #1
 8004bec:	4631      	mov	r1, r6
 8004bee:	4628      	mov	r0, r5
 8004bf0:	47b8      	blx	r7
 8004bf2:	3001      	adds	r0, #1
 8004bf4:	f43f af19 	beq.w	8004a2a <_printf_float+0xc2>
 8004bf8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	d102      	bne.n	8004c06 <_printf_float+0x29e>
 8004c00:	6823      	ldr	r3, [r4, #0]
 8004c02:	07d9      	lsls	r1, r3, #31
 8004c04:	d5d8      	bpl.n	8004bb8 <_printf_float+0x250>
 8004c06:	ee18 3a10 	vmov	r3, s16
 8004c0a:	4652      	mov	r2, sl
 8004c0c:	4631      	mov	r1, r6
 8004c0e:	4628      	mov	r0, r5
 8004c10:	47b8      	blx	r7
 8004c12:	3001      	adds	r0, #1
 8004c14:	f43f af09 	beq.w	8004a2a <_printf_float+0xc2>
 8004c18:	f04f 0900 	mov.w	r9, #0
 8004c1c:	f104 0a1a 	add.w	sl, r4, #26
 8004c20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c22:	425b      	negs	r3, r3
 8004c24:	454b      	cmp	r3, r9
 8004c26:	dc01      	bgt.n	8004c2c <_printf_float+0x2c4>
 8004c28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c2a:	e792      	b.n	8004b52 <_printf_float+0x1ea>
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	4652      	mov	r2, sl
 8004c30:	4631      	mov	r1, r6
 8004c32:	4628      	mov	r0, r5
 8004c34:	47b8      	blx	r7
 8004c36:	3001      	adds	r0, #1
 8004c38:	f43f aef7 	beq.w	8004a2a <_printf_float+0xc2>
 8004c3c:	f109 0901 	add.w	r9, r9, #1
 8004c40:	e7ee      	b.n	8004c20 <_printf_float+0x2b8>
 8004c42:	bf00      	nop
 8004c44:	7fefffff 	.word	0x7fefffff
 8004c48:	08007a58 	.word	0x08007a58
 8004c4c:	08007a5c 	.word	0x08007a5c
 8004c50:	08007a64 	.word	0x08007a64
 8004c54:	08007a60 	.word	0x08007a60
 8004c58:	08007a68 	.word	0x08007a68
 8004c5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c5e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c60:	429a      	cmp	r2, r3
 8004c62:	bfa8      	it	ge
 8004c64:	461a      	movge	r2, r3
 8004c66:	2a00      	cmp	r2, #0
 8004c68:	4691      	mov	r9, r2
 8004c6a:	dc37      	bgt.n	8004cdc <_printf_float+0x374>
 8004c6c:	f04f 0b00 	mov.w	fp, #0
 8004c70:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c74:	f104 021a 	add.w	r2, r4, #26
 8004c78:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c7a:	9305      	str	r3, [sp, #20]
 8004c7c:	eba3 0309 	sub.w	r3, r3, r9
 8004c80:	455b      	cmp	r3, fp
 8004c82:	dc33      	bgt.n	8004cec <_printf_float+0x384>
 8004c84:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	db3b      	blt.n	8004d04 <_printf_float+0x39c>
 8004c8c:	6823      	ldr	r3, [r4, #0]
 8004c8e:	07da      	lsls	r2, r3, #31
 8004c90:	d438      	bmi.n	8004d04 <_printf_float+0x39c>
 8004c92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c94:	9a05      	ldr	r2, [sp, #20]
 8004c96:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004c98:	1a9a      	subs	r2, r3, r2
 8004c9a:	eba3 0901 	sub.w	r9, r3, r1
 8004c9e:	4591      	cmp	r9, r2
 8004ca0:	bfa8      	it	ge
 8004ca2:	4691      	movge	r9, r2
 8004ca4:	f1b9 0f00 	cmp.w	r9, #0
 8004ca8:	dc35      	bgt.n	8004d16 <_printf_float+0x3ae>
 8004caa:	f04f 0800 	mov.w	r8, #0
 8004cae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004cb2:	f104 0a1a 	add.w	sl, r4, #26
 8004cb6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004cba:	1a9b      	subs	r3, r3, r2
 8004cbc:	eba3 0309 	sub.w	r3, r3, r9
 8004cc0:	4543      	cmp	r3, r8
 8004cc2:	f77f af79 	ble.w	8004bb8 <_printf_float+0x250>
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	4652      	mov	r2, sl
 8004cca:	4631      	mov	r1, r6
 8004ccc:	4628      	mov	r0, r5
 8004cce:	47b8      	blx	r7
 8004cd0:	3001      	adds	r0, #1
 8004cd2:	f43f aeaa 	beq.w	8004a2a <_printf_float+0xc2>
 8004cd6:	f108 0801 	add.w	r8, r8, #1
 8004cda:	e7ec      	b.n	8004cb6 <_printf_float+0x34e>
 8004cdc:	4613      	mov	r3, r2
 8004cde:	4631      	mov	r1, r6
 8004ce0:	4642      	mov	r2, r8
 8004ce2:	4628      	mov	r0, r5
 8004ce4:	47b8      	blx	r7
 8004ce6:	3001      	adds	r0, #1
 8004ce8:	d1c0      	bne.n	8004c6c <_printf_float+0x304>
 8004cea:	e69e      	b.n	8004a2a <_printf_float+0xc2>
 8004cec:	2301      	movs	r3, #1
 8004cee:	4631      	mov	r1, r6
 8004cf0:	4628      	mov	r0, r5
 8004cf2:	9205      	str	r2, [sp, #20]
 8004cf4:	47b8      	blx	r7
 8004cf6:	3001      	adds	r0, #1
 8004cf8:	f43f ae97 	beq.w	8004a2a <_printf_float+0xc2>
 8004cfc:	9a05      	ldr	r2, [sp, #20]
 8004cfe:	f10b 0b01 	add.w	fp, fp, #1
 8004d02:	e7b9      	b.n	8004c78 <_printf_float+0x310>
 8004d04:	ee18 3a10 	vmov	r3, s16
 8004d08:	4652      	mov	r2, sl
 8004d0a:	4631      	mov	r1, r6
 8004d0c:	4628      	mov	r0, r5
 8004d0e:	47b8      	blx	r7
 8004d10:	3001      	adds	r0, #1
 8004d12:	d1be      	bne.n	8004c92 <_printf_float+0x32a>
 8004d14:	e689      	b.n	8004a2a <_printf_float+0xc2>
 8004d16:	9a05      	ldr	r2, [sp, #20]
 8004d18:	464b      	mov	r3, r9
 8004d1a:	4442      	add	r2, r8
 8004d1c:	4631      	mov	r1, r6
 8004d1e:	4628      	mov	r0, r5
 8004d20:	47b8      	blx	r7
 8004d22:	3001      	adds	r0, #1
 8004d24:	d1c1      	bne.n	8004caa <_printf_float+0x342>
 8004d26:	e680      	b.n	8004a2a <_printf_float+0xc2>
 8004d28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004d2a:	2a01      	cmp	r2, #1
 8004d2c:	dc01      	bgt.n	8004d32 <_printf_float+0x3ca>
 8004d2e:	07db      	lsls	r3, r3, #31
 8004d30:	d538      	bpl.n	8004da4 <_printf_float+0x43c>
 8004d32:	2301      	movs	r3, #1
 8004d34:	4642      	mov	r2, r8
 8004d36:	4631      	mov	r1, r6
 8004d38:	4628      	mov	r0, r5
 8004d3a:	47b8      	blx	r7
 8004d3c:	3001      	adds	r0, #1
 8004d3e:	f43f ae74 	beq.w	8004a2a <_printf_float+0xc2>
 8004d42:	ee18 3a10 	vmov	r3, s16
 8004d46:	4652      	mov	r2, sl
 8004d48:	4631      	mov	r1, r6
 8004d4a:	4628      	mov	r0, r5
 8004d4c:	47b8      	blx	r7
 8004d4e:	3001      	adds	r0, #1
 8004d50:	f43f ae6b 	beq.w	8004a2a <_printf_float+0xc2>
 8004d54:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004d58:	2200      	movs	r2, #0
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	f7fb febc 	bl	8000ad8 <__aeabi_dcmpeq>
 8004d60:	b9d8      	cbnz	r0, 8004d9a <_printf_float+0x432>
 8004d62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d64:	f108 0201 	add.w	r2, r8, #1
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	4631      	mov	r1, r6
 8004d6c:	4628      	mov	r0, r5
 8004d6e:	47b8      	blx	r7
 8004d70:	3001      	adds	r0, #1
 8004d72:	d10e      	bne.n	8004d92 <_printf_float+0x42a>
 8004d74:	e659      	b.n	8004a2a <_printf_float+0xc2>
 8004d76:	2301      	movs	r3, #1
 8004d78:	4652      	mov	r2, sl
 8004d7a:	4631      	mov	r1, r6
 8004d7c:	4628      	mov	r0, r5
 8004d7e:	47b8      	blx	r7
 8004d80:	3001      	adds	r0, #1
 8004d82:	f43f ae52 	beq.w	8004a2a <_printf_float+0xc2>
 8004d86:	f108 0801 	add.w	r8, r8, #1
 8004d8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d8c:	3b01      	subs	r3, #1
 8004d8e:	4543      	cmp	r3, r8
 8004d90:	dcf1      	bgt.n	8004d76 <_printf_float+0x40e>
 8004d92:	464b      	mov	r3, r9
 8004d94:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004d98:	e6dc      	b.n	8004b54 <_printf_float+0x1ec>
 8004d9a:	f04f 0800 	mov.w	r8, #0
 8004d9e:	f104 0a1a 	add.w	sl, r4, #26
 8004da2:	e7f2      	b.n	8004d8a <_printf_float+0x422>
 8004da4:	2301      	movs	r3, #1
 8004da6:	4642      	mov	r2, r8
 8004da8:	e7df      	b.n	8004d6a <_printf_float+0x402>
 8004daa:	2301      	movs	r3, #1
 8004dac:	464a      	mov	r2, r9
 8004dae:	4631      	mov	r1, r6
 8004db0:	4628      	mov	r0, r5
 8004db2:	47b8      	blx	r7
 8004db4:	3001      	adds	r0, #1
 8004db6:	f43f ae38 	beq.w	8004a2a <_printf_float+0xc2>
 8004dba:	f108 0801 	add.w	r8, r8, #1
 8004dbe:	68e3      	ldr	r3, [r4, #12]
 8004dc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004dc2:	1a5b      	subs	r3, r3, r1
 8004dc4:	4543      	cmp	r3, r8
 8004dc6:	dcf0      	bgt.n	8004daa <_printf_float+0x442>
 8004dc8:	e6fa      	b.n	8004bc0 <_printf_float+0x258>
 8004dca:	f04f 0800 	mov.w	r8, #0
 8004dce:	f104 0919 	add.w	r9, r4, #25
 8004dd2:	e7f4      	b.n	8004dbe <_printf_float+0x456>

08004dd4 <_printf_common>:
 8004dd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004dd8:	4616      	mov	r6, r2
 8004dda:	4699      	mov	r9, r3
 8004ddc:	688a      	ldr	r2, [r1, #8]
 8004dde:	690b      	ldr	r3, [r1, #16]
 8004de0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004de4:	4293      	cmp	r3, r2
 8004de6:	bfb8      	it	lt
 8004de8:	4613      	movlt	r3, r2
 8004dea:	6033      	str	r3, [r6, #0]
 8004dec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004df0:	4607      	mov	r7, r0
 8004df2:	460c      	mov	r4, r1
 8004df4:	b10a      	cbz	r2, 8004dfa <_printf_common+0x26>
 8004df6:	3301      	adds	r3, #1
 8004df8:	6033      	str	r3, [r6, #0]
 8004dfa:	6823      	ldr	r3, [r4, #0]
 8004dfc:	0699      	lsls	r1, r3, #26
 8004dfe:	bf42      	ittt	mi
 8004e00:	6833      	ldrmi	r3, [r6, #0]
 8004e02:	3302      	addmi	r3, #2
 8004e04:	6033      	strmi	r3, [r6, #0]
 8004e06:	6825      	ldr	r5, [r4, #0]
 8004e08:	f015 0506 	ands.w	r5, r5, #6
 8004e0c:	d106      	bne.n	8004e1c <_printf_common+0x48>
 8004e0e:	f104 0a19 	add.w	sl, r4, #25
 8004e12:	68e3      	ldr	r3, [r4, #12]
 8004e14:	6832      	ldr	r2, [r6, #0]
 8004e16:	1a9b      	subs	r3, r3, r2
 8004e18:	42ab      	cmp	r3, r5
 8004e1a:	dc26      	bgt.n	8004e6a <_printf_common+0x96>
 8004e1c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004e20:	1e13      	subs	r3, r2, #0
 8004e22:	6822      	ldr	r2, [r4, #0]
 8004e24:	bf18      	it	ne
 8004e26:	2301      	movne	r3, #1
 8004e28:	0692      	lsls	r2, r2, #26
 8004e2a:	d42b      	bmi.n	8004e84 <_printf_common+0xb0>
 8004e2c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e30:	4649      	mov	r1, r9
 8004e32:	4638      	mov	r0, r7
 8004e34:	47c0      	blx	r8
 8004e36:	3001      	adds	r0, #1
 8004e38:	d01e      	beq.n	8004e78 <_printf_common+0xa4>
 8004e3a:	6823      	ldr	r3, [r4, #0]
 8004e3c:	68e5      	ldr	r5, [r4, #12]
 8004e3e:	6832      	ldr	r2, [r6, #0]
 8004e40:	f003 0306 	and.w	r3, r3, #6
 8004e44:	2b04      	cmp	r3, #4
 8004e46:	bf08      	it	eq
 8004e48:	1aad      	subeq	r5, r5, r2
 8004e4a:	68a3      	ldr	r3, [r4, #8]
 8004e4c:	6922      	ldr	r2, [r4, #16]
 8004e4e:	bf0c      	ite	eq
 8004e50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e54:	2500      	movne	r5, #0
 8004e56:	4293      	cmp	r3, r2
 8004e58:	bfc4      	itt	gt
 8004e5a:	1a9b      	subgt	r3, r3, r2
 8004e5c:	18ed      	addgt	r5, r5, r3
 8004e5e:	2600      	movs	r6, #0
 8004e60:	341a      	adds	r4, #26
 8004e62:	42b5      	cmp	r5, r6
 8004e64:	d11a      	bne.n	8004e9c <_printf_common+0xc8>
 8004e66:	2000      	movs	r0, #0
 8004e68:	e008      	b.n	8004e7c <_printf_common+0xa8>
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	4652      	mov	r2, sl
 8004e6e:	4649      	mov	r1, r9
 8004e70:	4638      	mov	r0, r7
 8004e72:	47c0      	blx	r8
 8004e74:	3001      	adds	r0, #1
 8004e76:	d103      	bne.n	8004e80 <_printf_common+0xac>
 8004e78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e80:	3501      	adds	r5, #1
 8004e82:	e7c6      	b.n	8004e12 <_printf_common+0x3e>
 8004e84:	18e1      	adds	r1, r4, r3
 8004e86:	1c5a      	adds	r2, r3, #1
 8004e88:	2030      	movs	r0, #48	; 0x30
 8004e8a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004e8e:	4422      	add	r2, r4
 8004e90:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e94:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e98:	3302      	adds	r3, #2
 8004e9a:	e7c7      	b.n	8004e2c <_printf_common+0x58>
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	4622      	mov	r2, r4
 8004ea0:	4649      	mov	r1, r9
 8004ea2:	4638      	mov	r0, r7
 8004ea4:	47c0      	blx	r8
 8004ea6:	3001      	adds	r0, #1
 8004ea8:	d0e6      	beq.n	8004e78 <_printf_common+0xa4>
 8004eaa:	3601      	adds	r6, #1
 8004eac:	e7d9      	b.n	8004e62 <_printf_common+0x8e>
	...

08004eb0 <_printf_i>:
 8004eb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004eb4:	7e0f      	ldrb	r7, [r1, #24]
 8004eb6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004eb8:	2f78      	cmp	r7, #120	; 0x78
 8004eba:	4691      	mov	r9, r2
 8004ebc:	4680      	mov	r8, r0
 8004ebe:	460c      	mov	r4, r1
 8004ec0:	469a      	mov	sl, r3
 8004ec2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004ec6:	d807      	bhi.n	8004ed8 <_printf_i+0x28>
 8004ec8:	2f62      	cmp	r7, #98	; 0x62
 8004eca:	d80a      	bhi.n	8004ee2 <_printf_i+0x32>
 8004ecc:	2f00      	cmp	r7, #0
 8004ece:	f000 80d8 	beq.w	8005082 <_printf_i+0x1d2>
 8004ed2:	2f58      	cmp	r7, #88	; 0x58
 8004ed4:	f000 80a3 	beq.w	800501e <_printf_i+0x16e>
 8004ed8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004edc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004ee0:	e03a      	b.n	8004f58 <_printf_i+0xa8>
 8004ee2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004ee6:	2b15      	cmp	r3, #21
 8004ee8:	d8f6      	bhi.n	8004ed8 <_printf_i+0x28>
 8004eea:	a101      	add	r1, pc, #4	; (adr r1, 8004ef0 <_printf_i+0x40>)
 8004eec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ef0:	08004f49 	.word	0x08004f49
 8004ef4:	08004f5d 	.word	0x08004f5d
 8004ef8:	08004ed9 	.word	0x08004ed9
 8004efc:	08004ed9 	.word	0x08004ed9
 8004f00:	08004ed9 	.word	0x08004ed9
 8004f04:	08004ed9 	.word	0x08004ed9
 8004f08:	08004f5d 	.word	0x08004f5d
 8004f0c:	08004ed9 	.word	0x08004ed9
 8004f10:	08004ed9 	.word	0x08004ed9
 8004f14:	08004ed9 	.word	0x08004ed9
 8004f18:	08004ed9 	.word	0x08004ed9
 8004f1c:	08005069 	.word	0x08005069
 8004f20:	08004f8d 	.word	0x08004f8d
 8004f24:	0800504b 	.word	0x0800504b
 8004f28:	08004ed9 	.word	0x08004ed9
 8004f2c:	08004ed9 	.word	0x08004ed9
 8004f30:	0800508b 	.word	0x0800508b
 8004f34:	08004ed9 	.word	0x08004ed9
 8004f38:	08004f8d 	.word	0x08004f8d
 8004f3c:	08004ed9 	.word	0x08004ed9
 8004f40:	08004ed9 	.word	0x08004ed9
 8004f44:	08005053 	.word	0x08005053
 8004f48:	682b      	ldr	r3, [r5, #0]
 8004f4a:	1d1a      	adds	r2, r3, #4
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	602a      	str	r2, [r5, #0]
 8004f50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e0a3      	b.n	80050a4 <_printf_i+0x1f4>
 8004f5c:	6820      	ldr	r0, [r4, #0]
 8004f5e:	6829      	ldr	r1, [r5, #0]
 8004f60:	0606      	lsls	r6, r0, #24
 8004f62:	f101 0304 	add.w	r3, r1, #4
 8004f66:	d50a      	bpl.n	8004f7e <_printf_i+0xce>
 8004f68:	680e      	ldr	r6, [r1, #0]
 8004f6a:	602b      	str	r3, [r5, #0]
 8004f6c:	2e00      	cmp	r6, #0
 8004f6e:	da03      	bge.n	8004f78 <_printf_i+0xc8>
 8004f70:	232d      	movs	r3, #45	; 0x2d
 8004f72:	4276      	negs	r6, r6
 8004f74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f78:	485e      	ldr	r0, [pc, #376]	; (80050f4 <_printf_i+0x244>)
 8004f7a:	230a      	movs	r3, #10
 8004f7c:	e019      	b.n	8004fb2 <_printf_i+0x102>
 8004f7e:	680e      	ldr	r6, [r1, #0]
 8004f80:	602b      	str	r3, [r5, #0]
 8004f82:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004f86:	bf18      	it	ne
 8004f88:	b236      	sxthne	r6, r6
 8004f8a:	e7ef      	b.n	8004f6c <_printf_i+0xbc>
 8004f8c:	682b      	ldr	r3, [r5, #0]
 8004f8e:	6820      	ldr	r0, [r4, #0]
 8004f90:	1d19      	adds	r1, r3, #4
 8004f92:	6029      	str	r1, [r5, #0]
 8004f94:	0601      	lsls	r1, r0, #24
 8004f96:	d501      	bpl.n	8004f9c <_printf_i+0xec>
 8004f98:	681e      	ldr	r6, [r3, #0]
 8004f9a:	e002      	b.n	8004fa2 <_printf_i+0xf2>
 8004f9c:	0646      	lsls	r6, r0, #25
 8004f9e:	d5fb      	bpl.n	8004f98 <_printf_i+0xe8>
 8004fa0:	881e      	ldrh	r6, [r3, #0]
 8004fa2:	4854      	ldr	r0, [pc, #336]	; (80050f4 <_printf_i+0x244>)
 8004fa4:	2f6f      	cmp	r7, #111	; 0x6f
 8004fa6:	bf0c      	ite	eq
 8004fa8:	2308      	moveq	r3, #8
 8004faa:	230a      	movne	r3, #10
 8004fac:	2100      	movs	r1, #0
 8004fae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004fb2:	6865      	ldr	r5, [r4, #4]
 8004fb4:	60a5      	str	r5, [r4, #8]
 8004fb6:	2d00      	cmp	r5, #0
 8004fb8:	bfa2      	ittt	ge
 8004fba:	6821      	ldrge	r1, [r4, #0]
 8004fbc:	f021 0104 	bicge.w	r1, r1, #4
 8004fc0:	6021      	strge	r1, [r4, #0]
 8004fc2:	b90e      	cbnz	r6, 8004fc8 <_printf_i+0x118>
 8004fc4:	2d00      	cmp	r5, #0
 8004fc6:	d04d      	beq.n	8005064 <_printf_i+0x1b4>
 8004fc8:	4615      	mov	r5, r2
 8004fca:	fbb6 f1f3 	udiv	r1, r6, r3
 8004fce:	fb03 6711 	mls	r7, r3, r1, r6
 8004fd2:	5dc7      	ldrb	r7, [r0, r7]
 8004fd4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004fd8:	4637      	mov	r7, r6
 8004fda:	42bb      	cmp	r3, r7
 8004fdc:	460e      	mov	r6, r1
 8004fde:	d9f4      	bls.n	8004fca <_printf_i+0x11a>
 8004fe0:	2b08      	cmp	r3, #8
 8004fe2:	d10b      	bne.n	8004ffc <_printf_i+0x14c>
 8004fe4:	6823      	ldr	r3, [r4, #0]
 8004fe6:	07de      	lsls	r6, r3, #31
 8004fe8:	d508      	bpl.n	8004ffc <_printf_i+0x14c>
 8004fea:	6923      	ldr	r3, [r4, #16]
 8004fec:	6861      	ldr	r1, [r4, #4]
 8004fee:	4299      	cmp	r1, r3
 8004ff0:	bfde      	ittt	le
 8004ff2:	2330      	movle	r3, #48	; 0x30
 8004ff4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004ff8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004ffc:	1b52      	subs	r2, r2, r5
 8004ffe:	6122      	str	r2, [r4, #16]
 8005000:	f8cd a000 	str.w	sl, [sp]
 8005004:	464b      	mov	r3, r9
 8005006:	aa03      	add	r2, sp, #12
 8005008:	4621      	mov	r1, r4
 800500a:	4640      	mov	r0, r8
 800500c:	f7ff fee2 	bl	8004dd4 <_printf_common>
 8005010:	3001      	adds	r0, #1
 8005012:	d14c      	bne.n	80050ae <_printf_i+0x1fe>
 8005014:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005018:	b004      	add	sp, #16
 800501a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800501e:	4835      	ldr	r0, [pc, #212]	; (80050f4 <_printf_i+0x244>)
 8005020:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005024:	6829      	ldr	r1, [r5, #0]
 8005026:	6823      	ldr	r3, [r4, #0]
 8005028:	f851 6b04 	ldr.w	r6, [r1], #4
 800502c:	6029      	str	r1, [r5, #0]
 800502e:	061d      	lsls	r5, r3, #24
 8005030:	d514      	bpl.n	800505c <_printf_i+0x1ac>
 8005032:	07df      	lsls	r7, r3, #31
 8005034:	bf44      	itt	mi
 8005036:	f043 0320 	orrmi.w	r3, r3, #32
 800503a:	6023      	strmi	r3, [r4, #0]
 800503c:	b91e      	cbnz	r6, 8005046 <_printf_i+0x196>
 800503e:	6823      	ldr	r3, [r4, #0]
 8005040:	f023 0320 	bic.w	r3, r3, #32
 8005044:	6023      	str	r3, [r4, #0]
 8005046:	2310      	movs	r3, #16
 8005048:	e7b0      	b.n	8004fac <_printf_i+0xfc>
 800504a:	6823      	ldr	r3, [r4, #0]
 800504c:	f043 0320 	orr.w	r3, r3, #32
 8005050:	6023      	str	r3, [r4, #0]
 8005052:	2378      	movs	r3, #120	; 0x78
 8005054:	4828      	ldr	r0, [pc, #160]	; (80050f8 <_printf_i+0x248>)
 8005056:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800505a:	e7e3      	b.n	8005024 <_printf_i+0x174>
 800505c:	0659      	lsls	r1, r3, #25
 800505e:	bf48      	it	mi
 8005060:	b2b6      	uxthmi	r6, r6
 8005062:	e7e6      	b.n	8005032 <_printf_i+0x182>
 8005064:	4615      	mov	r5, r2
 8005066:	e7bb      	b.n	8004fe0 <_printf_i+0x130>
 8005068:	682b      	ldr	r3, [r5, #0]
 800506a:	6826      	ldr	r6, [r4, #0]
 800506c:	6961      	ldr	r1, [r4, #20]
 800506e:	1d18      	adds	r0, r3, #4
 8005070:	6028      	str	r0, [r5, #0]
 8005072:	0635      	lsls	r5, r6, #24
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	d501      	bpl.n	800507c <_printf_i+0x1cc>
 8005078:	6019      	str	r1, [r3, #0]
 800507a:	e002      	b.n	8005082 <_printf_i+0x1d2>
 800507c:	0670      	lsls	r0, r6, #25
 800507e:	d5fb      	bpl.n	8005078 <_printf_i+0x1c8>
 8005080:	8019      	strh	r1, [r3, #0]
 8005082:	2300      	movs	r3, #0
 8005084:	6123      	str	r3, [r4, #16]
 8005086:	4615      	mov	r5, r2
 8005088:	e7ba      	b.n	8005000 <_printf_i+0x150>
 800508a:	682b      	ldr	r3, [r5, #0]
 800508c:	1d1a      	adds	r2, r3, #4
 800508e:	602a      	str	r2, [r5, #0]
 8005090:	681d      	ldr	r5, [r3, #0]
 8005092:	6862      	ldr	r2, [r4, #4]
 8005094:	2100      	movs	r1, #0
 8005096:	4628      	mov	r0, r5
 8005098:	f7fb f8aa 	bl	80001f0 <memchr>
 800509c:	b108      	cbz	r0, 80050a2 <_printf_i+0x1f2>
 800509e:	1b40      	subs	r0, r0, r5
 80050a0:	6060      	str	r0, [r4, #4]
 80050a2:	6863      	ldr	r3, [r4, #4]
 80050a4:	6123      	str	r3, [r4, #16]
 80050a6:	2300      	movs	r3, #0
 80050a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050ac:	e7a8      	b.n	8005000 <_printf_i+0x150>
 80050ae:	6923      	ldr	r3, [r4, #16]
 80050b0:	462a      	mov	r2, r5
 80050b2:	4649      	mov	r1, r9
 80050b4:	4640      	mov	r0, r8
 80050b6:	47d0      	blx	sl
 80050b8:	3001      	adds	r0, #1
 80050ba:	d0ab      	beq.n	8005014 <_printf_i+0x164>
 80050bc:	6823      	ldr	r3, [r4, #0]
 80050be:	079b      	lsls	r3, r3, #30
 80050c0:	d413      	bmi.n	80050ea <_printf_i+0x23a>
 80050c2:	68e0      	ldr	r0, [r4, #12]
 80050c4:	9b03      	ldr	r3, [sp, #12]
 80050c6:	4298      	cmp	r0, r3
 80050c8:	bfb8      	it	lt
 80050ca:	4618      	movlt	r0, r3
 80050cc:	e7a4      	b.n	8005018 <_printf_i+0x168>
 80050ce:	2301      	movs	r3, #1
 80050d0:	4632      	mov	r2, r6
 80050d2:	4649      	mov	r1, r9
 80050d4:	4640      	mov	r0, r8
 80050d6:	47d0      	blx	sl
 80050d8:	3001      	adds	r0, #1
 80050da:	d09b      	beq.n	8005014 <_printf_i+0x164>
 80050dc:	3501      	adds	r5, #1
 80050de:	68e3      	ldr	r3, [r4, #12]
 80050e0:	9903      	ldr	r1, [sp, #12]
 80050e2:	1a5b      	subs	r3, r3, r1
 80050e4:	42ab      	cmp	r3, r5
 80050e6:	dcf2      	bgt.n	80050ce <_printf_i+0x21e>
 80050e8:	e7eb      	b.n	80050c2 <_printf_i+0x212>
 80050ea:	2500      	movs	r5, #0
 80050ec:	f104 0619 	add.w	r6, r4, #25
 80050f0:	e7f5      	b.n	80050de <_printf_i+0x22e>
 80050f2:	bf00      	nop
 80050f4:	08007a6a 	.word	0x08007a6a
 80050f8:	08007a7b 	.word	0x08007a7b

080050fc <siprintf>:
 80050fc:	b40e      	push	{r1, r2, r3}
 80050fe:	b500      	push	{lr}
 8005100:	b09c      	sub	sp, #112	; 0x70
 8005102:	ab1d      	add	r3, sp, #116	; 0x74
 8005104:	9002      	str	r0, [sp, #8]
 8005106:	9006      	str	r0, [sp, #24]
 8005108:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800510c:	4809      	ldr	r0, [pc, #36]	; (8005134 <siprintf+0x38>)
 800510e:	9107      	str	r1, [sp, #28]
 8005110:	9104      	str	r1, [sp, #16]
 8005112:	4909      	ldr	r1, [pc, #36]	; (8005138 <siprintf+0x3c>)
 8005114:	f853 2b04 	ldr.w	r2, [r3], #4
 8005118:	9105      	str	r1, [sp, #20]
 800511a:	6800      	ldr	r0, [r0, #0]
 800511c:	9301      	str	r3, [sp, #4]
 800511e:	a902      	add	r1, sp, #8
 8005120:	f001 fb78 	bl	8006814 <_svfiprintf_r>
 8005124:	9b02      	ldr	r3, [sp, #8]
 8005126:	2200      	movs	r2, #0
 8005128:	701a      	strb	r2, [r3, #0]
 800512a:	b01c      	add	sp, #112	; 0x70
 800512c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005130:	b003      	add	sp, #12
 8005132:	4770      	bx	lr
 8005134:	2000003c 	.word	0x2000003c
 8005138:	ffff0208 	.word	0xffff0208

0800513c <quorem>:
 800513c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005140:	6903      	ldr	r3, [r0, #16]
 8005142:	690c      	ldr	r4, [r1, #16]
 8005144:	42a3      	cmp	r3, r4
 8005146:	4607      	mov	r7, r0
 8005148:	f2c0 8081 	blt.w	800524e <quorem+0x112>
 800514c:	3c01      	subs	r4, #1
 800514e:	f101 0814 	add.w	r8, r1, #20
 8005152:	f100 0514 	add.w	r5, r0, #20
 8005156:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800515a:	9301      	str	r3, [sp, #4]
 800515c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005160:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005164:	3301      	adds	r3, #1
 8005166:	429a      	cmp	r2, r3
 8005168:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800516c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005170:	fbb2 f6f3 	udiv	r6, r2, r3
 8005174:	d331      	bcc.n	80051da <quorem+0x9e>
 8005176:	f04f 0e00 	mov.w	lr, #0
 800517a:	4640      	mov	r0, r8
 800517c:	46ac      	mov	ip, r5
 800517e:	46f2      	mov	sl, lr
 8005180:	f850 2b04 	ldr.w	r2, [r0], #4
 8005184:	b293      	uxth	r3, r2
 8005186:	fb06 e303 	mla	r3, r6, r3, lr
 800518a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800518e:	b29b      	uxth	r3, r3
 8005190:	ebaa 0303 	sub.w	r3, sl, r3
 8005194:	f8dc a000 	ldr.w	sl, [ip]
 8005198:	0c12      	lsrs	r2, r2, #16
 800519a:	fa13 f38a 	uxtah	r3, r3, sl
 800519e:	fb06 e202 	mla	r2, r6, r2, lr
 80051a2:	9300      	str	r3, [sp, #0]
 80051a4:	9b00      	ldr	r3, [sp, #0]
 80051a6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80051aa:	b292      	uxth	r2, r2
 80051ac:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80051b0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80051b4:	f8bd 3000 	ldrh.w	r3, [sp]
 80051b8:	4581      	cmp	r9, r0
 80051ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80051be:	f84c 3b04 	str.w	r3, [ip], #4
 80051c2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80051c6:	d2db      	bcs.n	8005180 <quorem+0x44>
 80051c8:	f855 300b 	ldr.w	r3, [r5, fp]
 80051cc:	b92b      	cbnz	r3, 80051da <quorem+0x9e>
 80051ce:	9b01      	ldr	r3, [sp, #4]
 80051d0:	3b04      	subs	r3, #4
 80051d2:	429d      	cmp	r5, r3
 80051d4:	461a      	mov	r2, r3
 80051d6:	d32e      	bcc.n	8005236 <quorem+0xfa>
 80051d8:	613c      	str	r4, [r7, #16]
 80051da:	4638      	mov	r0, r7
 80051dc:	f001 f8c6 	bl	800636c <__mcmp>
 80051e0:	2800      	cmp	r0, #0
 80051e2:	db24      	blt.n	800522e <quorem+0xf2>
 80051e4:	3601      	adds	r6, #1
 80051e6:	4628      	mov	r0, r5
 80051e8:	f04f 0c00 	mov.w	ip, #0
 80051ec:	f858 2b04 	ldr.w	r2, [r8], #4
 80051f0:	f8d0 e000 	ldr.w	lr, [r0]
 80051f4:	b293      	uxth	r3, r2
 80051f6:	ebac 0303 	sub.w	r3, ip, r3
 80051fa:	0c12      	lsrs	r2, r2, #16
 80051fc:	fa13 f38e 	uxtah	r3, r3, lr
 8005200:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005204:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005208:	b29b      	uxth	r3, r3
 800520a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800520e:	45c1      	cmp	r9, r8
 8005210:	f840 3b04 	str.w	r3, [r0], #4
 8005214:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005218:	d2e8      	bcs.n	80051ec <quorem+0xb0>
 800521a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800521e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005222:	b922      	cbnz	r2, 800522e <quorem+0xf2>
 8005224:	3b04      	subs	r3, #4
 8005226:	429d      	cmp	r5, r3
 8005228:	461a      	mov	r2, r3
 800522a:	d30a      	bcc.n	8005242 <quorem+0x106>
 800522c:	613c      	str	r4, [r7, #16]
 800522e:	4630      	mov	r0, r6
 8005230:	b003      	add	sp, #12
 8005232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005236:	6812      	ldr	r2, [r2, #0]
 8005238:	3b04      	subs	r3, #4
 800523a:	2a00      	cmp	r2, #0
 800523c:	d1cc      	bne.n	80051d8 <quorem+0x9c>
 800523e:	3c01      	subs	r4, #1
 8005240:	e7c7      	b.n	80051d2 <quorem+0x96>
 8005242:	6812      	ldr	r2, [r2, #0]
 8005244:	3b04      	subs	r3, #4
 8005246:	2a00      	cmp	r2, #0
 8005248:	d1f0      	bne.n	800522c <quorem+0xf0>
 800524a:	3c01      	subs	r4, #1
 800524c:	e7eb      	b.n	8005226 <quorem+0xea>
 800524e:	2000      	movs	r0, #0
 8005250:	e7ee      	b.n	8005230 <quorem+0xf4>
 8005252:	0000      	movs	r0, r0
 8005254:	0000      	movs	r0, r0
	...

08005258 <_dtoa_r>:
 8005258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800525c:	ed2d 8b04 	vpush	{d8-d9}
 8005260:	ec57 6b10 	vmov	r6, r7, d0
 8005264:	b093      	sub	sp, #76	; 0x4c
 8005266:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005268:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800526c:	9106      	str	r1, [sp, #24]
 800526e:	ee10 aa10 	vmov	sl, s0
 8005272:	4604      	mov	r4, r0
 8005274:	9209      	str	r2, [sp, #36]	; 0x24
 8005276:	930c      	str	r3, [sp, #48]	; 0x30
 8005278:	46bb      	mov	fp, r7
 800527a:	b975      	cbnz	r5, 800529a <_dtoa_r+0x42>
 800527c:	2010      	movs	r0, #16
 800527e:	f000 fddd 	bl	8005e3c <malloc>
 8005282:	4602      	mov	r2, r0
 8005284:	6260      	str	r0, [r4, #36]	; 0x24
 8005286:	b920      	cbnz	r0, 8005292 <_dtoa_r+0x3a>
 8005288:	4ba7      	ldr	r3, [pc, #668]	; (8005528 <_dtoa_r+0x2d0>)
 800528a:	21ea      	movs	r1, #234	; 0xea
 800528c:	48a7      	ldr	r0, [pc, #668]	; (800552c <_dtoa_r+0x2d4>)
 800528e:	f001 fbd1 	bl	8006a34 <__assert_func>
 8005292:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005296:	6005      	str	r5, [r0, #0]
 8005298:	60c5      	str	r5, [r0, #12]
 800529a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800529c:	6819      	ldr	r1, [r3, #0]
 800529e:	b151      	cbz	r1, 80052b6 <_dtoa_r+0x5e>
 80052a0:	685a      	ldr	r2, [r3, #4]
 80052a2:	604a      	str	r2, [r1, #4]
 80052a4:	2301      	movs	r3, #1
 80052a6:	4093      	lsls	r3, r2
 80052a8:	608b      	str	r3, [r1, #8]
 80052aa:	4620      	mov	r0, r4
 80052ac:	f000 fe1c 	bl	8005ee8 <_Bfree>
 80052b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80052b2:	2200      	movs	r2, #0
 80052b4:	601a      	str	r2, [r3, #0]
 80052b6:	1e3b      	subs	r3, r7, #0
 80052b8:	bfaa      	itet	ge
 80052ba:	2300      	movge	r3, #0
 80052bc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80052c0:	f8c8 3000 	strge.w	r3, [r8]
 80052c4:	4b9a      	ldr	r3, [pc, #616]	; (8005530 <_dtoa_r+0x2d8>)
 80052c6:	bfbc      	itt	lt
 80052c8:	2201      	movlt	r2, #1
 80052ca:	f8c8 2000 	strlt.w	r2, [r8]
 80052ce:	ea33 030b 	bics.w	r3, r3, fp
 80052d2:	d11b      	bne.n	800530c <_dtoa_r+0xb4>
 80052d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80052d6:	f242 730f 	movw	r3, #9999	; 0x270f
 80052da:	6013      	str	r3, [r2, #0]
 80052dc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80052e0:	4333      	orrs	r3, r6
 80052e2:	f000 8592 	beq.w	8005e0a <_dtoa_r+0xbb2>
 80052e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80052e8:	b963      	cbnz	r3, 8005304 <_dtoa_r+0xac>
 80052ea:	4b92      	ldr	r3, [pc, #584]	; (8005534 <_dtoa_r+0x2dc>)
 80052ec:	e022      	b.n	8005334 <_dtoa_r+0xdc>
 80052ee:	4b92      	ldr	r3, [pc, #584]	; (8005538 <_dtoa_r+0x2e0>)
 80052f0:	9301      	str	r3, [sp, #4]
 80052f2:	3308      	adds	r3, #8
 80052f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80052f6:	6013      	str	r3, [r2, #0]
 80052f8:	9801      	ldr	r0, [sp, #4]
 80052fa:	b013      	add	sp, #76	; 0x4c
 80052fc:	ecbd 8b04 	vpop	{d8-d9}
 8005300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005304:	4b8b      	ldr	r3, [pc, #556]	; (8005534 <_dtoa_r+0x2dc>)
 8005306:	9301      	str	r3, [sp, #4]
 8005308:	3303      	adds	r3, #3
 800530a:	e7f3      	b.n	80052f4 <_dtoa_r+0x9c>
 800530c:	2200      	movs	r2, #0
 800530e:	2300      	movs	r3, #0
 8005310:	4650      	mov	r0, sl
 8005312:	4659      	mov	r1, fp
 8005314:	f7fb fbe0 	bl	8000ad8 <__aeabi_dcmpeq>
 8005318:	ec4b ab19 	vmov	d9, sl, fp
 800531c:	4680      	mov	r8, r0
 800531e:	b158      	cbz	r0, 8005338 <_dtoa_r+0xe0>
 8005320:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005322:	2301      	movs	r3, #1
 8005324:	6013      	str	r3, [r2, #0]
 8005326:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005328:	2b00      	cmp	r3, #0
 800532a:	f000 856b 	beq.w	8005e04 <_dtoa_r+0xbac>
 800532e:	4883      	ldr	r0, [pc, #524]	; (800553c <_dtoa_r+0x2e4>)
 8005330:	6018      	str	r0, [r3, #0]
 8005332:	1e43      	subs	r3, r0, #1
 8005334:	9301      	str	r3, [sp, #4]
 8005336:	e7df      	b.n	80052f8 <_dtoa_r+0xa0>
 8005338:	ec4b ab10 	vmov	d0, sl, fp
 800533c:	aa10      	add	r2, sp, #64	; 0x40
 800533e:	a911      	add	r1, sp, #68	; 0x44
 8005340:	4620      	mov	r0, r4
 8005342:	f001 f8b9 	bl	80064b8 <__d2b>
 8005346:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800534a:	ee08 0a10 	vmov	s16, r0
 800534e:	2d00      	cmp	r5, #0
 8005350:	f000 8084 	beq.w	800545c <_dtoa_r+0x204>
 8005354:	ee19 3a90 	vmov	r3, s19
 8005358:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800535c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005360:	4656      	mov	r6, sl
 8005362:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005366:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800536a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800536e:	4b74      	ldr	r3, [pc, #464]	; (8005540 <_dtoa_r+0x2e8>)
 8005370:	2200      	movs	r2, #0
 8005372:	4630      	mov	r0, r6
 8005374:	4639      	mov	r1, r7
 8005376:	f7fa ff8f 	bl	8000298 <__aeabi_dsub>
 800537a:	a365      	add	r3, pc, #404	; (adr r3, 8005510 <_dtoa_r+0x2b8>)
 800537c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005380:	f7fb f942 	bl	8000608 <__aeabi_dmul>
 8005384:	a364      	add	r3, pc, #400	; (adr r3, 8005518 <_dtoa_r+0x2c0>)
 8005386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800538a:	f7fa ff87 	bl	800029c <__adddf3>
 800538e:	4606      	mov	r6, r0
 8005390:	4628      	mov	r0, r5
 8005392:	460f      	mov	r7, r1
 8005394:	f7fb f8ce 	bl	8000534 <__aeabi_i2d>
 8005398:	a361      	add	r3, pc, #388	; (adr r3, 8005520 <_dtoa_r+0x2c8>)
 800539a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800539e:	f7fb f933 	bl	8000608 <__aeabi_dmul>
 80053a2:	4602      	mov	r2, r0
 80053a4:	460b      	mov	r3, r1
 80053a6:	4630      	mov	r0, r6
 80053a8:	4639      	mov	r1, r7
 80053aa:	f7fa ff77 	bl	800029c <__adddf3>
 80053ae:	4606      	mov	r6, r0
 80053b0:	460f      	mov	r7, r1
 80053b2:	f7fb fbd9 	bl	8000b68 <__aeabi_d2iz>
 80053b6:	2200      	movs	r2, #0
 80053b8:	9000      	str	r0, [sp, #0]
 80053ba:	2300      	movs	r3, #0
 80053bc:	4630      	mov	r0, r6
 80053be:	4639      	mov	r1, r7
 80053c0:	f7fb fb94 	bl	8000aec <__aeabi_dcmplt>
 80053c4:	b150      	cbz	r0, 80053dc <_dtoa_r+0x184>
 80053c6:	9800      	ldr	r0, [sp, #0]
 80053c8:	f7fb f8b4 	bl	8000534 <__aeabi_i2d>
 80053cc:	4632      	mov	r2, r6
 80053ce:	463b      	mov	r3, r7
 80053d0:	f7fb fb82 	bl	8000ad8 <__aeabi_dcmpeq>
 80053d4:	b910      	cbnz	r0, 80053dc <_dtoa_r+0x184>
 80053d6:	9b00      	ldr	r3, [sp, #0]
 80053d8:	3b01      	subs	r3, #1
 80053da:	9300      	str	r3, [sp, #0]
 80053dc:	9b00      	ldr	r3, [sp, #0]
 80053de:	2b16      	cmp	r3, #22
 80053e0:	d85a      	bhi.n	8005498 <_dtoa_r+0x240>
 80053e2:	9a00      	ldr	r2, [sp, #0]
 80053e4:	4b57      	ldr	r3, [pc, #348]	; (8005544 <_dtoa_r+0x2ec>)
 80053e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80053ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ee:	ec51 0b19 	vmov	r0, r1, d9
 80053f2:	f7fb fb7b 	bl	8000aec <__aeabi_dcmplt>
 80053f6:	2800      	cmp	r0, #0
 80053f8:	d050      	beq.n	800549c <_dtoa_r+0x244>
 80053fa:	9b00      	ldr	r3, [sp, #0]
 80053fc:	3b01      	subs	r3, #1
 80053fe:	9300      	str	r3, [sp, #0]
 8005400:	2300      	movs	r3, #0
 8005402:	930b      	str	r3, [sp, #44]	; 0x2c
 8005404:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005406:	1b5d      	subs	r5, r3, r5
 8005408:	1e6b      	subs	r3, r5, #1
 800540a:	9305      	str	r3, [sp, #20]
 800540c:	bf45      	ittet	mi
 800540e:	f1c5 0301 	rsbmi	r3, r5, #1
 8005412:	9304      	strmi	r3, [sp, #16]
 8005414:	2300      	movpl	r3, #0
 8005416:	2300      	movmi	r3, #0
 8005418:	bf4c      	ite	mi
 800541a:	9305      	strmi	r3, [sp, #20]
 800541c:	9304      	strpl	r3, [sp, #16]
 800541e:	9b00      	ldr	r3, [sp, #0]
 8005420:	2b00      	cmp	r3, #0
 8005422:	db3d      	blt.n	80054a0 <_dtoa_r+0x248>
 8005424:	9b05      	ldr	r3, [sp, #20]
 8005426:	9a00      	ldr	r2, [sp, #0]
 8005428:	920a      	str	r2, [sp, #40]	; 0x28
 800542a:	4413      	add	r3, r2
 800542c:	9305      	str	r3, [sp, #20]
 800542e:	2300      	movs	r3, #0
 8005430:	9307      	str	r3, [sp, #28]
 8005432:	9b06      	ldr	r3, [sp, #24]
 8005434:	2b09      	cmp	r3, #9
 8005436:	f200 8089 	bhi.w	800554c <_dtoa_r+0x2f4>
 800543a:	2b05      	cmp	r3, #5
 800543c:	bfc4      	itt	gt
 800543e:	3b04      	subgt	r3, #4
 8005440:	9306      	strgt	r3, [sp, #24]
 8005442:	9b06      	ldr	r3, [sp, #24]
 8005444:	f1a3 0302 	sub.w	r3, r3, #2
 8005448:	bfcc      	ite	gt
 800544a:	2500      	movgt	r5, #0
 800544c:	2501      	movle	r5, #1
 800544e:	2b03      	cmp	r3, #3
 8005450:	f200 8087 	bhi.w	8005562 <_dtoa_r+0x30a>
 8005454:	e8df f003 	tbb	[pc, r3]
 8005458:	59383a2d 	.word	0x59383a2d
 800545c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005460:	441d      	add	r5, r3
 8005462:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005466:	2b20      	cmp	r3, #32
 8005468:	bfc1      	itttt	gt
 800546a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800546e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005472:	fa0b f303 	lslgt.w	r3, fp, r3
 8005476:	fa26 f000 	lsrgt.w	r0, r6, r0
 800547a:	bfda      	itte	le
 800547c:	f1c3 0320 	rsble	r3, r3, #32
 8005480:	fa06 f003 	lslle.w	r0, r6, r3
 8005484:	4318      	orrgt	r0, r3
 8005486:	f7fb f845 	bl	8000514 <__aeabi_ui2d>
 800548a:	2301      	movs	r3, #1
 800548c:	4606      	mov	r6, r0
 800548e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005492:	3d01      	subs	r5, #1
 8005494:	930e      	str	r3, [sp, #56]	; 0x38
 8005496:	e76a      	b.n	800536e <_dtoa_r+0x116>
 8005498:	2301      	movs	r3, #1
 800549a:	e7b2      	b.n	8005402 <_dtoa_r+0x1aa>
 800549c:	900b      	str	r0, [sp, #44]	; 0x2c
 800549e:	e7b1      	b.n	8005404 <_dtoa_r+0x1ac>
 80054a0:	9b04      	ldr	r3, [sp, #16]
 80054a2:	9a00      	ldr	r2, [sp, #0]
 80054a4:	1a9b      	subs	r3, r3, r2
 80054a6:	9304      	str	r3, [sp, #16]
 80054a8:	4253      	negs	r3, r2
 80054aa:	9307      	str	r3, [sp, #28]
 80054ac:	2300      	movs	r3, #0
 80054ae:	930a      	str	r3, [sp, #40]	; 0x28
 80054b0:	e7bf      	b.n	8005432 <_dtoa_r+0x1da>
 80054b2:	2300      	movs	r3, #0
 80054b4:	9308      	str	r3, [sp, #32]
 80054b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	dc55      	bgt.n	8005568 <_dtoa_r+0x310>
 80054bc:	2301      	movs	r3, #1
 80054be:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80054c2:	461a      	mov	r2, r3
 80054c4:	9209      	str	r2, [sp, #36]	; 0x24
 80054c6:	e00c      	b.n	80054e2 <_dtoa_r+0x28a>
 80054c8:	2301      	movs	r3, #1
 80054ca:	e7f3      	b.n	80054b4 <_dtoa_r+0x25c>
 80054cc:	2300      	movs	r3, #0
 80054ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80054d0:	9308      	str	r3, [sp, #32]
 80054d2:	9b00      	ldr	r3, [sp, #0]
 80054d4:	4413      	add	r3, r2
 80054d6:	9302      	str	r3, [sp, #8]
 80054d8:	3301      	adds	r3, #1
 80054da:	2b01      	cmp	r3, #1
 80054dc:	9303      	str	r3, [sp, #12]
 80054de:	bfb8      	it	lt
 80054e0:	2301      	movlt	r3, #1
 80054e2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80054e4:	2200      	movs	r2, #0
 80054e6:	6042      	str	r2, [r0, #4]
 80054e8:	2204      	movs	r2, #4
 80054ea:	f102 0614 	add.w	r6, r2, #20
 80054ee:	429e      	cmp	r6, r3
 80054f0:	6841      	ldr	r1, [r0, #4]
 80054f2:	d93d      	bls.n	8005570 <_dtoa_r+0x318>
 80054f4:	4620      	mov	r0, r4
 80054f6:	f000 fcb7 	bl	8005e68 <_Balloc>
 80054fa:	9001      	str	r0, [sp, #4]
 80054fc:	2800      	cmp	r0, #0
 80054fe:	d13b      	bne.n	8005578 <_dtoa_r+0x320>
 8005500:	4b11      	ldr	r3, [pc, #68]	; (8005548 <_dtoa_r+0x2f0>)
 8005502:	4602      	mov	r2, r0
 8005504:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005508:	e6c0      	b.n	800528c <_dtoa_r+0x34>
 800550a:	2301      	movs	r3, #1
 800550c:	e7df      	b.n	80054ce <_dtoa_r+0x276>
 800550e:	bf00      	nop
 8005510:	636f4361 	.word	0x636f4361
 8005514:	3fd287a7 	.word	0x3fd287a7
 8005518:	8b60c8b3 	.word	0x8b60c8b3
 800551c:	3fc68a28 	.word	0x3fc68a28
 8005520:	509f79fb 	.word	0x509f79fb
 8005524:	3fd34413 	.word	0x3fd34413
 8005528:	08007a99 	.word	0x08007a99
 800552c:	08007ab0 	.word	0x08007ab0
 8005530:	7ff00000 	.word	0x7ff00000
 8005534:	08007a95 	.word	0x08007a95
 8005538:	08007a8c 	.word	0x08007a8c
 800553c:	08007a69 	.word	0x08007a69
 8005540:	3ff80000 	.word	0x3ff80000
 8005544:	08007ba0 	.word	0x08007ba0
 8005548:	08007b0b 	.word	0x08007b0b
 800554c:	2501      	movs	r5, #1
 800554e:	2300      	movs	r3, #0
 8005550:	9306      	str	r3, [sp, #24]
 8005552:	9508      	str	r5, [sp, #32]
 8005554:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005558:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800555c:	2200      	movs	r2, #0
 800555e:	2312      	movs	r3, #18
 8005560:	e7b0      	b.n	80054c4 <_dtoa_r+0x26c>
 8005562:	2301      	movs	r3, #1
 8005564:	9308      	str	r3, [sp, #32]
 8005566:	e7f5      	b.n	8005554 <_dtoa_r+0x2fc>
 8005568:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800556a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800556e:	e7b8      	b.n	80054e2 <_dtoa_r+0x28a>
 8005570:	3101      	adds	r1, #1
 8005572:	6041      	str	r1, [r0, #4]
 8005574:	0052      	lsls	r2, r2, #1
 8005576:	e7b8      	b.n	80054ea <_dtoa_r+0x292>
 8005578:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800557a:	9a01      	ldr	r2, [sp, #4]
 800557c:	601a      	str	r2, [r3, #0]
 800557e:	9b03      	ldr	r3, [sp, #12]
 8005580:	2b0e      	cmp	r3, #14
 8005582:	f200 809d 	bhi.w	80056c0 <_dtoa_r+0x468>
 8005586:	2d00      	cmp	r5, #0
 8005588:	f000 809a 	beq.w	80056c0 <_dtoa_r+0x468>
 800558c:	9b00      	ldr	r3, [sp, #0]
 800558e:	2b00      	cmp	r3, #0
 8005590:	dd32      	ble.n	80055f8 <_dtoa_r+0x3a0>
 8005592:	4ab7      	ldr	r2, [pc, #732]	; (8005870 <_dtoa_r+0x618>)
 8005594:	f003 030f 	and.w	r3, r3, #15
 8005598:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800559c:	e9d3 8900 	ldrd	r8, r9, [r3]
 80055a0:	9b00      	ldr	r3, [sp, #0]
 80055a2:	05d8      	lsls	r0, r3, #23
 80055a4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80055a8:	d516      	bpl.n	80055d8 <_dtoa_r+0x380>
 80055aa:	4bb2      	ldr	r3, [pc, #712]	; (8005874 <_dtoa_r+0x61c>)
 80055ac:	ec51 0b19 	vmov	r0, r1, d9
 80055b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80055b4:	f7fb f952 	bl	800085c <__aeabi_ddiv>
 80055b8:	f007 070f 	and.w	r7, r7, #15
 80055bc:	4682      	mov	sl, r0
 80055be:	468b      	mov	fp, r1
 80055c0:	2503      	movs	r5, #3
 80055c2:	4eac      	ldr	r6, [pc, #688]	; (8005874 <_dtoa_r+0x61c>)
 80055c4:	b957      	cbnz	r7, 80055dc <_dtoa_r+0x384>
 80055c6:	4642      	mov	r2, r8
 80055c8:	464b      	mov	r3, r9
 80055ca:	4650      	mov	r0, sl
 80055cc:	4659      	mov	r1, fp
 80055ce:	f7fb f945 	bl	800085c <__aeabi_ddiv>
 80055d2:	4682      	mov	sl, r0
 80055d4:	468b      	mov	fp, r1
 80055d6:	e028      	b.n	800562a <_dtoa_r+0x3d2>
 80055d8:	2502      	movs	r5, #2
 80055da:	e7f2      	b.n	80055c2 <_dtoa_r+0x36a>
 80055dc:	07f9      	lsls	r1, r7, #31
 80055de:	d508      	bpl.n	80055f2 <_dtoa_r+0x39a>
 80055e0:	4640      	mov	r0, r8
 80055e2:	4649      	mov	r1, r9
 80055e4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80055e8:	f7fb f80e 	bl	8000608 <__aeabi_dmul>
 80055ec:	3501      	adds	r5, #1
 80055ee:	4680      	mov	r8, r0
 80055f0:	4689      	mov	r9, r1
 80055f2:	107f      	asrs	r7, r7, #1
 80055f4:	3608      	adds	r6, #8
 80055f6:	e7e5      	b.n	80055c4 <_dtoa_r+0x36c>
 80055f8:	f000 809b 	beq.w	8005732 <_dtoa_r+0x4da>
 80055fc:	9b00      	ldr	r3, [sp, #0]
 80055fe:	4f9d      	ldr	r7, [pc, #628]	; (8005874 <_dtoa_r+0x61c>)
 8005600:	425e      	negs	r6, r3
 8005602:	4b9b      	ldr	r3, [pc, #620]	; (8005870 <_dtoa_r+0x618>)
 8005604:	f006 020f 	and.w	r2, r6, #15
 8005608:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800560c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005610:	ec51 0b19 	vmov	r0, r1, d9
 8005614:	f7fa fff8 	bl	8000608 <__aeabi_dmul>
 8005618:	1136      	asrs	r6, r6, #4
 800561a:	4682      	mov	sl, r0
 800561c:	468b      	mov	fp, r1
 800561e:	2300      	movs	r3, #0
 8005620:	2502      	movs	r5, #2
 8005622:	2e00      	cmp	r6, #0
 8005624:	d17a      	bne.n	800571c <_dtoa_r+0x4c4>
 8005626:	2b00      	cmp	r3, #0
 8005628:	d1d3      	bne.n	80055d2 <_dtoa_r+0x37a>
 800562a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800562c:	2b00      	cmp	r3, #0
 800562e:	f000 8082 	beq.w	8005736 <_dtoa_r+0x4de>
 8005632:	4b91      	ldr	r3, [pc, #580]	; (8005878 <_dtoa_r+0x620>)
 8005634:	2200      	movs	r2, #0
 8005636:	4650      	mov	r0, sl
 8005638:	4659      	mov	r1, fp
 800563a:	f7fb fa57 	bl	8000aec <__aeabi_dcmplt>
 800563e:	2800      	cmp	r0, #0
 8005640:	d079      	beq.n	8005736 <_dtoa_r+0x4de>
 8005642:	9b03      	ldr	r3, [sp, #12]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d076      	beq.n	8005736 <_dtoa_r+0x4de>
 8005648:	9b02      	ldr	r3, [sp, #8]
 800564a:	2b00      	cmp	r3, #0
 800564c:	dd36      	ble.n	80056bc <_dtoa_r+0x464>
 800564e:	9b00      	ldr	r3, [sp, #0]
 8005650:	4650      	mov	r0, sl
 8005652:	4659      	mov	r1, fp
 8005654:	1e5f      	subs	r7, r3, #1
 8005656:	2200      	movs	r2, #0
 8005658:	4b88      	ldr	r3, [pc, #544]	; (800587c <_dtoa_r+0x624>)
 800565a:	f7fa ffd5 	bl	8000608 <__aeabi_dmul>
 800565e:	9e02      	ldr	r6, [sp, #8]
 8005660:	4682      	mov	sl, r0
 8005662:	468b      	mov	fp, r1
 8005664:	3501      	adds	r5, #1
 8005666:	4628      	mov	r0, r5
 8005668:	f7fa ff64 	bl	8000534 <__aeabi_i2d>
 800566c:	4652      	mov	r2, sl
 800566e:	465b      	mov	r3, fp
 8005670:	f7fa ffca 	bl	8000608 <__aeabi_dmul>
 8005674:	4b82      	ldr	r3, [pc, #520]	; (8005880 <_dtoa_r+0x628>)
 8005676:	2200      	movs	r2, #0
 8005678:	f7fa fe10 	bl	800029c <__adddf3>
 800567c:	46d0      	mov	r8, sl
 800567e:	46d9      	mov	r9, fp
 8005680:	4682      	mov	sl, r0
 8005682:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005686:	2e00      	cmp	r6, #0
 8005688:	d158      	bne.n	800573c <_dtoa_r+0x4e4>
 800568a:	4b7e      	ldr	r3, [pc, #504]	; (8005884 <_dtoa_r+0x62c>)
 800568c:	2200      	movs	r2, #0
 800568e:	4640      	mov	r0, r8
 8005690:	4649      	mov	r1, r9
 8005692:	f7fa fe01 	bl	8000298 <__aeabi_dsub>
 8005696:	4652      	mov	r2, sl
 8005698:	465b      	mov	r3, fp
 800569a:	4680      	mov	r8, r0
 800569c:	4689      	mov	r9, r1
 800569e:	f7fb fa43 	bl	8000b28 <__aeabi_dcmpgt>
 80056a2:	2800      	cmp	r0, #0
 80056a4:	f040 8295 	bne.w	8005bd2 <_dtoa_r+0x97a>
 80056a8:	4652      	mov	r2, sl
 80056aa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80056ae:	4640      	mov	r0, r8
 80056b0:	4649      	mov	r1, r9
 80056b2:	f7fb fa1b 	bl	8000aec <__aeabi_dcmplt>
 80056b6:	2800      	cmp	r0, #0
 80056b8:	f040 8289 	bne.w	8005bce <_dtoa_r+0x976>
 80056bc:	ec5b ab19 	vmov	sl, fp, d9
 80056c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	f2c0 8148 	blt.w	8005958 <_dtoa_r+0x700>
 80056c8:	9a00      	ldr	r2, [sp, #0]
 80056ca:	2a0e      	cmp	r2, #14
 80056cc:	f300 8144 	bgt.w	8005958 <_dtoa_r+0x700>
 80056d0:	4b67      	ldr	r3, [pc, #412]	; (8005870 <_dtoa_r+0x618>)
 80056d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80056d6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80056da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056dc:	2b00      	cmp	r3, #0
 80056de:	f280 80d5 	bge.w	800588c <_dtoa_r+0x634>
 80056e2:	9b03      	ldr	r3, [sp, #12]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	f300 80d1 	bgt.w	800588c <_dtoa_r+0x634>
 80056ea:	f040 826f 	bne.w	8005bcc <_dtoa_r+0x974>
 80056ee:	4b65      	ldr	r3, [pc, #404]	; (8005884 <_dtoa_r+0x62c>)
 80056f0:	2200      	movs	r2, #0
 80056f2:	4640      	mov	r0, r8
 80056f4:	4649      	mov	r1, r9
 80056f6:	f7fa ff87 	bl	8000608 <__aeabi_dmul>
 80056fa:	4652      	mov	r2, sl
 80056fc:	465b      	mov	r3, fp
 80056fe:	f7fb fa09 	bl	8000b14 <__aeabi_dcmpge>
 8005702:	9e03      	ldr	r6, [sp, #12]
 8005704:	4637      	mov	r7, r6
 8005706:	2800      	cmp	r0, #0
 8005708:	f040 8245 	bne.w	8005b96 <_dtoa_r+0x93e>
 800570c:	9d01      	ldr	r5, [sp, #4]
 800570e:	2331      	movs	r3, #49	; 0x31
 8005710:	f805 3b01 	strb.w	r3, [r5], #1
 8005714:	9b00      	ldr	r3, [sp, #0]
 8005716:	3301      	adds	r3, #1
 8005718:	9300      	str	r3, [sp, #0]
 800571a:	e240      	b.n	8005b9e <_dtoa_r+0x946>
 800571c:	07f2      	lsls	r2, r6, #31
 800571e:	d505      	bpl.n	800572c <_dtoa_r+0x4d4>
 8005720:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005724:	f7fa ff70 	bl	8000608 <__aeabi_dmul>
 8005728:	3501      	adds	r5, #1
 800572a:	2301      	movs	r3, #1
 800572c:	1076      	asrs	r6, r6, #1
 800572e:	3708      	adds	r7, #8
 8005730:	e777      	b.n	8005622 <_dtoa_r+0x3ca>
 8005732:	2502      	movs	r5, #2
 8005734:	e779      	b.n	800562a <_dtoa_r+0x3d2>
 8005736:	9f00      	ldr	r7, [sp, #0]
 8005738:	9e03      	ldr	r6, [sp, #12]
 800573a:	e794      	b.n	8005666 <_dtoa_r+0x40e>
 800573c:	9901      	ldr	r1, [sp, #4]
 800573e:	4b4c      	ldr	r3, [pc, #304]	; (8005870 <_dtoa_r+0x618>)
 8005740:	4431      	add	r1, r6
 8005742:	910d      	str	r1, [sp, #52]	; 0x34
 8005744:	9908      	ldr	r1, [sp, #32]
 8005746:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800574a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800574e:	2900      	cmp	r1, #0
 8005750:	d043      	beq.n	80057da <_dtoa_r+0x582>
 8005752:	494d      	ldr	r1, [pc, #308]	; (8005888 <_dtoa_r+0x630>)
 8005754:	2000      	movs	r0, #0
 8005756:	f7fb f881 	bl	800085c <__aeabi_ddiv>
 800575a:	4652      	mov	r2, sl
 800575c:	465b      	mov	r3, fp
 800575e:	f7fa fd9b 	bl	8000298 <__aeabi_dsub>
 8005762:	9d01      	ldr	r5, [sp, #4]
 8005764:	4682      	mov	sl, r0
 8005766:	468b      	mov	fp, r1
 8005768:	4649      	mov	r1, r9
 800576a:	4640      	mov	r0, r8
 800576c:	f7fb f9fc 	bl	8000b68 <__aeabi_d2iz>
 8005770:	4606      	mov	r6, r0
 8005772:	f7fa fedf 	bl	8000534 <__aeabi_i2d>
 8005776:	4602      	mov	r2, r0
 8005778:	460b      	mov	r3, r1
 800577a:	4640      	mov	r0, r8
 800577c:	4649      	mov	r1, r9
 800577e:	f7fa fd8b 	bl	8000298 <__aeabi_dsub>
 8005782:	3630      	adds	r6, #48	; 0x30
 8005784:	f805 6b01 	strb.w	r6, [r5], #1
 8005788:	4652      	mov	r2, sl
 800578a:	465b      	mov	r3, fp
 800578c:	4680      	mov	r8, r0
 800578e:	4689      	mov	r9, r1
 8005790:	f7fb f9ac 	bl	8000aec <__aeabi_dcmplt>
 8005794:	2800      	cmp	r0, #0
 8005796:	d163      	bne.n	8005860 <_dtoa_r+0x608>
 8005798:	4642      	mov	r2, r8
 800579a:	464b      	mov	r3, r9
 800579c:	4936      	ldr	r1, [pc, #216]	; (8005878 <_dtoa_r+0x620>)
 800579e:	2000      	movs	r0, #0
 80057a0:	f7fa fd7a 	bl	8000298 <__aeabi_dsub>
 80057a4:	4652      	mov	r2, sl
 80057a6:	465b      	mov	r3, fp
 80057a8:	f7fb f9a0 	bl	8000aec <__aeabi_dcmplt>
 80057ac:	2800      	cmp	r0, #0
 80057ae:	f040 80b5 	bne.w	800591c <_dtoa_r+0x6c4>
 80057b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80057b4:	429d      	cmp	r5, r3
 80057b6:	d081      	beq.n	80056bc <_dtoa_r+0x464>
 80057b8:	4b30      	ldr	r3, [pc, #192]	; (800587c <_dtoa_r+0x624>)
 80057ba:	2200      	movs	r2, #0
 80057bc:	4650      	mov	r0, sl
 80057be:	4659      	mov	r1, fp
 80057c0:	f7fa ff22 	bl	8000608 <__aeabi_dmul>
 80057c4:	4b2d      	ldr	r3, [pc, #180]	; (800587c <_dtoa_r+0x624>)
 80057c6:	4682      	mov	sl, r0
 80057c8:	468b      	mov	fp, r1
 80057ca:	4640      	mov	r0, r8
 80057cc:	4649      	mov	r1, r9
 80057ce:	2200      	movs	r2, #0
 80057d0:	f7fa ff1a 	bl	8000608 <__aeabi_dmul>
 80057d4:	4680      	mov	r8, r0
 80057d6:	4689      	mov	r9, r1
 80057d8:	e7c6      	b.n	8005768 <_dtoa_r+0x510>
 80057da:	4650      	mov	r0, sl
 80057dc:	4659      	mov	r1, fp
 80057de:	f7fa ff13 	bl	8000608 <__aeabi_dmul>
 80057e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80057e4:	9d01      	ldr	r5, [sp, #4]
 80057e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80057e8:	4682      	mov	sl, r0
 80057ea:	468b      	mov	fp, r1
 80057ec:	4649      	mov	r1, r9
 80057ee:	4640      	mov	r0, r8
 80057f0:	f7fb f9ba 	bl	8000b68 <__aeabi_d2iz>
 80057f4:	4606      	mov	r6, r0
 80057f6:	f7fa fe9d 	bl	8000534 <__aeabi_i2d>
 80057fa:	3630      	adds	r6, #48	; 0x30
 80057fc:	4602      	mov	r2, r0
 80057fe:	460b      	mov	r3, r1
 8005800:	4640      	mov	r0, r8
 8005802:	4649      	mov	r1, r9
 8005804:	f7fa fd48 	bl	8000298 <__aeabi_dsub>
 8005808:	f805 6b01 	strb.w	r6, [r5], #1
 800580c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800580e:	429d      	cmp	r5, r3
 8005810:	4680      	mov	r8, r0
 8005812:	4689      	mov	r9, r1
 8005814:	f04f 0200 	mov.w	r2, #0
 8005818:	d124      	bne.n	8005864 <_dtoa_r+0x60c>
 800581a:	4b1b      	ldr	r3, [pc, #108]	; (8005888 <_dtoa_r+0x630>)
 800581c:	4650      	mov	r0, sl
 800581e:	4659      	mov	r1, fp
 8005820:	f7fa fd3c 	bl	800029c <__adddf3>
 8005824:	4602      	mov	r2, r0
 8005826:	460b      	mov	r3, r1
 8005828:	4640      	mov	r0, r8
 800582a:	4649      	mov	r1, r9
 800582c:	f7fb f97c 	bl	8000b28 <__aeabi_dcmpgt>
 8005830:	2800      	cmp	r0, #0
 8005832:	d173      	bne.n	800591c <_dtoa_r+0x6c4>
 8005834:	4652      	mov	r2, sl
 8005836:	465b      	mov	r3, fp
 8005838:	4913      	ldr	r1, [pc, #76]	; (8005888 <_dtoa_r+0x630>)
 800583a:	2000      	movs	r0, #0
 800583c:	f7fa fd2c 	bl	8000298 <__aeabi_dsub>
 8005840:	4602      	mov	r2, r0
 8005842:	460b      	mov	r3, r1
 8005844:	4640      	mov	r0, r8
 8005846:	4649      	mov	r1, r9
 8005848:	f7fb f950 	bl	8000aec <__aeabi_dcmplt>
 800584c:	2800      	cmp	r0, #0
 800584e:	f43f af35 	beq.w	80056bc <_dtoa_r+0x464>
 8005852:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005854:	1e6b      	subs	r3, r5, #1
 8005856:	930f      	str	r3, [sp, #60]	; 0x3c
 8005858:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800585c:	2b30      	cmp	r3, #48	; 0x30
 800585e:	d0f8      	beq.n	8005852 <_dtoa_r+0x5fa>
 8005860:	9700      	str	r7, [sp, #0]
 8005862:	e049      	b.n	80058f8 <_dtoa_r+0x6a0>
 8005864:	4b05      	ldr	r3, [pc, #20]	; (800587c <_dtoa_r+0x624>)
 8005866:	f7fa fecf 	bl	8000608 <__aeabi_dmul>
 800586a:	4680      	mov	r8, r0
 800586c:	4689      	mov	r9, r1
 800586e:	e7bd      	b.n	80057ec <_dtoa_r+0x594>
 8005870:	08007ba0 	.word	0x08007ba0
 8005874:	08007b78 	.word	0x08007b78
 8005878:	3ff00000 	.word	0x3ff00000
 800587c:	40240000 	.word	0x40240000
 8005880:	401c0000 	.word	0x401c0000
 8005884:	40140000 	.word	0x40140000
 8005888:	3fe00000 	.word	0x3fe00000
 800588c:	9d01      	ldr	r5, [sp, #4]
 800588e:	4656      	mov	r6, sl
 8005890:	465f      	mov	r7, fp
 8005892:	4642      	mov	r2, r8
 8005894:	464b      	mov	r3, r9
 8005896:	4630      	mov	r0, r6
 8005898:	4639      	mov	r1, r7
 800589a:	f7fa ffdf 	bl	800085c <__aeabi_ddiv>
 800589e:	f7fb f963 	bl	8000b68 <__aeabi_d2iz>
 80058a2:	4682      	mov	sl, r0
 80058a4:	f7fa fe46 	bl	8000534 <__aeabi_i2d>
 80058a8:	4642      	mov	r2, r8
 80058aa:	464b      	mov	r3, r9
 80058ac:	f7fa feac 	bl	8000608 <__aeabi_dmul>
 80058b0:	4602      	mov	r2, r0
 80058b2:	460b      	mov	r3, r1
 80058b4:	4630      	mov	r0, r6
 80058b6:	4639      	mov	r1, r7
 80058b8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80058bc:	f7fa fcec 	bl	8000298 <__aeabi_dsub>
 80058c0:	f805 6b01 	strb.w	r6, [r5], #1
 80058c4:	9e01      	ldr	r6, [sp, #4]
 80058c6:	9f03      	ldr	r7, [sp, #12]
 80058c8:	1bae      	subs	r6, r5, r6
 80058ca:	42b7      	cmp	r7, r6
 80058cc:	4602      	mov	r2, r0
 80058ce:	460b      	mov	r3, r1
 80058d0:	d135      	bne.n	800593e <_dtoa_r+0x6e6>
 80058d2:	f7fa fce3 	bl	800029c <__adddf3>
 80058d6:	4642      	mov	r2, r8
 80058d8:	464b      	mov	r3, r9
 80058da:	4606      	mov	r6, r0
 80058dc:	460f      	mov	r7, r1
 80058de:	f7fb f923 	bl	8000b28 <__aeabi_dcmpgt>
 80058e2:	b9d0      	cbnz	r0, 800591a <_dtoa_r+0x6c2>
 80058e4:	4642      	mov	r2, r8
 80058e6:	464b      	mov	r3, r9
 80058e8:	4630      	mov	r0, r6
 80058ea:	4639      	mov	r1, r7
 80058ec:	f7fb f8f4 	bl	8000ad8 <__aeabi_dcmpeq>
 80058f0:	b110      	cbz	r0, 80058f8 <_dtoa_r+0x6a0>
 80058f2:	f01a 0f01 	tst.w	sl, #1
 80058f6:	d110      	bne.n	800591a <_dtoa_r+0x6c2>
 80058f8:	4620      	mov	r0, r4
 80058fa:	ee18 1a10 	vmov	r1, s16
 80058fe:	f000 faf3 	bl	8005ee8 <_Bfree>
 8005902:	2300      	movs	r3, #0
 8005904:	9800      	ldr	r0, [sp, #0]
 8005906:	702b      	strb	r3, [r5, #0]
 8005908:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800590a:	3001      	adds	r0, #1
 800590c:	6018      	str	r0, [r3, #0]
 800590e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005910:	2b00      	cmp	r3, #0
 8005912:	f43f acf1 	beq.w	80052f8 <_dtoa_r+0xa0>
 8005916:	601d      	str	r5, [r3, #0]
 8005918:	e4ee      	b.n	80052f8 <_dtoa_r+0xa0>
 800591a:	9f00      	ldr	r7, [sp, #0]
 800591c:	462b      	mov	r3, r5
 800591e:	461d      	mov	r5, r3
 8005920:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005924:	2a39      	cmp	r2, #57	; 0x39
 8005926:	d106      	bne.n	8005936 <_dtoa_r+0x6de>
 8005928:	9a01      	ldr	r2, [sp, #4]
 800592a:	429a      	cmp	r2, r3
 800592c:	d1f7      	bne.n	800591e <_dtoa_r+0x6c6>
 800592e:	9901      	ldr	r1, [sp, #4]
 8005930:	2230      	movs	r2, #48	; 0x30
 8005932:	3701      	adds	r7, #1
 8005934:	700a      	strb	r2, [r1, #0]
 8005936:	781a      	ldrb	r2, [r3, #0]
 8005938:	3201      	adds	r2, #1
 800593a:	701a      	strb	r2, [r3, #0]
 800593c:	e790      	b.n	8005860 <_dtoa_r+0x608>
 800593e:	4ba6      	ldr	r3, [pc, #664]	; (8005bd8 <_dtoa_r+0x980>)
 8005940:	2200      	movs	r2, #0
 8005942:	f7fa fe61 	bl	8000608 <__aeabi_dmul>
 8005946:	2200      	movs	r2, #0
 8005948:	2300      	movs	r3, #0
 800594a:	4606      	mov	r6, r0
 800594c:	460f      	mov	r7, r1
 800594e:	f7fb f8c3 	bl	8000ad8 <__aeabi_dcmpeq>
 8005952:	2800      	cmp	r0, #0
 8005954:	d09d      	beq.n	8005892 <_dtoa_r+0x63a>
 8005956:	e7cf      	b.n	80058f8 <_dtoa_r+0x6a0>
 8005958:	9a08      	ldr	r2, [sp, #32]
 800595a:	2a00      	cmp	r2, #0
 800595c:	f000 80d7 	beq.w	8005b0e <_dtoa_r+0x8b6>
 8005960:	9a06      	ldr	r2, [sp, #24]
 8005962:	2a01      	cmp	r2, #1
 8005964:	f300 80ba 	bgt.w	8005adc <_dtoa_r+0x884>
 8005968:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800596a:	2a00      	cmp	r2, #0
 800596c:	f000 80b2 	beq.w	8005ad4 <_dtoa_r+0x87c>
 8005970:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005974:	9e07      	ldr	r6, [sp, #28]
 8005976:	9d04      	ldr	r5, [sp, #16]
 8005978:	9a04      	ldr	r2, [sp, #16]
 800597a:	441a      	add	r2, r3
 800597c:	9204      	str	r2, [sp, #16]
 800597e:	9a05      	ldr	r2, [sp, #20]
 8005980:	2101      	movs	r1, #1
 8005982:	441a      	add	r2, r3
 8005984:	4620      	mov	r0, r4
 8005986:	9205      	str	r2, [sp, #20]
 8005988:	f000 fb66 	bl	8006058 <__i2b>
 800598c:	4607      	mov	r7, r0
 800598e:	2d00      	cmp	r5, #0
 8005990:	dd0c      	ble.n	80059ac <_dtoa_r+0x754>
 8005992:	9b05      	ldr	r3, [sp, #20]
 8005994:	2b00      	cmp	r3, #0
 8005996:	dd09      	ble.n	80059ac <_dtoa_r+0x754>
 8005998:	42ab      	cmp	r3, r5
 800599a:	9a04      	ldr	r2, [sp, #16]
 800599c:	bfa8      	it	ge
 800599e:	462b      	movge	r3, r5
 80059a0:	1ad2      	subs	r2, r2, r3
 80059a2:	9204      	str	r2, [sp, #16]
 80059a4:	9a05      	ldr	r2, [sp, #20]
 80059a6:	1aed      	subs	r5, r5, r3
 80059a8:	1ad3      	subs	r3, r2, r3
 80059aa:	9305      	str	r3, [sp, #20]
 80059ac:	9b07      	ldr	r3, [sp, #28]
 80059ae:	b31b      	cbz	r3, 80059f8 <_dtoa_r+0x7a0>
 80059b0:	9b08      	ldr	r3, [sp, #32]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	f000 80af 	beq.w	8005b16 <_dtoa_r+0x8be>
 80059b8:	2e00      	cmp	r6, #0
 80059ba:	dd13      	ble.n	80059e4 <_dtoa_r+0x78c>
 80059bc:	4639      	mov	r1, r7
 80059be:	4632      	mov	r2, r6
 80059c0:	4620      	mov	r0, r4
 80059c2:	f000 fc09 	bl	80061d8 <__pow5mult>
 80059c6:	ee18 2a10 	vmov	r2, s16
 80059ca:	4601      	mov	r1, r0
 80059cc:	4607      	mov	r7, r0
 80059ce:	4620      	mov	r0, r4
 80059d0:	f000 fb58 	bl	8006084 <__multiply>
 80059d4:	ee18 1a10 	vmov	r1, s16
 80059d8:	4680      	mov	r8, r0
 80059da:	4620      	mov	r0, r4
 80059dc:	f000 fa84 	bl	8005ee8 <_Bfree>
 80059e0:	ee08 8a10 	vmov	s16, r8
 80059e4:	9b07      	ldr	r3, [sp, #28]
 80059e6:	1b9a      	subs	r2, r3, r6
 80059e8:	d006      	beq.n	80059f8 <_dtoa_r+0x7a0>
 80059ea:	ee18 1a10 	vmov	r1, s16
 80059ee:	4620      	mov	r0, r4
 80059f0:	f000 fbf2 	bl	80061d8 <__pow5mult>
 80059f4:	ee08 0a10 	vmov	s16, r0
 80059f8:	2101      	movs	r1, #1
 80059fa:	4620      	mov	r0, r4
 80059fc:	f000 fb2c 	bl	8006058 <__i2b>
 8005a00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	4606      	mov	r6, r0
 8005a06:	f340 8088 	ble.w	8005b1a <_dtoa_r+0x8c2>
 8005a0a:	461a      	mov	r2, r3
 8005a0c:	4601      	mov	r1, r0
 8005a0e:	4620      	mov	r0, r4
 8005a10:	f000 fbe2 	bl	80061d8 <__pow5mult>
 8005a14:	9b06      	ldr	r3, [sp, #24]
 8005a16:	2b01      	cmp	r3, #1
 8005a18:	4606      	mov	r6, r0
 8005a1a:	f340 8081 	ble.w	8005b20 <_dtoa_r+0x8c8>
 8005a1e:	f04f 0800 	mov.w	r8, #0
 8005a22:	6933      	ldr	r3, [r6, #16]
 8005a24:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005a28:	6918      	ldr	r0, [r3, #16]
 8005a2a:	f000 fac5 	bl	8005fb8 <__hi0bits>
 8005a2e:	f1c0 0020 	rsb	r0, r0, #32
 8005a32:	9b05      	ldr	r3, [sp, #20]
 8005a34:	4418      	add	r0, r3
 8005a36:	f010 001f 	ands.w	r0, r0, #31
 8005a3a:	f000 8092 	beq.w	8005b62 <_dtoa_r+0x90a>
 8005a3e:	f1c0 0320 	rsb	r3, r0, #32
 8005a42:	2b04      	cmp	r3, #4
 8005a44:	f340 808a 	ble.w	8005b5c <_dtoa_r+0x904>
 8005a48:	f1c0 001c 	rsb	r0, r0, #28
 8005a4c:	9b04      	ldr	r3, [sp, #16]
 8005a4e:	4403      	add	r3, r0
 8005a50:	9304      	str	r3, [sp, #16]
 8005a52:	9b05      	ldr	r3, [sp, #20]
 8005a54:	4403      	add	r3, r0
 8005a56:	4405      	add	r5, r0
 8005a58:	9305      	str	r3, [sp, #20]
 8005a5a:	9b04      	ldr	r3, [sp, #16]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	dd07      	ble.n	8005a70 <_dtoa_r+0x818>
 8005a60:	ee18 1a10 	vmov	r1, s16
 8005a64:	461a      	mov	r2, r3
 8005a66:	4620      	mov	r0, r4
 8005a68:	f000 fc10 	bl	800628c <__lshift>
 8005a6c:	ee08 0a10 	vmov	s16, r0
 8005a70:	9b05      	ldr	r3, [sp, #20]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	dd05      	ble.n	8005a82 <_dtoa_r+0x82a>
 8005a76:	4631      	mov	r1, r6
 8005a78:	461a      	mov	r2, r3
 8005a7a:	4620      	mov	r0, r4
 8005a7c:	f000 fc06 	bl	800628c <__lshift>
 8005a80:	4606      	mov	r6, r0
 8005a82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d06e      	beq.n	8005b66 <_dtoa_r+0x90e>
 8005a88:	ee18 0a10 	vmov	r0, s16
 8005a8c:	4631      	mov	r1, r6
 8005a8e:	f000 fc6d 	bl	800636c <__mcmp>
 8005a92:	2800      	cmp	r0, #0
 8005a94:	da67      	bge.n	8005b66 <_dtoa_r+0x90e>
 8005a96:	9b00      	ldr	r3, [sp, #0]
 8005a98:	3b01      	subs	r3, #1
 8005a9a:	ee18 1a10 	vmov	r1, s16
 8005a9e:	9300      	str	r3, [sp, #0]
 8005aa0:	220a      	movs	r2, #10
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	4620      	mov	r0, r4
 8005aa6:	f000 fa41 	bl	8005f2c <__multadd>
 8005aaa:	9b08      	ldr	r3, [sp, #32]
 8005aac:	ee08 0a10 	vmov	s16, r0
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	f000 81b1 	beq.w	8005e18 <_dtoa_r+0xbc0>
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	4639      	mov	r1, r7
 8005aba:	220a      	movs	r2, #10
 8005abc:	4620      	mov	r0, r4
 8005abe:	f000 fa35 	bl	8005f2c <__multadd>
 8005ac2:	9b02      	ldr	r3, [sp, #8]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	4607      	mov	r7, r0
 8005ac8:	f300 808e 	bgt.w	8005be8 <_dtoa_r+0x990>
 8005acc:	9b06      	ldr	r3, [sp, #24]
 8005ace:	2b02      	cmp	r3, #2
 8005ad0:	dc51      	bgt.n	8005b76 <_dtoa_r+0x91e>
 8005ad2:	e089      	b.n	8005be8 <_dtoa_r+0x990>
 8005ad4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005ad6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005ada:	e74b      	b.n	8005974 <_dtoa_r+0x71c>
 8005adc:	9b03      	ldr	r3, [sp, #12]
 8005ade:	1e5e      	subs	r6, r3, #1
 8005ae0:	9b07      	ldr	r3, [sp, #28]
 8005ae2:	42b3      	cmp	r3, r6
 8005ae4:	bfbf      	itttt	lt
 8005ae6:	9b07      	ldrlt	r3, [sp, #28]
 8005ae8:	9607      	strlt	r6, [sp, #28]
 8005aea:	1af2      	sublt	r2, r6, r3
 8005aec:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005aee:	bfb6      	itet	lt
 8005af0:	189b      	addlt	r3, r3, r2
 8005af2:	1b9e      	subge	r6, r3, r6
 8005af4:	930a      	strlt	r3, [sp, #40]	; 0x28
 8005af6:	9b03      	ldr	r3, [sp, #12]
 8005af8:	bfb8      	it	lt
 8005afa:	2600      	movlt	r6, #0
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	bfb7      	itett	lt
 8005b00:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8005b04:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8005b08:	1a9d      	sublt	r5, r3, r2
 8005b0a:	2300      	movlt	r3, #0
 8005b0c:	e734      	b.n	8005978 <_dtoa_r+0x720>
 8005b0e:	9e07      	ldr	r6, [sp, #28]
 8005b10:	9d04      	ldr	r5, [sp, #16]
 8005b12:	9f08      	ldr	r7, [sp, #32]
 8005b14:	e73b      	b.n	800598e <_dtoa_r+0x736>
 8005b16:	9a07      	ldr	r2, [sp, #28]
 8005b18:	e767      	b.n	80059ea <_dtoa_r+0x792>
 8005b1a:	9b06      	ldr	r3, [sp, #24]
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	dc18      	bgt.n	8005b52 <_dtoa_r+0x8fa>
 8005b20:	f1ba 0f00 	cmp.w	sl, #0
 8005b24:	d115      	bne.n	8005b52 <_dtoa_r+0x8fa>
 8005b26:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005b2a:	b993      	cbnz	r3, 8005b52 <_dtoa_r+0x8fa>
 8005b2c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005b30:	0d1b      	lsrs	r3, r3, #20
 8005b32:	051b      	lsls	r3, r3, #20
 8005b34:	b183      	cbz	r3, 8005b58 <_dtoa_r+0x900>
 8005b36:	9b04      	ldr	r3, [sp, #16]
 8005b38:	3301      	adds	r3, #1
 8005b3a:	9304      	str	r3, [sp, #16]
 8005b3c:	9b05      	ldr	r3, [sp, #20]
 8005b3e:	3301      	adds	r3, #1
 8005b40:	9305      	str	r3, [sp, #20]
 8005b42:	f04f 0801 	mov.w	r8, #1
 8005b46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	f47f af6a 	bne.w	8005a22 <_dtoa_r+0x7ca>
 8005b4e:	2001      	movs	r0, #1
 8005b50:	e76f      	b.n	8005a32 <_dtoa_r+0x7da>
 8005b52:	f04f 0800 	mov.w	r8, #0
 8005b56:	e7f6      	b.n	8005b46 <_dtoa_r+0x8ee>
 8005b58:	4698      	mov	r8, r3
 8005b5a:	e7f4      	b.n	8005b46 <_dtoa_r+0x8ee>
 8005b5c:	f43f af7d 	beq.w	8005a5a <_dtoa_r+0x802>
 8005b60:	4618      	mov	r0, r3
 8005b62:	301c      	adds	r0, #28
 8005b64:	e772      	b.n	8005a4c <_dtoa_r+0x7f4>
 8005b66:	9b03      	ldr	r3, [sp, #12]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	dc37      	bgt.n	8005bdc <_dtoa_r+0x984>
 8005b6c:	9b06      	ldr	r3, [sp, #24]
 8005b6e:	2b02      	cmp	r3, #2
 8005b70:	dd34      	ble.n	8005bdc <_dtoa_r+0x984>
 8005b72:	9b03      	ldr	r3, [sp, #12]
 8005b74:	9302      	str	r3, [sp, #8]
 8005b76:	9b02      	ldr	r3, [sp, #8]
 8005b78:	b96b      	cbnz	r3, 8005b96 <_dtoa_r+0x93e>
 8005b7a:	4631      	mov	r1, r6
 8005b7c:	2205      	movs	r2, #5
 8005b7e:	4620      	mov	r0, r4
 8005b80:	f000 f9d4 	bl	8005f2c <__multadd>
 8005b84:	4601      	mov	r1, r0
 8005b86:	4606      	mov	r6, r0
 8005b88:	ee18 0a10 	vmov	r0, s16
 8005b8c:	f000 fbee 	bl	800636c <__mcmp>
 8005b90:	2800      	cmp	r0, #0
 8005b92:	f73f adbb 	bgt.w	800570c <_dtoa_r+0x4b4>
 8005b96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b98:	9d01      	ldr	r5, [sp, #4]
 8005b9a:	43db      	mvns	r3, r3
 8005b9c:	9300      	str	r3, [sp, #0]
 8005b9e:	f04f 0800 	mov.w	r8, #0
 8005ba2:	4631      	mov	r1, r6
 8005ba4:	4620      	mov	r0, r4
 8005ba6:	f000 f99f 	bl	8005ee8 <_Bfree>
 8005baa:	2f00      	cmp	r7, #0
 8005bac:	f43f aea4 	beq.w	80058f8 <_dtoa_r+0x6a0>
 8005bb0:	f1b8 0f00 	cmp.w	r8, #0
 8005bb4:	d005      	beq.n	8005bc2 <_dtoa_r+0x96a>
 8005bb6:	45b8      	cmp	r8, r7
 8005bb8:	d003      	beq.n	8005bc2 <_dtoa_r+0x96a>
 8005bba:	4641      	mov	r1, r8
 8005bbc:	4620      	mov	r0, r4
 8005bbe:	f000 f993 	bl	8005ee8 <_Bfree>
 8005bc2:	4639      	mov	r1, r7
 8005bc4:	4620      	mov	r0, r4
 8005bc6:	f000 f98f 	bl	8005ee8 <_Bfree>
 8005bca:	e695      	b.n	80058f8 <_dtoa_r+0x6a0>
 8005bcc:	2600      	movs	r6, #0
 8005bce:	4637      	mov	r7, r6
 8005bd0:	e7e1      	b.n	8005b96 <_dtoa_r+0x93e>
 8005bd2:	9700      	str	r7, [sp, #0]
 8005bd4:	4637      	mov	r7, r6
 8005bd6:	e599      	b.n	800570c <_dtoa_r+0x4b4>
 8005bd8:	40240000 	.word	0x40240000
 8005bdc:	9b08      	ldr	r3, [sp, #32]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	f000 80ca 	beq.w	8005d78 <_dtoa_r+0xb20>
 8005be4:	9b03      	ldr	r3, [sp, #12]
 8005be6:	9302      	str	r3, [sp, #8]
 8005be8:	2d00      	cmp	r5, #0
 8005bea:	dd05      	ble.n	8005bf8 <_dtoa_r+0x9a0>
 8005bec:	4639      	mov	r1, r7
 8005bee:	462a      	mov	r2, r5
 8005bf0:	4620      	mov	r0, r4
 8005bf2:	f000 fb4b 	bl	800628c <__lshift>
 8005bf6:	4607      	mov	r7, r0
 8005bf8:	f1b8 0f00 	cmp.w	r8, #0
 8005bfc:	d05b      	beq.n	8005cb6 <_dtoa_r+0xa5e>
 8005bfe:	6879      	ldr	r1, [r7, #4]
 8005c00:	4620      	mov	r0, r4
 8005c02:	f000 f931 	bl	8005e68 <_Balloc>
 8005c06:	4605      	mov	r5, r0
 8005c08:	b928      	cbnz	r0, 8005c16 <_dtoa_r+0x9be>
 8005c0a:	4b87      	ldr	r3, [pc, #540]	; (8005e28 <_dtoa_r+0xbd0>)
 8005c0c:	4602      	mov	r2, r0
 8005c0e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005c12:	f7ff bb3b 	b.w	800528c <_dtoa_r+0x34>
 8005c16:	693a      	ldr	r2, [r7, #16]
 8005c18:	3202      	adds	r2, #2
 8005c1a:	0092      	lsls	r2, r2, #2
 8005c1c:	f107 010c 	add.w	r1, r7, #12
 8005c20:	300c      	adds	r0, #12
 8005c22:	f000 f913 	bl	8005e4c <memcpy>
 8005c26:	2201      	movs	r2, #1
 8005c28:	4629      	mov	r1, r5
 8005c2a:	4620      	mov	r0, r4
 8005c2c:	f000 fb2e 	bl	800628c <__lshift>
 8005c30:	9b01      	ldr	r3, [sp, #4]
 8005c32:	f103 0901 	add.w	r9, r3, #1
 8005c36:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8005c3a:	4413      	add	r3, r2
 8005c3c:	9305      	str	r3, [sp, #20]
 8005c3e:	f00a 0301 	and.w	r3, sl, #1
 8005c42:	46b8      	mov	r8, r7
 8005c44:	9304      	str	r3, [sp, #16]
 8005c46:	4607      	mov	r7, r0
 8005c48:	4631      	mov	r1, r6
 8005c4a:	ee18 0a10 	vmov	r0, s16
 8005c4e:	f7ff fa75 	bl	800513c <quorem>
 8005c52:	4641      	mov	r1, r8
 8005c54:	9002      	str	r0, [sp, #8]
 8005c56:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005c5a:	ee18 0a10 	vmov	r0, s16
 8005c5e:	f000 fb85 	bl	800636c <__mcmp>
 8005c62:	463a      	mov	r2, r7
 8005c64:	9003      	str	r0, [sp, #12]
 8005c66:	4631      	mov	r1, r6
 8005c68:	4620      	mov	r0, r4
 8005c6a:	f000 fb9b 	bl	80063a4 <__mdiff>
 8005c6e:	68c2      	ldr	r2, [r0, #12]
 8005c70:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8005c74:	4605      	mov	r5, r0
 8005c76:	bb02      	cbnz	r2, 8005cba <_dtoa_r+0xa62>
 8005c78:	4601      	mov	r1, r0
 8005c7a:	ee18 0a10 	vmov	r0, s16
 8005c7e:	f000 fb75 	bl	800636c <__mcmp>
 8005c82:	4602      	mov	r2, r0
 8005c84:	4629      	mov	r1, r5
 8005c86:	4620      	mov	r0, r4
 8005c88:	9207      	str	r2, [sp, #28]
 8005c8a:	f000 f92d 	bl	8005ee8 <_Bfree>
 8005c8e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8005c92:	ea43 0102 	orr.w	r1, r3, r2
 8005c96:	9b04      	ldr	r3, [sp, #16]
 8005c98:	430b      	orrs	r3, r1
 8005c9a:	464d      	mov	r5, r9
 8005c9c:	d10f      	bne.n	8005cbe <_dtoa_r+0xa66>
 8005c9e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005ca2:	d02a      	beq.n	8005cfa <_dtoa_r+0xaa2>
 8005ca4:	9b03      	ldr	r3, [sp, #12]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	dd02      	ble.n	8005cb0 <_dtoa_r+0xa58>
 8005caa:	9b02      	ldr	r3, [sp, #8]
 8005cac:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8005cb0:	f88b a000 	strb.w	sl, [fp]
 8005cb4:	e775      	b.n	8005ba2 <_dtoa_r+0x94a>
 8005cb6:	4638      	mov	r0, r7
 8005cb8:	e7ba      	b.n	8005c30 <_dtoa_r+0x9d8>
 8005cba:	2201      	movs	r2, #1
 8005cbc:	e7e2      	b.n	8005c84 <_dtoa_r+0xa2c>
 8005cbe:	9b03      	ldr	r3, [sp, #12]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	db04      	blt.n	8005cce <_dtoa_r+0xa76>
 8005cc4:	9906      	ldr	r1, [sp, #24]
 8005cc6:	430b      	orrs	r3, r1
 8005cc8:	9904      	ldr	r1, [sp, #16]
 8005cca:	430b      	orrs	r3, r1
 8005ccc:	d122      	bne.n	8005d14 <_dtoa_r+0xabc>
 8005cce:	2a00      	cmp	r2, #0
 8005cd0:	ddee      	ble.n	8005cb0 <_dtoa_r+0xa58>
 8005cd2:	ee18 1a10 	vmov	r1, s16
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	4620      	mov	r0, r4
 8005cda:	f000 fad7 	bl	800628c <__lshift>
 8005cde:	4631      	mov	r1, r6
 8005ce0:	ee08 0a10 	vmov	s16, r0
 8005ce4:	f000 fb42 	bl	800636c <__mcmp>
 8005ce8:	2800      	cmp	r0, #0
 8005cea:	dc03      	bgt.n	8005cf4 <_dtoa_r+0xa9c>
 8005cec:	d1e0      	bne.n	8005cb0 <_dtoa_r+0xa58>
 8005cee:	f01a 0f01 	tst.w	sl, #1
 8005cf2:	d0dd      	beq.n	8005cb0 <_dtoa_r+0xa58>
 8005cf4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005cf8:	d1d7      	bne.n	8005caa <_dtoa_r+0xa52>
 8005cfa:	2339      	movs	r3, #57	; 0x39
 8005cfc:	f88b 3000 	strb.w	r3, [fp]
 8005d00:	462b      	mov	r3, r5
 8005d02:	461d      	mov	r5, r3
 8005d04:	3b01      	subs	r3, #1
 8005d06:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005d0a:	2a39      	cmp	r2, #57	; 0x39
 8005d0c:	d071      	beq.n	8005df2 <_dtoa_r+0xb9a>
 8005d0e:	3201      	adds	r2, #1
 8005d10:	701a      	strb	r2, [r3, #0]
 8005d12:	e746      	b.n	8005ba2 <_dtoa_r+0x94a>
 8005d14:	2a00      	cmp	r2, #0
 8005d16:	dd07      	ble.n	8005d28 <_dtoa_r+0xad0>
 8005d18:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005d1c:	d0ed      	beq.n	8005cfa <_dtoa_r+0xaa2>
 8005d1e:	f10a 0301 	add.w	r3, sl, #1
 8005d22:	f88b 3000 	strb.w	r3, [fp]
 8005d26:	e73c      	b.n	8005ba2 <_dtoa_r+0x94a>
 8005d28:	9b05      	ldr	r3, [sp, #20]
 8005d2a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8005d2e:	4599      	cmp	r9, r3
 8005d30:	d047      	beq.n	8005dc2 <_dtoa_r+0xb6a>
 8005d32:	ee18 1a10 	vmov	r1, s16
 8005d36:	2300      	movs	r3, #0
 8005d38:	220a      	movs	r2, #10
 8005d3a:	4620      	mov	r0, r4
 8005d3c:	f000 f8f6 	bl	8005f2c <__multadd>
 8005d40:	45b8      	cmp	r8, r7
 8005d42:	ee08 0a10 	vmov	s16, r0
 8005d46:	f04f 0300 	mov.w	r3, #0
 8005d4a:	f04f 020a 	mov.w	r2, #10
 8005d4e:	4641      	mov	r1, r8
 8005d50:	4620      	mov	r0, r4
 8005d52:	d106      	bne.n	8005d62 <_dtoa_r+0xb0a>
 8005d54:	f000 f8ea 	bl	8005f2c <__multadd>
 8005d58:	4680      	mov	r8, r0
 8005d5a:	4607      	mov	r7, r0
 8005d5c:	f109 0901 	add.w	r9, r9, #1
 8005d60:	e772      	b.n	8005c48 <_dtoa_r+0x9f0>
 8005d62:	f000 f8e3 	bl	8005f2c <__multadd>
 8005d66:	4639      	mov	r1, r7
 8005d68:	4680      	mov	r8, r0
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	220a      	movs	r2, #10
 8005d6e:	4620      	mov	r0, r4
 8005d70:	f000 f8dc 	bl	8005f2c <__multadd>
 8005d74:	4607      	mov	r7, r0
 8005d76:	e7f1      	b.n	8005d5c <_dtoa_r+0xb04>
 8005d78:	9b03      	ldr	r3, [sp, #12]
 8005d7a:	9302      	str	r3, [sp, #8]
 8005d7c:	9d01      	ldr	r5, [sp, #4]
 8005d7e:	ee18 0a10 	vmov	r0, s16
 8005d82:	4631      	mov	r1, r6
 8005d84:	f7ff f9da 	bl	800513c <quorem>
 8005d88:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005d8c:	9b01      	ldr	r3, [sp, #4]
 8005d8e:	f805 ab01 	strb.w	sl, [r5], #1
 8005d92:	1aea      	subs	r2, r5, r3
 8005d94:	9b02      	ldr	r3, [sp, #8]
 8005d96:	4293      	cmp	r3, r2
 8005d98:	dd09      	ble.n	8005dae <_dtoa_r+0xb56>
 8005d9a:	ee18 1a10 	vmov	r1, s16
 8005d9e:	2300      	movs	r3, #0
 8005da0:	220a      	movs	r2, #10
 8005da2:	4620      	mov	r0, r4
 8005da4:	f000 f8c2 	bl	8005f2c <__multadd>
 8005da8:	ee08 0a10 	vmov	s16, r0
 8005dac:	e7e7      	b.n	8005d7e <_dtoa_r+0xb26>
 8005dae:	9b02      	ldr	r3, [sp, #8]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	bfc8      	it	gt
 8005db4:	461d      	movgt	r5, r3
 8005db6:	9b01      	ldr	r3, [sp, #4]
 8005db8:	bfd8      	it	le
 8005dba:	2501      	movle	r5, #1
 8005dbc:	441d      	add	r5, r3
 8005dbe:	f04f 0800 	mov.w	r8, #0
 8005dc2:	ee18 1a10 	vmov	r1, s16
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	4620      	mov	r0, r4
 8005dca:	f000 fa5f 	bl	800628c <__lshift>
 8005dce:	4631      	mov	r1, r6
 8005dd0:	ee08 0a10 	vmov	s16, r0
 8005dd4:	f000 faca 	bl	800636c <__mcmp>
 8005dd8:	2800      	cmp	r0, #0
 8005dda:	dc91      	bgt.n	8005d00 <_dtoa_r+0xaa8>
 8005ddc:	d102      	bne.n	8005de4 <_dtoa_r+0xb8c>
 8005dde:	f01a 0f01 	tst.w	sl, #1
 8005de2:	d18d      	bne.n	8005d00 <_dtoa_r+0xaa8>
 8005de4:	462b      	mov	r3, r5
 8005de6:	461d      	mov	r5, r3
 8005de8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005dec:	2a30      	cmp	r2, #48	; 0x30
 8005dee:	d0fa      	beq.n	8005de6 <_dtoa_r+0xb8e>
 8005df0:	e6d7      	b.n	8005ba2 <_dtoa_r+0x94a>
 8005df2:	9a01      	ldr	r2, [sp, #4]
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d184      	bne.n	8005d02 <_dtoa_r+0xaaa>
 8005df8:	9b00      	ldr	r3, [sp, #0]
 8005dfa:	3301      	adds	r3, #1
 8005dfc:	9300      	str	r3, [sp, #0]
 8005dfe:	2331      	movs	r3, #49	; 0x31
 8005e00:	7013      	strb	r3, [r2, #0]
 8005e02:	e6ce      	b.n	8005ba2 <_dtoa_r+0x94a>
 8005e04:	4b09      	ldr	r3, [pc, #36]	; (8005e2c <_dtoa_r+0xbd4>)
 8005e06:	f7ff ba95 	b.w	8005334 <_dtoa_r+0xdc>
 8005e0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	f47f aa6e 	bne.w	80052ee <_dtoa_r+0x96>
 8005e12:	4b07      	ldr	r3, [pc, #28]	; (8005e30 <_dtoa_r+0xbd8>)
 8005e14:	f7ff ba8e 	b.w	8005334 <_dtoa_r+0xdc>
 8005e18:	9b02      	ldr	r3, [sp, #8]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	dcae      	bgt.n	8005d7c <_dtoa_r+0xb24>
 8005e1e:	9b06      	ldr	r3, [sp, #24]
 8005e20:	2b02      	cmp	r3, #2
 8005e22:	f73f aea8 	bgt.w	8005b76 <_dtoa_r+0x91e>
 8005e26:	e7a9      	b.n	8005d7c <_dtoa_r+0xb24>
 8005e28:	08007b0b 	.word	0x08007b0b
 8005e2c:	08007a68 	.word	0x08007a68
 8005e30:	08007a8c 	.word	0x08007a8c

08005e34 <_localeconv_r>:
 8005e34:	4800      	ldr	r0, [pc, #0]	; (8005e38 <_localeconv_r+0x4>)
 8005e36:	4770      	bx	lr
 8005e38:	20000190 	.word	0x20000190

08005e3c <malloc>:
 8005e3c:	4b02      	ldr	r3, [pc, #8]	; (8005e48 <malloc+0xc>)
 8005e3e:	4601      	mov	r1, r0
 8005e40:	6818      	ldr	r0, [r3, #0]
 8005e42:	f000 bc17 	b.w	8006674 <_malloc_r>
 8005e46:	bf00      	nop
 8005e48:	2000003c 	.word	0x2000003c

08005e4c <memcpy>:
 8005e4c:	440a      	add	r2, r1
 8005e4e:	4291      	cmp	r1, r2
 8005e50:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005e54:	d100      	bne.n	8005e58 <memcpy+0xc>
 8005e56:	4770      	bx	lr
 8005e58:	b510      	push	{r4, lr}
 8005e5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e62:	4291      	cmp	r1, r2
 8005e64:	d1f9      	bne.n	8005e5a <memcpy+0xe>
 8005e66:	bd10      	pop	{r4, pc}

08005e68 <_Balloc>:
 8005e68:	b570      	push	{r4, r5, r6, lr}
 8005e6a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005e6c:	4604      	mov	r4, r0
 8005e6e:	460d      	mov	r5, r1
 8005e70:	b976      	cbnz	r6, 8005e90 <_Balloc+0x28>
 8005e72:	2010      	movs	r0, #16
 8005e74:	f7ff ffe2 	bl	8005e3c <malloc>
 8005e78:	4602      	mov	r2, r0
 8005e7a:	6260      	str	r0, [r4, #36]	; 0x24
 8005e7c:	b920      	cbnz	r0, 8005e88 <_Balloc+0x20>
 8005e7e:	4b18      	ldr	r3, [pc, #96]	; (8005ee0 <_Balloc+0x78>)
 8005e80:	4818      	ldr	r0, [pc, #96]	; (8005ee4 <_Balloc+0x7c>)
 8005e82:	2166      	movs	r1, #102	; 0x66
 8005e84:	f000 fdd6 	bl	8006a34 <__assert_func>
 8005e88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005e8c:	6006      	str	r6, [r0, #0]
 8005e8e:	60c6      	str	r6, [r0, #12]
 8005e90:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005e92:	68f3      	ldr	r3, [r6, #12]
 8005e94:	b183      	cbz	r3, 8005eb8 <_Balloc+0x50>
 8005e96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e98:	68db      	ldr	r3, [r3, #12]
 8005e9a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005e9e:	b9b8      	cbnz	r0, 8005ed0 <_Balloc+0x68>
 8005ea0:	2101      	movs	r1, #1
 8005ea2:	fa01 f605 	lsl.w	r6, r1, r5
 8005ea6:	1d72      	adds	r2, r6, #5
 8005ea8:	0092      	lsls	r2, r2, #2
 8005eaa:	4620      	mov	r0, r4
 8005eac:	f000 fb60 	bl	8006570 <_calloc_r>
 8005eb0:	b160      	cbz	r0, 8005ecc <_Balloc+0x64>
 8005eb2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005eb6:	e00e      	b.n	8005ed6 <_Balloc+0x6e>
 8005eb8:	2221      	movs	r2, #33	; 0x21
 8005eba:	2104      	movs	r1, #4
 8005ebc:	4620      	mov	r0, r4
 8005ebe:	f000 fb57 	bl	8006570 <_calloc_r>
 8005ec2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ec4:	60f0      	str	r0, [r6, #12]
 8005ec6:	68db      	ldr	r3, [r3, #12]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d1e4      	bne.n	8005e96 <_Balloc+0x2e>
 8005ecc:	2000      	movs	r0, #0
 8005ece:	bd70      	pop	{r4, r5, r6, pc}
 8005ed0:	6802      	ldr	r2, [r0, #0]
 8005ed2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005edc:	e7f7      	b.n	8005ece <_Balloc+0x66>
 8005ede:	bf00      	nop
 8005ee0:	08007a99 	.word	0x08007a99
 8005ee4:	08007b1c 	.word	0x08007b1c

08005ee8 <_Bfree>:
 8005ee8:	b570      	push	{r4, r5, r6, lr}
 8005eea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005eec:	4605      	mov	r5, r0
 8005eee:	460c      	mov	r4, r1
 8005ef0:	b976      	cbnz	r6, 8005f10 <_Bfree+0x28>
 8005ef2:	2010      	movs	r0, #16
 8005ef4:	f7ff ffa2 	bl	8005e3c <malloc>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	6268      	str	r0, [r5, #36]	; 0x24
 8005efc:	b920      	cbnz	r0, 8005f08 <_Bfree+0x20>
 8005efe:	4b09      	ldr	r3, [pc, #36]	; (8005f24 <_Bfree+0x3c>)
 8005f00:	4809      	ldr	r0, [pc, #36]	; (8005f28 <_Bfree+0x40>)
 8005f02:	218a      	movs	r1, #138	; 0x8a
 8005f04:	f000 fd96 	bl	8006a34 <__assert_func>
 8005f08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f0c:	6006      	str	r6, [r0, #0]
 8005f0e:	60c6      	str	r6, [r0, #12]
 8005f10:	b13c      	cbz	r4, 8005f22 <_Bfree+0x3a>
 8005f12:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005f14:	6862      	ldr	r2, [r4, #4]
 8005f16:	68db      	ldr	r3, [r3, #12]
 8005f18:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f1c:	6021      	str	r1, [r4, #0]
 8005f1e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005f22:	bd70      	pop	{r4, r5, r6, pc}
 8005f24:	08007a99 	.word	0x08007a99
 8005f28:	08007b1c 	.word	0x08007b1c

08005f2c <__multadd>:
 8005f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f30:	690d      	ldr	r5, [r1, #16]
 8005f32:	4607      	mov	r7, r0
 8005f34:	460c      	mov	r4, r1
 8005f36:	461e      	mov	r6, r3
 8005f38:	f101 0c14 	add.w	ip, r1, #20
 8005f3c:	2000      	movs	r0, #0
 8005f3e:	f8dc 3000 	ldr.w	r3, [ip]
 8005f42:	b299      	uxth	r1, r3
 8005f44:	fb02 6101 	mla	r1, r2, r1, r6
 8005f48:	0c1e      	lsrs	r6, r3, #16
 8005f4a:	0c0b      	lsrs	r3, r1, #16
 8005f4c:	fb02 3306 	mla	r3, r2, r6, r3
 8005f50:	b289      	uxth	r1, r1
 8005f52:	3001      	adds	r0, #1
 8005f54:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005f58:	4285      	cmp	r5, r0
 8005f5a:	f84c 1b04 	str.w	r1, [ip], #4
 8005f5e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005f62:	dcec      	bgt.n	8005f3e <__multadd+0x12>
 8005f64:	b30e      	cbz	r6, 8005faa <__multadd+0x7e>
 8005f66:	68a3      	ldr	r3, [r4, #8]
 8005f68:	42ab      	cmp	r3, r5
 8005f6a:	dc19      	bgt.n	8005fa0 <__multadd+0x74>
 8005f6c:	6861      	ldr	r1, [r4, #4]
 8005f6e:	4638      	mov	r0, r7
 8005f70:	3101      	adds	r1, #1
 8005f72:	f7ff ff79 	bl	8005e68 <_Balloc>
 8005f76:	4680      	mov	r8, r0
 8005f78:	b928      	cbnz	r0, 8005f86 <__multadd+0x5a>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	4b0c      	ldr	r3, [pc, #48]	; (8005fb0 <__multadd+0x84>)
 8005f7e:	480d      	ldr	r0, [pc, #52]	; (8005fb4 <__multadd+0x88>)
 8005f80:	21b5      	movs	r1, #181	; 0xb5
 8005f82:	f000 fd57 	bl	8006a34 <__assert_func>
 8005f86:	6922      	ldr	r2, [r4, #16]
 8005f88:	3202      	adds	r2, #2
 8005f8a:	f104 010c 	add.w	r1, r4, #12
 8005f8e:	0092      	lsls	r2, r2, #2
 8005f90:	300c      	adds	r0, #12
 8005f92:	f7ff ff5b 	bl	8005e4c <memcpy>
 8005f96:	4621      	mov	r1, r4
 8005f98:	4638      	mov	r0, r7
 8005f9a:	f7ff ffa5 	bl	8005ee8 <_Bfree>
 8005f9e:	4644      	mov	r4, r8
 8005fa0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005fa4:	3501      	adds	r5, #1
 8005fa6:	615e      	str	r6, [r3, #20]
 8005fa8:	6125      	str	r5, [r4, #16]
 8005faa:	4620      	mov	r0, r4
 8005fac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fb0:	08007b0b 	.word	0x08007b0b
 8005fb4:	08007b1c 	.word	0x08007b1c

08005fb8 <__hi0bits>:
 8005fb8:	0c03      	lsrs	r3, r0, #16
 8005fba:	041b      	lsls	r3, r3, #16
 8005fbc:	b9d3      	cbnz	r3, 8005ff4 <__hi0bits+0x3c>
 8005fbe:	0400      	lsls	r0, r0, #16
 8005fc0:	2310      	movs	r3, #16
 8005fc2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005fc6:	bf04      	itt	eq
 8005fc8:	0200      	lsleq	r0, r0, #8
 8005fca:	3308      	addeq	r3, #8
 8005fcc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005fd0:	bf04      	itt	eq
 8005fd2:	0100      	lsleq	r0, r0, #4
 8005fd4:	3304      	addeq	r3, #4
 8005fd6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005fda:	bf04      	itt	eq
 8005fdc:	0080      	lsleq	r0, r0, #2
 8005fde:	3302      	addeq	r3, #2
 8005fe0:	2800      	cmp	r0, #0
 8005fe2:	db05      	blt.n	8005ff0 <__hi0bits+0x38>
 8005fe4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005fe8:	f103 0301 	add.w	r3, r3, #1
 8005fec:	bf08      	it	eq
 8005fee:	2320      	moveq	r3, #32
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	4770      	bx	lr
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	e7e4      	b.n	8005fc2 <__hi0bits+0xa>

08005ff8 <__lo0bits>:
 8005ff8:	6803      	ldr	r3, [r0, #0]
 8005ffa:	f013 0207 	ands.w	r2, r3, #7
 8005ffe:	4601      	mov	r1, r0
 8006000:	d00b      	beq.n	800601a <__lo0bits+0x22>
 8006002:	07da      	lsls	r2, r3, #31
 8006004:	d423      	bmi.n	800604e <__lo0bits+0x56>
 8006006:	0798      	lsls	r0, r3, #30
 8006008:	bf49      	itett	mi
 800600a:	085b      	lsrmi	r3, r3, #1
 800600c:	089b      	lsrpl	r3, r3, #2
 800600e:	2001      	movmi	r0, #1
 8006010:	600b      	strmi	r3, [r1, #0]
 8006012:	bf5c      	itt	pl
 8006014:	600b      	strpl	r3, [r1, #0]
 8006016:	2002      	movpl	r0, #2
 8006018:	4770      	bx	lr
 800601a:	b298      	uxth	r0, r3
 800601c:	b9a8      	cbnz	r0, 800604a <__lo0bits+0x52>
 800601e:	0c1b      	lsrs	r3, r3, #16
 8006020:	2010      	movs	r0, #16
 8006022:	b2da      	uxtb	r2, r3
 8006024:	b90a      	cbnz	r2, 800602a <__lo0bits+0x32>
 8006026:	3008      	adds	r0, #8
 8006028:	0a1b      	lsrs	r3, r3, #8
 800602a:	071a      	lsls	r2, r3, #28
 800602c:	bf04      	itt	eq
 800602e:	091b      	lsreq	r3, r3, #4
 8006030:	3004      	addeq	r0, #4
 8006032:	079a      	lsls	r2, r3, #30
 8006034:	bf04      	itt	eq
 8006036:	089b      	lsreq	r3, r3, #2
 8006038:	3002      	addeq	r0, #2
 800603a:	07da      	lsls	r2, r3, #31
 800603c:	d403      	bmi.n	8006046 <__lo0bits+0x4e>
 800603e:	085b      	lsrs	r3, r3, #1
 8006040:	f100 0001 	add.w	r0, r0, #1
 8006044:	d005      	beq.n	8006052 <__lo0bits+0x5a>
 8006046:	600b      	str	r3, [r1, #0]
 8006048:	4770      	bx	lr
 800604a:	4610      	mov	r0, r2
 800604c:	e7e9      	b.n	8006022 <__lo0bits+0x2a>
 800604e:	2000      	movs	r0, #0
 8006050:	4770      	bx	lr
 8006052:	2020      	movs	r0, #32
 8006054:	4770      	bx	lr
	...

08006058 <__i2b>:
 8006058:	b510      	push	{r4, lr}
 800605a:	460c      	mov	r4, r1
 800605c:	2101      	movs	r1, #1
 800605e:	f7ff ff03 	bl	8005e68 <_Balloc>
 8006062:	4602      	mov	r2, r0
 8006064:	b928      	cbnz	r0, 8006072 <__i2b+0x1a>
 8006066:	4b05      	ldr	r3, [pc, #20]	; (800607c <__i2b+0x24>)
 8006068:	4805      	ldr	r0, [pc, #20]	; (8006080 <__i2b+0x28>)
 800606a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800606e:	f000 fce1 	bl	8006a34 <__assert_func>
 8006072:	2301      	movs	r3, #1
 8006074:	6144      	str	r4, [r0, #20]
 8006076:	6103      	str	r3, [r0, #16]
 8006078:	bd10      	pop	{r4, pc}
 800607a:	bf00      	nop
 800607c:	08007b0b 	.word	0x08007b0b
 8006080:	08007b1c 	.word	0x08007b1c

08006084 <__multiply>:
 8006084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006088:	4691      	mov	r9, r2
 800608a:	690a      	ldr	r2, [r1, #16]
 800608c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006090:	429a      	cmp	r2, r3
 8006092:	bfb8      	it	lt
 8006094:	460b      	movlt	r3, r1
 8006096:	460c      	mov	r4, r1
 8006098:	bfbc      	itt	lt
 800609a:	464c      	movlt	r4, r9
 800609c:	4699      	movlt	r9, r3
 800609e:	6927      	ldr	r7, [r4, #16]
 80060a0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80060a4:	68a3      	ldr	r3, [r4, #8]
 80060a6:	6861      	ldr	r1, [r4, #4]
 80060a8:	eb07 060a 	add.w	r6, r7, sl
 80060ac:	42b3      	cmp	r3, r6
 80060ae:	b085      	sub	sp, #20
 80060b0:	bfb8      	it	lt
 80060b2:	3101      	addlt	r1, #1
 80060b4:	f7ff fed8 	bl	8005e68 <_Balloc>
 80060b8:	b930      	cbnz	r0, 80060c8 <__multiply+0x44>
 80060ba:	4602      	mov	r2, r0
 80060bc:	4b44      	ldr	r3, [pc, #272]	; (80061d0 <__multiply+0x14c>)
 80060be:	4845      	ldr	r0, [pc, #276]	; (80061d4 <__multiply+0x150>)
 80060c0:	f240 115d 	movw	r1, #349	; 0x15d
 80060c4:	f000 fcb6 	bl	8006a34 <__assert_func>
 80060c8:	f100 0514 	add.w	r5, r0, #20
 80060cc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80060d0:	462b      	mov	r3, r5
 80060d2:	2200      	movs	r2, #0
 80060d4:	4543      	cmp	r3, r8
 80060d6:	d321      	bcc.n	800611c <__multiply+0x98>
 80060d8:	f104 0314 	add.w	r3, r4, #20
 80060dc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80060e0:	f109 0314 	add.w	r3, r9, #20
 80060e4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80060e8:	9202      	str	r2, [sp, #8]
 80060ea:	1b3a      	subs	r2, r7, r4
 80060ec:	3a15      	subs	r2, #21
 80060ee:	f022 0203 	bic.w	r2, r2, #3
 80060f2:	3204      	adds	r2, #4
 80060f4:	f104 0115 	add.w	r1, r4, #21
 80060f8:	428f      	cmp	r7, r1
 80060fa:	bf38      	it	cc
 80060fc:	2204      	movcc	r2, #4
 80060fe:	9201      	str	r2, [sp, #4]
 8006100:	9a02      	ldr	r2, [sp, #8]
 8006102:	9303      	str	r3, [sp, #12]
 8006104:	429a      	cmp	r2, r3
 8006106:	d80c      	bhi.n	8006122 <__multiply+0x9e>
 8006108:	2e00      	cmp	r6, #0
 800610a:	dd03      	ble.n	8006114 <__multiply+0x90>
 800610c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006110:	2b00      	cmp	r3, #0
 8006112:	d05a      	beq.n	80061ca <__multiply+0x146>
 8006114:	6106      	str	r6, [r0, #16]
 8006116:	b005      	add	sp, #20
 8006118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800611c:	f843 2b04 	str.w	r2, [r3], #4
 8006120:	e7d8      	b.n	80060d4 <__multiply+0x50>
 8006122:	f8b3 a000 	ldrh.w	sl, [r3]
 8006126:	f1ba 0f00 	cmp.w	sl, #0
 800612a:	d024      	beq.n	8006176 <__multiply+0xf2>
 800612c:	f104 0e14 	add.w	lr, r4, #20
 8006130:	46a9      	mov	r9, r5
 8006132:	f04f 0c00 	mov.w	ip, #0
 8006136:	f85e 2b04 	ldr.w	r2, [lr], #4
 800613a:	f8d9 1000 	ldr.w	r1, [r9]
 800613e:	fa1f fb82 	uxth.w	fp, r2
 8006142:	b289      	uxth	r1, r1
 8006144:	fb0a 110b 	mla	r1, sl, fp, r1
 8006148:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800614c:	f8d9 2000 	ldr.w	r2, [r9]
 8006150:	4461      	add	r1, ip
 8006152:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006156:	fb0a c20b 	mla	r2, sl, fp, ip
 800615a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800615e:	b289      	uxth	r1, r1
 8006160:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006164:	4577      	cmp	r7, lr
 8006166:	f849 1b04 	str.w	r1, [r9], #4
 800616a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800616e:	d8e2      	bhi.n	8006136 <__multiply+0xb2>
 8006170:	9a01      	ldr	r2, [sp, #4]
 8006172:	f845 c002 	str.w	ip, [r5, r2]
 8006176:	9a03      	ldr	r2, [sp, #12]
 8006178:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800617c:	3304      	adds	r3, #4
 800617e:	f1b9 0f00 	cmp.w	r9, #0
 8006182:	d020      	beq.n	80061c6 <__multiply+0x142>
 8006184:	6829      	ldr	r1, [r5, #0]
 8006186:	f104 0c14 	add.w	ip, r4, #20
 800618a:	46ae      	mov	lr, r5
 800618c:	f04f 0a00 	mov.w	sl, #0
 8006190:	f8bc b000 	ldrh.w	fp, [ip]
 8006194:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006198:	fb09 220b 	mla	r2, r9, fp, r2
 800619c:	4492      	add	sl, r2
 800619e:	b289      	uxth	r1, r1
 80061a0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80061a4:	f84e 1b04 	str.w	r1, [lr], #4
 80061a8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80061ac:	f8be 1000 	ldrh.w	r1, [lr]
 80061b0:	0c12      	lsrs	r2, r2, #16
 80061b2:	fb09 1102 	mla	r1, r9, r2, r1
 80061b6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80061ba:	4567      	cmp	r7, ip
 80061bc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80061c0:	d8e6      	bhi.n	8006190 <__multiply+0x10c>
 80061c2:	9a01      	ldr	r2, [sp, #4]
 80061c4:	50a9      	str	r1, [r5, r2]
 80061c6:	3504      	adds	r5, #4
 80061c8:	e79a      	b.n	8006100 <__multiply+0x7c>
 80061ca:	3e01      	subs	r6, #1
 80061cc:	e79c      	b.n	8006108 <__multiply+0x84>
 80061ce:	bf00      	nop
 80061d0:	08007b0b 	.word	0x08007b0b
 80061d4:	08007b1c 	.word	0x08007b1c

080061d8 <__pow5mult>:
 80061d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061dc:	4615      	mov	r5, r2
 80061de:	f012 0203 	ands.w	r2, r2, #3
 80061e2:	4606      	mov	r6, r0
 80061e4:	460f      	mov	r7, r1
 80061e6:	d007      	beq.n	80061f8 <__pow5mult+0x20>
 80061e8:	4c25      	ldr	r4, [pc, #148]	; (8006280 <__pow5mult+0xa8>)
 80061ea:	3a01      	subs	r2, #1
 80061ec:	2300      	movs	r3, #0
 80061ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80061f2:	f7ff fe9b 	bl	8005f2c <__multadd>
 80061f6:	4607      	mov	r7, r0
 80061f8:	10ad      	asrs	r5, r5, #2
 80061fa:	d03d      	beq.n	8006278 <__pow5mult+0xa0>
 80061fc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80061fe:	b97c      	cbnz	r4, 8006220 <__pow5mult+0x48>
 8006200:	2010      	movs	r0, #16
 8006202:	f7ff fe1b 	bl	8005e3c <malloc>
 8006206:	4602      	mov	r2, r0
 8006208:	6270      	str	r0, [r6, #36]	; 0x24
 800620a:	b928      	cbnz	r0, 8006218 <__pow5mult+0x40>
 800620c:	4b1d      	ldr	r3, [pc, #116]	; (8006284 <__pow5mult+0xac>)
 800620e:	481e      	ldr	r0, [pc, #120]	; (8006288 <__pow5mult+0xb0>)
 8006210:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006214:	f000 fc0e 	bl	8006a34 <__assert_func>
 8006218:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800621c:	6004      	str	r4, [r0, #0]
 800621e:	60c4      	str	r4, [r0, #12]
 8006220:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006224:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006228:	b94c      	cbnz	r4, 800623e <__pow5mult+0x66>
 800622a:	f240 2171 	movw	r1, #625	; 0x271
 800622e:	4630      	mov	r0, r6
 8006230:	f7ff ff12 	bl	8006058 <__i2b>
 8006234:	2300      	movs	r3, #0
 8006236:	f8c8 0008 	str.w	r0, [r8, #8]
 800623a:	4604      	mov	r4, r0
 800623c:	6003      	str	r3, [r0, #0]
 800623e:	f04f 0900 	mov.w	r9, #0
 8006242:	07eb      	lsls	r3, r5, #31
 8006244:	d50a      	bpl.n	800625c <__pow5mult+0x84>
 8006246:	4639      	mov	r1, r7
 8006248:	4622      	mov	r2, r4
 800624a:	4630      	mov	r0, r6
 800624c:	f7ff ff1a 	bl	8006084 <__multiply>
 8006250:	4639      	mov	r1, r7
 8006252:	4680      	mov	r8, r0
 8006254:	4630      	mov	r0, r6
 8006256:	f7ff fe47 	bl	8005ee8 <_Bfree>
 800625a:	4647      	mov	r7, r8
 800625c:	106d      	asrs	r5, r5, #1
 800625e:	d00b      	beq.n	8006278 <__pow5mult+0xa0>
 8006260:	6820      	ldr	r0, [r4, #0]
 8006262:	b938      	cbnz	r0, 8006274 <__pow5mult+0x9c>
 8006264:	4622      	mov	r2, r4
 8006266:	4621      	mov	r1, r4
 8006268:	4630      	mov	r0, r6
 800626a:	f7ff ff0b 	bl	8006084 <__multiply>
 800626e:	6020      	str	r0, [r4, #0]
 8006270:	f8c0 9000 	str.w	r9, [r0]
 8006274:	4604      	mov	r4, r0
 8006276:	e7e4      	b.n	8006242 <__pow5mult+0x6a>
 8006278:	4638      	mov	r0, r7
 800627a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800627e:	bf00      	nop
 8006280:	08007c68 	.word	0x08007c68
 8006284:	08007a99 	.word	0x08007a99
 8006288:	08007b1c 	.word	0x08007b1c

0800628c <__lshift>:
 800628c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006290:	460c      	mov	r4, r1
 8006292:	6849      	ldr	r1, [r1, #4]
 8006294:	6923      	ldr	r3, [r4, #16]
 8006296:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800629a:	68a3      	ldr	r3, [r4, #8]
 800629c:	4607      	mov	r7, r0
 800629e:	4691      	mov	r9, r2
 80062a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80062a4:	f108 0601 	add.w	r6, r8, #1
 80062a8:	42b3      	cmp	r3, r6
 80062aa:	db0b      	blt.n	80062c4 <__lshift+0x38>
 80062ac:	4638      	mov	r0, r7
 80062ae:	f7ff fddb 	bl	8005e68 <_Balloc>
 80062b2:	4605      	mov	r5, r0
 80062b4:	b948      	cbnz	r0, 80062ca <__lshift+0x3e>
 80062b6:	4602      	mov	r2, r0
 80062b8:	4b2a      	ldr	r3, [pc, #168]	; (8006364 <__lshift+0xd8>)
 80062ba:	482b      	ldr	r0, [pc, #172]	; (8006368 <__lshift+0xdc>)
 80062bc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80062c0:	f000 fbb8 	bl	8006a34 <__assert_func>
 80062c4:	3101      	adds	r1, #1
 80062c6:	005b      	lsls	r3, r3, #1
 80062c8:	e7ee      	b.n	80062a8 <__lshift+0x1c>
 80062ca:	2300      	movs	r3, #0
 80062cc:	f100 0114 	add.w	r1, r0, #20
 80062d0:	f100 0210 	add.w	r2, r0, #16
 80062d4:	4618      	mov	r0, r3
 80062d6:	4553      	cmp	r3, sl
 80062d8:	db37      	blt.n	800634a <__lshift+0xbe>
 80062da:	6920      	ldr	r0, [r4, #16]
 80062dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80062e0:	f104 0314 	add.w	r3, r4, #20
 80062e4:	f019 091f 	ands.w	r9, r9, #31
 80062e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80062ec:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80062f0:	d02f      	beq.n	8006352 <__lshift+0xc6>
 80062f2:	f1c9 0e20 	rsb	lr, r9, #32
 80062f6:	468a      	mov	sl, r1
 80062f8:	f04f 0c00 	mov.w	ip, #0
 80062fc:	681a      	ldr	r2, [r3, #0]
 80062fe:	fa02 f209 	lsl.w	r2, r2, r9
 8006302:	ea42 020c 	orr.w	r2, r2, ip
 8006306:	f84a 2b04 	str.w	r2, [sl], #4
 800630a:	f853 2b04 	ldr.w	r2, [r3], #4
 800630e:	4298      	cmp	r0, r3
 8006310:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006314:	d8f2      	bhi.n	80062fc <__lshift+0x70>
 8006316:	1b03      	subs	r3, r0, r4
 8006318:	3b15      	subs	r3, #21
 800631a:	f023 0303 	bic.w	r3, r3, #3
 800631e:	3304      	adds	r3, #4
 8006320:	f104 0215 	add.w	r2, r4, #21
 8006324:	4290      	cmp	r0, r2
 8006326:	bf38      	it	cc
 8006328:	2304      	movcc	r3, #4
 800632a:	f841 c003 	str.w	ip, [r1, r3]
 800632e:	f1bc 0f00 	cmp.w	ip, #0
 8006332:	d001      	beq.n	8006338 <__lshift+0xac>
 8006334:	f108 0602 	add.w	r6, r8, #2
 8006338:	3e01      	subs	r6, #1
 800633a:	4638      	mov	r0, r7
 800633c:	612e      	str	r6, [r5, #16]
 800633e:	4621      	mov	r1, r4
 8006340:	f7ff fdd2 	bl	8005ee8 <_Bfree>
 8006344:	4628      	mov	r0, r5
 8006346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800634a:	f842 0f04 	str.w	r0, [r2, #4]!
 800634e:	3301      	adds	r3, #1
 8006350:	e7c1      	b.n	80062d6 <__lshift+0x4a>
 8006352:	3904      	subs	r1, #4
 8006354:	f853 2b04 	ldr.w	r2, [r3], #4
 8006358:	f841 2f04 	str.w	r2, [r1, #4]!
 800635c:	4298      	cmp	r0, r3
 800635e:	d8f9      	bhi.n	8006354 <__lshift+0xc8>
 8006360:	e7ea      	b.n	8006338 <__lshift+0xac>
 8006362:	bf00      	nop
 8006364:	08007b0b 	.word	0x08007b0b
 8006368:	08007b1c 	.word	0x08007b1c

0800636c <__mcmp>:
 800636c:	b530      	push	{r4, r5, lr}
 800636e:	6902      	ldr	r2, [r0, #16]
 8006370:	690c      	ldr	r4, [r1, #16]
 8006372:	1b12      	subs	r2, r2, r4
 8006374:	d10e      	bne.n	8006394 <__mcmp+0x28>
 8006376:	f100 0314 	add.w	r3, r0, #20
 800637a:	3114      	adds	r1, #20
 800637c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006380:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006384:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006388:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800638c:	42a5      	cmp	r5, r4
 800638e:	d003      	beq.n	8006398 <__mcmp+0x2c>
 8006390:	d305      	bcc.n	800639e <__mcmp+0x32>
 8006392:	2201      	movs	r2, #1
 8006394:	4610      	mov	r0, r2
 8006396:	bd30      	pop	{r4, r5, pc}
 8006398:	4283      	cmp	r3, r0
 800639a:	d3f3      	bcc.n	8006384 <__mcmp+0x18>
 800639c:	e7fa      	b.n	8006394 <__mcmp+0x28>
 800639e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80063a2:	e7f7      	b.n	8006394 <__mcmp+0x28>

080063a4 <__mdiff>:
 80063a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063a8:	460c      	mov	r4, r1
 80063aa:	4606      	mov	r6, r0
 80063ac:	4611      	mov	r1, r2
 80063ae:	4620      	mov	r0, r4
 80063b0:	4690      	mov	r8, r2
 80063b2:	f7ff ffdb 	bl	800636c <__mcmp>
 80063b6:	1e05      	subs	r5, r0, #0
 80063b8:	d110      	bne.n	80063dc <__mdiff+0x38>
 80063ba:	4629      	mov	r1, r5
 80063bc:	4630      	mov	r0, r6
 80063be:	f7ff fd53 	bl	8005e68 <_Balloc>
 80063c2:	b930      	cbnz	r0, 80063d2 <__mdiff+0x2e>
 80063c4:	4b3a      	ldr	r3, [pc, #232]	; (80064b0 <__mdiff+0x10c>)
 80063c6:	4602      	mov	r2, r0
 80063c8:	f240 2132 	movw	r1, #562	; 0x232
 80063cc:	4839      	ldr	r0, [pc, #228]	; (80064b4 <__mdiff+0x110>)
 80063ce:	f000 fb31 	bl	8006a34 <__assert_func>
 80063d2:	2301      	movs	r3, #1
 80063d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80063d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063dc:	bfa4      	itt	ge
 80063de:	4643      	movge	r3, r8
 80063e0:	46a0      	movge	r8, r4
 80063e2:	4630      	mov	r0, r6
 80063e4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80063e8:	bfa6      	itte	ge
 80063ea:	461c      	movge	r4, r3
 80063ec:	2500      	movge	r5, #0
 80063ee:	2501      	movlt	r5, #1
 80063f0:	f7ff fd3a 	bl	8005e68 <_Balloc>
 80063f4:	b920      	cbnz	r0, 8006400 <__mdiff+0x5c>
 80063f6:	4b2e      	ldr	r3, [pc, #184]	; (80064b0 <__mdiff+0x10c>)
 80063f8:	4602      	mov	r2, r0
 80063fa:	f44f 7110 	mov.w	r1, #576	; 0x240
 80063fe:	e7e5      	b.n	80063cc <__mdiff+0x28>
 8006400:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006404:	6926      	ldr	r6, [r4, #16]
 8006406:	60c5      	str	r5, [r0, #12]
 8006408:	f104 0914 	add.w	r9, r4, #20
 800640c:	f108 0514 	add.w	r5, r8, #20
 8006410:	f100 0e14 	add.w	lr, r0, #20
 8006414:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006418:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800641c:	f108 0210 	add.w	r2, r8, #16
 8006420:	46f2      	mov	sl, lr
 8006422:	2100      	movs	r1, #0
 8006424:	f859 3b04 	ldr.w	r3, [r9], #4
 8006428:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800642c:	fa1f f883 	uxth.w	r8, r3
 8006430:	fa11 f18b 	uxtah	r1, r1, fp
 8006434:	0c1b      	lsrs	r3, r3, #16
 8006436:	eba1 0808 	sub.w	r8, r1, r8
 800643a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800643e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006442:	fa1f f888 	uxth.w	r8, r8
 8006446:	1419      	asrs	r1, r3, #16
 8006448:	454e      	cmp	r6, r9
 800644a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800644e:	f84a 3b04 	str.w	r3, [sl], #4
 8006452:	d8e7      	bhi.n	8006424 <__mdiff+0x80>
 8006454:	1b33      	subs	r3, r6, r4
 8006456:	3b15      	subs	r3, #21
 8006458:	f023 0303 	bic.w	r3, r3, #3
 800645c:	3304      	adds	r3, #4
 800645e:	3415      	adds	r4, #21
 8006460:	42a6      	cmp	r6, r4
 8006462:	bf38      	it	cc
 8006464:	2304      	movcc	r3, #4
 8006466:	441d      	add	r5, r3
 8006468:	4473      	add	r3, lr
 800646a:	469e      	mov	lr, r3
 800646c:	462e      	mov	r6, r5
 800646e:	4566      	cmp	r6, ip
 8006470:	d30e      	bcc.n	8006490 <__mdiff+0xec>
 8006472:	f10c 0203 	add.w	r2, ip, #3
 8006476:	1b52      	subs	r2, r2, r5
 8006478:	f022 0203 	bic.w	r2, r2, #3
 800647c:	3d03      	subs	r5, #3
 800647e:	45ac      	cmp	ip, r5
 8006480:	bf38      	it	cc
 8006482:	2200      	movcc	r2, #0
 8006484:	441a      	add	r2, r3
 8006486:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800648a:	b17b      	cbz	r3, 80064ac <__mdiff+0x108>
 800648c:	6107      	str	r7, [r0, #16]
 800648e:	e7a3      	b.n	80063d8 <__mdiff+0x34>
 8006490:	f856 8b04 	ldr.w	r8, [r6], #4
 8006494:	fa11 f288 	uxtah	r2, r1, r8
 8006498:	1414      	asrs	r4, r2, #16
 800649a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800649e:	b292      	uxth	r2, r2
 80064a0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80064a4:	f84e 2b04 	str.w	r2, [lr], #4
 80064a8:	1421      	asrs	r1, r4, #16
 80064aa:	e7e0      	b.n	800646e <__mdiff+0xca>
 80064ac:	3f01      	subs	r7, #1
 80064ae:	e7ea      	b.n	8006486 <__mdiff+0xe2>
 80064b0:	08007b0b 	.word	0x08007b0b
 80064b4:	08007b1c 	.word	0x08007b1c

080064b8 <__d2b>:
 80064b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80064bc:	4689      	mov	r9, r1
 80064be:	2101      	movs	r1, #1
 80064c0:	ec57 6b10 	vmov	r6, r7, d0
 80064c4:	4690      	mov	r8, r2
 80064c6:	f7ff fccf 	bl	8005e68 <_Balloc>
 80064ca:	4604      	mov	r4, r0
 80064cc:	b930      	cbnz	r0, 80064dc <__d2b+0x24>
 80064ce:	4602      	mov	r2, r0
 80064d0:	4b25      	ldr	r3, [pc, #148]	; (8006568 <__d2b+0xb0>)
 80064d2:	4826      	ldr	r0, [pc, #152]	; (800656c <__d2b+0xb4>)
 80064d4:	f240 310a 	movw	r1, #778	; 0x30a
 80064d8:	f000 faac 	bl	8006a34 <__assert_func>
 80064dc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80064e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80064e4:	bb35      	cbnz	r5, 8006534 <__d2b+0x7c>
 80064e6:	2e00      	cmp	r6, #0
 80064e8:	9301      	str	r3, [sp, #4]
 80064ea:	d028      	beq.n	800653e <__d2b+0x86>
 80064ec:	4668      	mov	r0, sp
 80064ee:	9600      	str	r6, [sp, #0]
 80064f0:	f7ff fd82 	bl	8005ff8 <__lo0bits>
 80064f4:	9900      	ldr	r1, [sp, #0]
 80064f6:	b300      	cbz	r0, 800653a <__d2b+0x82>
 80064f8:	9a01      	ldr	r2, [sp, #4]
 80064fa:	f1c0 0320 	rsb	r3, r0, #32
 80064fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006502:	430b      	orrs	r3, r1
 8006504:	40c2      	lsrs	r2, r0
 8006506:	6163      	str	r3, [r4, #20]
 8006508:	9201      	str	r2, [sp, #4]
 800650a:	9b01      	ldr	r3, [sp, #4]
 800650c:	61a3      	str	r3, [r4, #24]
 800650e:	2b00      	cmp	r3, #0
 8006510:	bf14      	ite	ne
 8006512:	2202      	movne	r2, #2
 8006514:	2201      	moveq	r2, #1
 8006516:	6122      	str	r2, [r4, #16]
 8006518:	b1d5      	cbz	r5, 8006550 <__d2b+0x98>
 800651a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800651e:	4405      	add	r5, r0
 8006520:	f8c9 5000 	str.w	r5, [r9]
 8006524:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006528:	f8c8 0000 	str.w	r0, [r8]
 800652c:	4620      	mov	r0, r4
 800652e:	b003      	add	sp, #12
 8006530:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006534:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006538:	e7d5      	b.n	80064e6 <__d2b+0x2e>
 800653a:	6161      	str	r1, [r4, #20]
 800653c:	e7e5      	b.n	800650a <__d2b+0x52>
 800653e:	a801      	add	r0, sp, #4
 8006540:	f7ff fd5a 	bl	8005ff8 <__lo0bits>
 8006544:	9b01      	ldr	r3, [sp, #4]
 8006546:	6163      	str	r3, [r4, #20]
 8006548:	2201      	movs	r2, #1
 800654a:	6122      	str	r2, [r4, #16]
 800654c:	3020      	adds	r0, #32
 800654e:	e7e3      	b.n	8006518 <__d2b+0x60>
 8006550:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006554:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006558:	f8c9 0000 	str.w	r0, [r9]
 800655c:	6918      	ldr	r0, [r3, #16]
 800655e:	f7ff fd2b 	bl	8005fb8 <__hi0bits>
 8006562:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006566:	e7df      	b.n	8006528 <__d2b+0x70>
 8006568:	08007b0b 	.word	0x08007b0b
 800656c:	08007b1c 	.word	0x08007b1c

08006570 <_calloc_r>:
 8006570:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006572:	fba1 2402 	umull	r2, r4, r1, r2
 8006576:	b94c      	cbnz	r4, 800658c <_calloc_r+0x1c>
 8006578:	4611      	mov	r1, r2
 800657a:	9201      	str	r2, [sp, #4]
 800657c:	f000 f87a 	bl	8006674 <_malloc_r>
 8006580:	9a01      	ldr	r2, [sp, #4]
 8006582:	4605      	mov	r5, r0
 8006584:	b930      	cbnz	r0, 8006594 <_calloc_r+0x24>
 8006586:	4628      	mov	r0, r5
 8006588:	b003      	add	sp, #12
 800658a:	bd30      	pop	{r4, r5, pc}
 800658c:	220c      	movs	r2, #12
 800658e:	6002      	str	r2, [r0, #0]
 8006590:	2500      	movs	r5, #0
 8006592:	e7f8      	b.n	8006586 <_calloc_r+0x16>
 8006594:	4621      	mov	r1, r4
 8006596:	f7fe f93f 	bl	8004818 <memset>
 800659a:	e7f4      	b.n	8006586 <_calloc_r+0x16>

0800659c <_free_r>:
 800659c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800659e:	2900      	cmp	r1, #0
 80065a0:	d044      	beq.n	800662c <_free_r+0x90>
 80065a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065a6:	9001      	str	r0, [sp, #4]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	f1a1 0404 	sub.w	r4, r1, #4
 80065ae:	bfb8      	it	lt
 80065b0:	18e4      	addlt	r4, r4, r3
 80065b2:	f000 fa9b 	bl	8006aec <__malloc_lock>
 80065b6:	4a1e      	ldr	r2, [pc, #120]	; (8006630 <_free_r+0x94>)
 80065b8:	9801      	ldr	r0, [sp, #4]
 80065ba:	6813      	ldr	r3, [r2, #0]
 80065bc:	b933      	cbnz	r3, 80065cc <_free_r+0x30>
 80065be:	6063      	str	r3, [r4, #4]
 80065c0:	6014      	str	r4, [r2, #0]
 80065c2:	b003      	add	sp, #12
 80065c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80065c8:	f000 ba96 	b.w	8006af8 <__malloc_unlock>
 80065cc:	42a3      	cmp	r3, r4
 80065ce:	d908      	bls.n	80065e2 <_free_r+0x46>
 80065d0:	6825      	ldr	r5, [r4, #0]
 80065d2:	1961      	adds	r1, r4, r5
 80065d4:	428b      	cmp	r3, r1
 80065d6:	bf01      	itttt	eq
 80065d8:	6819      	ldreq	r1, [r3, #0]
 80065da:	685b      	ldreq	r3, [r3, #4]
 80065dc:	1949      	addeq	r1, r1, r5
 80065de:	6021      	streq	r1, [r4, #0]
 80065e0:	e7ed      	b.n	80065be <_free_r+0x22>
 80065e2:	461a      	mov	r2, r3
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	b10b      	cbz	r3, 80065ec <_free_r+0x50>
 80065e8:	42a3      	cmp	r3, r4
 80065ea:	d9fa      	bls.n	80065e2 <_free_r+0x46>
 80065ec:	6811      	ldr	r1, [r2, #0]
 80065ee:	1855      	adds	r5, r2, r1
 80065f0:	42a5      	cmp	r5, r4
 80065f2:	d10b      	bne.n	800660c <_free_r+0x70>
 80065f4:	6824      	ldr	r4, [r4, #0]
 80065f6:	4421      	add	r1, r4
 80065f8:	1854      	adds	r4, r2, r1
 80065fa:	42a3      	cmp	r3, r4
 80065fc:	6011      	str	r1, [r2, #0]
 80065fe:	d1e0      	bne.n	80065c2 <_free_r+0x26>
 8006600:	681c      	ldr	r4, [r3, #0]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	6053      	str	r3, [r2, #4]
 8006606:	4421      	add	r1, r4
 8006608:	6011      	str	r1, [r2, #0]
 800660a:	e7da      	b.n	80065c2 <_free_r+0x26>
 800660c:	d902      	bls.n	8006614 <_free_r+0x78>
 800660e:	230c      	movs	r3, #12
 8006610:	6003      	str	r3, [r0, #0]
 8006612:	e7d6      	b.n	80065c2 <_free_r+0x26>
 8006614:	6825      	ldr	r5, [r4, #0]
 8006616:	1961      	adds	r1, r4, r5
 8006618:	428b      	cmp	r3, r1
 800661a:	bf04      	itt	eq
 800661c:	6819      	ldreq	r1, [r3, #0]
 800661e:	685b      	ldreq	r3, [r3, #4]
 8006620:	6063      	str	r3, [r4, #4]
 8006622:	bf04      	itt	eq
 8006624:	1949      	addeq	r1, r1, r5
 8006626:	6021      	streq	r1, [r4, #0]
 8006628:	6054      	str	r4, [r2, #4]
 800662a:	e7ca      	b.n	80065c2 <_free_r+0x26>
 800662c:	b003      	add	sp, #12
 800662e:	bd30      	pop	{r4, r5, pc}
 8006630:	20000360 	.word	0x20000360

08006634 <sbrk_aligned>:
 8006634:	b570      	push	{r4, r5, r6, lr}
 8006636:	4e0e      	ldr	r6, [pc, #56]	; (8006670 <sbrk_aligned+0x3c>)
 8006638:	460c      	mov	r4, r1
 800663a:	6831      	ldr	r1, [r6, #0]
 800663c:	4605      	mov	r5, r0
 800663e:	b911      	cbnz	r1, 8006646 <sbrk_aligned+0x12>
 8006640:	f000 f9e8 	bl	8006a14 <_sbrk_r>
 8006644:	6030      	str	r0, [r6, #0]
 8006646:	4621      	mov	r1, r4
 8006648:	4628      	mov	r0, r5
 800664a:	f000 f9e3 	bl	8006a14 <_sbrk_r>
 800664e:	1c43      	adds	r3, r0, #1
 8006650:	d00a      	beq.n	8006668 <sbrk_aligned+0x34>
 8006652:	1cc4      	adds	r4, r0, #3
 8006654:	f024 0403 	bic.w	r4, r4, #3
 8006658:	42a0      	cmp	r0, r4
 800665a:	d007      	beq.n	800666c <sbrk_aligned+0x38>
 800665c:	1a21      	subs	r1, r4, r0
 800665e:	4628      	mov	r0, r5
 8006660:	f000 f9d8 	bl	8006a14 <_sbrk_r>
 8006664:	3001      	adds	r0, #1
 8006666:	d101      	bne.n	800666c <sbrk_aligned+0x38>
 8006668:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800666c:	4620      	mov	r0, r4
 800666e:	bd70      	pop	{r4, r5, r6, pc}
 8006670:	20000364 	.word	0x20000364

08006674 <_malloc_r>:
 8006674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006678:	1ccd      	adds	r5, r1, #3
 800667a:	f025 0503 	bic.w	r5, r5, #3
 800667e:	3508      	adds	r5, #8
 8006680:	2d0c      	cmp	r5, #12
 8006682:	bf38      	it	cc
 8006684:	250c      	movcc	r5, #12
 8006686:	2d00      	cmp	r5, #0
 8006688:	4607      	mov	r7, r0
 800668a:	db01      	blt.n	8006690 <_malloc_r+0x1c>
 800668c:	42a9      	cmp	r1, r5
 800668e:	d905      	bls.n	800669c <_malloc_r+0x28>
 8006690:	230c      	movs	r3, #12
 8006692:	603b      	str	r3, [r7, #0]
 8006694:	2600      	movs	r6, #0
 8006696:	4630      	mov	r0, r6
 8006698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800669c:	4e2e      	ldr	r6, [pc, #184]	; (8006758 <_malloc_r+0xe4>)
 800669e:	f000 fa25 	bl	8006aec <__malloc_lock>
 80066a2:	6833      	ldr	r3, [r6, #0]
 80066a4:	461c      	mov	r4, r3
 80066a6:	bb34      	cbnz	r4, 80066f6 <_malloc_r+0x82>
 80066a8:	4629      	mov	r1, r5
 80066aa:	4638      	mov	r0, r7
 80066ac:	f7ff ffc2 	bl	8006634 <sbrk_aligned>
 80066b0:	1c43      	adds	r3, r0, #1
 80066b2:	4604      	mov	r4, r0
 80066b4:	d14d      	bne.n	8006752 <_malloc_r+0xde>
 80066b6:	6834      	ldr	r4, [r6, #0]
 80066b8:	4626      	mov	r6, r4
 80066ba:	2e00      	cmp	r6, #0
 80066bc:	d140      	bne.n	8006740 <_malloc_r+0xcc>
 80066be:	6823      	ldr	r3, [r4, #0]
 80066c0:	4631      	mov	r1, r6
 80066c2:	4638      	mov	r0, r7
 80066c4:	eb04 0803 	add.w	r8, r4, r3
 80066c8:	f000 f9a4 	bl	8006a14 <_sbrk_r>
 80066cc:	4580      	cmp	r8, r0
 80066ce:	d13a      	bne.n	8006746 <_malloc_r+0xd2>
 80066d0:	6821      	ldr	r1, [r4, #0]
 80066d2:	3503      	adds	r5, #3
 80066d4:	1a6d      	subs	r5, r5, r1
 80066d6:	f025 0503 	bic.w	r5, r5, #3
 80066da:	3508      	adds	r5, #8
 80066dc:	2d0c      	cmp	r5, #12
 80066de:	bf38      	it	cc
 80066e0:	250c      	movcc	r5, #12
 80066e2:	4629      	mov	r1, r5
 80066e4:	4638      	mov	r0, r7
 80066e6:	f7ff ffa5 	bl	8006634 <sbrk_aligned>
 80066ea:	3001      	adds	r0, #1
 80066ec:	d02b      	beq.n	8006746 <_malloc_r+0xd2>
 80066ee:	6823      	ldr	r3, [r4, #0]
 80066f0:	442b      	add	r3, r5
 80066f2:	6023      	str	r3, [r4, #0]
 80066f4:	e00e      	b.n	8006714 <_malloc_r+0xa0>
 80066f6:	6822      	ldr	r2, [r4, #0]
 80066f8:	1b52      	subs	r2, r2, r5
 80066fa:	d41e      	bmi.n	800673a <_malloc_r+0xc6>
 80066fc:	2a0b      	cmp	r2, #11
 80066fe:	d916      	bls.n	800672e <_malloc_r+0xba>
 8006700:	1961      	adds	r1, r4, r5
 8006702:	42a3      	cmp	r3, r4
 8006704:	6025      	str	r5, [r4, #0]
 8006706:	bf18      	it	ne
 8006708:	6059      	strne	r1, [r3, #4]
 800670a:	6863      	ldr	r3, [r4, #4]
 800670c:	bf08      	it	eq
 800670e:	6031      	streq	r1, [r6, #0]
 8006710:	5162      	str	r2, [r4, r5]
 8006712:	604b      	str	r3, [r1, #4]
 8006714:	4638      	mov	r0, r7
 8006716:	f104 060b 	add.w	r6, r4, #11
 800671a:	f000 f9ed 	bl	8006af8 <__malloc_unlock>
 800671e:	f026 0607 	bic.w	r6, r6, #7
 8006722:	1d23      	adds	r3, r4, #4
 8006724:	1af2      	subs	r2, r6, r3
 8006726:	d0b6      	beq.n	8006696 <_malloc_r+0x22>
 8006728:	1b9b      	subs	r3, r3, r6
 800672a:	50a3      	str	r3, [r4, r2]
 800672c:	e7b3      	b.n	8006696 <_malloc_r+0x22>
 800672e:	6862      	ldr	r2, [r4, #4]
 8006730:	42a3      	cmp	r3, r4
 8006732:	bf0c      	ite	eq
 8006734:	6032      	streq	r2, [r6, #0]
 8006736:	605a      	strne	r2, [r3, #4]
 8006738:	e7ec      	b.n	8006714 <_malloc_r+0xa0>
 800673a:	4623      	mov	r3, r4
 800673c:	6864      	ldr	r4, [r4, #4]
 800673e:	e7b2      	b.n	80066a6 <_malloc_r+0x32>
 8006740:	4634      	mov	r4, r6
 8006742:	6876      	ldr	r6, [r6, #4]
 8006744:	e7b9      	b.n	80066ba <_malloc_r+0x46>
 8006746:	230c      	movs	r3, #12
 8006748:	603b      	str	r3, [r7, #0]
 800674a:	4638      	mov	r0, r7
 800674c:	f000 f9d4 	bl	8006af8 <__malloc_unlock>
 8006750:	e7a1      	b.n	8006696 <_malloc_r+0x22>
 8006752:	6025      	str	r5, [r4, #0]
 8006754:	e7de      	b.n	8006714 <_malloc_r+0xa0>
 8006756:	bf00      	nop
 8006758:	20000360 	.word	0x20000360

0800675c <__ssputs_r>:
 800675c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006760:	688e      	ldr	r6, [r1, #8]
 8006762:	429e      	cmp	r6, r3
 8006764:	4682      	mov	sl, r0
 8006766:	460c      	mov	r4, r1
 8006768:	4690      	mov	r8, r2
 800676a:	461f      	mov	r7, r3
 800676c:	d838      	bhi.n	80067e0 <__ssputs_r+0x84>
 800676e:	898a      	ldrh	r2, [r1, #12]
 8006770:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006774:	d032      	beq.n	80067dc <__ssputs_r+0x80>
 8006776:	6825      	ldr	r5, [r4, #0]
 8006778:	6909      	ldr	r1, [r1, #16]
 800677a:	eba5 0901 	sub.w	r9, r5, r1
 800677e:	6965      	ldr	r5, [r4, #20]
 8006780:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006784:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006788:	3301      	adds	r3, #1
 800678a:	444b      	add	r3, r9
 800678c:	106d      	asrs	r5, r5, #1
 800678e:	429d      	cmp	r5, r3
 8006790:	bf38      	it	cc
 8006792:	461d      	movcc	r5, r3
 8006794:	0553      	lsls	r3, r2, #21
 8006796:	d531      	bpl.n	80067fc <__ssputs_r+0xa0>
 8006798:	4629      	mov	r1, r5
 800679a:	f7ff ff6b 	bl	8006674 <_malloc_r>
 800679e:	4606      	mov	r6, r0
 80067a0:	b950      	cbnz	r0, 80067b8 <__ssputs_r+0x5c>
 80067a2:	230c      	movs	r3, #12
 80067a4:	f8ca 3000 	str.w	r3, [sl]
 80067a8:	89a3      	ldrh	r3, [r4, #12]
 80067aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80067ae:	81a3      	strh	r3, [r4, #12]
 80067b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80067b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067b8:	6921      	ldr	r1, [r4, #16]
 80067ba:	464a      	mov	r2, r9
 80067bc:	f7ff fb46 	bl	8005e4c <memcpy>
 80067c0:	89a3      	ldrh	r3, [r4, #12]
 80067c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80067c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067ca:	81a3      	strh	r3, [r4, #12]
 80067cc:	6126      	str	r6, [r4, #16]
 80067ce:	6165      	str	r5, [r4, #20]
 80067d0:	444e      	add	r6, r9
 80067d2:	eba5 0509 	sub.w	r5, r5, r9
 80067d6:	6026      	str	r6, [r4, #0]
 80067d8:	60a5      	str	r5, [r4, #8]
 80067da:	463e      	mov	r6, r7
 80067dc:	42be      	cmp	r6, r7
 80067de:	d900      	bls.n	80067e2 <__ssputs_r+0x86>
 80067e0:	463e      	mov	r6, r7
 80067e2:	6820      	ldr	r0, [r4, #0]
 80067e4:	4632      	mov	r2, r6
 80067e6:	4641      	mov	r1, r8
 80067e8:	f000 f966 	bl	8006ab8 <memmove>
 80067ec:	68a3      	ldr	r3, [r4, #8]
 80067ee:	1b9b      	subs	r3, r3, r6
 80067f0:	60a3      	str	r3, [r4, #8]
 80067f2:	6823      	ldr	r3, [r4, #0]
 80067f4:	4433      	add	r3, r6
 80067f6:	6023      	str	r3, [r4, #0]
 80067f8:	2000      	movs	r0, #0
 80067fa:	e7db      	b.n	80067b4 <__ssputs_r+0x58>
 80067fc:	462a      	mov	r2, r5
 80067fe:	f000 f981 	bl	8006b04 <_realloc_r>
 8006802:	4606      	mov	r6, r0
 8006804:	2800      	cmp	r0, #0
 8006806:	d1e1      	bne.n	80067cc <__ssputs_r+0x70>
 8006808:	6921      	ldr	r1, [r4, #16]
 800680a:	4650      	mov	r0, sl
 800680c:	f7ff fec6 	bl	800659c <_free_r>
 8006810:	e7c7      	b.n	80067a2 <__ssputs_r+0x46>
	...

08006814 <_svfiprintf_r>:
 8006814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006818:	4698      	mov	r8, r3
 800681a:	898b      	ldrh	r3, [r1, #12]
 800681c:	061b      	lsls	r3, r3, #24
 800681e:	b09d      	sub	sp, #116	; 0x74
 8006820:	4607      	mov	r7, r0
 8006822:	460d      	mov	r5, r1
 8006824:	4614      	mov	r4, r2
 8006826:	d50e      	bpl.n	8006846 <_svfiprintf_r+0x32>
 8006828:	690b      	ldr	r3, [r1, #16]
 800682a:	b963      	cbnz	r3, 8006846 <_svfiprintf_r+0x32>
 800682c:	2140      	movs	r1, #64	; 0x40
 800682e:	f7ff ff21 	bl	8006674 <_malloc_r>
 8006832:	6028      	str	r0, [r5, #0]
 8006834:	6128      	str	r0, [r5, #16]
 8006836:	b920      	cbnz	r0, 8006842 <_svfiprintf_r+0x2e>
 8006838:	230c      	movs	r3, #12
 800683a:	603b      	str	r3, [r7, #0]
 800683c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006840:	e0d1      	b.n	80069e6 <_svfiprintf_r+0x1d2>
 8006842:	2340      	movs	r3, #64	; 0x40
 8006844:	616b      	str	r3, [r5, #20]
 8006846:	2300      	movs	r3, #0
 8006848:	9309      	str	r3, [sp, #36]	; 0x24
 800684a:	2320      	movs	r3, #32
 800684c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006850:	f8cd 800c 	str.w	r8, [sp, #12]
 8006854:	2330      	movs	r3, #48	; 0x30
 8006856:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006a00 <_svfiprintf_r+0x1ec>
 800685a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800685e:	f04f 0901 	mov.w	r9, #1
 8006862:	4623      	mov	r3, r4
 8006864:	469a      	mov	sl, r3
 8006866:	f813 2b01 	ldrb.w	r2, [r3], #1
 800686a:	b10a      	cbz	r2, 8006870 <_svfiprintf_r+0x5c>
 800686c:	2a25      	cmp	r2, #37	; 0x25
 800686e:	d1f9      	bne.n	8006864 <_svfiprintf_r+0x50>
 8006870:	ebba 0b04 	subs.w	fp, sl, r4
 8006874:	d00b      	beq.n	800688e <_svfiprintf_r+0x7a>
 8006876:	465b      	mov	r3, fp
 8006878:	4622      	mov	r2, r4
 800687a:	4629      	mov	r1, r5
 800687c:	4638      	mov	r0, r7
 800687e:	f7ff ff6d 	bl	800675c <__ssputs_r>
 8006882:	3001      	adds	r0, #1
 8006884:	f000 80aa 	beq.w	80069dc <_svfiprintf_r+0x1c8>
 8006888:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800688a:	445a      	add	r2, fp
 800688c:	9209      	str	r2, [sp, #36]	; 0x24
 800688e:	f89a 3000 	ldrb.w	r3, [sl]
 8006892:	2b00      	cmp	r3, #0
 8006894:	f000 80a2 	beq.w	80069dc <_svfiprintf_r+0x1c8>
 8006898:	2300      	movs	r3, #0
 800689a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800689e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80068a2:	f10a 0a01 	add.w	sl, sl, #1
 80068a6:	9304      	str	r3, [sp, #16]
 80068a8:	9307      	str	r3, [sp, #28]
 80068aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80068ae:	931a      	str	r3, [sp, #104]	; 0x68
 80068b0:	4654      	mov	r4, sl
 80068b2:	2205      	movs	r2, #5
 80068b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068b8:	4851      	ldr	r0, [pc, #324]	; (8006a00 <_svfiprintf_r+0x1ec>)
 80068ba:	f7f9 fc99 	bl	80001f0 <memchr>
 80068be:	9a04      	ldr	r2, [sp, #16]
 80068c0:	b9d8      	cbnz	r0, 80068fa <_svfiprintf_r+0xe6>
 80068c2:	06d0      	lsls	r0, r2, #27
 80068c4:	bf44      	itt	mi
 80068c6:	2320      	movmi	r3, #32
 80068c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80068cc:	0711      	lsls	r1, r2, #28
 80068ce:	bf44      	itt	mi
 80068d0:	232b      	movmi	r3, #43	; 0x2b
 80068d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80068d6:	f89a 3000 	ldrb.w	r3, [sl]
 80068da:	2b2a      	cmp	r3, #42	; 0x2a
 80068dc:	d015      	beq.n	800690a <_svfiprintf_r+0xf6>
 80068de:	9a07      	ldr	r2, [sp, #28]
 80068e0:	4654      	mov	r4, sl
 80068e2:	2000      	movs	r0, #0
 80068e4:	f04f 0c0a 	mov.w	ip, #10
 80068e8:	4621      	mov	r1, r4
 80068ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068ee:	3b30      	subs	r3, #48	; 0x30
 80068f0:	2b09      	cmp	r3, #9
 80068f2:	d94e      	bls.n	8006992 <_svfiprintf_r+0x17e>
 80068f4:	b1b0      	cbz	r0, 8006924 <_svfiprintf_r+0x110>
 80068f6:	9207      	str	r2, [sp, #28]
 80068f8:	e014      	b.n	8006924 <_svfiprintf_r+0x110>
 80068fa:	eba0 0308 	sub.w	r3, r0, r8
 80068fe:	fa09 f303 	lsl.w	r3, r9, r3
 8006902:	4313      	orrs	r3, r2
 8006904:	9304      	str	r3, [sp, #16]
 8006906:	46a2      	mov	sl, r4
 8006908:	e7d2      	b.n	80068b0 <_svfiprintf_r+0x9c>
 800690a:	9b03      	ldr	r3, [sp, #12]
 800690c:	1d19      	adds	r1, r3, #4
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	9103      	str	r1, [sp, #12]
 8006912:	2b00      	cmp	r3, #0
 8006914:	bfbb      	ittet	lt
 8006916:	425b      	neglt	r3, r3
 8006918:	f042 0202 	orrlt.w	r2, r2, #2
 800691c:	9307      	strge	r3, [sp, #28]
 800691e:	9307      	strlt	r3, [sp, #28]
 8006920:	bfb8      	it	lt
 8006922:	9204      	strlt	r2, [sp, #16]
 8006924:	7823      	ldrb	r3, [r4, #0]
 8006926:	2b2e      	cmp	r3, #46	; 0x2e
 8006928:	d10c      	bne.n	8006944 <_svfiprintf_r+0x130>
 800692a:	7863      	ldrb	r3, [r4, #1]
 800692c:	2b2a      	cmp	r3, #42	; 0x2a
 800692e:	d135      	bne.n	800699c <_svfiprintf_r+0x188>
 8006930:	9b03      	ldr	r3, [sp, #12]
 8006932:	1d1a      	adds	r2, r3, #4
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	9203      	str	r2, [sp, #12]
 8006938:	2b00      	cmp	r3, #0
 800693a:	bfb8      	it	lt
 800693c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006940:	3402      	adds	r4, #2
 8006942:	9305      	str	r3, [sp, #20]
 8006944:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006a10 <_svfiprintf_r+0x1fc>
 8006948:	7821      	ldrb	r1, [r4, #0]
 800694a:	2203      	movs	r2, #3
 800694c:	4650      	mov	r0, sl
 800694e:	f7f9 fc4f 	bl	80001f0 <memchr>
 8006952:	b140      	cbz	r0, 8006966 <_svfiprintf_r+0x152>
 8006954:	2340      	movs	r3, #64	; 0x40
 8006956:	eba0 000a 	sub.w	r0, r0, sl
 800695a:	fa03 f000 	lsl.w	r0, r3, r0
 800695e:	9b04      	ldr	r3, [sp, #16]
 8006960:	4303      	orrs	r3, r0
 8006962:	3401      	adds	r4, #1
 8006964:	9304      	str	r3, [sp, #16]
 8006966:	f814 1b01 	ldrb.w	r1, [r4], #1
 800696a:	4826      	ldr	r0, [pc, #152]	; (8006a04 <_svfiprintf_r+0x1f0>)
 800696c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006970:	2206      	movs	r2, #6
 8006972:	f7f9 fc3d 	bl	80001f0 <memchr>
 8006976:	2800      	cmp	r0, #0
 8006978:	d038      	beq.n	80069ec <_svfiprintf_r+0x1d8>
 800697a:	4b23      	ldr	r3, [pc, #140]	; (8006a08 <_svfiprintf_r+0x1f4>)
 800697c:	bb1b      	cbnz	r3, 80069c6 <_svfiprintf_r+0x1b2>
 800697e:	9b03      	ldr	r3, [sp, #12]
 8006980:	3307      	adds	r3, #7
 8006982:	f023 0307 	bic.w	r3, r3, #7
 8006986:	3308      	adds	r3, #8
 8006988:	9303      	str	r3, [sp, #12]
 800698a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800698c:	4433      	add	r3, r6
 800698e:	9309      	str	r3, [sp, #36]	; 0x24
 8006990:	e767      	b.n	8006862 <_svfiprintf_r+0x4e>
 8006992:	fb0c 3202 	mla	r2, ip, r2, r3
 8006996:	460c      	mov	r4, r1
 8006998:	2001      	movs	r0, #1
 800699a:	e7a5      	b.n	80068e8 <_svfiprintf_r+0xd4>
 800699c:	2300      	movs	r3, #0
 800699e:	3401      	adds	r4, #1
 80069a0:	9305      	str	r3, [sp, #20]
 80069a2:	4619      	mov	r1, r3
 80069a4:	f04f 0c0a 	mov.w	ip, #10
 80069a8:	4620      	mov	r0, r4
 80069aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80069ae:	3a30      	subs	r2, #48	; 0x30
 80069b0:	2a09      	cmp	r2, #9
 80069b2:	d903      	bls.n	80069bc <_svfiprintf_r+0x1a8>
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d0c5      	beq.n	8006944 <_svfiprintf_r+0x130>
 80069b8:	9105      	str	r1, [sp, #20]
 80069ba:	e7c3      	b.n	8006944 <_svfiprintf_r+0x130>
 80069bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80069c0:	4604      	mov	r4, r0
 80069c2:	2301      	movs	r3, #1
 80069c4:	e7f0      	b.n	80069a8 <_svfiprintf_r+0x194>
 80069c6:	ab03      	add	r3, sp, #12
 80069c8:	9300      	str	r3, [sp, #0]
 80069ca:	462a      	mov	r2, r5
 80069cc:	4b0f      	ldr	r3, [pc, #60]	; (8006a0c <_svfiprintf_r+0x1f8>)
 80069ce:	a904      	add	r1, sp, #16
 80069d0:	4638      	mov	r0, r7
 80069d2:	f7fd ffc9 	bl	8004968 <_printf_float>
 80069d6:	1c42      	adds	r2, r0, #1
 80069d8:	4606      	mov	r6, r0
 80069da:	d1d6      	bne.n	800698a <_svfiprintf_r+0x176>
 80069dc:	89ab      	ldrh	r3, [r5, #12]
 80069de:	065b      	lsls	r3, r3, #25
 80069e0:	f53f af2c 	bmi.w	800683c <_svfiprintf_r+0x28>
 80069e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80069e6:	b01d      	add	sp, #116	; 0x74
 80069e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069ec:	ab03      	add	r3, sp, #12
 80069ee:	9300      	str	r3, [sp, #0]
 80069f0:	462a      	mov	r2, r5
 80069f2:	4b06      	ldr	r3, [pc, #24]	; (8006a0c <_svfiprintf_r+0x1f8>)
 80069f4:	a904      	add	r1, sp, #16
 80069f6:	4638      	mov	r0, r7
 80069f8:	f7fe fa5a 	bl	8004eb0 <_printf_i>
 80069fc:	e7eb      	b.n	80069d6 <_svfiprintf_r+0x1c2>
 80069fe:	bf00      	nop
 8006a00:	08007c74 	.word	0x08007c74
 8006a04:	08007c7e 	.word	0x08007c7e
 8006a08:	08004969 	.word	0x08004969
 8006a0c:	0800675d 	.word	0x0800675d
 8006a10:	08007c7a 	.word	0x08007c7a

08006a14 <_sbrk_r>:
 8006a14:	b538      	push	{r3, r4, r5, lr}
 8006a16:	4d06      	ldr	r5, [pc, #24]	; (8006a30 <_sbrk_r+0x1c>)
 8006a18:	2300      	movs	r3, #0
 8006a1a:	4604      	mov	r4, r0
 8006a1c:	4608      	mov	r0, r1
 8006a1e:	602b      	str	r3, [r5, #0]
 8006a20:	f7fb fa54 	bl	8001ecc <_sbrk>
 8006a24:	1c43      	adds	r3, r0, #1
 8006a26:	d102      	bne.n	8006a2e <_sbrk_r+0x1a>
 8006a28:	682b      	ldr	r3, [r5, #0]
 8006a2a:	b103      	cbz	r3, 8006a2e <_sbrk_r+0x1a>
 8006a2c:	6023      	str	r3, [r4, #0]
 8006a2e:	bd38      	pop	{r3, r4, r5, pc}
 8006a30:	20000368 	.word	0x20000368

08006a34 <__assert_func>:
 8006a34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006a36:	4614      	mov	r4, r2
 8006a38:	461a      	mov	r2, r3
 8006a3a:	4b09      	ldr	r3, [pc, #36]	; (8006a60 <__assert_func+0x2c>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4605      	mov	r5, r0
 8006a40:	68d8      	ldr	r0, [r3, #12]
 8006a42:	b14c      	cbz	r4, 8006a58 <__assert_func+0x24>
 8006a44:	4b07      	ldr	r3, [pc, #28]	; (8006a64 <__assert_func+0x30>)
 8006a46:	9100      	str	r1, [sp, #0]
 8006a48:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006a4c:	4906      	ldr	r1, [pc, #24]	; (8006a68 <__assert_func+0x34>)
 8006a4e:	462b      	mov	r3, r5
 8006a50:	f000 f80e 	bl	8006a70 <fiprintf>
 8006a54:	f000 faac 	bl	8006fb0 <abort>
 8006a58:	4b04      	ldr	r3, [pc, #16]	; (8006a6c <__assert_func+0x38>)
 8006a5a:	461c      	mov	r4, r3
 8006a5c:	e7f3      	b.n	8006a46 <__assert_func+0x12>
 8006a5e:	bf00      	nop
 8006a60:	2000003c 	.word	0x2000003c
 8006a64:	08007c85 	.word	0x08007c85
 8006a68:	08007c92 	.word	0x08007c92
 8006a6c:	08007cc0 	.word	0x08007cc0

08006a70 <fiprintf>:
 8006a70:	b40e      	push	{r1, r2, r3}
 8006a72:	b503      	push	{r0, r1, lr}
 8006a74:	4601      	mov	r1, r0
 8006a76:	ab03      	add	r3, sp, #12
 8006a78:	4805      	ldr	r0, [pc, #20]	; (8006a90 <fiprintf+0x20>)
 8006a7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a7e:	6800      	ldr	r0, [r0, #0]
 8006a80:	9301      	str	r3, [sp, #4]
 8006a82:	f000 f897 	bl	8006bb4 <_vfiprintf_r>
 8006a86:	b002      	add	sp, #8
 8006a88:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a8c:	b003      	add	sp, #12
 8006a8e:	4770      	bx	lr
 8006a90:	2000003c 	.word	0x2000003c

08006a94 <__ascii_mbtowc>:
 8006a94:	b082      	sub	sp, #8
 8006a96:	b901      	cbnz	r1, 8006a9a <__ascii_mbtowc+0x6>
 8006a98:	a901      	add	r1, sp, #4
 8006a9a:	b142      	cbz	r2, 8006aae <__ascii_mbtowc+0x1a>
 8006a9c:	b14b      	cbz	r3, 8006ab2 <__ascii_mbtowc+0x1e>
 8006a9e:	7813      	ldrb	r3, [r2, #0]
 8006aa0:	600b      	str	r3, [r1, #0]
 8006aa2:	7812      	ldrb	r2, [r2, #0]
 8006aa4:	1e10      	subs	r0, r2, #0
 8006aa6:	bf18      	it	ne
 8006aa8:	2001      	movne	r0, #1
 8006aaa:	b002      	add	sp, #8
 8006aac:	4770      	bx	lr
 8006aae:	4610      	mov	r0, r2
 8006ab0:	e7fb      	b.n	8006aaa <__ascii_mbtowc+0x16>
 8006ab2:	f06f 0001 	mvn.w	r0, #1
 8006ab6:	e7f8      	b.n	8006aaa <__ascii_mbtowc+0x16>

08006ab8 <memmove>:
 8006ab8:	4288      	cmp	r0, r1
 8006aba:	b510      	push	{r4, lr}
 8006abc:	eb01 0402 	add.w	r4, r1, r2
 8006ac0:	d902      	bls.n	8006ac8 <memmove+0x10>
 8006ac2:	4284      	cmp	r4, r0
 8006ac4:	4623      	mov	r3, r4
 8006ac6:	d807      	bhi.n	8006ad8 <memmove+0x20>
 8006ac8:	1e43      	subs	r3, r0, #1
 8006aca:	42a1      	cmp	r1, r4
 8006acc:	d008      	beq.n	8006ae0 <memmove+0x28>
 8006ace:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ad2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006ad6:	e7f8      	b.n	8006aca <memmove+0x12>
 8006ad8:	4402      	add	r2, r0
 8006ada:	4601      	mov	r1, r0
 8006adc:	428a      	cmp	r2, r1
 8006ade:	d100      	bne.n	8006ae2 <memmove+0x2a>
 8006ae0:	bd10      	pop	{r4, pc}
 8006ae2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006ae6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006aea:	e7f7      	b.n	8006adc <memmove+0x24>

08006aec <__malloc_lock>:
 8006aec:	4801      	ldr	r0, [pc, #4]	; (8006af4 <__malloc_lock+0x8>)
 8006aee:	f000 bc1f 	b.w	8007330 <__retarget_lock_acquire_recursive>
 8006af2:	bf00      	nop
 8006af4:	2000036c 	.word	0x2000036c

08006af8 <__malloc_unlock>:
 8006af8:	4801      	ldr	r0, [pc, #4]	; (8006b00 <__malloc_unlock+0x8>)
 8006afa:	f000 bc1a 	b.w	8007332 <__retarget_lock_release_recursive>
 8006afe:	bf00      	nop
 8006b00:	2000036c 	.word	0x2000036c

08006b04 <_realloc_r>:
 8006b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b08:	4680      	mov	r8, r0
 8006b0a:	4614      	mov	r4, r2
 8006b0c:	460e      	mov	r6, r1
 8006b0e:	b921      	cbnz	r1, 8006b1a <_realloc_r+0x16>
 8006b10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b14:	4611      	mov	r1, r2
 8006b16:	f7ff bdad 	b.w	8006674 <_malloc_r>
 8006b1a:	b92a      	cbnz	r2, 8006b28 <_realloc_r+0x24>
 8006b1c:	f7ff fd3e 	bl	800659c <_free_r>
 8006b20:	4625      	mov	r5, r4
 8006b22:	4628      	mov	r0, r5
 8006b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b28:	f000 fc6a 	bl	8007400 <_malloc_usable_size_r>
 8006b2c:	4284      	cmp	r4, r0
 8006b2e:	4607      	mov	r7, r0
 8006b30:	d802      	bhi.n	8006b38 <_realloc_r+0x34>
 8006b32:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006b36:	d812      	bhi.n	8006b5e <_realloc_r+0x5a>
 8006b38:	4621      	mov	r1, r4
 8006b3a:	4640      	mov	r0, r8
 8006b3c:	f7ff fd9a 	bl	8006674 <_malloc_r>
 8006b40:	4605      	mov	r5, r0
 8006b42:	2800      	cmp	r0, #0
 8006b44:	d0ed      	beq.n	8006b22 <_realloc_r+0x1e>
 8006b46:	42bc      	cmp	r4, r7
 8006b48:	4622      	mov	r2, r4
 8006b4a:	4631      	mov	r1, r6
 8006b4c:	bf28      	it	cs
 8006b4e:	463a      	movcs	r2, r7
 8006b50:	f7ff f97c 	bl	8005e4c <memcpy>
 8006b54:	4631      	mov	r1, r6
 8006b56:	4640      	mov	r0, r8
 8006b58:	f7ff fd20 	bl	800659c <_free_r>
 8006b5c:	e7e1      	b.n	8006b22 <_realloc_r+0x1e>
 8006b5e:	4635      	mov	r5, r6
 8006b60:	e7df      	b.n	8006b22 <_realloc_r+0x1e>

08006b62 <__sfputc_r>:
 8006b62:	6893      	ldr	r3, [r2, #8]
 8006b64:	3b01      	subs	r3, #1
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	b410      	push	{r4}
 8006b6a:	6093      	str	r3, [r2, #8]
 8006b6c:	da08      	bge.n	8006b80 <__sfputc_r+0x1e>
 8006b6e:	6994      	ldr	r4, [r2, #24]
 8006b70:	42a3      	cmp	r3, r4
 8006b72:	db01      	blt.n	8006b78 <__sfputc_r+0x16>
 8006b74:	290a      	cmp	r1, #10
 8006b76:	d103      	bne.n	8006b80 <__sfputc_r+0x1e>
 8006b78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b7c:	f000 b94a 	b.w	8006e14 <__swbuf_r>
 8006b80:	6813      	ldr	r3, [r2, #0]
 8006b82:	1c58      	adds	r0, r3, #1
 8006b84:	6010      	str	r0, [r2, #0]
 8006b86:	7019      	strb	r1, [r3, #0]
 8006b88:	4608      	mov	r0, r1
 8006b8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b8e:	4770      	bx	lr

08006b90 <__sfputs_r>:
 8006b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b92:	4606      	mov	r6, r0
 8006b94:	460f      	mov	r7, r1
 8006b96:	4614      	mov	r4, r2
 8006b98:	18d5      	adds	r5, r2, r3
 8006b9a:	42ac      	cmp	r4, r5
 8006b9c:	d101      	bne.n	8006ba2 <__sfputs_r+0x12>
 8006b9e:	2000      	movs	r0, #0
 8006ba0:	e007      	b.n	8006bb2 <__sfputs_r+0x22>
 8006ba2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ba6:	463a      	mov	r2, r7
 8006ba8:	4630      	mov	r0, r6
 8006baa:	f7ff ffda 	bl	8006b62 <__sfputc_r>
 8006bae:	1c43      	adds	r3, r0, #1
 8006bb0:	d1f3      	bne.n	8006b9a <__sfputs_r+0xa>
 8006bb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006bb4 <_vfiprintf_r>:
 8006bb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bb8:	460d      	mov	r5, r1
 8006bba:	b09d      	sub	sp, #116	; 0x74
 8006bbc:	4614      	mov	r4, r2
 8006bbe:	4698      	mov	r8, r3
 8006bc0:	4606      	mov	r6, r0
 8006bc2:	b118      	cbz	r0, 8006bcc <_vfiprintf_r+0x18>
 8006bc4:	6983      	ldr	r3, [r0, #24]
 8006bc6:	b90b      	cbnz	r3, 8006bcc <_vfiprintf_r+0x18>
 8006bc8:	f000 fb14 	bl	80071f4 <__sinit>
 8006bcc:	4b89      	ldr	r3, [pc, #548]	; (8006df4 <_vfiprintf_r+0x240>)
 8006bce:	429d      	cmp	r5, r3
 8006bd0:	d11b      	bne.n	8006c0a <_vfiprintf_r+0x56>
 8006bd2:	6875      	ldr	r5, [r6, #4]
 8006bd4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006bd6:	07d9      	lsls	r1, r3, #31
 8006bd8:	d405      	bmi.n	8006be6 <_vfiprintf_r+0x32>
 8006bda:	89ab      	ldrh	r3, [r5, #12]
 8006bdc:	059a      	lsls	r2, r3, #22
 8006bde:	d402      	bmi.n	8006be6 <_vfiprintf_r+0x32>
 8006be0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006be2:	f000 fba5 	bl	8007330 <__retarget_lock_acquire_recursive>
 8006be6:	89ab      	ldrh	r3, [r5, #12]
 8006be8:	071b      	lsls	r3, r3, #28
 8006bea:	d501      	bpl.n	8006bf0 <_vfiprintf_r+0x3c>
 8006bec:	692b      	ldr	r3, [r5, #16]
 8006bee:	b9eb      	cbnz	r3, 8006c2c <_vfiprintf_r+0x78>
 8006bf0:	4629      	mov	r1, r5
 8006bf2:	4630      	mov	r0, r6
 8006bf4:	f000 f96e 	bl	8006ed4 <__swsetup_r>
 8006bf8:	b1c0      	cbz	r0, 8006c2c <_vfiprintf_r+0x78>
 8006bfa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006bfc:	07dc      	lsls	r4, r3, #31
 8006bfe:	d50e      	bpl.n	8006c1e <_vfiprintf_r+0x6a>
 8006c00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c04:	b01d      	add	sp, #116	; 0x74
 8006c06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c0a:	4b7b      	ldr	r3, [pc, #492]	; (8006df8 <_vfiprintf_r+0x244>)
 8006c0c:	429d      	cmp	r5, r3
 8006c0e:	d101      	bne.n	8006c14 <_vfiprintf_r+0x60>
 8006c10:	68b5      	ldr	r5, [r6, #8]
 8006c12:	e7df      	b.n	8006bd4 <_vfiprintf_r+0x20>
 8006c14:	4b79      	ldr	r3, [pc, #484]	; (8006dfc <_vfiprintf_r+0x248>)
 8006c16:	429d      	cmp	r5, r3
 8006c18:	bf08      	it	eq
 8006c1a:	68f5      	ldreq	r5, [r6, #12]
 8006c1c:	e7da      	b.n	8006bd4 <_vfiprintf_r+0x20>
 8006c1e:	89ab      	ldrh	r3, [r5, #12]
 8006c20:	0598      	lsls	r0, r3, #22
 8006c22:	d4ed      	bmi.n	8006c00 <_vfiprintf_r+0x4c>
 8006c24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006c26:	f000 fb84 	bl	8007332 <__retarget_lock_release_recursive>
 8006c2a:	e7e9      	b.n	8006c00 <_vfiprintf_r+0x4c>
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	9309      	str	r3, [sp, #36]	; 0x24
 8006c30:	2320      	movs	r3, #32
 8006c32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006c36:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c3a:	2330      	movs	r3, #48	; 0x30
 8006c3c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006e00 <_vfiprintf_r+0x24c>
 8006c40:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006c44:	f04f 0901 	mov.w	r9, #1
 8006c48:	4623      	mov	r3, r4
 8006c4a:	469a      	mov	sl, r3
 8006c4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c50:	b10a      	cbz	r2, 8006c56 <_vfiprintf_r+0xa2>
 8006c52:	2a25      	cmp	r2, #37	; 0x25
 8006c54:	d1f9      	bne.n	8006c4a <_vfiprintf_r+0x96>
 8006c56:	ebba 0b04 	subs.w	fp, sl, r4
 8006c5a:	d00b      	beq.n	8006c74 <_vfiprintf_r+0xc0>
 8006c5c:	465b      	mov	r3, fp
 8006c5e:	4622      	mov	r2, r4
 8006c60:	4629      	mov	r1, r5
 8006c62:	4630      	mov	r0, r6
 8006c64:	f7ff ff94 	bl	8006b90 <__sfputs_r>
 8006c68:	3001      	adds	r0, #1
 8006c6a:	f000 80aa 	beq.w	8006dc2 <_vfiprintf_r+0x20e>
 8006c6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c70:	445a      	add	r2, fp
 8006c72:	9209      	str	r2, [sp, #36]	; 0x24
 8006c74:	f89a 3000 	ldrb.w	r3, [sl]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	f000 80a2 	beq.w	8006dc2 <_vfiprintf_r+0x20e>
 8006c7e:	2300      	movs	r3, #0
 8006c80:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006c84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c88:	f10a 0a01 	add.w	sl, sl, #1
 8006c8c:	9304      	str	r3, [sp, #16]
 8006c8e:	9307      	str	r3, [sp, #28]
 8006c90:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006c94:	931a      	str	r3, [sp, #104]	; 0x68
 8006c96:	4654      	mov	r4, sl
 8006c98:	2205      	movs	r2, #5
 8006c9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c9e:	4858      	ldr	r0, [pc, #352]	; (8006e00 <_vfiprintf_r+0x24c>)
 8006ca0:	f7f9 faa6 	bl	80001f0 <memchr>
 8006ca4:	9a04      	ldr	r2, [sp, #16]
 8006ca6:	b9d8      	cbnz	r0, 8006ce0 <_vfiprintf_r+0x12c>
 8006ca8:	06d1      	lsls	r1, r2, #27
 8006caa:	bf44      	itt	mi
 8006cac:	2320      	movmi	r3, #32
 8006cae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006cb2:	0713      	lsls	r3, r2, #28
 8006cb4:	bf44      	itt	mi
 8006cb6:	232b      	movmi	r3, #43	; 0x2b
 8006cb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006cbc:	f89a 3000 	ldrb.w	r3, [sl]
 8006cc0:	2b2a      	cmp	r3, #42	; 0x2a
 8006cc2:	d015      	beq.n	8006cf0 <_vfiprintf_r+0x13c>
 8006cc4:	9a07      	ldr	r2, [sp, #28]
 8006cc6:	4654      	mov	r4, sl
 8006cc8:	2000      	movs	r0, #0
 8006cca:	f04f 0c0a 	mov.w	ip, #10
 8006cce:	4621      	mov	r1, r4
 8006cd0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006cd4:	3b30      	subs	r3, #48	; 0x30
 8006cd6:	2b09      	cmp	r3, #9
 8006cd8:	d94e      	bls.n	8006d78 <_vfiprintf_r+0x1c4>
 8006cda:	b1b0      	cbz	r0, 8006d0a <_vfiprintf_r+0x156>
 8006cdc:	9207      	str	r2, [sp, #28]
 8006cde:	e014      	b.n	8006d0a <_vfiprintf_r+0x156>
 8006ce0:	eba0 0308 	sub.w	r3, r0, r8
 8006ce4:	fa09 f303 	lsl.w	r3, r9, r3
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	9304      	str	r3, [sp, #16]
 8006cec:	46a2      	mov	sl, r4
 8006cee:	e7d2      	b.n	8006c96 <_vfiprintf_r+0xe2>
 8006cf0:	9b03      	ldr	r3, [sp, #12]
 8006cf2:	1d19      	adds	r1, r3, #4
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	9103      	str	r1, [sp, #12]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	bfbb      	ittet	lt
 8006cfc:	425b      	neglt	r3, r3
 8006cfe:	f042 0202 	orrlt.w	r2, r2, #2
 8006d02:	9307      	strge	r3, [sp, #28]
 8006d04:	9307      	strlt	r3, [sp, #28]
 8006d06:	bfb8      	it	lt
 8006d08:	9204      	strlt	r2, [sp, #16]
 8006d0a:	7823      	ldrb	r3, [r4, #0]
 8006d0c:	2b2e      	cmp	r3, #46	; 0x2e
 8006d0e:	d10c      	bne.n	8006d2a <_vfiprintf_r+0x176>
 8006d10:	7863      	ldrb	r3, [r4, #1]
 8006d12:	2b2a      	cmp	r3, #42	; 0x2a
 8006d14:	d135      	bne.n	8006d82 <_vfiprintf_r+0x1ce>
 8006d16:	9b03      	ldr	r3, [sp, #12]
 8006d18:	1d1a      	adds	r2, r3, #4
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	9203      	str	r2, [sp, #12]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	bfb8      	it	lt
 8006d22:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006d26:	3402      	adds	r4, #2
 8006d28:	9305      	str	r3, [sp, #20]
 8006d2a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006e10 <_vfiprintf_r+0x25c>
 8006d2e:	7821      	ldrb	r1, [r4, #0]
 8006d30:	2203      	movs	r2, #3
 8006d32:	4650      	mov	r0, sl
 8006d34:	f7f9 fa5c 	bl	80001f0 <memchr>
 8006d38:	b140      	cbz	r0, 8006d4c <_vfiprintf_r+0x198>
 8006d3a:	2340      	movs	r3, #64	; 0x40
 8006d3c:	eba0 000a 	sub.w	r0, r0, sl
 8006d40:	fa03 f000 	lsl.w	r0, r3, r0
 8006d44:	9b04      	ldr	r3, [sp, #16]
 8006d46:	4303      	orrs	r3, r0
 8006d48:	3401      	adds	r4, #1
 8006d4a:	9304      	str	r3, [sp, #16]
 8006d4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d50:	482c      	ldr	r0, [pc, #176]	; (8006e04 <_vfiprintf_r+0x250>)
 8006d52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006d56:	2206      	movs	r2, #6
 8006d58:	f7f9 fa4a 	bl	80001f0 <memchr>
 8006d5c:	2800      	cmp	r0, #0
 8006d5e:	d03f      	beq.n	8006de0 <_vfiprintf_r+0x22c>
 8006d60:	4b29      	ldr	r3, [pc, #164]	; (8006e08 <_vfiprintf_r+0x254>)
 8006d62:	bb1b      	cbnz	r3, 8006dac <_vfiprintf_r+0x1f8>
 8006d64:	9b03      	ldr	r3, [sp, #12]
 8006d66:	3307      	adds	r3, #7
 8006d68:	f023 0307 	bic.w	r3, r3, #7
 8006d6c:	3308      	adds	r3, #8
 8006d6e:	9303      	str	r3, [sp, #12]
 8006d70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d72:	443b      	add	r3, r7
 8006d74:	9309      	str	r3, [sp, #36]	; 0x24
 8006d76:	e767      	b.n	8006c48 <_vfiprintf_r+0x94>
 8006d78:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d7c:	460c      	mov	r4, r1
 8006d7e:	2001      	movs	r0, #1
 8006d80:	e7a5      	b.n	8006cce <_vfiprintf_r+0x11a>
 8006d82:	2300      	movs	r3, #0
 8006d84:	3401      	adds	r4, #1
 8006d86:	9305      	str	r3, [sp, #20]
 8006d88:	4619      	mov	r1, r3
 8006d8a:	f04f 0c0a 	mov.w	ip, #10
 8006d8e:	4620      	mov	r0, r4
 8006d90:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d94:	3a30      	subs	r2, #48	; 0x30
 8006d96:	2a09      	cmp	r2, #9
 8006d98:	d903      	bls.n	8006da2 <_vfiprintf_r+0x1ee>
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d0c5      	beq.n	8006d2a <_vfiprintf_r+0x176>
 8006d9e:	9105      	str	r1, [sp, #20]
 8006da0:	e7c3      	b.n	8006d2a <_vfiprintf_r+0x176>
 8006da2:	fb0c 2101 	mla	r1, ip, r1, r2
 8006da6:	4604      	mov	r4, r0
 8006da8:	2301      	movs	r3, #1
 8006daa:	e7f0      	b.n	8006d8e <_vfiprintf_r+0x1da>
 8006dac:	ab03      	add	r3, sp, #12
 8006dae:	9300      	str	r3, [sp, #0]
 8006db0:	462a      	mov	r2, r5
 8006db2:	4b16      	ldr	r3, [pc, #88]	; (8006e0c <_vfiprintf_r+0x258>)
 8006db4:	a904      	add	r1, sp, #16
 8006db6:	4630      	mov	r0, r6
 8006db8:	f7fd fdd6 	bl	8004968 <_printf_float>
 8006dbc:	4607      	mov	r7, r0
 8006dbe:	1c78      	adds	r0, r7, #1
 8006dc0:	d1d6      	bne.n	8006d70 <_vfiprintf_r+0x1bc>
 8006dc2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006dc4:	07d9      	lsls	r1, r3, #31
 8006dc6:	d405      	bmi.n	8006dd4 <_vfiprintf_r+0x220>
 8006dc8:	89ab      	ldrh	r3, [r5, #12]
 8006dca:	059a      	lsls	r2, r3, #22
 8006dcc:	d402      	bmi.n	8006dd4 <_vfiprintf_r+0x220>
 8006dce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006dd0:	f000 faaf 	bl	8007332 <__retarget_lock_release_recursive>
 8006dd4:	89ab      	ldrh	r3, [r5, #12]
 8006dd6:	065b      	lsls	r3, r3, #25
 8006dd8:	f53f af12 	bmi.w	8006c00 <_vfiprintf_r+0x4c>
 8006ddc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006dde:	e711      	b.n	8006c04 <_vfiprintf_r+0x50>
 8006de0:	ab03      	add	r3, sp, #12
 8006de2:	9300      	str	r3, [sp, #0]
 8006de4:	462a      	mov	r2, r5
 8006de6:	4b09      	ldr	r3, [pc, #36]	; (8006e0c <_vfiprintf_r+0x258>)
 8006de8:	a904      	add	r1, sp, #16
 8006dea:	4630      	mov	r0, r6
 8006dec:	f7fe f860 	bl	8004eb0 <_printf_i>
 8006df0:	e7e4      	b.n	8006dbc <_vfiprintf_r+0x208>
 8006df2:	bf00      	nop
 8006df4:	08007dec 	.word	0x08007dec
 8006df8:	08007e0c 	.word	0x08007e0c
 8006dfc:	08007dcc 	.word	0x08007dcc
 8006e00:	08007c74 	.word	0x08007c74
 8006e04:	08007c7e 	.word	0x08007c7e
 8006e08:	08004969 	.word	0x08004969
 8006e0c:	08006b91 	.word	0x08006b91
 8006e10:	08007c7a 	.word	0x08007c7a

08006e14 <__swbuf_r>:
 8006e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e16:	460e      	mov	r6, r1
 8006e18:	4614      	mov	r4, r2
 8006e1a:	4605      	mov	r5, r0
 8006e1c:	b118      	cbz	r0, 8006e26 <__swbuf_r+0x12>
 8006e1e:	6983      	ldr	r3, [r0, #24]
 8006e20:	b90b      	cbnz	r3, 8006e26 <__swbuf_r+0x12>
 8006e22:	f000 f9e7 	bl	80071f4 <__sinit>
 8006e26:	4b21      	ldr	r3, [pc, #132]	; (8006eac <__swbuf_r+0x98>)
 8006e28:	429c      	cmp	r4, r3
 8006e2a:	d12b      	bne.n	8006e84 <__swbuf_r+0x70>
 8006e2c:	686c      	ldr	r4, [r5, #4]
 8006e2e:	69a3      	ldr	r3, [r4, #24]
 8006e30:	60a3      	str	r3, [r4, #8]
 8006e32:	89a3      	ldrh	r3, [r4, #12]
 8006e34:	071a      	lsls	r2, r3, #28
 8006e36:	d52f      	bpl.n	8006e98 <__swbuf_r+0x84>
 8006e38:	6923      	ldr	r3, [r4, #16]
 8006e3a:	b36b      	cbz	r3, 8006e98 <__swbuf_r+0x84>
 8006e3c:	6923      	ldr	r3, [r4, #16]
 8006e3e:	6820      	ldr	r0, [r4, #0]
 8006e40:	1ac0      	subs	r0, r0, r3
 8006e42:	6963      	ldr	r3, [r4, #20]
 8006e44:	b2f6      	uxtb	r6, r6
 8006e46:	4283      	cmp	r3, r0
 8006e48:	4637      	mov	r7, r6
 8006e4a:	dc04      	bgt.n	8006e56 <__swbuf_r+0x42>
 8006e4c:	4621      	mov	r1, r4
 8006e4e:	4628      	mov	r0, r5
 8006e50:	f000 f93c 	bl	80070cc <_fflush_r>
 8006e54:	bb30      	cbnz	r0, 8006ea4 <__swbuf_r+0x90>
 8006e56:	68a3      	ldr	r3, [r4, #8]
 8006e58:	3b01      	subs	r3, #1
 8006e5a:	60a3      	str	r3, [r4, #8]
 8006e5c:	6823      	ldr	r3, [r4, #0]
 8006e5e:	1c5a      	adds	r2, r3, #1
 8006e60:	6022      	str	r2, [r4, #0]
 8006e62:	701e      	strb	r6, [r3, #0]
 8006e64:	6963      	ldr	r3, [r4, #20]
 8006e66:	3001      	adds	r0, #1
 8006e68:	4283      	cmp	r3, r0
 8006e6a:	d004      	beq.n	8006e76 <__swbuf_r+0x62>
 8006e6c:	89a3      	ldrh	r3, [r4, #12]
 8006e6e:	07db      	lsls	r3, r3, #31
 8006e70:	d506      	bpl.n	8006e80 <__swbuf_r+0x6c>
 8006e72:	2e0a      	cmp	r6, #10
 8006e74:	d104      	bne.n	8006e80 <__swbuf_r+0x6c>
 8006e76:	4621      	mov	r1, r4
 8006e78:	4628      	mov	r0, r5
 8006e7a:	f000 f927 	bl	80070cc <_fflush_r>
 8006e7e:	b988      	cbnz	r0, 8006ea4 <__swbuf_r+0x90>
 8006e80:	4638      	mov	r0, r7
 8006e82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e84:	4b0a      	ldr	r3, [pc, #40]	; (8006eb0 <__swbuf_r+0x9c>)
 8006e86:	429c      	cmp	r4, r3
 8006e88:	d101      	bne.n	8006e8e <__swbuf_r+0x7a>
 8006e8a:	68ac      	ldr	r4, [r5, #8]
 8006e8c:	e7cf      	b.n	8006e2e <__swbuf_r+0x1a>
 8006e8e:	4b09      	ldr	r3, [pc, #36]	; (8006eb4 <__swbuf_r+0xa0>)
 8006e90:	429c      	cmp	r4, r3
 8006e92:	bf08      	it	eq
 8006e94:	68ec      	ldreq	r4, [r5, #12]
 8006e96:	e7ca      	b.n	8006e2e <__swbuf_r+0x1a>
 8006e98:	4621      	mov	r1, r4
 8006e9a:	4628      	mov	r0, r5
 8006e9c:	f000 f81a 	bl	8006ed4 <__swsetup_r>
 8006ea0:	2800      	cmp	r0, #0
 8006ea2:	d0cb      	beq.n	8006e3c <__swbuf_r+0x28>
 8006ea4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006ea8:	e7ea      	b.n	8006e80 <__swbuf_r+0x6c>
 8006eaa:	bf00      	nop
 8006eac:	08007dec 	.word	0x08007dec
 8006eb0:	08007e0c 	.word	0x08007e0c
 8006eb4:	08007dcc 	.word	0x08007dcc

08006eb8 <__ascii_wctomb>:
 8006eb8:	b149      	cbz	r1, 8006ece <__ascii_wctomb+0x16>
 8006eba:	2aff      	cmp	r2, #255	; 0xff
 8006ebc:	bf85      	ittet	hi
 8006ebe:	238a      	movhi	r3, #138	; 0x8a
 8006ec0:	6003      	strhi	r3, [r0, #0]
 8006ec2:	700a      	strbls	r2, [r1, #0]
 8006ec4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8006ec8:	bf98      	it	ls
 8006eca:	2001      	movls	r0, #1
 8006ecc:	4770      	bx	lr
 8006ece:	4608      	mov	r0, r1
 8006ed0:	4770      	bx	lr
	...

08006ed4 <__swsetup_r>:
 8006ed4:	4b32      	ldr	r3, [pc, #200]	; (8006fa0 <__swsetup_r+0xcc>)
 8006ed6:	b570      	push	{r4, r5, r6, lr}
 8006ed8:	681d      	ldr	r5, [r3, #0]
 8006eda:	4606      	mov	r6, r0
 8006edc:	460c      	mov	r4, r1
 8006ede:	b125      	cbz	r5, 8006eea <__swsetup_r+0x16>
 8006ee0:	69ab      	ldr	r3, [r5, #24]
 8006ee2:	b913      	cbnz	r3, 8006eea <__swsetup_r+0x16>
 8006ee4:	4628      	mov	r0, r5
 8006ee6:	f000 f985 	bl	80071f4 <__sinit>
 8006eea:	4b2e      	ldr	r3, [pc, #184]	; (8006fa4 <__swsetup_r+0xd0>)
 8006eec:	429c      	cmp	r4, r3
 8006eee:	d10f      	bne.n	8006f10 <__swsetup_r+0x3c>
 8006ef0:	686c      	ldr	r4, [r5, #4]
 8006ef2:	89a3      	ldrh	r3, [r4, #12]
 8006ef4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006ef8:	0719      	lsls	r1, r3, #28
 8006efa:	d42c      	bmi.n	8006f56 <__swsetup_r+0x82>
 8006efc:	06dd      	lsls	r5, r3, #27
 8006efe:	d411      	bmi.n	8006f24 <__swsetup_r+0x50>
 8006f00:	2309      	movs	r3, #9
 8006f02:	6033      	str	r3, [r6, #0]
 8006f04:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006f08:	81a3      	strh	r3, [r4, #12]
 8006f0a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006f0e:	e03e      	b.n	8006f8e <__swsetup_r+0xba>
 8006f10:	4b25      	ldr	r3, [pc, #148]	; (8006fa8 <__swsetup_r+0xd4>)
 8006f12:	429c      	cmp	r4, r3
 8006f14:	d101      	bne.n	8006f1a <__swsetup_r+0x46>
 8006f16:	68ac      	ldr	r4, [r5, #8]
 8006f18:	e7eb      	b.n	8006ef2 <__swsetup_r+0x1e>
 8006f1a:	4b24      	ldr	r3, [pc, #144]	; (8006fac <__swsetup_r+0xd8>)
 8006f1c:	429c      	cmp	r4, r3
 8006f1e:	bf08      	it	eq
 8006f20:	68ec      	ldreq	r4, [r5, #12]
 8006f22:	e7e6      	b.n	8006ef2 <__swsetup_r+0x1e>
 8006f24:	0758      	lsls	r0, r3, #29
 8006f26:	d512      	bpl.n	8006f4e <__swsetup_r+0x7a>
 8006f28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f2a:	b141      	cbz	r1, 8006f3e <__swsetup_r+0x6a>
 8006f2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f30:	4299      	cmp	r1, r3
 8006f32:	d002      	beq.n	8006f3a <__swsetup_r+0x66>
 8006f34:	4630      	mov	r0, r6
 8006f36:	f7ff fb31 	bl	800659c <_free_r>
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	6363      	str	r3, [r4, #52]	; 0x34
 8006f3e:	89a3      	ldrh	r3, [r4, #12]
 8006f40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006f44:	81a3      	strh	r3, [r4, #12]
 8006f46:	2300      	movs	r3, #0
 8006f48:	6063      	str	r3, [r4, #4]
 8006f4a:	6923      	ldr	r3, [r4, #16]
 8006f4c:	6023      	str	r3, [r4, #0]
 8006f4e:	89a3      	ldrh	r3, [r4, #12]
 8006f50:	f043 0308 	orr.w	r3, r3, #8
 8006f54:	81a3      	strh	r3, [r4, #12]
 8006f56:	6923      	ldr	r3, [r4, #16]
 8006f58:	b94b      	cbnz	r3, 8006f6e <__swsetup_r+0x9a>
 8006f5a:	89a3      	ldrh	r3, [r4, #12]
 8006f5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006f60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f64:	d003      	beq.n	8006f6e <__swsetup_r+0x9a>
 8006f66:	4621      	mov	r1, r4
 8006f68:	4630      	mov	r0, r6
 8006f6a:	f000 fa09 	bl	8007380 <__smakebuf_r>
 8006f6e:	89a0      	ldrh	r0, [r4, #12]
 8006f70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006f74:	f010 0301 	ands.w	r3, r0, #1
 8006f78:	d00a      	beq.n	8006f90 <__swsetup_r+0xbc>
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	60a3      	str	r3, [r4, #8]
 8006f7e:	6963      	ldr	r3, [r4, #20]
 8006f80:	425b      	negs	r3, r3
 8006f82:	61a3      	str	r3, [r4, #24]
 8006f84:	6923      	ldr	r3, [r4, #16]
 8006f86:	b943      	cbnz	r3, 8006f9a <__swsetup_r+0xc6>
 8006f88:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006f8c:	d1ba      	bne.n	8006f04 <__swsetup_r+0x30>
 8006f8e:	bd70      	pop	{r4, r5, r6, pc}
 8006f90:	0781      	lsls	r1, r0, #30
 8006f92:	bf58      	it	pl
 8006f94:	6963      	ldrpl	r3, [r4, #20]
 8006f96:	60a3      	str	r3, [r4, #8]
 8006f98:	e7f4      	b.n	8006f84 <__swsetup_r+0xb0>
 8006f9a:	2000      	movs	r0, #0
 8006f9c:	e7f7      	b.n	8006f8e <__swsetup_r+0xba>
 8006f9e:	bf00      	nop
 8006fa0:	2000003c 	.word	0x2000003c
 8006fa4:	08007dec 	.word	0x08007dec
 8006fa8:	08007e0c 	.word	0x08007e0c
 8006fac:	08007dcc 	.word	0x08007dcc

08006fb0 <abort>:
 8006fb0:	b508      	push	{r3, lr}
 8006fb2:	2006      	movs	r0, #6
 8006fb4:	f000 fa54 	bl	8007460 <raise>
 8006fb8:	2001      	movs	r0, #1
 8006fba:	f7fa ff0f 	bl	8001ddc <_exit>
	...

08006fc0 <__sflush_r>:
 8006fc0:	898a      	ldrh	r2, [r1, #12]
 8006fc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fc6:	4605      	mov	r5, r0
 8006fc8:	0710      	lsls	r0, r2, #28
 8006fca:	460c      	mov	r4, r1
 8006fcc:	d458      	bmi.n	8007080 <__sflush_r+0xc0>
 8006fce:	684b      	ldr	r3, [r1, #4]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	dc05      	bgt.n	8006fe0 <__sflush_r+0x20>
 8006fd4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	dc02      	bgt.n	8006fe0 <__sflush_r+0x20>
 8006fda:	2000      	movs	r0, #0
 8006fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fe0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006fe2:	2e00      	cmp	r6, #0
 8006fe4:	d0f9      	beq.n	8006fda <__sflush_r+0x1a>
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006fec:	682f      	ldr	r7, [r5, #0]
 8006fee:	602b      	str	r3, [r5, #0]
 8006ff0:	d032      	beq.n	8007058 <__sflush_r+0x98>
 8006ff2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006ff4:	89a3      	ldrh	r3, [r4, #12]
 8006ff6:	075a      	lsls	r2, r3, #29
 8006ff8:	d505      	bpl.n	8007006 <__sflush_r+0x46>
 8006ffa:	6863      	ldr	r3, [r4, #4]
 8006ffc:	1ac0      	subs	r0, r0, r3
 8006ffe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007000:	b10b      	cbz	r3, 8007006 <__sflush_r+0x46>
 8007002:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007004:	1ac0      	subs	r0, r0, r3
 8007006:	2300      	movs	r3, #0
 8007008:	4602      	mov	r2, r0
 800700a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800700c:	6a21      	ldr	r1, [r4, #32]
 800700e:	4628      	mov	r0, r5
 8007010:	47b0      	blx	r6
 8007012:	1c43      	adds	r3, r0, #1
 8007014:	89a3      	ldrh	r3, [r4, #12]
 8007016:	d106      	bne.n	8007026 <__sflush_r+0x66>
 8007018:	6829      	ldr	r1, [r5, #0]
 800701a:	291d      	cmp	r1, #29
 800701c:	d82c      	bhi.n	8007078 <__sflush_r+0xb8>
 800701e:	4a2a      	ldr	r2, [pc, #168]	; (80070c8 <__sflush_r+0x108>)
 8007020:	40ca      	lsrs	r2, r1
 8007022:	07d6      	lsls	r6, r2, #31
 8007024:	d528      	bpl.n	8007078 <__sflush_r+0xb8>
 8007026:	2200      	movs	r2, #0
 8007028:	6062      	str	r2, [r4, #4]
 800702a:	04d9      	lsls	r1, r3, #19
 800702c:	6922      	ldr	r2, [r4, #16]
 800702e:	6022      	str	r2, [r4, #0]
 8007030:	d504      	bpl.n	800703c <__sflush_r+0x7c>
 8007032:	1c42      	adds	r2, r0, #1
 8007034:	d101      	bne.n	800703a <__sflush_r+0x7a>
 8007036:	682b      	ldr	r3, [r5, #0]
 8007038:	b903      	cbnz	r3, 800703c <__sflush_r+0x7c>
 800703a:	6560      	str	r0, [r4, #84]	; 0x54
 800703c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800703e:	602f      	str	r7, [r5, #0]
 8007040:	2900      	cmp	r1, #0
 8007042:	d0ca      	beq.n	8006fda <__sflush_r+0x1a>
 8007044:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007048:	4299      	cmp	r1, r3
 800704a:	d002      	beq.n	8007052 <__sflush_r+0x92>
 800704c:	4628      	mov	r0, r5
 800704e:	f7ff faa5 	bl	800659c <_free_r>
 8007052:	2000      	movs	r0, #0
 8007054:	6360      	str	r0, [r4, #52]	; 0x34
 8007056:	e7c1      	b.n	8006fdc <__sflush_r+0x1c>
 8007058:	6a21      	ldr	r1, [r4, #32]
 800705a:	2301      	movs	r3, #1
 800705c:	4628      	mov	r0, r5
 800705e:	47b0      	blx	r6
 8007060:	1c41      	adds	r1, r0, #1
 8007062:	d1c7      	bne.n	8006ff4 <__sflush_r+0x34>
 8007064:	682b      	ldr	r3, [r5, #0]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d0c4      	beq.n	8006ff4 <__sflush_r+0x34>
 800706a:	2b1d      	cmp	r3, #29
 800706c:	d001      	beq.n	8007072 <__sflush_r+0xb2>
 800706e:	2b16      	cmp	r3, #22
 8007070:	d101      	bne.n	8007076 <__sflush_r+0xb6>
 8007072:	602f      	str	r7, [r5, #0]
 8007074:	e7b1      	b.n	8006fda <__sflush_r+0x1a>
 8007076:	89a3      	ldrh	r3, [r4, #12]
 8007078:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800707c:	81a3      	strh	r3, [r4, #12]
 800707e:	e7ad      	b.n	8006fdc <__sflush_r+0x1c>
 8007080:	690f      	ldr	r7, [r1, #16]
 8007082:	2f00      	cmp	r7, #0
 8007084:	d0a9      	beq.n	8006fda <__sflush_r+0x1a>
 8007086:	0793      	lsls	r3, r2, #30
 8007088:	680e      	ldr	r6, [r1, #0]
 800708a:	bf08      	it	eq
 800708c:	694b      	ldreq	r3, [r1, #20]
 800708e:	600f      	str	r7, [r1, #0]
 8007090:	bf18      	it	ne
 8007092:	2300      	movne	r3, #0
 8007094:	eba6 0807 	sub.w	r8, r6, r7
 8007098:	608b      	str	r3, [r1, #8]
 800709a:	f1b8 0f00 	cmp.w	r8, #0
 800709e:	dd9c      	ble.n	8006fda <__sflush_r+0x1a>
 80070a0:	6a21      	ldr	r1, [r4, #32]
 80070a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80070a4:	4643      	mov	r3, r8
 80070a6:	463a      	mov	r2, r7
 80070a8:	4628      	mov	r0, r5
 80070aa:	47b0      	blx	r6
 80070ac:	2800      	cmp	r0, #0
 80070ae:	dc06      	bgt.n	80070be <__sflush_r+0xfe>
 80070b0:	89a3      	ldrh	r3, [r4, #12]
 80070b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070b6:	81a3      	strh	r3, [r4, #12]
 80070b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80070bc:	e78e      	b.n	8006fdc <__sflush_r+0x1c>
 80070be:	4407      	add	r7, r0
 80070c0:	eba8 0800 	sub.w	r8, r8, r0
 80070c4:	e7e9      	b.n	800709a <__sflush_r+0xda>
 80070c6:	bf00      	nop
 80070c8:	20400001 	.word	0x20400001

080070cc <_fflush_r>:
 80070cc:	b538      	push	{r3, r4, r5, lr}
 80070ce:	690b      	ldr	r3, [r1, #16]
 80070d0:	4605      	mov	r5, r0
 80070d2:	460c      	mov	r4, r1
 80070d4:	b913      	cbnz	r3, 80070dc <_fflush_r+0x10>
 80070d6:	2500      	movs	r5, #0
 80070d8:	4628      	mov	r0, r5
 80070da:	bd38      	pop	{r3, r4, r5, pc}
 80070dc:	b118      	cbz	r0, 80070e6 <_fflush_r+0x1a>
 80070de:	6983      	ldr	r3, [r0, #24]
 80070e0:	b90b      	cbnz	r3, 80070e6 <_fflush_r+0x1a>
 80070e2:	f000 f887 	bl	80071f4 <__sinit>
 80070e6:	4b14      	ldr	r3, [pc, #80]	; (8007138 <_fflush_r+0x6c>)
 80070e8:	429c      	cmp	r4, r3
 80070ea:	d11b      	bne.n	8007124 <_fflush_r+0x58>
 80070ec:	686c      	ldr	r4, [r5, #4]
 80070ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d0ef      	beq.n	80070d6 <_fflush_r+0xa>
 80070f6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80070f8:	07d0      	lsls	r0, r2, #31
 80070fa:	d404      	bmi.n	8007106 <_fflush_r+0x3a>
 80070fc:	0599      	lsls	r1, r3, #22
 80070fe:	d402      	bmi.n	8007106 <_fflush_r+0x3a>
 8007100:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007102:	f000 f915 	bl	8007330 <__retarget_lock_acquire_recursive>
 8007106:	4628      	mov	r0, r5
 8007108:	4621      	mov	r1, r4
 800710a:	f7ff ff59 	bl	8006fc0 <__sflush_r>
 800710e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007110:	07da      	lsls	r2, r3, #31
 8007112:	4605      	mov	r5, r0
 8007114:	d4e0      	bmi.n	80070d8 <_fflush_r+0xc>
 8007116:	89a3      	ldrh	r3, [r4, #12]
 8007118:	059b      	lsls	r3, r3, #22
 800711a:	d4dd      	bmi.n	80070d8 <_fflush_r+0xc>
 800711c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800711e:	f000 f908 	bl	8007332 <__retarget_lock_release_recursive>
 8007122:	e7d9      	b.n	80070d8 <_fflush_r+0xc>
 8007124:	4b05      	ldr	r3, [pc, #20]	; (800713c <_fflush_r+0x70>)
 8007126:	429c      	cmp	r4, r3
 8007128:	d101      	bne.n	800712e <_fflush_r+0x62>
 800712a:	68ac      	ldr	r4, [r5, #8]
 800712c:	e7df      	b.n	80070ee <_fflush_r+0x22>
 800712e:	4b04      	ldr	r3, [pc, #16]	; (8007140 <_fflush_r+0x74>)
 8007130:	429c      	cmp	r4, r3
 8007132:	bf08      	it	eq
 8007134:	68ec      	ldreq	r4, [r5, #12]
 8007136:	e7da      	b.n	80070ee <_fflush_r+0x22>
 8007138:	08007dec 	.word	0x08007dec
 800713c:	08007e0c 	.word	0x08007e0c
 8007140:	08007dcc 	.word	0x08007dcc

08007144 <std>:
 8007144:	2300      	movs	r3, #0
 8007146:	b510      	push	{r4, lr}
 8007148:	4604      	mov	r4, r0
 800714a:	e9c0 3300 	strd	r3, r3, [r0]
 800714e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007152:	6083      	str	r3, [r0, #8]
 8007154:	8181      	strh	r1, [r0, #12]
 8007156:	6643      	str	r3, [r0, #100]	; 0x64
 8007158:	81c2      	strh	r2, [r0, #14]
 800715a:	6183      	str	r3, [r0, #24]
 800715c:	4619      	mov	r1, r3
 800715e:	2208      	movs	r2, #8
 8007160:	305c      	adds	r0, #92	; 0x5c
 8007162:	f7fd fb59 	bl	8004818 <memset>
 8007166:	4b05      	ldr	r3, [pc, #20]	; (800717c <std+0x38>)
 8007168:	6263      	str	r3, [r4, #36]	; 0x24
 800716a:	4b05      	ldr	r3, [pc, #20]	; (8007180 <std+0x3c>)
 800716c:	62a3      	str	r3, [r4, #40]	; 0x28
 800716e:	4b05      	ldr	r3, [pc, #20]	; (8007184 <std+0x40>)
 8007170:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007172:	4b05      	ldr	r3, [pc, #20]	; (8007188 <std+0x44>)
 8007174:	6224      	str	r4, [r4, #32]
 8007176:	6323      	str	r3, [r4, #48]	; 0x30
 8007178:	bd10      	pop	{r4, pc}
 800717a:	bf00      	nop
 800717c:	08007499 	.word	0x08007499
 8007180:	080074bb 	.word	0x080074bb
 8007184:	080074f3 	.word	0x080074f3
 8007188:	08007517 	.word	0x08007517

0800718c <_cleanup_r>:
 800718c:	4901      	ldr	r1, [pc, #4]	; (8007194 <_cleanup_r+0x8>)
 800718e:	f000 b8af 	b.w	80072f0 <_fwalk_reent>
 8007192:	bf00      	nop
 8007194:	080070cd 	.word	0x080070cd

08007198 <__sfmoreglue>:
 8007198:	b570      	push	{r4, r5, r6, lr}
 800719a:	2268      	movs	r2, #104	; 0x68
 800719c:	1e4d      	subs	r5, r1, #1
 800719e:	4355      	muls	r5, r2
 80071a0:	460e      	mov	r6, r1
 80071a2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80071a6:	f7ff fa65 	bl	8006674 <_malloc_r>
 80071aa:	4604      	mov	r4, r0
 80071ac:	b140      	cbz	r0, 80071c0 <__sfmoreglue+0x28>
 80071ae:	2100      	movs	r1, #0
 80071b0:	e9c0 1600 	strd	r1, r6, [r0]
 80071b4:	300c      	adds	r0, #12
 80071b6:	60a0      	str	r0, [r4, #8]
 80071b8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80071bc:	f7fd fb2c 	bl	8004818 <memset>
 80071c0:	4620      	mov	r0, r4
 80071c2:	bd70      	pop	{r4, r5, r6, pc}

080071c4 <__sfp_lock_acquire>:
 80071c4:	4801      	ldr	r0, [pc, #4]	; (80071cc <__sfp_lock_acquire+0x8>)
 80071c6:	f000 b8b3 	b.w	8007330 <__retarget_lock_acquire_recursive>
 80071ca:	bf00      	nop
 80071cc:	2000036d 	.word	0x2000036d

080071d0 <__sfp_lock_release>:
 80071d0:	4801      	ldr	r0, [pc, #4]	; (80071d8 <__sfp_lock_release+0x8>)
 80071d2:	f000 b8ae 	b.w	8007332 <__retarget_lock_release_recursive>
 80071d6:	bf00      	nop
 80071d8:	2000036d 	.word	0x2000036d

080071dc <__sinit_lock_acquire>:
 80071dc:	4801      	ldr	r0, [pc, #4]	; (80071e4 <__sinit_lock_acquire+0x8>)
 80071de:	f000 b8a7 	b.w	8007330 <__retarget_lock_acquire_recursive>
 80071e2:	bf00      	nop
 80071e4:	2000036e 	.word	0x2000036e

080071e8 <__sinit_lock_release>:
 80071e8:	4801      	ldr	r0, [pc, #4]	; (80071f0 <__sinit_lock_release+0x8>)
 80071ea:	f000 b8a2 	b.w	8007332 <__retarget_lock_release_recursive>
 80071ee:	bf00      	nop
 80071f0:	2000036e 	.word	0x2000036e

080071f4 <__sinit>:
 80071f4:	b510      	push	{r4, lr}
 80071f6:	4604      	mov	r4, r0
 80071f8:	f7ff fff0 	bl	80071dc <__sinit_lock_acquire>
 80071fc:	69a3      	ldr	r3, [r4, #24]
 80071fe:	b11b      	cbz	r3, 8007208 <__sinit+0x14>
 8007200:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007204:	f7ff bff0 	b.w	80071e8 <__sinit_lock_release>
 8007208:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800720c:	6523      	str	r3, [r4, #80]	; 0x50
 800720e:	4b13      	ldr	r3, [pc, #76]	; (800725c <__sinit+0x68>)
 8007210:	4a13      	ldr	r2, [pc, #76]	; (8007260 <__sinit+0x6c>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	62a2      	str	r2, [r4, #40]	; 0x28
 8007216:	42a3      	cmp	r3, r4
 8007218:	bf04      	itt	eq
 800721a:	2301      	moveq	r3, #1
 800721c:	61a3      	streq	r3, [r4, #24]
 800721e:	4620      	mov	r0, r4
 8007220:	f000 f820 	bl	8007264 <__sfp>
 8007224:	6060      	str	r0, [r4, #4]
 8007226:	4620      	mov	r0, r4
 8007228:	f000 f81c 	bl	8007264 <__sfp>
 800722c:	60a0      	str	r0, [r4, #8]
 800722e:	4620      	mov	r0, r4
 8007230:	f000 f818 	bl	8007264 <__sfp>
 8007234:	2200      	movs	r2, #0
 8007236:	60e0      	str	r0, [r4, #12]
 8007238:	2104      	movs	r1, #4
 800723a:	6860      	ldr	r0, [r4, #4]
 800723c:	f7ff ff82 	bl	8007144 <std>
 8007240:	68a0      	ldr	r0, [r4, #8]
 8007242:	2201      	movs	r2, #1
 8007244:	2109      	movs	r1, #9
 8007246:	f7ff ff7d 	bl	8007144 <std>
 800724a:	68e0      	ldr	r0, [r4, #12]
 800724c:	2202      	movs	r2, #2
 800724e:	2112      	movs	r1, #18
 8007250:	f7ff ff78 	bl	8007144 <std>
 8007254:	2301      	movs	r3, #1
 8007256:	61a3      	str	r3, [r4, #24]
 8007258:	e7d2      	b.n	8007200 <__sinit+0xc>
 800725a:	bf00      	nop
 800725c:	08007a54 	.word	0x08007a54
 8007260:	0800718d 	.word	0x0800718d

08007264 <__sfp>:
 8007264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007266:	4607      	mov	r7, r0
 8007268:	f7ff ffac 	bl	80071c4 <__sfp_lock_acquire>
 800726c:	4b1e      	ldr	r3, [pc, #120]	; (80072e8 <__sfp+0x84>)
 800726e:	681e      	ldr	r6, [r3, #0]
 8007270:	69b3      	ldr	r3, [r6, #24]
 8007272:	b913      	cbnz	r3, 800727a <__sfp+0x16>
 8007274:	4630      	mov	r0, r6
 8007276:	f7ff ffbd 	bl	80071f4 <__sinit>
 800727a:	3648      	adds	r6, #72	; 0x48
 800727c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007280:	3b01      	subs	r3, #1
 8007282:	d503      	bpl.n	800728c <__sfp+0x28>
 8007284:	6833      	ldr	r3, [r6, #0]
 8007286:	b30b      	cbz	r3, 80072cc <__sfp+0x68>
 8007288:	6836      	ldr	r6, [r6, #0]
 800728a:	e7f7      	b.n	800727c <__sfp+0x18>
 800728c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007290:	b9d5      	cbnz	r5, 80072c8 <__sfp+0x64>
 8007292:	4b16      	ldr	r3, [pc, #88]	; (80072ec <__sfp+0x88>)
 8007294:	60e3      	str	r3, [r4, #12]
 8007296:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800729a:	6665      	str	r5, [r4, #100]	; 0x64
 800729c:	f000 f847 	bl	800732e <__retarget_lock_init_recursive>
 80072a0:	f7ff ff96 	bl	80071d0 <__sfp_lock_release>
 80072a4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80072a8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80072ac:	6025      	str	r5, [r4, #0]
 80072ae:	61a5      	str	r5, [r4, #24]
 80072b0:	2208      	movs	r2, #8
 80072b2:	4629      	mov	r1, r5
 80072b4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80072b8:	f7fd faae 	bl	8004818 <memset>
 80072bc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80072c0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80072c4:	4620      	mov	r0, r4
 80072c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072c8:	3468      	adds	r4, #104	; 0x68
 80072ca:	e7d9      	b.n	8007280 <__sfp+0x1c>
 80072cc:	2104      	movs	r1, #4
 80072ce:	4638      	mov	r0, r7
 80072d0:	f7ff ff62 	bl	8007198 <__sfmoreglue>
 80072d4:	4604      	mov	r4, r0
 80072d6:	6030      	str	r0, [r6, #0]
 80072d8:	2800      	cmp	r0, #0
 80072da:	d1d5      	bne.n	8007288 <__sfp+0x24>
 80072dc:	f7ff ff78 	bl	80071d0 <__sfp_lock_release>
 80072e0:	230c      	movs	r3, #12
 80072e2:	603b      	str	r3, [r7, #0]
 80072e4:	e7ee      	b.n	80072c4 <__sfp+0x60>
 80072e6:	bf00      	nop
 80072e8:	08007a54 	.word	0x08007a54
 80072ec:	ffff0001 	.word	0xffff0001

080072f0 <_fwalk_reent>:
 80072f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072f4:	4606      	mov	r6, r0
 80072f6:	4688      	mov	r8, r1
 80072f8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80072fc:	2700      	movs	r7, #0
 80072fe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007302:	f1b9 0901 	subs.w	r9, r9, #1
 8007306:	d505      	bpl.n	8007314 <_fwalk_reent+0x24>
 8007308:	6824      	ldr	r4, [r4, #0]
 800730a:	2c00      	cmp	r4, #0
 800730c:	d1f7      	bne.n	80072fe <_fwalk_reent+0xe>
 800730e:	4638      	mov	r0, r7
 8007310:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007314:	89ab      	ldrh	r3, [r5, #12]
 8007316:	2b01      	cmp	r3, #1
 8007318:	d907      	bls.n	800732a <_fwalk_reent+0x3a>
 800731a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800731e:	3301      	adds	r3, #1
 8007320:	d003      	beq.n	800732a <_fwalk_reent+0x3a>
 8007322:	4629      	mov	r1, r5
 8007324:	4630      	mov	r0, r6
 8007326:	47c0      	blx	r8
 8007328:	4307      	orrs	r7, r0
 800732a:	3568      	adds	r5, #104	; 0x68
 800732c:	e7e9      	b.n	8007302 <_fwalk_reent+0x12>

0800732e <__retarget_lock_init_recursive>:
 800732e:	4770      	bx	lr

08007330 <__retarget_lock_acquire_recursive>:
 8007330:	4770      	bx	lr

08007332 <__retarget_lock_release_recursive>:
 8007332:	4770      	bx	lr

08007334 <__swhatbuf_r>:
 8007334:	b570      	push	{r4, r5, r6, lr}
 8007336:	460e      	mov	r6, r1
 8007338:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800733c:	2900      	cmp	r1, #0
 800733e:	b096      	sub	sp, #88	; 0x58
 8007340:	4614      	mov	r4, r2
 8007342:	461d      	mov	r5, r3
 8007344:	da08      	bge.n	8007358 <__swhatbuf_r+0x24>
 8007346:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800734a:	2200      	movs	r2, #0
 800734c:	602a      	str	r2, [r5, #0]
 800734e:	061a      	lsls	r2, r3, #24
 8007350:	d410      	bmi.n	8007374 <__swhatbuf_r+0x40>
 8007352:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007356:	e00e      	b.n	8007376 <__swhatbuf_r+0x42>
 8007358:	466a      	mov	r2, sp
 800735a:	f000 f903 	bl	8007564 <_fstat_r>
 800735e:	2800      	cmp	r0, #0
 8007360:	dbf1      	blt.n	8007346 <__swhatbuf_r+0x12>
 8007362:	9a01      	ldr	r2, [sp, #4]
 8007364:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007368:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800736c:	425a      	negs	r2, r3
 800736e:	415a      	adcs	r2, r3
 8007370:	602a      	str	r2, [r5, #0]
 8007372:	e7ee      	b.n	8007352 <__swhatbuf_r+0x1e>
 8007374:	2340      	movs	r3, #64	; 0x40
 8007376:	2000      	movs	r0, #0
 8007378:	6023      	str	r3, [r4, #0]
 800737a:	b016      	add	sp, #88	; 0x58
 800737c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007380 <__smakebuf_r>:
 8007380:	898b      	ldrh	r3, [r1, #12]
 8007382:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007384:	079d      	lsls	r5, r3, #30
 8007386:	4606      	mov	r6, r0
 8007388:	460c      	mov	r4, r1
 800738a:	d507      	bpl.n	800739c <__smakebuf_r+0x1c>
 800738c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007390:	6023      	str	r3, [r4, #0]
 8007392:	6123      	str	r3, [r4, #16]
 8007394:	2301      	movs	r3, #1
 8007396:	6163      	str	r3, [r4, #20]
 8007398:	b002      	add	sp, #8
 800739a:	bd70      	pop	{r4, r5, r6, pc}
 800739c:	ab01      	add	r3, sp, #4
 800739e:	466a      	mov	r2, sp
 80073a0:	f7ff ffc8 	bl	8007334 <__swhatbuf_r>
 80073a4:	9900      	ldr	r1, [sp, #0]
 80073a6:	4605      	mov	r5, r0
 80073a8:	4630      	mov	r0, r6
 80073aa:	f7ff f963 	bl	8006674 <_malloc_r>
 80073ae:	b948      	cbnz	r0, 80073c4 <__smakebuf_r+0x44>
 80073b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073b4:	059a      	lsls	r2, r3, #22
 80073b6:	d4ef      	bmi.n	8007398 <__smakebuf_r+0x18>
 80073b8:	f023 0303 	bic.w	r3, r3, #3
 80073bc:	f043 0302 	orr.w	r3, r3, #2
 80073c0:	81a3      	strh	r3, [r4, #12]
 80073c2:	e7e3      	b.n	800738c <__smakebuf_r+0xc>
 80073c4:	4b0d      	ldr	r3, [pc, #52]	; (80073fc <__smakebuf_r+0x7c>)
 80073c6:	62b3      	str	r3, [r6, #40]	; 0x28
 80073c8:	89a3      	ldrh	r3, [r4, #12]
 80073ca:	6020      	str	r0, [r4, #0]
 80073cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073d0:	81a3      	strh	r3, [r4, #12]
 80073d2:	9b00      	ldr	r3, [sp, #0]
 80073d4:	6163      	str	r3, [r4, #20]
 80073d6:	9b01      	ldr	r3, [sp, #4]
 80073d8:	6120      	str	r0, [r4, #16]
 80073da:	b15b      	cbz	r3, 80073f4 <__smakebuf_r+0x74>
 80073dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80073e0:	4630      	mov	r0, r6
 80073e2:	f000 f8d1 	bl	8007588 <_isatty_r>
 80073e6:	b128      	cbz	r0, 80073f4 <__smakebuf_r+0x74>
 80073e8:	89a3      	ldrh	r3, [r4, #12]
 80073ea:	f023 0303 	bic.w	r3, r3, #3
 80073ee:	f043 0301 	orr.w	r3, r3, #1
 80073f2:	81a3      	strh	r3, [r4, #12]
 80073f4:	89a0      	ldrh	r0, [r4, #12]
 80073f6:	4305      	orrs	r5, r0
 80073f8:	81a5      	strh	r5, [r4, #12]
 80073fa:	e7cd      	b.n	8007398 <__smakebuf_r+0x18>
 80073fc:	0800718d 	.word	0x0800718d

08007400 <_malloc_usable_size_r>:
 8007400:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007404:	1f18      	subs	r0, r3, #4
 8007406:	2b00      	cmp	r3, #0
 8007408:	bfbc      	itt	lt
 800740a:	580b      	ldrlt	r3, [r1, r0]
 800740c:	18c0      	addlt	r0, r0, r3
 800740e:	4770      	bx	lr

08007410 <_raise_r>:
 8007410:	291f      	cmp	r1, #31
 8007412:	b538      	push	{r3, r4, r5, lr}
 8007414:	4604      	mov	r4, r0
 8007416:	460d      	mov	r5, r1
 8007418:	d904      	bls.n	8007424 <_raise_r+0x14>
 800741a:	2316      	movs	r3, #22
 800741c:	6003      	str	r3, [r0, #0]
 800741e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007422:	bd38      	pop	{r3, r4, r5, pc}
 8007424:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007426:	b112      	cbz	r2, 800742e <_raise_r+0x1e>
 8007428:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800742c:	b94b      	cbnz	r3, 8007442 <_raise_r+0x32>
 800742e:	4620      	mov	r0, r4
 8007430:	f000 f830 	bl	8007494 <_getpid_r>
 8007434:	462a      	mov	r2, r5
 8007436:	4601      	mov	r1, r0
 8007438:	4620      	mov	r0, r4
 800743a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800743e:	f000 b817 	b.w	8007470 <_kill_r>
 8007442:	2b01      	cmp	r3, #1
 8007444:	d00a      	beq.n	800745c <_raise_r+0x4c>
 8007446:	1c59      	adds	r1, r3, #1
 8007448:	d103      	bne.n	8007452 <_raise_r+0x42>
 800744a:	2316      	movs	r3, #22
 800744c:	6003      	str	r3, [r0, #0]
 800744e:	2001      	movs	r0, #1
 8007450:	e7e7      	b.n	8007422 <_raise_r+0x12>
 8007452:	2400      	movs	r4, #0
 8007454:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007458:	4628      	mov	r0, r5
 800745a:	4798      	blx	r3
 800745c:	2000      	movs	r0, #0
 800745e:	e7e0      	b.n	8007422 <_raise_r+0x12>

08007460 <raise>:
 8007460:	4b02      	ldr	r3, [pc, #8]	; (800746c <raise+0xc>)
 8007462:	4601      	mov	r1, r0
 8007464:	6818      	ldr	r0, [r3, #0]
 8007466:	f7ff bfd3 	b.w	8007410 <_raise_r>
 800746a:	bf00      	nop
 800746c:	2000003c 	.word	0x2000003c

08007470 <_kill_r>:
 8007470:	b538      	push	{r3, r4, r5, lr}
 8007472:	4d07      	ldr	r5, [pc, #28]	; (8007490 <_kill_r+0x20>)
 8007474:	2300      	movs	r3, #0
 8007476:	4604      	mov	r4, r0
 8007478:	4608      	mov	r0, r1
 800747a:	4611      	mov	r1, r2
 800747c:	602b      	str	r3, [r5, #0]
 800747e:	f7fa fc9d 	bl	8001dbc <_kill>
 8007482:	1c43      	adds	r3, r0, #1
 8007484:	d102      	bne.n	800748c <_kill_r+0x1c>
 8007486:	682b      	ldr	r3, [r5, #0]
 8007488:	b103      	cbz	r3, 800748c <_kill_r+0x1c>
 800748a:	6023      	str	r3, [r4, #0]
 800748c:	bd38      	pop	{r3, r4, r5, pc}
 800748e:	bf00      	nop
 8007490:	20000368 	.word	0x20000368

08007494 <_getpid_r>:
 8007494:	f7fa bc8a 	b.w	8001dac <_getpid>

08007498 <__sread>:
 8007498:	b510      	push	{r4, lr}
 800749a:	460c      	mov	r4, r1
 800749c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074a0:	f000 f894 	bl	80075cc <_read_r>
 80074a4:	2800      	cmp	r0, #0
 80074a6:	bfab      	itete	ge
 80074a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80074aa:	89a3      	ldrhlt	r3, [r4, #12]
 80074ac:	181b      	addge	r3, r3, r0
 80074ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80074b2:	bfac      	ite	ge
 80074b4:	6563      	strge	r3, [r4, #84]	; 0x54
 80074b6:	81a3      	strhlt	r3, [r4, #12]
 80074b8:	bd10      	pop	{r4, pc}

080074ba <__swrite>:
 80074ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074be:	461f      	mov	r7, r3
 80074c0:	898b      	ldrh	r3, [r1, #12]
 80074c2:	05db      	lsls	r3, r3, #23
 80074c4:	4605      	mov	r5, r0
 80074c6:	460c      	mov	r4, r1
 80074c8:	4616      	mov	r6, r2
 80074ca:	d505      	bpl.n	80074d8 <__swrite+0x1e>
 80074cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074d0:	2302      	movs	r3, #2
 80074d2:	2200      	movs	r2, #0
 80074d4:	f000 f868 	bl	80075a8 <_lseek_r>
 80074d8:	89a3      	ldrh	r3, [r4, #12]
 80074da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80074e2:	81a3      	strh	r3, [r4, #12]
 80074e4:	4632      	mov	r2, r6
 80074e6:	463b      	mov	r3, r7
 80074e8:	4628      	mov	r0, r5
 80074ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80074ee:	f000 b817 	b.w	8007520 <_write_r>

080074f2 <__sseek>:
 80074f2:	b510      	push	{r4, lr}
 80074f4:	460c      	mov	r4, r1
 80074f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074fa:	f000 f855 	bl	80075a8 <_lseek_r>
 80074fe:	1c43      	adds	r3, r0, #1
 8007500:	89a3      	ldrh	r3, [r4, #12]
 8007502:	bf15      	itete	ne
 8007504:	6560      	strne	r0, [r4, #84]	; 0x54
 8007506:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800750a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800750e:	81a3      	strheq	r3, [r4, #12]
 8007510:	bf18      	it	ne
 8007512:	81a3      	strhne	r3, [r4, #12]
 8007514:	bd10      	pop	{r4, pc}

08007516 <__sclose>:
 8007516:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800751a:	f000 b813 	b.w	8007544 <_close_r>
	...

08007520 <_write_r>:
 8007520:	b538      	push	{r3, r4, r5, lr}
 8007522:	4d07      	ldr	r5, [pc, #28]	; (8007540 <_write_r+0x20>)
 8007524:	4604      	mov	r4, r0
 8007526:	4608      	mov	r0, r1
 8007528:	4611      	mov	r1, r2
 800752a:	2200      	movs	r2, #0
 800752c:	602a      	str	r2, [r5, #0]
 800752e:	461a      	mov	r2, r3
 8007530:	f7fa fc7b 	bl	8001e2a <_write>
 8007534:	1c43      	adds	r3, r0, #1
 8007536:	d102      	bne.n	800753e <_write_r+0x1e>
 8007538:	682b      	ldr	r3, [r5, #0]
 800753a:	b103      	cbz	r3, 800753e <_write_r+0x1e>
 800753c:	6023      	str	r3, [r4, #0]
 800753e:	bd38      	pop	{r3, r4, r5, pc}
 8007540:	20000368 	.word	0x20000368

08007544 <_close_r>:
 8007544:	b538      	push	{r3, r4, r5, lr}
 8007546:	4d06      	ldr	r5, [pc, #24]	; (8007560 <_close_r+0x1c>)
 8007548:	2300      	movs	r3, #0
 800754a:	4604      	mov	r4, r0
 800754c:	4608      	mov	r0, r1
 800754e:	602b      	str	r3, [r5, #0]
 8007550:	f7fa fc87 	bl	8001e62 <_close>
 8007554:	1c43      	adds	r3, r0, #1
 8007556:	d102      	bne.n	800755e <_close_r+0x1a>
 8007558:	682b      	ldr	r3, [r5, #0]
 800755a:	b103      	cbz	r3, 800755e <_close_r+0x1a>
 800755c:	6023      	str	r3, [r4, #0]
 800755e:	bd38      	pop	{r3, r4, r5, pc}
 8007560:	20000368 	.word	0x20000368

08007564 <_fstat_r>:
 8007564:	b538      	push	{r3, r4, r5, lr}
 8007566:	4d07      	ldr	r5, [pc, #28]	; (8007584 <_fstat_r+0x20>)
 8007568:	2300      	movs	r3, #0
 800756a:	4604      	mov	r4, r0
 800756c:	4608      	mov	r0, r1
 800756e:	4611      	mov	r1, r2
 8007570:	602b      	str	r3, [r5, #0]
 8007572:	f7fa fc82 	bl	8001e7a <_fstat>
 8007576:	1c43      	adds	r3, r0, #1
 8007578:	d102      	bne.n	8007580 <_fstat_r+0x1c>
 800757a:	682b      	ldr	r3, [r5, #0]
 800757c:	b103      	cbz	r3, 8007580 <_fstat_r+0x1c>
 800757e:	6023      	str	r3, [r4, #0]
 8007580:	bd38      	pop	{r3, r4, r5, pc}
 8007582:	bf00      	nop
 8007584:	20000368 	.word	0x20000368

08007588 <_isatty_r>:
 8007588:	b538      	push	{r3, r4, r5, lr}
 800758a:	4d06      	ldr	r5, [pc, #24]	; (80075a4 <_isatty_r+0x1c>)
 800758c:	2300      	movs	r3, #0
 800758e:	4604      	mov	r4, r0
 8007590:	4608      	mov	r0, r1
 8007592:	602b      	str	r3, [r5, #0]
 8007594:	f7fa fc81 	bl	8001e9a <_isatty>
 8007598:	1c43      	adds	r3, r0, #1
 800759a:	d102      	bne.n	80075a2 <_isatty_r+0x1a>
 800759c:	682b      	ldr	r3, [r5, #0]
 800759e:	b103      	cbz	r3, 80075a2 <_isatty_r+0x1a>
 80075a0:	6023      	str	r3, [r4, #0]
 80075a2:	bd38      	pop	{r3, r4, r5, pc}
 80075a4:	20000368 	.word	0x20000368

080075a8 <_lseek_r>:
 80075a8:	b538      	push	{r3, r4, r5, lr}
 80075aa:	4d07      	ldr	r5, [pc, #28]	; (80075c8 <_lseek_r+0x20>)
 80075ac:	4604      	mov	r4, r0
 80075ae:	4608      	mov	r0, r1
 80075b0:	4611      	mov	r1, r2
 80075b2:	2200      	movs	r2, #0
 80075b4:	602a      	str	r2, [r5, #0]
 80075b6:	461a      	mov	r2, r3
 80075b8:	f7fa fc7a 	bl	8001eb0 <_lseek>
 80075bc:	1c43      	adds	r3, r0, #1
 80075be:	d102      	bne.n	80075c6 <_lseek_r+0x1e>
 80075c0:	682b      	ldr	r3, [r5, #0]
 80075c2:	b103      	cbz	r3, 80075c6 <_lseek_r+0x1e>
 80075c4:	6023      	str	r3, [r4, #0]
 80075c6:	bd38      	pop	{r3, r4, r5, pc}
 80075c8:	20000368 	.word	0x20000368

080075cc <_read_r>:
 80075cc:	b538      	push	{r3, r4, r5, lr}
 80075ce:	4d07      	ldr	r5, [pc, #28]	; (80075ec <_read_r+0x20>)
 80075d0:	4604      	mov	r4, r0
 80075d2:	4608      	mov	r0, r1
 80075d4:	4611      	mov	r1, r2
 80075d6:	2200      	movs	r2, #0
 80075d8:	602a      	str	r2, [r5, #0]
 80075da:	461a      	mov	r2, r3
 80075dc:	f7fa fc08 	bl	8001df0 <_read>
 80075e0:	1c43      	adds	r3, r0, #1
 80075e2:	d102      	bne.n	80075ea <_read_r+0x1e>
 80075e4:	682b      	ldr	r3, [r5, #0]
 80075e6:	b103      	cbz	r3, 80075ea <_read_r+0x1e>
 80075e8:	6023      	str	r3, [r4, #0]
 80075ea:	bd38      	pop	{r3, r4, r5, pc}
 80075ec:	20000368 	.word	0x20000368

080075f0 <sqrt>:
 80075f0:	b538      	push	{r3, r4, r5, lr}
 80075f2:	ed2d 8b02 	vpush	{d8}
 80075f6:	ec55 4b10 	vmov	r4, r5, d0
 80075fa:	f000 f825 	bl	8007648 <__ieee754_sqrt>
 80075fe:	4622      	mov	r2, r4
 8007600:	462b      	mov	r3, r5
 8007602:	4620      	mov	r0, r4
 8007604:	4629      	mov	r1, r5
 8007606:	eeb0 8a40 	vmov.f32	s16, s0
 800760a:	eef0 8a60 	vmov.f32	s17, s1
 800760e:	f7f9 fa95 	bl	8000b3c <__aeabi_dcmpun>
 8007612:	b990      	cbnz	r0, 800763a <sqrt+0x4a>
 8007614:	2200      	movs	r2, #0
 8007616:	2300      	movs	r3, #0
 8007618:	4620      	mov	r0, r4
 800761a:	4629      	mov	r1, r5
 800761c:	f7f9 fa66 	bl	8000aec <__aeabi_dcmplt>
 8007620:	b158      	cbz	r0, 800763a <sqrt+0x4a>
 8007622:	f7fd f8cf 	bl	80047c4 <__errno>
 8007626:	2321      	movs	r3, #33	; 0x21
 8007628:	6003      	str	r3, [r0, #0]
 800762a:	2200      	movs	r2, #0
 800762c:	2300      	movs	r3, #0
 800762e:	4610      	mov	r0, r2
 8007630:	4619      	mov	r1, r3
 8007632:	f7f9 f913 	bl	800085c <__aeabi_ddiv>
 8007636:	ec41 0b18 	vmov	d8, r0, r1
 800763a:	eeb0 0a48 	vmov.f32	s0, s16
 800763e:	eef0 0a68 	vmov.f32	s1, s17
 8007642:	ecbd 8b02 	vpop	{d8}
 8007646:	bd38      	pop	{r3, r4, r5, pc}

08007648 <__ieee754_sqrt>:
 8007648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800764c:	ec55 4b10 	vmov	r4, r5, d0
 8007650:	4e55      	ldr	r6, [pc, #340]	; (80077a8 <__ieee754_sqrt+0x160>)
 8007652:	43ae      	bics	r6, r5
 8007654:	ee10 0a10 	vmov	r0, s0
 8007658:	ee10 3a10 	vmov	r3, s0
 800765c:	462a      	mov	r2, r5
 800765e:	4629      	mov	r1, r5
 8007660:	d110      	bne.n	8007684 <__ieee754_sqrt+0x3c>
 8007662:	ee10 2a10 	vmov	r2, s0
 8007666:	462b      	mov	r3, r5
 8007668:	f7f8 ffce 	bl	8000608 <__aeabi_dmul>
 800766c:	4602      	mov	r2, r0
 800766e:	460b      	mov	r3, r1
 8007670:	4620      	mov	r0, r4
 8007672:	4629      	mov	r1, r5
 8007674:	f7f8 fe12 	bl	800029c <__adddf3>
 8007678:	4604      	mov	r4, r0
 800767a:	460d      	mov	r5, r1
 800767c:	ec45 4b10 	vmov	d0, r4, r5
 8007680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007684:	2d00      	cmp	r5, #0
 8007686:	dc10      	bgt.n	80076aa <__ieee754_sqrt+0x62>
 8007688:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800768c:	4330      	orrs	r0, r6
 800768e:	d0f5      	beq.n	800767c <__ieee754_sqrt+0x34>
 8007690:	b15d      	cbz	r5, 80076aa <__ieee754_sqrt+0x62>
 8007692:	ee10 2a10 	vmov	r2, s0
 8007696:	462b      	mov	r3, r5
 8007698:	ee10 0a10 	vmov	r0, s0
 800769c:	f7f8 fdfc 	bl	8000298 <__aeabi_dsub>
 80076a0:	4602      	mov	r2, r0
 80076a2:	460b      	mov	r3, r1
 80076a4:	f7f9 f8da 	bl	800085c <__aeabi_ddiv>
 80076a8:	e7e6      	b.n	8007678 <__ieee754_sqrt+0x30>
 80076aa:	1512      	asrs	r2, r2, #20
 80076ac:	d074      	beq.n	8007798 <__ieee754_sqrt+0x150>
 80076ae:	07d4      	lsls	r4, r2, #31
 80076b0:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80076b4:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 80076b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80076bc:	bf5e      	ittt	pl
 80076be:	0fda      	lsrpl	r2, r3, #31
 80076c0:	005b      	lslpl	r3, r3, #1
 80076c2:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 80076c6:	2400      	movs	r4, #0
 80076c8:	0fda      	lsrs	r2, r3, #31
 80076ca:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80076ce:	107f      	asrs	r7, r7, #1
 80076d0:	005b      	lsls	r3, r3, #1
 80076d2:	2516      	movs	r5, #22
 80076d4:	4620      	mov	r0, r4
 80076d6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80076da:	1886      	adds	r6, r0, r2
 80076dc:	428e      	cmp	r6, r1
 80076de:	bfde      	ittt	le
 80076e0:	1b89      	suble	r1, r1, r6
 80076e2:	18b0      	addle	r0, r6, r2
 80076e4:	18a4      	addle	r4, r4, r2
 80076e6:	0049      	lsls	r1, r1, #1
 80076e8:	3d01      	subs	r5, #1
 80076ea:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80076ee:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80076f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80076f6:	d1f0      	bne.n	80076da <__ieee754_sqrt+0x92>
 80076f8:	462a      	mov	r2, r5
 80076fa:	f04f 0e20 	mov.w	lr, #32
 80076fe:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8007702:	4281      	cmp	r1, r0
 8007704:	eb06 0c05 	add.w	ip, r6, r5
 8007708:	dc02      	bgt.n	8007710 <__ieee754_sqrt+0xc8>
 800770a:	d113      	bne.n	8007734 <__ieee754_sqrt+0xec>
 800770c:	459c      	cmp	ip, r3
 800770e:	d811      	bhi.n	8007734 <__ieee754_sqrt+0xec>
 8007710:	f1bc 0f00 	cmp.w	ip, #0
 8007714:	eb0c 0506 	add.w	r5, ip, r6
 8007718:	da43      	bge.n	80077a2 <__ieee754_sqrt+0x15a>
 800771a:	2d00      	cmp	r5, #0
 800771c:	db41      	blt.n	80077a2 <__ieee754_sqrt+0x15a>
 800771e:	f100 0801 	add.w	r8, r0, #1
 8007722:	1a09      	subs	r1, r1, r0
 8007724:	459c      	cmp	ip, r3
 8007726:	bf88      	it	hi
 8007728:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 800772c:	eba3 030c 	sub.w	r3, r3, ip
 8007730:	4432      	add	r2, r6
 8007732:	4640      	mov	r0, r8
 8007734:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8007738:	f1be 0e01 	subs.w	lr, lr, #1
 800773c:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8007740:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007744:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007748:	d1db      	bne.n	8007702 <__ieee754_sqrt+0xba>
 800774a:	430b      	orrs	r3, r1
 800774c:	d006      	beq.n	800775c <__ieee754_sqrt+0x114>
 800774e:	1c50      	adds	r0, r2, #1
 8007750:	bf13      	iteet	ne
 8007752:	3201      	addne	r2, #1
 8007754:	3401      	addeq	r4, #1
 8007756:	4672      	moveq	r2, lr
 8007758:	f022 0201 	bicne.w	r2, r2, #1
 800775c:	1063      	asrs	r3, r4, #1
 800775e:	0852      	lsrs	r2, r2, #1
 8007760:	07e1      	lsls	r1, r4, #31
 8007762:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8007766:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800776a:	bf48      	it	mi
 800776c:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8007770:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8007774:	4614      	mov	r4, r2
 8007776:	e781      	b.n	800767c <__ieee754_sqrt+0x34>
 8007778:	0ad9      	lsrs	r1, r3, #11
 800777a:	3815      	subs	r0, #21
 800777c:	055b      	lsls	r3, r3, #21
 800777e:	2900      	cmp	r1, #0
 8007780:	d0fa      	beq.n	8007778 <__ieee754_sqrt+0x130>
 8007782:	02cd      	lsls	r5, r1, #11
 8007784:	d50a      	bpl.n	800779c <__ieee754_sqrt+0x154>
 8007786:	f1c2 0420 	rsb	r4, r2, #32
 800778a:	fa23 f404 	lsr.w	r4, r3, r4
 800778e:	1e55      	subs	r5, r2, #1
 8007790:	4093      	lsls	r3, r2
 8007792:	4321      	orrs	r1, r4
 8007794:	1b42      	subs	r2, r0, r5
 8007796:	e78a      	b.n	80076ae <__ieee754_sqrt+0x66>
 8007798:	4610      	mov	r0, r2
 800779a:	e7f0      	b.n	800777e <__ieee754_sqrt+0x136>
 800779c:	0049      	lsls	r1, r1, #1
 800779e:	3201      	adds	r2, #1
 80077a0:	e7ef      	b.n	8007782 <__ieee754_sqrt+0x13a>
 80077a2:	4680      	mov	r8, r0
 80077a4:	e7bd      	b.n	8007722 <__ieee754_sqrt+0xda>
 80077a6:	bf00      	nop
 80077a8:	7ff00000 	.word	0x7ff00000

080077ac <_init>:
 80077ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077ae:	bf00      	nop
 80077b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077b2:	bc08      	pop	{r3}
 80077b4:	469e      	mov	lr, r3
 80077b6:	4770      	bx	lr

080077b8 <_fini>:
 80077b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077ba:	bf00      	nop
 80077bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077be:	bc08      	pop	{r3}
 80077c0:	469e      	mov	lr, r3
 80077c2:	4770      	bx	lr
