{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755270721662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755270721663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 15 18:12:01 2025 " "Processing started: Fri Aug 15 18:12:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755270721663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270721663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAController -c VGAController " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAController -c VGAController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270721663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755270722210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755270722210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilognew/vgacontroller/src/sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilognew/vgacontroller/src/sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "../src/sync.v" "" { Text "C:/VerilogNew/VGAController/src/sync.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270730911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270730911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilognew/vgacontroller/src/counter2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilognew/vgacontroller/src/counter2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter2bit " "Found entity 1: counter2bit" {  } { { "../src/counter2bit.v" "" { Text "C:/VerilogNew/VGAController/src/counter2bit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270730914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270730914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilognew/vgacontroller/src/clock25mgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilognew/vgacontroller/src/clock25mgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock25MGenerator " "Found entity 1: clock25MGenerator" {  } { { "../src/clock25MGenerator.v" "" { Text "C:/VerilogNew/VGAController/src/clock25MGenerator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270730916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270730916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilognew/vgacontroller/src/horizontal_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilognew/vgacontroller/src/horizontal_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_counter " "Found entity 1: horizontal_counter" {  } { { "../src/horizontal_counter.v" "" { Text "C:/VerilogNew/VGAController/src/horizontal_counter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270730918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270730918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilognew/vgacontroller/src/vertical_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilognew/vgacontroller/src/vertical_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_counter " "Found entity 1: vertical_counter" {  } { { "../src/vertical_counter.v" "" { Text "C:/VerilogNew/VGAController/src/vertical_counter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270730921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270730921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilognew/vgacontroller/src/horz_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilognew/vgacontroller/src/horz_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 horz_sync_generator " "Found entity 1: horz_sync_generator" {  } { { "../src/horz_sync_generator.v" "" { Text "C:/VerilogNew/VGAController/src/horz_sync_generator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270730923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270730923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilognew/vgacontroller/src/vert_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilognew/vgacontroller/src/vert_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vert_sync_generator " "Found entity 1: vert_sync_generator" {  } { { "../src/vert_sync_generator.v" "" { Text "C:/VerilogNew/VGAController/src/vert_sync_generator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270730926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270730926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilognew/vgacontroller/src/x_y_pixelgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilognew/vgacontroller/src/x_y_pixelgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 x_y_pixelGenerator " "Found entity 1: x_y_pixelGenerator" {  } { { "../src/x_y_pixelGenerator.v" "" { Text "C:/VerilogNew/VGAController/src/x_y_pixelGenerator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270730930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270730930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilognew/vgacontroller/src/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilognew/vgacontroller/src/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270730932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270730932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilognew/vgacontroller/src/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilognew/vgacontroller/src/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../src/vga_controller.v" "" { Text "C:/VerilogNew/VGAController/src/vga_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270730933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270730933 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rom " "Elaborating entity \"rom\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755270731009 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem rom.v(27) " "Verilog HDL warning at rom.v(27): object mem used but never assigned" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 27 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1755270731483 "|rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 rom.v(70) " "Verilog HDL assignment warning at rom.v(70): truncated value with size 32 to match size of target (18)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755270731533 "|rom"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "image_offset rom.v(41) " "Verilog HDL Always Construct warning at rom.v(41): inferring latch(es) for variable \"image_offset\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1755270731533 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[0\] rom.v(41) " "Inferred latch for \"image_offset\[0\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270732308 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[1\] rom.v(41) " "Inferred latch for \"image_offset\[1\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270732308 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[2\] rom.v(41) " "Inferred latch for \"image_offset\[2\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270732308 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[3\] rom.v(41) " "Inferred latch for \"image_offset\[3\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270732308 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[4\] rom.v(41) " "Inferred latch for \"image_offset\[4\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270732308 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[5\] rom.v(41) " "Inferred latch for \"image_offset\[5\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270732309 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[6\] rom.v(41) " "Inferred latch for \"image_offset\[6\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270732309 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[7\] rom.v(41) " "Inferred latch for \"image_offset\[7\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270732309 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[8\] rom.v(41) " "Inferred latch for \"image_offset\[8\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270732309 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[9\] rom.v(41) " "Inferred latch for \"image_offset\[9\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270732309 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[10\] rom.v(41) " "Inferred latch for \"image_offset\[10\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270732309 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[11\] rom.v(41) " "Inferred latch for \"image_offset\[11\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270732309 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[12\] rom.v(41) " "Inferred latch for \"image_offset\[12\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270732309 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[13\] rom.v(41) " "Inferred latch for \"image_offset\[13\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270732309 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[14\] rom.v(41) " "Inferred latch for \"image_offset\[14\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270732310 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[15\] rom.v(41) " "Inferred latch for \"image_offset\[15\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270732310 "|rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "image_offset\[16\] rom.v(41) " "Inferred latch for \"image_offset\[16\]\" at rom.v(41)" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270732310 "|rom"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755270751522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755270751522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755270751522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 262144 " "Parameter NUMWORDS_A set to 262144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755270751522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755270751522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755270751522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755270751522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755270751522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755270751522 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ../sim/bitmap/many_photos.mif " "Parameter INIT_FILE set to ../sim/bitmap/many_photos.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1755270751522 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1755270751522 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1755270751522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755270751685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:mem_rtl_0 " "Instantiated megafunction \"altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755270751685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755270751685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 18 " "Parameter \"WIDTHAD_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755270751685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 262144 " "Parameter \"NUMWORDS_A\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755270751685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755270751685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755270751685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755270751685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755270751685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755270751685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ../sim/bitmap/many_photos.mif " "Parameter \"INIT_FILE\" = \"../sim/bitmap/many_photos.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755270751685 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755270751685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9d1 " "Found entity 1: altsyncram_l9d1" {  } { { "db/altsyncram_l9d1.tdf" "" { Text "C:/VerilogNew/VGAController/par/db/altsyncram_l9d1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270751832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270751832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/VerilogNew/VGAController/par/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755270751915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270751915 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755270752352 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755270753023 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755270753023 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x_pixel\[0\] " "No output dependent on input pin \"x_pixel\[0\]\"" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755270753235 "|rom|x_pixel[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y_pixel\[0\] " "No output dependent on input pin \"y_pixel\[0\]\"" {  } { { "../src/rom.v" "" { Text "C:/VerilogNew/VGAController/src/rom.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1755270753235 "|rom|y_pixel[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1755270753235 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "415 " "Implemented 415 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755270753237 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755270753237 ""} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Implemented 125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755270753237 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1755270753237 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1755270753237 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755270753237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5119 " "Peak virtual memory: 5119 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755270753263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 18:12:33 2025 " "Processing ended: Fri Aug 15 18:12:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755270753263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755270753263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755270753263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755270753263 ""}
