
*** Running vivado
    with args -log design_1_myproject_axi_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myproject_axi_0_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_myproject_axi_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_prj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_myproject_axi_0_0 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2192026
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2845.328 ; gain = 144.766 ; free physical = 10477 ; free virtual = 34011
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myproject_axi_0_0' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/synth/design_1_myproject_axi_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_myproject_axi_Pipeline_VITIS_LOOP_21_1' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_myproject_axi_Pipeline_VITIS_LOOP_21_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_fpext_32ns_64_2_no_dsp_1' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_fpext_32ns_64_2_no_dsp_1_ip' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/ip/myproject_axi_fpext_32ns_64_2_no_dsp_1_ip.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (1#1) [/opt/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62649]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_fpext_32ns_64_2_no_dsp_1_ip' (13#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/ip/myproject_axi_fpext_32ns_64_2_no_dsp_1_ip.v:60]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_fpext_32ns_64_2_no_dsp_1' (14#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_flow_control_loop_pipe_sequential_init' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_flow_control_loop_pipe_sequential_init' (15#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_myproject_axi_Pipeline_VITIS_LOOP_21_1' (16#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_myproject_axi_Pipeline_VITIS_LOOP_21_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_myproject' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_49' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_49.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_73_32_1_1' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_73_32_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_73_32_1_1' (17#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_73_32_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_49' (18#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_49.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_48' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_48.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_83_32_1_1' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_83_32_1_1' (19#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_48' (20#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_48.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_37' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_37.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_83_32_1_1_x' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_83_32_1_1_x' (21#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_37' (22#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_37.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_26' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_26.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_26' (23#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_26.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_15' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_15.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_83_32_1_1_x0' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_83_32_1_1_x0' (24#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_15' (25#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_15.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_4' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_83_32_1_1_x1' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_83_32_1_1_x1' (26#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_4' (27#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_3' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_83_32_1_1_x2' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x2.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_83_32_1_1_x2' (28#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x2.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_3' (29#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_2' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_73_32_1_1_x' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_73_32_1_1_x.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_73_32_1_1_x' (30#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_73_32_1_1_x.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_2' (31#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_1' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_1' (32#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_83_32_1_1_x3' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x3.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_83_32_1_1_x3' (33#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x3.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function' (34#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_47' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_47.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_47' (35#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_47.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_46' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_46.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_46' (36#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_46.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_45' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_45.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_73_32_1_1_x0' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_73_32_1_1_x0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_73_32_1_1_x0' (37#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_73_32_1_1_x0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_45' (38#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_45.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_44' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_44.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_83_32_1_1_x4' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x4.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_83_32_1_1_x4' (39#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x4.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_44' (40#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_44.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_43' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_43.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_83_32_1_1_x5' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x5.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_83_32_1_1_x5' (41#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x5.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_43' (42#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_43.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_42' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_42.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_42' (43#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_42.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_41' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_41.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_41' (44#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_41.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_40' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_40.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_40' (45#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_40.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_39' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_39.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_53_32_1_1' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_53_32_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_53_32_1_1' (46#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_53_32_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_39' (47#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_39.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_38' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_38.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_42_32_1_1' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_42_32_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_42_32_1_1' (48#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_42_32_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_38' (49#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_38.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_36' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_36.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_83_32_1_1_x6' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x6.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_83_32_1_1_x6' (50#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x6.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_36' (51#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_36.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_35' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_35.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_35' (52#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_35.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_34' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_34.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_73_32_1_1_x1' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_73_32_1_1_x1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_73_32_1_1_x1' (53#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_73_32_1_1_x1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_34' (54#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_34.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_33' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_33.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_53_32_1_1_x' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_53_32_1_1_x.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_53_32_1_1_x' (55#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_53_32_1_1_x.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_33' (56#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_33.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_32' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_32.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_73_32_1_1_x2' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_73_32_1_1_x2.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_73_32_1_1_x2' (57#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_73_32_1_1_x2.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_32' (58#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_32.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_31' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_31.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_83_32_1_1_x7' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x7.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_83_32_1_1_x7' (59#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x7.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_31' (60#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_31.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_30' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_30.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_73_32_1_1_x3' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_73_32_1_1_x3.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_73_32_1_1_x3' (61#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_73_32_1_1_x3.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_30' (62#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_30.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_29' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_29.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_53_32_1_1_x0' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_53_32_1_1_x0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_53_32_1_1_x0' (63#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_53_32_1_1_x0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_29' (64#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_29.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_28' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_28.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_83_32_1_1_x8' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x8.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_83_32_1_1_x8' (65#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x8.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_28' (66#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_28.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_27' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_27.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_73_32_1_1_x4' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_73_32_1_1_x4.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_73_32_1_1_x4' (67#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_73_32_1_1_x4.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_27' (68#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_27.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_25' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_25.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_83_32_1_1_x9' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x9.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_83_32_1_1_x9' (69#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x9.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_25' (70#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_25.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_24' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_24.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_63_32_1_1' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_63_32_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_63_32_1_1' (71#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_63_32_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_24' (72#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_24.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_23' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_23.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_83_32_1_1_x10' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x10.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_83_32_1_1_x10' (73#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x10.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_23' (74#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_23.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_22' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_22.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_83_32_1_1_x11' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x11.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_83_32_1_1_x11' (75#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x11.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_22' (76#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_22.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_21' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_21.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_83_32_1_1_x12' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x12.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_83_32_1_1_x12' (77#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x12.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_21' (78#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_21.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_20' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_20.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_20' (79#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_20.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_19' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_19.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_53_32_1_1_x1' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_53_32_1_1_x1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_53_32_1_1_x1' (80#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_53_32_1_1_x1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_19' (81#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_19.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_18' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_18.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_18' (82#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_18.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_17' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_17.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_17' (83#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_17.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_16' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_16.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_63_32_1_1_x' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_63_32_1_1_x.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_63_32_1_1_x' (84#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_63_32_1_1_x.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_16' (85#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_16.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_14' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_14.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_63_32_1_1_x0' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_63_32_1_1_x0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_63_32_1_1_x0' (86#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_63_32_1_1_x0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_14' (87#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_14.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_13' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_13.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_83_32_1_1_x13' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x13.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_83_32_1_1_x13' (88#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x13.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_13' (89#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_13.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_12' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_12.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_83_32_1_1_x14' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x14.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_83_32_1_1_x14' (90#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x14.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_12' (91#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_12.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_11' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_11.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_11' (92#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_11.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_10' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_10.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_73_32_1_1_x5' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_73_32_1_1_x5.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_73_32_1_1_x5' (93#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_73_32_1_1_x5.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_10' (94#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_10.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_9' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_9.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_83_32_1_1_x15' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x15.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_83_32_1_1_x15' (95#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x15.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_9' (96#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_9.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_8' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_8.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_83_32_1_1_x16' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x16.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_83_32_1_1_x16' (97#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_83_32_1_1_x16.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_8' (98#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_8.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_7' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_7.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_73_32_1_1_x6' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_73_32_1_1_x6.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_73_32_1_1_x6' (99#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_73_32_1_1_x6.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_7' (100#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_7.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_6' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_63_32_1_1_x1' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_63_32_1_1_x1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_63_32_1_1_x1' (101#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_mux_63_32_1_1_x1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_6' (102#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_decision_function_5' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_decision_function_5' (103#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_decision_function_5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_myproject' (104#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_regslice_both' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_regslice_both' (105#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_regslice_both__parameterized0' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_regslice_both__parameterized0' (105#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_regslice_both__parameterized1' [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_regslice_both__parameterized1' (105#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi' (106#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ipshared/2eec/hdl/verilog/myproject_axi.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myproject_axi_0_0' (107#1) [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/synth/design_1_myproject_axi_0_0.v:58]
WARNING: [Synth 8-7129] Port ap_rst in module myproject_axi_myproject is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tvalid in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[31] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[30] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[29] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[28] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[27] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[26] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[25] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[24] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[23] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[22] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[21] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[20] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[19] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[18] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[17] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[16] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[15] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[14] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[13] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[12] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[11] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[10] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[9] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[8] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[7] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[6] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[5] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[4] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[3] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[2] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[1] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[0] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_13_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_13_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2976.234 ; gain = 275.672 ; free physical = 12013 ; free virtual = 35551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2994.047 ; gain = 293.484 ; free physical = 11923 ; free virtual = 35461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2994.047 ; gain = 293.484 ; free physical = 11923 ; free virtual = 35461
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2999.984 ; gain = 0.000 ; free physical = 12269 ; free virtual = 35814
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.gen/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3160.766 ; gain = 0.000 ; free physical = 13117 ; free virtual = 36640
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3160.766 ; gain = 0.000 ; free physical = 13108 ; free virtual = 36635
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3160.766 ; gain = 460.203 ; free physical = 12912 ; free virtual = 36435
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3160.766 ; gain = 460.203 ; free physical = 12908 ; free virtual = 36431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3160.766 ; gain = 460.203 ; free physical = 12905 ; free virtual = 36428
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3160.766 ; gain = 460.203 ; free physical = 12781 ; free virtual = 36306
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_myproject_axi_Pipeline_VITIS_LOOP_21_1_fu_180/fpext_32ns_64_2_no_dsp_1_U1/myproject_axi_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/grp_myproject_axi_Pipeline_VITIS_LOOP_21_1_fu_180/fpext_32ns_64_2_no_dsp_1_U1/myproject_axi_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_myproject_axi_Pipeline_VITIS_LOOP_21_1_fu_180/fpext_32ns_64_2_no_dsp_1_U1/myproject_axi_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/grp_myproject_axi_Pipeline_VITIS_LOOP_21_1_fu_180/fpext_32ns_64_2_no_dsp_1_U1/myproject_axi_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_myproject_axi_Pipeline_VITIS_LOOP_21_1_fu_180/fpext_32ns_64_2_no_dsp_1_U1/myproject_axi_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/grp_myproject_axi_Pipeline_VITIS_LOOP_21_1_fu_180/fpext_32ns_64_2_no_dsp_1_U1/myproject_axi_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/regslice_both_out_r_V_keep_V_U' (myproject_axi_regslice_both__parameterized0) to 'inst/regslice_both_out_r_V_strb_V_U'
INFO: [Synth 8-223] decloning instance 'inst/regslice_both_out_r_V_user_V_U' (myproject_axi_regslice_both__parameterized1) to 'inst/regslice_both_out_r_V_id_V_U'
INFO: [Synth 8-223] decloning instance 'inst/regslice_both_out_r_V_user_V_U' (myproject_axi_regslice_both__parameterized1) to 'inst/regslice_both_out_r_V_dest_V_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 3160.766 ; gain = 460.203 ; free physical = 15201 ; free virtual = 38778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 3470.219 ; gain = 769.656 ; free physical = 14390 ; free virtual = 37923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 3534.219 ; gain = 833.656 ; free physical = 16156 ; free virtual = 39697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 3562.266 ; gain = 861.703 ; free physical = 15965 ; free virtual = 39501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 3568.203 ; gain = 867.641 ; free physical = 17804 ; free virtual = 41340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 3568.203 ; gain = 867.641 ; free physical = 17813 ; free virtual = 41349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3568.203 ; gain = 867.641 ; free physical = 18013 ; free virtual = 41543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3568.203 ; gain = 867.641 ; free physical = 18013 ; free virtual = 41543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3568.203 ; gain = 867.641 ; free physical = 18013 ; free virtual = 41543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3568.203 ; gain = 867.641 ; free physical = 18013 ; free virtual = 41544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |   741|
|2     |LUT1   |   761|
|3     |LUT2   |  7275|
|4     |LUT3   |   761|
|5     |LUT4   |   607|
|6     |LUT5   |   621|
|7     |LUT6   |  1003|
|8     |MUXCY  |     4|
|9     |SRL16E |     4|
|10    |FDRE   |  1441|
|11    |FDSE   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3568.203 ; gain = 867.641 ; free physical = 18013 ; free virtual = 41544
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 3568.203 ; gain = 700.922 ; free physical = 18050 ; free virtual = 41581
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 3568.211 ; gain = 867.641 ; free physical = 18050 ; free virtual = 41581
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3568.211 ; gain = 0.000 ; free physical = 18133 ; free virtual = 41664
INFO: [Netlist 29-17] Analyzing 745 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3620.031 ; gain = 0.000 ; free physical = 18066 ; free virtual = 41597
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (CARRY4) => CARRY8: 1 instance 

Synth Design complete, checksum: 1b29a978
INFO: [Common 17-83] Releasing license: Synthesis
224 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 3620.031 ; gain = 934.676 ; free physical = 18279 ; free virtual = 41810
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myproject_axi_0_0, cache-ID = 5e6b42150bbe1b73
INFO: [Coretcl 2-1174] Renamed 68 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/aca-project/conifer-opt/wrapper_perfectly_balanced/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myproject_axi_0_0_utilization_synth.rpt -pb design_1_myproject_axi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 26 16:55:02 2022...
