#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 23 11:04:08 2021
# Process ID: 9944
# Current directory: C:/Users/teletrabajo/WorkspaceVIVADO/gba/vivado/Reg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent740 C:\Users\teletrabajo\WorkspaceVIVADO\gba\vivado\Reg\Reg.xpr
# Log file: C:/Users/teletrabajo/WorkspaceVIVADO/gba/vivado/Reg/vivado.log
# Journal file: C:/Users/teletrabajo/WorkspaceVIVADO/gba/vivado/Reg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/teletrabajo/WorkspaceVIVADO/gba/vivado/Reg/Reg.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/teletrabajo/WorkspaceVIVADO/gba/vivado/Reg/Reg.srcs/sources_1/new/reg.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XILINX/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 712.934 ; gain = 112.199
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/teletrabajo/WorkspaceVIVADO/gba/vivado/Reg/Reg.srcs/sources_1/new/reg.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/teletrabajo/WorkspaceVIVADO/gba/vivado/Reg/Reg.srcs/sources_1/new/reg.vhd
add_files -norecurse C:/Users/teletrabajo/WorkspaceVIVADO/gba/src/reg.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Nov 23 11:18:38 2021] Launched synth_1...
Run output will be captured here: C:/Users/teletrabajo/WorkspaceVIVADO/gba/vivado/Reg/Reg.runs/synth_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/teletrabajo/WorkspaceVIVADO/gba/src/reg_tb.vhd w ]
add_files -fileset sim_1 C:/Users/teletrabajo/WorkspaceVIVADO/gba/src/reg_tb.vhd
update_compile_order -fileset sim_1
open_project C:/Users/teletrabajo/WorkspaceVIVADO/gba/vivado/ALU/ALU.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/nccas/VivadoWorkspace/gba/vivado/ALU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XILINX/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
current_project Reg
current_project ALU
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/teletrabajo/WorkspaceVIVADO/gba/test/ALU_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_project
export_ip_user_files -of_objects  [get_files C:/Users/teletrabajo/WorkspaceVIVADO/gba/src/reg_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/teletrabajo/WorkspaceVIVADO/gba/src/reg_tb.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/teletrabajo/WorkspaceVIVADO/gba/test/reg_tb.vhd w ]
add_files -fileset sim_1 C:/Users/teletrabajo/WorkspaceVIVADO/gba/test/reg_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/teletrabajo/WorkspaceVIVADO/gba/vivado/Reg/Reg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/teletrabajo/WorkspaceVIVADO/gba/vivado/Reg/Reg.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj reg_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/teletrabajo/WorkspaceVIVADO/gba/src/z80.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/teletrabajo/WorkspaceVIVADO/gba/src/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/teletrabajo/WorkspaceVIVADO/gba/test/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/teletrabajo/WorkspaceVIVADO/gba/vivado/Reg/Reg.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fe97deb6a24a4966b7abc9dd85cc1bd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot reg_tb_behav xil_defaultlib.reg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.z80
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_tb
Built simulation snapshot reg_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/teletrabajo/WorkspaceVIVADO/gba/vivado/Reg/Reg.sim/sim_1/behav/xsim/xsim.dir/reg_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 23 11:42:05 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 767.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/teletrabajo/WorkspaceVIVADO/gba/vivado/Reg/Reg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg_tb_behav -key {Behavioral:sim_1:Functional:reg_tb} -tclbatch {reg_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source reg_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 798.137 ; gain = 30.648
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 23 11:49:31 2021...
