<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width">
<meta name="theme-color" content="#222"><meta name="generator" content="Hexo 6.1.0">


  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.1.1/css/all.min.css" integrity="sha256-DfWjNxDkM94fVBWx1H5BMMp0Zq7luBlV8QRcSES7s+0=" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/animate.css@3.1.1/animate.min.css" integrity="sha256-PR7ttpcvz8qrF57fur/yAx1qXMFJeJFiA6pSzWi0OIE=" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/themes/blue/pace-theme-minimal.css">
  <script src="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/pace.min.js" integrity="sha256-gqd7YTjg/BtfqWSwsJOvndl0Bxc8gFImLEkXQT8+qj0=" crossorigin="anonymous"></script>

<script class="next-config" data-name="main" type="application/json">{"hostname":"example.com","root":"/","images":"/images","scheme":"Muse","darkmode":false,"version":"8.11.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12},"copycode":false,"bookmark":{"enable":false,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"stickytabs":false,"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"prism":false,"i18n":{"placeholder":"搜索...","empty":"没有找到任何搜索结果：${query}","hits_time":"找到 ${hits} 个搜索结果（用时 ${time} 毫秒）","hits":"找到 ${hits} 个搜索结果"},"path":"/search.xml","localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false}}</script><script src="/js/config.js"></script>

    <meta name="description" content="VL17 任意小数分频核心思想是让10个clk_out周期是clk_in周期的87倍，无法让clk_out的每个周期都相等，但可以让其尽量接近，所以把87拆分成3 * 8 + 7 * 9，即3个8分频和7个9分频。 本题答案对9分频部分的占空比没有要求，不过利用V16的方法可以使得9分频的占空比为50% code  12345678910111213141516171819202122232425">
<meta property="og:type" content="article">
<meta property="og:title" content="牛客网Verilog刷题笔记2">
<meta property="og:url" content="http://example.com/2022/04/29/nowcoder/nowcoder2-verilog17/index.html">
<meta property="og:site_name" content="Clover&#39;s blog">
<meta property="og:description" content="VL17 任意小数分频核心思想是让10个clk_out周期是clk_in周期的87倍，无法让clk_out的每个周期都相等，但可以让其尽量接近，所以把87拆分成3 * 8 + 7 * 9，即3个8分频和7个9分频。 本题答案对9分频部分的占空比没有要求，不过利用V16的方法可以使得9分频的占空比为50% code  12345678910111213141516171819202122232425">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/2022/04/29/nowcoder/nowcoder2-verilog17/1651304204137.png">
<meta property="og:image" content="http://example.com/2022/04/29/nowcoder/nowcoder2-verilog17/1651305030724.png">
<meta property="og:image" content="http://example.com/2022/04/29/nowcoder/nowcoder2-verilog17/1651396044343.png">
<meta property="article:published_time" content="2022-04-29T07:07:21.000Z">
<meta property="article:modified_time" content="2022-05-04T02:55:10.980Z">
<meta property="article:author" content="Clover">
<meta property="article:tag" content="Verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/2022/04/29/nowcoder/nowcoder2-verilog17/1651304204137.png">


<link rel="canonical" href="http://example.com/2022/04/29/nowcoder/nowcoder2-verilog17/">



<script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"zh-CN","comments":true,"permalink":"http://example.com/2022/04/29/nowcoder/nowcoder2-verilog17/","path":"2022/04/29/nowcoder/nowcoder2-verilog17/","title":"牛客网Verilog刷题笔记2"}</script>

<script class="next-config" data-name="calendar" type="application/json">""</script>
<title>牛客网Verilog刷题笔记2 | Clover's blog</title>
  





  <noscript>
    <link rel="stylesheet" href="/css/noscript.css">
  </noscript>
</head>

<body itemscope itemtype="http://schema.org/WebPage" class="use-motion">
  <div class="headband"></div>

  <main class="main">
    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <p class="site-title">Clover's blog</p>
      <i class="logo-line"></i>
    </a>
      <p class="site-subtitle" itemprop="description">迷途的旅人，这里并没有你所寻找的东西</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu"><li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a></li><li class="menu-item menu-item-about"><a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a></li><li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签</a></li><li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a></li><li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a></li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup"><div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off" maxlength="80"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close" role="button">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div class="search-result-container no-result">
  <div class="search-result-icon">
    <i class="fa fa-spinner fa-pulse fa-5x"></i>
  </div>
</div>

    </div>
  </div>

</div>
        
  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>

  <aside class="sidebar">

    <div class="sidebar-inner sidebar-nav-active sidebar-toc-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
            <div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-3"><a class="nav-link" href="#VL17-%E4%BB%BB%E6%84%8F%E5%B0%8F%E6%95%B0%E5%88%86%E9%A2%91"><span class="nav-number">1.</span> <span class="nav-text">VL17 任意小数分频</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL18-%E6%97%A0%E5%8D%A0%E7%A9%BA%E6%AF%94%E8%A6%81%E6%B1%82%E7%9A%84%E5%A5%87%E6%95%B0%E5%88%86%E9%A2%91"><span class="nav-number">2.</span> <span class="nav-text">VL18 无占空比要求的奇数分频</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL19-%E6%A0%B9%E6%8D%AE%E7%8A%B6%E6%80%81%E8%BD%AC%E7%A7%BB%E5%86%99%E7%8A%B6%E6%80%81%E6%9C%BA-%E4%B8%89%E6%AE%B5%E5%BC%8F"><span class="nav-number">3.</span> <span class="nav-text">VL19 根据状态转移写状态机-三段式</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL20-%E6%A0%B9%E6%8D%AE%E7%8A%B6%E6%80%81%E8%BD%AC%E7%A7%BB%E5%86%99%E7%8A%B6%E6%80%81%E6%9C%BA-%E4%BA%8C%E6%AE%B5%E5%BC%8F"><span class="nav-number">4.</span> <span class="nav-text">VL20 根据状态转移写状态机-二段式</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL21-%E5%BC%82%E6%AD%A5FIFO-%EF%BC%88%E6%9C%89%E5%BE%85%E5%A4%8D%E4%B9%A0%EF%BC%8C%E9%87%8D%E7%82%B9%EF%BC%81%EF%BC%81%EF%BC%81%EF%BC%89"><span class="nav-number">5.</span> <span class="nav-text">VL21 异步FIFO （有待复习，重点！！！）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL22-%E5%90%8C%E6%AD%A5FIFO"><span class="nav-number">6.</span> <span class="nav-text">VL22 同步FIFO</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL23-%E6%A0%BC%E9%9B%B7%E7%A0%81%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="nav-number">7.</span> <span class="nav-text">VL23 格雷码计数器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL24-%E5%A4%9Abit-MUX%E5%90%8C%E6%AD%A5%E5%99%A8"><span class="nav-number">8.</span> <span class="nav-text">VL24 多bit MUX同步器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL25-%E8%84%89%E5%86%B2%E5%90%8C%E6%AD%A5%E7%94%B5%E8%B7%AF"><span class="nav-number">9.</span> <span class="nav-text">VL25 脉冲同步电路</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL27-%E5%8F%AF%E7%BD%AE%E4%BD%8D%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="nav-number">10.</span> <span class="nav-text">VL27 可置位计数器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL28-%E5%8A%A0%E5%87%8F%E8%AE%A1%E6%95%B0%E5%99%A8"><span class="nav-number">11.</span> <span class="nav-text">VL28 加减计数器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL29-%E5%8D%95%E7%AB%AF%E5%8F%A3RAM"><span class="nav-number">12.</span> <span class="nav-text">VL29 单端口RAM</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL30-RAM%E7%9A%84%E7%AE%80%E5%8D%95%E5%AE%9E%E7%8E%B0"><span class="nav-number">13.</span> <span class="nav-text">VL30 RAM的简单实现</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL31-Johnson-Counter-%EF%BC%88%E6%89%AD%E7%8E%AF%E5%BD%A2%E8%AE%A1%E6%95%B0%E5%99%A8%EF%BC%89"><span class="nav-number">14.</span> <span class="nav-text">VL31 Johnson Counter （扭环形计数器）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL32-%E6%B5%81%E6%B0%B4%E7%BA%BF%E4%B9%98%E6%B3%95%E5%99%A8-%EF%BC%88%E5%BE%85%E8%A1%A5%E5%85%85%EF%BC%89"><span class="nav-number">15.</span> <span class="nav-text">VL32 流水线乘法器 （待补充）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL33-%E4%BA%A4%E9%80%9A%E7%81%AF"><span class="nav-number">16.</span> <span class="nav-text">VL33 交通灯</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#VL34-%E6%B8%B8%E6%88%8F%E6%9C%BA%E8%AE%A1%E8%B4%B9%E7%A8%8B%E5%BA%8F"><span class="nav-number">17.</span> <span class="nav-text">VL34 游戏机计费程序</span></a></li></ol></div>
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author site-overview-item animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="Clover"
      src="/images/avatar.jpg">
  <p class="site-author-name" itemprop="name">Clover</p>
  <div class="site-description" itemprop="description">似乎还未到境界...</div>
</div>
<div class="site-state-wrap site-overview-item animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
        <a href="/archives/">
          <span class="site-state-item-count">29</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-tags">
          <a href="/tags/">
        <span class="site-state-item-count">4</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>



        </div>
      </div>
    </div>
  </aside>
  <div class="sidebar-dimmer"></div>


    </header>

    
  <div class="back-to-top" role="button" aria-label="返回顶部">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>


    <div class="main-inner post posts-expand">


  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2022/04/29/nowcoder/nowcoder2-verilog17/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.jpg">
      <meta itemprop="name" content="Clover">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Clover's blog">
      <meta itemprop="description" content="似乎还未到境界...">
    </span>

    <span hidden itemprop="post" itemscope itemtype="http://schema.org/CreativeWork">
      <meta itemprop="name" content="牛客网Verilog刷题笔记2 | Clover's blog">
      <meta itemprop="description" content="">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          牛客网Verilog刷题笔记2
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">发表于</span>

      <time title="创建时间：2022-04-29 15:07:21" itemprop="dateCreated datePublished" datetime="2022-04-29T15:07:21+08:00">2022-04-29</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar-check"></i>
      </span>
      <span class="post-meta-item-text">更新于</span>
      <time title="修改时间：2022-05-04 10:55:10" itemprop="dateModified" datetime="2022-05-04T10:55:10+08:00">2022-05-04</time>
    </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">
        <h3 id="VL17-任意小数分频"><a href="#VL17-任意小数分频" class="headerlink" title="VL17 任意小数分频"></a>VL17 任意小数分频</h3><p>核心思想是让10个clk_out周期是clk_in周期的87倍，无法让clk_out的每个周期都相等，但可以让其尽量接近，所以把87拆分成3 * 8 + 7 * 9，即3个8分频和7个9分频。</p>
<p>本题答案对9分频部分的占空比没有要求，不过利用V16的方法可以使得9分频的占空比为50%</p>
<details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> div_M_N(</span><br><span class="line">	<span class="keyword">input</span>	<span class="keyword">wire</span> clk_in,</span><br><span class="line">	<span class="keyword">input</span>	<span class="keyword">wire</span> rst,</span><br><span class="line">	<span class="keyword">output</span>	<span class="keyword">reg</span> clk_out</span><br><span class="line">);</span><br><span class="line"><span class="keyword">parameter</span> M_N = <span class="number">8&#x27;d87</span>; </span><br><span class="line"><span class="keyword">parameter</span> c89 = <span class="number">8&#x27;d24</span>; <span class="comment">// 8/9时钟切换点</span></span><br><span class="line"><span class="keyword">parameter</span> div_e = <span class="number">5&#x27;d8</span>; <span class="comment">//偶数周期</span></span><br><span class="line"><span class="keyword">parameter</span> div_o = <span class="number">5&#x27;d9</span>; <span class="comment">//奇数周期</span></span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line"><span class="comment">//考虑10个clk_out时钟周期是1个clk_in时钟周期的87倍</span></span><br><span class="line">	<span class="comment">//counter</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">6</span>:<span class="number">0</span>] cnt;		<span class="comment">//总计数器</span></span><br><span class="line">	<span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(~rst)</span><br><span class="line">			cnt &lt;= <span class="number">6&#x27;d0</span>;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>(cnt == (M_N - <span class="number">1&#x27;b1</span>))</span><br><span class="line">			cnt &lt;= <span class="number">6&#x27;d0</span>;</span><br><span class="line">		<span class="keyword">else</span> </span><br><span class="line">			cnt &lt;= cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">reg</span> state;			<span class="comment">//state为0时8分频，为1时9分频</span></span><br><span class="line">	<span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(~rst)</span><br><span class="line">			state &lt;= <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>((cnt == (c89 - <span class="number">1&#x27;b1</span>)) | (cnt == (M_N - <span class="number">1&#x27;b1</span>)))</span><br><span class="line">			state &lt;= ~state;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] cnt_d;	<span class="comment">//分频计数器</span></span><br><span class="line">	<span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(~rst)</span><br><span class="line">			cnt_d &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>(state == <span class="number">0</span>) <span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">if</span>(cnt_d == div_e - <span class="number">1&#x27;b1</span>)</span><br><span class="line">				cnt_d &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">			<span class="keyword">else</span> </span><br><span class="line">				cnt_d &lt;= cnt_d + <span class="number">1&#x27;b1</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>(state == <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt_d == div_o - <span class="number">1&#x27;b1</span>)</span><br><span class="line">				cnt_d &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">			<span class="keyword">else</span> </span><br><span class="line">				cnt_d &lt;= cnt_d + <span class="number">1&#x27;b1</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="comment">//div</span></span><br><span class="line">	<span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(~rst)</span><br><span class="line">			clk_out &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">case</span>(state)</span><br><span class="line">			<span class="number">1&#x27;b0</span>: <span class="keyword">begin</span></span><br><span class="line">				<span class="keyword">if</span>((cnt_d == div_e/<span class="number">2</span>) | (cnt_d == <span class="number">4&#x27;d0</span>)) </span><br><span class="line">					clk_out &lt;= ~clk_out;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="number">1&#x27;b1</span>: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>((cnt_d == (div_o - <span class="number">1&#x27;b1</span>)/<span class="number">2</span>) | (cnt_d == <span class="number">4&#x27;d0</span>)) </span><br><span class="line">                    clk_out &lt;= ~clk_out;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL18-无占空比要求的奇数分频"><a href="#VL18-无占空比要求的奇数分频" class="headerlink" title="VL18 无占空比要求的奇数分频"></a>VL18 无占空比要求的奇数分频</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> odd_div (    </span><br><span class="line">    <span class="keyword">input</span>     <span class="keyword">wire</span> rst ,</span><br><span class="line">    <span class="keyword">input</span>     <span class="keyword">wire</span> clk_in,</span><br><span class="line">    <span class="keyword">output</span>    <span class="keyword">wire</span> clk_out5</span><br><span class="line">);</span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line">    <span class="keyword">localparam</span> N = <span class="number">5</span>;</span><br><span class="line">    <span class="keyword">localparam</span> SIZE = <span class="number">2</span>;</span><br><span class="line">	<span class="comment">//counter</span></span><br><span class="line">    <span class="keyword">reg</span> [SIZE:<span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst)</span><br><span class="line">            cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt == N - <span class="number">1</span>)</span><br><span class="line">            cnt &lt;= <span class="number">&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            cnt &lt;= cnt + <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//div</span></span><br><span class="line">    <span class="keyword">reg</span> clk_out;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst)</span><br><span class="line">            clk_out &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>((cnt == (N - <span class="number">1</span>)/<span class="number">2</span>) | (cnt == <span class="number">0</span>))</span><br><span class="line">            clk_out &lt;= ~clk_out;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> clk_out5 = clk_out;</span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL19-根据状态转移写状态机-三段式"><a href="#VL19-根据状态转移写状态机-三段式" class="headerlink" title="VL19 根据状态转移写状态机-三段式"></a>VL19 根据状态转移写状态机-三段式</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> fsm1(</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> clk  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> rst  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> data ,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> flag</span><br><span class="line">);</span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line">    <span class="comment">//set state</span></span><br><span class="line">    <span class="keyword">localparam</span> S0 = <span class="number">0</span>, S1 = <span class="number">1</span>, S2 = <span class="number">2</span>, S3 = <span class="number">3</span>;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] state, next;</span><br><span class="line">    <span class="comment">//state transition</span></span><br><span class="line">    <span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(state)</span><br><span class="line">            S0: next = data ? S1 : S0;</span><br><span class="line">            S1: next = data ? S2 : S1;</span><br><span class="line">            S2: next = data ? S3 : S2;</span><br><span class="line">            S3: next = data ? S0 : S3;</span><br><span class="line">            <span class="keyword">default</span>: next = S0;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//state flip-flops</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst)</span><br><span class="line">            state &lt;= S0;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            state &lt;= next;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output  三段式输出用时序逻辑  可以防止出现毛刺</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst)</span><br><span class="line">            flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">case</span>(state)</span><br><span class="line">            S3: flag &lt;= data;</span><br><span class="line">            <span class="keyword">default</span>: flag &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL20-根据状态转移写状态机-二段式"><a href="#VL20-根据状态转移写状态机-二段式" class="headerlink" title="VL20 根据状态转移写状态机-二段式"></a>VL20 根据状态转移写状态机-二段式</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> fsm2(</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> clk  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> rst  ,</span><br><span class="line">	<span class="keyword">input</span> <span class="keyword">wire</span> data ,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> flag</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line">    <span class="comment">//set state</span></span><br><span class="line">    <span class="keyword">localparam</span> S0 = <span class="number">0</span>, S1 = <span class="number">1</span>, S2 = <span class="number">2</span>, S3 = <span class="number">3</span>, S4 = <span class="number">4</span>;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] state, next;</span><br><span class="line">    <span class="comment">//state transition</span></span><br><span class="line">    <span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(state)</span><br><span class="line">            S0: next = data ? S1 : S0;</span><br><span class="line">            S1: next = data ? S2 : S1;</span><br><span class="line">            S2: next = data ? S3 : S2;</span><br><span class="line">            S3: next = data ? S4 : S3;</span><br><span class="line">            S4: next = S0;</span><br><span class="line">            <span class="keyword">default</span>: next = S0;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//state flip-flops</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst)</span><br><span class="line">            state &lt;= S0;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            state &lt;= next;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output  二段式输出用组合逻辑</span></span><br><span class="line">    <span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">        flag = (state == S4);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL21-异步FIFO-（有待复习，重点！！！）"><a href="#VL21-异步FIFO-（有待复习，重点！！！）" class="headerlink" title="VL21 异步FIFO （有待复习，重点！！！）"></a>VL21 异步FIFO （有待复习，重点！！！）</h3><p> FIFO指First Input First Output，即先进先出。FIFO存储器一般作为系统的缓冲环节，作用</p>
<ol>
<li>对连续的数据流进行缓存，防止在进机和存储操作时丢失数据；</li>
<li>数据集中起来进行进栈和存储，可避免频繁的总线操作，减轻CPU的负担；</li>
<li>允许系统进行DMA操作，提高数据的传输速度。这是至关重要的一点，如果不采用DMA操作，数据传输将达不到传输要求，而且大大增加CPU的负担，无法同时完成数据的存储工作。</li>
</ol>
<details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"></span><br><span class="line"><span class="comment">/***************************************RAM*****************************************/</span></span><br><span class="line"><span class="comment">// #()中定义的是 “可以提供给外部调用” 的常数参数</span></span><br><span class="line"><span class="keyword">module</span> dual_port_RAM #(<span class="keyword">parameter</span> DEPTH = <span class="number">16</span>, <span class="keyword">parameter</span> WIDTH = <span class="number">8</span>)(</span><br><span class="line">	<span class="keyword">input</span> wclk,</span><br><span class="line">	<span class="keyword">input</span> wenc,</span><br><span class="line">    <span class="keyword">input</span> [<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>] waddr,	<span class="comment">//$clog2()是对2取对数函数，深度对2取对数，得到地址的位宽</span></span><br><span class="line">    <span class="keyword">input</span> [WIDTH-<span class="number">1</span>:<span class="number">0</span>] wdata,			<span class="comment">//数据写入</span></span><br><span class="line">	<span class="keyword">input</span> rclk,</span><br><span class="line">	<span class="keyword">input</span> renc,</span><br><span class="line">	<span class="keyword">input</span> [<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>] raddr,	<span class="comment">//深度对2取对数，得到地址的位宽</span></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [WIDTH-<span class="number">1</span>:<span class="number">0</span>] rdata		<span class="comment">//数据输出</span></span><br><span class="line">);</span><br><span class="line">	<span class="keyword">reg</span> [WIDTH-<span class="number">1</span>:<span class="number">0</span>] RAM_MEM [<span class="number">0</span>:DEPTH-<span class="number">1</span>];</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> wclk) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(wenc)</span><br><span class="line">			RAM_MEM[waddr] &lt;= wdata;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> rclk) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(renc)</span><br><span class="line">			rdata &lt;= RAM_MEM[raddr];</span><br><span class="line">	<span class="keyword">end</span> </span><br><span class="line"><span class="keyword">endmodule</span>  </span><br><span class="line"><span class="comment">/***************************************AFIFO*****************************************/</span></span><br><span class="line"><span class="keyword">module</span> asyn_fifo#(</span><br><span class="line">	<span class="keyword">parameter</span>	WIDTH = <span class="number">8</span>,</span><br><span class="line">	<span class="keyword">parameter</span> 	DEPTH = <span class="number">16</span></span><br><span class="line">)(</span><br><span class="line">	<span class="keyword">input</span> 					wclk	, </span><br><span class="line">	<span class="keyword">input</span> 					rclk	,   </span><br><span class="line">	<span class="keyword">input</span> 					wrstn	,</span><br><span class="line">	<span class="keyword">input</span>					rrstn	,</span><br><span class="line">	<span class="keyword">input</span> 					winc	,</span><br><span class="line">	<span class="keyword">input</span> 			 		rinc	,</span><br><span class="line">	<span class="keyword">input</span> 		[WIDTH-<span class="number">1</span>:<span class="number">0</span>]	wdata	,</span><br><span class="line"></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">wire</span>				wfull	,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">wire</span>				rempty	,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">wire</span> [WIDTH-<span class="number">1</span>:<span class="number">0</span>]	rdata</span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL22-同步FIFO"><a href="#VL22-同步FIFO" class="headerlink" title="VL22 同步FIFO"></a>VL22 同步FIFO</h3><div class="tabs" id="tab-vl22"><ul class="nav-tabs"><li class="tab"><a href="#tab-vl22-1">单纯做题</a></li><li class="tab"><a href="#tab-vl22-2">实现功能</a></li><li class="tab"><a href="#tab-vl22-3">折叠表格</a></li></ul><div class="tab-content"><div class="tab-pane" id="tab-vl22-1"><p>虽然通过了，但我的代码实际上是有问题的，答案给的波形也是有点问题的，<a target="_blank" rel="noopener" href="https://blog.nowcoder.net/n/d5411484475d4c5c84ce711a6d668f7d">参考</a>。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="comment">/**********************************RAM************************************/</span></span><br><span class="line"><span class="keyword">module</span> dual_port_RAM #(<span class="keyword">parameter</span> DEPTH = <span class="number">16</span>,</span><br><span class="line">					   <span class="keyword">parameter</span> WIDTH = <span class="number">8</span>)(</span><br><span class="line">	 <span class="keyword">input</span> wclk</span><br><span class="line">	,<span class="keyword">input</span> wenc</span><br><span class="line">	,<span class="keyword">input</span> [<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>] waddr	<span class="comment">//深度对2取对数，得到地址的位宽。</span></span><br><span class="line">	,<span class="keyword">input</span> [WIDTH-<span class="number">1</span>:<span class="number">0</span>] wdata			<span class="comment">//数据写入</span></span><br><span class="line">	,<span class="keyword">input</span> rclk</span><br><span class="line">	,<span class="keyword">input</span> renc</span><br><span class="line">	,<span class="keyword">input</span> [<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>] raddr	<span class="comment">//深度对2取对数，得到地址的位宽。</span></span><br><span class="line">	,<span class="keyword">output</span> <span class="keyword">reg</span> [WIDTH-<span class="number">1</span>:<span class="number">0</span>] rdata		<span class="comment">//数据输出</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">reg</span> [WIDTH-<span class="number">1</span>:<span class="number">0</span>] RAM_MEM [<span class="number">0</span>:DEPTH-<span class="number">1</span>];</span><br><span class="line">    </span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> wclk) <span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(wenc)</span><br><span class="line">		RAM_MEM[waddr] &lt;= wdata;</span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line">    </span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> rclk) <span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(renc)</span><br><span class="line">		rdata &lt;= RAM_MEM[raddr];</span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"><span class="keyword">endmodule</span>  </span><br><span class="line"><span class="comment">/**********************************SFIFO************************************/</span></span><br><span class="line"><span class="keyword">module</span> sfifo#(</span><br><span class="line">	<span class="keyword">parameter</span>	WIDTH = <span class="number">8</span>,</span><br><span class="line">	<span class="keyword">parameter</span> 	DEPTH = <span class="number">16</span></span><br><span class="line">)(</span><br><span class="line">	<span class="keyword">input</span> 					clk		, </span><br><span class="line">	<span class="keyword">input</span> 					rst_n	,</span><br><span class="line">	<span class="keyword">input</span> 					winc	,</span><br><span class="line">	<span class="keyword">input</span> 			 		rinc	,</span><br><span class="line">	<span class="keyword">input</span> 		[WIDTH-<span class="number">1</span>:<span class="number">0</span>]	wdata	,</span><br><span class="line"></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span>				wfull	,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span>				rempty	,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">wire</span> [WIDTH-<span class="number">1</span>:<span class="number">0</span>]	rdata</span><br><span class="line">);</span><br><span class="line">    <span class="comment">//set enable signal</span></span><br><span class="line">    <span class="keyword">wire</span> wenc, renc;</span><br><span class="line">    <span class="keyword">assign</span> wenc = winc &amp; ~wfull;</span><br><span class="line">    <span class="keyword">assign</span> renc = rinc &amp; ~rempty;</span><br><span class="line">    <span class="comment">//address</span></span><br><span class="line">    <span class="comment">//这里的地址移动方式只有在DEPTH为2的整数次幂时才能正常工作</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="built_in">$clog2</span>(DEPTH):<span class="number">0</span>] waddr, raddr;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span>		<span class="comment">//waddr，when wfull == 1, keep waddr</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            waddr &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(winc) <span class="keyword">begin</span>							<span class="comment">//这部分可以简化，改成以下代码</span></span><br><span class="line">            <span class="keyword">if</span>((waddr[<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>] == raddr[<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>]) &amp; (waddr[<span class="built_in">$clog2</span>(DEPTH)] != raddr[<span class="built_in">$clog2</span>(DEPTH)]))</span><br><span class="line">                waddr &lt;= waddr;						<span class="comment">//else if(wenc)</span></span><br><span class="line">            <span class="keyword">else</span>									<span class="comment">//    waddr &lt;= waddr + 1&#x27;b1;</span></span><br><span class="line">                waddr &lt;= waddr + <span class="number">1&#x27;b1</span>;				<span class="comment">// </span></span><br><span class="line">        <span class="keyword">end</span>											<span class="comment">//</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span>		<span class="comment">//raddr，when rempty == 1, keep raddr</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            raddr &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(rinc) <span class="keyword">begin</span>							<span class="comment">//同理可简化为以下</span></span><br><span class="line">            <span class="keyword">if</span>((waddr[<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>] == raddr[<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>]) &amp; (waddr[<span class="built_in">$clog2</span>(DEPTH)] == raddr[<span class="built_in">$clog2</span>(DEPTH)]))</span><br><span class="line">                raddr &lt;= raddr;						<span class="comment">//else if(renc)</span></span><br><span class="line">            <span class="keyword">else</span>									<span class="comment">//    raddr &lt;= raddr + 1&#x27;b1;</span></span><br><span class="line">                raddr &lt;= raddr + <span class="number">1&#x27;b1</span>;				<span class="comment">//</span></span><br><span class="line">        <span class="keyword">end</span>											<span class="comment">//</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//flag output</span></span><br><span class="line">    <span class="comment">//当读地址和写地址[$clog2(DEPTH)-1:0]位相同时，且最高位不同时，表明写地址超了读地址一圈，即写满了</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            wfull &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>((waddr[<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>] == raddr[<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>]) &amp; (waddr[<span class="built_in">$clog2</span>(DEPTH)] != raddr[<span class="built_in">$clog2</span>(DEPTH)]))</span><br><span class="line">            wfull &lt;= <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            wfull &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//当读地址和写地址[$clog2(DEPTH)-1:0]位相同时，且最高位相同时，表明写地址与读地址相同，即读空了</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            rempty &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>((waddr[<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>] == raddr[<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>]) &amp; (waddr[<span class="built_in">$clog2</span>(DEPTH)] == raddr[<span class="built_in">$clog2</span>(DEPTH)]))</span><br><span class="line">            rempty &lt;= <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            rempty &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//RAM</span></span><br><span class="line">    dual_port_RAM  RAM1(</span><br><span class="line">        <span class="variable">.wclk</span>(clk),</span><br><span class="line">        <span class="variable">.wenc</span>(wenc),</span><br><span class="line">        <span class="variable">.waddr</span>(waddr[<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>]),			<span class="comment">//深度对2取对数，得到地址的位宽。</span></span><br><span class="line">        <span class="variable">.wdata</span>(wdata),		<span class="comment">//数据写入</span></span><br><span class="line">        <span class="variable">.rclk</span>(clk),</span><br><span class="line">        <span class="variable">.renc</span>(renc),</span><br><span class="line">        <span class="variable">.raddr</span>(raddr[<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>]),			<span class="comment">//深度对2取对数，得到地址的位宽。</span></span><br><span class="line">        <span class="variable">.rdata</span>(rdata)		<span class="comment">//数据输出</span></span><br><span class="line">    );</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>波形如下，分析时序可以发现，在输入为19的那个时钟上升沿时，<code>waddr</code>已经变成了10，且<code>raddr</code>为00，即此时已经“写满”，但<code>wfull</code>信号要在下一个上升沿到来时才会跳变为·，这导致<code>waddr</code>多走了一位，从而引发后续一系列的错误。（这居然能通过，只能说牛客网这道题的testbench不是很理想）</p>
<img src="/2022/04/29/nowcoder/nowcoder2-verilog17/1651304204137.png" class="" width="1651304204137"></div><div class="tab-pane" id="tab-vl22-2"><p>将输出<code>wfull</code>和<code>rempty</code>部分改为组合逻辑后能够得到正常的波形，不过实际使用时组合逻辑很容易产生毛刺。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="comment">/**********************************RAM************************************/</span></span><br><span class="line"><span class="keyword">module</span> dual_port_RAM #(<span class="keyword">parameter</span> DEPTH = <span class="number">16</span>,</span><br><span class="line">					   <span class="keyword">parameter</span> WIDTH = <span class="number">8</span>)(</span><br><span class="line">	 <span class="keyword">input</span> wclk</span><br><span class="line">	,<span class="keyword">input</span> wenc</span><br><span class="line">	,<span class="keyword">input</span> [<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>] waddr  <span class="comment">//深度对2取对数，得到地址的位宽。</span></span><br><span class="line">	,<span class="keyword">input</span> [WIDTH-<span class="number">1</span>:<span class="number">0</span>] wdata      	<span class="comment">//数据写入</span></span><br><span class="line">	,<span class="keyword">input</span> rclk</span><br><span class="line">	,<span class="keyword">input</span> renc</span><br><span class="line">	,<span class="keyword">input</span> [<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>] raddr  <span class="comment">//深度对2取对数，得到地址的位宽。</span></span><br><span class="line">	,<span class="keyword">output</span> <span class="keyword">reg</span> [WIDTH-<span class="number">1</span>:<span class="number">0</span>] rdata 		<span class="comment">//数据输出</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [WIDTH-<span class="number">1</span>:<span class="number">0</span>] RAM_MEM [<span class="number">0</span>:DEPTH-<span class="number">1</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> wclk) <span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(wenc)</span><br><span class="line">		RAM_MEM[waddr] &lt;= wdata;</span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> rclk) <span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(renc)</span><br><span class="line">		rdata &lt;= RAM_MEM[raddr];</span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span>  </span><br><span class="line"><span class="comment">/**********************************SFIFO************************************/</span></span><br><span class="line"><span class="keyword">module</span> sfifo#(</span><br><span class="line">	<span class="keyword">parameter</span>	WIDTH = <span class="number">8</span>,</span><br><span class="line">	<span class="keyword">parameter</span> 	DEPTH = <span class="number">16</span></span><br><span class="line">)(</span><br><span class="line">	<span class="keyword">input</span> 					clk		, </span><br><span class="line">	<span class="keyword">input</span> 					rst_n	,</span><br><span class="line">	<span class="keyword">input</span> 					winc	,</span><br><span class="line">	<span class="keyword">input</span> 			 		rinc	,</span><br><span class="line">	<span class="keyword">input</span> 		[WIDTH-<span class="number">1</span>:<span class="number">0</span>]	wdata	,</span><br><span class="line"></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span>				wfull	,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span>				rempty	,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">wire</span> [WIDTH-<span class="number">1</span>:<span class="number">0</span>]	rdata</span><br><span class="line">);</span><br><span class="line">    <span class="comment">//set enable signal</span></span><br><span class="line">    <span class="keyword">wire</span> wenc, renc;</span><br><span class="line">    <span class="keyword">assign</span> wenc = winc &amp; ~wfull;</span><br><span class="line">    <span class="keyword">assign</span> renc = rinc &amp; ~rempty;</span><br><span class="line">    <span class="comment">//address</span></span><br><span class="line">    <span class="comment">//这里的地址移动方式只有在DEPTH为2的整数次幂时才能正常工作</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="built_in">$clog2</span>(DEPTH):<span class="number">0</span>] waddr, raddr;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span>    <span class="comment">//waddr，when wfull == 1, keep waddr</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            waddr &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(wenc)</span><br><span class="line">            waddr &lt;= waddr + <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span>    <span class="comment">//raddr，when rempty == 1, keep raddr</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            raddr &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(renc) </span><br><span class="line">            raddr &lt;= raddr + <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output</span></span><br><span class="line">    <span class="comment">//当读地址和写地址[$clog2(DEPTH)-1:0]位相同时，且最高位不同时，表明写地址超了读地址一圈，即写满了</span></span><br><span class="line">    <span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            wfull = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>((waddr[<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>] == raddr[<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>]) &amp; (waddr[<span class="built_in">$clog2</span>(DEPTH)] != raddr[<span class="built_in">$clog2</span>(DEPTH)]))</span><br><span class="line">            wfull = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            wfull = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//当读地址和写地址[$clog2(DEPTH)-1:0]位相同时，且最高位相同时，表明写地址与读地址相同，即读空了</span></span><br><span class="line">    <span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            rempty = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>((waddr[<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>] == raddr[<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>]) &amp; (waddr[<span class="built_in">$clog2</span>(DEPTH)] == raddr[<span class="built_in">$clog2</span>(DEPTH)]))</span><br><span class="line">            rempty = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            rempty = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">	 <span class="comment">//RAM</span></span><br><span class="line">    dual_port_RAM  RAM1(</span><br><span class="line">        <span class="variable">.wclk</span>(clk),</span><br><span class="line">        <span class="variable">.wenc</span>(wenc),</span><br><span class="line">        <span class="variable">.waddr</span>(waddr[<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>]),        <span class="comment">//深度对2取对数，得到地址的位宽。</span></span><br><span class="line">        <span class="variable">.wdata</span>(wdata),        <span class="comment">//数据写入</span></span><br><span class="line">        <span class="variable">.rclk</span>(clk),</span><br><span class="line">        <span class="variable">.renc</span>(renc),</span><br><span class="line">        <span class="variable">.raddr</span>(raddr[<span class="built_in">$clog2</span>(DEPTH)-<span class="number">1</span>:<span class="number">0</span>]),        <span class="comment">//深度对2取对数，得到地址的位宽。</span></span><br><span class="line">        <span class="variable">.rdata</span>(rdata)        <span class="comment">//数据输出</span></span><br><span class="line">    );</span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>

<p>下图中可以看到，在输入为19的那个时钟上升沿时，<code>wfull</code>就已经跳变为1，系统不再记录后续的数据。从后续波形可以看出，没有发生数据覆盖。</p>
<img src="/2022/04/29/nowcoder/nowcoder2-verilog17/1651305030724.png" class="" width="1651305030724"></div><div class="tab-pane" id="tab-vl22-3"></div></div></div>

<h3 id="VL23-格雷码计数器"><a href="#VL23-格雷码计数器" class="headerlink" title="VL23 格雷码计数器"></a>VL23 格雷码计数器</h3><p>如果用二进制计数，再译码为格雷码输出，本质上还是二进制计数器，没有体现出格雷码计数时只改变一位的优势，所以采用状态机实现。各个状态直接用格雷码表示，状态转换时只会有一位发生改变。</p>
<details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> gray_counter(</span><br><span class="line">   <span class="keyword">input</span>   clk,</span><br><span class="line">   <span class="keyword">input</span>   rst_n,</span><br><span class="line"></span><br><span class="line">   <span class="keyword">output</span>  [<span class="number">3</span>:<span class="number">0</span>] gray_out</span><br><span class="line">);</span><br><span class="line">    <span class="comment">//二分频（很喜欢讨论区的一句话，什么逆天计数器）</span></span><br><span class="line">    <span class="keyword">reg</span> cnt;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            cnt &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            cnt &lt;= cnt +<span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//set state (gray code)</span></span><br><span class="line">    <span class="keyword">localparam</span> S0 = <span class="number">4&#x27;b0000</span>, </span><br><span class="line">                S1 = <span class="number">4&#x27;b0001</span>, </span><br><span class="line">                S2 = <span class="number">4&#x27;b0011</span>, </span><br><span class="line">                S3 = <span class="number">4&#x27;b0010</span>, </span><br><span class="line">                S4 = <span class="number">4&#x27;b0110</span>, </span><br><span class="line">                S5 = <span class="number">4&#x27;b0111</span>, </span><br><span class="line">                S6 = <span class="number">4&#x27;b0101</span>, </span><br><span class="line">                S7 = <span class="number">4&#x27;b0100</span>, </span><br><span class="line">                S8 = <span class="number">4&#x27;b1100</span>, </span><br><span class="line">                S9 = <span class="number">4&#x27;b1101</span>, </span><br><span class="line">                S10 = <span class="number">4&#x27;b1111</span>, </span><br><span class="line">                S11 = <span class="number">4&#x27;b1110</span>, </span><br><span class="line">                S12 = <span class="number">4&#x27;b1010</span>, </span><br><span class="line">                S13 = <span class="number">4&#x27;b1011</span>, </span><br><span class="line">                S14 = <span class="number">4&#x27;b1001</span>, </span><br><span class="line">                S15 = <span class="number">4&#x27;b1000</span>;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] state, next;</span><br><span class="line">    <span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(state)</span><br><span class="line">            S0: next = S1;</span><br><span class="line">            S1: next = S2;</span><br><span class="line">            S2: next = S3;</span><br><span class="line">            S3: next = S4;</span><br><span class="line">            S4: next = S5;</span><br><span class="line">            S5: next = S6;</span><br><span class="line">            S6: next = S7;</span><br><span class="line">            S7: next = S8;</span><br><span class="line">            S8: next = S9;</span><br><span class="line">            S9: next = S10;</span><br><span class="line">            S10: next = S11;</span><br><span class="line">            S11: next = S12;</span><br><span class="line">            S12: next = S13;</span><br><span class="line">            S13: next = S14;</span><br><span class="line">            S14: next = S15;</span><br><span class="line">            S15: next = S0;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//state flip-flops</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            state &lt;= S0;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cnt)</span><br><span class="line">            state &lt;= next;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            state &lt;= state;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output</span></span><br><span class="line">   <span class="keyword">assign</span> gray_out = state;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL24-多bit-MUX同步器"><a href="#VL24-多bit-MUX同步器" class="headerlink" title="VL24 多bit MUX同步器"></a>VL24 多bit MUX同步器</h3><div class="tabs" id="tab-vl24"><ul class="nav-tabs"><li class="tab"><a href="#tab-vl24-1">Solution 1</a></li><li class="tab"><a href="#tab-vl24-2">Solution 2</a></li><li class="tab"><a href="#tab-vl24-3">折叠表格</a></li></ul><div class="tab-content"><div class="tab-pane" id="tab-vl24-1"><p>这种做法用的寄存器资源较多，看了题解，发现让使能信号<code>data_en</code>“打两拍”可以达到同样的效果，而且节省资源。（题目说了data_in变化很慢，至少间隔10个B时钟周期，而且data_en为1至少保持3个B时钟周期）</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> mux(</span><br><span class="line">	<span class="keyword">input</span> 				clk_a	, </span><br><span class="line">	<span class="keyword">input</span> 				clk_b	,   </span><br><span class="line">	<span class="keyword">input</span> 				arstn	,</span><br><span class="line">	<span class="keyword">input</span>				brstn   ,</span><br><span class="line">	<span class="keyword">input</span>		[<span class="number">3</span>:<span class="number">0</span>]	data_in	,</span><br><span class="line">	<span class="keyword">input</span>               data_en ,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>  [<span class="number">3</span>:<span class="number">0</span>] 	dataout</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] data_temp1, data_temp2, data_temp3;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_a <span class="keyword">or</span> <span class="keyword">negedge</span> arstn) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!arstn) </span><br><span class="line">            data_temp1 &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(data_en) </span><br><span class="line">            data_temp1 &lt;= data_in;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//对异步信号进行同步处理时，一般采用多级D触发器级联，这样做的好处是，当第一级寄存器产生亚稳态后，第二级寄存器稳定输出概率为90%，第三级为99%</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_b <span class="keyword">or</span> <span class="keyword">negedge</span> brstn) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!brstn) <span class="keyword">begin</span></span><br><span class="line">            data_temp2 &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">            data_temp3 &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(data_en) <span class="keyword">begin</span></span><br><span class="line">            data_temp2 &lt;= data_temp1;</span><br><span class="line">            data_temp3 &lt;= data_temp2;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_b <span class="keyword">or</span> <span class="keyword">negedge</span> brstn) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!brstn)</span><br><span class="line">            dataout &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(data_en)</span><br><span class="line">            dataout &lt;= data_temp3;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></div><div class="tab-pane" id="tab-vl24-2"><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> mux(</span><br><span class="line">	<span class="keyword">input</span> 				clk_a	, </span><br><span class="line">	<span class="keyword">input</span> 				clk_b	,   </span><br><span class="line">	<span class="keyword">input</span> 				arstn	,</span><br><span class="line">	<span class="keyword">input</span>				brstn   ,</span><br><span class="line">	<span class="keyword">input</span>		[<span class="number">3</span>:<span class="number">0</span>]	data_in	,</span><br><span class="line">	<span class="keyword">input</span>               data_en ,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>  [<span class="number">3</span>:<span class="number">0</span>] 	dataout</span><br><span class="line">);</span><br><span class="line">    <span class="comment">//data_in变化很慢才能这样做，否则当使能信号同步到B端时，data_temp1已经发生变化了</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] data_temp1;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_a <span class="keyword">or</span> <span class="keyword">negedge</span> arstn) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!arstn)</span><br><span class="line">            data_temp1 &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            data_temp1 &lt;= data_in;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">reg</span> data_en_a;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_a <span class="keyword">or</span> <span class="keyword">negedge</span> arstn) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!arstn)</span><br><span class="line">            data_en_a &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            data_en_a &lt;= data_en;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//同步使能信号</span></span><br><span class="line">    <span class="keyword">reg</span> data_en_b1, data_en_b2;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_b <span class="keyword">or</span> <span class="keyword">negedge</span> brstn) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!brstn) <span class="keyword">begin</span></span><br><span class="line">            data_en_b1 &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">            data_en_b2 &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            data_en_b1 &lt;= data_en_a;</span><br><span class="line">            data_en_b2 &lt;= data_en_b1;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_b <span class="keyword">or</span> <span class="keyword">negedge</span> brstn) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!brstn)</span><br><span class="line">            dataout &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(data_en_b2)</span><br><span class="line">            dataout &lt;= data_temp1;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            dataout &lt;= dataout;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></div><div class="tab-pane" id="tab-vl24-3"></div></div></div>

<h3 id="VL25-脉冲同步电路"><a href="#VL25-脉冲同步电路" class="headerlink" title="VL25 脉冲同步电路"></a>VL25 脉冲同步电路</h3><p>题目告知了A时域两个脉冲之间的间隔很大，故不用考虑两个脉冲间隔小于<code>clk_slow</code>的情况</p>
<details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> pulse_detect(</span><br><span class="line">	<span class="keyword">input</span> 				clk_fast	, </span><br><span class="line">	<span class="keyword">input</span> 				clk_slow	,   </span><br><span class="line">	<span class="keyword">input</span> 				rst_n		,</span><br><span class="line">	<span class="keyword">input</span>				data_in		,</span><br><span class="line"></span><br><span class="line">	<span class="keyword">output</span>	<span class="keyword">reg</span> 	 	dataout</span><br><span class="line">);</span><br><span class="line">    <span class="comment">//记录A时域(clk_fast)的脉冲，每产生一次脉冲会让data_fast_temp中电平翻转一次</span></span><br><span class="line">    <span class="keyword">reg</span> data_fast_temp;		<span class="comment">//相当于一个扩展信号，把A时域的脉冲展宽至两个相邻脉冲的间隔</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_fast <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            data_fast_temp &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            data_fast_temp &lt;= data_in? ~data_fast_temp : data_fast_temp;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//将data_fast_temp同步到B时域(clk_slow)</span></span><br><span class="line">    <span class="keyword">reg</span> data_slow_temp1, data_slow_temp2;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_slow <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            data_slow_temp1 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            data_slow_temp2 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            data_slow_temp1 &lt;= data_fast_temp;</span><br><span class="line">            data_slow_temp2 &lt;= data_slow_temp1;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//捕捉data_fast_temp的电平翻转，即是脉冲</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk_slow <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            dataout &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            dataout &lt;= data_slow_temp1 ^ data_slow_temp2;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>

</details>

<p>自用test bench：</p>
<details class="note info no-icon"><summary><p>test bench</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1 ps/ 1 ps</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> clk_period 20</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> test_vlg_tst();</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">reg</span> clk_fast, clk_slow, rst_n, data_in;</span><br><span class="line">    <span class="keyword">wire</span> dataout;</span><br><span class="line">	 </span><br><span class="line">	<span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk_fast = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">forever</span> <span class="variable">#(`clk_period/2)</span> clk_fast = ~clk_fast;  <span class="comment">// Create clock with period=2</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk_slow = <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">forever</span> <span class="variable">#(`clk_period*10/2)</span> clk_slow = ~clk_slow;  <span class="comment">// Create clock with period=20</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="comment">// A testbench</span></span><br><span class="line">    test u1(</span><br><span class="line">        <span class="variable">.clk_fast</span>(clk_fast) ,</span><br><span class="line">        <span class="variable">.clk_slow</span>(clk_slow),</span><br><span class="line">        <span class="variable">.rst_n</span>(rst_n),</span><br><span class="line">        <span class="variable">.data_in</span>(data_in),</span><br><span class="line">        <span class="variable">.dataout</span>(dataout)</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">initial</span> rst_n = <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">initial</span> <span class="variable">#(`clk_period/2)</span> rst_n = <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        data_in = <span class="number">0</span>;</span><br><span class="line">			<span class="keyword">repeat</span>(<span class="number">30</span>) <span class="keyword">begin</span></span><br><span class="line">			  <span class="variable">#(`clk_period*200)</span> data_in = <span class="number">1</span>;</span><br><span class="line">			  <span class="variable">#(`clk_period*1)</span>	data_in = <span class="number">0</span>;</span><br><span class="line">			  </span><br><span class="line">			  <span class="variable">#(`clk_period*500)</span> data_in = <span class="number">1</span>;</span><br><span class="line">			  <span class="variable">#(`clk_period*1)</span>	data_in = <span class="number">0</span>;</span><br><span class="line">			  </span><br><span class="line">			  <span class="variable">#(`clk_period*300)</span> data_in = <span class="number">1</span>;</span><br><span class="line">			  <span class="variable">#(`clk_period*1)</span>	data_in = <span class="number">0</span>;</span><br><span class="line">			<span class="keyword">end</span></span><br><span class="line">		  <span class="variable">#(`clk_period*2000)</span> <span class="built_in">$stop</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>波形图：</p>
<img src="/2022/04/29/nowcoder/nowcoder2-verilog17/1651396044343.png" class="" width="1651396044343">

</details>

<h3 id="VL27-可置位计数器"><a href="#VL27-可置位计数器" class="headerlink" title="VL27 可置位计数器"></a>VL27 可置位计数器</h3><p>题目波形可以看出，一定要打一拍，也就是延迟一个时钟信号输出number。</p>
<details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> count_module(</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	<span class="keyword">input</span> set,</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] set_num,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]number,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> zero</span><br><span class="line">	);</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] num;</span><br><span class="line">	<span class="keyword">always</span>@(<span class="keyword">negedge</span> rst_n <span class="keyword">or</span> <span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            num &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(set)</span><br><span class="line">            num &lt;= set_num;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(num==<span class="number">15</span>)</span><br><span class="line">            num &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            num &lt;= num + <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">	<span class="keyword">always</span>@(<span class="keyword">negedge</span> rst_n <span class="keyword">or</span> <span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            zero &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(num==<span class="number">0</span>)</span><br><span class="line">            zero &lt;= <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            zero &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">negedge</span> rst_n <span class="keyword">or</span> <span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            number &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            number &lt;= num;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL28-加减计数器"><a href="#VL28-加减计数器" class="headerlink" title="VL28 加减计数器"></a>VL28 加减计数器</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> count_module(</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	<span class="keyword">input</span> mode,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]number,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> zero</span><br><span class="line">	);</span><br><span class="line">     <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] num;</span><br><span class="line">	<span class="keyword">always</span>@(<span class="keyword">negedge</span> rst_n <span class="keyword">or</span> <span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            num &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">case</span>(mode)</span><br><span class="line">            <span class="number">1&#x27;b0</span>: <span class="keyword">begin</span>		<span class="comment">//减法mode</span></span><br><span class="line">                <span class="keyword">if</span>(num==<span class="number">0</span>)</span><br><span class="line">                    num &lt;= <span class="number">9</span>;</span><br><span class="line">                <span class="keyword">else</span></span><br><span class="line">                    num &lt;= num - <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="number">1&#x27;b1</span>: <span class="keyword">begin</span>		<span class="comment">//加法mode</span></span><br><span class="line">                <span class="keyword">if</span>(num==<span class="number">9</span>)</span><br><span class="line">                    num &lt;= <span class="number">0</span>;</span><br><span class="line">                <span class="keyword">else</span></span><br><span class="line">                    num &lt;= num + <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">	<span class="keyword">always</span>@(<span class="keyword">negedge</span> rst_n <span class="keyword">or</span> <span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            zero &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(num==<span class="number">0</span>)</span><br><span class="line">            zero &lt;= <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            zero &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">negedge</span> rst_n <span class="keyword">or</span> <span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            number &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            number &lt;= num;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL29-单端口RAM"><a href="#VL29-单端口RAM" class="headerlink" title="VL29 单端口RAM"></a>VL29 单端口RAM</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> RAM_1port(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst,</span><br><span class="line">    <span class="keyword">input</span> enb,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">6</span>:<span class="number">0</span>]addr,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>]w_data,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>]r_data</span><br><span class="line">);</span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] RAM_MEM [<span class="number">127</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">for</span>(i=<span class="number">0</span>;i&lt;<span class="number">127</span>;i=i+<span class="number">1</span>)</span><br><span class="line">                RAM_MEM[i] &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(enb)</span><br><span class="line">            RAM_MEM[addr] &lt;= w_data;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> r_data = enb? <span class="number">0</span> : RAM_MEM[addr];</span><br><span class="line"><span class="comment">//*************code***********//</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL30-RAM的简单实现"><a href="#VL30-RAM的简单实现" class="headerlink" title="VL30 RAM的简单实现"></a>VL30 RAM的简单实现</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> ram_mod(</span><br><span class="line">	<span class="keyword">input</span> clk,</span><br><span class="line">	<span class="keyword">input</span> rst_n,</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">input</span> write_en,</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>]write_addr,</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>]write_data,</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">input</span> read_en,</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>]read_addr,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]read_data</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] RAM_MEM [<span class="number">255</span>:<span class="number">0</span>];    <span class="comment">//2^8 = 256</span></span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) </span><br><span class="line">            <span class="keyword">for</span>(i = <span class="number">0</span>; i &lt; <span class="number">255</span>; i = i + <span class="number">1</span>)</span><br><span class="line">                RAM_MEM[i] &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(write_en)</span><br><span class="line">            RAM_MEM[write_addr] &lt;= write_data;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            read_data = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(read_en)</span><br><span class="line">            read_data = read_en? RAM_MEM[read_addr] : read_data;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL31-Johnson-Counter-（扭环形计数器）"><a href="#VL31-Johnson-Counter-（扭环形计数器）" class="headerlink" title="VL31 Johnson Counter （扭环形计数器）"></a>VL31 Johnson Counter （扭环形计数器）</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> JC_counter(</span><br><span class="line">   <span class="keyword">input</span>                clk ,</span><br><span class="line">   <span class="keyword">input</span>                rst_n,</span><br><span class="line"> </span><br><span class="line">   <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]     Q  </span><br><span class="line">);</span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">        	Q = <span class="number">4&#x27;b0000</span>;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            Q = &#123;~Q[<span class="number">0</span>], Q[<span class="number">3</span>:<span class="number">1</span>]&#125;;	<span class="comment">//在无效态时，不可自启动</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL32-流水线乘法器-（待补充）"><a href="#VL32-流水线乘法器-（待补充）" class="headerlink" title="VL32 流水线乘法器 （待补充）"></a>VL32 流水线乘法器 （待补充）</h3><p>把二进制乘法拆解为每一位相乘，即4’b1010 * 4’b0101 &#x3D;( ‘b0 + ‘b10 + ‘b000 + ‘b1000) *  4’b0101；而二进制数乘以2^N就相当于左移N位，即( ‘b0 + ‘b10 + ‘b000 + ‘b1000) *  4’b0101 &#x3D; ‘b0 + ‘b0101&lt;&lt;1 + ‘b0 + ‘b0101&lt;&lt;3。</p>
<details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//未完成</span></span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL33-交通灯"><a href="#VL33-交通灯" class="headerlink" title="VL33 交通灯"></a>VL33 交通灯</h3><p>暂存</p>
<details class="note info no-icon"><summary><p>code</p>
</summary>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> triffic_light</span><br><span class="line">    (</span><br><span class="line">		<span class="keyword">input</span> rst_n, <span class="comment">//异位复位信号，低电平有效</span></span><br><span class="line">        <span class="keyword">input</span> clk, <span class="comment">//时钟信号</span></span><br><span class="line">        <span class="keyword">input</span> pass_request,</span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">wire</span>[<span class="number">7</span>:<span class="number">0</span>]clock,</span><br><span class="line">        <span class="keyword">output</span> <span class="keyword">reg</span> red,</span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">reg</span> yellow,</span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">reg</span> green</span><br><span class="line">    );</span><br><span class="line">    <span class="comment">//state machine</span></span><br><span class="line">    <span class="keyword">localparam</span> RED = <span class="number">0</span>, YELLOW = <span class="number">1</span>, GREEN = <span class="number">2</span>;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] state, next;</span><br><span class="line">    <span class="comment">//set counter</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] cnt_red, cnt_yellow, cnt_green_l, cnt_green_h;</span><br><span class="line">    <span class="comment">//red counter 倒计时</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            cnt_red &lt;= <span class="number">10</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(next == RED) <span class="keyword">begin</span>       <span class="comment">//红灯时计时</span></span><br><span class="line">            cnt_red &lt;= cnt_red - <span class="number">1&#x27;b1</span>;    <span class="comment">//到0后发生状态转换，不需要借位</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            cnt_red &lt;= <span class="number">10</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//yellow counter 倒计时</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            cnt_yellow &lt;= <span class="number">5</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(next == YELLOW)                <span class="comment">//黄灯时计时</span></span><br><span class="line">            cnt_yellow &lt;= cnt_yellow - <span class="number">1&#x27;b1</span>;    <span class="comment">//到0后发生状态转换，不需要借位</span></span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            cnt_yellow &lt;= <span class="number">5</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//green counter 倒计时</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            cnt_green_l &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(next == GREEN) <span class="keyword">begin</span>       <span class="comment">//绿灯时计时</span></span><br><span class="line">            <span class="keyword">if</span>((cnt_green_h != <span class="number">0</span>) &amp;&amp; pass_request)</span><br><span class="line">                cnt_green_l &lt;= <span class="number">9</span>;</span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(cnt_green_l == <span class="number">0</span>)           <span class="comment">//减到0借位</span></span><br><span class="line">                cnt_green_l &lt;= <span class="number">9</span>;</span><br><span class="line">            <span class="keyword">else</span></span><br><span class="line">                cnt_green_l &lt;= cnt_green_l - <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            cnt_green_l &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            cnt_green_h &lt;= <span class="number">6</span>;                      <span class="comment">//从60开始倒计时</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(next == GREEN) <span class="keyword">begin</span>               <span class="comment">//绿灯时计时</span></span><br><span class="line">            <span class="keyword">if</span>((cnt_green_h != <span class="number">0</span>) &amp;&amp; pass_request)</span><br><span class="line">                cnt_green_h &lt;= <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(cnt_green_l == <span class="number">0</span>)</span><br><span class="line">                cnt_green_h &lt;= cnt_green_h - <span class="number">1&#x27;b1</span>;    <span class="comment">//高位等于0后如果低位等于0会发生状态转换，故不需要借位</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            cnt_green_h &lt;= <span class="number">6</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//state transition</span></span><br><span class="line">    <span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(state)</span><br><span class="line">            RED: next = (cnt_red == <span class="number">0</span>) ? GREEN : RED;</span><br><span class="line">            GREEN: next = ((cnt_green_l==<span class="number">0</span>)&amp;(cnt_green_h==<span class="number">0</span>)) ? YELLOW : GREEN;</span><br><span class="line">            YELLOW: next = (cnt_yellow == <span class="number">0</span>) ? RED : YELLOW;</span><br><span class="line">            <span class="keyword">default</span>: next = RED;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//state flip-flops</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            state &lt;= RED;</span><br><span class="line">        <span class="keyword">else</span> </span><br><span class="line">            state &lt;= next;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            red &lt;= <span class="number">0</span>;</span><br><span class="line">            yellow &lt;= <span class="number">0</span>;</span><br><span class="line">            green &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">case</span>(next)</span><br><span class="line">            RED: <span class="keyword">begin</span></span><br><span class="line">                red &lt;= <span class="number">1</span>;</span><br><span class="line">                yellow &lt;= <span class="number">0</span>;</span><br><span class="line">                green &lt;= <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            YELLOW: <span class="keyword">begin</span></span><br><span class="line">                red &lt;= <span class="number">0</span>;</span><br><span class="line">                yellow &lt;= <span class="number">1</span>;</span><br><span class="line">                green &lt;= <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            GREEN: <span class="keyword">begin</span></span><br><span class="line">                red &lt;= <span class="number">0</span>;</span><br><span class="line">                yellow &lt;= <span class="number">0</span>;</span><br><span class="line">                green &lt;= <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">	<span class="comment">//outputclock</span></span><br><span class="line">	<span class="keyword">assign</span> clock = (state == RED) ? &#123;<span class="number">4&#x27;d0</span>, cnt_red&#125; :</span><br><span class="line">                  (state == YELLOW) ? &#123;<span class="number">4&#x27;d0</span>, cnt_yellow&#125; :</span><br><span class="line">                   (state == GREEN) ? &#123;cnt_green_h, cnt_green_l&#125; :</span><br><span class="line">                            <span class="number">8&#x27;d0</span>;</span><br><span class="line"><span class="keyword">endmodule</span> </span><br></pre></td></tr></table></figure>

</details>

<h3 id="VL34-游戏机计费程序"><a href="#VL34-游戏机计费程序" class="headerlink" title="VL34 游戏机计费程序"></a>VL34 游戏机计费程序</h3><details class="note info no-icon"><summary><p>code</p>
</summary>
<p>题目答案波形可以看出，加钱的时候不扣钱，这是否…</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> game_count</span><br><span class="line">    (</span><br><span class="line">		<span class="keyword">input</span> rst_n, <span class="comment">//异位复位信号，低电平有效</span></span><br><span class="line">        <span class="keyword">input</span> clk, 	<span class="comment">//时钟信号</span></span><br><span class="line">        <span class="keyword">input</span> [<span class="number">9</span>:<span class="number">0</span>]money,</span><br><span class="line">        <span class="keyword">input</span> set,</span><br><span class="line">		<span class="keyword">input</span> boost,</span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">9</span>:<span class="number">0</span>]remain,</span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">reg</span> yellow,</span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">reg</span> red</span><br><span class="line">    );</span><br><span class="line">    <span class="comment">//每个时钟周期代表一分钟</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n)</span><br><span class="line">            remain &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">casex</span>(&#123;set, boost&#125;)</span><br><span class="line">            <span class="number">2&#x27;b1x</span>: remain &lt;= remain + money;</span><br><span class="line">            <span class="number">2&#x27;b01</span>: remain &lt;= remain - <span class="number">2</span>;</span><br><span class="line">            <span class="number">2&#x27;b00</span>: remain &lt;= remain - <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">default</span>: ;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//output yellow, red</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(~rst_n) <span class="keyword">begin</span></span><br><span class="line">            yellow &lt;= <span class="number">0</span>;</span><br><span class="line">            red &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(remain == <span class="number">0</span>) <span class="keyword">begin</span></span><br><span class="line">            yellow &lt;= <span class="number">0</span>;</span><br><span class="line">            red &lt;= <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(remain &lt; <span class="number">10</span>) <span class="keyword">begin</span></span><br><span class="line">            yellow &lt;= <span class="number">1</span>;</span><br><span class="line">            red &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            yellow &lt;= <span class="number">0</span>;</span><br><span class="line">            red &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</details>
    </div>

    
    
    

    <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/Verilog/" rel="tag"># Verilog</a>
          </div>

        

          <div class="post-nav">
            <div class="post-nav-item">
                <a href="/2022/04/29/cpp/cpp-note-6/" rel="prev" title="C++笔记（六）——标准库类型vector">
                  <i class="fa fa-chevron-left"></i> C++笔记（六）——标准库类型vector
                </a>
            </div>
            <div class="post-nav-item">
                <a href="/2022/04/30/FPGA/FPGA-5-AsynchronousFIFO/" rel="next" title="学习FPGA（五）——异步FIFO">
                  学习FPGA（五）——异步FIFO <i class="fa fa-chevron-right"></i>
                </a>
            </div>
          </div>
    </footer>
  </article>
</div>






</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">


<div class="copyright">
  &copy; 
  <span itemprop="copyrightYear">2022</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">Clover</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.js.org/muse/" rel="noopener" target="_blank">NexT.Muse</a> 强力驱动
  </div>

    </div>
  </footer>

  
  <script src="https://cdn.jsdelivr.net/npm/animejs@3.2.1/lib/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous"></script>
<script src="/js/comments.js"></script><script src="/js/utils.js"></script><script src="/js/motion.js"></script><script src="/js/schemes/muse.js"></script><script src="/js/next-boot.js"></script>

  
<script src="https://cdn.jsdelivr.net/npm/hexo-generator-searchdb@1.4.0/dist/search.js" integrity="sha256-vXZMYLEqsROAXkEw93GGIvaB2ab+QW6w3+1ahD9nXXA=" crossorigin="anonymous"></script>
<script src="/js/third-party/search/local-search.js"></script>




  <script src="/js/third-party/pace.js"></script>

  





</body>
</html>
