-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V_ap_vld : IN STD_LOGIC;
    x_V : IN STD_LOGIC_VECTOR (143 downto 0);
    y_0_V : OUT STD_LOGIC_VECTOR (8 downto 0);
    y_0_V_ap_vld : OUT STD_LOGIC;
    y_1_V : OUT STD_LOGIC_VECTOR (8 downto 0);
    y_1_V_ap_vld : OUT STD_LOGIC;
    y_2_V : OUT STD_LOGIC_VECTOR (8 downto 0);
    y_2_V_ap_vld : OUT STD_LOGIC;
    y_3_V : OUT STD_LOGIC_VECTOR (8 downto 0);
    y_3_V_ap_vld : OUT STD_LOGIC;
    y_4_V : OUT STD_LOGIC_VECTOR (8 downto 0);
    y_4_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.307500,HLS_SYN_LAT=11,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=51,HLS_SYN_FF=6569,HLS_SYN_LUT=24683,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv144_lc_1 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";
    constant ap_const_lv32_86 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000110";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_30 : STD_LOGIC_VECTOR (11 downto 0) := "000000110000";
    constant ap_const_lv12_F98 : STD_LOGIC_VECTOR (11 downto 0) := "111110011000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv12_FF0 : STD_LOGIC_VECTOR (11 downto 0) := "111111110000";
    constant ap_const_lv12_FB8 : STD_LOGIC_VECTOR (11 downto 0) := "111110111000";
    constant ap_const_lv13_40 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_const_lv32_8A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001010";
    constant ap_const_lv12_F90 : STD_LOGIC_VECTOR (11 downto 0) := "111110010000";
    constant ap_const_lv21_5 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000101";
    constant ap_const_lv21_2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv9_B : STD_LOGIC_VECTOR (8 downto 0) := "000001011";
    constant ap_const_lv9_1FA : STD_LOGIC_VECTOR (8 downto 0) := "111111010";
    constant ap_const_lv10_1F : STD_LOGIC_VECTOR (9 downto 0) := "0000011111";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv18_3F400 : STD_LOGIC_VECTOR (17 downto 0) := "111111010000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv14_3F10 : STD_LOGIC_VECTOR (13 downto 0) := "11111100010000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv15_1A : STD_LOGIC_VECTOR (14 downto 0) := "000000000011010";
    constant ap_const_lv12_FD8 : STD_LOGIC_VECTOR (11 downto 0) := "111111011000";
    constant ap_const_lv21_13 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000010011";
    constant ap_const_lv15_D0 : STD_LOGIC_VECTOR (14 downto 0) := "000000011010000";
    constant ap_const_lv15_1A0 : STD_LOGIC_VECTOR (14 downto 0) := "000000110100000";
    constant ap_const_lv9_1F0 : STD_LOGIC_VECTOR (8 downto 0) := "111110000";
    constant ap_const_lv6_35 : STD_LOGIC_VECTOR (5 downto 0) := "110101";
    constant ap_const_lv18_3F200 : STD_LOGIC_VECTOR (17 downto 0) := "111111001000000000";
    constant ap_const_lv20_F9000 : STD_LOGIC_VECTOR (19 downto 0) := "11111001000000000000";
    constant ap_const_lv18_3F000 : STD_LOGIC_VECTOR (17 downto 0) := "111111000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal x_V_ap_vld_in_sig : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_V_preg : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal x_V_in_sig : STD_LOGIC_VECTOR (143 downto 0);
    signal x_V_ap_vld_preg : STD_LOGIC := '0';
    signal x_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_Val2_12_fu_322_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_12_reg_1332 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_12_reg_1332_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_12_reg_1332_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_s_fu_348_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_s_reg_1339 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_s_reg_1339_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_s_reg_1339_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_s_reg_1339_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_s_reg_1339_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_s_reg_1339_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_s_reg_1339_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_s_reg_1339_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_s_reg_1339_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_3_fu_383_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_3_reg_1352 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_3_reg_1352_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_3_reg_1352_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_3_reg_1352_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_3_reg_1352_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_3_reg_1352_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_3_reg_1352_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_3_reg_1352_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_397_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_reg_1357 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_reg_1357_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_reg_1357_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_reg_1357_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_reg_1357_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_reg_1357_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_reg_1357_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_reg_1357_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_reg_1357_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_4_fu_417_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_4_reg_1363 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_4_reg_1363_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_4_reg_1363_pp0_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_4_reg_1363_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_4_reg_1363_pp0_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_4_reg_1363_pp0_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_4_reg_1363_pp0_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_4_reg_1363_pp0_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_4_reg_1363_pp0_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln708_1_reg_1369 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln708_2_reg_1374 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln708_4_reg_1379 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln708_7_reg_1389 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1118_10_fu_615_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1118_10_reg_1394 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1118_fu_1204_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln1118_reg_1399 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln700_2_fu_1210_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln700_2_reg_1404 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln708_12_reg_1419 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln708_13_reg_1424 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln708_8_reg_1429 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1239_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln700_reg_1434 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln708_s_reg_1444 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_generic_sincos_9_6_s_fu_237_ap_return : STD_LOGIC_VECTOR (4 downto 0);
    signal outsin_V_reg_1459 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_242_ap_return : STD_LOGIC_VECTOR (4 downto 0);
    signal outsin_V_5_reg_1465 : STD_LOGIC_VECTOR (4 downto 0);
    signal outsin_V_5_reg_1465_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal outsin_V_5_reg_1465_pp0_iter9_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_247_ap_return : STD_LOGIC_VECTOR (4 downto 0);
    signal outsin_V_21_reg_1470 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_252_ap_return : STD_LOGIC_VECTOR (4 downto 0);
    signal outsin_V_12_reg_1475 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1253_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1118_reg_1480 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln1192_fu_831_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1192_reg_1486 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_generic_sincos_9_6_s_fu_262_ap_return : STD_LOGIC_VECTOR (4 downto 0);
    signal outsin_V_17_reg_1491 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_267_ap_return : STD_LOGIC_VECTOR (4 downto 0);
    signal outsin_V_18_reg_1496 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_272_ap_return : STD_LOGIC_VECTOR (4 downto 0);
    signal outsin_V_19_reg_1501 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1261_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_16_reg_1506 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_19_fu_879_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ret_V_19_reg_1511 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_generic_sincos_9_6_s_fu_292_ap_return : STD_LOGIC_VECTOR (4 downto 0);
    signal outsin_V_15_reg_1516 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln708_3_reg_1521 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln708_3_reg_1521_pp0_iter10_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1280_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_1_reg_1526 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_generic_sincos_9_6_s_fu_297_ap_return : STD_LOGIC_VECTOR (4 downto 0);
    signal outsin_V_6_reg_1531 : STD_LOGIC_VECTOR (4 downto 0);
    signal outsin_V_6_reg_1531_pp0_iter10_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln708_9_reg_1537 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln708_9_reg_1537_pp0_iter10_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_34_fu_1050_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_34_reg_1542 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln708_14_reg_1547 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln708_14_reg_1547_pp0_iter10_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1297_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_3_reg_1552 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln1192_18_fu_1106_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1192_18_reg_1557 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_14_fu_1143_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_14_reg_1562 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_237_in_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_generic_sincos_9_6_s_fu_237_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call20 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call20 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call20 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call20 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call20 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call20 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call20 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call20 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call20 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call20 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call20 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call20 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp22 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_242_in_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_generic_sincos_9_6_s_fu_242_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call85 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call85 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call85 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call85 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call85 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call85 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call85 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call85 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call85 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call85 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call85 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call85 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp55 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_247_in_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_generic_sincos_9_6_s_fu_247_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call174 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call174 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call174 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call174 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call174 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call174 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call174 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call174 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call174 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call174 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call174 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call174 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp75 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_252_in_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_generic_sincos_9_6_s_fu_252_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call180 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call180 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call180 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call180 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call180 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call180 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call180 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call180 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call180 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call180 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call180 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call180 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp79 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_257_ap_return : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_257_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call40 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call40 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call40 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call40 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call40 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call40 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call40 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call40 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call40 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call40 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call40 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call40 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp93 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_262_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call59 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call59 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call59 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call59 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call59 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call59 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call59 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call59 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call59 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call59 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call59 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call59 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp94 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_267_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call65 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call65 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call65 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call65 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call65 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call65 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call65 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call65 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call65 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call65 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call65 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call65 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp95 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_272_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call75 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call75 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call75 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call75 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call75 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call75 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call75 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call75 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call75 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call75 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call75 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call75 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp96 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_277_ap_return : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_277_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call105 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call105 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call105 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call105 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call105 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call105 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call105 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call105 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call105 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call105 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call105 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call105 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp98 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_282_ap_return : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_282_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call195 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call195 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call195 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call195 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call195 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call195 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call195 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call195 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call195 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call195 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call195 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call195 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp105 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_287_ap_return : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_287_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call199 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call199 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call199 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call199 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call199 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call199 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call199 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call199 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call199 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call199 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call199 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call199 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp106 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_292_in_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_generic_sincos_9_6_s_fu_292_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call210 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call210 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call210 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call210 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call210 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call210 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call210 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call210 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call210 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call210 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call210 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call210 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp108 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_297_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call92 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call92 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call92 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call92 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call92 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call92 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call92 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call92 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call92 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call92 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call92 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call92 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp116 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_302_ap_return : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_302_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call129 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call129 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call129 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call129 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call129 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call129 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call129 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call129 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call129 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call129 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call129 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call129 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp118 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_307_in_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_generic_sincos_9_6_s_fu_307_ap_return : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_307_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call137 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call137 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call137 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call137 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call137 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call137 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call137 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call137 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call137 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call137 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call137 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call137 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp137 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_312_ap_return : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_312_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call145 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call145 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call145 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call145 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call145 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call145 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call145 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call145 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call145 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call145 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call145 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call145 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp138 : BOOLEAN;
    signal grp_generic_sincos_9_6_s_fu_317_in_V : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_generic_sincos_9_6_s_fu_317_ap_return : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_generic_sincos_9_6_s_fu_317_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call161 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call161 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call161 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call161 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call161 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call161 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call161 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call161 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call161 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call161 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call161 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call161 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp140 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal r_V_16_fu_336_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_V_fu_358_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_1_fu_344_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_21_fu_366_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1192_fu_411_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1118_4_fu_393_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1192_fu_411_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1195_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln1118_3_fu_452_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1192_3_fu_460_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal lhs_V_2_fu_444_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_5_fu_478_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1118_4_fu_470_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1192_4_fu_486_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1192_1_fu_490_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1192_fu_464_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1192_2_fu_496_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_24_fu_502_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1192_7_fu_522_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1118_5_fu_518_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1192_7_fu_522_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1192_7_fu_522_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1192_5_fu_528_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal rhs_V_1_fu_534_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln1192_2_fu_542_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_26_fu_548_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_s_fu_564_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_s_fu_574_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1192_7_fu_582_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_28_fu_599_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1118_s_fu_627_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_12_fu_623_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_13_fu_635_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_fu_332_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_19_fu_639_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_20_fu_645_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln703_3_fu_651_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln703_4_fu_655_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_31_fu_659_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1192_13_fu_665_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln700_1_fu_675_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln700_1_fu_675_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln708_10_fu_681_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1192_25_fu_696_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1192_26_fu_702_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1118_15_fu_719_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_11_fu_619_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_25_fu_723_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1192_28_fu_729_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1118_4_fu_1216_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln1118_fu_739_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln1118_2_fu_744_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_26_fu_749_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1224_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_21_fu_1233_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1245_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1192_2_fu_821_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1192_1_fu_818_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_23_fu_825_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_10_fu_837_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_V_23_fu_840_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal lhs_V_6_fu_849_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_7_fu_861_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_V_9_fu_865_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_39_fu_869_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln703_13_fu_875_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln_fu_885_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln1118_1_fu_896_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal rhs_V_fu_910_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1269_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln703_1_fu_933_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_2_fu_936_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln1118_8_fu_946_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_9_fu_953_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_18_fu_957_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_V_8_fu_963_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_V_2_fu_975_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln703_2_fu_971_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_1_fu_982_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_3_fu_992_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal rhs_V_3_fu_992_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_29_fu_986_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln728_2_fu_1000_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_4_fu_1010_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_30_fu_1004_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1192_7_fu_1018_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1192_15_fu_1022_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_32_fu_1028_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_4_fu_1044_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal rhs_V_6_fu_1047_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1192_5_fu_1062_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln1192_5_fu_1062_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln1192_5_fu_1062_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1288_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_17_fu_1084_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln703_5_fu_1098_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln703_6_fu_1102_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal lhs_V_5_fu_1115_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal rhs_V_8_fu_1126_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1305_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln728_4_fu_1134_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_36_fu_1138_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of ret_V_36_fu_1138_p2 : signal is "no";
    signal grp_fu_1314_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_fu_1155_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1192_8_fu_1169_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1192_19_fu_1172_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1323_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1195_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1195_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1118_fu_1204_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_14_fu_671_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln1118_fu_1204_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln700_2_fu_1210_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln700_2_fu_1210_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln1118_4_fu_1216_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1118_16_fu_735_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln1118_4_fu_1216_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1224_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1224_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1224_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_21_fu_1233_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1239_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1239_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1245_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1253_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1261_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_12_fu_846_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1261_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1280_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1288_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1297_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1305_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_8_fu_1112_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1305_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1314_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1323_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to10 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component generic_sincos_9_6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        in_V : IN STD_LOGIC_VECTOR (8 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (4 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component myproject_mac_muladd_9s_15s_15ns_15_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component myproject_mul_mul_13s_13s_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component myproject_mul_mul_6ns_15s_15_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component myproject_mac_muladd_9s_9s_7s_12_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component myproject_mul_mul_6ns_21s_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component myproject_mac_muladd_9ns_9s_15s_15_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component myproject_mac_muladd_10ns_9s_15s_15_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component myproject_mac_muladd_5s_5s_5s_9_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component myproject_mac_muladd_5s_5s_9s_10_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component myproject_ama_submul_sub_17s_15s_10s_20s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        din3 : IN STD_LOGIC_VECTOR (19 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_am_addmul_5s_5s_6s_12_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component myproject_mac_muladd_5s_17s_13s_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component myproject_am_addmul_4s_6s_12s_19_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component myproject_mac_muladd_5s_5s_13s_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component myproject_mac_muladd_5s_19s_16s_20_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (18 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component myproject_mac_muladd_7s_14s_13s_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;



begin
    grp_generic_sincos_9_6_s_fu_237 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_9_6_s_fu_237_in_V,
        ap_return => grp_generic_sincos_9_6_s_fu_237_ap_return,
        ap_ce => grp_generic_sincos_9_6_s_fu_237_ap_ce);

    grp_generic_sincos_9_6_s_fu_242 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_9_6_s_fu_242_in_V,
        ap_return => grp_generic_sincos_9_6_s_fu_242_ap_return,
        ap_ce => grp_generic_sincos_9_6_s_fu_242_ap_ce);

    grp_generic_sincos_9_6_s_fu_247 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_9_6_s_fu_247_in_V,
        ap_return => grp_generic_sincos_9_6_s_fu_247_ap_return,
        ap_ce => grp_generic_sincos_9_6_s_fu_247_ap_ce);

    grp_generic_sincos_9_6_s_fu_252 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_9_6_s_fu_252_in_V,
        ap_return => grp_generic_sincos_9_6_s_fu_252_ap_return,
        ap_ce => grp_generic_sincos_9_6_s_fu_252_ap_ce);

    grp_generic_sincos_9_6_s_fu_257 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_1_reg_1369,
        ap_return => grp_generic_sincos_9_6_s_fu_257_ap_return,
        ap_ce => grp_generic_sincos_9_6_s_fu_257_ap_ce);

    grp_generic_sincos_9_6_s_fu_262 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_2_reg_1374,
        ap_return => grp_generic_sincos_9_6_s_fu_262_ap_return,
        ap_ce => grp_generic_sincos_9_6_s_fu_262_ap_ce);

    grp_generic_sincos_9_6_s_fu_267 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => tmp_3_reg_1357,
        ap_return => grp_generic_sincos_9_6_s_fu_267_ap_return,
        ap_ce => grp_generic_sincos_9_6_s_fu_267_ap_ce);

    grp_generic_sincos_9_6_s_fu_272 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_4_reg_1379,
        ap_return => grp_generic_sincos_9_6_s_fu_272_ap_return,
        ap_ce => grp_generic_sincos_9_6_s_fu_272_ap_ce);

    grp_generic_sincos_9_6_s_fu_277 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_7_reg_1389,
        ap_return => grp_generic_sincos_9_6_s_fu_277_ap_return,
        ap_ce => grp_generic_sincos_9_6_s_fu_277_ap_ce);

    grp_generic_sincos_9_6_s_fu_282 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_12_reg_1419,
        ap_return => grp_generic_sincos_9_6_s_fu_282_ap_return,
        ap_ce => grp_generic_sincos_9_6_s_fu_282_ap_ce);

    grp_generic_sincos_9_6_s_fu_287 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_13_reg_1424,
        ap_return => grp_generic_sincos_9_6_s_fu_287_ap_return,
        ap_ce => grp_generic_sincos_9_6_s_fu_287_ap_ce);

    grp_generic_sincos_9_6_s_fu_292 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_9_6_s_fu_292_in_V,
        ap_return => grp_generic_sincos_9_6_s_fu_292_ap_return,
        ap_ce => grp_generic_sincos_9_6_s_fu_292_ap_ce);

    grp_generic_sincos_9_6_s_fu_297 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => p_Val2_s_reg_1339_pp0_iter1_reg,
        ap_return => grp_generic_sincos_9_6_s_fu_297_ap_return,
        ap_ce => grp_generic_sincos_9_6_s_fu_297_ap_ce);

    grp_generic_sincos_9_6_s_fu_302 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_8_reg_1429,
        ap_return => grp_generic_sincos_9_6_s_fu_302_ap_return,
        ap_ce => grp_generic_sincos_9_6_s_fu_302_ap_ce);

    grp_generic_sincos_9_6_s_fu_307 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_9_6_s_fu_307_in_V,
        ap_return => grp_generic_sincos_9_6_s_fu_307_ap_return,
        ap_ce => grp_generic_sincos_9_6_s_fu_307_ap_ce);

    grp_generic_sincos_9_6_s_fu_312 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => trunc_ln708_s_reg_1444,
        ap_return => grp_generic_sincos_9_6_s_fu_312_ap_return,
        ap_ce => grp_generic_sincos_9_6_s_fu_312_ap_ce);

    grp_generic_sincos_9_6_s_fu_317 : component generic_sincos_9_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_V => grp_generic_sincos_9_6_s_fu_317_in_V,
        ap_return => grp_generic_sincos_9_6_s_fu_317_ap_return,
        ap_ce => grp_generic_sincos_9_6_s_fu_317_ap_ce);

    myproject_mac_muladd_9s_15s_15ns_15_1_1_U7 : component myproject_mac_muladd_9s_15s_15ns_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 15,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => tmp_3_fu_397_p4,
        din1 => grp_fu_1195_p1,
        din2 => grp_fu_1195_p2,
        dout => grp_fu_1195_p3);

    myproject_mul_mul_13s_13s_21_1_1_U8 : component myproject_mul_mul_13s_13s_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 21)
    port map (
        din0 => mul_ln1118_fu_1204_p0,
        din1 => mul_ln1118_fu_1204_p1,
        dout => mul_ln1118_fu_1204_p2);

    myproject_mul_mul_6ns_15s_15_1_1_U9 : component myproject_mul_mul_6ns_15s_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => mul_ln700_2_fu_1210_p0,
        din1 => mul_ln700_2_fu_1210_p1,
        dout => mul_ln700_2_fu_1210_p2);

    myproject_mul_mul_13s_13s_21_1_1_U10 : component myproject_mul_mul_13s_13s_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 21)
    port map (
        din0 => mul_ln1118_4_fu_1216_p0,
        din1 => mul_ln1118_4_fu_1216_p1,
        dout => mul_ln1118_4_fu_1216_p2);

    myproject_mac_muladd_9s_9s_7s_12_1_1_U11 : component myproject_mac_muladd_9s_9s_7s_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        din2_WIDTH => 7,
        dout_WIDTH => 12)
    port map (
        din0 => grp_fu_1224_p0,
        din1 => grp_fu_1224_p1,
        din2 => grp_fu_1224_p2,
        dout => grp_fu_1224_p3);

    myproject_mul_mul_6ns_21s_21_1_1_U12 : component myproject_mul_mul_6ns_21s_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        din0 => r_V_21_fu_1233_p0,
        din1 => mul_ln1118_reg_1399,
        dout => r_V_21_fu_1233_p2);

    myproject_mac_muladd_9ns_9s_15s_15_1_1_U13 : component myproject_mac_muladd_9ns_9s_15s_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_1239_p0,
        din1 => grp_fu_1239_p1,
        din2 => mul_ln700_2_reg_1404,
        dout => grp_fu_1239_p3);

    myproject_mac_muladd_10ns_9s_15s_15_1_1_U14 : component myproject_mac_muladd_10ns_9s_15s_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 9,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_1245_p0,
        din1 => p_Val2_12_reg_1332_pp0_iter1_reg,
        din2 => add_ln700_reg_1434,
        dout => grp_fu_1245_p3);

    myproject_mac_muladd_5s_5s_5s_9_1_1_U15 : component myproject_mac_muladd_5s_5s_5s_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        din2_WIDTH => 5,
        dout_WIDTH => 9)
    port map (
        din0 => outsin_V_reg_1459,
        din1 => outsin_V_reg_1459,
        din2 => grp_fu_1253_p2,
        dout => grp_fu_1253_p3);

    myproject_mac_muladd_5s_5s_9s_10_1_1_U16 : component myproject_mac_muladd_5s_5s_9s_10_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        din2_WIDTH => 9,
        dout_WIDTH => 10)
    port map (
        din0 => grp_fu_1261_p0,
        din1 => grp_fu_1261_p1,
        din2 => lhs_V_6_fu_849_p3,
        dout => grp_fu_1261_p3);

    myproject_ama_submul_sub_17s_15s_10s_20s_24_1_1_U17 : component myproject_ama_submul_sub_17s_15s_10s_20s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 15,
        din2_WIDTH => 10,
        din3_WIDTH => 20,
        dout_WIDTH => 24)
    port map (
        din0 => shl_ln_fu_885_p3,
        din1 => shl_ln1118_1_fu_896_p3,
        din2 => add_ln1192_reg_1486,
        din3 => rhs_V_fu_910_p3,
        dout => grp_fu_1269_p4);

    myproject_am_addmul_5s_5s_6s_12_1_1_U18 : component myproject_am_addmul_5s_5s_6s_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        din2_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => grp_fu_1280_p0,
        din1 => outsin_V_18_reg_1496,
        din2 => ret_V_2_fu_936_p2,
        dout => grp_fu_1280_p3);

    myproject_mac_muladd_5s_17s_13s_18_1_1_U19 : component myproject_mac_muladd_5s_17s_13s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 17,
        din2_WIDTH => 13,
        dout_WIDTH => 18)
    port map (
        din0 => outsin_V_15_reg_1516,
        din1 => mul_ln1192_5_fu_1062_p2,
        din2 => grp_fu_1288_p2,
        dout => grp_fu_1288_p3);

    myproject_am_addmul_4s_6s_12s_19_1_1_U20 : component myproject_am_addmul_4s_6s_12s_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_1297_p0,
        din1 => r_V_17_fu_1084_p3,
        din2 => r_V_1_reg_1526,
        dout => grp_fu_1297_p3);

    myproject_mac_muladd_5s_5s_13s_14_1_1_U21 : component myproject_mac_muladd_5s_5s_13s_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 5,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_1305_p0,
        din1 => grp_fu_1305_p1,
        din2 => lhs_V_5_fu_1115_p3,
        dout => grp_fu_1305_p3);

    myproject_mac_muladd_5s_19s_16s_20_1_1_U22 : component myproject_mac_muladd_5s_19s_16s_20_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 19,
        din2_WIDTH => 16,
        dout_WIDTH => 20)
    port map (
        din0 => outsin_V_6_reg_1531_pp0_iter10_reg,
        din1 => r_V_3_reg_1552,
        din2 => grp_fu_1314_p2,
        dout => grp_fu_1314_p3);

    myproject_mac_muladd_7s_14s_13s_18_1_1_U23 : component myproject_mac_muladd_7s_14s_13s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 14,
        din2_WIDTH => 13,
        dout_WIDTH => 18)
    port map (
        din0 => add_ln1192_19_fu_1172_p2,
        din1 => ret_V_14_reg_1562,
        din2 => grp_fu_1323_p2,
        dout => grp_fu_1323_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    x_V_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_ap_vld_preg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    x_V_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_ap_vld_preg <= x_V_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    x_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                x_V_preg <= ap_const_lv144_lc_1;
            else
                if ((not(((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (x_V_ap_vld = ap_const_logic_1))) then 
                    x_V_preg <= x_V;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                add_ln1118_reg_1480 <= grp_fu_1253_p3;
                ret_V_16_reg_1506 <= grp_fu_1261_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln1192_18_reg_1557 <= add_ln1192_18_fu_1106_p2;
                add_ln1192_reg_1486 <= add_ln1192_fu_831_p2;
                outsin_V_12_reg_1475 <= grp_generic_sincos_9_6_s_fu_252_ap_return;
                outsin_V_15_reg_1516 <= grp_generic_sincos_9_6_s_fu_292_ap_return;
                outsin_V_17_reg_1491 <= grp_generic_sincos_9_6_s_fu_262_ap_return;
                outsin_V_18_reg_1496 <= grp_generic_sincos_9_6_s_fu_267_ap_return;
                outsin_V_19_reg_1501 <= grp_generic_sincos_9_6_s_fu_272_ap_return;
                outsin_V_21_reg_1470 <= grp_generic_sincos_9_6_s_fu_247_ap_return;
                outsin_V_5_reg_1465 <= grp_generic_sincos_9_6_s_fu_242_ap_return;
                outsin_V_5_reg_1465_pp0_iter8_reg <= outsin_V_5_reg_1465;
                outsin_V_5_reg_1465_pp0_iter9_reg <= outsin_V_5_reg_1465_pp0_iter8_reg;
                outsin_V_6_reg_1531 <= grp_generic_sincos_9_6_s_fu_297_ap_return;
                outsin_V_6_reg_1531_pp0_iter10_reg <= outsin_V_6_reg_1531;
                outsin_V_reg_1459 <= grp_generic_sincos_9_6_s_fu_237_ap_return;
                p_Val2_12_reg_1332_pp0_iter2_reg <= p_Val2_12_reg_1332_pp0_iter1_reg;
                p_Val2_3_reg_1352_pp0_iter2_reg <= p_Val2_3_reg_1352_pp0_iter1_reg;
                p_Val2_3_reg_1352_pp0_iter3_reg <= p_Val2_3_reg_1352_pp0_iter2_reg;
                p_Val2_3_reg_1352_pp0_iter4_reg <= p_Val2_3_reg_1352_pp0_iter3_reg;
                p_Val2_3_reg_1352_pp0_iter5_reg <= p_Val2_3_reg_1352_pp0_iter4_reg;
                p_Val2_3_reg_1352_pp0_iter6_reg <= p_Val2_3_reg_1352_pp0_iter5_reg;
                p_Val2_3_reg_1352_pp0_iter7_reg <= p_Val2_3_reg_1352_pp0_iter6_reg;
                p_Val2_4_reg_1363_pp0_iter2_reg <= p_Val2_4_reg_1363_pp0_iter1_reg;
                p_Val2_4_reg_1363_pp0_iter3_reg <= p_Val2_4_reg_1363_pp0_iter2_reg;
                p_Val2_4_reg_1363_pp0_iter4_reg <= p_Val2_4_reg_1363_pp0_iter3_reg;
                p_Val2_4_reg_1363_pp0_iter5_reg <= p_Val2_4_reg_1363_pp0_iter4_reg;
                p_Val2_4_reg_1363_pp0_iter6_reg <= p_Val2_4_reg_1363_pp0_iter5_reg;
                p_Val2_4_reg_1363_pp0_iter7_reg <= p_Val2_4_reg_1363_pp0_iter6_reg;
                p_Val2_4_reg_1363_pp0_iter8_reg <= p_Val2_4_reg_1363_pp0_iter7_reg;
                p_Val2_s_reg_1339_pp0_iter2_reg <= p_Val2_s_reg_1339_pp0_iter1_reg;
                p_Val2_s_reg_1339_pp0_iter3_reg <= p_Val2_s_reg_1339_pp0_iter2_reg;
                p_Val2_s_reg_1339_pp0_iter4_reg <= p_Val2_s_reg_1339_pp0_iter3_reg;
                p_Val2_s_reg_1339_pp0_iter5_reg <= p_Val2_s_reg_1339_pp0_iter4_reg;
                p_Val2_s_reg_1339_pp0_iter6_reg <= p_Val2_s_reg_1339_pp0_iter5_reg;
                p_Val2_s_reg_1339_pp0_iter7_reg <= p_Val2_s_reg_1339_pp0_iter6_reg;
                p_Val2_s_reg_1339_pp0_iter8_reg <= p_Val2_s_reg_1339_pp0_iter7_reg;
                ret_V_14_reg_1562 <= ret_V_14_fu_1143_p2;
                ret_V_19_reg_1511 <= ret_V_19_fu_879_p2;
                ret_V_34_reg_1542 <= ret_V_34_fu_1050_p2;
                tmp_3_reg_1357_pp0_iter2_reg <= tmp_3_reg_1357_pp0_iter1_reg;
                tmp_3_reg_1357_pp0_iter3_reg <= tmp_3_reg_1357_pp0_iter2_reg;
                tmp_3_reg_1357_pp0_iter4_reg <= tmp_3_reg_1357_pp0_iter3_reg;
                tmp_3_reg_1357_pp0_iter5_reg <= tmp_3_reg_1357_pp0_iter4_reg;
                tmp_3_reg_1357_pp0_iter6_reg <= tmp_3_reg_1357_pp0_iter5_reg;
                tmp_3_reg_1357_pp0_iter7_reg <= tmp_3_reg_1357_pp0_iter6_reg;
                tmp_3_reg_1357_pp0_iter8_reg <= tmp_3_reg_1357_pp0_iter7_reg;
                trunc_ln708_14_reg_1547 <= grp_fu_1288_p3(17 downto 9);
                trunc_ln708_14_reg_1547_pp0_iter10_reg <= trunc_ln708_14_reg_1547;
                trunc_ln708_3_reg_1521 <= grp_fu_1269_p4(23 downto 15);
                trunc_ln708_3_reg_1521_pp0_iter10_reg <= trunc_ln708_3_reg_1521;
                trunc_ln708_9_reg_1537 <= ret_V_32_fu_1028_p2(17 downto 9);
                trunc_ln708_9_reg_1537_pp0_iter10_reg <= trunc_ln708_9_reg_1537;
                trunc_ln708_s_reg_1444 <= grp_fu_1245_p3(14 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln700_reg_1434 <= grp_fu_1239_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_ln1118_reg_1399 <= mul_ln1118_fu_1204_p2;
                mul_ln700_2_reg_1404 <= mul_ln700_2_fu_1210_p2;
                p_Val2_12_reg_1332 <= x_V_in_sig(35 downto 27);
                p_Val2_12_reg_1332_pp0_iter1_reg <= p_Val2_12_reg_1332;
                p_Val2_3_reg_1352 <= x_V_in_sig(44 downto 36);
                p_Val2_3_reg_1352_pp0_iter1_reg <= p_Val2_3_reg_1352;
                p_Val2_4_reg_1363 <= x_V_in_sig(143 downto 135);
                p_Val2_4_reg_1363_pp0_iter1_reg <= p_Val2_4_reg_1363;
                p_Val2_s_reg_1339 <= x_V_in_sig(134 downto 126);
                p_Val2_s_reg_1339_pp0_iter1_reg <= p_Val2_s_reg_1339;
                sext_ln1118_10_reg_1394 <= sext_ln1118_10_fu_615_p1;
                tmp_3_reg_1357 <= x_V_in_sig(26 downto 18);
                tmp_3_reg_1357_pp0_iter1_reg <= tmp_3_reg_1357;
                trunc_ln708_12_reg_1419 <= r_V_26_fu_749_p2(20 downto 12);
                trunc_ln708_13_reg_1424 <= grp_fu_1224_p3(11 downto 3);
                trunc_ln708_1_reg_1369 <= grp_fu_1195_p3(14 downto 6);
                trunc_ln708_2_reg_1374 <= ret_V_24_fu_502_p2(11 downto 3);
                trunc_ln708_4_reg_1379 <= ret_V_26_fu_548_p2(11 downto 3);
                trunc_ln708_7_reg_1389 <= ret_V_28_fu_599_p2(11 downto 3);
                trunc_ln708_8_reg_1429 <= r_V_21_fu_1233_p2(20 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then
                r_V_1_reg_1526 <= grp_fu_1280_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                r_V_3_reg_1552 <= grp_fu_1297_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1192_13_fu_665_p2 <= std_logic_vector(unsigned(ap_const_lv13_40) + unsigned(ret_V_31_fu_659_p2));
    add_ln1192_15_fu_1022_p2 <= std_logic_vector(unsigned(ret_V_30_fu_1004_p2) + unsigned(sext_ln1192_7_fu_1018_p1));
    add_ln1192_18_fu_1106_p2 <= std_logic_vector(signed(sext_ln703_5_fu_1098_p1) + signed(sext_ln703_6_fu_1102_p1));
    add_ln1192_19_fu_1172_p2 <= std_logic_vector(signed(ap_const_lv7_78) + signed(sext_ln1192_8_fu_1169_p1));
    add_ln1192_25_fu_696_p2 <= std_logic_vector(signed(ap_const_lv12_F90) + signed(r_V_s_fu_574_p3));
    add_ln1192_26_fu_702_p2 <= std_logic_vector(signed(lhs_V_fu_358_p3) + signed(add_ln1192_25_fu_696_p2));
    add_ln1192_28_fu_729_p2 <= std_logic_vector(unsigned(ap_const_lv13_40) + unsigned(r_V_25_fu_723_p2));
    add_ln1192_2_fu_496_p2 <= std_logic_vector(unsigned(sub_ln1192_1_fu_490_p2) + unsigned(sub_ln1192_fu_464_p2));
    add_ln1192_5_fu_528_p2 <= std_logic_vector(unsigned(mul_ln1192_7_fu_522_p2) + unsigned(lhs_V_2_fu_444_p3));
    add_ln1192_7_fu_582_p2 <= std_logic_vector(signed(ap_const_lv12_FF0) + signed(r_V_s_fu_574_p3));
    add_ln1192_fu_831_p2 <= std_logic_vector(unsigned(ap_const_lv10_1F) + unsigned(ret_V_23_fu_825_p2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp105_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp105 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp106_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp106 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp108_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp108 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp116_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp116 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp118_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp118 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp137_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp137 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp138_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp138 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp140_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp140 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp22_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp22 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp55_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp55 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp75_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp75 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp79_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp79 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp93_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp93 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp94_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp94 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp95_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp95 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp96_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp96 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp98_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp98 <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_1) and ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call137 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call145 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call161 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call174 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call180 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call137 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call145 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call161 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call174 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call180 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call137 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call145 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call161 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call174 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call180 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call105_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call105 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call129_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call129 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call137_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call137 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call145_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call145 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call161_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call161 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call174_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call174 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call180_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call180 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call195_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call195 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call199_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call199 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call20_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call20 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call210_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call210 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call40_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call40 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call59_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call59 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call65_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call65 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call75_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call75 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call85_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call85 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call92_assign_proc : process(ap_start, x_V_ap_vld_in_sig)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call92 <= ((x_V_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call137 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call145 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call161 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call174 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call180 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call137 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call145 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call161 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call174 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call180 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call137 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call145 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call161 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call174 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call180 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call137 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call145 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call161 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call174 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call180 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call137 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call145 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call161 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call174 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call180 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call137 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call145 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call161 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call174 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call180 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call137 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call145 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call161 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call174 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call180 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call105 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call129 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call137 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call145 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call161 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call174 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call180 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call195 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call199 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call210 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call85 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to10_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to10 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to10)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to10 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_fu_411_p0) * signed(mul_ln1192_fu_411_p1))), 15));
    grp_fu_1195_p2 <= (p_Val2_4_fu_417_p4 & ap_const_lv6_0);
    grp_fu_1224_p0 <= sext_ln1118_fu_332_p1(9 - 1 downto 0);
    grp_fu_1224_p1 <= sext_ln1118_fu_332_p1(9 - 1 downto 0);
    grp_fu_1224_p2 <= ap_const_lv12_FD8(7 - 1 downto 0);
    grp_fu_1239_p0 <= ap_const_lv15_D0(9 - 1 downto 0);
    grp_fu_1239_p1 <= sext_ln1118_10_reg_1394(9 - 1 downto 0);
    grp_fu_1245_p0 <= ap_const_lv15_1A0(10 - 1 downto 0);
    grp_fu_1253_p2 <= ap_const_lv9_1F0(5 - 1 downto 0);
    grp_fu_1261_p0 <= r_V_12_fu_846_p1(5 - 1 downto 0);
    grp_fu_1261_p1 <= r_V_12_fu_846_p1(5 - 1 downto 0);
    grp_fu_1280_p0 <= ap_const_lv6_35(5 - 1 downto 0);
    grp_fu_1288_p2 <= ap_const_lv18_3F200(13 - 1 downto 0);
    grp_fu_1297_p0 <= ap_const_lv7_78(4 - 1 downto 0);
    grp_fu_1305_p0 <= r_V_8_fu_1112_p1(5 - 1 downto 0);
    grp_fu_1305_p1 <= r_V_8_fu_1112_p1(5 - 1 downto 0);
    grp_fu_1314_p2 <= ap_const_lv20_F9000(16 - 1 downto 0);
    grp_fu_1323_p2 <= ap_const_lv18_3F000(13 - 1 downto 0);

    grp_generic_sincos_9_6_s_fu_237_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp22)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp22) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_237_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_237_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_9_6_s_fu_237_in_V <= ret_V_21_fu_366_p2(11 downto 3);

    grp_generic_sincos_9_6_s_fu_242_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp55)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp55) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_242_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_242_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_9_6_s_fu_242_in_V <= add_ln1192_7_fu_582_p2(11 downto 3);

    grp_generic_sincos_9_6_s_fu_247_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp75)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp75) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_247_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_247_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

        grp_generic_sincos_9_6_s_fu_247_in_V <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_10_fu_681_p4),9));


    grp_generic_sincos_9_6_s_fu_252_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp79)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp79) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_252_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_252_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_9_6_s_fu_252_in_V <= add_ln1192_26_fu_702_p2(11 downto 3);

    grp_generic_sincos_9_6_s_fu_257_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp93)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp93) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_257_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_257_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_9_6_s_fu_262_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp94)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp94) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_262_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_262_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_9_6_s_fu_267_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp95)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp95) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_267_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_267_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_9_6_s_fu_272_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp96)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp96) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_272_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_272_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_9_6_s_fu_277_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp98)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp98) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_277_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_277_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_9_6_s_fu_282_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp105)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp105) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_282_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_282_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_9_6_s_fu_287_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp106)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp106) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_287_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_287_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_9_6_s_fu_292_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp108)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp108) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_292_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_292_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_9_6_s_fu_292_in_V <= std_logic_vector(unsigned(ap_const_lv9_B) + unsigned(p_Val2_s_reg_1339));

    grp_generic_sincos_9_6_s_fu_297_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp116)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp116) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_297_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_297_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_9_6_s_fu_302_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp118)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp118) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_302_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_302_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_9_6_s_fu_307_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp137)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp137) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_307_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_307_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_9_6_s_fu_307_in_V <= std_logic_vector(signed(ap_const_lv9_1FA) + signed(p_Val2_12_reg_1332_pp0_iter2_reg));

    grp_generic_sincos_9_6_s_fu_312_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp138)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp138) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_312_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_312_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_generic_sincos_9_6_s_fu_317_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp140)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp140) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_generic_sincos_9_6_s_fu_317_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_sincos_9_6_s_fu_317_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_sincos_9_6_s_fu_317_in_V <= std_logic_vector(signed(p_Val2_4_reg_1363_pp0_iter2_reg) + signed(p_Val2_12_reg_1332_pp0_iter2_reg));
    lhs_V_2_fu_444_p3 <= (p_Val2_4_fu_417_p4 & ap_const_lv3_0);
        lhs_V_4_fu_1044_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_reg_1339_pp0_iter8_reg),10));

    lhs_V_5_fu_1115_p3 <= (ret_V_34_reg_1542 & ap_const_lv3_0);
    lhs_V_6_fu_849_p3 <= (r_V_23_fu_840_p2 & ap_const_lv3_0);
        lhs_V_7_fu_861_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_9_6_s_fu_282_ap_return),6));

    lhs_V_8_fu_963_p3 <= (r_V_18_fu_957_p2 & ap_const_lv6_0);
    lhs_V_fu_358_p3 <= (p_Val2_s_fu_348_p4 & ap_const_lv3_0);
    mul_ln1118_4_fu_1216_p0 <= sext_ln1118_16_fu_735_p1(13 - 1 downto 0);
    mul_ln1118_4_fu_1216_p1 <= sext_ln1118_16_fu_735_p1(13 - 1 downto 0);
    mul_ln1118_fu_1204_p0 <= sext_ln1118_14_fu_671_p1(13 - 1 downto 0);
    mul_ln1118_fu_1204_p1 <= sext_ln1118_14_fu_671_p1(13 - 1 downto 0);
    mul_ln1192_5_fu_1062_p0 <= ret_V_19_reg_1511;
    mul_ln1192_5_fu_1062_p1 <= ret_V_16_reg_1506;
    mul_ln1192_5_fu_1062_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_5_fu_1062_p0) * signed(mul_ln1192_5_fu_1062_p1))), 17));
    mul_ln1192_7_fu_522_p0 <= sext_ln1118_5_fu_518_p1(9 - 1 downto 0);
    mul_ln1192_7_fu_522_p1 <= sext_ln1118_5_fu_518_p1(9 - 1 downto 0);
    mul_ln1192_7_fu_522_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1192_7_fu_522_p0) * signed(mul_ln1192_7_fu_522_p1))), 12));
    mul_ln1192_fu_411_p0 <= sext_ln1118_4_fu_393_p1(9 - 1 downto 0);
    mul_ln1192_fu_411_p1 <= sext_ln1118_4_fu_393_p1(9 - 1 downto 0);
    mul_ln700_1_fu_675_p0 <= sext_ln1118_10_fu_615_p1(9 - 1 downto 0);
    mul_ln700_1_fu_675_p1 <= sext_ln1118_10_fu_615_p1(9 - 1 downto 0);
    mul_ln700_2_fu_1210_p0 <= ap_const_lv15_1A(6 - 1 downto 0);
    mul_ln700_2_fu_1210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln700_1_fu_675_p0) * signed(mul_ln700_1_fu_675_p1))), 15));
    p_Val2_12_fu_322_p4 <= x_V_in_sig(35 downto 27);
    p_Val2_3_fu_383_p4 <= x_V_in_sig(44 downto 36);
    p_Val2_4_fu_417_p4 <= x_V_in_sig(143 downto 135);
    p_Val2_s_fu_348_p4 <= x_V_in_sig(134 downto 126);
        r_V_10_fu_837_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_21_reg_1470),6));

        r_V_12_fu_846_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_12_reg_1475),10));

    r_V_16_fu_336_p3 <= (p_Val2_12_fu_322_p4 & ap_const_lv2_0);
    r_V_17_fu_1084_p3 <= (outsin_V_5_reg_1465_pp0_iter9_reg & ap_const_lv1_0);
    r_V_18_fu_957_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(sext_ln1118_9_fu_953_p1));
    r_V_19_fu_639_p2 <= std_logic_vector(signed(sext_ln1118_12_fu_623_p1) + signed(sext_ln1118_13_fu_635_p1));
    r_V_20_fu_645_p2 <= std_logic_vector(signed(sext_ln1118_fu_332_p1) + signed(sext_ln1118_1_fu_344_p1));
    r_V_21_fu_1233_p0 <= ap_const_lv21_13(6 - 1 downto 0);
    r_V_23_fu_840_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(r_V_10_fu_837_p1));
    r_V_25_fu_723_p2 <= std_logic_vector(signed(sext_ln1118_15_fu_719_p1) - signed(sext_ln1118_11_fu_619_p1));
    r_V_26_fu_749_p2 <= std_logic_vector(unsigned(shl_ln1118_fu_739_p2) + unsigned(shl_ln1118_2_fu_744_p2));
        r_V_8_fu_1112_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_6_reg_1531),10));

    r_V_s_fu_574_p3 <= (tmp_s_fu_564_p4 & ap_const_lv4_0);
    ret_V_14_fu_1143_p2 <= std_logic_vector(signed(ap_const_lv14_3F10) + signed(ret_V_36_fu_1138_p2));
    ret_V_19_fu_879_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(sext_ln703_13_fu_875_p1));
    ret_V_21_fu_366_p2 <= std_logic_vector(signed(lhs_V_fu_358_p3) - signed(sext_ln1118_1_fu_344_p1));
    ret_V_23_fu_825_p2 <= std_logic_vector(signed(sext_ln1192_2_fu_821_p1) - signed(sext_ln1192_1_fu_818_p1));
    ret_V_24_fu_502_p2 <= std_logic_vector(unsigned(ap_const_lv12_30) + unsigned(add_ln1192_2_fu_496_p2));
    ret_V_26_fu_548_p2 <= std_logic_vector(signed(ap_const_lv12_F98) + signed(sub_ln1192_2_fu_542_p2));
    ret_V_28_fu_599_p2 <= std_logic_vector(signed(ap_const_lv12_FB8) + signed(mul_ln1192_7_fu_522_p2));
    ret_V_29_fu_986_p2 <= std_logic_vector(signed(sext_ln703_2_fu_971_p1) + signed(sext_ln728_1_fu_982_p1));
    ret_V_2_fu_936_p2 <= std_logic_vector(signed(ap_const_lv6_38) + signed(sext_ln703_1_fu_933_p1));
    ret_V_30_fu_1004_p2 <= std_logic_vector(unsigned(ret_V_29_fu_986_p2) + unsigned(sext_ln728_2_fu_1000_p1));
    ret_V_31_fu_659_p2 <= std_logic_vector(signed(sext_ln703_3_fu_651_p1) - signed(sext_ln703_4_fu_655_p1));
    ret_V_32_fu_1028_p2 <= std_logic_vector(signed(ap_const_lv18_3F400) + signed(add_ln1192_15_fu_1022_p2));
    ret_V_34_fu_1050_p2 <= std_logic_vector(signed(lhs_V_4_fu_1044_p1) + signed(rhs_V_6_fu_1047_p1));
    ret_V_36_fu_1138_p2 <= std_logic_vector(signed(grp_fu_1305_p3) + signed(sext_ln728_4_fu_1134_p1));
    ret_V_39_fu_869_p2 <= std_logic_vector(signed(lhs_V_7_fu_861_p1) - signed(rhs_V_9_fu_865_p1));
    rhs_V_1_fu_534_p3 <= (p_Val2_12_fu_322_p4 & ap_const_lv3_0);
    rhs_V_2_fu_975_p3 <= (tmp_3_reg_1357_pp0_iter8_reg & ap_const_lv8_0);
    rhs_V_3_fu_992_p1 <= grp_generic_sincos_9_6_s_fu_297_ap_return;
    rhs_V_3_fu_992_p3 <= (rhs_V_3_fu_992_p1 & ap_const_lv8_0);
    rhs_V_4_fu_1010_p3 <= (grp_generic_sincos_9_6_s_fu_302_ap_return & ap_const_lv8_0);
        rhs_V_6_fu_1047_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_reg_1363_pp0_iter8_reg),10));

    rhs_V_8_fu_1126_p3 <= (grp_generic_sincos_9_6_s_fu_317_ap_return & ap_const_lv3_0);
        rhs_V_9_fu_865_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_9_6_s_fu_287_ap_return),6));

    rhs_V_fu_910_p3 <= (outsin_V_17_reg_1491 & ap_const_lv15_0);
        sext_ln1118_10_fu_615_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_fu_348_p4),15));

        sext_ln1118_11_fu_619_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_fu_348_p4),13));

        sext_ln1118_12_fu_623_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_fu_348_p4),12));

        sext_ln1118_13_fu_635_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_s_fu_627_p3),12));

        sext_ln1118_14_fu_671_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1192_13_fu_665_p2),21));

        sext_ln1118_15_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_fu_358_p3),13));

        sext_ln1118_16_fu_735_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1192_28_fu_729_p2),21));

        sext_ln1118_1_fu_344_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_16_fu_336_p3),12));

        sext_ln1118_4_fu_393_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_3_fu_383_p4),15));

        sext_ln1118_5_fu_518_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_397_p4),12));

        sext_ln1118_9_fu_953_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_8_fu_946_p3),11));

        sext_ln1118_fu_332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_12_fu_322_p4),12));

        sext_ln1192_1_fu_818_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_3_reg_1352_pp0_iter7_reg),10));

        sext_ln1192_2_fu_821_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_9_6_s_fu_257_ap_return),10));

        sext_ln1192_3_fu_460_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_3_fu_452_p3),12));

        sext_ln1192_4_fu_486_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_5_fu_478_p3),12));

        sext_ln1192_7_fu_1018_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_4_fu_1010_p3),18));

        sext_ln1192_8_fu_1169_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1192_18_reg_1557),7));

        sext_ln703_13_fu_875_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_39_fu_869_p2),7));

        sext_ln703_1_fu_933_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(outsin_V_19_reg_1501),6));

        sext_ln703_2_fu_971_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_8_fu_963_p3),18));

        sext_ln703_3_fu_651_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_19_fu_639_p2),13));

        sext_ln703_4_fu_655_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_20_fu_645_p2),13));

        sext_ln703_5_fu_1098_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_9_6_s_fu_307_ap_return),6));

        sext_ln703_6_fu_1102_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_generic_sincos_9_6_s_fu_312_ap_return),6));

        sext_ln728_1_fu_982_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_2_fu_975_p3),18));

        sext_ln728_2_fu_1000_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_3_fu_992_p3),18));

        sext_ln728_4_fu_1134_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_8_fu_1126_p3),14));

    shl_ln1118_1_fu_896_p3 <= (add_ln1118_reg_1480 & ap_const_lv6_0);
    shl_ln1118_2_fu_744_p2 <= std_logic_vector(shift_left(unsigned(mul_ln1118_4_fu_1216_p2),to_integer(unsigned('0' & ap_const_lv21_2(21-1 downto 0)))));
    shl_ln1118_3_fu_452_p3 <= (p_Val2_4_fu_417_p4 & ap_const_lv1_0);
    shl_ln1118_4_fu_470_p3 <= (tmp_3_fu_397_p4 & ap_const_lv3_0);
    shl_ln1118_5_fu_478_p3 <= (tmp_3_fu_397_p4 & ap_const_lv1_0);
    shl_ln1118_8_fu_946_p3 <= (p_Val2_s_reg_1339_pp0_iter8_reg & ap_const_lv1_0);
    shl_ln1118_fu_739_p2 <= std_logic_vector(shift_left(unsigned(mul_ln1118_4_fu_1216_p2),to_integer(unsigned('0' & ap_const_lv21_5(21-1 downto 0)))));
    shl_ln1118_s_fu_627_p3 <= (p_Val2_s_fu_348_p4 & ap_const_lv2_0);
    shl_ln_fu_885_p3 <= (add_ln1118_reg_1480 & ap_const_lv8_0);
    sub_ln1192_1_fu_490_p2 <= std_logic_vector(unsigned(shl_ln1118_4_fu_470_p3) - unsigned(sext_ln1192_4_fu_486_p1));
    sub_ln1192_2_fu_542_p2 <= std_logic_vector(unsigned(add_ln1192_5_fu_528_p2) - unsigned(rhs_V_1_fu_534_p3));
    sub_ln1192_fu_464_p2 <= std_logic_vector(signed(sext_ln1192_3_fu_460_p1) - signed(lhs_V_2_fu_444_p3));
    tmp_3_fu_397_p4 <= x_V_in_sig(26 downto 18);
    tmp_fu_1155_p4 <= grp_fu_1314_p3(19 downto 12);
    tmp_s_fu_564_p4 <= x_V_in_sig(34 downto 27);
    trunc_ln708_10_fu_681_p4 <= x_V_in_sig(143 downto 138);

    x_V_ap_vld_in_sig_assign_proc : process(x_V_ap_vld, x_V_ap_vld_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_ap_vld_in_sig <= x_V_ap_vld;
        else 
            x_V_ap_vld_in_sig <= x_V_ap_vld_preg;
        end if; 
    end process;


    x_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, x_V_ap_vld, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            x_V_blk_n <= x_V_ap_vld;
        else 
            x_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    x_V_in_sig_assign_proc : process(x_V_ap_vld, x_V, x_V_preg)
    begin
        if ((x_V_ap_vld = ap_const_logic_1)) then 
            x_V_in_sig <= x_V;
        else 
            x_V_in_sig <= x_V_preg;
        end if; 
    end process;

    y_0_V <= trunc_ln708_3_reg_1521_pp0_iter10_reg;

    y_0_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            y_0_V_ap_vld <= ap_const_logic_1;
        else 
            y_0_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        y_1_V <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_1155_p4),9));


    y_1_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            y_1_V_ap_vld <= ap_const_logic_1;
        else 
            y_1_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_2_V <= trunc_ln708_9_reg_1537_pp0_iter10_reg;

    y_2_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            y_2_V_ap_vld <= ap_const_logic_1;
        else 
            y_2_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_3_V <= grp_fu_1323_p3(17 downto 9);

    y_3_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            y_3_V_ap_vld <= ap_const_logic_1;
        else 
            y_3_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    y_4_V <= trunc_ln708_14_reg_1547_pp0_iter10_reg;

    y_4_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            y_4_V_ap_vld <= ap_const_logic_1;
        else 
            y_4_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
