Bad input at line 1 ignored: ' outp | addr | data (base 16)
'
Bad input at line 2 ignored: '
'
Bad input at line 21 ignored: '3
'
Bad input at line 26 ignored: '2
'
Bad input at line 28 ignored: '3
'
Bad input at line 30 ignored: '4
'
Bad input at line 44 ignored: ' 4a:0 |   4a |       ; fail:
'
Bad input at line 48 ignored: ' 50:0 |   50 |       ; pool:
'
argc=3, optind=2, memfile=alu.mem
debug=1, verbose=0, interactive=0, breakpoint=0 (0)
pc=0x0
Starting simulation @ PC=0x0000

Instruction @ PC=0x0000: 0x208A
opcode: 0x02  func: 33 (xor)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: t
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: xor 0, 0 => 0, T: 0 -> 0
Write: d0 = 0 (0x0000)

Instruction @ PC=0x0002: 0x2188
opcode: 0x02  func: 31 (not)    rd: d1  rm: d1  rn: d0
   imm: 0 (0x0000)  wb: t
Read: d1 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: not 0, 0 => -1, T: 0 -> 0
Write: d1 = -1 (0xFFFF)

Instruction @ PC=0x0004: 0x200A
opcode: 0x02  func: 21 (add)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: t
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: add 0, 0 => 0, T: 0 -> 0
Write: d0 = 0 (0x0000)

Instruction @ PC=0x0006: 0xC000
opcode: 0x0C  func: 34 (seq)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: seq 0, 0 => 0, T: 0 -> 1

Instruction @ PC=0x0008: 0x8421
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d2
   imm: 33 (0x0021)  wb: f
Read: d4 = 0 (0x0000)
Read: d2 = 0 (0x0000)
bf not taken: 0x000A

Instruction @ PC=0x000A: 0xCB01
opcode: 0x0C  func: 16 (mov)    rd: d3  rm: d3  rn: d0
   imm: 1 (0x0001)  wb: t
Read: d3 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 1
ALU: mov 0, 1 => 1, T: 1 -> 1
Write: d3 = 1 (0x0001)

Instruction @ PC=0x000C: 0x230A
opcode: 0x02  func: 21 (add)    rd: d3  rm: d3  rn: d0
   imm: 0 (0x0000)  wb: t
Read: d3 = 1 (0x0001)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: add 1, 0 => 1, T: 1 -> 1
Write: d3 = 1 (0x0001)

Instruction @ PC=0x000E: 0xC301
opcode: 0x0C  func: 34 (seq)    rd: d3  rm: d3  rn: d0
   imm: 1 (0x0001)  wb: f
Read: d3 = 1 (0x0001)
Read: d0 = 0 (0x0000)
Shift amt: 1
ALU: seq 1, 1 => 0, T: 1 -> 1

Instruction @ PC=0x0010: 0x841D
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d1
   imm: 29 (0x001D)  wb: f
Read: d4 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
bf not taken: 0x0012

Instruction @ PC=0x0012: 0x231A
opcode: 0x02  func: 21 (add)    rd: d3  rm: d3  rn: d1
   imm: 0 (0x0000)  wb: t
Read: d3 = 1 (0x0001)
Read: d1 = -1 (0xFFFF)
Shift amt: 15
ALU: add 1, -1 => 0, T: 1 -> 1
Write: d3 = 0 (0x0000)

Instruction @ PC=0x0014: 0xC300
opcode: 0x0C  func: 34 (seq)    rd: d3  rm: d3  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d3 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: seq 0, 0 => 0, T: 1 -> 1

Instruction @ PC=0x0016: 0x841A
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d1
   imm: 26 (0x001A)  wb: f
Read: d4 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
bf not taken: 0x0018

Instruction @ PC=0x0018: 0x2210
opcode: 0x02  func: 16 (mov)    rd: d2  rm: d2  rn: d1
   imm: 0 (0x0000)  wb: t
Read: d2 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
Shift amt: 15
ALU: mov 0, -1 => -1, T: 1 -> 1
Write: d2 = -1 (0xFFFF)

Instruction @ PC=0x001A: 0x220A
opcode: 0x02  func: 21 (add)    rd: d2  rm: d2  rn: d0
   imm: 0 (0x0000)  wb: t
Read: d2 = -1 (0xFFFF)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: add -1, 0 => -1, T: 1 -> 1
Write: d2 = -1 (0xFFFF)

Instruction @ PC=0x001C: 0x229B
opcode: 0x02  func: 34 (seq)    rd: d2  rm: d2  rn: d1
   imm: 0 (0x0000)  wb: f
Read: d2 = -1 (0xFFFF)
Read: d1 = -1 (0xFFFF)
Shift amt: 15
ALU: seq -1, -1 => 0, T: 1 -> 1

Instruction @ PC=0x001E: 0x8416
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d1
   imm: 22 (0x0016)  wb: f
Read: d4 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
bf not taken: 0x0020

Instruction @ PC=0x0020: 0x9218
opcode: 0x09  func: 18 (ldw)    rd: d2  rm: d2  rn: d1
   imm: 24 (0x0018)  wb: t
Read: d2 = -1 (0xFFFF)
Read: d1 = -1 (0xFFFF)
Load:  (0x0050) => 0x5555
Write: d2 = 21845 (0x5555)

Instruction @ PC=0x0022: 0x9318
opcode: 0x09  func: 18 (ldw)    rd: d3  rm: d3  rn: d1
   imm: 24 (0x0018)  wb: t
Read: d3 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
Load:  (0x0052) => 0xAAAA
Write: d3 = -21846 (0xAAAA)

Instruction @ PC=0x0024: 0x232A
opcode: 0x02  func: 21 (add)    rd: d3  rm: d3  rn: d2
   imm: 0 (0x0000)  wb: t
Read: d3 = -21846 (0xAAAA)
Read: d2 = 21845 (0x5555)
Shift amt: 5
ALU: add -21846, 21845 => -1, T: 1 -> 1
Write: d3 = -1 (0xFFFF)

Instruction @ PC=0x0026: 0x239B
opcode: 0x02  func: 34 (seq)    rd: d3  rm: d3  rn: d1
   imm: 0 (0x0000)  wb: f
Read: d3 = -1 (0xFFFF)
Read: d1 = -1 (0xFFFF)
Shift amt: 15
ALU: seq -1, -1 => 0, T: 1 -> 1

Instruction @ PC=0x0028: 0x8411
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d1
   imm: 17 (0x0011)  wb: f
Read: d4 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
bf not taken: 0x002A

Instruction @ PC=0x002A: 0x9215
opcode: 0x09  func: 18 (ldw)    rd: d2  rm: d2  rn: d1
   imm: 21 (0x0015)  wb: t
Read: d2 = 21845 (0x5555)
Read: d1 = -1 (0xFFFF)
Load:  (0x0054) => 0x4000
Write: d2 = 16384 (0x4000)

Instruction @ PC=0x002C: 0x9314
opcode: 0x09  func: 18 (ldw)    rd: d3  rm: d3  rn: d1
   imm: 20 (0x0014)  wb: t
Read: d3 = -1 (0xFFFF)
Read: d1 = -1 (0xFFFF)
Load:  (0x0054) => 0x4000
Write: d3 = 16384 (0x4000)

Instruction @ PC=0x002E: 0x9414
opcode: 0x09  func: 18 (ldw)    rd: d4  rm: d4  rn: d1
   imm: 20 (0x0014)  wb: t
Read: d4 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
Load:  (0x0056) => 0x8000
Write: d4 = -32768 (0x8000)

Instruction @ PC=0x0030: 0x232A
opcode: 0x02  func: 21 (add)    rd: d3  rm: d3  rn: d2
   imm: 0 (0x0000)  wb: t
Read: d3 = 16384 (0x4000)
Read: d2 = 16384 (0x4000)
Shift amt: 0
ALU: add 16384, 16384 => -32768, T: 1 -> 1
Write: d3 = -32768 (0x8000)

Instruction @ PC=0x0032: 0x24BB
opcode: 0x02  func: 34 (seq)    rd: d4  rm: d4  rn: d3
   imm: 0 (0x0000)  wb: f
Read: d4 = -32768 (0x8000)
Read: d3 = -32768 (0x8000)
Shift amt: 0
ALU: seq -32768, -32768 => 0, T: 1 -> 1

Instruction @ PC=0x0034: 0x840B
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d0
   imm: 11 (0x000B)  wb: f
Read: d4 = -32768 (0x8000)
Read: d0 = 0 (0x0000)
bf not taken: 0x0036

Instruction @ PC=0x0036: 0x244A
opcode: 0x02  func: 21 (add)    rd: d4  rm: d4  rn: d4
   imm: 0 (0x0000)  wb: t
Read: d4 = -32768 (0x8000)
Read: d4 = -32768 (0x8000)
Shift amt: 0
ALU: add -32768, -32768 => 0, T: 1 -> 1
Write: d4 = 0 (0x0000)

Instruction @ PC=0x0038: 0x248B
opcode: 0x02  func: 34 (seq)    rd: d4  rm: d4  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d4 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: seq 0, 0 => 0, T: 1 -> 1

Instruction @ PC=0x003A: 0x8408
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d0
   imm: 8 (0x0008)  wb: f
Read: d4 = 0 (0x0000)
Read: d0 = 0 (0x0000)
bf not taken: 0x003C

Instruction @ PC=0x003C: 0x0001
opcode: 0x00  func: 1 (clrt)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: clrt 0, 0 => 0, T: 1 -> 0

Instruction @ PC=0x003E: 0x233B
opcode: 0x02  func: 22 (addc)    rd: d3  rm: d3  rn: d3
   imm: 0 (0x0000)  wb: t
Read: d3 = -32768 (0x8000)
Read: d3 = -32768 (0x8000)
Shift amt: 0
ALU: addc -32768, -32768 => 0, T: 0 -> 1
Write: d3 = 0 (0x0000)

Instruction @ PC=0x0040: 0x8405
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d0
   imm: 5 (0x0005)  wb: f
Read: d4 = 0 (0x0000)
Read: d0 = 0 (0x0000)
bf not taken: 0x0042

Instruction @ PC=0x0042: 0x0000
opcode: 0x00  func: 0 (nop)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: nop 0, 0 => 0, T: 1 -> 1

Instruction @ PC=0x0044: 0x0000
opcode: 0x00  func: 0 (nop)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: nop 0, 0 => 0, T: 1 -> 1

Instruction @ PC=0x0046: 0x0000
opcode: 0x00  func: 0 (nop)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: nop 0, 0 => 0, T: 1 -> 1

Instruction @ PC=0x0048: 0x0009
opcode: 0x00  func: 54 (exit)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Execution completed @ PC=0x0048
Registers:
 d0: 0x0000   d1: 0xFFFF   d2: 0x4000   d3: 0x0000  
 d4: 0x0000   d5: 0x0000   d6: 0x0000   d7: 0x0000  
 a0: 0x0000   a1: 0x0000   a2: 0x0000   a3: 0x0000  
 a4: 0x0000   a5: 0x0000   a6: 0x0000   a7: 0x0000  
Bad input at line 1 ignored: ' outp | addr | data (base 16)
'
Bad input at line 2 ignored: '
'
Bad input at line 21 ignored: '3
'
Bad input at line 26 ignored: '2
'
Bad input at line 28 ignored: '3
'
Bad input at line 30 ignored: '4
'
Bad input at line 44 ignored: ' 4a:0 |   4a |       ; fail:
'
Bad input at line 48 ignored: ' 50:0 |   50 |       ; pool:
'
argc=3, optind=2, memfile=branch.mem
debug=1, verbose=0, interactive=0, breakpoint=0 (0)
pc=0x0
Starting simulation @ PC=0x0000

Instruction @ PC=0x0000: 0x208A
opcode: 0x02  func: 33 (xor)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: t
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: xor 0, 0 => 0, T: 0 -> 0
Write: d0 = 0 (0x0000)

Instruction @ PC=0x0002: 0x2188
opcode: 0x02  func: 31 (not)    rd: d1  rm: d1  rn: d0
   imm: 0 (0x0000)  wb: t
Read: d1 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: not 0, 0 => -1, T: 0 -> 0
Write: d1 = -1 (0xFFFF)

Instruction @ PC=0x0004: 0x200A
opcode: 0x02  func: 21 (add)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: t
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: add 0, 0 => 0, T: 0 -> 0
Write: d0 = 0 (0x0000)

Instruction @ PC=0x0006: 0xC000
opcode: 0x0C  func: 34 (seq)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: seq 0, 0 => 0, T: 0 -> 1

Instruction @ PC=0x0008: 0x8421
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d2
   imm: 33 (0x0021)  wb: f
Read: d4 = 0 (0x0000)
Read: d2 = 0 (0x0000)
bf not taken: 0x000A

Instruction @ PC=0x000A: 0xCB01
opcode: 0x0C  func: 16 (mov)    rd: d3  rm: d3  rn: d0
   imm: 1 (0x0001)  wb: t
Read: d3 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 1
ALU: mov 0, 1 => 1, T: 1 -> 1
Write: d3 = 1 (0x0001)

Instruction @ PC=0x000C: 0x230A
opcode: 0x02  func: 21 (add)    rd: d3  rm: d3  rn: d0
   imm: 0 (0x0000)  wb: t
Read: d3 = 1 (0x0001)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: add 1, 0 => 1, T: 1 -> 1
Write: d3 = 1 (0x0001)

Instruction @ PC=0x000E: 0xC301
opcode: 0x0C  func: 34 (seq)    rd: d3  rm: d3  rn: d0
   imm: 1 (0x0001)  wb: f
Read: d3 = 1 (0x0001)
Read: d0 = 0 (0x0000)
Shift amt: 1
ALU: seq 1, 1 => 0, T: 1 -> 1

Instruction @ PC=0x0010: 0x841D
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d1
   imm: 29 (0x001D)  wb: f
Read: d4 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
bf not taken: 0x0012

Instruction @ PC=0x0012: 0x231A
opcode: 0x02  func: 21 (add)    rd: d3  rm: d3  rn: d1
   imm: 0 (0x0000)  wb: t
Read: d3 = 1 (0x0001)
Read: d1 = -1 (0xFFFF)
Shift amt: 15
ALU: add 1, -1 => 0, T: 1 -> 1
Write: d3 = 0 (0x0000)

Instruction @ PC=0x0014: 0xC300
opcode: 0x0C  func: 34 (seq)    rd: d3  rm: d3  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d3 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: seq 0, 0 => 0, T: 1 -> 1

Instruction @ PC=0x0016: 0x841A
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d1
   imm: 26 (0x001A)  wb: f
Read: d4 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
bf not taken: 0x0018

Instruction @ PC=0x0018: 0x2210
opcode: 0x02  func: 16 (mov)    rd: d2  rm: d2  rn: d1
   imm: 0 (0x0000)  wb: t
Read: d2 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
Shift amt: 15
ALU: mov 0, -1 => -1, T: 1 -> 1
Write: d2 = -1 (0xFFFF)

Instruction @ PC=0x001A: 0x220A
opcode: 0x02  func: 21 (add)    rd: d2  rm: d2  rn: d0
   imm: 0 (0x0000)  wb: t
Read: d2 = -1 (0xFFFF)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: add -1, 0 => -1, T: 1 -> 1
Write: d2 = -1 (0xFFFF)

Instruction @ PC=0x001C: 0x229B
opcode: 0x02  func: 34 (seq)    rd: d2  rm: d2  rn: d1
   imm: 0 (0x0000)  wb: f
Read: d2 = -1 (0xFFFF)
Read: d1 = -1 (0xFFFF)
Shift amt: 15
ALU: seq -1, -1 => 0, T: 1 -> 1

Instruction @ PC=0x001E: 0x8416
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d1
   imm: 22 (0x0016)  wb: f
Read: d4 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
bf not taken: 0x0020

Instruction @ PC=0x0020: 0x9218
opcode: 0x09  func: 18 (ldw)    rd: d2  rm: d2  rn: d1
   imm: 24 (0x0018)  wb: t
Read: d2 = -1 (0xFFFF)
Read: d1 = -1 (0xFFFF)
Load:  (0x0050) => 0x5555
Write: d2 = 21845 (0x5555)

Instruction @ PC=0x0022: 0x9318
opcode: 0x09  func: 18 (ldw)    rd: d3  rm: d3  rn: d1
   imm: 24 (0x0018)  wb: t
Read: d3 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
Load:  (0x0052) => 0xAAAA
Write: d3 = -21846 (0xAAAA)

Instruction @ PC=0x0024: 0x232A
opcode: 0x02  func: 21 (add)    rd: d3  rm: d3  rn: d2
   imm: 0 (0x0000)  wb: t
Read: d3 = -21846 (0xAAAA)
Read: d2 = 21845 (0x5555)
Shift amt: 5
ALU: add -21846, 21845 => -1, T: 1 -> 1
Write: d3 = -1 (0xFFFF)

Instruction @ PC=0x0026: 0x239B
opcode: 0x02  func: 34 (seq)    rd: d3  rm: d3  rn: d1
   imm: 0 (0x0000)  wb: f
Read: d3 = -1 (0xFFFF)
Read: d1 = -1 (0xFFFF)
Shift amt: 15
ALU: seq -1, -1 => 0, T: 1 -> 1

Instruction @ PC=0x0028: 0x8411
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d1
   imm: 17 (0x0011)  wb: f
Read: d4 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
bf not taken: 0x002A

Instruction @ PC=0x002A: 0x9215
opcode: 0x09  func: 18 (ldw)    rd: d2  rm: d2  rn: d1
   imm: 21 (0x0015)  wb: t
Read: d2 = 21845 (0x5555)
Read: d1 = -1 (0xFFFF)
Load:  (0x0054) => 0x4000
Write: d2 = 16384 (0x4000)

Instruction @ PC=0x002C: 0x9314
opcode: 0x09  func: 18 (ldw)    rd: d3  rm: d3  rn: d1
   imm: 20 (0x0014)  wb: t
Read: d3 = -1 (0xFFFF)
Read: d1 = -1 (0xFFFF)
Load:  (0x0054) => 0x4000
Write: d3 = 16384 (0x4000)

Instruction @ PC=0x002E: 0x9414
opcode: 0x09  func: 18 (ldw)    rd: d4  rm: d4  rn: d1
   imm: 20 (0x0014)  wb: t
Read: d4 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
Load:  (0x0056) => 0x8000
Write: d4 = -32768 (0x8000)

Instruction @ PC=0x0030: 0x232A
opcode: 0x02  func: 21 (add)    rd: d3  rm: d3  rn: d2
   imm: 0 (0x0000)  wb: t
Read: d3 = 16384 (0x4000)
Read: d2 = 16384 (0x4000)
Shift amt: 0
ALU: add 16384, 16384 => -32768, T: 1 -> 1
Write: d3 = -32768 (0x8000)

Instruction @ PC=0x0032: 0x24BB
opcode: 0x02  func: 34 (seq)    rd: d4  rm: d4  rn: d3
   imm: 0 (0x0000)  wb: f
Read: d4 = -32768 (0x8000)
Read: d3 = -32768 (0x8000)
Shift amt: 0
ALU: seq -32768, -32768 => 0, T: 1 -> 1

Instruction @ PC=0x0034: 0x840B
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d0
   imm: 11 (0x000B)  wb: f
Read: d4 = -32768 (0x8000)
Read: d0 = 0 (0x0000)
bf not taken: 0x0036

Instruction @ PC=0x0036: 0x244A
opcode: 0x02  func: 21 (add)    rd: d4  rm: d4  rn: d4
   imm: 0 (0x0000)  wb: t
Read: d4 = -32768 (0x8000)
Read: d4 = -32768 (0x8000)
Shift amt: 0
ALU: add -32768, -32768 => 0, T: 1 -> 1
Write: d4 = 0 (0x0000)

Instruction @ PC=0x0038: 0x248B
opcode: 0x02  func: 34 (seq)    rd: d4  rm: d4  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d4 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: seq 0, 0 => 0, T: 1 -> 1

Instruction @ PC=0x003A: 0x8408
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d0
   imm: 8 (0x0008)  wb: f
Read: d4 = 0 (0x0000)
Read: d0 = 0 (0x0000)
bf not taken: 0x003C

Instruction @ PC=0x003C: 0x0001
opcode: 0x00  func: 1 (clrt)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: clrt 0, 0 => 0, T: 1 -> 0

Instruction @ PC=0x003E: 0x233B
opcode: 0x02  func: 22 (addc)    rd: d3  rm: d3  rn: d3
   imm: 0 (0x0000)  wb: t
Read: d3 = -32768 (0x8000)
Read: d3 = -32768 (0x8000)
Shift amt: 0
ALU: addc -32768, -32768 => 0, T: 0 -> 1
Write: d3 = 0 (0x0000)

Instruction @ PC=0x0040: 0x8405
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d0
   imm: 5 (0x0005)  wb: f
Read: d4 = 0 (0x0000)
Read: d0 = 0 (0x0000)
bf not taken: 0x0042

Instruction @ PC=0x0042: 0x0000
opcode: 0x00  func: 0 (nop)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: nop 0, 0 => 0, T: 1 -> 1

Instruction @ PC=0x0044: 0x0000
opcode: 0x00  func: 0 (nop)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: nop 0, 0 => 0, T: 1 -> 1

Instruction @ PC=0x0046: 0x0000
opcode: 0x00  func: 0 (nop)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: nop 0, 0 => 0, T: 1 -> 1

Instruction @ PC=0x0048: 0x0009
opcode: 0x00  func: 54 (exit)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Execution completed @ PC=0x0048
Registers:
 d0: 0x0000   d1: 0xFFFF   d2: 0x4000   d3: 0x0000  
 d4: 0x0000   d5: 0x0000   d6: 0x0000   d7: 0x0000  
 a0: 0x0000   a1: 0x0000   a2: 0x0000   a3: 0x0000  
 a4: 0x0000   a5: 0x0000   a6: 0x0000   a7: 0x0000  
Bad input at line 1 ignored: ' outp | addr | data (base 16)
'
Bad input at line 2 ignored: '
'
Bad input at line 21 ignored: '3
'
Bad input at line 26 ignored: '2
'
Bad input at line 28 ignored: '3
'
Bad input at line 30 ignored: '4
'
Bad input at line 44 ignored: ' 4a:0 |   4a |       ; fail:
'
Bad input at line 48 ignored: ' 50:0 |   50 |       ; pool:
'
argc=3, optind=2, memfile=alu.mem
debug=1, verbose=0, interactive=0, breakpoint=0 (0)
pc=0x0
Starting simulation @ PC=0x0000

Instruction @ PC=0x0000: 0x208A
opcode: 0x02  func: 33 (xor)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: t
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: xor 0, 0 => 0, T: 0 -> 0
Write: d0 = 0 (0x0000)

Instruction @ PC=0x0002: 0x2188
opcode: 0x02  func: 31 (not)    rd: d1  rm: d1  rn: d0
   imm: 0 (0x0000)  wb: t
Read: d1 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: not 0, 0 => -1, T: 0 -> 0
Write: d1 = -1 (0xFFFF)

Instruction @ PC=0x0004: 0x200A
opcode: 0x02  func: 21 (add)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: t
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: add 0, 0 => 0, T: 0 -> 0
Write: d0 = 0 (0x0000)

Instruction @ PC=0x0006: 0xC000
opcode: 0x0C  func: 34 (seq)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: seq 0, 0 => 0, T: 0 -> 1

Instruction @ PC=0x0008: 0x8421
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d2
   imm: 33 (0x0021)  wb: f
Read: d4 = 0 (0x0000)
Read: d2 = 0 (0x0000)
bf not taken: 0x000A

Instruction @ PC=0x000A: 0xCB01
opcode: 0x0C  func: 16 (mov)    rd: d3  rm: d3  rn: d0
   imm: 1 (0x0001)  wb: t
Read: d3 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 1
ALU: mov 0, 1 => 1, T: 1 -> 1
Write: d3 = 1 (0x0001)

Instruction @ PC=0x000C: 0x230A
opcode: 0x02  func: 21 (add)    rd: d3  rm: d3  rn: d0
   imm: 0 (0x0000)  wb: t
Read: d3 = 1 (0x0001)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: add 1, 0 => 1, T: 1 -> 1
Write: d3 = 1 (0x0001)

Instruction @ PC=0x000E: 0xC301
opcode: 0x0C  func: 34 (seq)    rd: d3  rm: d3  rn: d0
   imm: 1 (0x0001)  wb: f
Read: d3 = 1 (0x0001)
Read: d0 = 0 (0x0000)
Shift amt: 1
ALU: seq 1, 1 => 0, T: 1 -> 1

Instruction @ PC=0x0010: 0x841D
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d1
   imm: 29 (0x001D)  wb: f
Read: d4 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
bf not taken: 0x0012

Instruction @ PC=0x0012: 0x231A
opcode: 0x02  func: 21 (add)    rd: d3  rm: d3  rn: d1
   imm: 0 (0x0000)  wb: t
Read: d3 = 1 (0x0001)
Read: d1 = -1 (0xFFFF)
Shift amt: 15
ALU: add 1, -1 => 0, T: 1 -> 1
Write: d3 = 0 (0x0000)

Instruction @ PC=0x0014: 0xC300
opcode: 0x0C  func: 34 (seq)    rd: d3  rm: d3  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d3 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: seq 0, 0 => 0, T: 1 -> 1

Instruction @ PC=0x0016: 0x841A
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d1
   imm: 26 (0x001A)  wb: f
Read: d4 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
bf not taken: 0x0018

Instruction @ PC=0x0018: 0x2210
opcode: 0x02  func: 16 (mov)    rd: d2  rm: d2  rn: d1
   imm: 0 (0x0000)  wb: t
Read: d2 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
Shift amt: 15
ALU: mov 0, -1 => -1, T: 1 -> 1
Write: d2 = -1 (0xFFFF)

Instruction @ PC=0x001A: 0x220A
opcode: 0x02  func: 21 (add)    rd: d2  rm: d2  rn: d0
   imm: 0 (0x0000)  wb: t
Read: d2 = -1 (0xFFFF)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: add -1, 0 => -1, T: 1 -> 1
Write: d2 = -1 (0xFFFF)

Instruction @ PC=0x001C: 0x229B
opcode: 0x02  func: 34 (seq)    rd: d2  rm: d2  rn: d1
   imm: 0 (0x0000)  wb: f
Read: d2 = -1 (0xFFFF)
Read: d1 = -1 (0xFFFF)
Shift amt: 15
ALU: seq -1, -1 => 0, T: 1 -> 1

Instruction @ PC=0x001E: 0x8416
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d1
   imm: 22 (0x0016)  wb: f
Read: d4 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
bf not taken: 0x0020

Instruction @ PC=0x0020: 0x9218
opcode: 0x09  func: 18 (ldw)    rd: d2  rm: d2  rn: d1
   imm: 24 (0x0018)  wb: t
Read: d2 = -1 (0xFFFF)
Read: d1 = -1 (0xFFFF)
Load:  (0x0050) => 0x5555
Write: d2 = 21845 (0x5555)

Instruction @ PC=0x0022: 0x9318
opcode: 0x09  func: 18 (ldw)    rd: d3  rm: d3  rn: d1
   imm: 24 (0x0018)  wb: t
Read: d3 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
Load:  (0x0052) => 0xAAAA
Write: d3 = -21846 (0xAAAA)

Instruction @ PC=0x0024: 0x232A
opcode: 0x02  func: 21 (add)    rd: d3  rm: d3  rn: d2
   imm: 0 (0x0000)  wb: t
Read: d3 = -21846 (0xAAAA)
Read: d2 = 21845 (0x5555)
Shift amt: 5
ALU: add -21846, 21845 => -1, T: 1 -> 1
Write: d3 = -1 (0xFFFF)

Instruction @ PC=0x0026: 0x239B
opcode: 0x02  func: 34 (seq)    rd: d3  rm: d3  rn: d1
   imm: 0 (0x0000)  wb: f
Read: d3 = -1 (0xFFFF)
Read: d1 = -1 (0xFFFF)
Shift amt: 15
ALU: seq -1, -1 => 0, T: 1 -> 1

Instruction @ PC=0x0028: 0x8411
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d1
   imm: 17 (0x0011)  wb: f
Read: d4 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
bf not taken: 0x002A

Instruction @ PC=0x002A: 0x9215
opcode: 0x09  func: 18 (ldw)    rd: d2  rm: d2  rn: d1
   imm: 21 (0x0015)  wb: t
Read: d2 = 21845 (0x5555)
Read: d1 = -1 (0xFFFF)
Load:  (0x0054) => 0x4000
Write: d2 = 16384 (0x4000)

Instruction @ PC=0x002C: 0x9314
opcode: 0x09  func: 18 (ldw)    rd: d3  rm: d3  rn: d1
   imm: 20 (0x0014)  wb: t
Read: d3 = -1 (0xFFFF)
Read: d1 = -1 (0xFFFF)
Load:  (0x0054) => 0x4000
Write: d3 = 16384 (0x4000)

Instruction @ PC=0x002E: 0x9414
opcode: 0x09  func: 18 (ldw)    rd: d4  rm: d4  rn: d1
   imm: 20 (0x0014)  wb: t
Read: d4 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
Load:  (0x0056) => 0x8000
Write: d4 = -32768 (0x8000)

Instruction @ PC=0x0030: 0x232A
opcode: 0x02  func: 21 (add)    rd: d3  rm: d3  rn: d2
   imm: 0 (0x0000)  wb: t
Read: d3 = 16384 (0x4000)
Read: d2 = 16384 (0x4000)
Shift amt: 0
ALU: add 16384, 16384 => -32768, T: 1 -> 1
Write: d3 = -32768 (0x8000)

Instruction @ PC=0x0032: 0x24BB
opcode: 0x02  func: 34 (seq)    rd: d4  rm: d4  rn: d3
   imm: 0 (0x0000)  wb: f
Read: d4 = -32768 (0x8000)
Read: d3 = -32768 (0x8000)
Shift amt: 0
ALU: seq -32768, -32768 => 0, T: 1 -> 1

Instruction @ PC=0x0034: 0x840B
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d0
   imm: 11 (0x000B)  wb: f
Read: d4 = -32768 (0x8000)
Read: d0 = 0 (0x0000)
bf not taken: 0x0036

Instruction @ PC=0x0036: 0x244A
opcode: 0x02  func: 21 (add)    rd: d4  rm: d4  rn: d4
   imm: 0 (0x0000)  wb: t
Read: d4 = -32768 (0x8000)
Read: d4 = -32768 (0x8000)
Shift amt: 0
ALU: add -32768, -32768 => 0, T: 1 -> 1
Write: d4 = 0 (0x0000)

Instruction @ PC=0x0038: 0x248B
opcode: 0x02  func: 34 (seq)    rd: d4  rm: d4  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d4 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: seq 0, 0 => 0, T: 1 -> 1

Instruction @ PC=0x003A: 0x8408
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d0
   imm: 8 (0x0008)  wb: f
Read: d4 = 0 (0x0000)
Read: d0 = 0 (0x0000)
bf not taken: 0x003C

Instruction @ PC=0x003C: 0x0001
opcode: 0x00  func: 1 (clrt)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: clrt 0, 0 => 0, T: 1 -> 0

Instruction @ PC=0x003E: 0x233B
opcode: 0x02  func: 22 (addc)    rd: d3  rm: d3  rn: d3
   imm: 0 (0x0000)  wb: t
Read: d3 = -32768 (0x8000)
Read: d3 = -32768 (0x8000)
Shift amt: 0
ALU: addc -32768, -32768 => 0, T: 0 -> 1
Write: d3 = 0 (0x0000)

Instruction @ PC=0x0040: 0x8405
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d0
   imm: 5 (0x0005)  wb: f
Read: d4 = 0 (0x0000)
Read: d0 = 0 (0x0000)
bf not taken: 0x0042

Instruction @ PC=0x0042: 0x0000
opcode: 0x00  func: 0 (nop)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: nop 0, 0 => 0, T: 1 -> 1

Instruction @ PC=0x0044: 0x0000
opcode: 0x00  func: 0 (nop)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: nop 0, 0 => 0, T: 1 -> 1

Instruction @ PC=0x0046: 0x0000
opcode: 0x00  func: 0 (nop)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: nop 0, 0 => 0, T: 1 -> 1

Instruction @ PC=0x0048: 0x0009
opcode: 0x00  func: 54 (exit)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Execution completed @ PC=0x0048
Registers:
 d0: 0x0000   d1: 0xFFFF   d2: 0x4000   d3: 0x0000  
 d4: 0x0000   d5: 0x0000   d6: 0x0000   d7: 0x0000  
 a0: 0x0000   a1: 0x0000   a2: 0x0000   a3: 0x0000  
 a4: 0x0000   a5: 0x0000   a6: 0x0000   a7: 0x0000  
Bad input at line 1 ignored: ' outp | addr | data (base 16)
'
Bad input at line 2 ignored: '
'
Bad input at line 21 ignored: '3
'
Bad input at line 26 ignored: '2
'
Bad input at line 28 ignored: '3
'
Bad input at line 30 ignored: '4
'
Bad input at line 44 ignored: ' 4a:0 |   4a |       ; fail:
'
Bad input at line 48 ignored: ' 50:0 |   50 |       ; pool:
'
argc=3, optind=2, memfile=branch.mem
debug=1, verbose=0, interactive=0, breakpoint=0 (0)
pc=0x0
Starting simulation @ PC=0x0000

Instruction @ PC=0x0000: 0x208A
opcode: 0x02  func: 33 (xor)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: t
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: xor 0, 0 => 0, T: 0 -> 0
Write: d0 = 0 (0x0000)

Instruction @ PC=0x0002: 0x2188
opcode: 0x02  func: 31 (not)    rd: d1  rm: d1  rn: d0
   imm: 0 (0x0000)  wb: t
Read: d1 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: not 0, 0 => -1, T: 0 -> 0
Write: d1 = -1 (0xFFFF)

Instruction @ PC=0x0004: 0x200A
opcode: 0x02  func: 21 (add)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: t
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: add 0, 0 => 0, T: 0 -> 0
Write: d0 = 0 (0x0000)

Instruction @ PC=0x0006: 0xC000
opcode: 0x0C  func: 34 (seq)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: seq 0, 0 => 0, T: 0 -> 1

Instruction @ PC=0x0008: 0x8421
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d2
   imm: 33 (0x0021)  wb: f
Read: d4 = 0 (0x0000)
Read: d2 = 0 (0x0000)
bf not taken: 0x000A

Instruction @ PC=0x000A: 0xCB01
opcode: 0x0C  func: 16 (mov)    rd: d3  rm: d3  rn: d0
   imm: 1 (0x0001)  wb: t
Read: d3 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 1
ALU: mov 0, 1 => 1, T: 1 -> 1
Write: d3 = 1 (0x0001)

Instruction @ PC=0x000C: 0x230A
opcode: 0x02  func: 21 (add)    rd: d3  rm: d3  rn: d0
   imm: 0 (0x0000)  wb: t
Read: d3 = 1 (0x0001)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: add 1, 0 => 1, T: 1 -> 1
Write: d3 = 1 (0x0001)

Instruction @ PC=0x000E: 0xC301
opcode: 0x0C  func: 34 (seq)    rd: d3  rm: d3  rn: d0
   imm: 1 (0x0001)  wb: f
Read: d3 = 1 (0x0001)
Read: d0 = 0 (0x0000)
Shift amt: 1
ALU: seq 1, 1 => 0, T: 1 -> 1

Instruction @ PC=0x0010: 0x841D
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d1
   imm: 29 (0x001D)  wb: f
Read: d4 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
bf not taken: 0x0012

Instruction @ PC=0x0012: 0x231A
opcode: 0x02  func: 21 (add)    rd: d3  rm: d3  rn: d1
   imm: 0 (0x0000)  wb: t
Read: d3 = 1 (0x0001)
Read: d1 = -1 (0xFFFF)
Shift amt: 15
ALU: add 1, -1 => 0, T: 1 -> 1
Write: d3 = 0 (0x0000)

Instruction @ PC=0x0014: 0xC300
opcode: 0x0C  func: 34 (seq)    rd: d3  rm: d3  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d3 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: seq 0, 0 => 0, T: 1 -> 1

Instruction @ PC=0x0016: 0x841A
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d1
   imm: 26 (0x001A)  wb: f
Read: d4 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
bf not taken: 0x0018

Instruction @ PC=0x0018: 0x2210
opcode: 0x02  func: 16 (mov)    rd: d2  rm: d2  rn: d1
   imm: 0 (0x0000)  wb: t
Read: d2 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
Shift amt: 15
ALU: mov 0, -1 => -1, T: 1 -> 1
Write: d2 = -1 (0xFFFF)

Instruction @ PC=0x001A: 0x220A
opcode: 0x02  func: 21 (add)    rd: d2  rm: d2  rn: d0
   imm: 0 (0x0000)  wb: t
Read: d2 = -1 (0xFFFF)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: add -1, 0 => -1, T: 1 -> 1
Write: d2 = -1 (0xFFFF)

Instruction @ PC=0x001C: 0x229B
opcode: 0x02  func: 34 (seq)    rd: d2  rm: d2  rn: d1
   imm: 0 (0x0000)  wb: f
Read: d2 = -1 (0xFFFF)
Read: d1 = -1 (0xFFFF)
Shift amt: 15
ALU: seq -1, -1 => 0, T: 1 -> 1

Instruction @ PC=0x001E: 0x8416
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d1
   imm: 22 (0x0016)  wb: f
Read: d4 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
bf not taken: 0x0020

Instruction @ PC=0x0020: 0x9218
opcode: 0x09  func: 18 (ldw)    rd: d2  rm: d2  rn: d1
   imm: 24 (0x0018)  wb: t
Read: d2 = -1 (0xFFFF)
Read: d1 = -1 (0xFFFF)
Load:  (0x0050) => 0x5555
Write: d2 = 21845 (0x5555)

Instruction @ PC=0x0022: 0x9318
opcode: 0x09  func: 18 (ldw)    rd: d3  rm: d3  rn: d1
   imm: 24 (0x0018)  wb: t
Read: d3 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
Load:  (0x0052) => 0xAAAA
Write: d3 = -21846 (0xAAAA)

Instruction @ PC=0x0024: 0x232A
opcode: 0x02  func: 21 (add)    rd: d3  rm: d3  rn: d2
   imm: 0 (0x0000)  wb: t
Read: d3 = -21846 (0xAAAA)
Read: d2 = 21845 (0x5555)
Shift amt: 5
ALU: add -21846, 21845 => -1, T: 1 -> 1
Write: d3 = -1 (0xFFFF)

Instruction @ PC=0x0026: 0x239B
opcode: 0x02  func: 34 (seq)    rd: d3  rm: d3  rn: d1
   imm: 0 (0x0000)  wb: f
Read: d3 = -1 (0xFFFF)
Read: d1 = -1 (0xFFFF)
Shift amt: 15
ALU: seq -1, -1 => 0, T: 1 -> 1

Instruction @ PC=0x0028: 0x8411
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d1
   imm: 17 (0x0011)  wb: f
Read: d4 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
bf not taken: 0x002A

Instruction @ PC=0x002A: 0x9215
opcode: 0x09  func: 18 (ldw)    rd: d2  rm: d2  rn: d1
   imm: 21 (0x0015)  wb: t
Read: d2 = 21845 (0x5555)
Read: d1 = -1 (0xFFFF)
Load:  (0x0054) => 0x4000
Write: d2 = 16384 (0x4000)

Instruction @ PC=0x002C: 0x9314
opcode: 0x09  func: 18 (ldw)    rd: d3  rm: d3  rn: d1
   imm: 20 (0x0014)  wb: t
Read: d3 = -1 (0xFFFF)
Read: d1 = -1 (0xFFFF)
Load:  (0x0054) => 0x4000
Write: d3 = 16384 (0x4000)

Instruction @ PC=0x002E: 0x9414
opcode: 0x09  func: 18 (ldw)    rd: d4  rm: d4  rn: d1
   imm: 20 (0x0014)  wb: t
Read: d4 = 0 (0x0000)
Read: d1 = -1 (0xFFFF)
Load:  (0x0056) => 0x8000
Write: d4 = -32768 (0x8000)

Instruction @ PC=0x0030: 0x232A
opcode: 0x02  func: 21 (add)    rd: d3  rm: d3  rn: d2
   imm: 0 (0x0000)  wb: t
Read: d3 = 16384 (0x4000)
Read: d2 = 16384 (0x4000)
Shift amt: 0
ALU: add 16384, 16384 => -32768, T: 1 -> 1
Write: d3 = -32768 (0x8000)

Instruction @ PC=0x0032: 0x24BB
opcode: 0x02  func: 34 (seq)    rd: d4  rm: d4  rn: d3
   imm: 0 (0x0000)  wb: f
Read: d4 = -32768 (0x8000)
Read: d3 = -32768 (0x8000)
Shift amt: 0
ALU: seq -32768, -32768 => 0, T: 1 -> 1

Instruction @ PC=0x0034: 0x840B
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d0
   imm: 11 (0x000B)  wb: f
Read: d4 = -32768 (0x8000)
Read: d0 = 0 (0x0000)
bf not taken: 0x0036

Instruction @ PC=0x0036: 0x244A
opcode: 0x02  func: 21 (add)    rd: d4  rm: d4  rn: d4
   imm: 0 (0x0000)  wb: t
Read: d4 = -32768 (0x8000)
Read: d4 = -32768 (0x8000)
Shift amt: 0
ALU: add -32768, -32768 => 0, T: 1 -> 1
Write: d4 = 0 (0x0000)

Instruction @ PC=0x0038: 0x248B
opcode: 0x02  func: 34 (seq)    rd: d4  rm: d4  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d4 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: seq 0, 0 => 0, T: 1 -> 1

Instruction @ PC=0x003A: 0x8408
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d0
   imm: 8 (0x0008)  wb: f
Read: d4 = 0 (0x0000)
Read: d0 = 0 (0x0000)
bf not taken: 0x003C

Instruction @ PC=0x003C: 0x0001
opcode: 0x00  func: 1 (clrt)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: clrt 0, 0 => 0, T: 1 -> 0

Instruction @ PC=0x003E: 0x233B
opcode: 0x02  func: 22 (addc)    rd: d3  rm: d3  rn: d3
   imm: 0 (0x0000)  wb: t
Read: d3 = -32768 (0x8000)
Read: d3 = -32768 (0x8000)
Shift amt: 0
ALU: addc -32768, -32768 => 0, T: 0 -> 1
Write: d3 = 0 (0x0000)

Instruction @ PC=0x0040: 0x8405
opcode: 0x08  func: 49 (bf)    rd: d4  rm: d4  rn: d0
   imm: 5 (0x0005)  wb: f
Read: d4 = 0 (0x0000)
Read: d0 = 0 (0x0000)
bf not taken: 0x0042

Instruction @ PC=0x0042: 0x0000
opcode: 0x00  func: 0 (nop)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: nop 0, 0 => 0, T: 1 -> 1

Instruction @ PC=0x0044: 0x0000
opcode: 0x00  func: 0 (nop)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: nop 0, 0 => 0, T: 1 -> 1

Instruction @ PC=0x0046: 0x0000
opcode: 0x00  func: 0 (nop)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Read: d0 = 0 (0x0000)
Read: d0 = 0 (0x0000)
Shift amt: 0
ALU: nop 0, 0 => 0, T: 1 -> 1

Instruction @ PC=0x0048: 0x0009
opcode: 0x00  func: 54 (exit)    rd: d0  rm: d0  rn: d0
   imm: 0 (0x0000)  wb: f
Execution completed @ PC=0x0048
Registers:
 d0: 0x0000   d1: 0xFFFF   d2: 0x4000   d3: 0x0000  
 d4: 0x0000   d5: 0x0000   d6: 0x0000   d7: 0x0000  
 a0: 0x0000   a1: 0x0000   a2: 0x0000   a3: 0x0000  
 a4: 0x0000   a5: 0x0000   a6: 0x0000   a7: 0x0000  
