#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Apr 11 15:58:45 2022
# Process ID: 5640
# Current directory: /home/cdickins/reuse/gyro2tester-main_v2/vivado
# Command line: vivado
# Log file: /home/cdickins/reuse/gyro2tester-main_v2/vivado/vivado.log
# Journal file: /home/cdickins/reuse/gyro2tester-main_v2/vivado/vivado.jou
# Running On: xsjcdickins40x, OS: Linux, CPU Frequency: 2600.248 MHz, CPU Physical cores: 8, Host memory: 33556 MB
#-----------------------------------------------------------
start_gui
open_project /home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.xpr
update_compile_order -fileset sources_1
set_property AUTO_INCREMENTAL_CHECKPOINT.DIRECTORY /home/cdickins/reuse/gyro2tester-main_v2/vivado/project/synth_1 [get_runs synth_1]
set_property AUTO_INCREMENTAL_CHECKPOINT 0 [get_runs synth_1]
add_files -norecurse /home/cdickins/reuse/gyro2tester-main_v2/vivado/ip_repo/common/data_processor.v
update_compile_order -fileset sources_1
open_bd_design {/home/cdickins/reuse/gyro2tester-main_v2/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd}
set_property location {1 108 -21} [get_bd_cells txclk_reset_domain]
set_property location {4 1370 832} [get_bd_cells TxFIFO]
set_property location {3 1015 826} [get_bd_cells RxFIFO]
set_property location {4 1368 -229} [get_bd_cells TxFIFO]
set_property location {3 929 -206} [get_bd_cells RxFIFO]
set_property location {5 1815 -231} [get_bd_cells BiDirChannels_0]
set_property location {4 1406 609} [get_bd_cells xlconcat_1]
set_property location {5 1782 49} [get_bd_cells SPI_ip_0]
set_property location {5 1894 584} [get_bd_cells processing_system7_0]
set_property location {4 1403 635} [get_bd_cells xlconcat_1]
set_property location {4 1385 615} [get_bd_cells xlconcat_1]
set_property location {4 1398 627} [get_bd_cells xlconcat_1]
set_property location {5 1868 267} [get_bd_cells SPI_ip_0]
set_property location {5 1864 128} [get_bd_cells SPI_ip_0]
set_property location {4 1414 488} [get_bd_cells axi_smc]
set_property location {4 1395 662} [get_bd_cells xlconcat_1]
set_property location {4 1393 511} [get_bd_cells axi_smc]
set_property location {3 963 465} [get_bd_cells axi_dma_0]
set_property location {3 981 500} [get_bd_cells axi_dma_0]
set_property location {3 983 533} [get_bd_cells axi_dma_0]
set_property location {3 984 550} [get_bd_cells axi_dma_0]
set_property location {3 972 530} [get_bd_cells axi_dma_0]
create_bd_cell -type module -reference data_processor data_processor_0
set_property location {2 637 -187} [get_bd_cells data_processor_0]
set_property location {4 1351 12} [get_bd_cells RxFIFO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_switch:1.1 axis_switch_0
endgroup
set_property location {4 1250 -383} [get_bd_cells axis_switch_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_switch:1.1 axis_switch_1
endgroup
set_property location {4 1231 -115} [get_bd_cells axis_switch_1]
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {2} CONFIG.ROUTING_MODE {1} CONFIG.DECODER_REG {1}] [get_bd_cells axis_switch_1]
set_property -dict [list CONFIG.ROUTING_MODE {1}] [get_bd_cells axis_switch_0]
connect_bd_intf_net [get_bd_intf_pins axis_switch_0/S_AXI_CTRL] -boundary_type upper [get_bd_intf_pins AXI_Register_Demux/M00_AXI]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/S_AXI_CTRL] -boundary_type upper [get_bd_intf_pins AXI_Register_Demux/M06_AXI]
delete_bd_objs [get_bd_intf_nets axis_stream_fifo_0_M00_AXIS]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins TxFIFO/S00_AXIS] [get_bd_intf_pins axis_switch_1/M01_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M00_AXIS] [get_bd_intf_pins data_processor_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins RxFIFO/M00_AXIS] [get_bd_intf_pins axis_switch_0/S01_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_0/S00_AXIS] [get_bd_intf_pins data_processor_0/m_axis]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/S00_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axis_switch_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins data_processor_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins data_processor_0/reset] [get_bd_pins clk_reset_domain/peripheral_aresetn]
connect_bd_net [get_bd_pins axis_switch_1/s_axi_ctrl_aresetn] [get_bd_pins clk_reset_domain/peripheral_aresetn]
connect_bd_net [get_bd_pins axis_switch_1/aresetn] [get_bd_pins clk_reset_domain/peripheral_aresetn]
connect_bd_net [get_bd_pins axis_switch_0/s_axi_ctrl_aresetn] [get_bd_pins clk_reset_domain/peripheral_aresetn]
connect_bd_net [get_bd_pins axis_switch_0/aresetn] [get_bd_pins clk_reset_domain/peripheral_aresetn]
connect_bd_net [get_bd_pins axis_switch_1/s_axi_ctrl_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axis_switch_1/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axis_switch_0/s_axi_ctrl_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axis_switch_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axis_switch_0/S_AXI_CTRL/Reg] -force
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axis_switch_1/S_AXI_CTRL/Reg] -force
set_property location {3 1384 548} [get_bd_cells axi_dma_0]
set_property location {4 1780 520} [get_bd_cells axi_smc]
set_property location {4 1780 530} [get_bd_cells axi_smc]
set_property location {4 1780 540} [get_bd_cells axi_smc]
set_property location {4 1780 530} [get_bd_cells axi_smc]
set_property location {4 1780 520} [get_bd_cells axi_smc]
set_property location {4 1780 510} [get_bd_cells axi_smc]
set_property location {4 1780 520} [get_bd_cells axi_smc]
save_bd_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -cluster_configuration lsf
wait_on_run synth_1
launch_runs impl_1 -cluster_configuration lsf
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4 -cluster_configuration lsf
wait_on_run impl_1
