Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Dec 22 13:17:40 2021
| Host         : DESKTOP-L4F61F4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1015 |
|    Minimum number of control sets                        |   964 |
|    Addition due to synthesis replication                 |    51 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2854 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1015 |
| >= 0 to < 4        |    61 |
| >= 4 to < 6        |   161 |
| >= 6 to < 8        |   107 |
| >= 8 to < 10       |   158 |
| >= 10 to < 12      |    85 |
| >= 12 to < 14      |    39 |
| >= 14 to < 16      |    37 |
| >= 16              |   367 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4406 |         1270 |
| No           | No                    | Yes                    |             353 |          122 |
| No           | Yes                   | No                     |            3108 |         1071 |
| Yes          | No                    | No                     |            6941 |         1875 |
| Yes          | No                    | Yes                    |             204 |           46 |
| Yes          | Yes                   | No                     |            9990 |         2696 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                 Clock Signal                                 |                                                                                                                                                          Enable Signal                                                                                                                                                          |                                                                                                                                                 Set/Reset Signal                                                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                                                             | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                         | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                |                1 |              1 |         1.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                           |                1 |              1 |         1.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                                                                  | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_to_apb_m5/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_1_n_0                                                                                                                                                                                                                              | u_interface_top/u_axi_subsystem/u_axi_to_apb_m5/U0/AXILITE_SLAVE_IF_MODULE/cntr_rst0                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                                                           |                1 |              1 |         1.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_host_decoder_top/u_uart_top/u_transmitter/TxD_i_1_n_0                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                         | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                |                1 |              1 |         1.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                                                           |                1 |              1 |         1.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                         | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                |                1 |              1 |         1.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                                                           |                1 |              1 |         1.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                           |                1 |              1 |         1.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                           |                1 |              1 |         1.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                          |                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                    |                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  clk_IBUF                                                                    |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/rstn_sys_int1_i_1_n_0                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/rst                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                          |                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                          |                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                                                                            | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/rst                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__9_1                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                                                                  | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                                                                   |                2 |              2 |         1.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/rst                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                   |                1 |              3 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                 |                1 |              3 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                           |                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                           |                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                           |                1 |              3 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                           |                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                   |                2 |              3 |         1.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                           |                1 |              3 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_host_decoder_top/u_uart_top/u_Convert_32to8/counter[2]_i_2_n_0                                                                                                                                                                                                                                                | u_interface_top/u_host_decoder_top/u_uart_top/u_Convert_32to8/counter[2]_i_1__0_n_0                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                 |                2 |              3 |         1.50 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                                                                                | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/rstn_sys_int1_i_1_n_0                                                                                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                                                                                        | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                2 |              3 |         1.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_reg[0]_0                                                                                                                                                                     | u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                   |                1 |              3 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                           |                1 |              3 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                 |                2 |              3 |         1.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]_0                                                                                                                                                                                     | u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                         | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                            |                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_200mhz                                   | u_interface_top/u_mig/u_mig_dram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                                                                   | u_interface_top/u_mig/u_mig_dram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                                                                                | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                          | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                         | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                     | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                            |                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                              | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                              | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                     | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                          | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                           | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                                               |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                             | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                             | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                                                                     | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                                                                           | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                              | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                                                                                    | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                          | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                                                                      | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                                                             |                1 |              4 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                                                                        | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                                                             |                2 |              4 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                            |                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                              | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                                                                               | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                                                                             | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                                                                              | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                                                                  | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                          | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                           | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                                               |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/sel                                                                                                                                                                                                                                                                                          | u_compute_top/u_fc_top/u_fc_apb/SR[0]                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                                                                            | u_interface_top/u_mig/u_mig_dram_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                                                                | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                                                                          | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                           | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                                               |                2 |              4 |         2.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                                                                         | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                     | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/gen_arbiter.s_ready_i[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                         | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                          | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                              | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                    |                2 |              4 |         2.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                                                                            | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/state                                                                                                                                                                                                                                                                                    | u_compute_top/u_conv_top/u_conv_apb/RSTN_reg_1                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                                                                             | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                                     |                2 |              4 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                              | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                             | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                              | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                                                                     | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                                                                         | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                              | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                                                                            | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                             | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                                                                    | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/cnt_9                                                                                                                                                                                                                                                                                    | u_compute_top/u_conv_top/u_conv_apb/RSTN_reg_1                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/bbstub_m_apb_paddr[2][0]                                                                                                                                                                                                                                                                        | u_interface_top/rstn_int2_reg_6                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                           | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SS[0]                                                                                                            |                2 |              4 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                           | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SS[0]                                                                                                            |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                           | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SS[0]                                                                                                            |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                           | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SS[0]                                                                                                            |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/grant_hot                                                                                                                                                                          | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/gen_arbiter.grant_hot[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/AR[0]                                                                                                                                                                              |                1 |              4 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/max_idx                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                       | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SS[0]                                                                                                            |                2 |              4 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/any_grant                                                                                                                                                                          | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.grant_hot[3]_i_1__0_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_host_decoder_top/u_uart_top/u_transmitter/bitcounter[3]_i_2_n_0                                                                                                                                                                                                                                               | u_interface_top/u_host_decoder_top/u_uart_top/u_transmitter/bitcounter[3]_i_1_n_0                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_host_decoder_top/u_uart_top/u_receiver/bit_counter                                                                                                                                                                                                                                                            | u_interface_top/u_host_decoder_top/u_uart_top/u_receiver/bit_counter[3]_i_1_n_0                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                              | u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                               |                1 |              4 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                                                     |                2 |              4 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                          | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                              | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                             | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                              | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                              | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                             | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                              | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_200mhz                                   |                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/state                                                                                                                                                                                                                                                                                        | u_compute_top/u_fc_top/u_fc_apb/SR[0]                                                                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                                                                               | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                                                                                                       |                2 |              5 |         2.50 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/I121[0]                                                                                                                                                                                                         | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                                  | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                                  | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                3 |              5 |         1.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/dm_prev_frame_number0                                                                                                                                                                                                                               | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                                                                                      | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1_n_0                                                                                                                                                       |                2 |              5 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                3 |              5 |         1.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                                                                                    | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0[0]                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                                                                                      | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1_n_0                                                                                                                                                       |                2 |              5 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/dm_prev_frame_number0                                                                                                                                                                                                                               | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                                                                                                                                                |                3 |              5 |         1.67 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                                                                       | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                     |                2 |              5 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                                                                   | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/mi_register_slice_inst/r_pipe/FSM_onehot_state[3]_i_1_n_0                                                                                                                                | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/mi_register_slice_inst/reset                                                                                                                                              |                1 |              5 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                                               |                1 |              5 |         5.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                                                                     |                1 |              5 |         5.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                                                                         | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                                                                          |                1 |              5 |         5.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/FSM_onehot_state[3]_i_1__6_n_0                                                                                                                             | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset                                                                                                                                              |                2 |              5 |         2.50 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                                                                         | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                                                                          |                2 |              5 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                                                                   | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                                                                        | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/addr[6]_i_1_n_0                                                                                                                                                                                                                                                                          | u_compute_top/u_pool_top/u_pool_apb/RSTN_reg_2                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                                                                         | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                                                                          |                1 |              5 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                                                                   | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                                                                         | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                                                                          |                1 |              5 |         5.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                                                                         | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                                                                          |                1 |              5 |         5.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                                                                         | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                                                                          |                1 |              5 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                                                                                      | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1_n_0                                                                                                                                                       |                2 |              5 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/dm_prev_frame_number0                                                                                                                                                                                                                               | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                                                                         | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                                                                          |                1 |              5 |         5.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                                                                     |                2 |              5 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/w_pipe/FSM_onehot_state[3]_i_1__7_n_0                                                                                                                             | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset                                                                                                                                              |                2 |              5 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                                               |                1 |              5 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/cnt_18[4]_i_1_n_0                                                                                                                                                                                                                                                                        | u_compute_top/u_conv_top/u_conv_apb/RSTN_reg_1                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/mi_register_slice_inst/r_pipe/FSM_onehot_state[3]_i_1__0_n_0                                                                                                                             | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/mi_register_slice_inst/reset                                                                                                                                              |                2 |              5 |         2.50 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                                                                               | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                        |                5 |              5 |         1.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                                                                    | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                                     |                1 |              5 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                                                                      |                1 |              5 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                                               |                1 |              5 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                                                                                    | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0[0]                                                                                                                                                                                     |                4 |              5 |         1.25 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                                                                | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                                                                                    | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0[0]                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                2 |              5 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                                  | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                                                                              | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                                                                          |                1 |              5 |         5.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                                                                   | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                                                                   |                2 |              5 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                3 |              5 |         1.67 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                                                                              |                2 |              5 |         2.50 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                                                                             | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                                                                                                                                            |                3 |              5 |         1.67 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                                    | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                                    | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe1/p7_reg[2]_i_1__0_n_0                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe1/p7_reg[7]_i_1__0_n_0                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe1/p7_reg[4]_i_1__0_n_0                                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe1/p7_reg[1]_i_1__0_n_0                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe1/p7_reg[5]_i_1__0_n_0                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe1/p7_reg[6]_i_1__0_n_0                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe1/pe_1_en_reg_6                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe1/pe_1_en_reg_5                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe1/pe_1_en_reg_4                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe1/pe_1_en_reg_3                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe2/pe_1_en_reg_2                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe2/pe_1_en_reg_0                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe2/pe_1_en_reg_5                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe2/pe_1_en_reg_3                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe2/pe_1_en_reg_1                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe2/pe_1_en_reg                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe2/pe_1_en_reg_6                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe2/pe_1_en_reg_4                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                                                                 |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/cnt_row[5]_i_1_n_0                                                                                                                                                                                                                                                                       | u_compute_top/u_conv_top/u_conv_apb/RSTN_reg_1                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/cnt_height[5]_i_1_n_0                                                                                                                                                                                                                                                                    | u_compute_top/u_conv_top/u_conv_apb/RSTN_reg_1                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe3/pe_1_en_reg_4                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/pe_en                                                                                                                                                                                                                                                                                    | u_compute_top/u_conv_top/u_conv_module/pe1/p7_reg[0]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/pe_en                                                                                                                                                                                                                                                                                    | u_compute_top/u_conv_top/u_conv_module/pe1/p7_reg[3]_i_1_n_0                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/pe_en                                                                                                                                                                                                                                                                                    | u_compute_top/u_conv_top/u_conv_module/pe1/p7_reg[1]_i_1_n_0                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/pe_en                                                                                                                                                                                                                                                                                    | u_compute_top/u_conv_top/u_conv_module/pe1/p7_reg[4]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/pe_en                                                                                                                                                                                                                                                                                    | u_compute_top/u_conv_top/u_conv_module/pe1/p7_reg[2]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/pe_en                                                                                                                                                                                                                                                                                    | u_compute_top/u_conv_top/u_conv_module/pe1/p7_reg[5]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/pe_en                                                                                                                                                                                                                                                                                    | u_compute_top/u_conv_top/u_conv_module/pe1/p7_reg[6]_i_1_n_0                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                               | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/ARESET                                                                                                                                                                    |                3 |              6 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/E[0]                                                                                                                                                                                                                                                                                     | u_compute_top/u_conv_top/u_conv_apb/RSTN_reg_1                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                             | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/ARESET                                                                                                                                                                    |                3 |              6 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                             | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/ARESET                                                                                                                                                                    |                3 |              6 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/rstn_int2_reg_1[0]                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/rstn_int2_reg_3[0]                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                               | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/ARESET                                                                                                                                                                    |                3 |              6 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                   | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                   | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                    |                                                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                                                                                          | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0[0]                                                                                                                                                                                                    | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/repeat_frame_nmbr1                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                   | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                   | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                   | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                   | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                                                                                  | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                                                                                           |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0[0]                                                                                                                                                                                                    | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/repeat_frame_nmbr1                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0[0]                                                                                                                                                                                                    | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/repeat_frame_nmbr1                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                                                                          | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                                                             | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                                                                                | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                                                             | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                                                             | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                                                             | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                                                                            | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                                                                        | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                                                                               |                2 |              6 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                                                                                    | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                           |                3 |              6 |         2.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                                                                                | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                                                                                   |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                                                                           |                5 |              6 |         1.20 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                                                                                           | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                                                                       | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                                                                  | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                                                                            | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                        |                4 |              6 |         1.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/pe_en                                                                                                                                                                                                                                                                                    | u_compute_top/u_conv_top/u_conv_module/pe1/p7_reg[7]_i_1_n_0                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                                                                   | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                                                                           | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                                                                        | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                                                                  | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                  |                4 |              6 |         1.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/idx_16[5]_i_1_n_0                                                                                                                                                                                                                                                                        | u_compute_top/u_pool_top/u_pool_apb/RSTN_reg_2                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                                                                   | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                                                                    |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe3/pe_1_en_reg_5                                                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe3/pe_1_en_reg_6                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe3/pe_1_en_reg_2                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe3/pe_1_en_reg                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe3/pe_1_en_reg_1                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe3/pe_1_en_reg_3                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe3/pe_1_en_reg_0                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe1/p7_reg[0]_i_1__0_n_0                                                                                                                                                                                                                                                      |                4 |              6 |         1.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe1/p7_reg[3]_i_1__0_n_0                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                                                                    | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe1/pe_1_en_reg                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe1/pe_1_en_reg_0                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe1/pe_1_en_reg_1                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe1/pe_1_en_reg_2                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                                                           | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                           |                2 |              7 |         3.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_compute_top/u_pool_top/u_pool_apb/RSTN_reg_2                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/tdata[14]_i_1_n_0                                                                                                                                                                                                                                                                        | u_compute_top/u_conv_top/u_conv_apb/RSTN_reg_1                                                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/tdata[22]_i_1_n_0                                                                                                                                                                                                                                                                        | u_compute_top/u_conv_top/u_conv_apb/RSTN_reg_1                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/grant_hot                                                                                                                                                                          | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/reset                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg[0]                                                            | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/tdata[30]_i_1_n_0                                                                                                                                                                                                                                                                        | u_compute_top/u_conv_top/u_conv_apb/RSTN_reg_1                                                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/tdata[6]_i_1_n_0                                                                                                                                                                                                                                                                         | u_compute_top/u_conv_top/u_conv_apb/RSTN_reg_1                                                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/b_addr[6]_i_1_n_0                                                                                                                                                                                                                                                                        | u_compute_top/u_conv_top/u_conv_apb/RSTN_reg_1                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/p_6_in                                                                                                                                                           | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/ARESET                                                                                                                                                                    |                2 |              7 |         3.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_2                                                                                           | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/ARESET                                                                                                                                                                    |                2 |              7 |         3.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg[0]                                                            | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                                                           | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                           |                2 |              7 |         3.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg[0]                                                            | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                                                           | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                           |                2 |              7 |         3.50 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                                                               |                3 |              7 |         2.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/any_grant                                                                                                                                                                          | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/reset                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                            | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                                                                                     | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                                                                                | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                     |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                            | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/AR[0]                                                                                                                                                                              |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                     | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                6 |              8 |         1.33 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                     |                2 |              8 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                     |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                                               |                2 |              8 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                                                                                | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                     |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                     | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                     | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                                                                                     | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                    | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                     | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                                                                         | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19][0]                                                                               |                1 |              8 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                         | u_interface_top/u_axi_vdma0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_host_decoder_top/u_uart_top/u_Convert_32to8/data_temp[23]_i_1_n_0                                                                                                                                                                                                                                             | u_interface_top/u_host_decoder_top/u_uart_top/u_Convert_32to8/data_temp[7]_i_1_n_0                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                                                         | u_interface_top/u_axi_vdma0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                                                                                | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                                     |                2 |              8 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                                    | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                                     |                2 |              8 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                                                                            | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/cnt_ch                                                                                                                                                                                                                                                                                   | u_compute_top/u_conv_top/u_conv_apb/RSTN_reg_1                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                            | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/pe_en                                                                                                                                                                                                                                                                                    | u_compute_top/u_conv_top/u_conv_module/pe1/p1_reg[7]_i_1_n_0                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                               | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                        |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                               | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                                                       |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                         | u_interface_top/u_axi_vdma1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                                                                         | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19][0]                                                                               |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                                               |                2 |              8 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                    | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                                                         | u_interface_top/u_axi_vdma1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                                    | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                     |                2 |              8 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                                                                   | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                     |                2 |              8 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/s_axi_arvalid_0[0]                                                                                                                                                                                                             | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                                                                                  | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/bias[7]_i_1_n_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                     | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                                               |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                     | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                        | u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                                                                                     | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe2/p8_reg[7]_i_1__1_n_0                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/pe_en                                                                                                                                                                                                                                                                                    | u_compute_top/u_conv_top/u_conv_module/pe1/p8_reg[7]_i_1_n_0                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe2/p1_reg[7]_i_1__1_n_0                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe1/p8_reg[7]_i_1__0_n_0                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe1/p1_reg[7]_i_1__0_n_0                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_host_decoder_top/u_uart_top/u_FIFO_buffer_64bit/F1/FIFO                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_host_decoder_top/u_uart_top/u_FIFO_buffer_64bit/F1/FIFO[7][7]_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_host_decoder_top/u_uart_top/u_FIFO_buffer_64bit/F1/FIFO[2][7]_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                                                                                  | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                                                                         | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19][0]                                                                               |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_host_decoder_top/u_uart_top/u_FIFO_buffer_64bit/F1/FIFO[1][7]_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_host_decoder_top/u_uart_top/u_FIFO_buffer_64bit/F1/FIFO[4][7]_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                    | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_host_decoder_top/u_uart_top/u_FIFO_buffer_64bit/F1/FIFO[6][7]_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_host_decoder_top/u_uart_top/u_FIFO_buffer_64bit/F1/FIFO[3][7]_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                               | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                        |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                               | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                                                       |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/tdata[15]_i_1__0_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_host_decoder_top/u_uart_top/u_FIFO_buffer_64bit/F1/FIFO[5][7]_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                                                         | u_interface_top/u_axi_vdma2/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                         | u_interface_top/u_axi_vdma2/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe3/p8_reg[7]_i_1__2_n_0                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe3/p1_reg[7]_i_1__2_n_0                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe4/p8_reg[7]_i_1__3_n_0                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                | u_compute_top/u_fc_top/u_fc_module/pe4/p1_reg[7]_i_1__3_n_0                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/tdata[7]_i_1__0_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                                                                                  | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                               | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                        |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                               | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                                                       |                2 |              8 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/tdata[31]_i_1__0_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/s_axi_awvalid_0[0]                                                                                                                                                                                                             | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/tdata[23]_i_1__0_n_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/max                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/max_value[7]_i_1_n_0                                                                                                                                                                                                                                                                         | u_compute_top/u_fc_top/u_fc_apb/SR[0]                                                                                                                                                                                                                                                                            |                6 |              8 |         1.33 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                                                                               | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg[0]                                                                                                                                                          |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/rstn_int2_reg_0[0]                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/inch_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                                      | u_compute_top/u_conv_top/u_conv_apb/RSTN_reg_1                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/rstn_int2_reg_2[0]                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/rstn_int2_reg[0]                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/p_6_in                                                                                                                                                           | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/ARESET                                                                                                                                                                    |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/cnt_output[8]_i_1_n_0                                                                                                                                                                                                                                                                    | u_compute_top/u_conv_top/u_conv_apb/RSTN_reg_1                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                    |                                                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                                                          |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                                                                            | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                                       |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_1[0]                                                              | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                                                                                |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_0[0]                                                              | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                                                |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                                                |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                                                |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                 | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                            |                                                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                         | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                 | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                           | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                            |                                                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                           |                                                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                    |                                                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                         | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                    |                                                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg[0]                                                                                                                                                          |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                                                          |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_1[0]                                                              | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                                                                                |                4 |              9 |         2.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                     | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_0[0]                                                              | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                                                |                3 |              9 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                                                                        | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                                                          |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_host_decoder_top/u_uart_top/u_FIFO_buffer_64bit/EN_reg_n_0                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                                                            | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                                       |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                                                            | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                                       |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                                                                            | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                                       |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                                                                            | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                                       |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                                                                            | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                                       |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                                                                            | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                                       |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                                                                            | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                                       |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                                                                            | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                                       |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                                                |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                                                |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg[0]                                                                                                                                                          |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                 | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                 | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                           | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                           |                                                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                                                |                3 |              9 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                                                                            | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                                       |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                                                                            | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                                       |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                                                |                4 |              9 |         2.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                           |                                                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                                                            | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                                       |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_0[0]                                                              | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                                                |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_1[0]                                                              | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                                                                                |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                           | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                3 |              9 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                                                                            | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                 | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                3 |              9 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                                                                                                   | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                                                                                   | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                 | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                2 |              9 |         4.50 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/feat_size                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_2                                                                                           | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/ARESET                                                                                                                                                                    |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/outch_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                                     | u_compute_top/u_conv_top/u_conv_apb/RSTN_reg_1                                                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                     | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                         | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                            |                                                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                     | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                                                              | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                                         |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                                                              | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                                         |                3 |             10 |         3.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                                                              | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                                         |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                                     | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                                     |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_2[0]                                                                                                                                  | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_fwft.empty_fwft_i_reg[0]                                                                                                                              |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                                                                                  | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                                                                                             |                3 |             10 |         3.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                                                                                  | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                                                               |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                                                              | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                                         |                3 |             10 |         3.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                                                              | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                                         |                3 |             10 |         3.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                                                              | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                                         |                4 |             10 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                          | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                                                  |                3 |             10 |         3.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                          | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                                                  |                3 |             10 |         3.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                          | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                                                  |                3 |             10 |         3.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/SR[0]                                                                           |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[3][0]                                                          | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                     |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[1][0]                                                          | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1[0]                                   |                3 |             10 |         3.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[0][0]                                                          | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                   |                3 |             10 |         3.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                                                              |                                                                                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                    | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                                                              | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                                         |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                                                              | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                                         |                3 |             10 |         3.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                                                              | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                                         |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                                     | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                                     |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_2[0]                                                                                                                                  | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_fwft.empty_fwft_i_reg[0]                                                                                                                              |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                                                                                  | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                                                               |                3 |             10 |         3.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                                                                                  | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                                                                                             |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                          | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                                                  |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                          | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                                                  |                3 |             10 |         3.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                          | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                                                  |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/SR[0]                                                                           |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[1][0]                                                          | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1[0]                                   |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[0][0]                                                          | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                   |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[3][0]                                                          | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                     |                3 |             10 |         3.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                                                              |                                                                                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                                     | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                                     |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_2[0]                                                                                                                                  | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_fwft.empty_fwft_i_reg[0]                                                                                                                              |                3 |             10 |         3.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                                                                                  | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                                                                                             |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                                                                                  | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                                                               |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                          | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                                                  |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                          | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                                                  |                3 |             10 |         3.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                          | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                                                  |                4 |             10 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[0][0]                                                          | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                   |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[3][0]                                                          | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                     |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/SR[0]                                                                           |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_strb_reg_out_reg[1][0]                                                          | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1[0]                                   |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                                                              |                                                                                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                4 |             10 |         2.50 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/async_conv_reset_n                                                                                                                                                                 |                5 |             10 |         2.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |         3.33 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                    | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |         3.33 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                                                                  | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                5 |             10 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                            |                4 |             10 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                            |                5 |             10 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                5 |             10 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                            |                5 |             10 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                4 |             10 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/async_conv_reset_n                                                                                                                                                                 |                5 |             10 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/b_addr                                                                                                                                                                                                                                                                                       | u_compute_top/u_fc_top/u_fc_apb/SR[0]                                                                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/receive_cnt[9]_i_1_n_0                                                                                                                                                                                                                                                                       | u_compute_top/u_fc_top/u_fc_apb/SR[0]                                                                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/w2_addr                                                                                                                                                                                                                                                                                      | u_compute_top/u_fc_top/u_fc_apb/SR[0]                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/w1_addr                                                                                                                                                                                                                                                                                      | u_compute_top/u_fc_top/u_fc_apb/SR[0]                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/w3_addr                                                                                                                                                                                                                                                                                      | u_compute_top/u_fc_top/u_fc_apb/SR[0]                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/r_addr                                                                                                                                                                                                                                                                                   | u_compute_top/u_conv_top/u_conv_apb/RSTN_reg_1                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_host_decoder_top/u_uart_top/u_transmitter/rightshiftreg                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/f_addr                                                                                                                                                                                                                                                                                       | u_compute_top/u_fc_top/u_fc_apb/SR[0]                                                                                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                                                                      | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                       |                5 |             11 |         2.20 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/state_reg[2]_1                                                                                                                                                                                                                                                                               | u_compute_top/u_fc_top/u_fc_apb/SR[0]                                                                                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/bbstub_m_apb_penable[0]                                                                                                                                                                                                                                                                         | u_interface_top/rstn_int2_reg_6                                                                                                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_apb/RSTN_reg_1[0]                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/w4_addr                                                                                                                                                                                                                                                                                      | u_compute_top/u_fc_top/u_fc_apb/SR[0]                                                                                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                                                       |                2 |             11 |         5.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                                                       |                2 |             11 |         5.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                                                       |                2 |             11 |         5.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                        |                5 |             11 |         2.20 |
|  u_interface_top/u_clk_gen/inst/clk_200mhz                                   | u_interface_top/u_mig/u_mig_dram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                                                                       | u_interface_top/u_mig/u_mig_dram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                            | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                    |                5 |             12 |         2.40 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                  |               12 |             12 |         1.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                            | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_200mhz                                   | u_interface_top/u_mig/u_mig_dram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                                                                           | u_interface_top/u_mig/u_mig_dram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                                                 |                6 |             12 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                            | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                    |                5 |             12 |         2.40 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/w_addr                                                                                                                                                                                                                                                                                   | u_compute_top/u_conv_top/u_conv_apb/RSTN_reg_1                                                                                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                                                             | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                                                                           | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                                                                                    | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/cnt_receive[0]_i_1_n_0                                                                                                                                                                                                                                                                   | u_compute_top/u_pool_top/u_pool_apb/RSTN_reg_2                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                                                            | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/f_addr                                                                                                                                                                                                                                                                                   | u_compute_top/u_conv_top/u_conv_apb/RSTN_reg_1                                                                                                                                                                                                                                                                   |                7 |             12 |         1.71 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                                      | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                                                                |                3 |             13 |         4.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                                      | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                                                                |                4 |             13 |         3.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                                                                              | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_to_apb_m5/U0/AXILITE_SLAVE_IF_MODULE/cntr_rst0                                                                                                                                                                                                                             |                5 |             13 |         2.60 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_to_apb_m3/U0/AXILITE_SLAVE_IF_MODULE/cntr_rst0                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                    |                5 |             13 |         2.60 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_to_apb_m4/U0/AXILITE_SLAVE_IF_MODULE/cntr_rst0                                                                                                                                                                                                                             |                6 |             13 |         2.17 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                                                                          | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                                     |                4 |             13 |         3.25 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                                                                             | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                                                     |                3 |             13 |         4.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                    |                4 |             13 |         3.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                |                5 |             13 |         2.60 |
|  u_interface_top/u_clk_gen/inst/clk_200mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1__0_n_0                                                                                                                                                                                                                       | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                2 |             13 |         6.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                                      | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                                                                |                4 |             13 |         3.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                    |                4 |             13 |         3.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1__0_n_0                                                                                                                                                                                                                       | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                2 |             13 |         6.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                |                8 |             13 |         1.62 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                                                                              | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                |                5 |             13 |         2.60 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                2 |             13 |         6.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                                                                              | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1__0_n_0                                                                                                                                                                                                                       | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_to_apb_m3/U0/AXILITE_SLAVE_IF_MODULE/address_i[31]_i_1_n_0                                                                                                                                                                                                                                | u_interface_top/u_axi_subsystem/u_axi_to_apb_m3/U0/AXILITE_SLAVE_IF_MODULE/cntr_rst0                                                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_to_apb_m5/U0/AXILITE_SLAVE_IF_MODULE/address_i[31]_i_1_n_0                                                                                                                                                                                                                                | u_interface_top/u_axi_subsystem/u_axi_to_apb_m5/U0/AXILITE_SLAVE_IF_MODULE/cntr_rst0                                                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I/E[0]                                                                                                                                                                                                     | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3[0]                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I/E[0]                                                                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out[0]                                                                                                                                                                         |                6 |             14 |         2.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_host_decoder_top/u_uart_top/u_transmitter/counter[0]_i_1__1_n_0                                                                                                                                                                                                                                |                4 |             14 |         3.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                3 |             14 |         4.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                             | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                6 |             14 |         2.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I/E[0]                                                                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out[0]                                                                                                                                                                         |                5 |             14 |         2.80 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I/E[0]                                                                                                                                                                                                     | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3[0]                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                                                                                        |               11 |             14 |         1.27 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                                                                                                         |                6 |             14 |         2.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                             | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                5 |             14 |         2.80 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                5 |             14 |         2.80 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I/E[0]                                                                                                                                                                                                     | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3[0]                                                                                                                                                                                         |                6 |             14 |         2.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.FSYNC_OUT_CDC_I/E[0]                                                                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out[0]                                                                                                                                                                         |                5 |             14 |         2.80 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                4 |             14 |         3.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                             | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                5 |             14 |         2.80 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |                4 |             14 |         3.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_to_apb_m4/U0/AXILITE_SLAVE_IF_MODULE/address_i[31]_i_1_n_0                                                                                                                                                                                                                                | u_interface_top/u_axi_subsystem/u_axi_to_apb_m4/U0/AXILITE_SLAVE_IF_MODULE/cntr_rst0                                                                                                                                                                                                                             |                2 |             14 |         7.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                          | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                            |                5 |             15 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                          | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                            |                5 |             15 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                           | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                            |                5 |             15 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                           | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                            |                4 |             15 |         3.75 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                3 |             15 |         5.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                3 |             15 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/flen                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                  |                9 |             15 |         1.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                4 |             15 |         3.75 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_to_apb_m4/U0/AXILITE_SLAVE_IF_MODULE/E[0]                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_to_apb_m4/U0/AXILITE_SLAVE_IF_MODULE/cntr_rst0                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                           | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                            |                4 |             15 |         3.75 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                3 |             15 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                          | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                            |                6 |             15 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_to_apb_m3/U0/AXILITE_SLAVE_IF_MODULE/E[0]                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_to_apb_m3/U0/AXILITE_SLAVE_IF_MODULE/cntr_rst0                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                3 |             15 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_to_apb_m5/U0/AXILITE_SLAVE_IF_MODULE/E[0]                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_to_apb_m5/U0/AXILITE_SLAVE_IF_MODULE/cntr_rst0                                                                                                                                                                                                                             |                6 |             15 |         2.50 |
|  u_interface_top/u_clk_gen/inst/clk_200mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                                                                                        |                2 |             15 |         7.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                     | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                      |                4 |             16 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                                               | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                      |                4 |             16 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                     | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                      |                4 |             16 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                                               | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                      |                4 |             16 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                               | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                     | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                      |                4 |             16 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                  | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                     | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                      |                4 |             16 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                                                                     |                3 |             16 |         5.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/input_b                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                  | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                               | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                               | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                                               | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                      |                4 |             16 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                     | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                      |                4 |             16 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                     | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                      |                4 |             16 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                  | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                                                                                | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/cnt_width[5]_i_1_n_0                                                                                                                                                                                                                                                                     | u_compute_top/u_conv_top/u_conv_apb/RSTN_reg_1                                                                                                                                                                                                                                                                   |                5 |             17 |         3.40 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                                                         | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                        |                6 |             17 |         2.83 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                3 |             18 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                    |                4 |             18 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                    |                3 |             18 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                4 |             18 |         4.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                                                 |                                                                                                                                                                                                                                                                                                                  |                3 |             19 |         6.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                                                 |                                                                                                                                                                                                                                                                                                                  |                3 |             19 |         6.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_compute_top/u_fc_top/u_fc_apb/SR[0]                                                                                                                                                                                                                                                                            |               14 |             19 |         1.36 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                                                 |                                                                                                                                                                                                                                                                                                                  |                3 |             19 |         6.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                           |                                                                                                                                                                                                                                                                                                                  |                3 |             20 |         6.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst2/lopt_1                                                                                           |                                                                                                                                                                                                                                                                                                                  |                6 |             20 |         3.33 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                                                                           | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                                                                                      |                5 |             20 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                                                                                           |               15 |             20 |         1.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst2/lopt_1                                                                                             |                                                                                                                                                                                                                                                                                                                  |                5 |             20 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                           |                                                                                                                                                                                                                                                                                                                  |                3 |             20 |         6.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                           |                                                                                                                                                                                                                                                                                                                  |                3 |             20 |         6.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                5 |             21 |         4.20 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                8 |             21 |         2.62 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                                                        |                9 |             21 |         2.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                6 |             21 |         3.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/flen                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                  |                9 |             22 |         2.44 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                    | u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |                7 |             22 |         3.14 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4[0]                                                                                                                                                                                         |                8 |             22 |         2.75 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4[0]                                                                                                                                                                                         |                6 |             22 |         3.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4[0]                                                                                                                                                                                         |                6 |             22 |         3.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                              | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                                               |                4 |             22 |         5.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                                      | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                                       |                5 |             22 |         4.40 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                    |                                                                                                                                                                                                                                                                                                                  |                4 |             22 |         5.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                                                                         | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                7 |             22 |         3.14 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                                                                         | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |               11 |             22 |         2.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                                      | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                                       |                5 |             22 |         4.40 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/bias_add_result1                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                  |                5 |             22 |         4.40 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                              | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                                               |                4 |             22 |         5.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                                                                                         | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                6 |             22 |         3.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                    |                                                                                                                                                                                                                                                                                                                  |                4 |             22 |         5.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/bias_add_result3                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                  |                4 |             22 |         5.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/bias_add_result4                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                  |                4 |             22 |         5.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/bias_add_result2                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                  |                6 |             22 |         3.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                              | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                                               |                5 |             22 |         4.40 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                                      | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                                       |                4 |             22 |         5.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                    |                                                                                                                                                                                                                                                                                                                  |                4 |             22 |         5.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2[0]                                                                                                                                                                                         |                7 |             23 |         3.29 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2[0]                                                                                                                                                                                         |                6 |             23 |         3.83 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_compute_top/u_conv_top/u_conv_apb/RSTN_reg_1                                                                                                                                                                                                                                                                   |               14 |             23 |         1.64 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2[0]                                                                                                                                                                                         |                7 |             23 |         3.29 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                        |                                                                                                                                                                                                                                                                                                                  |                4 |             23 |         5.75 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                        |                                                                                                                                                                                                                                                                                                                  |                4 |             23 |         5.75 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                        |                                                                                                                                                                                                                                                                                                                  |                4 |             23 |         5.75 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                                                                                        |               16 |             24 |         1.50 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                                                                                                       |                9 |             24 |         2.67 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                                                                            | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                                                                                        |                8 |             24 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                               | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                    |                6 |             24 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_host_decoder_top/u_uart_top/u_Convert_32to8/data_temp[23]_i_1_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                  |                4 |             24 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                               | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                    |                7 |             24 |         3.43 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                               | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                    |                6 |             24 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                                                                                          | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |               13 |             24 |         1.85 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                                                                                            |               12 |             25 |         2.08 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |                8 |             26 |         3.25 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                                    | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                             |                8 |             26 |         3.25 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                  |                6 |             27 |         4.50 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                  |                8 |             27 |         3.38 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                  |                8 |             27 |         3.38 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                  |                9 |             27 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/partial_result[31]_i_1_n_0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                  |               19 |             28 |         1.47 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/m_axis_tdata[30]_i_1_n_0                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                  |                6 |             28 |         4.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_host_decoder_top/u_host_decoder/re_reg_0[0]                                                                                                                                                                                                                                                                   | u_interface_top/u_host_decoder_top/u_host_decoder/SR[0]                                                                                                                                                                                                                                                          |                9 |             28 |         3.11 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                | u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                  |                5 |             29 |         5.80 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |                5 |             29 |         5.80 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |               10 |             29 |         2.90 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                | u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                  |                6 |             29 |         4.83 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_result                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                  |               11 |             30 |         2.73 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                  |               13 |             31 |         2.38 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_host_decoder_top/u_uart_top/u_transmit_debouncing/count[0]_i_1_n_0                                                                                                                                                                                                                                            | u_interface_top/u_host_decoder_top/u_uart_top/u_Convert_32to8/s_empty                                                                                                                                                                                                                                            |                8 |             31 |         3.88 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                                                                                        |               16 |             31 |         1.94 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_host_decoder_top/u_uart_top/u_receive_debouncing/count_r[0]_i_1_n_0                                                                                                                                                                                                                                           | u_interface_top/u_host_decoder_top/u_uart_top/u_receiver/r_done                                                                                                                                                                                                                                                  |                8 |             31 |         3.88 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_host_decoder_top/u_uart_top/u_receiver/counter[30]_i_1_n_0                                                                                                                                                                                                                                     |                8 |             31 |         3.88 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/feat[12][7]_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_to_apb_m3/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_1_n_0                                                                                                                                                                                                                              | u_interface_top/u_axi_subsystem/u_axi_to_apb_m3/U0/AXILITE_SLAVE_IF_MODULE/cntr_rst0                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_to_apb_m3/U0/AXILITE_SLAVE_IF_MODULE/DATA_PHASE_WDT.data_timeout_reg_0[0]                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_to_apb_m3/U0/AXILITE_SLAVE_IF_MODULE/cntr_rst0                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                                               | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/feat[32][7]_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/feat[52][7]_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_to_apb_m4/U0/AXILITE_SLAVE_IF_MODULE/DATA_PHASE_WDT.data_timeout_reg_0[0]                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_to_apb_m4/U0/AXILITE_SLAVE_IF_MODULE/cntr_rst0                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/weight_36[31]_i_2_n_0                                                                                                                                                                                                                                                                    | u_compute_top/u_conv_top/u_conv_module/weight_36[31]_i_1_n_0                                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_apb/conv_start_reg[0]_1                                                                                                                                                                                                                                                                         | u_interface_top/rstn_int2_reg_6                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                                               | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/feat[16][7]_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/feat[20][7]_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                                               | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/feat[0][7]_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_apb/fc_start_reg_0                                                                                                                                                                                                                                                                                  | u_interface_top/rstn_int2_reg_6                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/feat[56][7]_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                                                                                                      |               11 |             32 |         2.91 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/feat[8][7]_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/feat[24][7]_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/feat[60][7]_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                          | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/feat[36][7]_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_splitter/E[0]                                                                                                                                                                                                                                                                             | u_interface_top/u_host_decoder_top/u_axi_m_interface/read_data[31]_i_1_n_0                                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                   |                                                                                                                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/feat_3[1][223]_i_1_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                  |               22 |             32 |         1.45 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_to_apb_m4/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_1_n_0                                                                                                                                                                                                                              | u_interface_top/u_axi_subsystem/u_axi_to_apb_m4/U0/AXILITE_SLAVE_IF_MODULE/cntr_rst0                                                                                                                                                                                                                             |               13 |             32 |         2.46 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                               | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                                |               10 |             32 |         3.20 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                          | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                               | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                                |                7 |             32 |         4.57 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                4 |             32 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg[0]                                                            |                                                                                                                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg[0]                                                            |                                                                                                                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                               | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                                |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/feat[4][7]_i_1_n_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/feat[48][7]_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/feat_3[2][223]_i_1_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                  |               15 |             32 |         2.13 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/feat[44][7]_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                          | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/bias                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/E[0]                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                   |                                                                                                                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/feat_temp[31]_i_2_n_0                                                                                                                                                                                                                                                                    | u_compute_top/u_conv_top/u_conv_module/feat_temp[31]_i_1_n_0                                                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/m_axis_tdata[31]_i_1__0_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/feat[28][7]_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg[0]                                                            |                                                                                                                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_pool_top/u_pool_module/feat[40][7]_i_1_n_0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_to_apb_m5/U0/AXILITE_SLAVE_IF_MODULE/DATA_PHASE_WDT.data_timeout_reg_0[0]                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_to_apb_m5/U0/AXILITE_SLAVE_IF_MODULE/cntr_rst0                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/tdata                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                   |                                                                                                                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_fifo_ainit_nosync                                                                                                                                                                          |                6 |             33 |         5.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                                                                            | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_fifo_ainit_nosync                                                                                                                                                                          |               11 |             33 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                           | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                        |               11 |             33 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_fifo_ainit_nosync                                                                                                                                                                          |               10 |             33 |         3.30 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                             | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                    |               11 |             33 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                                                                            | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_fifo_ainit_nosync                                                                                                                                                                          |               11 |             33 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                           | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                        |               11 |             33 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                             | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                    |               12 |             33 |         2.75 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                             |                                                                                                                                                                                                                                                                                                                  |               10 |             33 |         3.30 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                           |                                                                                                                                                                                                                                                                                                                  |                9 |             33 |         3.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_fifo_ainit_nosync                                                                                                                                                                          |                8 |             33 |         4.12 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                  |                8 |             33 |         4.12 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                  |                7 |             33 |         4.71 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                  |                6 |             33 |         5.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                  |                9 |             33 |         3.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                  |                7 |             33 |         4.71 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                             | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                    |               13 |             33 |         2.54 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/E[0]                                                                                                                                                                          | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I/s_axis_fifo_ainit_nosync                                                                                                                                                                  |               11 |             33 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                     | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I/s_axis_fifo_ainit_nosync                                                                                                                                                                  |               11 |             33 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                                                                            | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_fifo_ainit_nosync                                                                                                                                                                          |               11 |             33 |         3.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                                                                                                       |               12 |             34 |         2.83 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                               | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                                               |                6 |             35 |         5.83 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                               | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                                               |                6 |             35 |         5.83 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                               | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                                               |                6 |             35 |         5.83 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.s_ready_i_reg[0]_0[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                  |               10 |             35 |         3.50 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si/gen_arbiter.s_ready_i_reg[0][0]                                                                                                                     |                                                                                                                                                                                                                                                                                                                  |               11 |             35 |         3.18 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                      |               13 |             36 |         2.77 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                      |               11 |             36 |         3.27 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                                   |                9 |             36 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                      |               13 |             36 |         2.77 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                                   |                6 |             36 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                                   |               10 |             36 |         3.60 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/E[0]                                                                                                                                                                          | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I/s_axis_fifo_ainit_nosync                                                                                                                                                                  |               13 |             37 |         2.85 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                     | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I/s_axis_fifo_ainit_nosync                                                                                                                                                                  |               11 |             37 |         3.36 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/E[0]                                                                                                                                                                          | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I/s_axis_fifo_ainit_nosync                                                                                                                                                                  |               11 |             37 |         3.36 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                     | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_NO_FSYNC_LOGIC.GEN_FOR_ASYNC.STRM_WR_HALT_CDC_I/s_axis_fifo_ainit_nosync                                                                                                                                                                  |                8 |             37 |         4.62 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0[0]                                                                                                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |               10 |             38 |         3.80 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                             | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                6 |             38 |         6.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0[0]                                                                                                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |               11 |             38 |         3.45 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0[0]                                                                                                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |               11 |             38 |         3.45 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                             | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                6 |             38 |         6.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                             | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |                6 |             38 |         6.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                |                                                                                                                                                                                                                                                                                                                  |                5 |             39 |         7.80 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                |                                                                                                                                                                                                                                                                                                                  |                5 |             39 |         7.80 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                |                                                                                                                                                                                                                                                                                                                  |                5 |             39 |         7.80 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                     |               11 |             40 |         3.64 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                  |               10 |             40 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |                5 |             40 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |                5 |             40 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                 |               14 |             40 |         2.86 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                     |                8 |             40 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/feat_3[1][263]_i_1_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                  |               24 |             40 |         1.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                 |               15 |             40 |         2.67 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/feat_3[2][263]_i_1_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                  |               19 |             40 |         2.11 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                    |                                                                                                                                                                                                                                                                                                                  |                6 |             40 |         6.67 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                                                                                                  |                7 |             40 |         5.71 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                     |               10 |             40 |         4.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                     |                                                                                                                                                                                                                                                                                                                  |               10 |             40 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |                5 |             40 |         8.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                  |               11 |             40 |         3.64 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                                                                                                  |                9 |             40 |         4.44 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                                                                                        |               17 |             41 |         2.41 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                                | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                     |                6 |             42 |         7.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                                | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                     |                7 |             42 |         6.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/reset                                                                                                                                                                                            |               19 |             42 |         2.21 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                                | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                     |                6 |             42 |         7.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                                                                                     | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                                  |                6 |             43 |         7.17 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                                                                                     | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                                  |                7 |             43 |         6.14 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                                                                                        |               24 |             43 |         1.79 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                                                                                     | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                                  |                6 |             43 |         7.17 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/USE_REGISTER.M_AXI_AVALID_q_reg[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                  |               19 |             43 |         2.26 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/USE_REGISTER.M_AXI_AVALID_q_reg_0[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                  |               11 |             43 |         3.91 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                                                                                        |               16 |             46 |         2.88 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                                                                                                       |               14 |             47 |         3.36 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                                                                                                       |               15 |             47 |         3.13 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/p_1_in                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                  |               16 |             48 |         3.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/p_1_in                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                  |               15 |             48 |         3.20 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |               13 |             48 |         3.69 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |               12 |             48 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |                9 |             48 |         5.33 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                                                                        | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                         |               11 |             48 |         4.36 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |               10 |             48 |         4.80 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                                                                        | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                         |                7 |             48 |         6.86 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                                                                        | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                         |               11 |             48 |         4.36 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                  |               12 |             48 |         4.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                       | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                                                           |                9 |             50 |         5.56 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                  |                7 |             50 |         7.14 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                  |                7 |             50 |         7.14 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                                                                                     | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                                                           |                8 |             50 |         6.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                  |                7 |             50 |         7.14 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/cnt_4[1]_i_1_n_0                                                                                                                                                                                                                                                                             | u_compute_top/u_fc_top/u_fc_apb/SR[0]                                                                                                                                                                                                                                                                            |               17 |             50 |         2.94 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                       | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                                                           |               11 |             50 |         4.55 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                                                                                     | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                                                           |                9 |             50 |         5.56 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                                                                                     | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                                                           |                9 |             50 |         5.56 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                       | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                                                           |               10 |             50 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                  |                7 |             51 |         7.29 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                  |                7 |             51 |         7.29 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                  |                7 |             51 |         7.29 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                |               17 |             53 |         3.12 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                |               16 |             53 |         3.31 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                |               11 |             53 |         4.82 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_host_decoder_top/u_host_decoder/E[0]                                                                                                                                                                                                                                                                          | u_interface_top/u_host_decoder_top/u_host_decoder/SR[0]                                                                                                                                                                                                                                                          |               14 |             60 |         4.29 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/feat_3[2][191]_i_1_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                  |               30 |             64 |         2.13 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/feat_3[1][191]_i_1_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                  |               34 |             64 |         1.88 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                  |               21 |             64 |         3.05 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                  |               17 |             64 |         3.76 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                  |               14 |             64 |         4.57 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                  |               21 |             64 |         3.05 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                  |               17 |             64 |         3.76 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                  |               28 |             64 |         2.29 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                  |               15 |             64 |         4.27 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                  |               15 |             64 |         4.27 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_host_decoder_top/u_uart_top/u_FIFO_buffer_64bit/F1/dataOut[63]_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                  |               13 |             64 |         4.92 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[26].FDRE_inst_0[0]                                                                             | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/ARESET                                                                                                                                                                    |               14 |             64 |         4.57 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                  |               22 |             64 |         2.91 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/s_ready_i_reg_0[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                                                  |               16 |             65 |         4.06 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                  |               16 |             65 |         4.06 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/rstn_int2_reg_6                                                                                                                                                                                                                                                                                  |               27 |             67 |         2.48 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/s_ready_i_reg[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                  |               13 |             71 |         5.46 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]  |                                                                                                                                                                                                                                                                                                                  |               19 |             71 |         3.74 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/load_s1                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                  |               11 |             71 |         6.45 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                  |               16 |             73 |         4.56 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0] |                                                                                                                                                                                                                                                                                                                  |               14 |             73 |         5.21 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/w_pipe/load_s1                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                  |               15 |             73 |         4.87 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |               26 |             77 |         2.96 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |               27 |             77 |         2.85 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |               31 |             77 |         2.48 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                    | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |               16 |             78 |         4.88 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |               24 |             78 |         3.25 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                    | u_interface_top/u_axi_vdma2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |               15 |             78 |         5.20 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                | u_interface_top/u_axi_vdma1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |               23 |             78 |         3.39 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                    | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |               19 |             78 |         4.11 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                | u_interface_top/u_axi_vdma0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                        |               21 |             78 |         3.71 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                                                  |               10 |             80 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                                                                  |               10 |             80 |         8.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                                      |                                                                                                                                                                                                                                                                                                                  |               10 |             80 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |               22 |             83 |         3.77 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |               24 |             83 |         3.46 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |               22 |             83 |         3.77 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |               25 |             88 |         3.52 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_2                                                                                        |                                                                                                                                                                                                                                                                                                                  |               11 |             88 |         8.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                                                                                                    |                                                                                                                                                                                                                                                                                                                  |               11 |             88 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |               23 |             88 |         3.83 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                                          |                                                                                                                                                                                                                                                                                                                  |               11 |             88 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |               26 |             88 |         3.38 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                                                                                                    |                                                                                                                                                                                                                                                                                                                  |               13 |            100 |         7.69 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                                                                                    |                                                                                                                                                                                                                                                                                                                  |               13 |            100 |         7.69 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/feat_3[1][127]_i_1_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                  |               43 |            120 |         2.79 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/feat_3[2][127]_i_2_n_0                                                                                                                                                                                                                                                                   | u_compute_top/u_conv_top/u_conv_module/feat_3[2][127]_i_1_n_0                                                                                                                                                                                                                                                    |               52 |            120 |         2.31 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                  |               34 |            128 |         3.76 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                  |               43 |            128 |         2.98 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                        | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/ARESET                                                                                                                                                                    |               33 |            134 |         4.06 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                                                                                                  |               35 |            135 |         3.86 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                  |               27 |            135 |         5.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                  |               26 |            135 |         5.19 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                     |                                                                                                                                                                                                                                                                                                                  |               34 |            135 |         3.97 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                   | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |               31 |            141 |         4.55 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                       | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |               29 |            141 |         4.86 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                       | u_interface_top/u_axi_vdma0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |               28 |            141 |         5.04 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                   | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |               26 |            141 |         5.42 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                       | u_interface_top/u_axi_vdma2/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                                              |               28 |            141 |         5.04 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_vdma1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                   | u_interface_top/u_axi_vdma1/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                                              |               31 |            141 |         4.55 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                  |               37 |            144 |         3.89 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/feat[71]_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                  |               50 |            144 |         2.88 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                  |               50 |            144 |         2.88 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                                                                                                  |               41 |            144 |         3.51 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                    |                                                                                                                                                                                                                                                                                                                  |               29 |            144 |         4.97 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_host_decoder_top/u_host_decoder/SR[0]                                                                                                                                                                                                                                                          |               36 |            146 |         4.06 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/weight4[39]_i_1_n_0                                                                                                                                                                                                                                                                          | u_compute_top/u_fc_top/u_fc_apb/SR[0]                                                                                                                                                                                                                                                                            |               28 |            160 |         5.71 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[6]_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                  |               22 |            176 |         8.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                                                                  |               23 |            184 |         8.00 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | u_interface_top/u_mig/u_mig_dram_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                  |               24 |            192 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                                                                  |               25 |            200 |         8.00 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/pe_en                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                  |               52 |            224 |         4.31 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/feat_temp[255]_i_1_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                  |               44 |            224 |         5.09 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/ARESET                                                                                                                                                                    |               75 |            231 |         3.08 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/weight_36[287]_i_1_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                  |               55 |            256 |         4.65 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_conv_top/u_conv_module/feat_3                                                                                                                                                                                                                                                                                   | u_compute_top/u_conv_top/u_conv_module/feat_3[0][263]_i_1_n_0                                                                                                                                                                                                                                                    |               99 |            256 |         2.59 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 | u_interface_top/u_axi_subsystem/u_axi_datapath0/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/ARESET                                                                                                                                                                    |              124 |            389 |         3.14 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   | u_compute_top/u_fc_top/u_fc_module/pe_1_en_reg_0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                  |              212 |            917 |         4.33 |
|  u_interface_top/u_mig/u_mig_dram_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                  |              559 |           1943 |         3.48 |
|  u_interface_top/u_clk_gen/inst/clk_100mhz                                   |                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                  |              713 |           2504 |         3.51 |
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


