
*** Running vivado
    with args -log design_1_AXI_CALCULATOR_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI_CALCULATOR_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_AXI_CALCULATOR_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/eFPGA/16_AXI_IP'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/eFPGA/16_AXI_IP' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/eFPGA/16_AXI_IP/16_AXI_IP.runs/design_1_AXI_CALCULATOR_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_AXI_CALCULATOR_0_0 -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11800 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 921.141 ; gain = 234.352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_AXI_CALCULATOR_0_0' [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ip/design_1_AXI_CALCULATOR_0_0/synth/design_1_AXI_CALCULATOR_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'AXI_CALCULATOR_v1_0' declared at 'c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/hdl/AXI_CALCULATOR_v1_0.vhd:5' bound to instance 'U0' of component 'AXI_CALCULATOR_v1_0' [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ip/design_1_AXI_CALCULATOR_0_0/synth/design_1_AXI_CALCULATOR_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'AXI_CALCULATOR_v1_0' [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/hdl/AXI_CALCULATOR_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'AXI_CALCULATOR_v1_0_S00_AXI' declared at 'c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/hdl/AXI_CALCULATOR_v1_0_S00_AXI.vhd:5' bound to instance 'AXI_CALCULATOR_v1_0_S00_AXI_inst' of component 'AXI_CALCULATOR_v1_0_S00_AXI' [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/hdl/AXI_CALCULATOR_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'AXI_CALCULATOR_v1_0_S00_AXI' [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/hdl/AXI_CALCULATOR_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/hdl/AXI_CALCULATOR_v1_0_S00_AXI.vhd:232]
INFO: [Synth 8-226] default block is never used [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/hdl/AXI_CALCULATOR_v1_0_S00_AXI.vhd:362]
WARNING: [Synth 8-614] signal 'result_i' is read in the process but is not in the sensitivity list [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/hdl/AXI_CALCULATOR_v1_0_S00_AXI.vhd:357]
INFO: [Synth 8-3491] module 'VHDL' declared at 'c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/src/VHDL.vhd:6' bound to instance 'Core1' of component 'VHDL' [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/hdl/AXI_CALCULATOR_v1_0_S00_AXI.vhd:398]
INFO: [Synth 8-638] synthesizing module 'VHDL' [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/src/VHDL.vhd:13]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 3 wide [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/src/VHDL.vhd:23]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 3 wide [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/src/VHDL.vhd:25]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 3 wide [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/src/VHDL.vhd:27]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 3 wide [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/src/VHDL.vhd:29]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 3 wide [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/src/VHDL.vhd:31]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 3 wide [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/src/VHDL.vhd:33]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 3 wide [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/src/VHDL.vhd:35]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 4 wide and choice expression is 3 wide [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/src/VHDL.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'VHDL' (1#1) [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/src/VHDL.vhd:13]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/hdl/AXI_CALCULATOR_v1_0_S00_AXI.vhd:227]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/hdl/AXI_CALCULATOR_v1_0_S00_AXI.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'AXI_CALCULATOR_v1_0_S00_AXI' (2#1) [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/hdl/AXI_CALCULATOR_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'AXI_CALCULATOR_v1_0' (3#1) [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/hdl/AXI_CALCULATOR_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_AXI_CALCULATOR_0_0' (4#1) [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ip/design_1_AXI_CALCULATOR_0_0/synth/design_1_AXI_CALCULATOR_0_0.vhd:82]
WARNING: [Synth 8-3331] design AXI_CALCULATOR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design AXI_CALCULATOR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design AXI_CALCULATOR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design AXI_CALCULATOR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design AXI_CALCULATOR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design AXI_CALCULATOR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 997.508 ; gain = 310.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 997.508 ; gain = 310.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 997.508 ; gain = 310.719
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 997.508 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1074.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1076.859 ; gain = 1.984
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1076.859 ; gain = 390.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1076.859 ; gain = 390.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1076.859 ; gain = 390.070
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/ipshared/b550/src/VHDL.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1076.859 ; gain = 390.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VHDL 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 3     
Module AXI_CALCULATOR_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP Result0, operation Mode is: A*B.
DSP Report: operator Result0 is absorbed into DSP Result0.
WARNING: [Synth 8-3331] design design_1_AXI_CALCULATOR_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_AXI_CALCULATOR_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_AXI_CALCULATOR_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_AXI_CALCULATOR_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_AXI_CALCULATOR_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_AXI_CALCULATOR_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/AXI_CALCULATOR_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/AXI_CALCULATOR_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AXI_CALCULATOR_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/AXI_CALCULATOR_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/AXI_CALCULATOR_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/AXI_CALCULATOR_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1076.859 ; gain = 390.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VHDL        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1121.723 ; gain = 434.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1125.082 ; gain = 438.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1158.887 ; gain = 472.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1171.457 ; gain = 484.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1171.457 ; gain = 484.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1171.457 ; gain = 484.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1171.457 ; gain = 484.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1171.457 ; gain = 484.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1171.457 ; gain = 484.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  1160|
|2     |DSP48E1 |     1|
|3     |LUT1    |   249|
|4     |LUT2    |   140|
|5     |LUT3    |  3984|
|6     |LUT4    |   103|
|7     |LUT5    |    50|
|8     |LUT6    |   169|
|9     |FDRE    |   135|
|10    |FDSE    |     3|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------+------+
|      |Instance                             |Module                      |Cells |
+------+-------------------------------------+----------------------------+------+
|1     |top                                  |                            |  5994|
|2     |  U0                                 |AXI_CALCULATOR_v1_0         |  5994|
|3     |    AXI_CALCULATOR_v1_0_S00_AXI_inst |AXI_CALCULATOR_v1_0_S00_AXI |  5994|
|4     |      Core1                          |VHDL                        |  5727|
+------+-------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1171.457 ; gain = 484.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1171.457 ; gain = 405.316
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1171.457 ; gain = 484.668
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1171.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1161 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_AXI_CALCULATOR_0_0' is not ideal for floorplanning, since the cellview 'VHDL' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1171.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1171.457 ; gain = 758.391
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1171.457 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/design_1_AXI_CALCULATOR_0_0_synth_1/design_1_AXI_CALCULATOR_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AXI_CALCULATOR_0_0, cache-ID = 0d17fcc9c6cbd259
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1171.457 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/eFPGA/16_AXI_IP/16_AXI_IP.runs/design_1_AXI_CALCULATOR_0_0_synth_1/design_1_AXI_CALCULATOR_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXI_CALCULATOR_0_0_utilization_synth.rpt -pb design_1_AXI_CALCULATOR_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  2 16:05:13 2020...
