<HTML>
<HEAD>
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1">
<TITLE>VHDL Predefined Types</TITLE>
</HEAD>
<BODY>
</HEAD>
<BODY>
<P>
|<a href="summary.html">Summary</a>
|<a href="design.html">Design Units</a>
|<a href="sequential.html">Sequential Statements</a>
|<a href="concurrent.html">Concurrent Statements</a>
|<a href="types.html">Predefined Types</a>
|<a href="declare.html">Declarations</a>
|
</P>
<P>
|<a href="misc.html">Resolution and Signatures</a>
|<a href="reserved.html">Reserved Words</a>
|<a href="operator.html">Operators</a>
|<a href="attribute.html">Predefined Attributes</a>
|<a href="stdpkg.html">Standard Packages</a>
|
</P>


<a name="Top"></a>

<H2> VHDL Predefined Types from the package standard </H2>

<PRE>
The type and subtype names below are automatically defined.
They are not technically reserved words but save yourself a lot
of grief and do not re-define them.

Note that enumeration literals such as "true" and "false"
are not technically reserver words and can be easily overloaded,
but save future readers of your code the confusion.
It is confusing enough that '0' and '1' are enumeration
literals of both type Character and type Bit.
"01101001" is of type string, bit_vector, std_logic_vector and more.

There is no automatic type conversion in VHDL, yet users and libraries
may provide almost any type conversion. For numeric types
integer(X) yields the rounded value of the real variable X as an integer,
real(I) yields the value of the integer variable I as a real.

</PRE>

<H3><a name="Top"> Predefined type declarations </a></H3>

<PRE>

Notes: Reserver words are in bold type,
Type names are alphabetical and begin with an initial uppercase letter.
Enumeration literals are in plain lower case.

<B>type</B> Bit <B>is</B> ('0', '1');

<B>type</B> Bit_vector <B>is</B> <B>array</B> (Natural <B>range</B> &lt;&gt;) <B>of</B> Bit;

<B>type</B> Boolean <B>is</B> (false, true);

<B>type</B> Character <B>is</B> ( --256 characters-- );

<B>subtype</B> Delay_length <B>is</B> Time <B>range</B> 0 fs <B>to</B> Time'high;

<B>type</B> File_open_kind <B>is</B> (read_mode, write_mode, append_mode);

<B>type</B> File_open_status <B>is</B> (open_ok, status_error, name_error, mode_error);

<B>type</B> Integer <B>is</B> <B>range</B> --usually typical integer-- ;

<B>subtype</B> Natural <B>is</B> Integer <B>range</B> 0 <B>to</B> Integer'high;

<B>subtype</B> Positive <B>is</B> Integer <B>range</B> 1 <B>to</B> Integer'high;

<B>type</B> Real <B>is</B> <B>range</B> --usually double precision floating point-- ;

<B>type</B> Severity_level <B>is</B> (note, warning, error, failure);

<B>type</B> String <B>is</B> <B>array</B> (Positive <B>range</B> &lt;&gt;) <B>of</B> Character;

<B>type</B> Time <B>is</B> <B>range</B> --implementation defined-- ;
  <B>units</B>
     fs;            -- femtosecond
     ps  = 1000 fs; -- picosecond
     ns  = 1000 ps; -- nanosecond
     us  = 1000 ns; -- microsecond
     ms  = 1000 us; -- millisecond
     sec = 1000 ms; -- second
     min = 60  sec; -- minute
     hr  = 60  min; -- hour
  <B>end</B> <B>units</B>;


<B>attribute</B> Foreign : String ;

<B>impure</B> <B>function</B> Now <B>return</B> Delay_length;

The type classification of VHDL is shown below.
  Users can declare their own types and subtypes.
  A <B>type</B> statement is used to declare a new type.
  A <B>subtype</B> statement is used to constrain an existing type.

types-+-scalar----+-discrete-------+-integer-------+-integer
      |           |                |               +-natural
      |           |                |               +-positive
      |           |                |
      |           |                +-enumeration---+-boolean
      |           |                                +-bit
      |           |                                +-character
      |           |                                +-file_open_kind
      |           |                                +-file_open_status
      |           |                                +-severity_level
      |           |
      |           +-floating point-+-----------------real
      |           |
      |           +-physical-------+-----------------delay_length
      |                            +-----------------time
      |
      +-composite-+-array----------+-constrained-
      |           |                |
      |           |                +-unconstrained-+-bit_vector
      |           |                                +-string
      |           |
      |           +-record-
      |
      +-access-
      |
      +-file-

</PRE>











<H3><a name="Other"> Other Links </a></H3>
<UL>
  <LI> <a href="index.shtml">
       VHDL help page
       </a>
  <LI> <a href="samples/samples.shtml">
       Lots of sample VHDL code, from very simple, through I/O, to complex
       </a>
  <LI> <a href="http://tech-www.informatik.uni-hamburg.de/vhdl">
       Hamburg VHDL Archive (the best set of links I have seen!)
       </a>
  <LI> <a href="http://rassp.scra.org/vhdl/tools/tools.html">
       RASSP Project VHDL Tools
       </a>
  <LI> <a href="http://www.vhdl.org">
       VHDL Organization Home Page
       </a>
  <LI> <a href="http://www.freehdl.seul.org">
       gnu GPL VHDL for Linux, under development
       </a>
  <LI> <a href="http://www.ftlsys.com">
       More information on Exploration/VHDL from FTL Systems.
       </a>
</UL>

<H4><a href="types.html#Top"> Go to top </a></H4>
<H4><a href="index.shtml"> Go to VHDL index </a></H4>
</BODY>
</HTML>


