#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Feb  6 14:41:07 2018
# Process ID: 9886
# Current directory: /home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.runs/impl_1
# Command line: vivado -log interrupt_switch_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source interrupt_switch_design_wrapper.tcl -notrace
# Log file: /home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.runs/impl_1/interrupt_switch_design_wrapper.vdi
# Journal file: /home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source interrupt_switch_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top interrupt_switch_design_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_axi_gpio_0_0/interrupt_switch_design_axi_gpio_0_0.dcp' for cell 'interrupt_switch_design_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_axi_gpio_1_0/interrupt_switch_design_axi_gpio_1_0.dcp' for cell 'interrupt_switch_design_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_axi_gpio_2_0/interrupt_switch_design_axi_gpio_2_0.dcp' for cell 'interrupt_switch_design_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_axi_timer_0_0/interrupt_switch_design_axi_timer_0_0.dcp' for cell 'interrupt_switch_design_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_processing_system7_0_0/interrupt_switch_design_processing_system7_0_0.dcp' for cell 'interrupt_switch_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_rst_ps7_0_100M_0/interrupt_switch_design_rst_ps7_0_100M_0.dcp' for cell 'interrupt_switch_design_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_xlconcat_0_0/interrupt_switch_design_xlconcat_0_0.dcp' for cell 'interrupt_switch_design_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_xbar_0/interrupt_switch_design_xbar_0.dcp' for cell 'interrupt_switch_design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_auto_pc_0/interrupt_switch_design_auto_pc_0.dcp' for cell 'interrupt_switch_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_processing_system7_0_0/interrupt_switch_design_processing_system7_0_0.xdc] for cell 'interrupt_switch_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_processing_system7_0_0/interrupt_switch_design_processing_system7_0_0.xdc] for cell 'interrupt_switch_design_i/processing_system7_0/inst'
Parsing XDC File [/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_axi_gpio_0_0/interrupt_switch_design_axi_gpio_0_0_board.xdc] for cell 'interrupt_switch_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_axi_gpio_0_0/interrupt_switch_design_axi_gpio_0_0_board.xdc] for cell 'interrupt_switch_design_i/axi_gpio_0/U0'
Parsing XDC File [/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_axi_gpio_0_0/interrupt_switch_design_axi_gpio_0_0.xdc] for cell 'interrupt_switch_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_axi_gpio_0_0/interrupt_switch_design_axi_gpio_0_0.xdc] for cell 'interrupt_switch_design_i/axi_gpio_0/U0'
Parsing XDC File [/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_rst_ps7_0_100M_0/interrupt_switch_design_rst_ps7_0_100M_0_board.xdc] for cell 'interrupt_switch_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_rst_ps7_0_100M_0/interrupt_switch_design_rst_ps7_0_100M_0_board.xdc] for cell 'interrupt_switch_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_rst_ps7_0_100M_0/interrupt_switch_design_rst_ps7_0_100M_0.xdc] for cell 'interrupt_switch_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_rst_ps7_0_100M_0/interrupt_switch_design_rst_ps7_0_100M_0.xdc] for cell 'interrupt_switch_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_axi_gpio_1_0/interrupt_switch_design_axi_gpio_1_0_board.xdc] for cell 'interrupt_switch_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_axi_gpio_1_0/interrupt_switch_design_axi_gpio_1_0_board.xdc] for cell 'interrupt_switch_design_i/axi_gpio_1/U0'
Parsing XDC File [/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_axi_gpio_1_0/interrupt_switch_design_axi_gpio_1_0.xdc] for cell 'interrupt_switch_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_axi_gpio_1_0/interrupt_switch_design_axi_gpio_1_0.xdc] for cell 'interrupt_switch_design_i/axi_gpio_1/U0'
Parsing XDC File [/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_axi_gpio_2_0/interrupt_switch_design_axi_gpio_2_0_board.xdc] for cell 'interrupt_switch_design_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_axi_gpio_2_0/interrupt_switch_design_axi_gpio_2_0_board.xdc] for cell 'interrupt_switch_design_i/axi_gpio_2/U0'
Parsing XDC File [/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_axi_gpio_2_0/interrupt_switch_design_axi_gpio_2_0.xdc] for cell 'interrupt_switch_design_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_axi_gpio_2_0/interrupt_switch_design_axi_gpio_2_0.xdc] for cell 'interrupt_switch_design_i/axi_gpio_2/U0'
Parsing XDC File [/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_axi_timer_0_0/interrupt_switch_design_axi_timer_0_0.xdc] for cell 'interrupt_switch_design_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.srcs/sources_1/bd/interrupt_switch_design/ip/interrupt_switch_design_axi_timer_0_0/interrupt_switch_design_axi_timer_0_0.xdc] for cell 'interrupt_switch_design_i/axi_timer_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1498.434 ; gain = 320.996 ; free physical = 1910 ; free virtual = 12243
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1545.438 ; gain = 47.004 ; free physical = 1904 ; free virtual = 12237
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1895ede80

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1990.930 ; gain = 0.000 ; free physical = 1524 ; free virtual = 11863
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 52 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13e1f10cd

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1990.930 ; gain = 0.000 ; free physical = 1524 ; free virtual = 11863
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 4 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f0c762bc

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1990.930 ; gain = 0.000 ; free physical = 1524 ; free virtual = 11863
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 190 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f0c762bc

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1990.930 ; gain = 0.000 ; free physical = 1523 ; free virtual = 11863
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1f0c762bc

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1990.930 ; gain = 0.000 ; free physical = 1523 ; free virtual = 11862
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1990.930 ; gain = 0.000 ; free physical = 1523 ; free virtual = 11862
Ending Logic Optimization Task | Checksum: 1a9131d28

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1990.930 ; gain = 0.000 ; free physical = 1522 ; free virtual = 11862

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 187c331a2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1990.930 ; gain = 0.000 ; free physical = 1522 ; free virtual = 11862
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1990.930 ; gain = 492.496 ; free physical = 1522 ; free virtual = 11862
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2014.941 ; gain = 0.000 ; free physical = 1518 ; free virtual = 11860
INFO: [Common 17-1381] The checkpoint '/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.runs/impl_1/interrupt_switch_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file interrupt_switch_design_wrapper_drc_opted.rpt -pb interrupt_switch_design_wrapper_drc_opted.pb -rpx interrupt_switch_design_wrapper_drc_opted.rpx
Command: report_drc -file interrupt_switch_design_wrapper_drc_opted.rpt -pb interrupt_switch_design_wrapper_drc_opted.pb -rpx interrupt_switch_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.runs/impl_1/interrupt_switch_design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2022.945 ; gain = 0.000 ; free physical = 1505 ; free virtual = 11846
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f79a7129

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2022.945 ; gain = 0.000 ; free physical = 1505 ; free virtual = 11845
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2022.945 ; gain = 0.000 ; free physical = 1504 ; free virtual = 11845

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18562412c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2022.945 ; gain = 0.000 ; free physical = 1498 ; free virtual = 11845

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 26de71352

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2025.957 ; gain = 3.012 ; free physical = 1491 ; free virtual = 11839

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 26de71352

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2025.957 ; gain = 3.012 ; free physical = 1491 ; free virtual = 11839
Phase 1 Placer Initialization | Checksum: 26de71352

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2025.957 ; gain = 3.012 ; free physical = 1491 ; free virtual = 11839

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 231160492

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2049.969 ; gain = 27.023 ; free physical = 1482 ; free virtual = 11829

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 231160492

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2049.969 ; gain = 27.023 ; free physical = 1482 ; free virtual = 11829

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10d7aa93e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2049.969 ; gain = 27.023 ; free physical = 1482 ; free virtual = 11829

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a5bdff68

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2049.969 ; gain = 27.023 ; free physical = 1482 ; free virtual = 11829

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a5bdff68

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2049.969 ; gain = 27.023 ; free physical = 1482 ; free virtual = 11829

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17a77ace1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2049.969 ; gain = 27.023 ; free physical = 1479 ; free virtual = 11827

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b5714038

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2049.969 ; gain = 27.023 ; free physical = 1479 ; free virtual = 11827

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b5714038

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2049.969 ; gain = 27.023 ; free physical = 1479 ; free virtual = 11827
Phase 3 Detail Placement | Checksum: 1b5714038

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2049.969 ; gain = 27.023 ; free physical = 1479 ; free virtual = 11827

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fd41d8a1

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fd41d8a1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2049.969 ; gain = 27.023 ; free physical = 1481 ; free virtual = 11829
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.665. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 235569c98

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2049.969 ; gain = 27.023 ; free physical = 1481 ; free virtual = 11829
Phase 4.1 Post Commit Optimization | Checksum: 235569c98

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2049.969 ; gain = 27.023 ; free physical = 1481 ; free virtual = 11829

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 235569c98

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2049.969 ; gain = 27.023 ; free physical = 1481 ; free virtual = 11829

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 235569c98

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2049.969 ; gain = 27.023 ; free physical = 1481 ; free virtual = 11829

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 29d38962e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2049.969 ; gain = 27.023 ; free physical = 1481 ; free virtual = 11829
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 29d38962e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2049.969 ; gain = 27.023 ; free physical = 1481 ; free virtual = 11829
Ending Placer Task | Checksum: 19eba8c5f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2049.969 ; gain = 27.023 ; free physical = 1483 ; free virtual = 11832
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2049.969 ; gain = 27.023 ; free physical = 1483 ; free virtual = 11832
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2049.969 ; gain = 0.000 ; free physical = 1477 ; free virtual = 11830
INFO: [Common 17-1381] The checkpoint '/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.runs/impl_1/interrupt_switch_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file interrupt_switch_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2049.969 ; gain = 0.000 ; free physical = 1471 ; free virtual = 11820
INFO: [runtcl-4] Executing : report_utilization -file interrupt_switch_design_wrapper_utilization_placed.rpt -pb interrupt_switch_design_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2049.969 ; gain = 0.000 ; free physical = 1480 ; free virtual = 11829
INFO: [runtcl-4] Executing : report_control_sets -verbose -file interrupt_switch_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2049.969 ; gain = 0.000 ; free physical = 1480 ; free virtual = 11829
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: c41e5878 ConstDB: 0 ShapeSum: da9c33e7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1cfa7468d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2102.961 ; gain = 52.992 ; free physical = 1395 ; free virtual = 11749
Post Restoration Checksum: NetGraph: f319577b NumContArr: dc8def12 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1cfa7468d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2102.961 ; gain = 52.992 ; free physical = 1395 ; free virtual = 11750

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1cfa7468d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2102.961 ; gain = 52.992 ; free physical = 1381 ; free virtual = 11736

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1cfa7468d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2102.961 ; gain = 52.992 ; free physical = 1381 ; free virtual = 11736
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1170dc157

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.961 ; gain = 56.992 ; free physical = 1375 ; free virtual = 11730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.754  | TNS=0.000  | WHS=-0.149 | THS=-25.364|

Phase 2 Router Initialization | Checksum: 132a0b955

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.961 ; gain = 56.992 ; free physical = 1374 ; free virtual = 11729

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d59527e4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.961 ; gain = 56.992 ; free physical = 1376 ; free virtual = 11731

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.002  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14c64e2c4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.961 ; gain = 56.992 ; free physical = 1377 ; free virtual = 11732

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.002  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 207de5c5b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.961 ; gain = 56.992 ; free physical = 1377 ; free virtual = 11732
Phase 4 Rip-up And Reroute | Checksum: 207de5c5b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.961 ; gain = 56.992 ; free physical = 1377 ; free virtual = 11732

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 207de5c5b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.961 ; gain = 56.992 ; free physical = 1377 ; free virtual = 11732

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 207de5c5b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.961 ; gain = 56.992 ; free physical = 1377 ; free virtual = 11732
Phase 5 Delay and Skew Optimization | Checksum: 207de5c5b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2106.961 ; gain = 56.992 ; free physical = 1377 ; free virtual = 11732

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20b65682f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2106.961 ; gain = 56.992 ; free physical = 1377 ; free virtual = 11732
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.117  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1aba65d06

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2106.961 ; gain = 56.992 ; free physical = 1377 ; free virtual = 11732
Phase 6 Post Hold Fix | Checksum: 1aba65d06

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2106.961 ; gain = 56.992 ; free physical = 1377 ; free virtual = 11732

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.764499 %
  Global Horizontal Routing Utilization  = 1.09007 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 198a04594

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2106.961 ; gain = 56.992 ; free physical = 1377 ; free virtual = 11732

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 198a04594

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2106.961 ; gain = 56.992 ; free physical = 1377 ; free virtual = 11731

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1512eb36a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2106.961 ; gain = 56.992 ; free physical = 1377 ; free virtual = 11731

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.117  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1512eb36a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2106.961 ; gain = 56.992 ; free physical = 1377 ; free virtual = 11731
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2106.961 ; gain = 56.992 ; free physical = 1392 ; free virtual = 11747

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2106.961 ; gain = 56.992 ; free physical = 1392 ; free virtual = 11747
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2106.961 ; gain = 0.000 ; free physical = 1386 ; free virtual = 11746
INFO: [Common 17-1381] The checkpoint '/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.runs/impl_1/interrupt_switch_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file interrupt_switch_design_wrapper_drc_routed.rpt -pb interrupt_switch_design_wrapper_drc_routed.pb -rpx interrupt_switch_design_wrapper_drc_routed.rpx
Command: report_drc -file interrupt_switch_design_wrapper_drc_routed.rpt -pb interrupt_switch_design_wrapper_drc_routed.pb -rpx interrupt_switch_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.runs/impl_1/interrupt_switch_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file interrupt_switch_design_wrapper_methodology_drc_routed.rpt -pb interrupt_switch_design_wrapper_methodology_drc_routed.pb -rpx interrupt_switch_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file interrupt_switch_design_wrapper_methodology_drc_routed.rpt -pb interrupt_switch_design_wrapper_methodology_drc_routed.pb -rpx interrupt_switch_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.runs/impl_1/interrupt_switch_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file interrupt_switch_design_wrapper_power_routed.rpt -pb interrupt_switch_design_wrapper_power_summary_routed.pb -rpx interrupt_switch_design_wrapper_power_routed.rpx
Command: report_power -file interrupt_switch_design_wrapper_power_routed.rpt -pb interrupt_switch_design_wrapper_power_summary_routed.pb -rpx interrupt_switch_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file interrupt_switch_design_wrapper_route_status.rpt -pb interrupt_switch_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file interrupt_switch_design_wrapper_timing_summary_routed.rpt -rpx interrupt_switch_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file interrupt_switch_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file interrupt_switch_design_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force interrupt_switch_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./interrupt_switch_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/chris/Repos/EmbeddedSystems/Lab2/Interrupts_switches/Interrupts_switches.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Feb  6 14:42:51 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2466.719 ; gain = 303.730 ; free physical = 1345 ; free virtual = 11710
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 14:42:51 2018...
