
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015674    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001706    0.000853    0.000853 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023296    0.015945    0.039841    0.040693 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015959    0.000855    0.041549 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021523    0.016132    0.044709    0.086258 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016161    0.001194    0.087452 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.021145    0.031118    0.130766    0.218218 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.031207    0.001372    0.219591 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009474    0.038645    0.269885    0.489476 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.038646    0.000748    0.490224 v fanout67/A (sg13g2_buf_8)
     8    0.044396    0.021932    0.060989    0.551212 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.022330    0.002082    0.553294 v _172_/B (sg13g2_nor2_1)
     3    0.020609    0.116677    0.098109    0.651403 ^ _172_/Y (sg13g2_nor2_1)
                                                         _120_ (net)
                      0.116773    0.002760    0.654163 ^ _174_/A (sg13g2_nor2_1)
     2    0.010855    0.048926    0.066497    0.720660 v _174_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.048971    0.001183    0.721843 v _175_/B (sg13g2_nand2_1)
     1    0.003671    0.025294    0.032048    0.753891 ^ _175_/Y (sg13g2_nand2_1)
                                                         _123_ (net)
                      0.025294    0.000145    0.754036 ^ _180_/A1 (sg13g2_a221oi_1)
     1    0.003700    0.058622    0.049411    0.803447 v _180_/Y (sg13g2_a221oi_1)
                                                         _009_ (net)
                      0.058623    0.000146    0.803593 v _196_/C (sg13g2_nor4_1)
     1    0.008349    0.126563    0.127880    0.931472 ^ _196_/Y (sg13g2_nor4_1)
                                                         _025_ (net)
                      0.126564    0.000637    0.932109 ^ _214_/A2 (sg13g2_a21oi_1)
     1    0.003231    0.041287    0.065504    0.997613 v _214_/Y (sg13g2_a21oi_1)
                                                         net4 (net)
                      0.041287    0.000127    0.997740 v output4/A (sg13g2_buf_2)
     1    0.083277    0.093203    0.115665    1.113405 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.093842    0.006294    1.119699 v sine_out[0] (out)
                                              1.119699   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.119699   data arrival time
---------------------------------------------------------------------------------------------
                                              2.730301   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
