Parsing PAO project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit diff_input_buf is vhdl
...
INFO:MDT - Create temparary xst project file:
   K:\edk_user_repository\MyProcessorIPLib\pcores/diff_input_buf.prj
Compiling vhdl file
"K:/Downloads/Xilinx/diff_input_buf_v1_00_a/hdl/vhdl/diff_input_buf.vhd" in
Library DIFF_INPUT_BUF_v1_00_a.
Entity <DIFF_INPUT_BUF> compiled.
Entity <DIFF_INPUT_BUF> (Architecture <Behavioral>) compiled.


Analyzing HDL attributes ...
INFO:MDT - IPTYPE set to value : PERIPHERAL
INFO:MDT - IMP_NETLIST set to value : TRUE
INFO:MDT - HDL set to value : VHDL
WARNING:MDT - Unable to delete temparary project file
   K:\edk_user_repository\MyProcessorIPLib\pcores\diff_input_buf.prj : 13
INFO:MDT - Get attribute value BUF from previous MPD file.
INFO:MDT - Get attribute value BUF from previous MPD file.
INFO:MDT - Get attribute value BUF from previous MPD file.
INFO:MDT - Get attribute value BUF from previous MPD file.
INFO:MDT - Get attribute value BUF from previous MPD file.
INFO:MDT - Get attribute value BUF from previous MPD file.
Copying file diff_input_buf.vhd to
K:\edk_user_repository\MyProcessorIPLib\pcores/DIFF_INPUT_BUF_v1_00_a/hdl/vhdl/
...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
K:\edk_user_repository\MyProcessorIPLib\pcores\diff_input_buf_v1_00_a.

Summary:

  Logical library     : diff_input_buf_v1_00_a
  Version             : 1.00.a
  Bus interface(s)    : None

The following sub-directories will be created:

  - diff_input_buf_v1_00_a\data
  - diff_input_buf_v1_00_a\hdl
  - diff_input_buf_v1_00_a\hdl\vhdl


The following HDL source files will be copied into the
diff_input_buf_v1_00_a\hdl\vhdl directory:


The following files will be created under the diff_input_buf_v1_00_a\data
directory:

  - diff_input_buf_v2_1_0.mpd
  - diff_input_buf_v2_1_0.pao


