

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Mon Apr 29 04:42:39 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 17/10/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4620 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     
    48                           ; #config settings
    49                           
    50                           	psect	cinit
    51   001042                     __pcinit:
    52                           	callstack 0
    53   001042                     start_initialization:
    54                           	callstack 0
    55   001042                     __initialization:
    56                           	callstack 0
    57   001042                     end_of_initialization:
    58                           	callstack 0
    59   001042                     __end_of__initialization:
    60                           	callstack 0
    61   001042  0100               	movlb	0
    62   001044  EF01  F008         	goto	_main	;jump to C main() function
    63                           
    64                           	psect	cstackCOMRAM
    65   000001                     __pcstackCOMRAM:
    66                           	callstack 0
    67   000001                     ??_main:
    68   000001                     
    69                           ; 2 bytes @ 0x0
    70   000001                     	ds	2
    71                           
    72 ;;
    73 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    74 ;;
    75 ;; *************** function _main *****************
    76 ;; Defined at:
    77 ;;		line 40 in file "application.c"
    78 ;; Parameters:    Size  Location     Type
    79 ;;		None
    80 ;; Auto vars:     Size  Location     Type
    81 ;;		None
    82 ;; Return value:  Size  Location     Type
    83 ;;                  2    6[None  ] int 
    84 ;; Registers used:
    85 ;;		wreg, status,2
    86 ;; Tracked objects:
    87 ;;		On entry : 0/0
    88 ;;		On exit  : 0/0
    89 ;;		Unchanged: 0/0
    90 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
    91 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    92 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    93 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    94 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    95 ;;Total ram usage:        2 bytes
    96 ;; This function calls:
    97 ;;		Nothing
    98 ;; This function is called by:
    99 ;;		Startup code after reset
   100 ;; This function uses a non-reentrant model
   101 ;;
   102                           
   103                           	psect	text0
   104   001002                     __ptext0:
   105                           	callstack 0
   106   001002                     _main:
   107                           	callstack 31
   108   001002                     
   109                           ;application.c: 41:     ((*(volatile uint8 *)(0xF94))) = 0x00;
   110   001002  0E00               	movlw	0
   111   001004  6E94               	movwf	148,c	;volatile
   112                           
   113                           ;application.c: 42:     ((volatile SELF_LATC *)(0xF8B))->LATC_REGISTER = 0x55;
   114   001006  0E55               	movlw	85
   115   001008  6E8B               	movwf	139,c	;volatile
   116   00100A                     l688:
   117                           
   118                           ;application.c: 46:     {;application.c: 47:     _delay((unsigned long)((2000)*(4000000/
      +                          4000.0)));
   119   00100A  0E0B               	movlw	11
   120   00100C  6E02               	movwf	(??_main+1)^0,c
   121   00100E  0E26               	movlw	38
   122   001010  6E01               	movwf	??_main^0,c
   123   001012  0E5E               	movlw	94
   124   001014                     u17:
   125   001014  2EE8               	decfsz	wreg,f,c
   126   001016  D7FE               	bra	u17
   127   001018  2E01               	decfsz	??_main^0,f,c
   128   00101A  D7FC               	bra	u17
   129   00101C  2E02               	decfsz	(??_main+1)^0,f,c
   130   00101E  D7FA               	bra	u17
   131   001020                     
   132                           ;application.c: 48:     ((volatile SELF_LATC *)(0xF8B))->SELF_LATC5 = 1;
   133   001020  8A8B               	bsf	139,5,c	;volatile
   134   001022                     
   135                           ;application.c: 49:     _delay((unsigned long)((2000)*(4000000/4000.0)));
   136   001022  0E0B               	movlw	11
   137   001024  6E02               	movwf	(??_main+1)^0,c
   138   001026  0E26               	movlw	38
   139   001028  6E01               	movwf	??_main^0,c
   140   00102A  0E5E               	movlw	94
   141   00102C                     u27:
   142   00102C  2EE8               	decfsz	wreg,f,c
   143   00102E  D7FE               	bra	u27
   144   001030  2E01               	decfsz	??_main^0,f,c
   145   001032  D7FC               	bra	u27
   146   001034  2E02               	decfsz	(??_main+1)^0,f,c
   147   001036  D7FA               	bra	u27
   148   001038                     
   149                           ;application.c: 50:     ((volatile SELF_LATC *)(0xF8B))->SELF_LATC5 = 0;
   150   001038  9A8B               	bcf	139,5,c	;volatile
   151   00103A  EF05  F008         	goto	l688
   152   00103E  EF00  F000         	goto	start
   153   001042                     __end_of_main:
   154                           	callstack 0
   155                           
   156                           	psect	smallconst
   157   001000                     __psmallconst:
   158                           	callstack 0
   159   001000  00                 	db	0
   160   001001  00                 	db	0	; dummy byte at the end
   161   000000                     
   162                           	psect	rparam
   163   000000                     
   164                           	psect	config
   165                           
   166                           ; Padding undefined space
   167   300000                     	org	3145728
   168   300000  FF                 	db	255
   169                           
   170                           ;Config register CONFIG1H @ 0x300001
   171                           ;	Oscillator Selection bits
   172                           ;	OSC = HS, HS oscillator
   173                           ;	Fail-Safe Clock Monitor Enable bit
   174                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   175                           ;	Internal/External Oscillator Switchover bit
   176                           ;	IESO = OFF, Oscillator Switchover mode disabled
   177   300001                     	org	3145729
   178   300001  02                 	db	2
   179                           
   180                           ;Config register CONFIG2L @ 0x300002
   181                           ;	Power-up Timer Enable bit
   182                           ;	PWRT = OFF, PWRT disabled
   183                           ;	Brown-out Reset Enable bits
   184                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   185                           ;	Brown Out Reset Voltage bits
   186                           ;	BORV = 1, 
   187   300002                     	org	3145730
   188   300002  09                 	db	9
   189                           
   190                           ;Config register CONFIG2H @ 0x300003
   191                           ;	Watchdog Timer Enable bit
   192                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   193                           ;	Watchdog Timer Postscale Select bits
   194                           ;	WDTPS = 32768, 1:32768
   195   300003                     	org	3145731
   196   300003  1E                 	db	30
   197                           
   198                           ; Padding undefined space
   199   300004                     	org	3145732
   200   300004  FF                 	db	255
   201                           
   202                           ;Config register CONFIG3H @ 0x300005
   203                           ;	CCP2 MUX bit
   204                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   205                           ;	PORTB A/D Enable bit
   206                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   207                           ;	Low-Power Timer1 Oscillator Enable bit
   208                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   209                           ;	MCLR Pin Enable bit
   210                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   211   300005                     	org	3145733
   212   300005  81                 	db	129
   213                           
   214                           ;Config register CONFIG4L @ 0x300006
   215                           ;	Stack Full/Underflow Reset Enable bit
   216                           ;	STVREN = ON, Stack full/underflow will cause Reset
   217                           ;	Single-Supply ICSP Enable bit
   218                           ;	LVP = OFF, Single-Supply ICSP disabled
   219                           ;	Extended Instruction Set Enable bit
   220                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   221                           ;	Background Debugger Enable bit
   222                           ;	DEBUG = 0x1, unprogrammed default
   223   300006                     	org	3145734
   224   300006  81                 	db	129
   225                           
   226                           ; Padding undefined space
   227   300007                     	org	3145735
   228   300007  FF                 	db	255
   229                           
   230                           ;Config register CONFIG5L @ 0x300008
   231                           ;	Code Protection bit
   232                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   233                           ;	Code Protection bit
   234                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   235                           ;	Code Protection bit
   236                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   237                           ;	Code Protection bit
   238                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   239   300008                     	org	3145736
   240   300008  0F                 	db	15
   241                           
   242                           ;Config register CONFIG5H @ 0x300009
   243                           ;	Boot Block Code Protection bit
   244                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   245                           ;	Data EEPROM Code Protection bit
   246                           ;	CPD = OFF, Data EEPROM not code-protected
   247   300009                     	org	3145737
   248   300009  C0                 	db	192
   249                           
   250                           ;Config register CONFIG6L @ 0x30000A
   251                           ;	Write Protection bit
   252                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   253                           ;	Write Protection bit
   254                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   255                           ;	Write Protection bit
   256                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   257                           ;	Write Protection bit
   258                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   259   30000A                     	org	3145738
   260   30000A  0F                 	db	15
   261                           
   262                           ;Config register CONFIG6H @ 0x30000B
   263                           ;	Configuration Register Write Protection bit
   264                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   265                           ;	Boot Block Write Protection bit
   266                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   267                           ;	Data EEPROM Write Protection bit
   268                           ;	WRTD = OFF, Data EEPROM not write-protected
   269   30000B                     	org	3145739
   270   30000B  E0                 	db	224
   271                           
   272                           ;Config register CONFIG7L @ 0x30000C
   273                           ;	Table Read Protection bit
   274                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   275                           ;	Table Read Protection bit
   276                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   277                           ;	Table Read Protection bit
   278                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   279                           ;	Table Read Protection bit
   280                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   281   30000C                     	org	3145740
   282   30000C  0F                 	db	15
   283                           
   284                           ;Config register CONFIG7H @ 0x30000D
   285                           ;	Boot Block Table Read Protection bit
   286                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   287   30000D                     	org	3145741
   288   30000D  40                 	db	64
   289                           tosu	equ	0xFFF
   290                           tosh	equ	0xFFE
   291                           tosl	equ	0xFFD
   292                           stkptr	equ	0xFFC
   293                           pclatu	equ	0xFFB
   294                           pclath	equ	0xFFA
   295                           pcl	equ	0xFF9
   296                           tblptru	equ	0xFF8
   297                           tblptrh	equ	0xFF7
   298                           tblptrl	equ	0xFF6
   299                           tablat	equ	0xFF5
   300                           prodh	equ	0xFF4
   301                           prodl	equ	0xFF3
   302                           indf0	equ	0xFEF
   303                           postinc0	equ	0xFEE
   304                           postdec0	equ	0xFED
   305                           preinc0	equ	0xFEC
   306                           plusw0	equ	0xFEB
   307                           fsr0h	equ	0xFEA
   308                           fsr0l	equ	0xFE9
   309                           wreg	equ	0xFE8
   310                           indf1	equ	0xFE7
   311                           postinc1	equ	0xFE6
   312                           postdec1	equ	0xFE5
   313                           preinc1	equ	0xFE4
   314                           plusw1	equ	0xFE3
   315                           fsr1h	equ	0xFE2
   316                           fsr1l	equ	0xFE1
   317                           bsr	equ	0xFE0
   318                           indf2	equ	0xFDF
   319                           postinc2	equ	0xFDE
   320                           postdec2	equ	0xFDD
   321                           preinc2	equ	0xFDC
   322                           plusw2	equ	0xFDB
   323                           fsr2h	equ	0xFDA
   324                           fsr2l	equ	0xFD9
   325                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      2       2
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      2       2       1        1.6%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
ABS                  0      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK8           100      0       0      21        0.0%
BANK8              100      0       0      22        0.0%
BITBANK9           100      0       0      23        0.0%
BANK9              100      0       0      24        0.0%
BITBANK10          100      0       0      25        0.0%
BANK10             100      0       0      26        0.0%
BITBANK11          100      0       0      27        0.0%
BANK11             100      0       0      28        0.0%
BITBANK12          100      0       0      29        0.0%
BANK12             100      0       0      30        0.0%
BITBANK13          100      0       0      31        0.0%
BANK13             100      0       0      32        0.0%
BITBANK14          100      0       0      33        0.0%
BANK14             100      0       0      34        0.0%
BITBANK15           80      0       0      35        0.0%
BANK15              80      0       0      36        0.0%
BITBIGSFR           80      0       0      37        0.0%
BIGRAM             F7F      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Mon Apr 29 04:42:39 2024

                     u17 1014                       u27 102C                      l690 1020  
                    l692 1022                      l694 1038                      l686 1002  
                    l688 100A                      wreg 0FE8                     _main 1002  
                   start 0000             ___param_bank 0000                    ?_main 0001  
        __initialization 1042             __end_of_main 1042                   ??_main 0001  
          __activetblptr 0000                   isa$std 0001             __mediumconst 0000  
             __accesstop 0080  __end_of__initialization 1042            ___rparam_used 0001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 1000                  __pcinit 1042                  __ramtop 1000  
                __ptext0 1002     end_of_initialization 1042      start_initialization 1042  
            __smallconst 1000                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
