<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: R600InstrInfo.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('R600InstrInfo_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">R600InstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="R600InstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- R600InstrInfo.h - R600 Instruction Info Interface -------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \brief Interface definition for R600InstrInfo</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef R600INSTRUCTIONINFO_H_</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define R600INSTRUCTIONINFO_H_</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600Defines_8h.html">R600Defines.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600RegisterInfo_8h.html">R600RegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;  <span class="keyword">class </span>AMDGPUTargetMachine;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;  <span class="keyword">class </span>DFAPacketizer;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <span class="keyword">class </span>ScheduleDAG;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <span class="keyword">class </span>MachineFunction;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="keyword">class </span>MachineInstr;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="keyword">class </span>MachineInstrBuilder;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html">   32</a></span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1R600InstrInfo.html">R600InstrInfo</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html">AMDGPUInstrInfo</a> {</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> RI;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;ST;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keywordtype">int</span> getBranchInstr(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;op) <span class="keyword">const</span>;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  std::vector&lt;std::pair&lt;int, unsigned&gt; &gt;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  ExtractSrcs(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;PV, <span class="keywordtype">unsigned</span> &amp;ConstCount) <span class="keyword">const</span>;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">   42</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> {</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">   43</a></span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">ALU_VEC_012_SCL_210</a> = 0,</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">   44</a></span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">ALU_VEC_021_SCL_122</a>,</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">   45</a></span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">ALU_VEC_120_SCL_212</a>,</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">   46</a></span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">ALU_VEC_102_SCL_221</a>,</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">   47</a></span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">ALU_VEC_201</a>,</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">   48</a></span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">ALU_VEC_210</a></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  };</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a1fe42bb2767f8a1779048285fedd6ff0">R600InstrInfo</a>(<a class="code" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a> &amp;tm);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> &amp;<a class="code" href="classllvm_1_1R600InstrInfo.html#ace87802d98aa558e3ab9e6bd927f9fb4">getRegisterInfo</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ac6a69e796fe08ae6005ea6cfec70c4fe">copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                           <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                           <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                           <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const</span>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#aed7311bb5bbc5336f3383020e86f334f">isLegalToSplitMBBAt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                           <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI) <span class="keyword">const</span>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a53dddf32a33d6570134a6864e4add034">isTrig</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a1fc6641e5ec1428e507a60f29afb6fae">isPlaceHolderOpcode</a>(<span class="keywordtype">unsigned</span> opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a520bbb1242cd198cb0e5b3d157870f32">isReductionOp</a>(<span class="keywordtype">unsigned</span> opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a75f287b5a8a0375ca8a96ebfee2dd90c">isCubeOp</a>(<span class="keywordtype">unsigned</span> opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  /// \returns true if this \p Opcode represents an ALU instruction.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">isALUInstr</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ae980cc9f29a054fbb25fa7f115c007c7">hasInstrModifiers</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a567a6676662ac8d89a37818491f96f3d">isLDSInstr</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a4b39400c798e317e9525d46fc8221012">isLDSNoRetInstr</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#aff4929f96b07058beefbcb3097a7da7f">isLDSRetInstr</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">  /// \returns true if this \p Opcode represents an ALU instruction or an</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">  /// instruction that will be lowered in ExpandSpecialInstrs Pass.</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a92f6df613d52302f1a53f4ff4881c64b">canBeConsideredALU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#af5ecb6a9739febf2aaaaa4eb2d13f9cb">isTransOnly</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#af5ecb6a9739febf2aaaaa4eb2d13f9cb">isTransOnly</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a57f33975d02029c2b80eaabde0ca0651">isVectorOnly</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a57f33975d02029c2b80eaabde0ca0651">isVectorOnly</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a77846ac8ec94d5174217aa30016bf1b6">isExport</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">usesVertexCache</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">usesVertexCache</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a343c9f04399965fa729dc486f772abba">usesTextureCache</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a343c9f04399965fa729dc486f772abba">usesTextureCache</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a62318be18f9fc4ffb5247c9bae6befb4">mustBeLastInClause</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a6b2205f736365a9d76695a91376b7ac4">usesAddressRegister</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#aa4ec3d27914ec6ec1495dcf58d66599e">definesAddressRegister</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#adbb7558feda98e76dc116e0bf4a26222">readsLDSSrcReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">  /// \returns The operand index for the given source number.  Legal values</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">  /// for SrcNum are 0, 1, and 2.</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a5415539cc75acfd63a95de2707ce2b55">getSrcIdx</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> SrcNum) <span class="keyword">const</span>;<span class="comment"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">  /// \returns The operand Index for the Sel operand given an index to one</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">  /// of the instruction&#39;s src operands.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a0a1cf472c1334619a363dfcb9f377649">getSelIdx</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> SrcIdx) <span class="keyword">const</span>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">  /// \returns a pair for each src of an ALU instructions.</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">  /// The first member of a pair is the register id.</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">  /// If register is ALU_CONST, second member is SEL.</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">  /// If register is ALU_LITERAL, second member is IMM.</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">  /// Otherwise, second member value is undefined.</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;MachineOperand *, int64_t&gt;</a>, 3&gt;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      <a class="code" href="classllvm_1_1R600InstrInfo.html#af6055deb7ab8c9eb563d8b3ea3220c4e">getSrcs</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keywordtype">unsigned</span>  <a class="code" href="classllvm_1_1R600InstrInfo.html#a1a5b9275f43c09965817c3a9645852c4">isLegalUpTo</a>(</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &gt; &amp;IGSrcs,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keyword">const</span> std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;Swz,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &amp;TransSrcs,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz) <span class="keyword">const</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a0baaa57666a845a35e579bfa1c94aad9">FindSwizzleForVectorSlot</a>(</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &gt; &amp;IGSrcs,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;SwzCandidate,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &amp;TransSrcs,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz) <span class="keyword">const</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">  /// Given the order VEC_012 &lt; VEC_021 &lt; VEC_120 &lt; VEC_102 &lt; VEC_201 &lt; VEC_210</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">  /// returns true and the first (in lexical order) BankSwizzle affectation</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">  /// starting from the one already provided in the Instruction Group MIs that</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">  /// fits Read Port limitations in BS if available. Otherwise returns false</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">  /// and undefined content in BS.</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">  /// isLastAluTrans should be set if the last Alu of MIs will be executed on</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">  /// Trans ALU. In this case, ValidTSwizzle returns the BankSwizzle value to</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">  /// apply to the last instruction.</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">  /// PV holds GPR to PV registers in the Instruction Group MIs.</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ac9087763ca81614578fd3b20271a5f38">fitsReadPortLimitations</a>(<span class="keyword">const</span> std::vector&lt;MachineInstr *&gt; &amp;MIs,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;PV,</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                               std::vector&lt;BankSwizzle&gt; &amp;BS,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                               <span class="keywordtype">bool</span> isLastAluTrans) <span class="keyword">const</span>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">  /// An instruction group can only access 2 channel pair (either [XY] or [ZW])</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">  /// from KCache bank on R700+. This function check if MI set in input meet</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">  /// this limitations</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">fitsConstReadLimitations</a>(<span class="keyword">const</span> std::vector&lt;MachineInstr *&gt; &amp;) <span class="keyword">const</span>;<span class="comment"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">  /// Same but using const index set instead of MI set.</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">fitsConstReadLimitations</a>(<span class="keyword">const</span> std::vector&lt;unsigned&gt;&amp;) <span class="keyword">const</span>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">  /// \breif Vector instructions are instructions that must fill all</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">  /// instruction slots within an instruction group.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a74f5793375f2d6bd33bd6ebfc4ca2eb5">isVector</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ae4e7436eaa9120a5ab201de314735a48">getIEQOpcode</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a1adf84c71798a4f0aa78ddf235320c88">isMov</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <a class="code" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> *<a class="code" href="classllvm_1_1R600InstrInfo.html#a3221cbd8ae4c796e46f4c4d7b318dd38">CreateTargetScheduleState</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> *<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a8be174821a853a8166c14fa44a8fba64">TM</a>,</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a28109dffa32be2b2f9cf318174f6cdb4">ReverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond) <span class="keyword">const</span>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ad094f465c946d6d12c67fd70900a0e64">AnalyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond, <span class="keywordtype">bool</span> AllowModify) <span class="keyword">const</span>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a82ba91233cc87a7fcdaa6f41c32219a5">InsertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL) <span class="keyword">const</span>;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#adf8d9ff79f3e2ce2e2b24587c00dfc4a">RemoveBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) <span class="keyword">const</span>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a7cbbfa9f3f58a5117d8faf6f9f2175e5">isPredicated</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a2b002b03ea1213b23598231f183d8e1d">isPredicable</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordtype">bool</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;   <a class="code" href="classllvm_1_1R600InstrInfo.html#aa178c1bd1b1e7866c5d86efdcc9a9759">isProfitableToDupForIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <span class="keywordtype">unsigned</span> NumCyles,</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <span class="keyword">const</span>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#af7b7cc08d963d094cc66f42d563b1874">isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <span class="keywordtype">unsigned</span> NumCyles,</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                           <span class="keywordtype">unsigned</span> ExtraPredCycles,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <span class="keyword">const</span> ;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordtype">bool</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;   <a class="code" href="classllvm_1_1R600InstrInfo.html#af7b7cc08d963d094cc66f42d563b1874">isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                       <span class="keywordtype">unsigned</span> NumTCycles, <span class="keywordtype">unsigned</span> ExtraTCycles,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                       <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                       <span class="keywordtype">unsigned</span> NumFCycles, <span class="keywordtype">unsigned</span> ExtraFCycles,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <span class="keyword">const</span>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a83f0503b0b6524f6152fb17abc0972ae">DefinesPredicate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                                  std::vector&lt;MachineOperand&gt; &amp;Pred) <span class="keyword">const</span>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#aa6cbe56d89b87c5e1d2f0f33eba03f1c">SubsumesPredicate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Pred1,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Pred2) <span class="keyword">const</span>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ad0f1a975fffe996f08baad4ac73feb38">isProfitableToUnpredicate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                                          <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB) <span class="keyword">const</span>;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ab5e7faaa306fac3ba0087f6dd28ca031">PredicateInstruction</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Pred) <span class="keyword">const</span>;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a5e31e0153b282f4c388cdc6880cb9720">getPredicationCost</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *) <span class="keyword">const</span>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a8319c256f5ec9ff1854d38b1c9319db4">getInstrLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                               <span class="keywordtype">unsigned</span> *PredCost = 0) <span class="keyword">const</span>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a2ac9555cfce3f5ae467d6b9dca8944a8">  197</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a2ac9555cfce3f5ae467d6b9dca8944a8">getInstrLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                              <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Node)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> 1;}</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">  /// \brief Reserve the registers that may be accesed using indirect addressing.</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a60dbe072b2564dd885c0273a1ddae5c5">reserveIndirectRegisters</a>(<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Reserved,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a0091b90309b3cf01a3d4051aad5cea4d">calculateIndirectAddress</a>(<span class="keywordtype">unsigned</span> RegIndex,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                            <span class="keywordtype">unsigned</span> Channel) <span class="keyword">const</span>;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1R600InstrInfo.html#a4833be56fd15da4e4b29b94a7249f489">getIndirectAddrRegClass</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1R600InstrInfo.html#aaea8786c6d68fe810a1fb03a1c258bc1">buildIndirectWrite</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                                  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                                  <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> Address,</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                                  <span class="keywordtype">unsigned</span> OffsetReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1R600InstrInfo.html#aab82728796f30c6a4042ed935219f5e3">buildIndirectRead</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                                  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                                  <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> Address,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                                  <span class="keywordtype">unsigned</span> OffsetReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#abb29912c607d99a0dbc42453b3fdeadf">getMaxAlusPerClause</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">  ///buildDefaultInstruction - This function returns a MachineInstr with</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">  /// all the instruction modifiers initialized to their default values.</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">  /// You can use this function to avoid manually specifying each instruction</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">  /// modifier operand when building a new instruction.</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">  /// \returns a MachineInstr with all the instruction modifiers initialized</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">  /// to their default values.</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                                              <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                                              <span class="keywordtype">unsigned</span> Opcode,</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                                              <span class="keywordtype">unsigned</span> DstReg,</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                                              <span class="keywordtype">unsigned</span> Src0Reg,</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                                              <span class="keywordtype">unsigned</span> Src1Reg = 0) <span class="keyword">const</span>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1R600InstrInfo.html#a7d9097347d4de52acbe81850951651e5">buildSlotOfVectorInstruction</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                             <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                                             <span class="keywordtype">unsigned</span> Slot,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                                             <span class="keywordtype">unsigned</span> DstReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1R600InstrInfo.html#ae4b65c4d557e278d52ff6e39616a6184">buildMovImm</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>,</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                                  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                                  <span class="keywordtype">unsigned</span> DstReg,</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                                  uint64_t Imm) <span class="keyword">const</span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1R600InstrInfo.html#a7fcdf3063fe5258c5286d395f8762e7d">buildMovInstr</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                              <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                              <span class="keywordtype">unsigned</span> DstReg, <span class="keywordtype">unsigned</span> SrcReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">  /// \brief Get the index of Op in the MachineInstr.</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">  /// \returns -1 if the Instruction does not contain the specified \p Op.</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> Op) <span class="keyword">const</span>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">  /// \brief Get the index of \p Op for the given Opcode.</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">  /// \returns -1 if the Instruction does not contain the specified \p Op.</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> Op) <span class="keyword">const</span>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">  /// \brief Helper function for setting instruction flag values.</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">setImmOperand</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> Op, int64_t Imm) <span class="keyword">const</span>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">  /// \returns true if this instruction has an operand for storing target flags.</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ab5ce59b75b4fc3e8d75d6ec2cfce1140">hasFlagOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">  ///\brief Add one of the MO_FLAG* flags to the specified \p Operand.</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">addFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> Operand, <span class="keywordtype">unsigned</span> Flag) <span class="keyword">const</span>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">  ///\brief Determine if the specified \p Flag is set on this \p Operand.</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a6b3f73606d1639b3c2c02b42af38b466">isFlagSet</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> Operand, <span class="keywordtype">unsigned</span> Flag) <span class="keyword">const</span>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">  /// \param SrcIdx The register source to set the flag on (e.g src0, src1, src2)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">  /// \param Flag The flag being set.</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">  /// \returns the operand containing the flags for this instruction.</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">getFlagOp</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> SrcIdx = 0,</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                            <span class="keywordtype">unsigned</span> Flag = 0) <span class="keyword">const</span>;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">  /// \brief Clear the specified flag on the instruction.</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">clearFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> Operand, <span class="keywordtype">unsigned</span> Flag) <span class="keyword">const</span>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;};</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="keyword">namespace </span>AMDGPU {</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#abdea5cc579b732f069fb0eaa5c764dc5">getLDSNoRetOp</a>(uint16_t Opcode);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;} <span class="comment">//End namespace AMDGPU</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;} <span class="comment">// End llvm namespace</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#endif // R600INSTRINFO_H_</span></div><div class="ttc" id="classllvm_1_1R600InstrInfo_html_a7d9097347d4de52acbe81850951651e5"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a7d9097347d4de52acbe81850951651e5">llvm::R600InstrInfo::buildSlotOfVectorInstruction</a></div><div class="ttdeci">MachineInstr * buildSlotOfVectorInstruction(MachineBasicBlock &amp;MBB, MachineInstr *MI, unsigned Slot, unsigned DstReg) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01212">R600InstrInfo.cpp:1212</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00538">ScheduleDAG.h:538</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_adbb7558feda98e76dc116e0bf4a26222"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#adbb7558feda98e76dc116e0bf4a26222">llvm::R600InstrInfo::readsLDSSrcReg</a></div><div class="ttdeci">bool readsLDSSrcReg(const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00241">R600InstrInfo.cpp:241</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ae5609377ee9fdd461062a7f91de4c192"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">llvm::R600InstrInfo::clearFlag</a></div><div class="ttdeci">void clearFlag(MachineInstr *MI, unsigned Operand, unsigned Flag) const </div><div class="ttdoc">Clear the specified flag on the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01377">R600InstrInfo.cpp:1377</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a31dcaab13280a54270c4ebb93d65383a"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">llvm::R600InstrInfo::setImmOperand</a></div><div class="ttdeci">void setImmOperand(MachineInstr *MI, unsigned Op, int64_t Imm) const </div><div class="ttdoc">Helper function for setting instruction flag values. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01285">R600InstrInfo.cpp:1285</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a567a6676662ac8d89a37818491f96f3d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a567a6676662ac8d89a37818491f96f3d">llvm::R600InstrInfo::isLDSInstr</a></div><div class="ttdeci">bool isLDSInstr(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00148">R600InstrInfo.cpp:148</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetMachine_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetMachine.html">llvm::AMDGPUTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8h_source.html#l00028">AMDGPUTargetMachine.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a6b3f73606d1639b3c2c02b42af38b466"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a6b3f73606d1639b3c2c02b42af38b466">llvm::R600InstrInfo::isFlagSet</a></div><div class="ttdeci">bool isFlagSet(const MachineInstr &amp;MI, unsigned Operand, unsigned Flag) const </div><div class="ttdoc">Determine if the specified Flag is set on this Operand. </div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a5415539cc75acfd63a95de2707ce2b55"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a5415539cc75acfd63a95de2707ce2b55">llvm::R600InstrInfo::getSrcIdx</a></div><div class="ttdeci">int getSrcIdx(unsigned Opcode, unsigned SrcNum) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00257">R600InstrInfo.cpp:257</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aed7311bb5bbc5336f3383020e86f334f"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aed7311bb5bbc5336f3383020e86f334f">llvm::R600InstrInfo::isLegalToSplitMBBAt</a></div><div class="ttdeci">bool isLegalToSplitMBBAt(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00081">R600InstrInfo.cpp:81</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">llvm::R600InstrInfo::ALU_VEC_120_SCL_212</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00045">R600InstrInfo.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a92f6df613d52302f1a53f4ff4881c64b"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a92f6df613d52302f1a53f4ff4881c64b">llvm::R600InstrInfo::canBeConsideredALU</a></div><div class="ttdeci">bool canBeConsideredALU(const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00164">R600InstrInfo.cpp:164</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a2ac9555cfce3f5ae467d6b9dca8944a8"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a2ac9555cfce3f5ae467d6b9dca8944a8">llvm::R600InstrInfo::getInstrLatency</a></div><div class="ttdeci">virtual int getInstrLatency(const InstrItineraryData *ItinData, SDNode *Node) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00197">R600InstrInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap&lt; unsigned, unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a74f5793375f2d6bd33bd6ebfc4ca2eb5"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a74f5793375f2d6bd33bd6ebfc4ca2eb5">llvm::R600InstrInfo::isVector</a></div><div class="ttdeci">bool isVector(const MachineInstr &amp;MI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00045">R600InstrInfo.cpp:45</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a0091b90309b3cf01a3d4051aad5cea4d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a0091b90309b3cf01a3d4051aad5cea4d">llvm::R600InstrInfo::calculateIndirectAddress</a></div><div class="ttdeci">virtual unsigned calculateIndirectAddress(unsigned RegIndex, unsigned Channel) const </div><div class="ttdoc">Calculate the &quot;Indirect Address&quot; for the given RegIndex and Channel. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01082">R600InstrInfo.cpp:1082</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aaea8786c6d68fe810a1fb03a1c258bc1"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aaea8786c6d68fe810a1fb03a1c258bc1">llvm::R600InstrInfo::buildIndirectWrite</a></div><div class="ttdeci">virtual MachineInstrBuilder buildIndirectWrite(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const </div><div class="ttdoc">Build instruction(s) for an indirect register write. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01093">R600InstrInfo.cpp:1093</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ac9087763ca81614578fd3b20271a5f38"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ac9087763ca81614578fd3b20271a5f38">llvm::R600InstrInfo::fitsReadPortLimitations</a></div><div class="ttdeci">bool fitsReadPortLimitations(const std::vector&lt; MachineInstr * &gt; &amp;MIs, const DenseMap&lt; unsigned, unsigned &gt; &amp;PV, std::vector&lt; BankSwizzle &gt; &amp;BS, bool isLastAluTrans) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00549">R600InstrInfo.cpp:549</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00028">DebugLoc.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1fc6641e5ec1428e507a60f29afb6fae"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a1fc6641e5ec1428e507a60f29afb6fae">llvm::R600InstrInfo::isPlaceHolderOpcode</a></div><div class="ttdeci">bool isPlaceHolderOpcode(unsigned opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00111">R600InstrInfo.cpp:111</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ac6a69e796fe08ae6005ea6cfec70c4fe"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ac6a69e796fe08ae6005ea6cfec70c4fe">llvm::R600InstrInfo::copyPhysReg</a></div><div class="ttdeci">virtual void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00050">R600InstrInfo.cpp:50</a></div></div>
<div class="ttc" id="R600RegisterInfo_8h_html"><div class="ttname"><a href="R600RegisterInfo_8h.html">R600RegisterInfo.h</a></div><div class="ttdoc">Interface definition for R600RegisterInfo. </div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a57f33975d02029c2b80eaabde0ca0651"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a57f33975d02029c2b80eaabde0ca0651">llvm::R600InstrInfo::isVectorOnly</a></div><div class="ttdeci">bool isVectorOnly(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00192">R600InstrInfo.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ab5ce59b75b4fc3e8d75d6ec2cfce1140"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab5ce59b75b4fc3e8d75d6ec2cfce1140">llvm::R600InstrInfo::hasFlagOperand</a></div><div class="ttdeci">bool hasFlagOperand(const MachineInstr &amp;MI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01297">R600InstrInfo.cpp:1297</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ad094f465c946d6d12c67fd70900a0e64"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ad094f465c946d6d12c67fd70900a0e64">llvm::R600InstrInfo::AnalyzeBranch</a></div><div class="ttdeci">bool AnalyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00694">R600InstrInfo.cpp:694</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_adf8d9ff79f3e2ce2e2b24587c00dfc4a"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#adf8d9ff79f3e2ce2e2b24587c00dfc4a">llvm::R600InstrInfo::RemoveBranch</a></div><div class="ttdeci">unsigned RemoveBranch(MachineBasicBlock &amp;MBB) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00833">R600InstrInfo.cpp:833</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a75f287b5a8a0375ca8a96ebfee2dd90c"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a75f287b5a8a0375ca8a96ebfee2dd90c">llvm::R600InstrInfo::isCubeOp</a></div><div class="ttdeci">bool isCubeOp(unsigned opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00123">R600InstrInfo.cpp:123</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ad0f1a975fffe996f08baad4ac73feb38"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ad0f1a975fffe996f08baad4ac73feb38">llvm::R600InstrInfo::isProfitableToUnpredicate</a></div><div class="ttdeci">bool isProfitableToUnpredicate(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00960">R600InstrInfo.cpp:960</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_abdea5cc579b732f069fb0eaa5c764dc5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#abdea5cc579b732f069fb0eaa5c764dc5">llvm::AMDGPU::getLDSNoRetOp</a></div><div class="ttdeci">int getLDSNoRetOp(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ab5e7faaa306fac3ba0087f6dd28ca031"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab5e7faaa306fac3ba0087f6dd28ca031">llvm::R600InstrInfo::PredicateInstruction</a></div><div class="ttdeci">bool PredicateInstruction(MachineInstr *MI, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01015">R600InstrInfo.cpp:1015</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ae4b65c4d557e278d52ff6e39616a6184"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ae4b65c4d557e278d52ff6e39616a6184">llvm::R600InstrInfo::buildMovImm</a></div><div class="ttdeci">MachineInstr * buildMovImm(MachineBasicBlock &amp;BB, MachineBasicBlock::iterator I, unsigned DstReg, uint64_t Imm) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01261">R600InstrInfo.cpp:1261</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a28109dffa32be2b2f9cf318174f6cdb4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a28109dffa32be2b2f9cf318174f6cdb4">llvm::R600InstrInfo::ReverseBranchCondition</a></div><div class="ttdeci">bool ReverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00967">R600InstrInfo.cpp:967</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ae980cc9f29a054fbb25fa7f115c007c7"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ae980cc9f29a054fbb25fa7f115c007c7">llvm::R600InstrInfo::hasInstrModifiers</a></div><div class="ttdeci">bool hasInstrModifiers(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00140">R600InstrInfo.cpp:140</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a7fcdf3063fe5258c5286d395f8762e7d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a7fcdf3063fe5258c5286d395f8762e7d">llvm::R600InstrInfo::buildMovInstr</a></div><div class="ttdeci">MachineInstr * buildMovInstr(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned DstReg, unsigned SrcReg) const </div><div class="ttdoc">Build a MOV instruction. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01271">R600InstrInfo.cpp:1271</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a46661663b36c2b24c3ade17a417714a4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">llvm::R600InstrInfo::usesVertexCache</a></div><div class="ttdeci">bool usesVertexCache(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00204">R600InstrInfo.cpp:204</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">llvm::R600InstrInfo::ALU_VEC_210</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00048">R600InstrInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ae4e7436eaa9120a5ab201de314735a48"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ae4e7436eaa9120a5ab201de314735a48">llvm::R600InstrInfo::getIEQOpcode</a></div><div class="ttdeci">virtual unsigned getIEQOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00092">R600InstrInfo.cpp:92</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00111">MCInstrItineraries.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1fe42bb2767f8a1779048285fedd6ff0"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a1fe42bb2767f8a1779048285fedd6ff0">llvm::R600InstrInfo::R600InstrInfo</a></div><div class="ttdeci">R600InstrInfo(AMDGPUTargetMachine &amp;tm)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00031">R600InstrInfo.cpp:31</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a4671f8263c7cec241186ad392534117e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">llvm::R600InstrInfo::getFlagOp</a></div><div class="ttdeci">MachineOperand &amp; getFlagOp(MachineInstr *MI, unsigned SrcIdx=0, unsigned Flag=0) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01301">R600InstrInfo.cpp:1301</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a343c9f04399965fa729dc486f772abba"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a343c9f04399965fa729dc486f772abba">llvm::R600InstrInfo::usesTextureCache</a></div><div class="ttdeci">bool usesTextureCache(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00213">R600InstrInfo.cpp:213</a></div></div>
<div class="ttc" id="classllvm_1_1BranchProbability_html"><div class="ttname"><a href="classllvm_1_1BranchProbability.html">llvm::BranchProbability</a></div><div class="ttdef"><b>Definition:</b> <a href="BranchProbability_8h_source.html#l00025">BranchProbability.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a77846ac8ec94d5174217aa30016bf1b6"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a77846ac8ec94d5174217aa30016bf1b6">llvm::R600InstrInfo::isExport</a></div><div class="ttdeci">bool isExport(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00200">R600InstrInfo.cpp:200</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a5e31e0153b282f4c388cdc6880cb9720"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a5e31e0153b282f4c388cdc6880cb9720">llvm::R600InstrInfo::getPredicationCost</a></div><div class="ttdeci">unsigned int getPredicationCost(const MachineInstr *) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01049">R600InstrInfo.cpp:1049</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a2b002b03ea1213b23598231f183d8e1d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a2b002b03ea1213b23598231f183d8e1d">llvm::R600InstrInfo::isPredicable</a></div><div class="ttdeci">bool isPredicable(MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00907">R600InstrInfo.cpp:907</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_af6055deb7ab8c9eb563d8b3ea3220c4e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#af6055deb7ab8c9eb563d8b3ea3220c4e">llvm::R600InstrInfo::getSrcs</a></div><div class="ttdeci">SmallVector&lt; std::pair&lt; MachineOperand *, int64_t &gt;, 3 &gt; getSrcs(MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00294">R600InstrInfo.cpp:294</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a0baaa57666a845a35e579bfa1c94aad9"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a0baaa57666a845a35e579bfa1c94aad9">llvm::R600InstrInfo::FindSwizzleForVectorSlot</a></div><div class="ttdeci">bool FindSwizzleForVectorSlot(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;SwzCandidate, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00512">R600InstrInfo.cpp:512</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a7cbbfa9f3f58a5117d8faf6f9f2175e5"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a7cbbfa9f3f58a5117d8faf6f9f2175e5">llvm::R600InstrInfo::isPredicated</a></div><div class="ttdeci">bool isPredicated(const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00891">R600InstrInfo.cpp:891</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a8be174821a853a8166c14fa44a8fba64"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a8be174821a853a8166c14fa44a8fba64">llvm::AMDGPUInstrInfo::TM</a></div><div class="ttdeci">TargetMachine &amp; TM</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00048">AMDGPUInstrInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ace87802d98aa558e3ab9e6bd927f9fb4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ace87802d98aa558e3ab9e6bd927f9fb4">llvm::R600InstrInfo::getRegisterInfo</a></div><div class="ttdeci">const R600RegisterInfo &amp; getRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00037">R600InstrInfo.cpp:37</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a4833be56fd15da4e4b29b94a7249f489"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a4833be56fd15da4e4b29b94a7249f489">llvm::R600InstrInfo::getIndirectAddrRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getIndirectAddrRegClass() const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01089">R600InstrInfo.cpp:1089</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">llvm::R600InstrInfo::BankSwizzle</a></div><div class="ttdeci">BankSwizzle</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00042">R600InstrInfo.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">llvm::R600InstrInfo::ALU_VEC_201</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00047">R600InstrInfo.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1804b7629c6b7dfd42443e6e429dbc12"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">llvm::R600InstrInfo::getOperandIdx</a></div><div class="ttdeci">int getOperandIdx(const MachineInstr &amp;MI, unsigned Op) const </div><div class="ttdoc">Get the index of Op in the MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01277">R600InstrInfo.cpp:1277</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00032">R600InstrInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">llvm::R600InstrInfo::ALU_VEC_102_SCL_221</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00046">R600InstrInfo.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a6b2205f736365a9d76695a91376b7ac4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a6b2205f736365a9d76695a91376b7ac4">llvm::R600InstrInfo::usesAddressRegister</a></div><div class="ttdeci">bool usesAddressRegister(MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00233">R600InstrInfo.cpp:233</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00880">SmallVector.h:880</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a8319c256f5ec9ff1854d38b1c9319db4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a8319c256f5ec9ff1854d38b1c9319db4">llvm::R600InstrInfo::getInstrLatency</a></div><div class="ttdeci">unsigned int getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr *MI, unsigned *PredCost=0) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01053">R600InstrInfo.cpp:1053</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00306">SelectionDAGNodes.h:306</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">llvm::R600InstrInfo::ALU_VEC_021_SCL_122</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00044">R600InstrInfo.h:44</a></div></div>
<div class="ttc" id="R600Defines_8h_html"><div class="ttname"><a href="R600Defines_8h.html">R600Defines.h</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a53dddf32a33d6570134a6864e4add034"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a53dddf32a33d6570134a6864e4add034">llvm::R600InstrInfo::isTrig</a></div><div class="ttdeci">bool isTrig(const MachineInstr &amp;MI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00041">R600InstrInfo.cpp:41</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a62318be18f9fc4ffb5247c9bae6befb4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a62318be18f9fc4ffb5247c9bae6befb4">llvm::R600InstrInfo::mustBeLastInClause</a></div><div class="ttdeci">bool mustBeLastInClause(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00223">R600InstrInfo.cpp:223</a></div></div>
<div class="ttc" id="classllvm_1_1DFAPacketizer_html"><div class="ttname"><a href="classllvm_1_1DFAPacketizer.html">llvm::DFAPacketizer</a></div><div class="ttdef"><b>Definition:</b> <a href="DFAPacketizer_8h_source.html#l00043">DFAPacketizer.h:43</a></div></div>
<div class="ttc" id="CodeGen_2README_8txt_html_a09776db24cf586ec9f1e18f3bae14099"><div class="ttname"><a href="CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM BB</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2README_8txt_source.html#l00036">CodeGen/README.txt:36</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html">llvm::R600RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8h_source.html#l00025">R600RegisterInfo.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a0a1cf472c1334619a363dfcb9f377649"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a0a1cf472c1334619a363dfcb9f377649">llvm::R600InstrInfo::getSelIdx</a></div><div class="ttdeci">int getSelIdx(unsigned Opcode, unsigned SrcIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00269">R600InstrInfo.cpp:269</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00041">AMDGPUInstrInfo.h:41</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a></div><div class="ttdoc">Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. </div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a82ba91233cc87a7fcdaa6f41c32219a5"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a82ba91233cc87a7fcdaa6f41c32219a5">llvm::R600InstrInfo::InsertBranch</a></div><div class="ttdeci">unsigned InsertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, DebugLoc DL) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00787">R600InstrInfo.cpp:787</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aa6cbe56d89b87c5e1d2f0f33eba03f1c"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aa6cbe56d89b87c5e1d2f0f33eba03f1c">llvm::R600InstrInfo::SubsumesPredicate</a></div><div class="ttdeci">bool SubsumesPredicate(const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred1, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred2) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01008">R600InstrInfo.cpp:1008</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ab47bdd7d4e6c3fe1c04ad4c006f13ecc"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">llvm::R600InstrInfo::addFlag</a></div><div class="ttdeci">void addFlag(MachineInstr *MI, unsigned Operand, unsigned Flag) const </div><div class="ttdoc">Add one of the MO_FLAG* flags to the specified Operand. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01356">R600InstrInfo.cpp:1356</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a60dbe072b2564dd885c0273a1ddae5c5"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a60dbe072b2564dd885c0273a1ddae5c5">llvm::R600InstrInfo::reserveIndirectRegisters</a></div><div class="ttdeci">void reserveIndirectRegisters(BitVector &amp;Reserved, const MachineFunction &amp;MF) const </div><div class="ttdoc">Reserve the registers that may be accesed using indirect addressing. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01061">R600InstrInfo.cpp:1061</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a6c959d12d983263ee65720ec2004b030"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">llvm::R600InstrInfo::buildDefaultInstruction</a></div><div class="ttdeci">MachineInstrBuilder buildDefaultInstruction(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned Opcode, unsigned DstReg, unsigned Src0Reg, unsigned Src1Reg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01133">R600InstrInfo.cpp:1133</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a83f0503b0b6524f6152fb17abc0972ae"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a83f0503b0b6524f6152fb17abc0972ae">llvm::R600InstrInfo::DefinesPredicate</a></div><div class="ttdeci">bool DefinesPredicate(MachineInstr *MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01001">R600InstrInfo.cpp:1001</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aa178c1bd1b1e7866c5d86efdcc9a9759"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aa178c1bd1b1e7866c5d86efdcc9a9759">llvm::R600InstrInfo::isProfitableToDupForIfCvt</a></div><div class="ttdeci">bool isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCyles, const BranchProbability &amp;Probability) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00952">R600InstrInfo.cpp:952</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aab82728796f30c6a4042ed935219f5e3"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aab82728796f30c6a4042ed935219f5e3">llvm::R600InstrInfo::buildIndirectRead</a></div><div class="ttdeci">virtual MachineInstrBuilder buildIndirectRead(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const </div><div class="ttdoc">Build instruction(s) for an indirect register read. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01110">R600InstrInfo.cpp:1110</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html">llvm::AMDGPUSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00029">AMDGPUSubtarget.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1a5b9275f43c09965817c3a9645852c4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a1a5b9275f43c09965817c3a9645852c4">llvm::R600InstrInfo::isLegalUpTo</a></div><div class="ttdeci">unsigned isLegalUpTo(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, const std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;Swz, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00443">R600InstrInfo.cpp:443</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">llvm::R600InstrInfo::ALU_VEC_012_SCL_210</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00043">R600InstrInfo.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_abb29912c607d99a0dbc42453b3fdeadf"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#abb29912c607d99a0dbc42453b3fdeadf">llvm::R600InstrInfo::getMaxAlusPerClause</a></div><div class="ttdeci">unsigned getMaxAlusPerClause() const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01129">R600InstrInfo.cpp:1129</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a520bbb1242cd198cb0e5b3d157870f32"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a520bbb1242cd198cb0e5b3d157870f32">llvm::R600InstrInfo::isReductionOp</a></div><div class="ttdeci">bool isReductionOp(unsigned opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00119">R600InstrInfo.cpp:119</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aa4ec3d27914ec6ec1495dcf58d66599e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aa4ec3d27914ec6ec1495dcf58d66599e">llvm::R600InstrInfo::definesAddressRegister</a></div><div class="ttdeci">bool definesAddressRegister(MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00237">R600InstrInfo.cpp:237</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_af7b7cc08d963d094cc66f42d563b1874"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#af7b7cc08d963d094cc66f42d563b1874">llvm::R600InstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCyles, unsigned ExtraPredCycles, const BranchProbability &amp;Probability) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00933">R600InstrInfo.cpp:933</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00061">Target/TargetMachine.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1adf84c71798a4f0aa78ddf235320c88"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a1adf84c71798a4f0aa78ddf235320c88">llvm::R600InstrInfo::isMov</a></div><div class="ttdeci">virtual bool isMov(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00096">R600InstrInfo.cpp:96</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a4b39400c798e317e9525d46fc8221012"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a4b39400c798e317e9525d46fc8221012">llvm::R600InstrInfo::isLDSNoRetInstr</a></div><div class="ttdeci">bool isLDSNoRetInstr(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00156">R600InstrInfo.cpp:156</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_adac9d699d7dcdfb4f5f92432cb7ac4b4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">llvm::R600InstrInfo::fitsConstReadLimitations</a></div><div class="ttdeci">bool fitsConstReadLimitations(const std::vector&lt; MachineInstr * &gt; &amp;) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00623">R600InstrInfo.cpp:623</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aff4929f96b07058beefbcb3097a7da7f"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aff4929f96b07058beefbcb3097a7da7f">llvm::R600InstrInfo::isLDSRetInstr</a></div><div class="ttdeci">bool isLDSRetInstr(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00160">R600InstrInfo.cpp:160</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_af84cb86f767529ac5d4123e1ca51cffd"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">llvm::R600InstrInfo::isALUInstr</a></div><div class="ttdeci">bool isALUInstr(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00134">R600InstrInfo.cpp:134</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a3221cbd8ae4c796e46f4c4d7b318dd38"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a3221cbd8ae4c796e46f4c4d7b318dd38">llvm::R600InstrInfo::CreateTargetScheduleState</a></div><div class="ttdeci">DFAPacketizer * CreateTargetScheduleState(const TargetMachine *TM, const ScheduleDAG *DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00654">R600InstrInfo.cpp:654</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_af5ecb6a9739febf2aaaaa4eb2d13f9cb"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#af5ecb6a9739febf2aaaaa4eb2d13f9cb">llvm::R600InstrInfo::isTransOnly</a></div><div class="ttdeci">bool isTransOnly(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00182">R600InstrInfo.cpp:182</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:00:56 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
