# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:22:56 on Dec 29,2025
# vlog -reportprogress 300 fifo.v "+acc" 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:22:56 on Dec 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 18:22:56 on Dec 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:22:59 on Dec 29,2025
# vlog -reportprogress 300 fifo.v "+acc" 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:22:59 on Dec 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 18:22:56 on Dec 29,2025
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:23:01 on Dec 29,2025
# vlog -reportprogress 300 fifo.v "+acc" 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:23:01 on Dec 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 18:22:56 on Dec 29,2025
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:23:02 on Dec 29,2025
# vlog -reportprogress 300 fifo.v "+acc" 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:23:02 on Dec 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 18:22:56 on Dec 29,2025
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:23:04 on Dec 29,2025
# vlog -reportprogress 300 fifo.v "+acc" 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:23:04 on Dec 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 18:22:56 on Dec 29,2025
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:23:05 on Dec 29,2025
# vlog -reportprogress 300 fifo.v "+acc" 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:23:05 on Dec 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 18:22:56 on Dec 29,2025
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:23:13 on Dec 29,2025
# vlog -reportprogress 300 fifo.v "+acc" 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:23:13 on Dec 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 18:22:56 on Dec 29,2025
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:23:14 on Dec 29,2025
# vlog -reportprogress 300 fifo.v "+acc" 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:23:14 on Dec 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 18:22:56 on Dec 29,2025
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:23:15 on Dec 29,2025
# vlog -reportprogress 300 fifo.v "+acc" 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:23:15 on Dec 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 18:22:56 on Dec 29,2025
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:23:16 on Dec 29,2025
# vlog -reportprogress 300 fifo.v "+acc" 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:23:16 on Dec 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 18:22:56 on Dec 29,2025
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:23:17 on Dec 29,2025
# vlog -reportprogress 300 fifo.v "+acc" 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:23:17 on Dec 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 18:22:56 on Dec 29,2025
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:23:18 on Dec 29,2025
# vlog -reportprogress 300 fifo.v "+acc" 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:23:18 on Dec 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 18:22:56 on Dec 29,2025
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:23:19 on Dec 29,2025
# vlog -reportprogress 300 fifo.v "+acc" 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:23:19 on Dec 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 18:22:56 on Dec 29,2025
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:23:21 on Dec 29,2025
# vlog -reportprogress 300 fifo.v "+acc" 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:23:21 on Dec 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 18:22:56 on Dec 29,2025
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 18:23:22 on Dec 29,2025
# vlog -reportprogress 300 fifo.v "+acc" 
# -- Compiling module fifo
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:23:22 on Dec 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 18:22:56 on Dec 29,2025
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/FIFO/FIFO/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
# End time: 18:23:27 on Dec 29,2025, Elapsed time: 0:00:31
# Errors: 135, Warnings: 0
