
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nsenter_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401528 <.init>:
  401528:	stp	x29, x30, [sp, #-16]!
  40152c:	mov	x29, sp
  401530:	bl	4024ac <ferror@plt+0xb5c>
  401534:	ldp	x29, x30, [sp], #16
  401538:	ret

Disassembly of section .plt:

0000000000401540 <memcpy@plt-0x20>:
  401540:	stp	x16, x30, [sp, #-16]!
  401544:	adrp	x16, 415000 <ferror@plt+0x136b0>
  401548:	ldr	x17, [x16, #4088]
  40154c:	add	x16, x16, #0xff8
  401550:	br	x17
  401554:	nop
  401558:	nop
  40155c:	nop

0000000000401560 <memcpy@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401564:	ldr	x17, [x16]
  401568:	add	x16, x16, #0x0
  40156c:	br	x17

0000000000401570 <_exit@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401574:	ldr	x17, [x16, #8]
  401578:	add	x16, x16, #0x8
  40157c:	br	x17

0000000000401580 <setuid@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401584:	ldr	x17, [x16, #16]
  401588:	add	x16, x16, #0x10
  40158c:	br	x17

0000000000401590 <strtoul@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401594:	ldr	x17, [x16, #24]
  401598:	add	x16, x16, #0x18
  40159c:	br	x17

00000000004015a0 <strlen@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4015a4:	ldr	x17, [x16, #32]
  4015a8:	add	x16, x16, #0x20
  4015ac:	br	x17

00000000004015b0 <fputs@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4015b4:	ldr	x17, [x16, #40]
  4015b8:	add	x16, x16, #0x28
  4015bc:	br	x17

00000000004015c0 <exit@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4015c4:	ldr	x17, [x16, #48]
  4015c8:	add	x16, x16, #0x30
  4015cc:	br	x17

00000000004015d0 <dup@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4015d4:	ldr	x17, [x16, #56]
  4015d8:	add	x16, x16, #0x38
  4015dc:	br	x17

00000000004015e0 <fchdir@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4015e4:	ldr	x17, [x16, #64]
  4015e8:	add	x16, x16, #0x40
  4015ec:	br	x17

00000000004015f0 <execl@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4015f4:	ldr	x17, [x16, #72]
  4015f8:	add	x16, x16, #0x48
  4015fc:	br	x17

0000000000401600 <strtod@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401604:	ldr	x17, [x16, #80]
  401608:	add	x16, x16, #0x50
  40160c:	br	x17

0000000000401610 <__cxa_atexit@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401614:	ldr	x17, [x16, #88]
  401618:	add	x16, x16, #0x58
  40161c:	br	x17

0000000000401620 <fputc@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401624:	ldr	x17, [x16, #96]
  401628:	add	x16, x16, #0x60
  40162c:	br	x17

0000000000401630 <kill@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401634:	ldr	x17, [x16, #104]
  401638:	add	x16, x16, #0x68
  40163c:	br	x17

0000000000401640 <fork@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401644:	ldr	x17, [x16, #112]
  401648:	add	x16, x16, #0x70
  40164c:	br	x17

0000000000401650 <snprintf@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401654:	ldr	x17, [x16, #120]
  401658:	add	x16, x16, #0x78
  40165c:	br	x17

0000000000401660 <localeconv@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401664:	ldr	x17, [x16, #128]
  401668:	add	x16, x16, #0x80
  40166c:	br	x17

0000000000401670 <fileno@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401674:	ldr	x17, [x16, #136]
  401678:	add	x16, x16, #0x88
  40167c:	br	x17

0000000000401680 <getpid@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401684:	ldr	x17, [x16, #144]
  401688:	add	x16, x16, #0x90
  40168c:	br	x17

0000000000401690 <malloc@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401694:	ldr	x17, [x16, #152]
  401698:	add	x16, x16, #0x98
  40169c:	br	x17

00000000004016a0 <open@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4016a4:	ldr	x17, [x16, #160]
  4016a8:	add	x16, x16, #0xa0
  4016ac:	br	x17

00000000004016b0 <__strtol_internal@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4016b4:	ldr	x17, [x16, #168]
  4016b8:	add	x16, x16, #0xa8
  4016bc:	br	x17

00000000004016c0 <strncmp@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4016c4:	ldr	x17, [x16, #176]
  4016c8:	add	x16, x16, #0xb0
  4016cc:	br	x17

00000000004016d0 <bindtextdomain@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4016d4:	ldr	x17, [x16, #184]
  4016d8:	add	x16, x16, #0xb8
  4016dc:	br	x17

00000000004016e0 <__libc_start_main@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4016e4:	ldr	x17, [x16, #192]
  4016e8:	add	x16, x16, #0xc0
  4016ec:	br	x17

00000000004016f0 <fgetc@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4016f4:	ldr	x17, [x16, #200]
  4016f8:	add	x16, x16, #0xc8
  4016fc:	br	x17

0000000000401700 <__strtoul_internal@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401704:	ldr	x17, [x16, #208]
  401708:	add	x16, x16, #0xd0
  40170c:	br	x17

0000000000401710 <__xpg_basename@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401714:	ldr	x17, [x16, #216]
  401718:	add	x16, x16, #0xd8
  40171c:	br	x17

0000000000401720 <strdup@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401724:	ldr	x17, [x16, #224]
  401728:	add	x16, x16, #0xe0
  40172c:	br	x17

0000000000401730 <close@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401734:	ldr	x17, [x16, #232]
  401738:	add	x16, x16, #0xe8
  40173c:	br	x17

0000000000401740 <__gmon_start__@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401744:	ldr	x17, [x16, #240]
  401748:	add	x16, x16, #0xf0
  40174c:	br	x17

0000000000401750 <abort@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401754:	ldr	x17, [x16, #248]
  401758:	add	x16, x16, #0xf8
  40175c:	br	x17

0000000000401760 <setgid@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401764:	ldr	x17, [x16, #256]
  401768:	add	x16, x16, #0x100
  40176c:	br	x17

0000000000401770 <textdomain@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401774:	ldr	x17, [x16, #264]
  401778:	add	x16, x16, #0x108
  40177c:	br	x17

0000000000401780 <getopt_long@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401784:	ldr	x17, [x16, #272]
  401788:	add	x16, x16, #0x110
  40178c:	br	x17

0000000000401790 <execvp@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401794:	ldr	x17, [x16, #280]
  401798:	add	x16, x16, #0x118
  40179c:	br	x17

00000000004017a0 <strcmp@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4017a4:	ldr	x17, [x16, #288]
  4017a8:	add	x16, x16, #0x120
  4017ac:	br	x17

00000000004017b0 <warn@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4017b4:	ldr	x17, [x16, #296]
  4017b8:	add	x16, x16, #0x128
  4017bc:	br	x17

00000000004017c0 <__ctype_b_loc@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4017c4:	ldr	x17, [x16, #304]
  4017c8:	add	x16, x16, #0x130
  4017cc:	br	x17

00000000004017d0 <strtol@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4017d4:	ldr	x17, [x16, #312]
  4017d8:	add	x16, x16, #0x138
  4017dc:	br	x17

00000000004017e0 <free@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4017e4:	ldr	x17, [x16, #320]
  4017e8:	add	x16, x16, #0x140
  4017ec:	br	x17

00000000004017f0 <vasprintf@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4017f4:	ldr	x17, [x16, #328]
  4017f8:	add	x16, x16, #0x148
  4017fc:	br	x17

0000000000401800 <strndup@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401804:	ldr	x17, [x16, #336]
  401808:	add	x16, x16, #0x150
  40180c:	br	x17

0000000000401810 <strspn@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401814:	ldr	x17, [x16, #344]
  401818:	add	x16, x16, #0x158
  40181c:	br	x17

0000000000401820 <strchr@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401824:	ldr	x17, [x16, #352]
  401828:	add	x16, x16, #0x160
  40182c:	br	x17

0000000000401830 <setgroups@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401834:	ldr	x17, [x16, #360]
  401838:	add	x16, x16, #0x168
  40183c:	br	x17

0000000000401840 <fflush@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401844:	ldr	x17, [x16, #368]
  401848:	add	x16, x16, #0x170
  40184c:	br	x17

0000000000401850 <strcpy@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401854:	ldr	x17, [x16, #376]
  401858:	add	x16, x16, #0x178
  40185c:	br	x17

0000000000401860 <chroot@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401864:	ldr	x17, [x16, #384]
  401868:	add	x16, x16, #0x180
  40186c:	br	x17

0000000000401870 <setns@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401874:	ldr	x17, [x16, #392]
  401878:	add	x16, x16, #0x188
  40187c:	br	x17

0000000000401880 <warnx@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401884:	ldr	x17, [x16, #400]
  401888:	add	x16, x16, #0x190
  40188c:	br	x17

0000000000401890 <dcgettext@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401894:	ldr	x17, [x16, #408]
  401898:	add	x16, x16, #0x198
  40189c:	br	x17

00000000004018a0 <errx@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4018a4:	ldr	x17, [x16, #416]
  4018a8:	add	x16, x16, #0x1a0
  4018ac:	br	x17

00000000004018b0 <strcspn@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4018b4:	ldr	x17, [x16, #424]
  4018b8:	add	x16, x16, #0x1a8
  4018bc:	br	x17

00000000004018c0 <printf@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4018c4:	ldr	x17, [x16, #432]
  4018c8:	add	x16, x16, #0x1b0
  4018cc:	br	x17

00000000004018d0 <__assert_fail@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4018d4:	ldr	x17, [x16, #440]
  4018d8:	add	x16, x16, #0x1b8
  4018dc:	br	x17

00000000004018e0 <__errno_location@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4018e4:	ldr	x17, [x16, #448]
  4018e8:	add	x16, x16, #0x1c0
  4018ec:	br	x17

00000000004018f0 <getenv@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x146b0>
  4018f4:	ldr	x17, [x16, #456]
  4018f8:	add	x16, x16, #0x1c8
  4018fc:	br	x17

0000000000401900 <__xstat@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401904:	ldr	x17, [x16, #464]
  401908:	add	x16, x16, #0x1d0
  40190c:	br	x17

0000000000401910 <waitpid@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401914:	ldr	x17, [x16, #472]
  401918:	add	x16, x16, #0x1d8
  40191c:	br	x17

0000000000401920 <fprintf@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401924:	ldr	x17, [x16, #480]
  401928:	add	x16, x16, #0x1e0
  40192c:	br	x17

0000000000401930 <err@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401934:	ldr	x17, [x16, #488]
  401938:	add	x16, x16, #0x1e8
  40193c:	br	x17

0000000000401940 <setlocale@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401944:	ldr	x17, [x16, #496]
  401948:	add	x16, x16, #0x1f0
  40194c:	br	x17

0000000000401950 <ferror@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x146b0>
  401954:	ldr	x17, [x16, #504]
  401958:	add	x16, x16, #0x1f8
  40195c:	br	x17

Disassembly of section .text:

0000000000401960 <.text>:
  401960:	stp	x29, x30, [sp, #-160]!
  401964:	mov	x29, sp
  401968:	stp	x19, x20, [sp, #16]
  40196c:	mov	w20, w0
  401970:	mov	x19, x1
  401974:	mov	w0, #0x6                   	// #6
  401978:	adrp	x1, 404000 <ferror@plt+0x26b0>
  40197c:	add	x1, x1, #0x600
  401980:	stp	x21, x22, [sp, #32]
  401984:	adrp	x21, 404000 <ferror@plt+0x26b0>
  401988:	stp	x23, x24, [sp, #48]
  40198c:	add	x21, x21, #0x590
  401990:	adrp	x23, 404000 <ferror@plt+0x26b0>
  401994:	stp	x25, x26, [sp, #64]
  401998:	adrp	x22, 404000 <ferror@plt+0x26b0>
  40199c:	add	x23, x23, #0xd58
  4019a0:	stp	x27, x28, [sp, #80]
  4019a4:	bl	401940 <setlocale@plt>
  4019a8:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4019ac:	add	x1, x1, #0x578
  4019b0:	mov	x0, x21
  4019b4:	bl	4016d0 <bindtextdomain@plt>
  4019b8:	adrp	x27, 416000 <ferror@plt+0x146b0>
  4019bc:	mov	x0, x21
  4019c0:	add	x27, x27, #0x210
  4019c4:	bl	401770 <textdomain@plt>
  4019c8:	adrp	x21, 404000 <ferror@plt+0x26b0>
  4019cc:	adrp	x0, 402000 <ferror@plt+0x6b0>
  4019d0:	add	x22, x22, #0xa90
  4019d4:	add	x0, x0, #0x7b0
  4019d8:	add	x21, x21, #0xcd8
  4019dc:	bl	4044a0 <ferror@plt+0x2b50>
  4019e0:	mov	w24, #0xffffffff            	// #-1
  4019e4:	add	x0, x27, #0xc4
  4019e8:	mov	w28, #0x0                   	// #0
  4019ec:	mov	w26, #0x0                   	// #0
  4019f0:	mov	w25, #0x0                   	// #0
  4019f4:	stp	wzr, wzr, [sp, #96]
  4019f8:	str	wzr, [sp, #104]
  4019fc:	str	wzr, [sp, #112]
  401a00:	stp	wzr, wzr, [sp, #120]
  401a04:	str	x0, [sp, #128]
  401a08:	add	x3, x23, #0x18
  401a0c:	mov	x2, x22
  401a10:	mov	x1, x19
  401a14:	mov	w0, w20
  401a18:	mov	x4, #0x0                   	// #0
  401a1c:	bl	401780 <getopt_long@plt>
  401a20:	cmn	w0, #0x1
  401a24:	b.eq	401a68 <ferror@plt+0x118>  // b.none
  401a28:	sub	w0, w0, #0x43
  401a2c:	cmp	w0, #0x3d
  401a30:	b.hi	401f34 <ferror@plt+0x5e4>  // b.pmore
  401a34:	ldrh	w0, [x21, w0, uxtw #1]
  401a38:	adr	x1, 401a44 <ferror@plt+0xf4>
  401a3c:	add	x0, x1, w0, sxth #2
  401a40:	br	x0
  401a44:	add	x3, x23, #0x18
  401a48:	mov	x2, x22
  401a4c:	mov	x1, x19
  401a50:	mov	w0, w20
  401a54:	mov	x4, #0x0                   	// #0
  401a58:	mov	w26, #0x1                   	// #1
  401a5c:	bl	401780 <getopt_long@plt>
  401a60:	cmn	w0, #0x1
  401a64:	b.ne	401a28 <ferror@plt+0xd8>  // b.any
  401a68:	cbnz	w28, 402058 <ferror@plt+0x708>
  401a6c:	adrp	x22, 416000 <ferror@plt+0x146b0>
  401a70:	add	x21, x22, #0x210
  401a74:	ldr	w0, [x22, #528]
  401a78:	mov	x23, x21
  401a7c:	cbnz	w0, 401a8c <ferror@plt+0x13c>
  401a80:	b	401fc4 <ferror@plt+0x674>
  401a84:	ldr	w0, [x23, #24]!
  401a88:	cbz	w0, 401fc4 <ferror@plt+0x674>
  401a8c:	tst	w25, w0
  401a90:	b.eq	401a84 <ferror@plt+0x134>  // b.none
  401a94:	mov	x1, #0x0                   	// #0
  401a98:	bl	402758 <ferror@plt+0xe08>
  401a9c:	b	401a84 <ferror@plt+0x134>
  401aa0:	mov	w24, #0x0                   	// #0
  401aa4:	b	401a08 <ferror@plt+0xb8>
  401aa8:	adrp	x0, 416000 <ferror@plt+0x146b0>
  401aac:	ldr	x2, [x0, #744]
  401ab0:	cbz	x2, 401f90 <ferror@plt+0x640>
  401ab4:	ldr	x0, [sp, #128]
  401ab8:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401abc:	add	x1, x1, #0x5f0
  401ac0:	bl	402680 <ferror@plt+0xd30>
  401ac4:	b	401a08 <ferror@plt+0xb8>
  401ac8:	adrp	x0, 416000 <ferror@plt+0x146b0>
  401acc:	ldr	x1, [x0, #744]
  401ad0:	cbz	x1, 401f88 <ferror@plt+0x638>
  401ad4:	mov	w0, #0x4000000             	// #67108864
  401ad8:	bl	402758 <ferror@plt+0xe08>
  401adc:	b	401a08 <ferror@plt+0xb8>
  401ae0:	adrp	x3, 416000 <ferror@plt+0x146b0>
  401ae4:	mov	w2, #0x5                   	// #5
  401ae8:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401aec:	mov	x0, #0x0                   	// #0
  401af0:	ldr	x3, [x3, #744]
  401af4:	add	x1, x1, #0x5a0
  401af8:	str	x3, [sp, #136]
  401afc:	bl	401890 <dcgettext@plt>
  401b00:	mov	x1, x0
  401b04:	ldr	x3, [sp, #136]
  401b08:	mov	x0, x3
  401b0c:	bl	4034f0 <ferror@plt+0x1ba0>
  401b10:	adrp	x1, 416000 <ferror@plt+0x146b0>
  401b14:	str	w0, [x1, #780]
  401b18:	b	401a08 <ferror@plt+0xb8>
  401b1c:	adrp	x0, 416000 <ferror@plt+0x146b0>
  401b20:	ldr	x2, [x0, #744]
  401b24:	cbz	x2, 401f7c <ferror@plt+0x62c>
  401b28:	add	x0, x27, #0xc0
  401b2c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401b30:	add	x1, x1, #0x5e8
  401b34:	bl	402680 <ferror@plt+0xd30>
  401b38:	b	401a08 <ferror@plt+0xb8>
  401b3c:	adrp	x0, 416000 <ferror@plt+0x146b0>
  401b40:	ldr	x1, [x0, #744]
  401b44:	cbz	x1, 401f74 <ferror@plt+0x624>
  401b48:	mov	w0, #0x20000000            	// #536870912
  401b4c:	bl	402758 <ferror@plt+0xe08>
  401b50:	b	401a08 <ferror@plt+0xb8>
  401b54:	adrp	x0, 416000 <ferror@plt+0x146b0>
  401b58:	ldr	x1, [x0, #744]
  401b5c:	cbz	x1, 401fbc <ferror@plt+0x66c>
  401b60:	mov	w0, #0x40000000            	// #1073741824
  401b64:	bl	402758 <ferror@plt+0xe08>
  401b68:	b	401a08 <ferror@plt+0xb8>
  401b6c:	adrp	x0, 416000 <ferror@plt+0x146b0>
  401b70:	ldr	x1, [x0, #744]
  401b74:	cbz	x1, 401fb4 <ferror@plt+0x664>
  401b78:	mov	w0, #0x20000               	// #131072
  401b7c:	bl	402758 <ferror@plt+0xe08>
  401b80:	b	401a08 <ferror@plt+0xb8>
  401b84:	adrp	x0, 416000 <ferror@plt+0x146b0>
  401b88:	ldr	x1, [x0, #744]
  401b8c:	cbz	x1, 401fac <ferror@plt+0x65c>
  401b90:	mov	w0, #0x8000000             	// #134217728
  401b94:	bl	402758 <ferror@plt+0xe08>
  401b98:	b	401a08 <ferror@plt+0xb8>
  401b9c:	adrp	x3, 416000 <ferror@plt+0x146b0>
  401ba0:	mov	w2, #0x5                   	// #5
  401ba4:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401ba8:	mov	x0, #0x0                   	// #0
  401bac:	ldr	x19, [x3, #760]
  401bb0:	add	x1, x1, #0x5f8
  401bb4:	bl	401890 <dcgettext@plt>
  401bb8:	mov	x1, x19
  401bbc:	bl	4015b0 <fputs@plt>
  401bc0:	mov	w2, #0x5                   	// #5
  401bc4:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401bc8:	mov	x0, #0x0                   	// #0
  401bcc:	add	x1, x1, #0x608
  401bd0:	bl	401890 <dcgettext@plt>
  401bd4:	mov	x1, x0
  401bd8:	adrp	x2, 416000 <ferror@plt+0x146b0>
  401bdc:	mov	x0, x19
  401be0:	ldr	x2, [x2, #768]
  401be4:	bl	401920 <fprintf@plt>
  401be8:	mov	x1, x19
  401bec:	mov	w0, #0xa                   	// #10
  401bf0:	bl	401620 <fputc@plt>
  401bf4:	mov	w2, #0x5                   	// #5
  401bf8:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401bfc:	mov	x0, #0x0                   	// #0
  401c00:	add	x1, x1, #0x638
  401c04:	bl	401890 <dcgettext@plt>
  401c08:	mov	x1, x19
  401c0c:	bl	4015b0 <fputs@plt>
  401c10:	mov	w2, #0x5                   	// #5
  401c14:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401c18:	mov	x0, #0x0                   	// #0
  401c1c:	add	x1, x1, #0x670
  401c20:	bl	401890 <dcgettext@plt>
  401c24:	mov	x1, x19
  401c28:	bl	4015b0 <fputs@plt>
  401c2c:	mov	w2, #0x5                   	// #5
  401c30:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401c34:	mov	x0, #0x0                   	// #0
  401c38:	add	x1, x1, #0x680
  401c3c:	bl	401890 <dcgettext@plt>
  401c40:	mov	x1, x19
  401c44:	bl	4015b0 <fputs@plt>
  401c48:	mov	w2, #0x5                   	// #5
  401c4c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401c50:	mov	x0, #0x0                   	// #0
  401c54:	add	x1, x1, #0x6b0
  401c58:	bl	401890 <dcgettext@plt>
  401c5c:	mov	x1, x19
  401c60:	bl	4015b0 <fputs@plt>
  401c64:	mov	w2, #0x5                   	// #5
  401c68:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401c6c:	mov	x0, #0x0                   	// #0
  401c70:	add	x1, x1, #0x6f0
  401c74:	bl	401890 <dcgettext@plt>
  401c78:	mov	x1, x19
  401c7c:	bl	4015b0 <fputs@plt>
  401c80:	mov	w2, #0x5                   	// #5
  401c84:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401c88:	mov	x0, #0x0                   	// #0
  401c8c:	add	x1, x1, #0x720
  401c90:	bl	401890 <dcgettext@plt>
  401c94:	mov	x1, x19
  401c98:	bl	4015b0 <fputs@plt>
  401c9c:	mov	w2, #0x5                   	// #5
  401ca0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401ca4:	mov	x0, #0x0                   	// #0
  401ca8:	add	x1, x1, #0x760
  401cac:	bl	401890 <dcgettext@plt>
  401cb0:	mov	x1, x19
  401cb4:	bl	4015b0 <fputs@plt>
  401cb8:	mov	w2, #0x5                   	// #5
  401cbc:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401cc0:	mov	x0, #0x0                   	// #0
  401cc4:	add	x1, x1, #0x798
  401cc8:	bl	401890 <dcgettext@plt>
  401ccc:	mov	x1, x19
  401cd0:	bl	4015b0 <fputs@plt>
  401cd4:	mov	w2, #0x5                   	// #5
  401cd8:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401cdc:	mov	x0, #0x0                   	// #0
  401ce0:	add	x1, x1, #0x7d0
  401ce4:	bl	401890 <dcgettext@plt>
  401ce8:	mov	x1, x19
  401cec:	bl	4015b0 <fputs@plt>
  401cf0:	mov	w2, #0x5                   	// #5
  401cf4:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401cf8:	mov	x0, #0x0                   	// #0
  401cfc:	add	x1, x1, #0x800
  401d00:	bl	401890 <dcgettext@plt>
  401d04:	mov	x1, x19
  401d08:	bl	4015b0 <fputs@plt>
  401d0c:	mov	w2, #0x5                   	// #5
  401d10:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401d14:	mov	x0, #0x0                   	// #0
  401d18:	add	x1, x1, #0x830
  401d1c:	bl	401890 <dcgettext@plt>
  401d20:	mov	x1, x19
  401d24:	bl	4015b0 <fputs@plt>
  401d28:	mov	w2, #0x5                   	// #5
  401d2c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401d30:	mov	x0, #0x0                   	// #0
  401d34:	add	x1, x1, #0x860
  401d38:	bl	401890 <dcgettext@plt>
  401d3c:	mov	x1, x19
  401d40:	bl	4015b0 <fputs@plt>
  401d44:	mov	w2, #0x5                   	// #5
  401d48:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401d4c:	mov	x0, #0x0                   	// #0
  401d50:	add	x1, x1, #0x898
  401d54:	bl	401890 <dcgettext@plt>
  401d58:	mov	x1, x19
  401d5c:	bl	4015b0 <fputs@plt>
  401d60:	mov	w2, #0x5                   	// #5
  401d64:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401d68:	mov	x0, #0x0                   	// #0
  401d6c:	add	x1, x1, #0x8d0
  401d70:	bl	401890 <dcgettext@plt>
  401d74:	mov	x1, x19
  401d78:	bl	4015b0 <fputs@plt>
  401d7c:	mov	w2, #0x5                   	// #5
  401d80:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401d84:	mov	x0, #0x0                   	// #0
  401d88:	add	x1, x1, #0x908
  401d8c:	bl	401890 <dcgettext@plt>
  401d90:	mov	x1, x19
  401d94:	bl	4015b0 <fputs@plt>
  401d98:	mov	w2, #0x5                   	// #5
  401d9c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401da0:	mov	x0, #0x0                   	// #0
  401da4:	add	x1, x1, #0x938
  401da8:	bl	401890 <dcgettext@plt>
  401dac:	mov	x1, x19
  401db0:	bl	4015b0 <fputs@plt>
  401db4:	mov	w2, #0x5                   	// #5
  401db8:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401dbc:	mov	x0, #0x0                   	// #0
  401dc0:	add	x1, x1, #0x970
  401dc4:	bl	401890 <dcgettext@plt>
  401dc8:	mov	x1, x19
  401dcc:	bl	4015b0 <fputs@plt>
  401dd0:	mov	x1, x19
  401dd4:	mov	w0, #0xa                   	// #10
  401dd8:	bl	401620 <fputc@plt>
  401ddc:	mov	w2, #0x5                   	// #5
  401de0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401de4:	mov	x0, #0x0                   	// #0
  401de8:	add	x1, x1, #0x9b0
  401dec:	bl	401890 <dcgettext@plt>
  401df0:	mov	x19, x0
  401df4:	mov	w2, #0x5                   	// #5
  401df8:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401dfc:	mov	x0, #0x0                   	// #0
  401e00:	add	x1, x1, #0x9c8
  401e04:	bl	401890 <dcgettext@plt>
  401e08:	mov	x4, x0
  401e0c:	adrp	x3, 404000 <ferror@plt+0x26b0>
  401e10:	add	x3, x3, #0x9d8
  401e14:	mov	x2, x19
  401e18:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401e1c:	adrp	x0, 404000 <ferror@plt+0x26b0>
  401e20:	add	x1, x1, #0x9e8
  401e24:	add	x0, x0, #0x9f8
  401e28:	bl	4018c0 <printf@plt>
  401e2c:	mov	w2, #0x5                   	// #5
  401e30:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401e34:	mov	x0, #0x0                   	// #0
  401e38:	add	x1, x1, #0xa10
  401e3c:	bl	401890 <dcgettext@plt>
  401e40:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401e44:	add	x1, x1, #0xa30
  401e48:	bl	4018c0 <printf@plt>
  401e4c:	mov	w0, #0x0                   	// #0
  401e50:	bl	4015c0 <exit@plt>
  401e54:	mov	w2, #0x5                   	// #5
  401e58:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401e5c:	mov	x0, #0x0                   	// #0
  401e60:	add	x1, x1, #0xa40
  401e64:	bl	401890 <dcgettext@plt>
  401e68:	adrp	x1, 416000 <ferror@plt+0x146b0>
  401e6c:	adrp	x2, 404000 <ferror@plt+0x26b0>
  401e70:	add	x2, x2, #0xa50
  401e74:	ldr	x1, [x1, #768]
  401e78:	bl	4018c0 <printf@plt>
  401e7c:	mov	w0, #0x0                   	// #0
  401e80:	bl	4015c0 <exit@plt>
  401e84:	adrp	x0, 416000 <ferror@plt+0x146b0>
  401e88:	ldr	x1, [x0, #744]
  401e8c:	cbz	x1, 401fa4 <ferror@plt+0x654>
  401e90:	mov	w0, #0x10000000            	// #268435456
  401e94:	bl	402758 <ferror@plt+0xe08>
  401e98:	b	401a08 <ferror@plt+0xb8>
  401e9c:	adrp	x3, 416000 <ferror@plt+0x146b0>
  401ea0:	mov	w2, #0x5                   	// #5
  401ea4:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401ea8:	mov	x0, #0x0                   	// #0
  401eac:	ldr	x3, [x3, #744]
  401eb0:	str	x3, [sp, #104]
  401eb4:	mov	w3, #0x1                   	// #1
  401eb8:	add	x1, x1, #0x5b8
  401ebc:	str	w3, [sp, #96]
  401ec0:	bl	401890 <dcgettext@plt>
  401ec4:	mov	x1, x0
  401ec8:	ldr	x3, [sp, #104]
  401ecc:	mov	x0, x3
  401ed0:	bl	4034f0 <ferror@plt+0x1ba0>
  401ed4:	str	w0, [sp, #104]
  401ed8:	b	401a08 <ferror@plt+0xb8>
  401edc:	adrp	x3, 416000 <ferror@plt+0x146b0>
  401ee0:	mov	w2, #0x5                   	// #5
  401ee4:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401ee8:	mov	x0, #0x0                   	// #0
  401eec:	ldr	x3, [x3, #744]
  401ef0:	str	x3, [sp, #112]
  401ef4:	mov	w3, #0x1                   	// #1
  401ef8:	add	x1, x1, #0x5d0
  401efc:	str	w3, [sp, #100]
  401f00:	bl	401890 <dcgettext@plt>
  401f04:	mov	x1, x0
  401f08:	ldr	x3, [sp, #112]
  401f0c:	mov	x0, x3
  401f10:	bl	4034f0 <ferror@plt+0x1ba0>
  401f14:	str	w0, [sp, #112]
  401f18:	b	401a08 <ferror@plt+0xb8>
  401f1c:	adrp	x0, 416000 <ferror@plt+0x146b0>
  401f20:	ldr	x1, [x0, #744]
  401f24:	cbz	x1, 401f9c <ferror@plt+0x64c>
  401f28:	mov	w0, #0x2000000             	// #33554432
  401f2c:	bl	402758 <ferror@plt+0xe08>
  401f30:	b	401a08 <ferror@plt+0xb8>
  401f34:	adrp	x0, 416000 <ferror@plt+0x146b0>
  401f38:	mov	w2, #0x5                   	// #5
  401f3c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  401f40:	add	x1, x1, #0xa68
  401f44:	ldr	x19, [x0, #736]
  401f48:	mov	x0, #0x0                   	// #0
  401f4c:	bl	401890 <dcgettext@plt>
  401f50:	mov	x1, x0
  401f54:	adrp	x2, 416000 <ferror@plt+0x146b0>
  401f58:	mov	x0, x19
  401f5c:	ldr	x2, [x2, #768]
  401f60:	bl	401920 <fprintf@plt>
  401f64:	mov	w0, #0x1                   	// #1
  401f68:	bl	4015c0 <exit@plt>
  401f6c:	mov	w28, #0x1                   	// #1
  401f70:	b	401a08 <ferror@plt+0xb8>
  401f74:	orr	w25, w25, #0x20000000
  401f78:	b	401a08 <ferror@plt+0xb8>
  401f7c:	mov	w0, #0x1                   	// #1
  401f80:	str	w0, [sp, #124]
  401f84:	b	401a08 <ferror@plt+0xb8>
  401f88:	orr	w25, w25, #0x4000000
  401f8c:	b	401a08 <ferror@plt+0xb8>
  401f90:	mov	w0, #0x1                   	// #1
  401f94:	str	w0, [sp, #120]
  401f98:	b	401a08 <ferror@plt+0xb8>
  401f9c:	orr	w25, w25, #0x2000000
  401fa0:	b	401a08 <ferror@plt+0xb8>
  401fa4:	orr	w25, w25, #0x10000000
  401fa8:	b	401a08 <ferror@plt+0xb8>
  401fac:	orr	w25, w25, #0x8000000
  401fb0:	b	401a08 <ferror@plt+0xb8>
  401fb4:	orr	w25, w25, #0x20000
  401fb8:	b	401a08 <ferror@plt+0xb8>
  401fbc:	orr	w25, w25, #0x40000000
  401fc0:	b	401a08 <ferror@plt+0xb8>
  401fc4:	ldr	w0, [sp, #124]
  401fc8:	cbnz	w0, 4020ec <ferror@plt+0x79c>
  401fcc:	ldr	w0, [sp, #120]
  401fd0:	cbnz	w0, 4020d4 <ferror@plt+0x784>
  401fd4:	ldr	w0, [x22, #528]
  401fd8:	cbz	w0, 401ff8 <ferror@plt+0x6a8>
  401fdc:	mov	x1, x21
  401fe0:	ldr	w3, [x1, #16]
  401fe4:	orr	w2, w25, w0
  401fe8:	ldr	w0, [x1, #24]!
  401fec:	cmp	w3, #0x0
  401ff0:	csel	w25, w2, w25, ge  // ge = tcont
  401ff4:	cbnz	w0, 401fe0 <ferror@plt+0x690>
  401ff8:	eor	w26, w26, #0x1
  401ffc:	ands	w25, w26, w25, lsr #28
  402000:	b.ne	402238 <ferror@plt+0x8e8>  // b.any
  402004:	mov	w26, #0x0                   	// #0
  402008:	mov	x27, x21
  40200c:	mov	w23, #0x20000000            	// #536870912
  402010:	mov	w22, #0x1                   	// #1
  402014:	mov	w25, #0xffffffff            	// #-1
  402018:	ldr	w1, [x27, #24]
  40201c:	cbz	w1, 402104 <ferror@plt+0x7b4>
  402020:	ldr	w0, [x27, #40]
  402024:	tbnz	w0, #31, 40203c <ferror@plt+0x6ec>
  402028:	cmp	w1, w23
  40202c:	ccmn	w24, #0x1, #0x0, eq  // eq = none
  402030:	csel	w24, w24, w22, ne  // ne = any
  402034:	bl	401870 <setns@plt>
  402038:	cbz	w0, 402044 <ferror@plt+0x6f4>
  40203c:	add	x27, x27, #0x18
  402040:	b	402018 <ferror@plt+0x6c8>
  402044:	ldr	w0, [x27, #40]
  402048:	add	x27, x27, #0x18
  40204c:	bl	401730 <close@plt>
  402050:	str	w25, [x27, #16]
  402054:	b	402018 <ferror@plt+0x6c8>
  402058:	adrp	x23, 416000 <ferror@plt+0x146b0>
  40205c:	ldr	w0, [x23, #780]
  402060:	cbz	w0, 4020b4 <ferror@plt+0x764>
  402064:	adrp	x22, 416000 <ferror@plt+0x146b0>
  402068:	add	x21, x22, #0x210
  40206c:	add	x23, x23, #0x30c
  402070:	mov	x27, x21
  402074:	ldr	w0, [x27]
  402078:	cbz	w0, 401a74 <ferror@plt+0x124>
  40207c:	ldr	w1, [x27, #16]
  402080:	tbz	w1, #31, 40208c <ferror@plt+0x73c>
  402084:	tbnz	w0, #28, 402094 <ferror@plt+0x744>
  402088:	orr	w25, w25, w0
  40208c:	add	x27, x27, #0x18
  402090:	b	402074 <ferror@plt+0x724>
  402094:	bl	401680 <getpid@plt>
  402098:	ldr	w1, [x23]
  40209c:	ldr	x2, [x27, #8]
  4020a0:	bl	4025b8 <ferror@plt+0xc68>
  4020a4:	cbnz	w0, 40208c <ferror@plt+0x73c>
  4020a8:	ldr	w0, [x27]
  4020ac:	orr	w25, w25, w0
  4020b0:	b	40208c <ferror@plt+0x73c>
  4020b4:	mov	w2, #0x5                   	// #5
  4020b8:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4020bc:	mov	x0, #0x0                   	// #0
  4020c0:	add	x1, x1, #0xab8
  4020c4:	bl	401890 <dcgettext@plt>
  4020c8:	mov	x1, x0
  4020cc:	mov	w0, #0x1                   	// #1
  4020d0:	bl	4018a0 <errx@plt>
  4020d4:	add	x0, x21, #0xc4
  4020d8:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4020dc:	mov	x2, #0x0                   	// #0
  4020e0:	add	x1, x1, #0x5f0
  4020e4:	bl	402680 <ferror@plt+0xd30>
  4020e8:	b	401fd4 <ferror@plt+0x684>
  4020ec:	add	x0, x21, #0xc0
  4020f0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4020f4:	mov	x2, #0x0                   	// #0
  4020f8:	add	x1, x1, #0x5e8
  4020fc:	bl	402680 <ferror@plt+0xd30>
  402100:	b	401fcc <ferror@plt+0x67c>
  402104:	mov	x27, x21
  402108:	mov	w23, #0x20000000            	// #536870912
  40210c:	mov	w22, #0x1                   	// #1
  402110:	mov	w25, #0xffffffff            	// #-1
  402114:	ldr	w1, [x27]
  402118:	cbz	w1, 402170 <ferror@plt+0x820>
  40211c:	ldr	w0, [x27, #16]
  402120:	tbnz	w0, #31, 402168 <ferror@plt+0x818>
  402124:	cmp	w1, w23
  402128:	ccmn	w24, #0x1, #0x0, eq  // eq = none
  40212c:	csel	w24, w24, w22, ne  // ne = any
  402130:	bl	401870 <setns@plt>
  402134:	cbz	w0, 40215c <ferror@plt+0x80c>
  402138:	mov	w2, #0x5                   	// #5
  40213c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402140:	mov	x0, #0x0                   	// #0
  402144:	add	x1, x1, #0xae0
  402148:	bl	401890 <dcgettext@plt>
  40214c:	mov	x1, x0
  402150:	ldr	x2, [x27, #8]
  402154:	mov	w0, #0x1                   	// #1
  402158:	bl	401930 <err@plt>
  40215c:	ldr	w0, [x27, #16]
  402160:	bl	401730 <close@plt>
  402164:	str	w25, [x27, #16]
  402168:	add	x27, x27, #0x18
  40216c:	b	402114 <ferror@plt+0x7c4>
  402170:	ldr	w0, [x21, #192]
  402174:	tbnz	w0, #31, 4021a8 <ferror@plt+0x858>
  402178:	ldr	w1, [x21, #196]
  40217c:	tbnz	w1, #31, 402254 <ferror@plt+0x904>
  402180:	bl	4015e0 <fchdir@plt>
  402184:	tbnz	w0, #31, 40229c <ferror@plt+0x94c>
  402188:	adrp	x0, 404000 <ferror@plt+0x26b0>
  40218c:	add	x0, x0, #0xb08
  402190:	bl	401860 <chroot@plt>
  402194:	tbnz	w0, #31, 402364 <ferror@plt+0xa14>
  402198:	ldr	w0, [x21, #192]
  40219c:	bl	401730 <close@plt>
  4021a0:	mov	w0, #0xffffffff            	// #-1
  4021a4:	str	w0, [x21, #192]
  4021a8:	ldr	w1, [x21, #196]
  4021ac:	tbz	w1, #31, 402278 <ferror@plt+0x928>
  4021b0:	cmp	w24, #0x1
  4021b4:	b.eq	4022bc <ferror@plt+0x96c>  // b.none
  4021b8:	ldr	w0, [sp, #96]
  4021bc:	cmp	w0, #0x0
  4021c0:	ldr	w0, [sp, #100]
  4021c4:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  4021c8:	b.eq	4021dc <ferror@plt+0x88c>  // b.none
  4021cc:	cbnz	w0, 402384 <ferror@plt+0xa34>
  4021d0:	ldr	w0, [sp, #104]
  4021d4:	bl	401580 <setuid@plt>
  4021d8:	tbnz	w0, #31, 4023dc <ferror@plt+0xa8c>
  4021dc:	adrp	x21, 416000 <ferror@plt+0x146b0>
  4021e0:	ldr	w1, [x21, #752]
  4021e4:	cmp	w1, w20
  4021e8:	b.ge	402298 <ferror@plt+0x948>  // b.tcont
  4021ec:	ldr	x0, [x19, w1, sxtw #3]
  4021f0:	add	x1, x19, w1, sxtw #3
  4021f4:	bl	401790 <execvp@plt>
  4021f8:	bl	4018e0 <__errno_location@plt>
  4021fc:	mov	x3, x0
  402200:	mov	w2, #0x5                   	// #5
  402204:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402208:	mov	x0, #0x0                   	// #0
  40220c:	add	x1, x1, #0xc00
  402210:	ldr	w3, [x3]
  402214:	cmp	w3, #0x2
  402218:	cset	w20, eq  // eq = none
  40221c:	add	w20, w20, #0x7e
  402220:	bl	401890 <dcgettext@plt>
  402224:	mov	x1, x0
  402228:	ldrsw	x2, [x21, #752]
  40222c:	mov	w0, w20
  402230:	ldr	x2, [x19, x2, lsl #3]
  402234:	bl	401930 <err@plt>
  402238:	mov	x1, #0x0                   	// #0
  40223c:	mov	x0, #0x0                   	// #0
  402240:	bl	401830 <setgroups@plt>
  402244:	cmp	w0, #0x0
  402248:	cset	w26, ne  // ne = any
  40224c:	stp	w25, w25, [sp, #96]
  402250:	b	402008 <ferror@plt+0x6b8>
  402254:	mov	w1, #0x0                   	// #0
  402258:	adrp	x0, 404000 <ferror@plt+0x26b0>
  40225c:	add	x0, x0, #0xb08
  402260:	bl	4016a0 <open@plt>
  402264:	str	w0, [x21, #196]
  402268:	mov	w1, w0
  40226c:	tbnz	w0, #31, 4023b4 <ferror@plt+0xa64>
  402270:	ldr	w0, [x21, #192]
  402274:	tbz	w0, #31, 402180 <ferror@plt+0x830>
  402278:	mov	w0, w1
  40227c:	bl	4015e0 <fchdir@plt>
  402280:	tbnz	w0, #31, 402344 <ferror@plt+0x9f4>
  402284:	ldr	w0, [x21, #196]
  402288:	bl	401730 <close@plt>
  40228c:	mov	w0, #0xffffffff            	// #-1
  402290:	str	w0, [x21, #196]
  402294:	b	4021b0 <ferror@plt+0x860>
  402298:	bl	404338 <ferror@plt+0x29e8>
  40229c:	mov	w2, #0x5                   	// #5
  4022a0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4022a4:	mov	x0, #0x0                   	// #0
  4022a8:	add	x1, x1, #0xb38
  4022ac:	bl	401890 <dcgettext@plt>
  4022b0:	mov	x1, x0
  4022b4:	mov	w0, #0x1                   	// #1
  4022b8:	bl	401930 <err@plt>
  4022bc:	bl	401640 <fork@plt>
  4022c0:	mov	w21, w0
  4022c4:	cmp	w0, #0x0
  4022c8:	b.lt	40243c <ferror@plt+0xaec>  // b.tstop
  4022cc:	b.ne	4022f8 <ferror@plt+0x9a8>  // b.any
  4022d0:	b	4021b8 <ferror@plt+0x868>
  4022d4:	and	w1, w0, #0xff
  4022d8:	cmp	w1, #0x7f
  4022dc:	b.ne	402314 <ferror@plt+0x9c4>  // b.any
  4022e0:	bl	401680 <getpid@plt>
  4022e4:	mov	w1, #0x13                  	// #19
  4022e8:	bl	401630 <kill@plt>
  4022ec:	mov	w0, w21
  4022f0:	mov	w1, #0x12                  	// #18
  4022f4:	bl	401630 <kill@plt>
  4022f8:	add	x1, sp, #0x9c
  4022fc:	mov	w0, w21
  402300:	mov	w2, #0x2                   	// #2
  402304:	bl	401910 <waitpid@plt>
  402308:	cmp	w21, w0
  40230c:	ldr	w0, [sp, #156]
  402310:	b.eq	4022d4 <ferror@plt+0x984>  // b.none
  402314:	ands	w1, w0, #0x7f
  402318:	b.eq	4023d4 <ferror@plt+0xa84>  // b.none
  40231c:	add	w0, w1, #0x1
  402320:	sbfx	x0, x0, #1, #7
  402324:	cmp	w0, #0x0
  402328:	b.le	40233c <ferror@plt+0x9ec>
  40232c:	bl	401680 <getpid@plt>
  402330:	ldr	w1, [sp, #156]
  402334:	and	w1, w1, #0x7f
  402338:	bl	401630 <kill@plt>
  40233c:	mov	w0, #0x1                   	// #1
  402340:	bl	4015c0 <exit@plt>
  402344:	mov	w2, #0x5                   	// #5
  402348:	adrp	x1, 404000 <ferror@plt+0x26b0>
  40234c:	mov	x0, #0x0                   	// #0
  402350:	add	x1, x1, #0xb78
  402354:	bl	401890 <dcgettext@plt>
  402358:	mov	x1, x0
  40235c:	mov	w0, #0x1                   	// #1
  402360:	bl	401930 <err@plt>
  402364:	mov	w2, #0x5                   	// #5
  402368:	adrp	x1, 404000 <ferror@plt+0x26b0>
  40236c:	mov	x0, #0x0                   	// #0
  402370:	add	x1, x1, #0xb68
  402374:	bl	401890 <dcgettext@plt>
  402378:	mov	x1, x0
  40237c:	mov	w0, #0x1                   	// #1
  402380:	bl	401930 <err@plt>
  402384:	mov	x1, #0x0                   	// #0
  402388:	mov	x0, #0x0                   	// #0
  40238c:	bl	401830 <setgroups@plt>
  402390:	cmp	w0, #0x0
  402394:	csel	w26, w26, wzr, ne  // ne = any
  402398:	cbnz	w26, 40241c <ferror@plt+0xacc>
  40239c:	ldr	w0, [sp, #112]
  4023a0:	bl	401760 <setgid@plt>
  4023a4:	tbnz	w0, #31, 4023fc <ferror@plt+0xaac>
  4023a8:	ldr	w0, [sp, #96]
  4023ac:	cbz	w0, 4021dc <ferror@plt+0x88c>
  4023b0:	b	4021d0 <ferror@plt+0x880>
  4023b4:	mov	w2, #0x5                   	// #5
  4023b8:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4023bc:	mov	x0, #0x0                   	// #0
  4023c0:	add	x1, x1, #0xb10
  4023c4:	bl	401890 <dcgettext@plt>
  4023c8:	mov	x1, x0
  4023cc:	mov	w0, #0x1                   	// #1
  4023d0:	bl	401930 <err@plt>
  4023d4:	ubfx	x0, x0, #8, #8
  4023d8:	bl	4015c0 <exit@plt>
  4023dc:	mov	w2, #0x5                   	// #5
  4023e0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4023e4:	mov	x0, #0x0                   	// #0
  4023e8:	add	x1, x1, #0xbf0
  4023ec:	bl	401890 <dcgettext@plt>
  4023f0:	mov	x1, x0
  4023f4:	mov	w0, #0x1                   	// #1
  4023f8:	bl	401930 <err@plt>
  4023fc:	mov	w2, #0x5                   	// #5
  402400:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402404:	mov	x0, #0x0                   	// #0
  402408:	add	x1, x1, #0xbe0
  40240c:	bl	401890 <dcgettext@plt>
  402410:	mov	x1, x0
  402414:	mov	w0, #0x1                   	// #1
  402418:	bl	401930 <err@plt>
  40241c:	mov	w2, #0x5                   	// #5
  402420:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402424:	mov	x0, #0x0                   	// #0
  402428:	add	x1, x1, #0xbc8
  40242c:	bl	401890 <dcgettext@plt>
  402430:	mov	x1, x0
  402434:	mov	w0, #0x1                   	// #1
  402438:	bl	401930 <err@plt>
  40243c:	mov	w2, #0x5                   	// #5
  402440:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402444:	mov	x0, #0x0                   	// #0
  402448:	add	x1, x1, #0xbb8
  40244c:	bl	401890 <dcgettext@plt>
  402450:	mov	x1, x0
  402454:	mov	w0, w24
  402458:	bl	401930 <err@plt>
  40245c:	mov	x29, #0x0                   	// #0
  402460:	mov	x30, #0x0                   	// #0
  402464:	mov	x5, x0
  402468:	ldr	x1, [sp]
  40246c:	add	x2, sp, #0x8
  402470:	mov	x6, sp
  402474:	movz	x0, #0x0, lsl #48
  402478:	movk	x0, #0x0, lsl #32
  40247c:	movk	x0, #0x40, lsl #16
  402480:	movk	x0, #0x1960
  402484:	movz	x3, #0x0, lsl #48
  402488:	movk	x3, #0x0, lsl #32
  40248c:	movk	x3, #0x40, lsl #16
  402490:	movk	x3, #0x4418
  402494:	movz	x4, #0x0, lsl #48
  402498:	movk	x4, #0x0, lsl #32
  40249c:	movk	x4, #0x40, lsl #16
  4024a0:	movk	x4, #0x4498
  4024a4:	bl	4016e0 <__libc_start_main@plt>
  4024a8:	bl	401750 <abort@plt>
  4024ac:	adrp	x0, 415000 <ferror@plt+0x136b0>
  4024b0:	ldr	x0, [x0, #4064]
  4024b4:	cbz	x0, 4024bc <ferror@plt+0xb6c>
  4024b8:	b	401740 <__gmon_start__@plt>
  4024bc:	ret
  4024c0:	adrp	x0, 416000 <ferror@plt+0x146b0>
  4024c4:	add	x0, x0, #0x2e0
  4024c8:	adrp	x1, 416000 <ferror@plt+0x146b0>
  4024cc:	add	x1, x1, #0x2e0
  4024d0:	cmp	x1, x0
  4024d4:	b.eq	4024ec <ferror@plt+0xb9c>  // b.none
  4024d8:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4024dc:	ldr	x1, [x1, #1224]
  4024e0:	cbz	x1, 4024ec <ferror@plt+0xb9c>
  4024e4:	mov	x16, x1
  4024e8:	br	x16
  4024ec:	ret
  4024f0:	adrp	x0, 416000 <ferror@plt+0x146b0>
  4024f4:	add	x0, x0, #0x2e0
  4024f8:	adrp	x1, 416000 <ferror@plt+0x146b0>
  4024fc:	add	x1, x1, #0x2e0
  402500:	sub	x1, x1, x0
  402504:	lsr	x2, x1, #63
  402508:	add	x1, x2, x1, asr #3
  40250c:	cmp	xzr, x1, asr #1
  402510:	asr	x1, x1, #1
  402514:	b.eq	40252c <ferror@plt+0xbdc>  // b.none
  402518:	adrp	x2, 404000 <ferror@plt+0x26b0>
  40251c:	ldr	x2, [x2, #1232]
  402520:	cbz	x2, 40252c <ferror@plt+0xbdc>
  402524:	mov	x16, x2
  402528:	br	x16
  40252c:	ret
  402530:	stp	x29, x30, [sp, #-32]!
  402534:	mov	x29, sp
  402538:	str	x19, [sp, #16]
  40253c:	adrp	x19, 416000 <ferror@plt+0x146b0>
  402540:	ldrb	w0, [x19, #776]
  402544:	cbnz	w0, 402554 <ferror@plt+0xc04>
  402548:	bl	4024c0 <ferror@plt+0xb70>
  40254c:	mov	w0, #0x1                   	// #1
  402550:	strb	w0, [x19, #776]
  402554:	ldr	x19, [sp, #16]
  402558:	ldp	x29, x30, [sp], #32
  40255c:	ret
  402560:	b	4024f0 <ferror@plt+0xba0>
  402564:	nop
  402568:	stp	x29, x30, [sp, #-160]!
  40256c:	mov	x29, sp
  402570:	add	x2, sp, #0x20
  402574:	str	x19, [sp, #16]
  402578:	mov	x19, x1
  40257c:	mov	x1, x0
  402580:	mov	w0, #0x0                   	// #0
  402584:	bl	401900 <__xstat@plt>
  402588:	cbnz	w0, 4025a0 <ferror@plt+0xc50>
  40258c:	ldr	x1, [sp, #40]
  402590:	str	x1, [x19]
  402594:	ldr	x19, [sp, #16]
  402598:	ldp	x29, x30, [sp], #160
  40259c:	ret
  4025a0:	bl	4018e0 <__errno_location@plt>
  4025a4:	ldr	w0, [x0]
  4025a8:	ldr	x19, [sp, #16]
  4025ac:	neg	w0, w0
  4025b0:	ldp	x29, x30, [sp], #160
  4025b4:	ret
  4025b8:	mov	x12, #0x1040                	// #4160
  4025bc:	sub	sp, sp, x12
  4025c0:	mov	w3, w0
  4025c4:	mov	x4, x2
  4025c8:	add	x0, sp, #0x40
  4025cc:	stp	x29, x30, [sp]
  4025d0:	mov	x29, sp
  4025d4:	stp	x19, x20, [sp, #16]
  4025d8:	adrp	x19, 404000 <ferror@plt+0x26b0>
  4025dc:	add	x19, x19, #0x4d8
  4025e0:	mov	x20, x2
  4025e4:	mov	x2, x19
  4025e8:	str	x21, [sp, #32]
  4025ec:	mov	w21, w1
  4025f0:	mov	x1, #0x1000                	// #4096
  4025f4:	stp	xzr, xzr, [sp, #48]
  4025f8:	bl	401650 <snprintf@plt>
  4025fc:	add	x0, sp, #0x40
  402600:	add	x1, sp, #0x30
  402604:	bl	402568 <ferror@plt+0xc18>
  402608:	cbnz	w0, 402658 <ferror@plt+0xd08>
  40260c:	mov	x4, x20
  402610:	mov	w3, w21
  402614:	mov	x2, x19
  402618:	mov	x1, #0x1000                	// #4096
  40261c:	add	x0, sp, #0x40
  402620:	bl	401650 <snprintf@plt>
  402624:	add	x1, sp, #0x38
  402628:	add	x0, sp, #0x40
  40262c:	bl	402568 <ferror@plt+0xc18>
  402630:	cbnz	w0, 402658 <ferror@plt+0xd08>
  402634:	ldp	x1, x0, [sp, #48]
  402638:	mov	x12, #0x1040                	// #4160
  40263c:	ldp	x29, x30, [sp]
  402640:	ldp	x19, x20, [sp, #16]
  402644:	cmp	x1, x0
  402648:	cset	w0, eq  // eq = none
  40264c:	ldr	x21, [sp, #32]
  402650:	add	sp, sp, x12
  402654:	ret
  402658:	mov	w2, #0x5                   	// #5
  40265c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402660:	mov	x0, #0x0                   	// #0
  402664:	add	x1, x1, #0x4e8
  402668:	bl	401890 <dcgettext@plt>
  40266c:	mov	x1, x0
  402670:	add	x2, sp, #0x40
  402674:	mov	w0, #0x1                   	// #1
  402678:	bl	401930 <err@plt>
  40267c:	nop
  402680:	mov	x12, #0x1030                	// #4144
  402684:	sub	sp, sp, x12
  402688:	stp	x29, x30, [sp]
  40268c:	mov	x29, sp
  402690:	stp	x19, x20, [sp, #16]
  402694:	mov	x20, x0
  402698:	mov	x19, x2
  40269c:	cbz	x2, 4026d4 <ferror@plt+0xd84>
  4026a0:	ldr	w0, [x20]
  4026a4:	tbnz	w0, #31, 4026ac <ferror@plt+0xd5c>
  4026a8:	bl	401730 <close@plt>
  4026ac:	mov	x0, x19
  4026b0:	mov	w1, #0x0                   	// #0
  4026b4:	bl	4016a0 <open@plt>
  4026b8:	str	w0, [x20]
  4026bc:	tbnz	w0, #31, 402730 <ferror@plt+0xde0>
  4026c0:	mov	x12, #0x1030                	// #4144
  4026c4:	ldp	x29, x30, [sp]
  4026c8:	ldp	x19, x20, [sp, #16]
  4026cc:	add	sp, sp, x12
  4026d0:	ret
  4026d4:	adrp	x0, 416000 <ferror@plt+0x146b0>
  4026d8:	str	x21, [sp, #32]
  4026dc:	mov	x21, x1
  4026e0:	ldr	w3, [x0, #780]
  4026e4:	cbnz	w3, 40270c <ferror@plt+0xdbc>
  4026e8:	mov	w2, #0x5                   	// #5
  4026ec:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4026f0:	mov	x0, #0x0                   	// #0
  4026f4:	add	x1, x1, #0x500
  4026f8:	bl	401890 <dcgettext@plt>
  4026fc:	mov	x1, x0
  402700:	mov	x2, x21
  402704:	mov	w0, #0x1                   	// #1
  402708:	bl	4018a0 <errx@plt>
  40270c:	add	x0, sp, #0x30
  402710:	mov	x4, x1
  402714:	mov	x19, x0
  402718:	adrp	x2, 404000 <ferror@plt+0x26b0>
  40271c:	mov	x1, #0x1000                	// #4096
  402720:	add	x2, x2, #0x4d8
  402724:	bl	401650 <snprintf@plt>
  402728:	ldr	x21, [sp, #32]
  40272c:	b	4026a0 <ferror@plt+0xd50>
  402730:	mov	w2, #0x5                   	// #5
  402734:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402738:	mov	x0, #0x0                   	// #0
  40273c:	add	x1, x1, #0x530
  402740:	str	x21, [sp, #32]
  402744:	bl	401890 <dcgettext@plt>
  402748:	mov	x2, x19
  40274c:	mov	x1, x0
  402750:	mov	w0, #0x1                   	// #1
  402754:	bl	401930 <err@plt>
  402758:	adrp	x3, 416000 <ferror@plt+0x146b0>
  40275c:	ldr	w4, [x3, #528]
  402760:	cbz	w4, 40277c <ferror@plt+0xe2c>
  402764:	mov	x2, x1
  402768:	add	x3, x3, #0x210
  40276c:	cmp	w4, w0
  402770:	b.eq	4027a4 <ferror@plt+0xe54>  // b.none
  402774:	ldr	w4, [x3, #24]!
  402778:	cbnz	w4, 40276c <ferror@plt+0xe1c>
  40277c:	stp	x29, x30, [sp, #-16]!
  402780:	adrp	x3, 404000 <ferror@plt+0x26b0>
  402784:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402788:	mov	x29, sp
  40278c:	adrp	x0, 404000 <ferror@plt+0x26b0>
  402790:	add	x3, x3, #0xd58
  402794:	add	x1, x1, #0x540
  402798:	add	x0, x0, #0x558
  40279c:	mov	w2, #0x90                  	// #144
  4027a0:	bl	4018d0 <__assert_fail@plt>
  4027a4:	ldr	x1, [x3, #8]
  4027a8:	add	x0, x3, #0x10
  4027ac:	b	402680 <ferror@plt+0xd30>
  4027b0:	stp	x29, x30, [sp, #-32]!
  4027b4:	adrp	x0, 416000 <ferror@plt+0x146b0>
  4027b8:	mov	x29, sp
  4027bc:	stp	x19, x20, [sp, #16]
  4027c0:	ldr	x20, [x0, #760]
  4027c4:	bl	4018e0 <__errno_location@plt>
  4027c8:	mov	x19, x0
  4027cc:	mov	x0, x20
  4027d0:	str	wzr, [x19]
  4027d4:	bl	401950 <ferror@plt>
  4027d8:	cbz	w0, 402878 <ferror@plt+0xf28>
  4027dc:	ldr	w0, [x19]
  4027e0:	cmp	w0, #0x9
  4027e4:	b.ne	402828 <ferror@plt+0xed8>  // b.any
  4027e8:	adrp	x0, 416000 <ferror@plt+0x146b0>
  4027ec:	ldr	x20, [x0, #736]
  4027f0:	str	wzr, [x19]
  4027f4:	mov	x0, x20
  4027f8:	bl	401950 <ferror@plt>
  4027fc:	cbnz	w0, 402810 <ferror@plt+0xec0>
  402800:	mov	x0, x20
  402804:	bl	401840 <fflush@plt>
  402808:	cbz	w0, 402858 <ferror@plt+0xf08>
  40280c:	nop
  402810:	ldr	w0, [x19]
  402814:	cmp	w0, #0x9
  402818:	b.ne	402850 <ferror@plt+0xf00>  // b.any
  40281c:	ldp	x19, x20, [sp, #16]
  402820:	ldp	x29, x30, [sp], #32
  402824:	ret
  402828:	cmp	w0, #0x20
  40282c:	b.eq	4027e8 <ferror@plt+0xe98>  // b.none
  402830:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402834:	mov	w2, #0x5                   	// #5
  402838:	add	x1, x1, #0x568
  40283c:	cbz	w0, 4028a4 <ferror@plt+0xf54>
  402840:	mov	x0, #0x0                   	// #0
  402844:	bl	401890 <dcgettext@plt>
  402848:	bl	4017b0 <warn@plt>
  40284c:	nop
  402850:	mov	w0, #0x1                   	// #1
  402854:	bl	401570 <_exit@plt>
  402858:	mov	x0, x20
  40285c:	bl	401670 <fileno@plt>
  402860:	tbnz	w0, #31, 402810 <ferror@plt+0xec0>
  402864:	bl	4015d0 <dup@plt>
  402868:	tbnz	w0, #31, 402810 <ferror@plt+0xec0>
  40286c:	bl	401730 <close@plt>
  402870:	cbz	w0, 40281c <ferror@plt+0xecc>
  402874:	b	402810 <ferror@plt+0xec0>
  402878:	mov	x0, x20
  40287c:	bl	401840 <fflush@plt>
  402880:	cbnz	w0, 4027dc <ferror@plt+0xe8c>
  402884:	mov	x0, x20
  402888:	bl	401670 <fileno@plt>
  40288c:	tbnz	w0, #31, 4027dc <ferror@plt+0xe8c>
  402890:	bl	4015d0 <dup@plt>
  402894:	tbnz	w0, #31, 4027dc <ferror@plt+0xe8c>
  402898:	bl	401730 <close@plt>
  40289c:	cbz	w0, 4027e8 <ferror@plt+0xe98>
  4028a0:	b	4027dc <ferror@plt+0xe8c>
  4028a4:	mov	x0, #0x0                   	// #0
  4028a8:	bl	401890 <dcgettext@plt>
  4028ac:	bl	401880 <warnx@plt>
  4028b0:	b	402850 <ferror@plt+0xf00>
  4028b4:	nop
  4028b8:	str	xzr, [x1]
  4028bc:	mov	x2, x0
  4028c0:	cbz	x0, 402938 <ferror@plt+0xfe8>
  4028c4:	ldrsb	w3, [x0]
  4028c8:	cmp	w3, #0x2f
  4028cc:	b.ne	402924 <ferror@plt+0xfd4>  // b.any
  4028d0:	ldrsb	w3, [x2, #1]
  4028d4:	mov	x0, x2
  4028d8:	add	x2, x2, #0x1
  4028dc:	cmp	w3, #0x2f
  4028e0:	b.eq	4028d0 <ferror@plt+0xf80>  // b.none
  4028e4:	mov	x3, #0x1                   	// #1
  4028e8:	str	x3, [x1]
  4028ec:	ldrsb	w3, [x0, #1]
  4028f0:	cmp	w3, #0x2f
  4028f4:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  4028f8:	b.eq	402920 <ferror@plt+0xfd0>  // b.none
  4028fc:	sub	x2, x2, #0x1
  402900:	mov	x3, #0x2                   	// #2
  402904:	nop
  402908:	str	x3, [x1]
  40290c:	ldrsb	w4, [x2, x3]
  402910:	add	x3, x3, #0x1
  402914:	cmp	w4, #0x2f
  402918:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40291c:	b.ne	402908 <ferror@plt+0xfb8>  // b.any
  402920:	ret
  402924:	mov	x0, #0x0                   	// #0
  402928:	cbz	w3, 402920 <ferror@plt+0xfd0>
  40292c:	mov	x0, x2
  402930:	add	x2, x2, #0x1
  402934:	b	4028e4 <ferror@plt+0xf94>
  402938:	mov	x0, #0x0                   	// #0
  40293c:	ret
  402940:	stp	x29, x30, [sp, #-48]!
  402944:	mov	x29, sp
  402948:	stp	x19, x20, [sp, #16]
  40294c:	mov	x20, x0
  402950:	mov	w19, #0x0                   	// #0
  402954:	str	x21, [sp, #32]
  402958:	mov	x21, x1
  40295c:	ldrsb	w1, [x0]
  402960:	mov	x0, #0x0                   	// #0
  402964:	cbz	w1, 40298c <ferror@plt+0x103c>
  402968:	cmp	w1, #0x5c
  40296c:	b.eq	40299c <ferror@plt+0x104c>  // b.none
  402970:	mov	x0, x21
  402974:	bl	401820 <strchr@plt>
  402978:	cbnz	x0, 4029c8 <ferror@plt+0x1078>
  40297c:	add	w19, w19, #0x1
  402980:	sxtw	x0, w19
  402984:	ldrsb	w1, [x20, w19, sxtw]
  402988:	cbnz	w1, 402968 <ferror@plt+0x1018>
  40298c:	ldp	x19, x20, [sp, #16]
  402990:	ldr	x21, [sp, #32]
  402994:	ldp	x29, x30, [sp], #48
  402998:	ret
  40299c:	add	w0, w19, #0x1
  4029a0:	ldrsb	w0, [x20, w0, sxtw]
  4029a4:	cbz	w0, 4029c8 <ferror@plt+0x1078>
  4029a8:	add	w19, w19, #0x2
  4029ac:	sxtw	x0, w19
  4029b0:	ldrsb	w1, [x20, w19, sxtw]
  4029b4:	cbnz	w1, 402968 <ferror@plt+0x1018>
  4029b8:	ldp	x19, x20, [sp, #16]
  4029bc:	ldr	x21, [sp, #32]
  4029c0:	ldp	x29, x30, [sp], #48
  4029c4:	ret
  4029c8:	sxtw	x0, w19
  4029cc:	ldp	x19, x20, [sp, #16]
  4029d0:	ldr	x21, [sp, #32]
  4029d4:	ldp	x29, x30, [sp], #48
  4029d8:	ret
  4029dc:	nop
  4029e0:	stp	x29, x30, [sp, #-80]!
  4029e4:	mov	x29, sp
  4029e8:	stp	x19, x20, [sp, #16]
  4029ec:	mov	x19, x0
  4029f0:	stp	x21, x22, [sp, #32]
  4029f4:	mov	x22, x1
  4029f8:	mov	w21, w2
  4029fc:	str	x23, [sp, #48]
  402a00:	adrp	x23, 416000 <ferror@plt+0x146b0>
  402a04:	str	xzr, [sp, #72]
  402a08:	bl	4018e0 <__errno_location@plt>
  402a0c:	str	wzr, [x0]
  402a10:	cbz	x19, 402a24 <ferror@plt+0x10d4>
  402a14:	mov	x20, x0
  402a18:	ldrsb	w0, [x19]
  402a1c:	adrp	x23, 416000 <ferror@plt+0x146b0>
  402a20:	cbnz	w0, 402a3c <ferror@plt+0x10ec>
  402a24:	ldr	w0, [x23, #728]
  402a28:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402a2c:	mov	x3, x19
  402a30:	mov	x2, x22
  402a34:	add	x1, x1, #0xfb0
  402a38:	bl	4018a0 <errx@plt>
  402a3c:	add	x1, sp, #0x48
  402a40:	mov	w2, w21
  402a44:	mov	x0, x19
  402a48:	mov	w3, #0x0                   	// #0
  402a4c:	bl	401700 <__strtoul_internal@plt>
  402a50:	ldr	w1, [x20]
  402a54:	cbnz	w1, 402a84 <ferror@plt+0x1134>
  402a58:	ldr	x1, [sp, #72]
  402a5c:	cmp	x1, x19
  402a60:	b.eq	402a24 <ferror@plt+0x10d4>  // b.none
  402a64:	cbz	x1, 402a70 <ferror@plt+0x1120>
  402a68:	ldrsb	w1, [x1]
  402a6c:	cbnz	w1, 402a24 <ferror@plt+0x10d4>
  402a70:	ldp	x19, x20, [sp, #16]
  402a74:	ldp	x21, x22, [sp, #32]
  402a78:	ldr	x23, [sp, #48]
  402a7c:	ldp	x29, x30, [sp], #80
  402a80:	ret
  402a84:	ldr	w0, [x23, #728]
  402a88:	cmp	w1, #0x22
  402a8c:	b.ne	402a24 <ferror@plt+0x10d4>  // b.any
  402a90:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402a94:	mov	x3, x19
  402a98:	mov	x2, x22
  402a9c:	add	x1, x1, #0xfb0
  402aa0:	bl	401930 <err@plt>
  402aa4:	nop
  402aa8:	stp	x29, x30, [sp, #-32]!
  402aac:	mov	x29, sp
  402ab0:	stp	x19, x20, [sp, #16]
  402ab4:	mov	x19, x1
  402ab8:	mov	x20, x0
  402abc:	bl	4018e0 <__errno_location@plt>
  402ac0:	mov	x4, x0
  402ac4:	adrp	x0, 416000 <ferror@plt+0x146b0>
  402ac8:	mov	w5, #0x22                  	// #34
  402acc:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402ad0:	mov	x3, x20
  402ad4:	ldr	w0, [x0, #728]
  402ad8:	mov	x2, x19
  402adc:	str	w5, [x4]
  402ae0:	add	x1, x1, #0xfb0
  402ae4:	bl	401930 <err@plt>
  402ae8:	stp	x29, x30, [sp, #-32]!
  402aec:	mov	x29, sp
  402af0:	stp	x19, x20, [sp, #16]
  402af4:	mov	x20, x1
  402af8:	mov	x19, x0
  402afc:	bl	4029e0 <ferror@plt+0x1090>
  402b00:	mov	x1, #0xffffffff            	// #4294967295
  402b04:	cmp	x0, x1
  402b08:	b.hi	402b18 <ferror@plt+0x11c8>  // b.pmore
  402b0c:	ldp	x19, x20, [sp, #16]
  402b10:	ldp	x29, x30, [sp], #32
  402b14:	ret
  402b18:	mov	x1, x20
  402b1c:	mov	x0, x19
  402b20:	bl	402aa8 <ferror@plt+0x1158>
  402b24:	nop
  402b28:	adrp	x1, 416000 <ferror@plt+0x146b0>
  402b2c:	str	w0, [x1, #728]
  402b30:	ret
  402b34:	nop
  402b38:	stp	x29, x30, [sp, #-128]!
  402b3c:	mov	x29, sp
  402b40:	stp	x19, x20, [sp, #16]
  402b44:	mov	x20, x0
  402b48:	stp	x21, x22, [sp, #32]
  402b4c:	mov	x22, x1
  402b50:	stp	x23, x24, [sp, #48]
  402b54:	mov	x23, x2
  402b58:	str	xzr, [x1]
  402b5c:	bl	4018e0 <__errno_location@plt>
  402b60:	mov	x21, x0
  402b64:	cbz	x20, 402df8 <ferror@plt+0x14a8>
  402b68:	ldrsb	w19, [x20]
  402b6c:	cbz	w19, 402df8 <ferror@plt+0x14a8>
  402b70:	bl	4017c0 <__ctype_b_loc@plt>
  402b74:	mov	x24, x0
  402b78:	mov	x2, x20
  402b7c:	ldr	x0, [x0]
  402b80:	b	402b88 <ferror@plt+0x1238>
  402b84:	ldrsb	w19, [x2, #1]!
  402b88:	ubfiz	x1, x19, #1, #8
  402b8c:	ldrh	w1, [x0, x1]
  402b90:	tbnz	w1, #13, 402b84 <ferror@plt+0x1234>
  402b94:	cmp	w19, #0x2d
  402b98:	b.eq	402df8 <ferror@plt+0x14a8>  // b.none
  402b9c:	stp	x25, x26, [sp, #64]
  402ba0:	mov	x0, x20
  402ba4:	mov	w3, #0x0                   	// #0
  402ba8:	stp	x27, x28, [sp, #80]
  402bac:	add	x27, sp, #0x78
  402bb0:	mov	x1, x27
  402bb4:	str	wzr, [x21]
  402bb8:	mov	w2, #0x0                   	// #0
  402bbc:	str	xzr, [sp, #120]
  402bc0:	bl	401700 <__strtoul_internal@plt>
  402bc4:	mov	x25, x0
  402bc8:	ldr	x28, [sp, #120]
  402bcc:	ldr	w0, [x21]
  402bd0:	cmp	x28, x20
  402bd4:	b.eq	402de8 <ferror@plt+0x1498>  // b.none
  402bd8:	cbnz	w0, 402e18 <ferror@plt+0x14c8>
  402bdc:	cbz	x28, 402e8c <ferror@plt+0x153c>
  402be0:	ldrsb	w0, [x28]
  402be4:	mov	w20, #0x0                   	// #0
  402be8:	mov	x26, #0x0                   	// #0
  402bec:	cbz	w0, 402e8c <ferror@plt+0x153c>
  402bf0:	ldrsb	w0, [x28, #1]
  402bf4:	cmp	w0, #0x69
  402bf8:	b.eq	402ca4 <ferror@plt+0x1354>  // b.none
  402bfc:	and	w1, w0, #0xffffffdf
  402c00:	cmp	w1, #0x42
  402c04:	b.ne	402e7c <ferror@plt+0x152c>  // b.any
  402c08:	ldrsb	w0, [x28, #2]
  402c0c:	cbz	w0, 402ec4 <ferror@plt+0x1574>
  402c10:	bl	401660 <localeconv@plt>
  402c14:	cbz	x0, 402df0 <ferror@plt+0x14a0>
  402c18:	ldr	x1, [x0]
  402c1c:	cbz	x1, 402df0 <ferror@plt+0x14a0>
  402c20:	mov	x0, x1
  402c24:	str	x1, [sp, #104]
  402c28:	bl	4015a0 <strlen@plt>
  402c2c:	mov	x19, x0
  402c30:	cbnz	x26, 402df0 <ferror@plt+0x14a0>
  402c34:	ldrsb	w0, [x28]
  402c38:	cbz	w0, 402df0 <ferror@plt+0x14a0>
  402c3c:	ldr	x1, [sp, #104]
  402c40:	mov	x2, x19
  402c44:	mov	x0, x1
  402c48:	mov	x1, x28
  402c4c:	bl	4016c0 <strncmp@plt>
  402c50:	cbnz	w0, 402df0 <ferror@plt+0x14a0>
  402c54:	ldrsb	w4, [x28, x19]
  402c58:	add	x1, x28, x19
  402c5c:	cmp	w4, #0x30
  402c60:	b.ne	402ea0 <ferror@plt+0x1550>  // b.any
  402c64:	add	w0, w20, #0x1
  402c68:	mov	x19, x1
  402c6c:	nop
  402c70:	sub	w3, w19, w1
  402c74:	ldrsb	w4, [x19, #1]!
  402c78:	add	w20, w3, w0
  402c7c:	cmp	w4, #0x30
  402c80:	b.eq	402c70 <ferror@plt+0x1320>  // b.none
  402c84:	ldr	x0, [x24]
  402c88:	ldrh	w0, [x0, w4, sxtw #1]
  402c8c:	tbnz	w0, #11, 402e2c <ferror@plt+0x14dc>
  402c90:	mov	x28, x19
  402c94:	str	x19, [sp, #120]
  402c98:	ldrsb	w0, [x28, #1]
  402c9c:	cmp	w0, #0x69
  402ca0:	b.ne	402bfc <ferror@plt+0x12ac>  // b.any
  402ca4:	ldrsb	w0, [x28, #2]
  402ca8:	and	w0, w0, #0xffffffdf
  402cac:	cmp	w0, #0x42
  402cb0:	b.ne	402c10 <ferror@plt+0x12c0>  // b.any
  402cb4:	ldrsb	w0, [x28, #3]
  402cb8:	cbnz	w0, 402c10 <ferror@plt+0x12c0>
  402cbc:	mov	x19, #0x400                 	// #1024
  402cc0:	ldrsb	w27, [x28]
  402cc4:	adrp	x24, 404000 <ferror@plt+0x26b0>
  402cc8:	add	x24, x24, #0xfc0
  402ccc:	mov	x0, x24
  402cd0:	mov	w1, w27
  402cd4:	bl	401820 <strchr@plt>
  402cd8:	cbz	x0, 402ecc <ferror@plt+0x157c>
  402cdc:	sub	x1, x0, x24
  402ce0:	add	w1, w1, #0x1
  402ce4:	cbz	w1, 402ee8 <ferror@plt+0x1598>
  402ce8:	sxtw	x2, w19
  402cec:	umulh	x0, x25, x2
  402cf0:	cbnz	x0, 402eb8 <ferror@plt+0x1568>
  402cf4:	sub	w0, w1, #0x2
  402cf8:	b	402d08 <ferror@plt+0x13b8>
  402cfc:	umulh	x3, x25, x2
  402d00:	sub	w0, w0, #0x1
  402d04:	cbnz	x3, 402eb8 <ferror@plt+0x1568>
  402d08:	mul	x25, x25, x2
  402d0c:	cmn	w0, #0x1
  402d10:	b.ne	402cfc <ferror@plt+0x13ac>  // b.any
  402d14:	mov	w0, #0x0                   	// #0
  402d18:	cbz	x23, 402d20 <ferror@plt+0x13d0>
  402d1c:	str	w1, [x23]
  402d20:	cmp	x26, #0x0
  402d24:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  402d28:	b.eq	402dd4 <ferror@plt+0x1484>  // b.none
  402d2c:	sub	w1, w1, #0x2
  402d30:	mov	x5, #0x1                   	// #1
  402d34:	b	402d44 <ferror@plt+0x13f4>
  402d38:	umulh	x2, x5, x19
  402d3c:	sub	w1, w1, #0x1
  402d40:	cbnz	x2, 402d50 <ferror@plt+0x1400>
  402d44:	mul	x5, x5, x19
  402d48:	cmn	w1, #0x1
  402d4c:	b.ne	402d38 <ferror@plt+0x13e8>  // b.any
  402d50:	cmp	x26, #0xa
  402d54:	mov	x1, #0xa                   	// #10
  402d58:	b.ls	402d70 <ferror@plt+0x1420>  // b.plast
  402d5c:	nop
  402d60:	add	x1, x1, x1, lsl #2
  402d64:	cmp	x26, x1, lsl #1
  402d68:	lsl	x1, x1, #1
  402d6c:	b.hi	402d60 <ferror@plt+0x1410>  // b.pmore
  402d70:	cbz	w20, 402d8c <ferror@plt+0x143c>
  402d74:	mov	w2, #0x0                   	// #0
  402d78:	add	x1, x1, x1, lsl #2
  402d7c:	add	w2, w2, #0x1
  402d80:	cmp	w20, w2
  402d84:	lsl	x1, x1, #1
  402d88:	b.ne	402d78 <ferror@plt+0x1428>  // b.any
  402d8c:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  402d90:	mov	x4, #0x1                   	// #1
  402d94:	movk	x8, #0xcccd
  402d98:	umulh	x6, x26, x8
  402d9c:	add	x7, x4, x4, lsl #2
  402da0:	mov	x3, x4
  402da4:	cmp	x26, #0x9
  402da8:	lsl	x4, x7, #1
  402dac:	lsr	x2, x6, #3
  402db0:	add	x2, x2, x2, lsl #2
  402db4:	sub	x2, x26, x2, lsl #1
  402db8:	lsr	x26, x6, #3
  402dbc:	cbz	x2, 402dd0 <ferror@plt+0x1480>
  402dc0:	udiv	x3, x1, x3
  402dc4:	udiv	x2, x3, x2
  402dc8:	udiv	x2, x5, x2
  402dcc:	add	x25, x25, x2
  402dd0:	b.hi	402d98 <ferror@plt+0x1448>  // b.pmore
  402dd4:	str	x25, [x22]
  402dd8:	tbnz	w0, #31, 402ea8 <ferror@plt+0x1558>
  402ddc:	ldp	x25, x26, [sp, #64]
  402de0:	ldp	x27, x28, [sp, #80]
  402de4:	b	402e04 <ferror@plt+0x14b4>
  402de8:	cbnz	w0, 402e24 <ferror@plt+0x14d4>
  402dec:	nop
  402df0:	ldp	x25, x26, [sp, #64]
  402df4:	ldp	x27, x28, [sp, #80]
  402df8:	mov	w1, #0x16                  	// #22
  402dfc:	mov	w0, #0xffffffea            	// #-22
  402e00:	str	w1, [x21]
  402e04:	ldp	x19, x20, [sp, #16]
  402e08:	ldp	x21, x22, [sp, #32]
  402e0c:	ldp	x23, x24, [sp, #48]
  402e10:	ldp	x29, x30, [sp], #128
  402e14:	ret
  402e18:	sub	x1, x25, #0x1
  402e1c:	cmn	x1, #0x3
  402e20:	b.ls	402bdc <ferror@plt+0x128c>  // b.plast
  402e24:	neg	w0, w0
  402e28:	b	402dd8 <ferror@plt+0x1488>
  402e2c:	str	wzr, [x21]
  402e30:	mov	x1, x27
  402e34:	mov	x0, x19
  402e38:	mov	w3, #0x0                   	// #0
  402e3c:	mov	w2, #0x0                   	// #0
  402e40:	str	xzr, [sp, #120]
  402e44:	bl	401700 <__strtoul_internal@plt>
  402e48:	mov	x26, x0
  402e4c:	ldr	x28, [sp, #120]
  402e50:	ldr	w0, [x21]
  402e54:	cmp	x28, x19
  402e58:	b.eq	402de8 <ferror@plt+0x1498>  // b.none
  402e5c:	cbz	w0, 402e84 <ferror@plt+0x1534>
  402e60:	sub	x1, x26, #0x1
  402e64:	cmn	x1, #0x3
  402e68:	b.hi	402e24 <ferror@plt+0x14d4>  // b.pmore
  402e6c:	cbz	x28, 402df0 <ferror@plt+0x14a0>
  402e70:	ldrsb	w0, [x28]
  402e74:	cbnz	w0, 402bf0 <ferror@plt+0x12a0>
  402e78:	b	402df0 <ferror@plt+0x14a0>
  402e7c:	cbnz	w0, 402c10 <ferror@plt+0x12c0>
  402e80:	b	402cbc <ferror@plt+0x136c>
  402e84:	cbnz	x26, 402e6c <ferror@plt+0x151c>
  402e88:	b	402bf0 <ferror@plt+0x12a0>
  402e8c:	mov	w0, #0x0                   	// #0
  402e90:	ldp	x27, x28, [sp, #80]
  402e94:	str	x25, [x22]
  402e98:	ldp	x25, x26, [sp, #64]
  402e9c:	b	402e04 <ferror@plt+0x14b4>
  402ea0:	mov	x19, x1
  402ea4:	b	402c84 <ferror@plt+0x1334>
  402ea8:	neg	w1, w0
  402eac:	ldp	x25, x26, [sp, #64]
  402eb0:	ldp	x27, x28, [sp, #80]
  402eb4:	b	402e00 <ferror@plt+0x14b0>
  402eb8:	mov	w0, #0xffffffde            	// #-34
  402ebc:	cbnz	x23, 402d1c <ferror@plt+0x13cc>
  402ec0:	b	402d20 <ferror@plt+0x13d0>
  402ec4:	mov	x19, #0x3e8                 	// #1000
  402ec8:	b	402cc0 <ferror@plt+0x1370>
  402ecc:	adrp	x1, 404000 <ferror@plt+0x26b0>
  402ed0:	add	x24, x1, #0xfd0
  402ed4:	mov	x0, x24
  402ed8:	mov	w1, w27
  402edc:	bl	401820 <strchr@plt>
  402ee0:	cbnz	x0, 402cdc <ferror@plt+0x138c>
  402ee4:	b	402df0 <ferror@plt+0x14a0>
  402ee8:	mov	w0, #0x0                   	// #0
  402eec:	cbnz	x23, 402d1c <ferror@plt+0x13cc>
  402ef0:	ldp	x27, x28, [sp, #80]
  402ef4:	str	x25, [x22]
  402ef8:	ldp	x25, x26, [sp, #64]
  402efc:	b	402e04 <ferror@plt+0x14b4>
  402f00:	mov	x2, #0x0                   	// #0
  402f04:	b	402b38 <ferror@plt+0x11e8>
  402f08:	stp	x29, x30, [sp, #-48]!
  402f0c:	mov	x29, sp
  402f10:	stp	x21, x22, [sp, #32]
  402f14:	mov	x22, x1
  402f18:	cbz	x0, 402f78 <ferror@plt+0x1628>
  402f1c:	mov	x21, x0
  402f20:	stp	x19, x20, [sp, #16]
  402f24:	mov	x20, x0
  402f28:	b	402f44 <ferror@plt+0x15f4>
  402f2c:	bl	4017c0 <__ctype_b_loc@plt>
  402f30:	ubfiz	x19, x19, #1, #8
  402f34:	ldr	x2, [x0]
  402f38:	ldrh	w2, [x2, x19]
  402f3c:	tbz	w2, #11, 402f4c <ferror@plt+0x15fc>
  402f40:	add	x20, x20, #0x1
  402f44:	ldrsb	w19, [x20]
  402f48:	cbnz	w19, 402f2c <ferror@plt+0x15dc>
  402f4c:	cbz	x22, 402f54 <ferror@plt+0x1604>
  402f50:	str	x20, [x22]
  402f54:	cmp	x20, x21
  402f58:	b.ls	402f90 <ferror@plt+0x1640>  // b.plast
  402f5c:	ldrsb	w1, [x20]
  402f60:	mov	w0, #0x1                   	// #1
  402f64:	ldp	x19, x20, [sp, #16]
  402f68:	cbnz	w1, 402f80 <ferror@plt+0x1630>
  402f6c:	ldp	x21, x22, [sp, #32]
  402f70:	ldp	x29, x30, [sp], #48
  402f74:	ret
  402f78:	cbz	x1, 402f80 <ferror@plt+0x1630>
  402f7c:	str	xzr, [x1]
  402f80:	mov	w0, #0x0                   	// #0
  402f84:	ldp	x21, x22, [sp, #32]
  402f88:	ldp	x29, x30, [sp], #48
  402f8c:	ret
  402f90:	mov	w0, #0x0                   	// #0
  402f94:	ldp	x19, x20, [sp, #16]
  402f98:	b	402f84 <ferror@plt+0x1634>
  402f9c:	nop
  402fa0:	stp	x29, x30, [sp, #-48]!
  402fa4:	mov	x29, sp
  402fa8:	stp	x21, x22, [sp, #32]
  402fac:	mov	x22, x1
  402fb0:	cbz	x0, 403010 <ferror@plt+0x16c0>
  402fb4:	mov	x21, x0
  402fb8:	stp	x19, x20, [sp, #16]
  402fbc:	mov	x20, x0
  402fc0:	b	402fdc <ferror@plt+0x168c>
  402fc4:	bl	4017c0 <__ctype_b_loc@plt>
  402fc8:	ubfiz	x19, x19, #1, #8
  402fcc:	ldr	x2, [x0]
  402fd0:	ldrh	w2, [x2, x19]
  402fd4:	tbz	w2, #12, 402fe4 <ferror@plt+0x1694>
  402fd8:	add	x20, x20, #0x1
  402fdc:	ldrsb	w19, [x20]
  402fe0:	cbnz	w19, 402fc4 <ferror@plt+0x1674>
  402fe4:	cbz	x22, 402fec <ferror@plt+0x169c>
  402fe8:	str	x20, [x22]
  402fec:	cmp	x20, x21
  402ff0:	b.ls	403028 <ferror@plt+0x16d8>  // b.plast
  402ff4:	ldrsb	w1, [x20]
  402ff8:	mov	w0, #0x1                   	// #1
  402ffc:	ldp	x19, x20, [sp, #16]
  403000:	cbnz	w1, 403018 <ferror@plt+0x16c8>
  403004:	ldp	x21, x22, [sp, #32]
  403008:	ldp	x29, x30, [sp], #48
  40300c:	ret
  403010:	cbz	x1, 403018 <ferror@plt+0x16c8>
  403014:	str	xzr, [x1]
  403018:	mov	w0, #0x0                   	// #0
  40301c:	ldp	x21, x22, [sp, #32]
  403020:	ldp	x29, x30, [sp], #48
  403024:	ret
  403028:	mov	w0, #0x0                   	// #0
  40302c:	ldp	x19, x20, [sp, #16]
  403030:	b	40301c <ferror@plt+0x16cc>
  403034:	nop
  403038:	stp	x29, x30, [sp, #-128]!
  40303c:	mov	x29, sp
  403040:	stp	x19, x20, [sp, #16]
  403044:	mov	x20, x0
  403048:	mov	w0, #0xffffffd0            	// #-48
  40304c:	stp	x21, x22, [sp, #32]
  403050:	mov	x21, x1
  403054:	add	x22, sp, #0x80
  403058:	add	x1, sp, #0x50
  40305c:	stp	x22, x22, [sp, #48]
  403060:	str	x1, [sp, #64]
  403064:	stp	w0, wzr, [sp, #72]
  403068:	stp	x2, x3, [sp, #80]
  40306c:	stp	x4, x5, [sp, #96]
  403070:	stp	x6, x7, [sp, #112]
  403074:	b	4030c0 <ferror@plt+0x1770>
  403078:	ldr	x1, [x2]
  40307c:	add	x0, x2, #0xf
  403080:	and	x0, x0, #0xfffffffffffffff8
  403084:	str	x0, [sp, #48]
  403088:	cbz	x1, 403100 <ferror@plt+0x17b0>
  40308c:	ldr	x2, [sp, #48]
  403090:	add	x0, x2, #0xf
  403094:	and	x0, x0, #0xfffffffffffffff8
  403098:	str	x0, [sp, #48]
  40309c:	ldr	x19, [x2]
  4030a0:	cbz	x19, 403100 <ferror@plt+0x17b0>
  4030a4:	mov	x0, x20
  4030a8:	bl	4017a0 <strcmp@plt>
  4030ac:	cbz	w0, 40311c <ferror@plt+0x17cc>
  4030b0:	mov	x1, x19
  4030b4:	mov	x0, x20
  4030b8:	bl	4017a0 <strcmp@plt>
  4030bc:	cbz	w0, 403120 <ferror@plt+0x17d0>
  4030c0:	ldr	w3, [sp, #72]
  4030c4:	ldr	x2, [sp, #48]
  4030c8:	tbz	w3, #31, 403078 <ferror@plt+0x1728>
  4030cc:	add	w0, w3, #0x8
  4030d0:	str	w0, [sp, #72]
  4030d4:	cmp	w0, #0x0
  4030d8:	b.gt	403078 <ferror@plt+0x1728>
  4030dc:	ldr	x1, [x22, w3, sxtw]
  4030e0:	cbz	x1, 403100 <ferror@plt+0x17b0>
  4030e4:	cbz	w0, 403090 <ferror@plt+0x1740>
  4030e8:	add	w3, w3, #0x10
  4030ec:	str	w3, [sp, #72]
  4030f0:	cmp	w3, #0x0
  4030f4:	b.gt	403090 <ferror@plt+0x1740>
  4030f8:	add	x2, x22, w0, sxtw
  4030fc:	b	40309c <ferror@plt+0x174c>
  403100:	adrp	x0, 416000 <ferror@plt+0x146b0>
  403104:	adrp	x1, 404000 <ferror@plt+0x26b0>
  403108:	mov	x3, x20
  40310c:	mov	x2, x21
  403110:	ldr	w0, [x0, #728]
  403114:	add	x1, x1, #0xfb0
  403118:	bl	4018a0 <errx@plt>
  40311c:	mov	w0, #0x1                   	// #1
  403120:	ldp	x19, x20, [sp, #16]
  403124:	ldp	x21, x22, [sp, #32]
  403128:	ldp	x29, x30, [sp], #128
  40312c:	ret
  403130:	cbz	x1, 40315c <ferror@plt+0x180c>
  403134:	add	x3, x0, x1
  403138:	sxtb	w2, w2
  40313c:	b	403150 <ferror@plt+0x1800>
  403140:	b.eq	403160 <ferror@plt+0x1810>  // b.none
  403144:	add	x0, x0, #0x1
  403148:	cmp	x3, x0
  40314c:	b.eq	40315c <ferror@plt+0x180c>  // b.none
  403150:	ldrsb	w1, [x0]
  403154:	cmp	w2, w1
  403158:	cbnz	w1, 403140 <ferror@plt+0x17f0>
  40315c:	mov	x0, #0x0                   	// #0
  403160:	ret
  403164:	nop
  403168:	stp	x29, x30, [sp, #-32]!
  40316c:	mov	w2, #0xa                   	// #10
  403170:	mov	x29, sp
  403174:	stp	x19, x20, [sp, #16]
  403178:	mov	x20, x1
  40317c:	mov	x19, x0
  403180:	bl	402ae8 <ferror@plt+0x1198>
  403184:	mov	w1, #0xffff                	// #65535
  403188:	cmp	w0, w1
  40318c:	b.hi	40319c <ferror@plt+0x184c>  // b.pmore
  403190:	ldp	x19, x20, [sp, #16]
  403194:	ldp	x29, x30, [sp], #32
  403198:	ret
  40319c:	mov	x1, x20
  4031a0:	mov	x0, x19
  4031a4:	bl	402aa8 <ferror@plt+0x1158>
  4031a8:	stp	x29, x30, [sp, #-32]!
  4031ac:	mov	w2, #0x10                  	// #16
  4031b0:	mov	x29, sp
  4031b4:	stp	x19, x20, [sp, #16]
  4031b8:	mov	x20, x1
  4031bc:	mov	x19, x0
  4031c0:	bl	402ae8 <ferror@plt+0x1198>
  4031c4:	mov	w1, #0xffff                	// #65535
  4031c8:	cmp	w0, w1
  4031cc:	b.hi	4031dc <ferror@plt+0x188c>  // b.pmore
  4031d0:	ldp	x19, x20, [sp, #16]
  4031d4:	ldp	x29, x30, [sp], #32
  4031d8:	ret
  4031dc:	mov	x1, x20
  4031e0:	mov	x0, x19
  4031e4:	bl	402aa8 <ferror@plt+0x1158>
  4031e8:	mov	w2, #0xa                   	// #10
  4031ec:	b	402ae8 <ferror@plt+0x1198>
  4031f0:	mov	w2, #0x10                  	// #16
  4031f4:	b	402ae8 <ferror@plt+0x1198>
  4031f8:	stp	x29, x30, [sp, #-64]!
  4031fc:	mov	x29, sp
  403200:	stp	x19, x20, [sp, #16]
  403204:	mov	x19, x0
  403208:	stp	x21, x22, [sp, #32]
  40320c:	mov	x21, x1
  403210:	adrp	x22, 416000 <ferror@plt+0x146b0>
  403214:	str	xzr, [sp, #56]
  403218:	bl	4018e0 <__errno_location@plt>
  40321c:	str	wzr, [x0]
  403220:	cbz	x19, 403234 <ferror@plt+0x18e4>
  403224:	mov	x20, x0
  403228:	ldrsb	w0, [x19]
  40322c:	adrp	x22, 416000 <ferror@plt+0x146b0>
  403230:	cbnz	w0, 40324c <ferror@plt+0x18fc>
  403234:	ldr	w0, [x22, #728]
  403238:	adrp	x1, 404000 <ferror@plt+0x26b0>
  40323c:	mov	x3, x19
  403240:	mov	x2, x21
  403244:	add	x1, x1, #0xfb0
  403248:	bl	4018a0 <errx@plt>
  40324c:	add	x1, sp, #0x38
  403250:	mov	x0, x19
  403254:	mov	w3, #0x0                   	// #0
  403258:	mov	w2, #0xa                   	// #10
  40325c:	bl	4016b0 <__strtol_internal@plt>
  403260:	ldr	w1, [x20]
  403264:	cbnz	w1, 403290 <ferror@plt+0x1940>
  403268:	ldr	x1, [sp, #56]
  40326c:	cmp	x1, x19
  403270:	b.eq	403234 <ferror@plt+0x18e4>  // b.none
  403274:	cbz	x1, 403280 <ferror@plt+0x1930>
  403278:	ldrsb	w1, [x1]
  40327c:	cbnz	w1, 403234 <ferror@plt+0x18e4>
  403280:	ldp	x19, x20, [sp, #16]
  403284:	ldp	x21, x22, [sp, #32]
  403288:	ldp	x29, x30, [sp], #64
  40328c:	ret
  403290:	ldr	w0, [x22, #728]
  403294:	cmp	w1, #0x22
  403298:	b.ne	403234 <ferror@plt+0x18e4>  // b.any
  40329c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4032a0:	mov	x3, x19
  4032a4:	mov	x2, x21
  4032a8:	add	x1, x1, #0xfb0
  4032ac:	bl	401930 <err@plt>
  4032b0:	stp	x29, x30, [sp, #-32]!
  4032b4:	mov	x29, sp
  4032b8:	stp	x19, x20, [sp, #16]
  4032bc:	mov	x19, x1
  4032c0:	mov	x20, x0
  4032c4:	bl	4031f8 <ferror@plt+0x18a8>
  4032c8:	mov	x2, #0x80000000            	// #2147483648
  4032cc:	add	x2, x0, x2
  4032d0:	mov	x1, #0xffffffff            	// #4294967295
  4032d4:	cmp	x2, x1
  4032d8:	b.hi	4032e8 <ferror@plt+0x1998>  // b.pmore
  4032dc:	ldp	x19, x20, [sp, #16]
  4032e0:	ldp	x29, x30, [sp], #32
  4032e4:	ret
  4032e8:	bl	4018e0 <__errno_location@plt>
  4032ec:	mov	x4, x0
  4032f0:	adrp	x0, 416000 <ferror@plt+0x146b0>
  4032f4:	mov	w5, #0x22                  	// #34
  4032f8:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4032fc:	mov	x3, x20
  403300:	ldr	w0, [x0, #728]
  403304:	mov	x2, x19
  403308:	str	w5, [x4]
  40330c:	add	x1, x1, #0xfb0
  403310:	bl	401930 <err@plt>
  403314:	nop
  403318:	stp	x29, x30, [sp, #-32]!
  40331c:	mov	x29, sp
  403320:	stp	x19, x20, [sp, #16]
  403324:	mov	x19, x1
  403328:	mov	x20, x0
  40332c:	bl	4032b0 <ferror@plt+0x1960>
  403330:	add	w2, w0, #0x8, lsl #12
  403334:	mov	w1, #0xffff                	// #65535
  403338:	cmp	w2, w1
  40333c:	b.hi	40334c <ferror@plt+0x19fc>  // b.pmore
  403340:	ldp	x19, x20, [sp, #16]
  403344:	ldp	x29, x30, [sp], #32
  403348:	ret
  40334c:	bl	4018e0 <__errno_location@plt>
  403350:	mov	x4, x0
  403354:	adrp	x0, 416000 <ferror@plt+0x146b0>
  403358:	mov	w5, #0x22                  	// #34
  40335c:	adrp	x1, 404000 <ferror@plt+0x26b0>
  403360:	mov	x3, x20
  403364:	ldr	w0, [x0, #728]
  403368:	mov	x2, x19
  40336c:	str	w5, [x4]
  403370:	add	x1, x1, #0xfb0
  403374:	bl	401930 <err@plt>
  403378:	mov	w2, #0xa                   	// #10
  40337c:	b	4029e0 <ferror@plt+0x1090>
  403380:	mov	w2, #0x10                  	// #16
  403384:	b	4029e0 <ferror@plt+0x1090>
  403388:	stp	x29, x30, [sp, #-64]!
  40338c:	mov	x29, sp
  403390:	stp	x19, x20, [sp, #16]
  403394:	mov	x19, x0
  403398:	stp	x21, x22, [sp, #32]
  40339c:	mov	x21, x1
  4033a0:	adrp	x22, 416000 <ferror@plt+0x146b0>
  4033a4:	str	xzr, [sp, #56]
  4033a8:	bl	4018e0 <__errno_location@plt>
  4033ac:	str	wzr, [x0]
  4033b0:	cbz	x19, 4033c4 <ferror@plt+0x1a74>
  4033b4:	mov	x20, x0
  4033b8:	ldrsb	w0, [x19]
  4033bc:	adrp	x22, 416000 <ferror@plt+0x146b0>
  4033c0:	cbnz	w0, 4033dc <ferror@plt+0x1a8c>
  4033c4:	ldr	w0, [x22, #728]
  4033c8:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4033cc:	mov	x3, x19
  4033d0:	mov	x2, x21
  4033d4:	add	x1, x1, #0xfb0
  4033d8:	bl	4018a0 <errx@plt>
  4033dc:	mov	x0, x19
  4033e0:	add	x1, sp, #0x38
  4033e4:	bl	401600 <strtod@plt>
  4033e8:	ldr	w0, [x20]
  4033ec:	cbnz	w0, 403418 <ferror@plt+0x1ac8>
  4033f0:	ldr	x0, [sp, #56]
  4033f4:	cmp	x0, x19
  4033f8:	b.eq	4033c4 <ferror@plt+0x1a74>  // b.none
  4033fc:	cbz	x0, 403408 <ferror@plt+0x1ab8>
  403400:	ldrsb	w0, [x0]
  403404:	cbnz	w0, 4033c4 <ferror@plt+0x1a74>
  403408:	ldp	x19, x20, [sp, #16]
  40340c:	ldp	x21, x22, [sp, #32]
  403410:	ldp	x29, x30, [sp], #64
  403414:	ret
  403418:	cmp	w0, #0x22
  40341c:	ldr	w0, [x22, #728]
  403420:	b.ne	4033c4 <ferror@plt+0x1a74>  // b.any
  403424:	adrp	x1, 404000 <ferror@plt+0x26b0>
  403428:	mov	x3, x19
  40342c:	mov	x2, x21
  403430:	add	x1, x1, #0xfb0
  403434:	bl	401930 <err@plt>
  403438:	stp	x29, x30, [sp, #-64]!
  40343c:	mov	x29, sp
  403440:	stp	x19, x20, [sp, #16]
  403444:	mov	x19, x0
  403448:	stp	x21, x22, [sp, #32]
  40344c:	mov	x21, x1
  403450:	adrp	x22, 416000 <ferror@plt+0x146b0>
  403454:	str	xzr, [sp, #56]
  403458:	bl	4018e0 <__errno_location@plt>
  40345c:	str	wzr, [x0]
  403460:	cbz	x19, 403474 <ferror@plt+0x1b24>
  403464:	mov	x20, x0
  403468:	ldrsb	w0, [x19]
  40346c:	adrp	x22, 416000 <ferror@plt+0x146b0>
  403470:	cbnz	w0, 40348c <ferror@plt+0x1b3c>
  403474:	ldr	w0, [x22, #728]
  403478:	adrp	x1, 404000 <ferror@plt+0x26b0>
  40347c:	mov	x3, x19
  403480:	mov	x2, x21
  403484:	add	x1, x1, #0xfb0
  403488:	bl	4018a0 <errx@plt>
  40348c:	add	x1, sp, #0x38
  403490:	mov	x0, x19
  403494:	mov	w2, #0xa                   	// #10
  403498:	bl	4017d0 <strtol@plt>
  40349c:	ldr	w1, [x20]
  4034a0:	cbnz	w1, 4034cc <ferror@plt+0x1b7c>
  4034a4:	ldr	x1, [sp, #56]
  4034a8:	cmp	x1, x19
  4034ac:	b.eq	403474 <ferror@plt+0x1b24>  // b.none
  4034b0:	cbz	x1, 4034bc <ferror@plt+0x1b6c>
  4034b4:	ldrsb	w1, [x1]
  4034b8:	cbnz	w1, 403474 <ferror@plt+0x1b24>
  4034bc:	ldp	x19, x20, [sp, #16]
  4034c0:	ldp	x21, x22, [sp, #32]
  4034c4:	ldp	x29, x30, [sp], #64
  4034c8:	ret
  4034cc:	ldr	w0, [x22, #728]
  4034d0:	cmp	w1, #0x22
  4034d4:	b.ne	403474 <ferror@plt+0x1b24>  // b.any
  4034d8:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4034dc:	mov	x3, x19
  4034e0:	mov	x2, x21
  4034e4:	add	x1, x1, #0xfb0
  4034e8:	bl	401930 <err@plt>
  4034ec:	nop
  4034f0:	stp	x29, x30, [sp, #-64]!
  4034f4:	mov	x29, sp
  4034f8:	stp	x19, x20, [sp, #16]
  4034fc:	mov	x19, x0
  403500:	stp	x21, x22, [sp, #32]
  403504:	mov	x21, x1
  403508:	adrp	x22, 416000 <ferror@plt+0x146b0>
  40350c:	str	xzr, [sp, #56]
  403510:	bl	4018e0 <__errno_location@plt>
  403514:	str	wzr, [x0]
  403518:	cbz	x19, 40352c <ferror@plt+0x1bdc>
  40351c:	mov	x20, x0
  403520:	ldrsb	w0, [x19]
  403524:	adrp	x22, 416000 <ferror@plt+0x146b0>
  403528:	cbnz	w0, 403544 <ferror@plt+0x1bf4>
  40352c:	ldr	w0, [x22, #728]
  403530:	adrp	x1, 404000 <ferror@plt+0x26b0>
  403534:	mov	x3, x19
  403538:	mov	x2, x21
  40353c:	add	x1, x1, #0xfb0
  403540:	bl	4018a0 <errx@plt>
  403544:	add	x1, sp, #0x38
  403548:	mov	x0, x19
  40354c:	mov	w2, #0xa                   	// #10
  403550:	bl	401590 <strtoul@plt>
  403554:	ldr	w1, [x20]
  403558:	cbnz	w1, 403584 <ferror@plt+0x1c34>
  40355c:	ldr	x1, [sp, #56]
  403560:	cmp	x1, x19
  403564:	b.eq	40352c <ferror@plt+0x1bdc>  // b.none
  403568:	cbz	x1, 403574 <ferror@plt+0x1c24>
  40356c:	ldrsb	w1, [x1]
  403570:	cbnz	w1, 40352c <ferror@plt+0x1bdc>
  403574:	ldp	x19, x20, [sp, #16]
  403578:	ldp	x21, x22, [sp, #32]
  40357c:	ldp	x29, x30, [sp], #64
  403580:	ret
  403584:	ldr	w0, [x22, #728]
  403588:	cmp	w1, #0x22
  40358c:	b.ne	40352c <ferror@plt+0x1bdc>  // b.any
  403590:	adrp	x1, 404000 <ferror@plt+0x26b0>
  403594:	mov	x3, x19
  403598:	mov	x2, x21
  40359c:	add	x1, x1, #0xfb0
  4035a0:	bl	401930 <err@plt>
  4035a4:	nop
  4035a8:	stp	x29, x30, [sp, #-48]!
  4035ac:	mov	x29, sp
  4035b0:	stp	x19, x20, [sp, #16]
  4035b4:	mov	x19, x1
  4035b8:	mov	x20, x0
  4035bc:	add	x1, sp, #0x28
  4035c0:	bl	402f00 <ferror@plt+0x15b0>
  4035c4:	cbz	w0, 4035fc <ferror@plt+0x1cac>
  4035c8:	bl	4018e0 <__errno_location@plt>
  4035cc:	ldr	w1, [x0]
  4035d0:	adrp	x2, 416000 <ferror@plt+0x146b0>
  4035d4:	mov	x3, x20
  4035d8:	ldr	w0, [x2, #728]
  4035dc:	mov	x2, x19
  4035e0:	cbz	w1, 4035f0 <ferror@plt+0x1ca0>
  4035e4:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4035e8:	add	x1, x1, #0xfb0
  4035ec:	bl	401930 <err@plt>
  4035f0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4035f4:	add	x1, x1, #0xfb0
  4035f8:	bl	4018a0 <errx@plt>
  4035fc:	ldp	x19, x20, [sp, #16]
  403600:	ldr	x0, [sp, #40]
  403604:	ldp	x29, x30, [sp], #48
  403608:	ret
  40360c:	nop
  403610:	stp	x29, x30, [sp, #-32]!
  403614:	mov	x29, sp
  403618:	str	x19, [sp, #16]
  40361c:	mov	x19, x1
  403620:	mov	x1, x2
  403624:	bl	403388 <ferror@plt+0x1a38>
  403628:	fcvtzs	d2, d0
  40362c:	mov	x0, #0x848000000000        	// #145685290680320
  403630:	movk	x0, #0x412e, lsl #48
  403634:	fmov	d1, x0
  403638:	scvtf	d3, d2
  40363c:	fsub	d0, d0, d3
  403640:	fmul	d0, d0, d1
  403644:	fcvtzs	d0, d0
  403648:	stp	d2, d0, [x19]
  40364c:	ldr	x19, [sp, #16]
  403650:	ldp	x29, x30, [sp], #32
  403654:	ret
  403658:	mov	w2, w0
  40365c:	mov	x0, x1
  403660:	and	w1, w2, #0xf000
  403664:	add	x14, x0, #0x1
  403668:	cmp	w1, #0x4, lsl #12
  40366c:	add	x13, x0, #0x2
  403670:	add	x12, x0, #0x3
  403674:	add	x11, x0, #0x4
  403678:	add	x10, x0, #0x5
  40367c:	add	x9, x0, #0x6
  403680:	add	x8, x0, #0x7
  403684:	add	x7, x0, #0x8
  403688:	add	x6, x0, #0x9
  40368c:	b.eq	4037f8 <ferror@plt+0x1ea8>  // b.none
  403690:	cmp	w1, #0xa, lsl #12
  403694:	b.eq	4036ec <ferror@plt+0x1d9c>  // b.none
  403698:	cmp	w1, #0x2, lsl #12
  40369c:	b.eq	403818 <ferror@plt+0x1ec8>  // b.none
  4036a0:	cmp	w1, #0x6, lsl #12
  4036a4:	b.eq	403808 <ferror@plt+0x1eb8>  // b.none
  4036a8:	cmp	w1, #0xc, lsl #12
  4036ac:	b.eq	403828 <ferror@plt+0x1ed8>  // b.none
  4036b0:	cmp	w1, #0x1, lsl #12
  4036b4:	b.eq	403838 <ferror@plt+0x1ee8>  // b.none
  4036b8:	cmp	w1, #0x8, lsl #12
  4036bc:	b.eq	403848 <ferror@plt+0x1ef8>  // b.none
  4036c0:	mov	x4, x6
  4036c4:	mov	x6, x7
  4036c8:	mov	x7, x8
  4036cc:	mov	x8, x9
  4036d0:	mov	x9, x10
  4036d4:	mov	x10, x11
  4036d8:	mov	x11, x12
  4036dc:	mov	x12, x13
  4036e0:	mov	x13, x14
  4036e4:	mov	x14, x0
  4036e8:	b	4036f8 <ferror@plt+0x1da8>
  4036ec:	mov	x4, x0
  4036f0:	mov	w1, #0x6c                  	// #108
  4036f4:	strb	w1, [x4], #10
  4036f8:	tst	x2, #0x100
  4036fc:	mov	w5, #0x2d                  	// #45
  403700:	mov	w3, #0x72                  	// #114
  403704:	csel	w3, w3, w5, ne  // ne = any
  403708:	tst	x2, #0x80
  40370c:	strb	w3, [x14]
  403710:	mov	w3, #0x77                  	// #119
  403714:	csel	w3, w3, w5, ne  // ne = any
  403718:	strb	w3, [x13]
  40371c:	and	w1, w2, #0x40
  403720:	tbz	w2, #11, 4037c0 <ferror@plt+0x1e70>
  403724:	cmp	w1, #0x0
  403728:	mov	w3, #0x53                  	// #83
  40372c:	mov	w1, #0x73                  	// #115
  403730:	csel	w1, w1, w3, ne  // ne = any
  403734:	tst	x2, #0x20
  403738:	strb	w1, [x12]
  40373c:	mov	w5, #0x2d                  	// #45
  403740:	mov	w3, #0x72                  	// #114
  403744:	csel	w3, w3, w5, ne  // ne = any
  403748:	tst	x2, #0x10
  40374c:	strb	w3, [x11]
  403750:	mov	w3, #0x77                  	// #119
  403754:	csel	w3, w3, w5, ne  // ne = any
  403758:	strb	w3, [x10]
  40375c:	and	w1, w2, #0x8
  403760:	tbz	w2, #10, 4037e8 <ferror@plt+0x1e98>
  403764:	cmp	w1, #0x0
  403768:	mov	w3, #0x53                  	// #83
  40376c:	mov	w1, #0x73                  	// #115
  403770:	csel	w1, w1, w3, ne  // ne = any
  403774:	tst	x2, #0x4
  403778:	strb	w1, [x9]
  40377c:	mov	w5, #0x2d                  	// #45
  403780:	mov	w3, #0x72                  	// #114
  403784:	csel	w3, w3, w5, ne  // ne = any
  403788:	tst	x2, #0x2
  40378c:	strb	w3, [x8]
  403790:	mov	w3, #0x77                  	// #119
  403794:	csel	w3, w3, w5, ne  // ne = any
  403798:	strb	w3, [x7]
  40379c:	and	w1, w2, #0x1
  4037a0:	tbz	w2, #9, 4037d0 <ferror@plt+0x1e80>
  4037a4:	cmp	w1, #0x0
  4037a8:	mov	w2, #0x54                  	// #84
  4037ac:	mov	w1, #0x74                  	// #116
  4037b0:	csel	w1, w1, w2, ne  // ne = any
  4037b4:	strb	w1, [x6]
  4037b8:	strb	wzr, [x4]
  4037bc:	ret
  4037c0:	cmp	w1, #0x0
  4037c4:	mov	w1, #0x78                  	// #120
  4037c8:	csel	w1, w1, w5, ne  // ne = any
  4037cc:	b	403734 <ferror@plt+0x1de4>
  4037d0:	cmp	w1, #0x0
  4037d4:	mov	w1, #0x78                  	// #120
  4037d8:	csel	w1, w1, w5, ne  // ne = any
  4037dc:	strb	w1, [x6]
  4037e0:	strb	wzr, [x4]
  4037e4:	ret
  4037e8:	cmp	w1, #0x0
  4037ec:	mov	w1, #0x78                  	// #120
  4037f0:	csel	w1, w1, w5, ne  // ne = any
  4037f4:	b	403774 <ferror@plt+0x1e24>
  4037f8:	mov	x4, x0
  4037fc:	mov	w1, #0x64                  	// #100
  403800:	strb	w1, [x4], #10
  403804:	b	4036f8 <ferror@plt+0x1da8>
  403808:	mov	x4, x0
  40380c:	mov	w1, #0x62                  	// #98
  403810:	strb	w1, [x4], #10
  403814:	b	4036f8 <ferror@plt+0x1da8>
  403818:	mov	x4, x0
  40381c:	mov	w1, #0x63                  	// #99
  403820:	strb	w1, [x4], #10
  403824:	b	4036f8 <ferror@plt+0x1da8>
  403828:	mov	x4, x0
  40382c:	mov	w1, #0x73                  	// #115
  403830:	strb	w1, [x4], #10
  403834:	b	4036f8 <ferror@plt+0x1da8>
  403838:	mov	x4, x0
  40383c:	mov	w1, #0x70                  	// #112
  403840:	strb	w1, [x4], #10
  403844:	b	4036f8 <ferror@plt+0x1da8>
  403848:	mov	x4, x0
  40384c:	mov	w1, #0x2d                  	// #45
  403850:	strb	w1, [x4], #10
  403854:	b	4036f8 <ferror@plt+0x1da8>
  403858:	stp	x29, x30, [sp, #-96]!
  40385c:	mov	x29, sp
  403860:	stp	x19, x20, [sp, #16]
  403864:	stp	x21, x22, [sp, #32]
  403868:	add	x21, sp, #0x38
  40386c:	mov	x4, x21
  403870:	tbz	w0, #1, 403880 <ferror@plt+0x1f30>
  403874:	add	x4, x21, #0x1
  403878:	mov	w2, #0x20                  	// #32
  40387c:	strb	w2, [sp, #56]
  403880:	mov	w2, #0xa                   	// #10
  403884:	mov	x5, #0x1                   	// #1
  403888:	lsl	x3, x5, x2
  40388c:	cmp	x1, x3
  403890:	b.cc	4039a4 <ferror@plt+0x2054>  // b.lo, b.ul, b.last
  403894:	add	w2, w2, #0xa
  403898:	cmp	w2, #0x46
  40389c:	b.ne	403888 <ferror@plt+0x1f38>  // b.any
  4038a0:	mov	w19, #0x3c                  	// #60
  4038a4:	mov	w8, #0xcccd                	// #52429
  4038a8:	adrp	x6, 404000 <ferror@plt+0x26b0>
  4038ac:	movk	w8, #0xcccc, lsl #16
  4038b0:	add	x6, x6, #0xfe0
  4038b4:	mov	x5, #0xffffffffffffffff    	// #-1
  4038b8:	and	w7, w0, #0x1
  4038bc:	umull	x8, w19, w8
  4038c0:	lsl	x5, x5, x19
  4038c4:	lsr	x19, x1, x19
  4038c8:	bic	x5, x1, x5
  4038cc:	mov	w3, w19
  4038d0:	lsr	x8, x8, #35
  4038d4:	ldrsb	w1, [x6, w8, sxtw]
  4038d8:	strb	w1, [x4]
  4038dc:	cmp	w1, #0x42
  4038e0:	add	x1, x4, #0x1
  4038e4:	csel	w7, w7, wzr, ne  // ne = any
  4038e8:	cbz	w7, 4038f8 <ferror@plt+0x1fa8>
  4038ec:	add	x1, x4, #0x3
  4038f0:	mov	w6, #0x4269                	// #17001
  4038f4:	sturh	w6, [x4, #1]
  4038f8:	strb	wzr, [x1]
  4038fc:	cbz	x5, 4039b8 <ferror@plt+0x2068>
  403900:	sub	w2, w2, #0x14
  403904:	lsr	x2, x5, x2
  403908:	tbz	w0, #2, 4039ec <ferror@plt+0x209c>
  40390c:	add	x2, x2, #0x5
  403910:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403914:	movk	x0, #0xcccd
  403918:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  40391c:	movk	x4, #0x1999, lsl #48
  403920:	umulh	x20, x2, x0
  403924:	lsr	x20, x20, #3
  403928:	mul	x1, x20, x0
  40392c:	umulh	x0, x20, x0
  403930:	ror	x1, x1, #1
  403934:	lsr	x0, x0, #3
  403938:	cmp	x1, x4
  40393c:	csel	x20, x20, x0, hi  // hi = pmore
  403940:	cbz	x20, 4039b8 <ferror@plt+0x2068>
  403944:	bl	401660 <localeconv@plt>
  403948:	cbz	x0, 403a1c <ferror@plt+0x20cc>
  40394c:	ldr	x4, [x0]
  403950:	cbz	x4, 403a1c <ferror@plt+0x20cc>
  403954:	ldrsb	w1, [x4]
  403958:	adrp	x0, 404000 <ferror@plt+0x26b0>
  40395c:	add	x0, x0, #0xb08
  403960:	cmp	w1, #0x0
  403964:	csel	x4, x0, x4, eq  // eq = none
  403968:	mov	x6, x21
  40396c:	mov	x5, x20
  403970:	mov	w3, w19
  403974:	adrp	x2, 404000 <ferror@plt+0x26b0>
  403978:	add	x2, x2, #0xfe8
  40397c:	add	x22, sp, #0x40
  403980:	mov	x1, #0x20                  	// #32
  403984:	mov	x0, x22
  403988:	bl	401650 <snprintf@plt>
  40398c:	mov	x0, x22
  403990:	bl	401720 <strdup@plt>
  403994:	ldp	x19, x20, [sp, #16]
  403998:	ldp	x21, x22, [sp, #32]
  40399c:	ldp	x29, x30, [sp], #96
  4039a0:	ret
  4039a4:	subs	w19, w2, #0xa
  4039a8:	b.ne	4038a4 <ferror@plt+0x1f54>  // b.any
  4039ac:	mov	w3, w1
  4039b0:	mov	w0, #0x42                  	// #66
  4039b4:	strh	w0, [x4]
  4039b8:	mov	x4, x21
  4039bc:	adrp	x2, 404000 <ferror@plt+0x26b0>
  4039c0:	add	x2, x2, #0xff8
  4039c4:	add	x22, sp, #0x40
  4039c8:	mov	x1, #0x20                  	// #32
  4039cc:	mov	x0, x22
  4039d0:	bl	401650 <snprintf@plt>
  4039d4:	mov	x0, x22
  4039d8:	bl	401720 <strdup@plt>
  4039dc:	ldp	x19, x20, [sp, #16]
  4039e0:	ldp	x21, x22, [sp, #32]
  4039e4:	ldp	x29, x30, [sp], #96
  4039e8:	ret
  4039ec:	add	x2, x2, #0x32
  4039f0:	mov	x5, #0xf5c3                	// #62915
  4039f4:	movk	x5, #0x5c28, lsl #16
  4039f8:	lsr	x20, x2, #2
  4039fc:	movk	x5, #0xc28f, lsl #32
  403a00:	movk	x5, #0x28f5, lsl #48
  403a04:	umulh	x20, x20, x5
  403a08:	lsr	x20, x20, #2
  403a0c:	cmp	x20, #0xa
  403a10:	b.ne	403940 <ferror@plt+0x1ff0>  // b.any
  403a14:	add	w3, w19, #0x1
  403a18:	b	4039b8 <ferror@plt+0x2068>
  403a1c:	adrp	x4, 404000 <ferror@plt+0x26b0>
  403a20:	add	x4, x4, #0xb08
  403a24:	b	403968 <ferror@plt+0x2018>
  403a28:	cbz	x0, 403b24 <ferror@plt+0x21d4>
  403a2c:	stp	x29, x30, [sp, #-64]!
  403a30:	mov	x29, sp
  403a34:	stp	x19, x20, [sp, #16]
  403a38:	mov	x20, x0
  403a3c:	ldrsb	w4, [x0]
  403a40:	cbz	w4, 403b14 <ferror@plt+0x21c4>
  403a44:	cmp	x1, #0x0
  403a48:	stp	x21, x22, [sp, #32]
  403a4c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403a50:	stp	x23, x24, [sp, #48]
  403a54:	mov	x21, x2
  403a58:	mov	x23, x1
  403a5c:	mov	x22, x3
  403a60:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403a64:	b.eq	403b0c <ferror@plt+0x21bc>  // b.none
  403a68:	mov	x19, #0x0                   	// #0
  403a6c:	nop
  403a70:	cmp	w4, #0x2c
  403a74:	ldrsb	w4, [x20, #1]
  403a78:	b.eq	403aa4 <ferror@plt+0x2154>  // b.none
  403a7c:	cbz	w4, 403aac <ferror@plt+0x215c>
  403a80:	add	x20, x20, #0x1
  403a84:	cmp	x21, x19
  403a88:	b.hi	403a70 <ferror@plt+0x2120>  // b.pmore
  403a8c:	mov	w0, #0xfffffffe            	// #-2
  403a90:	ldp	x19, x20, [sp, #16]
  403a94:	ldp	x21, x22, [sp, #32]
  403a98:	ldp	x23, x24, [sp, #48]
  403a9c:	ldp	x29, x30, [sp], #64
  403aa0:	ret
  403aa4:	mov	x24, x20
  403aa8:	cbnz	w4, 403ab0 <ferror@plt+0x2160>
  403aac:	add	x24, x20, #0x1
  403ab0:	cmp	x0, x24
  403ab4:	b.cs	403b0c <ferror@plt+0x21bc>  // b.hs, b.nlast
  403ab8:	sub	x1, x24, x0
  403abc:	blr	x22
  403ac0:	cmn	w0, #0x1
  403ac4:	b.eq	403b0c <ferror@plt+0x21bc>  // b.none
  403ac8:	str	w0, [x23, x19, lsl #2]
  403acc:	add	x19, x19, #0x1
  403ad0:	ldrsb	w0, [x24]
  403ad4:	cbz	w0, 403af4 <ferror@plt+0x21a4>
  403ad8:	mov	x0, x20
  403adc:	ldrsb	w4, [x0, #1]!
  403ae0:	cbz	w4, 403af4 <ferror@plt+0x21a4>
  403ae4:	cmp	x21, x19
  403ae8:	b.ls	403a8c <ferror@plt+0x213c>  // b.plast
  403aec:	mov	x20, x0
  403af0:	b	403a70 <ferror@plt+0x2120>
  403af4:	mov	w0, w19
  403af8:	ldp	x19, x20, [sp, #16]
  403afc:	ldp	x21, x22, [sp, #32]
  403b00:	ldp	x23, x24, [sp, #48]
  403b04:	ldp	x29, x30, [sp], #64
  403b08:	ret
  403b0c:	ldp	x21, x22, [sp, #32]
  403b10:	ldp	x23, x24, [sp, #48]
  403b14:	mov	w0, #0xffffffff            	// #-1
  403b18:	ldp	x19, x20, [sp, #16]
  403b1c:	ldp	x29, x30, [sp], #64
  403b20:	ret
  403b24:	mov	w0, #0xffffffff            	// #-1
  403b28:	ret
  403b2c:	nop
  403b30:	cbz	x0, 403bac <ferror@plt+0x225c>
  403b34:	stp	x29, x30, [sp, #-32]!
  403b38:	mov	x29, sp
  403b3c:	str	x19, [sp, #16]
  403b40:	mov	x19, x3
  403b44:	mov	x3, x4
  403b48:	cmp	x19, #0x0
  403b4c:	ldrsb	w4, [x0]
  403b50:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403b54:	b.eq	403ba4 <ferror@plt+0x2254>  // b.none
  403b58:	ldr	x5, [x19]
  403b5c:	cmp	x5, x2
  403b60:	b.hi	403ba4 <ferror@plt+0x2254>  // b.pmore
  403b64:	cmp	w4, #0x2b
  403b68:	b.eq	403b94 <ferror@plt+0x2244>  // b.none
  403b6c:	str	xzr, [x19]
  403b70:	bl	403a28 <ferror@plt+0x20d8>
  403b74:	cmp	w0, #0x0
  403b78:	b.le	403b88 <ferror@plt+0x2238>
  403b7c:	ldr	x1, [x19]
  403b80:	add	x1, x1, w0, sxtw
  403b84:	str	x1, [x19]
  403b88:	ldr	x19, [sp, #16]
  403b8c:	ldp	x29, x30, [sp], #32
  403b90:	ret
  403b94:	add	x0, x0, #0x1
  403b98:	add	x1, x1, x5, lsl #2
  403b9c:	sub	x2, x2, x5
  403ba0:	b	403b70 <ferror@plt+0x2220>
  403ba4:	mov	w0, #0xffffffff            	// #-1
  403ba8:	b	403b88 <ferror@plt+0x2238>
  403bac:	mov	w0, #0xffffffff            	// #-1
  403bb0:	ret
  403bb4:	nop
  403bb8:	cmp	x2, #0x0
  403bbc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403bc0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403bc4:	b.eq	403ca0 <ferror@plt+0x2350>  // b.none
  403bc8:	stp	x29, x30, [sp, #-64]!
  403bcc:	mov	x29, sp
  403bd0:	stp	x19, x20, [sp, #16]
  403bd4:	mov	x20, x2
  403bd8:	mov	x19, x0
  403bdc:	stp	x21, x22, [sp, #32]
  403be0:	mov	w21, #0x1                   	// #1
  403be4:	str	x23, [sp, #48]
  403be8:	mov	x23, x1
  403bec:	ldrsb	w3, [x0]
  403bf0:	cbz	w3, 403c88 <ferror@plt+0x2338>
  403bf4:	nop
  403bf8:	cmp	w3, #0x2c
  403bfc:	ldrsb	w3, [x19, #1]
  403c00:	b.eq	403c18 <ferror@plt+0x22c8>  // b.none
  403c04:	cbz	w3, 403c64 <ferror@plt+0x2314>
  403c08:	add	x19, x19, #0x1
  403c0c:	cmp	w3, #0x2c
  403c10:	ldrsb	w3, [x19, #1]
  403c14:	b.ne	403c04 <ferror@plt+0x22b4>  // b.any
  403c18:	mov	x22, x19
  403c1c:	cbz	w3, 403c64 <ferror@plt+0x2314>
  403c20:	cmp	x0, x22
  403c24:	b.cs	403c70 <ferror@plt+0x2320>  // b.hs, b.nlast
  403c28:	sub	x1, x22, x0
  403c2c:	blr	x20
  403c30:	tbnz	w0, #31, 403c74 <ferror@plt+0x2324>
  403c34:	asr	w2, w0, #3
  403c38:	and	w0, w0, #0x7
  403c3c:	lsl	w0, w21, w0
  403c40:	ldrb	w1, [x23, w2, sxtw]
  403c44:	orr	w0, w0, w1
  403c48:	strb	w0, [x23, w2, sxtw]
  403c4c:	ldrsb	w0, [x22]
  403c50:	cbz	w0, 403c88 <ferror@plt+0x2338>
  403c54:	ldrsb	w3, [x19, #1]!
  403c58:	cbz	w3, 403c88 <ferror@plt+0x2338>
  403c5c:	mov	x0, x19
  403c60:	b	403bf8 <ferror@plt+0x22a8>
  403c64:	add	x22, x19, #0x1
  403c68:	cmp	x0, x22
  403c6c:	b.cc	403c28 <ferror@plt+0x22d8>  // b.lo, b.ul, b.last
  403c70:	mov	w0, #0xffffffff            	// #-1
  403c74:	ldp	x19, x20, [sp, #16]
  403c78:	ldp	x21, x22, [sp, #32]
  403c7c:	ldr	x23, [sp, #48]
  403c80:	ldp	x29, x30, [sp], #64
  403c84:	ret
  403c88:	mov	w0, #0x0                   	// #0
  403c8c:	ldp	x19, x20, [sp, #16]
  403c90:	ldp	x21, x22, [sp, #32]
  403c94:	ldr	x23, [sp, #48]
  403c98:	ldp	x29, x30, [sp], #64
  403c9c:	ret
  403ca0:	mov	w0, #0xffffffea            	// #-22
  403ca4:	ret
  403ca8:	cmp	x2, #0x0
  403cac:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403cb0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403cb4:	b.eq	403d74 <ferror@plt+0x2424>  // b.none
  403cb8:	stp	x29, x30, [sp, #-48]!
  403cbc:	mov	x29, sp
  403cc0:	stp	x19, x20, [sp, #16]
  403cc4:	mov	x19, x0
  403cc8:	stp	x21, x22, [sp, #32]
  403ccc:	mov	x21, x2
  403cd0:	mov	x22, x1
  403cd4:	ldrsb	w3, [x0]
  403cd8:	cbz	w3, 403d60 <ferror@plt+0x2410>
  403cdc:	nop
  403ce0:	cmp	w3, #0x2c
  403ce4:	ldrsb	w3, [x19, #1]
  403ce8:	b.eq	403d00 <ferror@plt+0x23b0>  // b.none
  403cec:	cbz	w3, 403d40 <ferror@plt+0x23f0>
  403cf0:	add	x19, x19, #0x1
  403cf4:	cmp	w3, #0x2c
  403cf8:	ldrsb	w3, [x19, #1]
  403cfc:	b.ne	403cec <ferror@plt+0x239c>  // b.any
  403d00:	mov	x20, x19
  403d04:	cbz	w3, 403d40 <ferror@plt+0x23f0>
  403d08:	cmp	x0, x20
  403d0c:	b.cs	403d4c <ferror@plt+0x23fc>  // b.hs, b.nlast
  403d10:	sub	x1, x20, x0
  403d14:	blr	x21
  403d18:	tbnz	x0, #63, 403d50 <ferror@plt+0x2400>
  403d1c:	ldr	x2, [x22]
  403d20:	orr	x0, x2, x0
  403d24:	str	x0, [x22]
  403d28:	ldrsb	w0, [x20]
  403d2c:	cbz	w0, 403d60 <ferror@plt+0x2410>
  403d30:	ldrsb	w3, [x19, #1]!
  403d34:	cbz	w3, 403d60 <ferror@plt+0x2410>
  403d38:	mov	x0, x19
  403d3c:	b	403ce0 <ferror@plt+0x2390>
  403d40:	add	x20, x19, #0x1
  403d44:	cmp	x0, x20
  403d48:	b.cc	403d10 <ferror@plt+0x23c0>  // b.lo, b.ul, b.last
  403d4c:	mov	w0, #0xffffffff            	// #-1
  403d50:	ldp	x19, x20, [sp, #16]
  403d54:	ldp	x21, x22, [sp, #32]
  403d58:	ldp	x29, x30, [sp], #48
  403d5c:	ret
  403d60:	mov	w0, #0x0                   	// #0
  403d64:	ldp	x19, x20, [sp, #16]
  403d68:	ldp	x21, x22, [sp, #32]
  403d6c:	ldp	x29, x30, [sp], #48
  403d70:	ret
  403d74:	mov	w0, #0xffffffea            	// #-22
  403d78:	ret
  403d7c:	nop
  403d80:	stp	x29, x30, [sp, #-80]!
  403d84:	mov	x29, sp
  403d88:	str	xzr, [sp, #72]
  403d8c:	cbz	x0, 403e20 <ferror@plt+0x24d0>
  403d90:	stp	x19, x20, [sp, #16]
  403d94:	mov	x19, x0
  403d98:	mov	x20, x2
  403d9c:	stp	x21, x22, [sp, #32]
  403da0:	mov	w21, w3
  403da4:	stp	x23, x24, [sp, #48]
  403da8:	mov	x23, x1
  403dac:	str	w3, [x1]
  403db0:	str	w3, [x2]
  403db4:	bl	4018e0 <__errno_location@plt>
  403db8:	str	wzr, [x0]
  403dbc:	mov	x22, x0
  403dc0:	ldrsb	w0, [x19]
  403dc4:	cmp	w0, #0x3a
  403dc8:	b.eq	403e2c <ferror@plt+0x24dc>  // b.none
  403dcc:	add	x24, sp, #0x48
  403dd0:	mov	x0, x19
  403dd4:	mov	x1, x24
  403dd8:	mov	w2, #0xa                   	// #10
  403ddc:	bl	4017d0 <strtol@plt>
  403de0:	str	w0, [x23]
  403de4:	str	w0, [x20]
  403de8:	ldr	w0, [x22]
  403dec:	cbnz	w0, 403e64 <ferror@plt+0x2514>
  403df0:	ldr	x2, [sp, #72]
  403df4:	cmp	x2, #0x0
  403df8:	ccmp	x2, x19, #0x4, ne  // ne = any
  403dfc:	b.eq	403e64 <ferror@plt+0x2514>  // b.none
  403e00:	ldrsb	w3, [x2]
  403e04:	cmp	w3, #0x3a
  403e08:	b.eq	403e78 <ferror@plt+0x2528>  // b.none
  403e0c:	cmp	w3, #0x2d
  403e10:	b.eq	403e94 <ferror@plt+0x2544>  // b.none
  403e14:	ldp	x19, x20, [sp, #16]
  403e18:	ldp	x21, x22, [sp, #32]
  403e1c:	ldp	x23, x24, [sp, #48]
  403e20:	mov	w0, #0x0                   	// #0
  403e24:	ldp	x29, x30, [sp], #80
  403e28:	ret
  403e2c:	add	x19, x19, #0x1
  403e30:	add	x1, sp, #0x48
  403e34:	mov	x0, x19
  403e38:	mov	w2, #0xa                   	// #10
  403e3c:	bl	4017d0 <strtol@plt>
  403e40:	str	w0, [x20]
  403e44:	ldr	w0, [x22]
  403e48:	cbnz	w0, 403e64 <ferror@plt+0x2514>
  403e4c:	ldr	x0, [sp, #72]
  403e50:	cbz	x0, 403e64 <ferror@plt+0x2514>
  403e54:	ldrsb	w1, [x0]
  403e58:	cmp	w1, #0x0
  403e5c:	ccmp	x0, x19, #0x4, eq  // eq = none
  403e60:	b.ne	403e14 <ferror@plt+0x24c4>  // b.any
  403e64:	mov	w0, #0xffffffff            	// #-1
  403e68:	ldp	x19, x20, [sp, #16]
  403e6c:	ldp	x21, x22, [sp, #32]
  403e70:	ldp	x23, x24, [sp, #48]
  403e74:	b	403e24 <ferror@plt+0x24d4>
  403e78:	ldrsb	w1, [x2, #1]
  403e7c:	cbnz	w1, 403e94 <ferror@plt+0x2544>
  403e80:	ldp	x23, x24, [sp, #48]
  403e84:	str	w21, [x20]
  403e88:	ldp	x19, x20, [sp, #16]
  403e8c:	ldp	x21, x22, [sp, #32]
  403e90:	b	403e24 <ferror@plt+0x24d4>
  403e94:	str	wzr, [x22]
  403e98:	add	x19, x2, #0x1
  403e9c:	mov	x1, x24
  403ea0:	mov	x0, x19
  403ea4:	mov	w2, #0xa                   	// #10
  403ea8:	str	xzr, [sp, #72]
  403eac:	bl	4017d0 <strtol@plt>
  403eb0:	str	w0, [x20]
  403eb4:	ldr	w0, [x22]
  403eb8:	cbz	w0, 403e4c <ferror@plt+0x24fc>
  403ebc:	b	403e64 <ferror@plt+0x2514>
  403ec0:	cmp	x1, #0x0
  403ec4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403ec8:	b.eq	403f9c <ferror@plt+0x264c>  // b.none
  403ecc:	stp	x29, x30, [sp, #-80]!
  403ed0:	mov	x29, sp
  403ed4:	stp	x19, x20, [sp, #16]
  403ed8:	mov	x19, x1
  403edc:	stp	x21, x22, [sp, #32]
  403ee0:	add	x22, sp, #0x48
  403ee4:	str	x23, [sp, #48]
  403ee8:	add	x23, sp, #0x40
  403eec:	b	403f10 <ferror@plt+0x25c0>
  403ef0:	cmp	x20, #0x0
  403ef4:	add	x19, x3, x4
  403ef8:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403efc:	ccmp	x21, x4, #0x0, ne  // ne = any
  403f00:	b.ne	403f84 <ferror@plt+0x2634>  // b.any
  403f04:	bl	4016c0 <strncmp@plt>
  403f08:	cbnz	w0, 403f84 <ferror@plt+0x2634>
  403f0c:	add	x0, x20, x21
  403f10:	mov	x1, x23
  403f14:	bl	4028b8 <ferror@plt+0xf68>
  403f18:	mov	x1, x22
  403f1c:	mov	x20, x0
  403f20:	mov	x0, x19
  403f24:	bl	4028b8 <ferror@plt+0xf68>
  403f28:	ldp	x21, x4, [sp, #64]
  403f2c:	mov	x3, x0
  403f30:	mov	x1, x3
  403f34:	mov	x0, x20
  403f38:	mov	x2, x21
  403f3c:	adds	x5, x21, x4
  403f40:	b.eq	403f6c <ferror@plt+0x261c>  // b.none
  403f44:	cmp	x5, #0x1
  403f48:	b.ne	403ef0 <ferror@plt+0x25a0>  // b.any
  403f4c:	cbz	x20, 403f5c <ferror@plt+0x260c>
  403f50:	ldrsb	w5, [x20]
  403f54:	cmp	w5, #0x2f
  403f58:	b.eq	403f6c <ferror@plt+0x261c>  // b.none
  403f5c:	cbz	x3, 403f84 <ferror@plt+0x2634>
  403f60:	ldrsb	w5, [x3]
  403f64:	cmp	w5, #0x2f
  403f68:	b.ne	403ef0 <ferror@plt+0x25a0>  // b.any
  403f6c:	mov	w0, #0x1                   	// #1
  403f70:	ldp	x19, x20, [sp, #16]
  403f74:	ldp	x21, x22, [sp, #32]
  403f78:	ldr	x23, [sp, #48]
  403f7c:	ldp	x29, x30, [sp], #80
  403f80:	ret
  403f84:	mov	w0, #0x0                   	// #0
  403f88:	ldp	x19, x20, [sp, #16]
  403f8c:	ldp	x21, x22, [sp, #32]
  403f90:	ldr	x23, [sp, #48]
  403f94:	ldp	x29, x30, [sp], #80
  403f98:	ret
  403f9c:	mov	w0, #0x0                   	// #0
  403fa0:	ret
  403fa4:	nop
  403fa8:	stp	x29, x30, [sp, #-64]!
  403fac:	mov	x29, sp
  403fb0:	stp	x19, x20, [sp, #16]
  403fb4:	mov	x19, x1
  403fb8:	orr	x1, x0, x1
  403fbc:	cbz	x1, 40403c <ferror@plt+0x26ec>
  403fc0:	stp	x21, x22, [sp, #32]
  403fc4:	mov	x20, x0
  403fc8:	mov	x21, x2
  403fcc:	cbz	x0, 404050 <ferror@plt+0x2700>
  403fd0:	cbz	x19, 404068 <ferror@plt+0x2718>
  403fd4:	stp	x23, x24, [sp, #48]
  403fd8:	bl	4015a0 <strlen@plt>
  403fdc:	mov	x23, x0
  403fe0:	mvn	x0, x0
  403fe4:	mov	x22, #0x0                   	// #0
  403fe8:	cmp	x21, x0
  403fec:	b.hi	404024 <ferror@plt+0x26d4>  // b.pmore
  403ff0:	add	x24, x21, x23
  403ff4:	add	x0, x24, #0x1
  403ff8:	bl	401690 <malloc@plt>
  403ffc:	mov	x22, x0
  404000:	cbz	x0, 404024 <ferror@plt+0x26d4>
  404004:	mov	x1, x20
  404008:	mov	x2, x23
  40400c:	bl	401560 <memcpy@plt>
  404010:	mov	x2, x21
  404014:	mov	x1, x19
  404018:	add	x0, x22, x23
  40401c:	bl	401560 <memcpy@plt>
  404020:	strb	wzr, [x22, x24]
  404024:	mov	x0, x22
  404028:	ldp	x19, x20, [sp, #16]
  40402c:	ldp	x21, x22, [sp, #32]
  404030:	ldp	x23, x24, [sp, #48]
  404034:	ldp	x29, x30, [sp], #64
  404038:	ret
  40403c:	ldp	x19, x20, [sp, #16]
  404040:	adrp	x0, 404000 <ferror@plt+0x26b0>
  404044:	ldp	x29, x30, [sp], #64
  404048:	add	x0, x0, #0x600
  40404c:	b	401720 <strdup@plt>
  404050:	mov	x0, x19
  404054:	mov	x1, x2
  404058:	ldp	x19, x20, [sp, #16]
  40405c:	ldp	x21, x22, [sp, #32]
  404060:	ldp	x29, x30, [sp], #64
  404064:	b	401800 <strndup@plt>
  404068:	ldp	x19, x20, [sp, #16]
  40406c:	ldp	x21, x22, [sp, #32]
  404070:	ldp	x29, x30, [sp], #64
  404074:	b	401720 <strdup@plt>
  404078:	stp	x29, x30, [sp, #-32]!
  40407c:	mov	x2, #0x0                   	// #0
  404080:	mov	x29, sp
  404084:	stp	x19, x20, [sp, #16]
  404088:	mov	x20, x0
  40408c:	mov	x19, x1
  404090:	cbz	x1, 4040a0 <ferror@plt+0x2750>
  404094:	mov	x0, x1
  404098:	bl	4015a0 <strlen@plt>
  40409c:	mov	x2, x0
  4040a0:	mov	x1, x19
  4040a4:	mov	x0, x20
  4040a8:	ldp	x19, x20, [sp, #16]
  4040ac:	ldp	x29, x30, [sp], #32
  4040b0:	b	403fa8 <ferror@plt+0x2658>
  4040b4:	nop
  4040b8:	stp	x29, x30, [sp, #-288]!
  4040bc:	mov	w9, #0xffffffd0            	// #-48
  4040c0:	mov	w8, #0xffffff80            	// #-128
  4040c4:	mov	x29, sp
  4040c8:	add	x10, sp, #0xf0
  4040cc:	add	x11, sp, #0x120
  4040d0:	stp	x11, x11, [sp, #80]
  4040d4:	str	x10, [sp, #96]
  4040d8:	stp	w9, w8, [sp, #104]
  4040dc:	ldp	x10, x11, [sp, #80]
  4040e0:	str	x19, [sp, #16]
  4040e4:	ldp	x8, x9, [sp, #96]
  4040e8:	mov	x19, x0
  4040ec:	add	x0, sp, #0x48
  4040f0:	stp	x10, x11, [sp, #32]
  4040f4:	stp	x8, x9, [sp, #48]
  4040f8:	str	q0, [sp, #112]
  4040fc:	str	q1, [sp, #128]
  404100:	str	q2, [sp, #144]
  404104:	str	q3, [sp, #160]
  404108:	str	q4, [sp, #176]
  40410c:	str	q5, [sp, #192]
  404110:	str	q6, [sp, #208]
  404114:	str	q7, [sp, #224]
  404118:	stp	x2, x3, [sp, #240]
  40411c:	add	x2, sp, #0x20
  404120:	stp	x4, x5, [sp, #256]
  404124:	stp	x6, x7, [sp, #272]
  404128:	bl	4017f0 <vasprintf@plt>
  40412c:	tbnz	w0, #31, 40415c <ferror@plt+0x280c>
  404130:	ldr	x1, [sp, #72]
  404134:	sxtw	x2, w0
  404138:	mov	x0, x19
  40413c:	bl	403fa8 <ferror@plt+0x2658>
  404140:	mov	x19, x0
  404144:	ldr	x0, [sp, #72]
  404148:	bl	4017e0 <free@plt>
  40414c:	mov	x0, x19
  404150:	ldr	x19, [sp, #16]
  404154:	ldp	x29, x30, [sp], #288
  404158:	ret
  40415c:	mov	x19, #0x0                   	// #0
  404160:	mov	x0, x19
  404164:	ldr	x19, [sp, #16]
  404168:	ldp	x29, x30, [sp], #288
  40416c:	ret
  404170:	stp	x29, x30, [sp, #-80]!
  404174:	mov	x29, sp
  404178:	stp	x21, x22, [sp, #32]
  40417c:	ldr	x21, [x0]
  404180:	stp	x19, x20, [sp, #16]
  404184:	mov	x19, x0
  404188:	ldrsb	w0, [x21]
  40418c:	cbz	w0, 4042d0 <ferror@plt+0x2980>
  404190:	mov	x0, x21
  404194:	mov	x22, x2
  404198:	stp	x23, x24, [sp, #48]
  40419c:	mov	x24, x1
  4041a0:	mov	w23, w3
  4041a4:	mov	x1, x2
  4041a8:	bl	401810 <strspn@plt>
  4041ac:	add	x20, x21, x0
  4041b0:	ldrsb	w21, [x21, x0]
  4041b4:	cbz	w21, 404294 <ferror@plt+0x2944>
  4041b8:	cbz	w23, 40423c <ferror@plt+0x28ec>
  4041bc:	adrp	x0, 405000 <ferror@plt+0x36b0>
  4041c0:	mov	w1, w21
  4041c4:	add	x0, x0, #0x0
  4041c8:	bl	401820 <strchr@plt>
  4041cc:	cbz	x0, 40426c <ferror@plt+0x291c>
  4041d0:	add	x1, sp, #0x48
  4041d4:	add	x23, x20, #0x1
  4041d8:	mov	x0, x23
  4041dc:	strb	w21, [sp, #72]
  4041e0:	strb	wzr, [sp, #73]
  4041e4:	bl	402940 <ferror@plt+0xff0>
  4041e8:	add	x1, x20, x0
  4041ec:	str	x0, [x24]
  4041f0:	ldrsb	w1, [x1, #1]
  4041f4:	cmp	w1, #0x0
  4041f8:	ccmp	w21, w1, #0x0, ne  // ne = any
  4041fc:	b.ne	404294 <ferror@plt+0x2944>  // b.any
  404200:	add	x0, x0, #0x2
  404204:	add	x21, x20, x0
  404208:	ldrsb	w1, [x20, x0]
  40420c:	cbz	w1, 40421c <ferror@plt+0x28cc>
  404210:	mov	x0, x22
  404214:	bl	401820 <strchr@plt>
  404218:	cbz	x0, 404294 <ferror@plt+0x2944>
  40421c:	mov	x20, x23
  404220:	ldp	x23, x24, [sp, #48]
  404224:	str	x21, [x19]
  404228:	mov	x0, x20
  40422c:	ldp	x19, x20, [sp, #16]
  404230:	ldp	x21, x22, [sp, #32]
  404234:	ldp	x29, x30, [sp], #80
  404238:	ret
  40423c:	mov	x1, x22
  404240:	mov	x0, x20
  404244:	bl	4018b0 <strcspn@plt>
  404248:	str	x0, [x24]
  40424c:	add	x0, x20, x0
  404250:	ldp	x23, x24, [sp, #48]
  404254:	str	x0, [x19]
  404258:	mov	x0, x20
  40425c:	ldp	x19, x20, [sp, #16]
  404260:	ldp	x21, x22, [sp, #32]
  404264:	ldp	x29, x30, [sp], #80
  404268:	ret
  40426c:	mov	x1, x22
  404270:	mov	x0, x20
  404274:	bl	402940 <ferror@plt+0xff0>
  404278:	str	x0, [x24]
  40427c:	add	x21, x20, x0
  404280:	ldrsb	w1, [x20, x0]
  404284:	cbz	w1, 4042b4 <ferror@plt+0x2964>
  404288:	mov	x0, x22
  40428c:	bl	401820 <strchr@plt>
  404290:	cbnz	x0, 4042b4 <ferror@plt+0x2964>
  404294:	ldp	x23, x24, [sp, #48]
  404298:	str	x20, [x19]
  40429c:	mov	x20, #0x0                   	// #0
  4042a0:	mov	x0, x20
  4042a4:	ldp	x19, x20, [sp, #16]
  4042a8:	ldp	x21, x22, [sp, #32]
  4042ac:	ldp	x29, x30, [sp], #80
  4042b0:	ret
  4042b4:	ldp	x23, x24, [sp, #48]
  4042b8:	str	x21, [x19]
  4042bc:	mov	x0, x20
  4042c0:	ldp	x19, x20, [sp, #16]
  4042c4:	ldp	x21, x22, [sp, #32]
  4042c8:	ldp	x29, x30, [sp], #80
  4042cc:	ret
  4042d0:	mov	x20, #0x0                   	// #0
  4042d4:	mov	x0, x20
  4042d8:	ldp	x19, x20, [sp, #16]
  4042dc:	ldp	x21, x22, [sp, #32]
  4042e0:	ldp	x29, x30, [sp], #80
  4042e4:	ret
  4042e8:	stp	x29, x30, [sp, #-32]!
  4042ec:	mov	x29, sp
  4042f0:	str	x19, [sp, #16]
  4042f4:	mov	x19, x0
  4042f8:	b	404304 <ferror@plt+0x29b4>
  4042fc:	cmp	w0, #0xa
  404300:	b.eq	404324 <ferror@plt+0x29d4>  // b.none
  404304:	mov	x0, x19
  404308:	bl	4016f0 <fgetc@plt>
  40430c:	cmn	w0, #0x1
  404310:	b.ne	4042fc <ferror@plt+0x29ac>  // b.any
  404314:	mov	w0, #0x1                   	// #1
  404318:	ldr	x19, [sp, #16]
  40431c:	ldp	x29, x30, [sp], #32
  404320:	ret
  404324:	mov	w0, #0x0                   	// #0
  404328:	ldr	x19, [sp, #16]
  40432c:	ldp	x29, x30, [sp], #32
  404330:	ret
  404334:	nop
  404338:	stp	x29, x30, [sp, #-48]!
  40433c:	adrp	x0, 405000 <ferror@plt+0x36b0>
  404340:	add	x0, x0, #0x10
  404344:	mov	x29, sp
  404348:	stp	x19, x20, [sp, #16]
  40434c:	bl	4018f0 <getenv@plt>
  404350:	mov	x19, x0
  404354:	cmp	x19, #0x0
  404358:	adrp	x0, 405000 <ferror@plt+0x36b0>
  40435c:	add	x0, x0, #0x8
  404360:	csel	x19, x0, x19, eq  // eq = none
  404364:	mov	x0, x19
  404368:	bl	401720 <strdup@plt>
  40436c:	stp	x21, x22, [sp, #32]
  404370:	cbz	x0, 4043f0 <ferror@plt+0x2aa0>
  404374:	bl	401710 <__xpg_basename@plt>
  404378:	mov	x22, x0
  40437c:	bl	4015a0 <strlen@plt>
  404380:	add	x21, x0, #0x2
  404384:	mov	x0, x21
  404388:	bl	401690 <malloc@plt>
  40438c:	mov	x20, x0
  404390:	cbz	x0, 404400 <ferror@plt+0x2ab0>
  404394:	mov	w2, #0x2d                  	// #45
  404398:	strb	w2, [x0], #1
  40439c:	mov	x1, x22
  4043a0:	bl	401850 <strcpy@plt>
  4043a4:	mov	x1, x20
  4043a8:	mov	x2, #0x0                   	// #0
  4043ac:	mov	x0, x19
  4043b0:	bl	4015f0 <execl@plt>
  4043b4:	bl	4018e0 <__errno_location@plt>
  4043b8:	mov	x3, x0
  4043bc:	mov	w2, #0x5                   	// #5
  4043c0:	adrp	x1, 404000 <ferror@plt+0x26b0>
  4043c4:	mov	x0, #0x0                   	// #0
  4043c8:	add	x1, x1, #0xc00
  4043cc:	ldr	w3, [x3]
  4043d0:	cmp	w3, #0x2
  4043d4:	cset	w20, eq  // eq = none
  4043d8:	add	w20, w20, #0x7e
  4043dc:	bl	401890 <dcgettext@plt>
  4043e0:	mov	x1, x0
  4043e4:	mov	x2, x19
  4043e8:	mov	w0, w20
  4043ec:	bl	401930 <err@plt>
  4043f0:	adrp	x1, 405000 <ferror@plt+0x36b0>
  4043f4:	mov	w0, #0x1                   	// #1
  4043f8:	add	x1, x1, #0x18
  4043fc:	bl	401930 <err@plt>
  404400:	adrp	x1, 405000 <ferror@plt+0x36b0>
  404404:	mov	x2, x21
  404408:	add	x1, x1, #0x30
  40440c:	mov	w0, #0x1                   	// #1
  404410:	bl	401930 <err@plt>
  404414:	nop
  404418:	stp	x29, x30, [sp, #-64]!
  40441c:	mov	x29, sp
  404420:	stp	x19, x20, [sp, #16]
  404424:	adrp	x20, 415000 <ferror@plt+0x136b0>
  404428:	add	x20, x20, #0xdf0
  40442c:	stp	x21, x22, [sp, #32]
  404430:	adrp	x21, 415000 <ferror@plt+0x136b0>
  404434:	add	x21, x21, #0xde8
  404438:	sub	x20, x20, x21
  40443c:	mov	w22, w0
  404440:	stp	x23, x24, [sp, #48]
  404444:	mov	x23, x1
  404448:	mov	x24, x2
  40444c:	bl	401528 <memcpy@plt-0x38>
  404450:	cmp	xzr, x20, asr #3
  404454:	b.eq	404480 <ferror@plt+0x2b30>  // b.none
  404458:	asr	x20, x20, #3
  40445c:	mov	x19, #0x0                   	// #0
  404460:	ldr	x3, [x21, x19, lsl #3]
  404464:	mov	x2, x24
  404468:	add	x19, x19, #0x1
  40446c:	mov	x1, x23
  404470:	mov	w0, w22
  404474:	blr	x3
  404478:	cmp	x20, x19
  40447c:	b.ne	404460 <ferror@plt+0x2b10>  // b.any
  404480:	ldp	x19, x20, [sp, #16]
  404484:	ldp	x21, x22, [sp, #32]
  404488:	ldp	x23, x24, [sp, #48]
  40448c:	ldp	x29, x30, [sp], #64
  404490:	ret
  404494:	nop
  404498:	ret
  40449c:	nop
  4044a0:	adrp	x2, 416000 <ferror@plt+0x146b0>
  4044a4:	mov	x1, #0x0                   	// #0
  4044a8:	ldr	x2, [x2, #520]
  4044ac:	b	401610 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004044b0 <.fini>:
  4044b0:	stp	x29, x30, [sp, #-16]!
  4044b4:	mov	x29, sp
  4044b8:	ldp	x29, x30, [sp], #16
  4044bc:	ret
