Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Mon Jul  5 16:39:49 2021
| Host             : DESKTOP-SLP71EP running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.027        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.894        |
| Device Static (W)        | 0.133        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 61.6         |
| Junction Temperature (C) | 48.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.015 |       11 |       --- |             --- |
| Slice Logic             |     0.004 |     3301 |       --- |             --- |
|   LUT as Logic          |     0.003 |     1197 |     17600 |            6.80 |
|   LUT as Shift Register |    <0.001 |      112 |      6000 |            1.87 |
|   Register              |    <0.001 |     1454 |     35200 |            4.13 |
|   CARRY4                |    <0.001 |       26 |      4400 |            0.59 |
|   F7/F8 Muxes           |    <0.001 |       33 |     17600 |            0.19 |
|   Others                |     0.000 |      454 |       --- |             --- |
| Signals                 |     0.007 |     2515 |       --- |             --- |
| Block RAM               |     0.046 |       13 |        60 |           21.67 |
| MMCM                    |     0.222 |        2 |         2 |          100.00 |
| I/O                     |     0.323 |       27 |       100 |           27.00 |
| PS7                     |     1.277 |        1 |       --- |             --- |
| Static Power            |     0.133 |          |           |                 |
| Total                   |     2.027 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.082 |       0.073 |      0.009 |
| Vccaux    |       1.800 |     0.136 |       0.127 |      0.009 |
| Vcco33    |       3.300 |     0.095 |       0.094 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.003 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.698 |       0.663 |      0.034 |
| Vccpaux   |       1.800 |     0.037 |       0.027 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+---------------------------------------------------------------------+-----------------+
| Clock                       | Domain                                                              | Constraint (ns) |
+-----------------------------+---------------------------------------------------------------------+-----------------+
| adc_clk                     | adc_clk_p_i                                                         |             8.0 |
| adc_clk                     | system_i/util_ds_buf_3/U0/BUFG_O[0]                                 |             8.0 |
| clk_fpga_0                  | system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]       |             8.0 |
| clk_out1_system_clk_wiz_0_0 | system_i/SignalGenerator/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0 |             4.0 |
| clk_out1_system_clk_wiz_2_0 | system_i/SignalGenerator/clk_wiz_2/inst/clk_out1_system_clk_wiz_2_0 |             3.5 |
| clkfbout_system_clk_wiz_0_0 | system_i/SignalGenerator/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0 |             8.0 |
| clkfbout_system_clk_wiz_2_0 | system_i/SignalGenerator/clk_wiz_2/inst/clkfbout_system_clk_wiz_2_0 |            40.0 |
+-----------------------------+---------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------+-----------+
| Name                                                                          | Power (W) |
+-------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                |     1.894 |
|   system_i                                                                    |     1.573 |
|     DataAcquisition                                                           |    <0.001 |
|       axis_red_pitaya_adc_0                                                   |    <0.001 |
|         inst                                                                  |    <0.001 |
|     PS7                                                                       |     1.288 |
|       axi_uartlite_0                                                          |     0.001 |
|         U0                                                                    |     0.001 |
|           AXI_LITE_IPIF_I                                                     |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|           UARTLITE_CORE_I                                                     |    <0.001 |
|             BAUD_RATE_I                                                       |    <0.001 |
|             UARTLITE_RX_I                                                     |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|               SRL_FIFO_I                                                      |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                   DYNSHREG_F_I                                                |    <0.001 |
|             UARTLITE_TX_I                                                     |    <0.001 |
|               SRL_FIFO_I                                                      |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                   DYNSHREG_F_I                                                |    <0.001 |
|       axi_uartlite_1                                                          |     0.001 |
|         U0                                                                    |     0.001 |
|           AXI_LITE_IPIF_I                                                     |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|           UARTLITE_CORE_I                                                     |    <0.001 |
|             BAUD_RATE_I                                                       |    <0.001 |
|             UARTLITE_RX_I                                                     |    <0.001 |
|               INPUT_DOUBLE_REGS3                                              |    <0.001 |
|               SRL_FIFO_I                                                      |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                   DYNSHREG_F_I                                                |    <0.001 |
|             UARTLITE_TX_I                                                     |    <0.001 |
|               SRL_FIFO_I                                                      |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                   DYNSHREG_F_I                                                |    <0.001 |
|       processing_system7_0                                                    |     1.278 |
|         inst                                                                  |     1.278 |
|       ps7_0_axi_periph                                                        |     0.008 |
|         s00_couplers                                                          |     0.007 |
|           auto_pc                                                             |     0.007 |
|             inst                                                              |     0.007 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.007 |
|                 RD.ar_channel_0                                               |    <0.001 |
|                   ar_cmd_fsm_0                                                |    <0.001 |
|                   cmd_translator_0                                            |    <0.001 |
|                     incr_cmd_0                                                |    <0.001 |
|                     wrap_cmd_0                                                |    <0.001 |
|                 RD.r_channel_0                                                |     0.001 |
|                   rd_data_fifo_0                                              |    <0.001 |
|                   transaction_fifo_0                                          |    <0.001 |
|                 SI_REG                                                        |     0.002 |
|                   ar.ar_pipe                                                  |    <0.001 |
|                   aw.aw_pipe                                                  |    <0.001 |
|                   b.b_pipe                                                    |    <0.001 |
|                   r.r_pipe                                                    |    <0.001 |
|                 WR.aw_channel_0                                               |     0.001 |
|                   aw_cmd_fsm_0                                                |    <0.001 |
|                   cmd_translator_0                                            |    <0.001 |
|                     incr_cmd_0                                                |    <0.001 |
|                     wrap_cmd_0                                                |    <0.001 |
|                 WR.b_channel_0                                                |    <0.001 |
|                   bid_fifo_0                                                  |    <0.001 |
|                   bresp_fifo_0                                                |    <0.001 |
|         xbar                                                                  |    <0.001 |
|           inst                                                                |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                          |    <0.001 |
|               addr_arbiter_inst                                               |    <0.001 |
|               gen_decerr.decerr_slave_inst                                    |    <0.001 |
|               reg_slice_r                                                     |    <0.001 |
|               splitter_ar                                                     |    <0.001 |
|               splitter_aw                                                     |    <0.001 |
|       rst_ps7_0_125M                                                          |    <0.001 |
|         U0                                                                    |    <0.001 |
|           EXT_LPF                                                             |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                         |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                         |    <0.001 |
|           SEQ                                                                 |    <0.001 |
|             SEQ_COUNTER                                                       |    <0.001 |
|     SignalGenerator                                                           |     0.283 |
|       amloopm01to1pas01_0                                                     |     0.028 |
|         inst                                                                  |     0.028 |
|           amloopm01to1pas01_struct                                            |     0.028 |
|             amloopm01to1pas01_x0                                              |     0.028 |
|               counter                                                         |    <0.001 |
|                 comp0.core_instance0                                          |    <0.001 |
|                   U0                                                          |    <0.001 |
|                     i_synth                                                   |    <0.001 |
|                       i_baseblox.i_baseblox_counter                           |    <0.001 |
|                         the_addsub                                            |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|               mux                                                             |    <0.001 |
|               rom1                                                            |     0.003 |
|                 comp0.core_instance0                                          |     0.003 |
|                   U0                                                          |     0.003 |
|                     inst_blk_mem_gen                                          |     0.003 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.003 |
|                         valid.cstr                                            |     0.003 |
|                           ramloop[0].ram.r                                    |     0.003 |
|                             prim_init.ram                                     |     0.003 |
|               rom10                                                           |     0.003 |
|                 comp1.core_instance1                                          |     0.003 |
|                   U0                                                          |     0.003 |
|                     inst_blk_mem_gen                                          |     0.003 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.003 |
|                         valid.cstr                                            |     0.003 |
|                           ramloop[0].ram.r                                    |     0.003 |
|                             prim_init.ram                                     |     0.003 |
|               rom2                                                            |     0.003 |
|                 comp2.core_instance2                                          |     0.003 |
|                   U0                                                          |     0.003 |
|                     inst_blk_mem_gen                                          |     0.003 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.003 |
|                         valid.cstr                                            |     0.003 |
|                           ramloop[0].ram.r                                    |     0.003 |
|                             prim_init.ram                                     |     0.003 |
|               rom3                                                            |     0.003 |
|                 comp3.core_instance3                                          |     0.003 |
|                   U0                                                          |     0.003 |
|                     inst_blk_mem_gen                                          |     0.003 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.003 |
|                         valid.cstr                                            |     0.003 |
|                           ramloop[0].ram.r                                    |     0.003 |
|                             prim_init.ram                                     |     0.003 |
|               rom4                                                            |     0.003 |
|                 comp4.core_instance4                                          |     0.003 |
|                   U0                                                          |     0.003 |
|                     inst_blk_mem_gen                                          |     0.003 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.003 |
|                         valid.cstr                                            |     0.003 |
|                           ramloop[0].ram.r                                    |     0.003 |
|                             prim_init.ram                                     |     0.003 |
|               rom5                                                            |     0.003 |
|                 comp5.core_instance5                                          |     0.003 |
|                   U0                                                          |     0.003 |
|                     inst_blk_mem_gen                                          |     0.003 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.003 |
|                         valid.cstr                                            |     0.003 |
|                           ramloop[0].ram.r                                    |     0.003 |
|                             prim_init.ram                                     |     0.003 |
|               rom6                                                            |     0.003 |
|                 comp6.core_instance6                                          |     0.003 |
|                   U0                                                          |     0.003 |
|                     inst_blk_mem_gen                                          |     0.003 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.003 |
|                         valid.cstr                                            |     0.003 |
|                           ramloop[0].ram.r                                    |     0.003 |
|                             prim_init.ram                                     |     0.003 |
|               rom7                                                            |     0.003 |
|                 comp7.core_instance7                                          |     0.003 |
|                   U0                                                          |     0.003 |
|                     inst_blk_mem_gen                                          |     0.003 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.003 |
|                         valid.cstr                                            |     0.003 |
|                           ramloop[0].ram.r                                    |     0.003 |
|                             prim_init.ram                                     |     0.003 |
|               rom8                                                            |     0.003 |
|                 comp8.core_instance8                                          |     0.003 |
|                   U0                                                          |     0.003 |
|                     inst_blk_mem_gen                                          |     0.003 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.003 |
|                         valid.cstr                                            |     0.003 |
|                           ramloop[0].ram.r                                    |     0.003 |
|                             prim_init.ram                                     |     0.003 |
|               rom9                                                            |     0.003 |
|                 comp9.core_instance9                                          |     0.003 |
|                   U0                                                          |     0.003 |
|                     inst_blk_mem_gen                                          |     0.003 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.003 |
|                         valid.cstr                                            |     0.003 |
|                           ramloop[0].ram.r                                    |     0.003 |
|                             prim_init.ram                                     |     0.003 |
|       axis_constant_1                                                         |     0.000 |
|       axis_dac_ed_0                                                           |     0.004 |
|         inst                                                                  |     0.004 |
|       carredephase180max_0                                                    |     0.004 |
|         inst                                                                  |     0.004 |
|           carredephase180max_struct                                           |     0.004 |
|             counter                                                           |    <0.001 |
|               comp0.core_instance0                                            |    <0.001 |
|                 U0                                                            |    <0.001 |
|                   i_synth                                                     |    <0.001 |
|                     i_baseblox.i_baseblox_counter                             |    <0.001 |
|                       the_addsub                                              |    <0.001 |
|                         no_pipelining.the_addsub                              |    <0.001 |
|                           i_lut6.i_lut6_addsub                                |    <0.001 |
|                             i_q.i_simple.qreg                                 |    <0.001 |
|             delay1                                                            |    <0.001 |
|               srl_delay.reg1                                                  |    <0.001 |
|                 has_only_1.srlc33e_array0                                     |    <0.001 |
|             delay10                                                           |    <0.001 |
|               srl_delay.reg1                                                  |    <0.001 |
|                 has_only_1.srlc33e_array0                                     |    <0.001 |
|             delay11                                                           |    <0.001 |
|               srl_delay.reg1                                                  |    <0.001 |
|                 has_1.srlc33e_array0                                          |    <0.001 |
|                 more_than_1.left_complete_ones[1].srlc33e_array               |    <0.001 |
|                 more_than_1.left_complete_ones[2].srlc33e_array               |    <0.001 |
|                 remaining_ones.last_srlc33e                                   |    <0.001 |
|             delay12                                                           |    <0.001 |
|               srl_delay.reg1                                                  |    <0.001 |
|                 has_1.srlc33e_array0                                          |    <0.001 |
|                 more_than_1.left_complete_ones[1].srlc33e_array               |    <0.001 |
|                 more_than_1.left_complete_ones[2].srlc33e_array               |    <0.001 |
|                 remaining_ones.last_srlc33e                                   |    <0.001 |
|             delay13                                                           |    <0.001 |
|               srl_delay.reg1                                                  |    <0.001 |
|                 has_1.srlc33e_array0                                          |    <0.001 |
|                 more_than_1.left_complete_ones[1].srlc33e_array               |    <0.001 |
|                 more_than_1.left_complete_ones[2].srlc33e_array               |    <0.001 |
|                 remaining_ones.last_srlc33e                                   |    <0.001 |
|             delay14                                                           |    <0.001 |
|               srl_delay.reg1                                                  |    <0.001 |
|                 has_1.srlc33e_array0                                          |    <0.001 |
|                 more_than_1.left_complete_ones[1].srlc33e_array               |    <0.001 |
|                 more_than_1.left_complete_ones[2].srlc33e_array               |    <0.001 |
|                 remaining_ones.last_srlc33e                                   |    <0.001 |
|             delay15                                                           |    <0.001 |
|               srl_delay.reg1                                                  |    <0.001 |
|                 has_1.srlc33e_array0                                          |    <0.001 |
|                 more_than_1.left_complete_ones[1].srlc33e_array               |    <0.001 |
|                 more_than_1.left_complete_ones[2].srlc33e_array               |    <0.001 |
|                 more_than_1.left_complete_ones[3].srlc33e_array               |    <0.001 |
|                 remaining_ones.last_srlc33e                                   |    <0.001 |
|             delay16                                                           |    <0.001 |
|               srl_delay.reg1                                                  |    <0.001 |
|                 has_1.srlc33e_array0                                          |    <0.001 |
|                 more_than_1.left_complete_ones[1].srlc33e_array               |    <0.001 |
|                 more_than_1.left_complete_ones[2].srlc33e_array               |    <0.001 |
|                 more_than_1.left_complete_ones[3].srlc33e_array               |    <0.001 |
|                 more_than_1.left_complete_ones[4].srlc33e_array               |    <0.001 |
|                 remaining_ones.last_srlc33e                                   |    <0.001 |
|             delay2                                                            |    <0.001 |
|               srl_delay.reg1                                                  |    <0.001 |
|                 has_only_1.srlc33e_array0                                     |    <0.001 |
|             delay3                                                            |    <0.001 |
|               srl_delay.reg1                                                  |    <0.001 |
|                 has_only_1.srlc33e_array0                                     |    <0.001 |
|             delay4                                                            |    <0.001 |
|               srl_delay.reg1                                                  |    <0.001 |
|                 has_1.srlc33e_array0                                          |    <0.001 |
|                 remaining_ones.last_srlc33e                                   |    <0.001 |
|             delay5                                                            |    <0.001 |
|               srl_delay.reg1                                                  |    <0.001 |
|                 has_1.srlc33e_array0                                          |    <0.001 |
|                 remaining_ones.last_srlc33e                                   |    <0.001 |
|             delay6                                                            |    <0.001 |
|               srl_delay.reg1                                                  |    <0.001 |
|                 has_1.srlc33e_array0                                          |    <0.001 |
|                 remaining_ones.last_srlc33e                                   |    <0.001 |
|             delay7                                                            |    <0.001 |
|               srl_delay.reg1                                                  |    <0.001 |
|                 has_1.srlc33e_array0                                          |    <0.001 |
|                 more_than_1.left_complete_ones[1].srlc33e_array               |    <0.001 |
|                 remaining_ones.last_srlc33e                                   |    <0.001 |
|             delay8                                                            |    <0.001 |
|               srl_delay.reg1                                                  |    <0.001 |
|                 has_1.srlc33e_array0                                          |    <0.001 |
|                 more_than_1.left_complete_ones[1].srlc33e_array               |    <0.001 |
|                 remaining_ones.last_srlc33e                                   |    <0.001 |
|             delay9                                                            |    <0.001 |
|               srl_delay.reg1                                                  |    <0.001 |
|                 has_1.srlc33e_array0                                          |    <0.001 |
|                 more_than_1.left_complete_ones[1].srlc33e_array               |    <0.001 |
|                 remaining_ones.last_srlc33e                                   |    <0.001 |
|             mux1                                                              |    <0.001 |
|             register                                                          |    <0.001 |
|               synth_reg_inst                                                  |    <0.001 |
|                 has_latency.fd_array[1].reg_comp_1                            |    <0.001 |
|       clk_wiz_0                                                               |     0.107 |
|         inst                                                                  |     0.107 |
|       clk_wiz_2                                                               |     0.116 |
|         inst                                                                  |     0.116 |
|       deMux_0                                                                 |    <0.001 |
|         inst                                                                  |    <0.001 |
|       fmloopb05to8pas05_0                                                     |     0.024 |
|         inst                                                                  |     0.024 |
|           fmloopb05to8pas05_struct                                            |     0.024 |
|             fmloopbeta05to8pas05                                              |     0.024 |
|               counter                                                         |    <0.001 |
|                 comp0.core_instance0                                          |    <0.001 |
|                   U0                                                          |    <0.001 |
|                     i_synth                                                   |    <0.001 |
|                       i_baseblox.i_baseblox_counter                           |    <0.001 |
|                         the_addsub                                            |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|               mux                                                             |    <0.001 |
|               rom                                                             |     0.001 |
|                 comp6.core_instance6                                          |     0.001 |
|                   U0                                                          |     0.001 |
|                     inst_blk_mem_gen                                          |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.001 |
|                         valid.cstr                                            |     0.001 |
|                           ramloop[0].ram.r                                    |     0.001 |
|                             prim_init.ram                                     |     0.001 |
|               rom1                                                            |     0.001 |
|                 comp7.core_instance7                                          |     0.001 |
|                   U0                                                          |     0.001 |
|                     inst_blk_mem_gen                                          |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.001 |
|                         valid.cstr                                            |     0.001 |
|                           ramloop[0].ram.r                                    |     0.001 |
|                             prim_init.ram                                     |     0.001 |
|               rom10                                                           |     0.001 |
|                 comp0.core_instance0                                          |     0.001 |
|                   U0                                                          |     0.001 |
|                     inst_blk_mem_gen                                          |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.001 |
|                         valid.cstr                                            |     0.001 |
|                           ramloop[0].ram.r                                    |     0.001 |
|                             prim_init.ram                                     |     0.001 |
|               rom11                                                           |     0.001 |
|                 comp1.core_instance1                                          |     0.001 |
|                   U0                                                          |     0.001 |
|                     inst_blk_mem_gen                                          |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.001 |
|                         valid.cstr                                            |     0.001 |
|                           ramloop[0].ram.r                                    |     0.001 |
|                             prim_init.ram                                     |     0.001 |
|               rom12                                                           |     0.001 |
|                 comp2.core_instance2                                          |     0.001 |
|                   U0                                                          |     0.001 |
|                     inst_blk_mem_gen                                          |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.001 |
|                         valid.cstr                                            |     0.001 |
|                           ramloop[0].ram.r                                    |     0.001 |
|                             prim_init.ram                                     |     0.001 |
|               rom13                                                           |     0.001 |
|                 comp3.core_instance3                                          |     0.001 |
|                   U0                                                          |     0.001 |
|                     inst_blk_mem_gen                                          |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.001 |
|                         valid.cstr                                            |     0.001 |
|                           ramloop[0].ram.r                                    |     0.001 |
|                             prim_init.ram                                     |     0.001 |
|               rom14                                                           |     0.001 |
|                 comp4.core_instance4                                          |     0.001 |
|                   U0                                                          |     0.001 |
|                     inst_blk_mem_gen                                          |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.001 |
|                         valid.cstr                                            |     0.001 |
|                           ramloop[0].ram.r                                    |     0.001 |
|                             prim_init.ram                                     |     0.001 |
|               rom15                                                           |     0.001 |
|                 comp5.core_instance5                                          |     0.001 |
|                   U0                                                          |     0.001 |
|                     inst_blk_mem_gen                                          |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.001 |
|                         valid.cstr                                            |     0.001 |
|                           ramloop[0].ram.r                                    |     0.001 |
|                             prim_init.ram                                     |     0.001 |
|               rom2                                                            |     0.001 |
|                 comp8.core_instance8                                          |     0.001 |
|                   U0                                                          |     0.001 |
|                     inst_blk_mem_gen                                          |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.001 |
|                         valid.cstr                                            |     0.001 |
|                           ramloop[0].ram.r                                    |     0.001 |
|                             prim_init.ram                                     |     0.001 |
|               rom3                                                            |     0.001 |
|                 comp9.core_instance9                                          |     0.001 |
|                   U0                                                          |     0.001 |
|                     inst_blk_mem_gen                                          |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.001 |
|                         valid.cstr                                            |     0.001 |
|                           ramloop[0].ram.r                                    |     0.001 |
|                             prim_init.ram                                     |     0.001 |
|               rom4                                                            |     0.001 |
|                 comp10.core_instance10                                        |     0.001 |
|                   U0                                                          |     0.001 |
|                     inst_blk_mem_gen                                          |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.001 |
|                         valid.cstr                                            |     0.001 |
|                           ramloop[0].ram.r                                    |     0.001 |
|                             prim_init.ram                                     |     0.001 |
|               rom5                                                            |     0.001 |
|                 comp11.core_instance11                                        |     0.001 |
|                   U0                                                          |     0.001 |
|                     inst_blk_mem_gen                                          |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.001 |
|                         valid.cstr                                            |     0.001 |
|                           ramloop[0].ram.r                                    |     0.001 |
|                             prim_init.ram                                     |     0.001 |
|               rom6                                                            |     0.001 |
|                 comp12.core_instance12                                        |     0.001 |
|                   U0                                                          |     0.001 |
|                     inst_blk_mem_gen                                          |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.001 |
|                         valid.cstr                                            |     0.001 |
|                           ramloop[0].ram.r                                    |     0.001 |
|                             prim_init.ram                                     |     0.001 |
|               rom7                                                            |     0.001 |
|                 comp13.core_instance13                                        |     0.001 |
|                   U0                                                          |     0.001 |
|                     inst_blk_mem_gen                                          |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.001 |
|                         valid.cstr                                            |     0.001 |
|                           ramloop[0].ram.r                                    |     0.001 |
|                             prim_init.ram                                     |     0.001 |
|               rom8                                                            |     0.001 |
|                 comp14.core_instance14                                        |     0.001 |
|                   U0                                                          |     0.001 |
|                     inst_blk_mem_gen                                          |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.001 |
|                         valid.cstr                                            |     0.001 |
|                           ramloop[0].ram.r                                    |     0.001 |
|                             prim_init.ram                                     |     0.001 |
|               rom9                                                            |     0.001 |
|                 comp15.core_instance15                                        |     0.001 |
|                   U0                                                          |     0.001 |
|                     inst_blk_mem_gen                                          |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                    |     0.001 |
|                         valid.cstr                                            |     0.001 |
|                           ramloop[0].ram.r                                    |     0.001 |
|                             prim_init.ram                                     |     0.001 |
|       xlconcat_0                                                              |     0.000 |
|     axi_gpio_0                                                                |    <0.001 |
|       U0                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                  |    <0.001 |
|             I_DECODER                                                         |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|         gpio_core_1                                                           |    <0.001 |
|     axi_gpio_1                                                                |    <0.001 |
|       U0                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                  |    <0.001 |
|             I_DECODER                                                         |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|         gpio_core_1                                                           |    <0.001 |
|     axi_gpio_2                                                                |    <0.001 |
|       U0                                                                      |    <0.001 |
|         AXI_LITE_IPIF_I                                                       |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                  |    <0.001 |
|             I_DECODER                                                         |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|         gpio_core_1                                                           |    <0.001 |
|     util_ds_buf_3                                                             |    <0.001 |
|       U0                                                                      |    <0.001 |
+-------------------------------------------------------------------------------+-----------+


