<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcu250-figd2104-2L-e</Part>
<TopModelName>C_drain_IO_L2_out_0_x0</TopModelName>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>137217</Best-caseLatency>
<Average-caseLatency>137217</Average-caseLatency>
<Worst-caseLatency>137217</Worst-caseLatency>
<Best-caseRealTimeLatency>0.457 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.457 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.457 ms</Worst-caseRealTimeLatency>
<Interval-min>137217</Interval-min>
<Interval-max>137217</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_drain_IO_L2_out_0_x0_loop_1_C_drain_IO_L2_out_0_x0_loop_2_C_drain_IO_L2_out_0_x0_loop_3>
<TripCount>2048</TripCount>
<Latency>137216</Latency>
<AbsoluteTimeLatency>457340</AbsoluteTimeLatency>
<IterationLatency>67</IterationLatency>
<C_drain_IO_L2_out_0_x0_loop_4_C_drain_IO_L2_out_0_x0_loop_5>
<TripCount>64</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>213</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L2_out_0_x0_loop_4_C_drain_IO_L2_out_0_x0_loop_5>
<C_drain_IO_L2_out_0_x0_loop_6_C_drain_IO_L2_out_0_x0_loop_7>
<TripCount>64</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>213</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</C_drain_IO_L2_out_0_x0_loop_6_C_drain_IO_L2_out_0_x0_loop_7>
</C_drain_IO_L2_out_0_x0_loop_1_C_drain_IO_L2_out_0_x0_loop_2_C_drain_IO_L2_out_0_x0_loop_3>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<FF>68</FF>
<LUT>329</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>5376</BRAM_18K>
<DSP>12288</DSP>
<FF>3456000</FF>
<LUT>1728000</LUT>
<URAM>1280</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_drain_IO_L2_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_drain_IO_L2_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_drain_IO_L2_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_drain_IO_L2_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_drain_IO_L2_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_drain_IO_L2_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_drain_IO_L2_out_0_x0</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x0293_dout</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x0293</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x0293_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x0293</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_1_x0293_read</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_1_x0293</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_0_x0292_din</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_0_x0292</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_0_x0292_full_n</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_0_x0292</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L2_out_0_x0292_write</name>
<Object>fifo_C_drain_C_drain_IO_L2_out_0_x0292</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228_dout</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>128</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228_empty_n</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228_read</name>
<Object>fifo_C_drain_C_drain_IO_L1_out_0_0_x0228</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
