Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Elijah\Downloads\C10LP_NiosII_hello_world\nios_setup.qsys --block-symbol-file --output-directory=C:\Users\Elijah\Downloads\C10LP_NiosII_hello_world\nios_setup --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading C10LP_NiosII_hello_world/nios_setup.qsys
Progress: Reading input file
Progress: Adding Button [altera_avalon_pio 18.1]
Progress: Parameterizing module Button
Progress: Adding DATA_OUT [altera_avalon_pio 18.1]
Progress: Parameterizing module DATA_OUT
Progress: Adding MATLAB_as_AXI_Master_0 [MATLAB_as_AXI_Master 1.1]
Progress: Parameterizing module MATLAB_as_AXI_Master_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_setup.DATA_OUT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_setup.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios_setup.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Elijah\Downloads\C10LP_NiosII_hello_world\nios_setup.qsys --synthesis=VHDL --output-directory=C:\Users\Elijah\Downloads\C10LP_NiosII_hello_world\nios_setup\synthesis --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading C10LP_NiosII_hello_world/nios_setup.qsys
Progress: Reading input file
Progress: Adding Button [altera_avalon_pio 18.1]
Progress: Parameterizing module Button
Progress: Adding DATA_OUT [altera_avalon_pio 18.1]
Progress: Parameterizing module DATA_OUT
Progress: Adding MATLAB_as_AXI_Master_0 [MATLAB_as_AXI_Master 1.1]
Progress: Parameterizing module MATLAB_as_AXI_Master_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_setup.DATA_OUT: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_setup.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios_setup.jtag_uart: Interrupt sender jtag_uart.irq is not connected to an interrupt receiver
Info: nios_setup: Generating nios_setup "nios_setup" for QUARTUS_SYNTH
Info: Button: Starting RTL generation for module 'nios_setup_Button'
Info: Button:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_Button --dir=C:/Users/Elijah/AppData/Local/Temp/alt8350_6470395153850133791.dir/0002_Button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Elijah/AppData/Local/Temp/alt8350_6470395153850133791.dir/0002_Button_gen//nios_setup_Button_component_configuration.pl  --do_build_sim=0  ]
Info: Button: Done RTL generation for module 'nios_setup_Button'
Info: Button: "nios_setup" instantiated altera_avalon_pio "Button"
Info: DATA_OUT: Starting RTL generation for module 'nios_setup_DATA_OUT'
Info: DATA_OUT:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_setup_DATA_OUT --dir=C:/Users/Elijah/AppData/Local/Temp/alt8350_6470395153850133791.dir/0003_DATA_OUT_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Elijah/AppData/Local/Temp/alt8350_6470395153850133791.dir/0003_DATA_OUT_gen//nios_setup_DATA_OUT_component_configuration.pl  --do_build_sim=0  ]
Info: DATA_OUT: Done RTL generation for module 'nios_setup_DATA_OUT'
Info: DATA_OUT: "nios_setup" instantiated altera_avalon_pio "DATA_OUT"
Info: MATLAB_as_AXI_Master_0: "nios_setup" instantiated MATLAB_as_AXI_Master "MATLAB_as_AXI_Master_0"
Info: jtag_uart: Starting RTL generation for module 'nios_setup_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_setup_jtag_uart --dir=C:/Users/Elijah/AppData/Local/Temp/alt8350_6470395153850133791.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Elijah/AppData/Local/Temp/alt8350_6470395153850133791.dir/0005_jtag_uart_gen//nios_setup_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_setup_jtag_uart'
Info: jtag_uart: "nios_setup" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_memory: Starting RTL generation for module 'nios_setup_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_setup_onchip_memory --dir=C:/Users/Elijah/AppData/Local/Temp/alt8350_6470395153850133791.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Elijah/AppData/Local/Temp/alt8350_6470395153850133791.dir/0006_onchip_memory_gen//nios_setup_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'nios_setup_onchip_memory'
Info: onchip_memory: "nios_setup" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_setup" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "nios_setup" instantiated altera_reset_controller "rst_controller"
Info: MATLAB_as_AXI_Master_0_axm_m0_translator: "mm_interconnect_0" instantiated altera_merlin_axi_translator "MATLAB_as_AXI_Master_0_axm_m0_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: MATLAB_as_AXI_Master_0_axm_m0_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "MATLAB_as_AXI_Master_0_axm_m0_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: jtag_uart_avalon_jtag_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "jtag_uart_avalon_jtag_slave_burst_adapter"
Info: Reusing file C:/Users/Elijah/Downloads/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Elijah/Downloads/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv
Info: jtag_uart_avalon_jtag_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "jtag_uart_avalon_jtag_slave_rsp_width_adapter"
Info: Reusing file C:/Users/Elijah/Downloads/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Elijah/Downloads/C10LP_NiosII_hello_world/nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_setup: Done "nios_setup" with 23 modules, 39 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
