package venusbackend.simulator

/* ktlint-disable no-wildcard-imports */

import venus.Renderer
import venus.vfs.VirtualFileSystem
import venusbackend.*
import venusbackend.linker.LinkedProgram
import venusbackend.riscv.*
import venusbackend.riscv.insts.dsl.types.Instruction
import venusbackend.riscv.insts.floating.Decimal
import venusbackend.riscv.insts.integer.base.i.ecall.Alloc
import venusbackend.simulator.diffs.*
import venusbackend.simulator.plugins.SimulatorPlugin
import kotlin.math.max

/* ktlint-enable no-wildcard-imports */

/** Right now, this is a loose wrapper around SimulatorState
    Eventually, it will support debugging. */
open class Simulator(
    open val linkedProgram: LinkedProgram,
    open val VFS: VirtualFileSystem = VirtualFileSystem("dummy"),
    open var settings: SimulatorSettings = SimulatorSettings(),
    open val state: SimulatorState = SimulatorState32(),
    open val simulatorID: Int = 0
) {

    private var ECallReceiver: ((String) -> String)? = null
    private var cycles = 0
    val history = History(settings.max_histroy)
    val preInstruction = ArrayList<Diff>()
    val postInstruction = ArrayList<Diff>()
//    private val breakpoints: Array<Boolean>
    private val breakpoints = HashSet<Int>()
    var args = ArrayList<String>()
    var ebreak = false
    var stdout = ""
    var filesHandler = FilesHandler(this)
    val instOrderMapping = HashMap<Int, Int>()
    val invInstOrderMapping = HashMap<Int, Int>()
    var exitcode: Int? = null

    val alloc: Alloc = Alloc(this)

    val plugins = LinkedHashMap<String, SimulatorPlugin>()

    init {
        (state).getReg(1)
        var i = 0
        for (inst in linkedProgram.prog.insts) {
            instOrderMapping[i] = state.getMaxPC().toInt()
            invInstOrderMapping[state.getMaxPC().toInt()] = i
            i++
            var mcode = inst[InstructionField.ENTIRE]
            for (j in 0 until inst.length) {
                state.mem.storeByte(state.getMaxPC(), mcode and 0xFF)
                mcode = mcode shr 8
                state.incMaxPC(1)
            }
        }

        var dataOffset = MemorySegments.STATIC_BEGIN
        for (datum in linkedProgram.prog.dataSegment) {
            state.mem.storeByte(dataOffset, datum.toInt())
            dataOffset++
        }

        state.setHeapEnd(max(state.getHeapEnd().toInt(), dataOffset))

        setPC(linkedProgram.startPC ?: MemorySegments.TEXT_BEGIN)
        if (settings.setRegesOnInit) {
            state.setReg(Registers.sp, MemorySegments.STACK_BEGIN)
//            state.setReg(Registers.fp, MemorySegments.STACK_BEGIN)
            state.setReg(Registers.gp, MemorySegments.STATIC_BEGIN)
            if (linkedProgram.prog.isGlobalLabel("main")) {
                state.setReg(Registers.ra, state.getMaxPC())
                settings.ecallOnlyExit = false // This is because this will not work with ecall exit only with this current hotfix
                try {
                    Renderer.updateRegister(Registers.ra, state.getMaxPC())
                } catch (e: Exception) {}
            }
        }

//        breakpoints = Array(linkedProgram.prog.insts.size, { false })
    }

    fun registerPlugin(id: String, plugin: SimulatorPlugin): Boolean {
        if (id in this.plugins) {
            return false
        }
        plugin.init(this)
        this.plugins[id] = plugin
        return true
    }

    fun removePlugin(id: String): Boolean {
        if (id in this.plugins) {
            this.plugins.remove(id)
            return true
        }
        return false
    }

    fun finishPlugins() {
        plugins.values.forEach { it.finish(this) }
    }

    fun registerECallReceiver(receiver: (String) -> String) {
        this.ECallReceiver = receiver
    }

    fun hasEcallReceiver() : Boolean {
        return (this.ECallReceiver != null)
    }

    fun sendECallJson(json: String) : String? {
        return this.ECallReceiver?.invoke(json)
    }

    fun setHistoryLimit(limit: Int) {
        this.settings.max_histroy = limit
        this.history.limit = limit
    }

    fun isDone(): Boolean {
        return if (settings.ecallOnlyExit) {
            this.exitcode != null
        } else {
            getPC() >= state.getMaxPC()
        }
    }

    fun getCycles(): Int {
        return cycles
    }

    fun setCycles(c: Int) {
        cycles = c
    }

    fun getMaxPC(): Number {
        return state.getMaxPC()
    }

    fun incMaxPC(amount: Number) {
        state.incMaxPC(amount)
    }

    fun getInstAt(addr: Number): MachineCode {
        val instnum = invInstOrderMapping[addr]!!.toInt()
        return linkedProgram.prog.insts[instnum]
    }

    fun setMemory(mem: Memory) {
        state.mem = mem
    }

    fun run(plugins: List<SimulatorPlugin> = emptyList(), finishPluginsAfterRun: Boolean = true) {
        plugins.forEach { it.init(this) }
        while (!isDone()) {
            step(plugins)
        }
        if (finishPluginsAfterRun) {
            finishPlugins()
        }
    }

    fun runToBreakpoint(plugins: List<SimulatorPlugin> = emptyList()) {
        if (!isDone()) {
            // We need to step past a breakpoint.
            step(plugins)
        }
        while (!isDone() && !atBreakpoint()) {
            step(plugins)
        }
    }

    /*
        Common Trap Handling part

        From: Volume I: RISC-V Unprivileged ISA V20191213

        1.6 Exceptions, Traps, and Interrupts
            We use the term EXCEPTION to refer to an unusual condition occurring at run time associated with
            an instruction in the current RISC-V hart. 
            We use the term INTERRUPT to refer to an external asynchronous event that may cause a RISC-V hart 
            to experience an unexpected transfer of control.
            We use the term TRAP to refer to the transfer of control to a trap handler caused by either an
            exception or an interrupt.        
     */
    fun handleMachineCommonTrap() {
        // Save current pc in mepc
        setSReg(SpecialRegisters.MEPC.address, state.getPC())

        // store previouse value of PRIV to MPP (entering M-mode) and set PRIV to M-Mode
        val newMPP = getPRIV() shl 11
        val mstatus = (getSReg(SpecialRegisters.MSTATUS.address) and 0xFFFE7FFF) or newMPP
        setSReg(SpecialRegisters.MSTATUS.address, mstatus)
        setPRIV(3) // set M-mode

        // store previouse value of MIE to MPIE (Interrupt-Enable Stack)
        val mieBit = getSReg(SpecialRegisters.MSTATUS.address) and 0x8
        val maskForMpieBit = mieBit shl 4
        setSReg(SpecialRegisters.MSTATUS.address, getSReg(SpecialRegisters.MSTATUS.address) or maskForMpieBit)

        // set new PC according to mode found in lower 2 bit of MTVEC
        val mtvec = getSReg(SpecialRegisters.MTVEC.address)
        when (val mtvec2LSB = mtvec and 0x3) {
            1 -> {
                // Vectored mode
                val mcode: MachineCode = getNextInstruction() // to get length of machine code (instruction)
                state.setPC(getSReg(SpecialRegisters.MTVEC.address) + mcode.length * getSReg(SpecialRegisters.MCAUSE.address))
            }
            0 -> {
                // Direct mode
                state.setPC(getSReg(SpecialRegisters.MTVEC.address))
            }
            else -> {
                throw SimulatorError("$mtvec2LSB is not a valid 'mtvec' MODE. You can only use 01 (vectored mode) or 00 (direct mode)")
            }
        }
        // disable interrupts
        val last3BitsOfMstatus = getSReg(SpecialRegisters.MSTATUS.address) and 0x7
        setSReg(SpecialRegisters.MSTATUS.address, ((getSReg(SpecialRegisters.MSTATUS.address) shr 4) shl 4) or last3BitsOfMstatus)
    }

    /*
        Asynchronous Event == Interrupt
        Possible asynchronous events during M-mode execution:
        -> software: set memory mapped register by one hart to interrupt another hart
        -> timer: mtimercmp >= mtime
        -> external: external interrupt raised by platform-level interrupt controller
     */
    fun handleMachineInterrupts() {
        val mstatus = getSReg(SpecialRegisters.MSTATUS.address)
        val mieBit = mstatus and 0x8
        if (mieBit == 0) { // Interrupts are disabled
            return
        }
        val mie = getSReg(SpecialRegisters.MIE.address)
        if (mie == 0) { // all interrupts are disabled
            return
        }
        val mip = getSReg(SpecialRegisters.MIP.address)
        val meieBit = mie and 0x800 shr 11 // Machine external interrupt enable bit
        val meipBit = mip and 0x800 shr 11 // Machine external interrupt pending bit
        val mtieBit = mie and 0x80 shr 7   // Machine timer interrupt enable bit
        val mtipBit = mip and 0x80 shr 7   // Machine timer interrupt pending bit
        val msieBit = mie and 0x8 shr 3    // Machine software interrupt enable bit
        val msipBit = mip and 0x8 shr 3    // Machine software interrupt pending bit
        if ((meieBit != 0 && meipBit != 0) || (mtieBit != 0 && mtipBit != 0) || (msieBit != 0 && msipBit != 0)) {
            // clear pending bit(s)
            if (meipBit != 0) {
                // clear meipBit
                val newMip = getSReg(SpecialRegisters.MIP.address) and 0b011111111111 // change this mask if you add custom interrupt bit(s)
                setSReg(SpecialRegisters.MIP.address, newMip)
            }
            if (mtipBit != 0) {
                // clear mtipBit
                val newMip = getSReg(SpecialRegisters.MIP.address) and 0b111101111111 // change this mask if you add custom interrupt bit(s)
                setSReg(SpecialRegisters.MIP.address, newMip)
            }
            if (msipBit != 0) {
                // clear msipBit
                val newMip = getSReg(SpecialRegisters.MIP.address) and 0b111111110111 // change this mask if you add custom interrupt bit(s)
                setSReg(SpecialRegisters.MIP.address, newMip)
            }

            handleMachineCommonTrap()
        }
    }

    /*
        Synchronous Event == Exception
        Possible synchronous events during M-mode execution:
        -> Access fault exceptions (e.g. attempt to store byte to ROM)
        -> Breakpoint exceptions (e.g. ebreak)
        -> Environment call exceptions (executing ecall instruction)
        -> Illegal instruction exceptions
        -> Misaligned adress exceptions 
     */
    fun handleMachineException() {
        handleMachineCommonTrap()
    }    
    

    open fun step(plugins: List<SimulatorPlugin>): List<Diff> {
        val inst = getNextInstruction()
        val prevPC = getPC()
        val diffs = step()
        plugins.forEach { it.onStep(this, inst, prevPC) }
        return diffs
    }

    open fun step(): List<Diff> {        
        if (settings.maxSteps >= 0 && cycles >= settings.maxSteps) {
            throw ExceededAllowedCyclesError("Run for more than the max allowed steps (${settings.maxSteps})!")
        }

        // hook in to handle Machine Interrupts (asyn.), can change programm flow by overwriting the PC!
        handleMachineInterrupts() 

        this.branched = false
        this.jumped = false
        this.ebreak = false
        this.ecallMsg = ""
        cycles++
        preInstruction.clear()
        postInstruction.clear()
        val prevPC = getPC()
        val mcode: MachineCode = getNextInstruction()
        try {
            when (state.registerWidth) {
                16 -> { Instruction[mcode].impl16(mcode, this) }
                32 -> { Instruction[mcode].impl32(mcode, this) }
                64 -> { Instruction[mcode].impl64(mcode, this) }
                128 -> { Instruction[mcode].impl128(mcode, this) }
                else -> { throw SimulatorError("Unsupported register width!") }
            }
        } catch (e: SimulatorError) {
            if (e.infe == null) {
                throw e
            }
            Renderer.displayError("\n[ERROR]: Could not decode the instruction (0x" + mcode.toString(16) + ") at pc='" + toHex(getPC()) + "'!\n" +
                    "Please make sure that you are not jumping to the middle of an instruction!\n")
            throw e
        }
        history.add(preInstruction)
        this.stdout += this.ecallMsg
        if (isDone() && exitcode == null) {
            exitcode = state.getReg(Registers.a0).toInt()
        }
        this.plugins.values.forEach { it.onStep(this, mcode, prevPC) }
        return postInstruction.toList()
    }

    fun undo(): List<Diff> {
        exitcode = null
        if (!canUndo()) return emptyList() /* TODO: error here? */
        val diffs = history.pop()
        for (diff in diffs) {
            diff(state)
        }
        cycles--
        return diffs
    }

    fun removeAllArgsFromMem() {
        var sp = getReg(2)
        while (sp < MemorySegments.STACK_BEGIN && settings.setRegesOnInit) {
            this.state.mem.removeByte(sp)
            sp++
            setReg(Registers.sp, sp)
        }
    }

    fun removeAllArgs() {
        removeAllArgsFromMem()
        this.args.removeAll(this.args)
    }

    fun removeArg(index: Int) {
        if (index in 0 until this.args.size) {
            this.args.removeAt(index)
            this.removeAllArgsFromMem()
            addArgsToMem()
        }
    }

    /*
        TODO: not working yet!
    */
    fun runTimer() {
        var counter = 0L
        while (true) {
            if (state.registerWidth == 32) {
                if (counter == Int.MAX_VALUE.toLong()) {
                    counter = 0
                }
            } else if (state.registerWidth == 64) {
                if (counter == Long.MAX_VALUE) {
                    counter = 0
                }
            }
            // TODO: MO
            //delay(timerFrequency)
            counter++
            state.setSReg(SpecialRegisters.MTIME.address, counter)
            // check if cmp register is bigger than timer
            val cmp = state.getSReg(SpecialRegisters.MTIMECMP.address)
            if ((cmp != 0) && (cmp <= counter)) {
                //val msg = Message()
                //msg.slot = 7 // machine timer interrupt
                // TODO: MO ... handle timer interrupt properly
                //for(l in connection!!.getListeners()) {
                //    l.interruptRequest(msg, state)
                //}
                state.setSReg(SpecialRegisters.MTIMECMP.address, 0)
            }
        }
    }
    fun addArg(arg: String) {
        args.add(arg)
        removeAllArgsFromMem()
        addArgsToMem()
    }

    fun addArg(newargs: List<String>) {
        args.addAll(newargs)
        removeAllArgsFromMem()
        addArgsToMem()
    }

    fun addArgsToMem() {
        val registerSize = state.registerWidth / 8
        val intSize = 4
        if (!settings.setRegesOnInit) {
            return
        }
        var spv = if (getReg(2) == MemorySegments.STACK_BEGIN) {
            getReg(2)
        } else {
            getReg(11)
        } - 1
        var argv = ArrayList<Number>()
        var tmpargs = arrayListOf(linkedProgram.prog.name)
        tmpargs.addAll(args)
        for (arg in tmpargs) {
            spv = getReg(Registers.sp) - 1
            /*Got to add the null terminator as well!*/
            storeByte(spv, 0)
            setRegNoUndo(Registers.sp, spv)
            for (c in arg.reversed()) {
                spv = getReg(Registers.sp) - 1
                storeByte(spv, c.toInt())
                setRegNoUndo(Registers.sp, spv)
            }
            argv.add(spv)
        }
        spv -= (spv % registerSize)
        /**
         * Next we need to create the argv array.
         */
        // First have to allocate a new space and load the null to the end of the array.
        spv -= intSize
        storeWord(spv, 0)
        // Next, we need to add the different arg strings to our argv array.
        for (arg in argv.reversed()) {
            spv -= intSize
            storeWord(spv, arg)
        }
        /**
         * We need to store a0 (x10) to the argc and a1 (x11) to argv.
         */
        setRegNoUndo(Registers.a0, tmpargs.size)
        setRegNoUndo(Registers.a1, spv)
        setRegNoUndo(Registers.sp, spv)
        try {
            Renderer.updateRegister(Registers.sp, getReg(Registers.sp))
            Renderer.updateRegister(Registers.a0, getReg(Registers.a0))
            Renderer.updateRegister(Registers.a1, getReg(Registers.a1))
            Renderer.updateMemory(Renderer.activeMemoryAddress)
        } catch (e: Throwable) {}
    }

    var ecallMsg = ""
    var branched = false
    var jumped = false
    fun reset(keep_args: Boolean = false) {
        while (this.canUndo()) {
            this.undo()
            cycles--
        }
        if (cycles > 0) {
            throw SimulatorError("Failed to reset as there is not enough history")
        }
        this.branched = false
        this.jumped = false
        this.ecallMsg = ""
        this.stdout = ""
        cycles = 0
        exitcode = null
        val args = ArrayList(this.args)
        removeAllArgs()
        if (keep_args) {
            addArg(args)
        }
        state.reset()
        this.plugins.values.forEach { it.reset(this) }
    }

    fun trace(): Tracer {
        return Tracer(this)
    }

    fun canUndo() = !history.isEmpty()

    fun getReg(id: Int) = state.getReg(id)

    fun setReg(id: Int, v: Number) {
        preInstruction.add(RegisterDiff(id, getReg(id)))
        state.setReg(id, v)
        postInstruction.add(RegisterDiff(id, getReg(id)))
    }

    fun getSReg(id:Int) = state.getSReg(id)
    fun getCsrReg(id:Int) = state.getSReg(id)

    fun setSReg(id: Int, v: Number) = state.setSReg(id, v)
    fun setCsrReg(id: Int, v: Number) = state.setSReg(id, v)
    fun setCsrRegNoUndo(id: Int, v: Number) {
        state.setSReg(id, v)
    }

    fun setRegNoUndo(id: Int, v: Number) {
        state.setReg(id, v)
    }

    fun getFReg(id: Int) = state.getFReg(id)

    fun setFReg(id: Int, v: Decimal) {
        preInstruction.add(FRegisterDiff(id, state.getFReg(id)))
        state.setFReg(id, v)
        postInstruction.add(FRegisterDiff(id, state.getFReg(id)))
    }

    fun setFRegNoUndo(id: Int, v: Decimal) {
        state.setFReg(id, v)
    }

    fun getPRIV() = state.getPRIV()
    fun setPRIV(v: Int) = state.setPRIV(v)

    fun toggleBreakpointAt(idx: Int): Boolean {
//        breakpoints[idx] = !breakpoints[idx]
//        return breakpoints[idx]
        if (breakpoints.contains(idx)) {
            breakpoints.remove(idx)
            return false
        } else {
            breakpoints.add(idx)
            return true
        }
    }

    /* TODO Make this more efficient while robust! */
    fun atBreakpoint(): Boolean {
        val location = (getPC() - MemorySegments.TEXT_BEGIN).toLong()
        val inst = invInstOrderMapping[location.toInt()]
        if (inst == null) {
//            Renderer.displayWarning("""Could not find an instruction mapped to the current address when checking for a breakpoint!""")
            return ebreak
        }
//        return ebreak || breakpoints[inst]
        val isEbreak = Instruction[getNextInstruction()].name == "ebreak"
        return (ebreak && !breakpoints.contains(location.toInt() - 4)) || (breakpoints.contains(location.toInt()) && !isEbreak)
//        return ebreak xor breakpoints.contains(location.toInt() - 4)
    }

    fun getPC() = state.getPC()

    fun setPC(newPC: Number) {
        preInstruction.add(PCDiff(getPC()))
        state.setPC(newPC)
        postInstruction.add(PCDiff(getPC()))
    }

    fun incrementPC(inc: Number) {
        preInstruction.add(PCDiff(getPC()))
        state.incPC(inc)
        postInstruction.add(PCDiff(getPC()))
    }

    fun isValidAccess(addr: Number, bytes: Int) {
        if (!this.settings.allowAccessBtnStackHeap) {
            val upperAddr = addr + bytes
            val sp = state.getReg(Registers.sp)
            val heap = state.getHeapEnd()
            if ((addr > heap && addr < sp) ||
                (upperAddr > heap && upperAddr < sp)) {
                throw SimulatorError(
                        "Attempting to access uninitialized memory between the stack and heap. Attempting to access '$bytes' bytes at address '${Renderer.toHex(addr)}'.",
                        handled = true)
            }
        }
    }

    fun loadByte(addr: Number): Int = state.mem.loadByte(addr)
    fun loadBytewCache(addr: Number): Int {
        if (this.settings.alignedAddress && addr % MemSize.BYTE.size != 0) {
            throw AlignmentError("Address: '" + Renderer.toHex(addr) + "' is not BYTE aligned!")
        }
        this.isValidAccess(addr, MemSize.BYTE.size)
        preInstruction.add(CacheDiff(Address(addr, MemSize.BYTE)))
        state.cache.read(Address(addr, MemSize.BYTE))
        postInstruction.add(CacheDiff(Address(addr, MemSize.BYTE)))
        return this.loadByte(addr)
    }

    fun loadHalfWord(addr: Number): Int = state.mem.loadHalfWord(addr)
    fun loadHalfWordwCache(addr: Number): Int {
        if (this.settings.alignedAddress && addr % MemSize.HALF.size != 0) {
            throw AlignmentError("Address: '" + Renderer.toHex(addr) + "' is not HALF WORD aligned!")
        }
        this.isValidAccess(addr, MemSize.HALF.size)
        preInstruction.add(CacheDiff(Address(addr, MemSize.HALF)))
        state.cache.read(Address(addr, MemSize.HALF))
        postInstruction.add(CacheDiff(Address(addr, MemSize.HALF)))
        return this.loadHalfWord(addr)
    }

    fun loadWord(addr: Number): Int = state.mem.loadWord(addr)
    fun loadWordwCache(addr: Number): Int {
        if (this.settings.alignedAddress && addr % MemSize.WORD.size != 0) {
            throw AlignmentError("Address: '" + Renderer.toHex(addr) + "' is not WORD aligned!")
        }
        this.isValidAccess(addr, MemSize.WORD.size)
        preInstruction.add(CacheDiff(Address(addr, MemSize.WORD)))
        state.cache.read(Address(addr, MemSize.WORD))
        postInstruction.add(CacheDiff(Address(addr, MemSize.WORD)))
        return this.loadWord(addr)
    }

    fun loadLong(addr: Number): Long = state.mem.loadLong(addr)
    fun loadLongwCache(addr: Number): Long {
        if (this.settings.alignedAddress && addr % MemSize.LONG.size != 0) {
            throw AlignmentError("Address: '" + Renderer.toHex(addr) + "' is not LONG aligned!")
        }
        this.isValidAccess(addr, MemSize.LONG.size)
        preInstruction.add(CacheDiff(Address(addr, MemSize.LONG)))
        state.cache.read(Address(addr, MemSize.LONG))
        postInstruction.add(CacheDiff(Address(addr, MemSize.LONG)))
        return this.loadLong(addr)
    }

    fun storeByte(addr: Number, value: Number) {
        preInstruction.add(MemoryDiff(addr, loadWord(addr)))
        state.mem.storeByte(addr, value)
        postInstruction.add(MemoryDiff(addr, loadWord(addr)))
        this.storeTextOverrideCheck(addr, value, MemSize.BYTE)
    }
    fun storeBytewCache(addr: Number, value: Number) {
        if (this.settings.alignedAddress && addr % MemSize.BYTE.size != 0) {
            throw AlignmentError("Address: '" + Renderer.toHex(addr) + "' is not BYTE aligned!")
        }
        // FIXME change the cast to maxpc to something more generic or make the iterator be generic.
        if (!this.settings.mutableText && addr in (MemorySegments.TEXT_BEGIN + 1 - MemSize.BYTE.size)..state.getMaxPC().toInt()) {
            throw StoreError("You are attempting to edit the text of the program though the program is set to immutable at address " + Renderer.toHex(addr) + "!")
        }
        this.isValidAccess(addr, MemSize.BYTE.size)
        preInstruction.add(CacheDiff(Address(addr, MemSize.BYTE)))
        state.cache.write(Address(addr, MemSize.BYTE))
        this.storeByte(addr, value)
        postInstruction.add(CacheDiff(Address(addr, MemSize.BYTE)))
    }

    fun storeHalfWord(addr: Number, value: Number) {
        preInstruction.add(MemoryDiff(addr, loadWord(addr)))
        state.mem.storeHalfWord(addr, value)
        postInstruction.add(MemoryDiff(addr, loadWord(addr)))
        this.storeTextOverrideCheck(addr, value, MemSize.HALF)
    }
    fun storeHalfWordwCache(addr: Number, value: Number) {
        if (this.settings.alignedAddress && addr % MemSize.HALF.size != 0) {
            throw AlignmentError("Address: '" + Renderer.toHex(addr) + "' is not HALF WORD aligned!")
        }
        if (!this.settings.mutableText && addr in (MemorySegments.TEXT_BEGIN + 1 - MemSize.HALF.size)..state.getMaxPC().toInt()) {
            throw StoreError("You are attempting to edit the text of the program though the program is set to immutable at address " + Renderer.toHex(addr) + "!")
        }
        this.isValidAccess(addr, MemSize.HALF.size)
        preInstruction.add(CacheDiff(Address(addr, MemSize.HALF)))
        state.cache.write(Address(addr, MemSize.HALF))
        this.storeHalfWord(addr, value)
        postInstruction.add(CacheDiff(Address(addr, MemSize.HALF)))
    }

    fun storeWord(addr: Number, value: Number) {
        preInstruction.add(MemoryDiff(addr, loadWord(addr)))
        state.mem.storeWord(addr, value)
        postInstruction.add(MemoryDiff(addr, loadWord(addr)))
        this.storeTextOverrideCheck(addr, value, MemSize.WORD)
    }
    fun storeWordwCache(addr: Number, value: Number) {
        if (this.settings.alignedAddress && addr % MemSize.WORD.size != 0) {
            throw AlignmentError("Address: '" + Renderer.toHex(addr) + "' is not WORD aligned!")
        }
        if (!this.settings.mutableText && addr in (MemorySegments.TEXT_BEGIN + 1 - MemSize.WORD.size)..state.getMaxPC().toInt()) {
            throw StoreError("You are attempting to edit the text of the program though the program is set to immutable at address " + Renderer.toHex(addr) + "!")
        }
        this.isValidAccess(addr, MemSize.WORD.size)
        preInstruction.add(CacheDiff(Address(addr, MemSize.WORD)))
        state.cache.write(Address(addr, MemSize.WORD))
        this.storeWord(addr, value)
        postInstruction.add(CacheDiff(Address(addr, MemSize.WORD)))
    }

    fun storeLong(addr: Number, value: Number) {
        preInstruction.add(MemoryDiff(addr, loadLong(addr)))
        state.mem.storeLong(addr, value)
        postInstruction.add(MemoryDiff(addr, loadLong(addr)))
        this.storeTextOverrideCheck(addr, value, MemSize.LONG)
    }
    fun storeLongwCache(addr: Number, value: Number) {
        if (this.settings.alignedAddress && addr % MemSize.LONG.size != 0) {
            throw AlignmentError("Address: '" + Renderer.toHex(addr) + "' is not long aligned!")
        }
        if (!this.settings.mutableText && addr in (MemorySegments.TEXT_BEGIN + 1 - MemSize.WORD.size)..state.getMaxPC().toInt()) {
            throw StoreError("You are attempting to edit the text of the program though the program is set to immutable at address " + Renderer.toHex(addr) + "!")
        }
        this.isValidAccess(addr, MemSize.LONG.size)
        preInstruction.add(CacheDiff(Address(addr, MemSize.LONG)))
        state.cache.write(Address(addr, MemSize.LONG))
        this.storeLong(addr, value)
        postInstruction.add(CacheDiff(Address(addr, MemSize.LONG)))
    }

    fun storeTextOverrideCheck(addr: Number, value: Number, size: MemSize) {
        /*Here, we will check if we are writing to memory*/
        if (addr in (MemorySegments.TEXT_BEGIN until state.getMaxPC().toInt()) || (addr + size.size - MemSize.BYTE.size) in (MemorySegments.TEXT_BEGIN until state.getMaxPC().toInt())) {
            try {
                val adjAddr = ((addr / MemSize.WORD.size) * MemSize.WORD.size)
                val lowerAddr = adjAddr - MemorySegments.TEXT_BEGIN
                var newInst = this.state.mem.loadWord(adjAddr)
                preInstruction.add(Renderer.updateProgramListing(lowerAddr, newInst))
                if ((lowerAddr + MemorySegments.TEXT_BEGIN) != addr && (lowerAddr + MemSize.WORD.size - MemSize.BYTE.size) < state.getMaxPC()) {
                    var newInst2 = this.state.mem.loadWord(adjAddr + MemSize.WORD.size)
                    preInstruction.add(Renderer.updateProgramListing((lowerAddr) + 4, newInst2))
                }
            } catch (e: Throwable) { /*This is to not error the tests.*/ }
        }
    }

    fun getHeapEnd() = state.getHeapEnd()

    fun addHeapSpace(bytes: Number) {
        if (willHeapOverrideStack(bytes)) {
            throw SimulatorError("The heap has grown into the stack.")
        }
        preInstruction.add(HeapSpaceDiff(state.getHeapEnd()))
        state.incHeapEnd(bytes)
        postInstruction.add(HeapSpaceDiff(state.getHeapEnd()))
    }

    fun willHeapOverrideStack(bytes: Number): Boolean {
        return (getHeapEnd() + bytes) >= getReg(Registers.sp)
    }

    private fun getInstructionLength(short0: Int): Int {
        if ((short0 and 0b11) != 0b11) {
            return 2
        } else if ((short0 and 0b11111) != 0b11111) {
            return 4
        } else if ((short0 and 0b111111) == 0b011111) {
            return 6
        } else if ((short0 and 0b1111111) == 0b111111) {
            return 8
        } else {
            throw SimulatorError("instruction lengths > 8 not supported")
        }
    }

    fun getNextInstruction(): MachineCode {
        val pc = getPC()
        var instruction: ULong = loadHalfWord(pc).toULong()
        val length = getInstructionLength(instruction.toInt())
        for (i in 1 until length / 2) {
            val short = loadHalfWord(pc + 2).toULong()
            instruction = (short shl 16 * i) or instruction
        }
        val intStruction = instruction.toInt()
        val mcode = MachineCode(intStruction)
        mcode.length = length
        return mcode
    }

    fun memcpy(destaddr: Int, srcaddr: Int, size: Int): Int {
        var dest = destaddr
        var src = srcaddr
        var s = size
        while (s > 0) {
            storeByte(dest, loadByte(src))
            dest++
            src++
            s--
        }
        return destaddr
    }

    fun memset(destaddr: Int, item: Int, size: Int): Int {
        var dest = destaddr
        var s = size
        while (s > 0) {
            storeByte(dest, item)
            dest++
            s--
        }
        return destaddr
    }

//    fun dump(sim: Simulator): CoreDump {
//        val d = HashMap<String, Any>()
//        d.put("time", Date.now().toString())
//        val integer = HashMap<Int, Number>()
//        val floating = HashMap<Int, Decimal>()
//        for (i in 1 until 32) {
//            integer[i] = sim.getReg(i)
//            floating[i] = sim.getFReg(i)
//        }
//        val registers = HashMap<String, HashMap<Int, Number>>()
//        d.put("registers", registers)
//        val memory = HashMap<String, Short>()
//        d.put("memory", memory)
//        return d
//    }
}
//
// data class CoreDump(
//        var time: String,
//        var regisers: CoreDumpRegisters,
//        var memory: HashMap<Int, Int>
// )
//
// data class CoreDumpRegisters(
//        var integer: CoreDumpRegister,
//        var floating: CoreDumpRegister
// )
//
// data class CoreDumpRegister(
//        var id: String,
//        var value: String
// )
