5 18 1fd81 24 4 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (do_while2.vcd) 2 -o (do_while2.cdd) 2 -v (do_while2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 do_while2.v 1 27 1 
2 1 6 6 6 90009 2 1 100c 0 0 32 1 b
2 2 6 6 6 90009 5 29 100a 1 0 1 18 0 1 0 0 0 0
2 3 7 7 7 20006 2 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 3 107000b 1 0 31 0 32 17 0 ffffffff 0 6f f 0
1 b 2 4 7000b 1 0 31 0 32 17 0 ffffffff 0 64 0 0
4 2 1 3 0 2
4 3 6 2 0 2
3 1 main.u$0 "main.u$0" 0 do_while2.v 7 12 1 
2 4 8 8 8 70007 2 1 100c 0 0 32 1 b
2 5 8 8 8 30003 0 1 1410 0 0 32 1 a
2 6 8 8 8 30007 2 37 1e 4 5
2 7 10 10 10 60006 1 0 1008 0 0 32 48 1 0
2 8 10 10 10 50006 28 2c 900a 7 0 32 18 0 ffffffff 0 0 0 0
2 9 10 10 10 100010 1 0 1008 0 0 32 48 1 0
2 10 10 10 10 c000c 14 1 101c 0 0 32 1 a
2 11 10 10 10 c0010 14 6 1298 9 10 32 18 0 ffffffff fffffffe 1 6e 1
2 12 10 10 10 80008 0 1 1410 0 0 32 1 a
2 13 10 10 10 80010 14 37 3a 11 12
2 14 11 11 11 130014 1 0 1008 0 0 32 48 a 0
2 15 11 11 11 f000f 2 1 100c 0 0 32 1 b
2 16 11 11 11 e0015 2 6 201288 14 15 32 18 0 ffffffff fffffff5 a 64 0
2 17 11 11 11 a000a 14 1 1008 0 0 32 1 a
2 18 11 11 11 a0015 14 d 100c 16 17 1 18 0 1 1 1 0 0
2 19 11 11 11 30017 14 42 e 18 0
4 6 11 8 8 6
4 8 0 13 0 6
4 13 0 19 19 6
4 19 2 8 0 6
3 1 main.u$1 "main.u$1" 0 do_while2.v 14 25 1 
