# NAND Gate (12T) – Cadence Virtuoso (gpdk090)

## Overview

This project contains the design of a CMOS NAND gate implemented in Cadence Virtuoso using the gpdk 90nm technology library. The gate uses a 12-track standard cell height and includes both schematic and layout views.

## Features

- **Technology:** gpdk090 (90nm)
- **Cell Type:** NAND gate
- **Track Height:** 12 tracks
- **Views:** Schematic and Layout
- **Directories:**
  - `NAND/schematic/` – Schematic design files
  - `NAND/layout/` – Layout design files
  - `NAND/symbol/` – Symbol view for integration

## File Structure

- `NAND/schematic/`  
  - `sch.oa` – Schematic view  
  - `data.dm` – Schematic metadata  
  - `master.tag` – Schematic tags

- `NAND/layout/`  
  - `layout.oa` – Layout view  
  - `data.dm` – Layout metadata  
  - `master.tag` – Layout tags  
  - `thumbnail_128x128.png` – Layout preview

- `NAND/symbol/`  
  - `symbol.oa` – Symbol view  
  - `master.tag` – Symbol tags  
  - `thumbnail_128x128.png` – Symbol preview

## Author

Designed by Shovan Saha

Date: 22 September 2025
