<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/1.0/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/1.0/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.0.350.6

Sun Apr 21 18:32:19 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt FinalProject_impl_1.twr FinalProject_impl_1.udb -gui

-----------------------------------------
Design:          topvhd
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock Hello/lscc_pll_inst/clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {Hello/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_generated_clock -name {Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {Hello/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_generated_clock -name {Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {Hello/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]
create_generated_clock -name {Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "Hello/lscc_pll_inst/clk"</big></U></B>

create_clock -name {Hello/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
     Clock Hello/lscc_pll_inst/clk      |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From Hello/lscc_pll_inst/clk           |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
     Clock Hello/lscc_pll_inst/clk      |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL                                                              
                                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL"</big></U></B>

create_generated_clock -name {Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
----------------------------------------------------------------------------------------------------------
Clock Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL|                    |       Period       |     Frequency      
----------------------------------------------------------------------------------------------------------
 From Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL|             Target |          39.800 ns |         25.126 MHz 
                                           | Actual (all paths) |          19.469 ns |         51.364 MHz 
----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
---------------------------------------------------------------------------------------------------------
Clock Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL|   Worst Time Between Edges   |           Comment            
---------------------------------------------------------------------------------------------------------
 From Hello/lscc_pll_inst/clk              |                         ---- |                      No path 
---------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 74.0169%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_clock -name {Hello/lscc_pll_inst</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>/clk} -period 20.8333333333333 [get_net</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>s clk]</A>                                  |   20.833 ns |    0.003 ns |    0   |   20.830 ns |  48.008 MHz |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_generated_clock -name {Hello.lsc</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>c_pll_inst.u_PLL_B/OUTGLOBAL} -source [</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>get_pins {Hello/lscc_pll_inst/u_PLL_B/R</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>EFERENCECLK}] -multiply_by 67 -divide_b</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>y 128 [get_pins {Hello/lscc_pll_inst/u_</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>PLL_B/OUTGLOBAL }] </A>                     |   39.800 ns |   20.331 ns |    6   |   19.469 ns |  51.364 MHz |       163      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{Howdy/countr__i30/SR   Howdy/countr__i31/SR}              
                                         |   20.332 ns 
{Howdy/countr__i28/SR   Howdy/countr__i29/SR}              
                                         |   20.332 ns 
{Howdy/countr__i26/SR   Howdy/countr__i27/SR}              
                                         |   20.332 ns 
{Howdy/countr__i24/SR   Howdy/countr__i25/SR}              
                                         |   20.332 ns 
{Howdy/countr__i22/SR   Howdy/countr__i23/SR}              
                                         |   20.332 ns 
{Howdy/countr__i20/SR   Howdy/countr__i21/SR}              
                                         |   20.332 ns 
{Howdy/countr__i18/SR   Howdy/countr__i19/SR}              
                                         |   20.332 ns 
{Howdy/countr__i16/SR   Howdy/countr__i17/SR}              
                                         |   20.332 ns 
{Howdy/countr__i14/SR   Howdy/countr__i15/SR}              
                                         |   20.332 ns 
{Howdy/countr__i12/SR   Howdy/countr__i13/SR}              
                                         |   20.332 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {Hello/lscc_pll_inst</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>/clk} -period 20.8333333333333 [get_net</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>s clk]</A>                                  |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_generated_clock -name {Hello.lsc</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>c_pll_inst.u_PLL_B/OUTGLOBAL} -source [</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>get_pins {Hello/lscc_pll_inst/u_PLL_B/R</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>EFERENCECLK}] -multiply_by 67 -divide_b</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>y 128 [get_pins {Hello/lscc_pll_inst/u_</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>PLL_B/OUTGLOBAL }] </A>                     |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       167      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
Howdy/von_39/D                           |    3.112 ns 
NES/NEScount_i8/D                        |    3.112 ns 
NES/NEScount_i7/D                        |    3.112 ns 
NES/NESclk_68/D                          |    3.112 ns 
NES/count_124__i0/D                      |    3.417 ns 
NES/count_124__i3/D                      |    3.417 ns 
NES/count_124__i4/D                      |    3.417 ns 
NES/count_124__i1/D                      |    3.417 ns 
NES/count_124__i2/D                      |    3.417 ns 
NES/count_124__i19/D                     |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
GAMER/posxout_i1/Q                      |          No required time
GAMER/posxout_i2/Q                      |          No required time
NES/button_i7/Q                         |           No arrival time
NES/button_i6/Q                         |           No arrival time
NES/button_i2/Q                         |           No arrival time
NES/button_i3/Q                         |           No arrival time
NES/button_i4/Q                         |           No arrival time
NES/button_i5/Q                         |           No arrival time
NES/button_i0/Q                         |           No arrival time
NES/button_i1/Q                         |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        25
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
GAMER/posxout_i1/D                      |           No arrival time
GAMER/posxout_i1/SR                     |           No arrival time
GAMER/posxout_i3/D                      |           No arrival time
NES/button_i1/D                         |          No required time
NES/button_i2/D                         |          No required time
NES/button_i4/D                         |          No required time
NES/button_i7/D                         |          No required time
NES/button_i6/D                         |          No required time
NES/button_i5/D                         |          No required time
NES/button_i3/D                         |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        12
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
control                                 |                     input
NESclk                                  |                    output
latch                                   |                    output
rgbT[0]                                 |                    output
rgbT[1]                                 |                    output
rgbT[2]                                 |                    output
HSYNC                                   |                    output
VSYNC                                   |                    output
rgbT[5]                                 |                    output
rgbT[4]                                 |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {Hello/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.00333333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_generated_clock -name {Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
163 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_125__i13/Q
Path End         : {Howdy/countr__i30/SR   Howdy/countr__i31/SR}
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 80.6% (route), 19.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.331 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         18.939
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            29.566

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countc_125__i12/CK   Howdy/countc_125__i13/CK}->Howdy/countc_125__i13/Q
                                          SLICE_R15C4C    CLK_TO_Q1_DELAY  1.391        12.018  2       
Howdy/countc[12]                                          NET DELAY        2.079        14.097  1       
Howdy/i1_2_lut_adj_37/B->Howdy/i1_2_lut_adj_37/Z
                                          SLICE_R16C5D    B0_TO_F0_DELAY   0.477        14.574  1       
Howdy/n22                                                 NET DELAY        0.305        14.879  1       
Howdy/i16_4_lut/C->Howdy/i16_4_lut/Z      SLICE_R16C5D    C1_TO_F1_DELAY   0.450        15.329  1       
Howdy/n37                                                 NET DELAY        2.768        18.097  1       
Howdy/i20_4_lut/D->Howdy/i20_4_lut/Z      SLICE_R16C4B    D0_TO_F0_DELAY   0.450        18.547  3       
Howdy/n1218                                               NET DELAY        2.556        21.103  1       
Howdy/i1_4_lut_adj_32/A->Howdy/i1_4_lut_adj_32/Z
                                          SLICE_R17C4B    A0_TO_F0_DELAY   0.450        21.553  3       
Howdy/n62                                                 NET DELAY        3.629        25.182  1       
SLICE_103/A1->SLICE_103/F1                SLICE_R21C4B    A1_TO_F1_DELAY   0.450        25.632  17      
Howdy/row_9__N_187                                        NET DELAY        3.934        29.566  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_125__i13/Q
Path End         : {Howdy/countr__i28/SR   Howdy/countr__i29/SR}
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 80.6% (route), 19.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.331 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         18.939
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            29.566

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countc_125__i12/CK   Howdy/countc_125__i13/CK}->Howdy/countc_125__i13/Q
                                          SLICE_R15C4C    CLK_TO_Q1_DELAY  1.391        12.018  2       
Howdy/countc[12]                                          NET DELAY        2.079        14.097  1       
Howdy/i1_2_lut_adj_37/B->Howdy/i1_2_lut_adj_37/Z
                                          SLICE_R16C5D    B0_TO_F0_DELAY   0.477        14.574  1       
Howdy/n22                                                 NET DELAY        0.305        14.879  1       
Howdy/i16_4_lut/C->Howdy/i16_4_lut/Z      SLICE_R16C5D    C1_TO_F1_DELAY   0.450        15.329  1       
Howdy/n37                                                 NET DELAY        2.768        18.097  1       
Howdy/i20_4_lut/D->Howdy/i20_4_lut/Z      SLICE_R16C4B    D0_TO_F0_DELAY   0.450        18.547  3       
Howdy/n1218                                               NET DELAY        2.556        21.103  1       
Howdy/i1_4_lut_adj_32/A->Howdy/i1_4_lut_adj_32/Z
                                          SLICE_R17C4B    A0_TO_F0_DELAY   0.450        21.553  3       
Howdy/n62                                                 NET DELAY        3.629        25.182  1       
SLICE_103/A1->SLICE_103/F1                SLICE_R21C4B    A1_TO_F1_DELAY   0.450        25.632  17      
Howdy/row_9__N_187                                        NET DELAY        3.934        29.566  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_125__i13/Q
Path End         : {Howdy/countr__i26/SR   Howdy/countr__i27/SR}
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 80.6% (route), 19.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.331 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         18.939
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            29.566

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countc_125__i12/CK   Howdy/countc_125__i13/CK}->Howdy/countc_125__i13/Q
                                          SLICE_R15C4C    CLK_TO_Q1_DELAY  1.391        12.018  2       
Howdy/countc[12]                                          NET DELAY        2.079        14.097  1       
Howdy/i1_2_lut_adj_37/B->Howdy/i1_2_lut_adj_37/Z
                                          SLICE_R16C5D    B0_TO_F0_DELAY   0.477        14.574  1       
Howdy/n22                                                 NET DELAY        0.305        14.879  1       
Howdy/i16_4_lut/C->Howdy/i16_4_lut/Z      SLICE_R16C5D    C1_TO_F1_DELAY   0.450        15.329  1       
Howdy/n37                                                 NET DELAY        2.768        18.097  1       
Howdy/i20_4_lut/D->Howdy/i20_4_lut/Z      SLICE_R16C4B    D0_TO_F0_DELAY   0.450        18.547  3       
Howdy/n1218                                               NET DELAY        2.556        21.103  1       
Howdy/i1_4_lut_adj_32/A->Howdy/i1_4_lut_adj_32/Z
                                          SLICE_R17C4B    A0_TO_F0_DELAY   0.450        21.553  3       
Howdy/n62                                                 NET DELAY        3.629        25.182  1       
SLICE_103/A1->SLICE_103/F1                SLICE_R21C4B    A1_TO_F1_DELAY   0.450        25.632  17      
Howdy/row_9__N_187                                        NET DELAY        3.934        29.566  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_125__i13/Q
Path End         : {Howdy/countr__i24/SR   Howdy/countr__i25/SR}
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 80.6% (route), 19.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.331 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         18.939
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            29.566

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countc_125__i12/CK   Howdy/countc_125__i13/CK}->Howdy/countc_125__i13/Q
                                          SLICE_R15C4C    CLK_TO_Q1_DELAY  1.391        12.018  2       
Howdy/countc[12]                                          NET DELAY        2.079        14.097  1       
Howdy/i1_2_lut_adj_37/B->Howdy/i1_2_lut_adj_37/Z
                                          SLICE_R16C5D    B0_TO_F0_DELAY   0.477        14.574  1       
Howdy/n22                                                 NET DELAY        0.305        14.879  1       
Howdy/i16_4_lut/C->Howdy/i16_4_lut/Z      SLICE_R16C5D    C1_TO_F1_DELAY   0.450        15.329  1       
Howdy/n37                                                 NET DELAY        2.768        18.097  1       
Howdy/i20_4_lut/D->Howdy/i20_4_lut/Z      SLICE_R16C4B    D0_TO_F0_DELAY   0.450        18.547  3       
Howdy/n1218                                               NET DELAY        2.556        21.103  1       
Howdy/i1_4_lut_adj_32/A->Howdy/i1_4_lut_adj_32/Z
                                          SLICE_R17C4B    A0_TO_F0_DELAY   0.450        21.553  3       
Howdy/n62                                                 NET DELAY        3.629        25.182  1       
SLICE_103/A1->SLICE_103/F1                SLICE_R21C4B    A1_TO_F1_DELAY   0.450        25.632  17      
Howdy/row_9__N_187                                        NET DELAY        3.934        29.566  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_125__i13/Q
Path End         : {Howdy/countr__i22/SR   Howdy/countr__i23/SR}
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 80.6% (route), 19.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.331 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         18.939
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            29.566

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countc_125__i12/CK   Howdy/countc_125__i13/CK}->Howdy/countc_125__i13/Q
                                          SLICE_R15C4C    CLK_TO_Q1_DELAY  1.391        12.018  2       
Howdy/countc[12]                                          NET DELAY        2.079        14.097  1       
Howdy/i1_2_lut_adj_37/B->Howdy/i1_2_lut_adj_37/Z
                                          SLICE_R16C5D    B0_TO_F0_DELAY   0.477        14.574  1       
Howdy/n22                                                 NET DELAY        0.305        14.879  1       
Howdy/i16_4_lut/C->Howdy/i16_4_lut/Z      SLICE_R16C5D    C1_TO_F1_DELAY   0.450        15.329  1       
Howdy/n37                                                 NET DELAY        2.768        18.097  1       
Howdy/i20_4_lut/D->Howdy/i20_4_lut/Z      SLICE_R16C4B    D0_TO_F0_DELAY   0.450        18.547  3       
Howdy/n1218                                               NET DELAY        2.556        21.103  1       
Howdy/i1_4_lut_adj_32/A->Howdy/i1_4_lut_adj_32/Z
                                          SLICE_R17C4B    A0_TO_F0_DELAY   0.450        21.553  3       
Howdy/n62                                                 NET DELAY        3.629        25.182  1       
SLICE_103/A1->SLICE_103/F1                SLICE_R21C4B    A1_TO_F1_DELAY   0.450        25.632  17      
Howdy/row_9__N_187                                        NET DELAY        3.934        29.566  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_125__i13/Q
Path End         : {Howdy/countr__i20/SR   Howdy/countr__i21/SR}
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 80.6% (route), 19.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.331 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         18.939
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            29.566

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countc_125__i12/CK   Howdy/countc_125__i13/CK}->Howdy/countc_125__i13/Q
                                          SLICE_R15C4C    CLK_TO_Q1_DELAY  1.391        12.018  2       
Howdy/countc[12]                                          NET DELAY        2.079        14.097  1       
Howdy/i1_2_lut_adj_37/B->Howdy/i1_2_lut_adj_37/Z
                                          SLICE_R16C5D    B0_TO_F0_DELAY   0.477        14.574  1       
Howdy/n22                                                 NET DELAY        0.305        14.879  1       
Howdy/i16_4_lut/C->Howdy/i16_4_lut/Z      SLICE_R16C5D    C1_TO_F1_DELAY   0.450        15.329  1       
Howdy/n37                                                 NET DELAY        2.768        18.097  1       
Howdy/i20_4_lut/D->Howdy/i20_4_lut/Z      SLICE_R16C4B    D0_TO_F0_DELAY   0.450        18.547  3       
Howdy/n1218                                               NET DELAY        2.556        21.103  1       
Howdy/i1_4_lut_adj_32/A->Howdy/i1_4_lut_adj_32/Z
                                          SLICE_R17C4B    A0_TO_F0_DELAY   0.450        21.553  3       
Howdy/n62                                                 NET DELAY        3.629        25.182  1       
SLICE_103/A1->SLICE_103/F1                SLICE_R21C4B    A1_TO_F1_DELAY   0.450        25.632  17      
Howdy/row_9__N_187                                        NET DELAY        3.934        29.566  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_125__i13/Q
Path End         : {Howdy/countr__i18/SR   Howdy/countr__i19/SR}
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 80.6% (route), 19.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.331 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         18.939
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            29.566

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countc_125__i12/CK   Howdy/countc_125__i13/CK}->Howdy/countc_125__i13/Q
                                          SLICE_R15C4C    CLK_TO_Q1_DELAY  1.391        12.018  2       
Howdy/countc[12]                                          NET DELAY        2.079        14.097  1       
Howdy/i1_2_lut_adj_37/B->Howdy/i1_2_lut_adj_37/Z
                                          SLICE_R16C5D    B0_TO_F0_DELAY   0.477        14.574  1       
Howdy/n22                                                 NET DELAY        0.305        14.879  1       
Howdy/i16_4_lut/C->Howdy/i16_4_lut/Z      SLICE_R16C5D    C1_TO_F1_DELAY   0.450        15.329  1       
Howdy/n37                                                 NET DELAY        2.768        18.097  1       
Howdy/i20_4_lut/D->Howdy/i20_4_lut/Z      SLICE_R16C4B    D0_TO_F0_DELAY   0.450        18.547  3       
Howdy/n1218                                               NET DELAY        2.556        21.103  1       
Howdy/i1_4_lut_adj_32/A->Howdy/i1_4_lut_adj_32/Z
                                          SLICE_R17C4B    A0_TO_F0_DELAY   0.450        21.553  3       
Howdy/n62                                                 NET DELAY        3.629        25.182  1       
SLICE_103/A1->SLICE_103/F1                SLICE_R21C4B    A1_TO_F1_DELAY   0.450        25.632  17      
Howdy/row_9__N_187                                        NET DELAY        3.934        29.566  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_125__i13/Q
Path End         : {Howdy/countr__i16/SR   Howdy/countr__i17/SR}
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 80.6% (route), 19.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.331 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         18.939
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            29.566

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countc_125__i12/CK   Howdy/countc_125__i13/CK}->Howdy/countc_125__i13/Q
                                          SLICE_R15C4C    CLK_TO_Q1_DELAY  1.391        12.018  2       
Howdy/countc[12]                                          NET DELAY        2.079        14.097  1       
Howdy/i1_2_lut_adj_37/B->Howdy/i1_2_lut_adj_37/Z
                                          SLICE_R16C5D    B0_TO_F0_DELAY   0.477        14.574  1       
Howdy/n22                                                 NET DELAY        0.305        14.879  1       
Howdy/i16_4_lut/C->Howdy/i16_4_lut/Z      SLICE_R16C5D    C1_TO_F1_DELAY   0.450        15.329  1       
Howdy/n37                                                 NET DELAY        2.768        18.097  1       
Howdy/i20_4_lut/D->Howdy/i20_4_lut/Z      SLICE_R16C4B    D0_TO_F0_DELAY   0.450        18.547  3       
Howdy/n1218                                               NET DELAY        2.556        21.103  1       
Howdy/i1_4_lut_adj_32/A->Howdy/i1_4_lut_adj_32/Z
                                          SLICE_R17C4B    A0_TO_F0_DELAY   0.450        21.553  3       
Howdy/n62                                                 NET DELAY        3.629        25.182  1       
SLICE_103/A1->SLICE_103/F1                SLICE_R21C4B    A1_TO_F1_DELAY   0.450        25.632  17      
Howdy/row_9__N_187                                        NET DELAY        3.934        29.566  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_125__i13/Q
Path End         : {Howdy/countr__i14/SR   Howdy/countr__i15/SR}
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 80.6% (route), 19.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.331 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         18.939
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            29.566

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countc_125__i12/CK   Howdy/countc_125__i13/CK}->Howdy/countc_125__i13/Q
                                          SLICE_R15C4C    CLK_TO_Q1_DELAY  1.391        12.018  2       
Howdy/countc[12]                                          NET DELAY        2.079        14.097  1       
Howdy/i1_2_lut_adj_37/B->Howdy/i1_2_lut_adj_37/Z
                                          SLICE_R16C5D    B0_TO_F0_DELAY   0.477        14.574  1       
Howdy/n22                                                 NET DELAY        0.305        14.879  1       
Howdy/i16_4_lut/C->Howdy/i16_4_lut/Z      SLICE_R16C5D    C1_TO_F1_DELAY   0.450        15.329  1       
Howdy/n37                                                 NET DELAY        2.768        18.097  1       
Howdy/i20_4_lut/D->Howdy/i20_4_lut/Z      SLICE_R16C4B    D0_TO_F0_DELAY   0.450        18.547  3       
Howdy/n1218                                               NET DELAY        2.556        21.103  1       
Howdy/i1_4_lut_adj_32/A->Howdy/i1_4_lut_adj_32/Z
                                          SLICE_R17C4B    A0_TO_F0_DELAY   0.450        21.553  3       
Howdy/n62                                                 NET DELAY        3.629        25.182  1       
SLICE_103/A1->SLICE_103/F1                SLICE_R21C4B    A1_TO_F1_DELAY   0.450        25.632  17      
Howdy/row_9__N_187                                        NET DELAY        3.934        29.566  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_125__i13/Q
Path End         : {Howdy/countr__i12/SR   Howdy/countr__i13/SR}
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 6
Delay Ratio      : 80.6% (route), 19.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.331 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         18.939
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            29.566

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countc_125__i12/CK   Howdy/countc_125__i13/CK}->Howdy/countc_125__i13/Q
                                          SLICE_R15C4C    CLK_TO_Q1_DELAY  1.391        12.018  2       
Howdy/countc[12]                                          NET DELAY        2.079        14.097  1       
Howdy/i1_2_lut_adj_37/B->Howdy/i1_2_lut_adj_37/Z
                                          SLICE_R16C5D    B0_TO_F0_DELAY   0.477        14.574  1       
Howdy/n22                                                 NET DELAY        0.305        14.879  1       
Howdy/i16_4_lut/C->Howdy/i16_4_lut/Z      SLICE_R16C5D    C1_TO_F1_DELAY   0.450        15.329  1       
Howdy/n37                                                 NET DELAY        2.768        18.097  1       
Howdy/i20_4_lut/D->Howdy/i20_4_lut/Z      SLICE_R16C4B    D0_TO_F0_DELAY   0.450        18.547  3       
Howdy/n1218                                               NET DELAY        2.556        21.103  1       
Howdy/i1_4_lut_adj_32/A->Howdy/i1_4_lut_adj_32/Z
                                          SLICE_R17C4B    A0_TO_F0_DELAY   0.450        21.553  3       
Howdy/n62                                                 NET DELAY        3.629        25.182  1       
SLICE_103/A1->SLICE_103/F1                SLICE_R21C4B    A1_TO_F1_DELAY   0.450        25.632  17      
Howdy/row_9__N_187                                        NET DELAY        3.934        29.566  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {Hello/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_generated_clock -name {Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
167 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_124__i9/Q
Path End         : NES/NESclk_68/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.112
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{NES/count_124__i9/CK   NES/count_124__i10/CK}->NES/count_124__i9/Q
                                          SLICE_R8C4B     CLK_TO_Q0_DELAY  1.391        12.018  3       
NES/count[9]                                              NET DELAY        1.271        13.289  1       
SLICE_66/D0->SLICE_66/F0                  SLICE_R9C4C     D0_TO_F0_DELAY   0.450        13.739  1       
NES/count[9]/sig_010/FeedThruLUT                          NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_124__i18/Q
Path End         : NES/NEScount_i8/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.112
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{NES/count_124__i17/CK   NES/count_124__i18/CK}->NES/count_124__i18/Q
                                          SLICE_R8C5B     CLK_TO_Q1_DELAY  1.391        12.018  3       
NES/count[18]                                             NET DELAY        1.271        13.289  1       
SLICE_48/D1->SLICE_48/F1                  SLICE_R9C4D     D1_TO_F1_DELAY   0.450        13.739  1       
NES/count[18]/sig_001/FeedThruLUT                         NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_124__i17/Q
Path End         : NES/NEScount_i7/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.112
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{NES/count_124__i17/CK   NES/count_124__i18/CK}->NES/count_124__i17/Q
                                          SLICE_R8C5B     CLK_TO_Q0_DELAY  1.391        12.018  3       
NES/count[17]                                             NET DELAY        1.271        13.289  1       
SLICE_50/D0->SLICE_50/F0                  SLICE_R9C5A     D0_TO_F0_DELAY   0.450        13.739  1       
NES/count[17]/sig_002/FeedThruLUT                         NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countr__i2/Q
Path End         : Howdy/von_39/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.112
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countr__i2/CK   Howdy/countr__i3/CK}->Howdy/countr__i2/Q
                                          SLICE_R22C3B    CLK_TO_Q0_DELAY  1.391        12.018  3       
Howdy/rowp[1]                                             NET DELAY        1.271        13.289  1       
Howdy/i2_4_lut_adj_50/D->Howdy/i2_4_lut_adj_50/Z
                                          SLICE_R21C3D    D1_TO_F1_DELAY   0.450        13.739  1       
Howdy/n2406                                               NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_124__i18/Q
Path End         : NES/count_124__i18/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.417
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{NES/count_124__i17/CK   NES/count_124__i18/CK}->NES/count_124__i18/Q
                                          SLICE_R8C5B     CLK_TO_Q1_DELAY  1.391        12.018  3       
NES/count[18]                                             NET DELAY        1.576        13.594  1       
NES/count_124_add_4_19/C1->NES/count_124_add_4_19/S1
                                          SLICE_R8C5B     C1_TO_F1_DELAY   0.450        14.044  1       
NES/n85[18]                                               NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_124__i17/Q
Path End         : NES/count_124__i17/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.417
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{NES/count_124__i17/CK   NES/count_124__i18/CK}->NES/count_124__i17/Q
                                          SLICE_R8C5B     CLK_TO_Q0_DELAY  1.391        12.018  3       
NES/count[17]                                             NET DELAY        1.576        13.594  1       
NES/count_124_add_4_19/C0->NES/count_124_add_4_19/S0
                                          SLICE_R8C5B     C0_TO_F0_DELAY   0.450        14.044  1       
NES/n85[17]                                               NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_124__i9/Q
Path End         : NES/count_124__i9/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.417
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{NES/count_124__i9/CK   NES/count_124__i10/CK}->NES/count_124__i9/Q
                                          SLICE_R8C4B     CLK_TO_Q0_DELAY  1.391        12.018  3       
NES/count[9]                                              NET DELAY        1.576        13.594  1       
NES/count_124_add_4_11/C0->NES/count_124_add_4_11/S0
                                          SLICE_R8C4B     C0_TO_F0_DELAY   0.450        14.044  1       
NES/n85[9]                                                NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_124__i10/Q
Path End         : NES/count_124__i10/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.417
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{NES/count_124__i9/CK   NES/count_124__i10/CK}->NES/count_124__i10/Q
                                          SLICE_R8C4B     CLK_TO_Q1_DELAY  1.391        12.018  3       
NES/count[10]                                             NET DELAY        1.576        13.594  1       
NES/count_124_add_4_11/C1->NES/count_124_add_4_11/S1
                                          SLICE_R8C4B     C1_TO_F1_DELAY   0.450        14.044  1       
NES/n85[10]                                               NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_124__i3/Q
Path End         : NES/count_124__i3/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.417
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{NES/count_124__i3/CK   NES/count_124__i4/CK}->NES/count_124__i3/Q
                                          SLICE_R8C3C     CLK_TO_Q0_DELAY  1.391        12.018  2       
NES/count[3]                                              NET DELAY        1.576        13.594  1       
NES/count_124_add_4_5/C0->NES/count_124_add_4_5/S0
                                          SLICE_R8C3C     C0_TO_F0_DELAY   0.450        14.044  1       
NES/n85[3]                                                NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_125__i32/Q
Path End         : Howdy/countc_125__i32/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.417
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
Howdy/countc_125__i32/CK->Howdy/countc_125__i32/Q
                                          SLICE_R15C7A    CLK_TO_Q0_DELAY  1.391        12.018  5       
Howdy/countc[31]                                          NET DELAY        1.576        13.594  1       
Howdy/countc_125_add_4_33/C0->Howdy/countc_125_add_4_33/S0
                                          SLICE_R15C7A    C0_TO_F0_DELAY   0.450        14.044  1       
Howdy/n133[31]                                            NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  56      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  56      
pll_clock                                                    NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>

