aag 2437 180 325 1 1932
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360
362 1
364 1020
366 1119
368 1120
370 1122
372 1124
374 1126
376 1128
378 1171
380 1181
382 1191
384 1201
386 1211
388 1221
390 1231
392 1241
394 1271
396 1285
398 1291
400 1297
402 1303
404 1309
406 1315
408 1321
410 1327
412 1333
414 1359
416 1369
418 1379
420 1389
422 1399
424 1409
426 1419
428 1429
430 1430
432 1432
434 1434
436 1436
438 1438
440 1440
442 1442
444 1444
446 346
448 1457
450 1465
452 1473
454 1481
456 1489
458 1497
460 1505
462 1513
464 1521
466 1529
468 1537
470 1545
472 1553
474 1561
476 1569
478 1577
480 2781
482 2801
484 2811
486 2819
488 2841
490 2849
492 2857
494 2865
496 2873
498 2879
500 2885
502 2891
504 2897
506 2903
508 2909
510 2915
512 2921
514 2922
516 2924
518 2926
520 2933
522 2939
524 2945
526 2951
528 2957
530 2963
532 2969
534 2975
536 2981
538 2987
540 2993
542 2999
544 3005
546 3011
548 3017
550 3023
552 3029
554 3035
556 3041
558 3047
560 3053
562 3059
564 3065
566 3071
568 3077
570 3083
572 3089
574 3095
576 3101
578 3107
580 3113
582 3119
584 3125
586 3131
588 3137
590 3143
592 3149
594 3155
596 3161
598 3167
600 3175
602 3183
604 3191
606 3199
608 3207
610 3215
612 3223
614 3231
616 3237
618 3243
620 3249
622 3255
624 3261
626 3267
628 3273
630 3279
632 3301
634 3309
636 3317
638 3325
640 3333
642 3341
644 3349
646 3357
648 3365
650 3371
652 3377
654 3383
656 3389
658 3395
660 3401
662 3407
664 3430
666 360
668 3437
670 3443
672 3449
674 3455
676 3461
678 3467
680 3473
682 3479
684 358
686 3482
688 3490
690 358
692 3492
694 3499
696 3505
698 3511
700 3517
702 3523
704 3529
706 3535
708 3541
710 3547
712 3553
714 3559
716 3565
718 3571
720 3577
722 3583
724 3589
726 3590
728 3597
730 3603
732 3609
734 3615
736 3621
738 3627
740 3633
742 3639
744 3648
746 3879
748 3891
750 3897
752 3903
754 3909
756 3915
758 3921
760 3927
762 3933
764 3939
766 3959
768 3965
770 3971
772 3977
774 3983
776 3989
778 3995
780 4001
782 0
784 352
786 4011
788 4017
790 4023
792 4029
794 4035
796 4041
798 4047
800 4053
802 4059
804 4065
806 4071
808 4077
810 4083
812 4089
814 4095
816 4101
818 4107
820 4113
822 4119
824 4125
826 4131
828 4137
830 4143
832 4149
834 4155
836 4161
838 4167
840 4173
842 4179
844 4185
846 4191
848 4197
850 356
852 4203
854 4209
856 4215
858 4221
860 4227
862 4233
864 4239
866 4245
868 4251
870 4257
872 4263
874 4269
876 4275
878 4281
880 4287
882 4293
884 4299
886 4305
888 4311
890 4317
892 4323
894 4329
896 4335
898 4341
900 348
902 4342
904 4344
906 4359
908 4369
910 4379
912 4389
914 4397
916 4405
918 4413
920 4421
922 4429
924 4437
926 4445
928 4453
930 4461
932 4469
934 4477
936 4485
938 4493
940 4501
942 4509
944 4517
946 4525
948 4533
950 4541
952 4549
954 4557
956 4565
958 4573
960 4581
962 4589
964 4597
966 4605
968 4613
970 4621
972 4629
974 4637
976 4645
978 4690
980 4697
982 4726
984 4728
986 4793
988 4805
990 4811
992 4812
994 4827
996 4833
998 4839
1000 4845
1002 4851
1004 4857
1006 4863
1008 4869
1010 4875
1019
1012 193 191
1014 1013 194
1016 688 362
1018 1017 1015
1020 364 362
1022 191 189
1024 1022 193
1026 1024 195
1028 7 4
1030 1028 9
1032 1030 11
1034 1032 13
1036 1034 15
1038 1036 17
1040 1038 19
1042 1040 1026
1044 60 59
1046 1044 63
1048 1046 65
1050 1048 67
1052 1050 69
1054 1052 71
1056 1054 73
1058 1056 1042
1060 366 362
1062 782 362
1064 1063 350
1066 1062 351
1068 1067 1065
1070 394 362
1072 396 362
1074 1072 1070
1076 1075 351
1078 1077 1069
1080 1079 1060
1082 1080 1058
1084 191 188
1086 1084 193
1088 1086 194
1090 990 362
1092 986 362
1094 988 362
1096 1094 1092
1098 1096 1091
1100 1098 1088
1102 1100 278
1104 1095 1093
1106 1104 1090
1108 1106 278
1110 1108 1088
1112 1111 1060
1114 1113 1103
1116 1115 1059
1118 1117 1083
1120 368 362
1122 370 362
1124 372 362
1126 374 362
1128 376 362
1130 7 5
1132 1130 9
1134 1132 10
1136 1134 13
1138 1136 15
1140 1138 17
1142 1140 19
1144 1142 1026
1146 61 59
1148 1146 62
1150 1148 65
1152 1150 67
1154 1152 69
1156 1154 71
1158 1156 73
1160 1158 1144
1162 398 362
1164 1162 1160
1166 378 362
1168 1166 1161
1170 1169 1165
1172 400 362
1174 1172 1160
1176 380 362
1178 1176 1161
1180 1179 1175
1182 402 362
1184 1182 1160
1186 382 362
1188 1186 1161
1190 1189 1185
1192 404 362
1194 1192 1160
1196 384 362
1198 1196 1161
1200 1199 1195
1202 406 362
1204 1202 1160
1206 386 362
1208 1206 1161
1210 1209 1205
1212 408 362
1214 1212 1160
1216 388 362
1218 1216 1161
1220 1219 1215
1222 410 362
1224 1222 1160
1226 390 362
1228 1226 1161
1230 1229 1225
1232 412 362
1234 1232 1160
1236 392 362
1238 1236 1161
1240 1239 1235
1242 60 58
1244 1242 62
1246 1244 65
1248 1246 67
1250 1248 69
1252 1250 71
1254 1252 73
1256 1254 1144
1258 1257 1071
1260 1259 1059
1262 1072 1069
1264 1263 1070
1266 1265 1065
1268 1267 1058
1270 1269 1261
1272 1257 1072
1274 1272 1059
1276 1070 1069
1278 1277 1072
1280 1279 1065
1282 1281 1058
1284 1283 1275
1286 1160 346
1288 1162 1161
1290 1289 1287
1292 1160 348
1294 1172 1161
1296 1295 1293
1298 1160 350
1300 1182 1161
1302 1301 1299
1304 1160 352
1306 1192 1161
1308 1307 1305
1310 1160 354
1312 1202 1161
1314 1313 1311
1316 1160 356
1318 1212 1161
1320 1319 1317
1322 1160 358
1324 1222 1161
1326 1325 1323
1328 1160 360
1330 1232 1161
1332 1331 1329
1334 61 58
1336 1334 62
1338 1336 65
1340 1338 67
1342 1340 69
1344 1342 71
1346 1344 73
1348 1346 1144
1350 996 362
1352 1350 1348
1354 414 362
1356 1354 1349
1358 1357 1353
1360 998 362
1362 1360 1348
1364 416 362
1366 1364 1349
1368 1367 1363
1370 1000 362
1372 1370 1348
1374 418 362
1376 1374 1349
1378 1377 1373
1380 1002 362
1382 1380 1348
1384 420 362
1386 1384 1349
1388 1387 1383
1390 1004 362
1392 1390 1348
1394 422 362
1396 1394 1349
1398 1397 1393
1400 1006 362
1402 1400 1348
1404 424 362
1406 1404 1349
1408 1407 1403
1410 1008 362
1412 1410 1348
1414 426 362
1416 1414 1349
1418 1417 1413
1420 1010 362
1422 1420 1348
1424 428 362
1426 1424 1349
1428 1427 1423
1430 430 362
1432 432 362
1434 434 362
1436 436 362
1438 438 362
1440 440 362
1442 442 362
1444 444 362
1446 1022 192
1448 1446 195
1450 1448 212
1452 448 362
1454 1452 1449
1456 1455 1451
1458 1448 214
1460 450 362
1462 1460 1449
1464 1463 1459
1466 1448 216
1468 452 362
1470 1468 1449
1472 1471 1467
1474 1448 218
1476 454 362
1478 1476 1449
1480 1479 1475
1482 1448 220
1484 456 362
1486 1484 1449
1488 1487 1483
1490 1448 222
1492 458 362
1494 1492 1449
1496 1495 1491
1498 1448 224
1500 460 362
1502 1500 1449
1504 1503 1499
1506 1448 226
1508 462 362
1510 1508 1449
1512 1511 1507
1514 1448 92
1516 464 362
1518 1516 1449
1520 1519 1515
1522 1448 94
1524 466 362
1526 1524 1449
1528 1527 1523
1530 1448 96
1532 468 362
1534 1532 1449
1536 1535 1531
1538 1448 98
1540 470 362
1542 1540 1449
1544 1543 1539
1546 1448 100
1548 472 362
1550 1548 1449
1552 1551 1547
1554 1448 102
1556 474 362
1558 1556 1449
1560 1559 1555
1562 1448 104
1564 476 362
1566 1564 1449
1568 1567 1563
1570 1448 106
1572 478 362
1574 1572 1449
1576 1575 1571
1578 486 362
1580 484 362
1582 480 362
1584 482 362
1586 1585 1583
1588 1586 1581
1590 1588 1579
1592 190 188
1594 1592 193
1596 1594 195
1598 1596 1590
1600 1584 1582
1602 1600 1581
1604 1602 1579
1606 1604 1448
1608 1606 245
1610 1586 1580
1612 1610 1579
1614 746 362
1616 748 362
1618 1616 1614
1620 1618 54
1622 1620 1612
1624 898 362
1626 1624 1509
1628 1625 1508
1630 1629 1627
1632 896 362
1634 1632 1501
1636 1633 1500
1638 1637 1635
1640 894 362
1642 1640 1493
1644 1641 1492
1646 1645 1643
1648 892 362
1650 1648 1485
1652 1649 1484
1654 1653 1651
1656 890 362
1658 1656 1477
1660 1657 1476
1662 1661 1659
1664 888 362
1666 1664 1469
1668 1665 1468
1670 1669 1667
1672 884 362
1674 1672 1453
1676 1673 1452
1678 1677 1675
1680 886 362
1682 1680 1461
1684 1681 1460
1686 1685 1683
1688 1686 1678
1690 1688 1670
1692 1690 1662
1694 1692 1654
1696 1694 1646
1698 1696 1638
1700 1698 1630
1702 780 362
1704 1702 1573
1706 1703 1572
1708 1707 1705
1710 778 362
1712 1710 1565
1714 1711 1564
1716 1715 1713
1718 776 362
1720 1718 1557
1722 1719 1556
1724 1723 1721
1726 774 362
1728 1726 1549
1730 1727 1548
1732 1731 1729
1734 772 362
1736 1734 1541
1738 1735 1540
1740 1739 1737
1742 770 362
1744 1742 1533
1746 1743 1532
1748 1747 1745
1750 766 362
1752 1750 1517
1754 1751 1516
1756 1755 1753
1758 768 362
1760 1758 1525
1762 1759 1524
1764 1763 1761
1766 1764 1756
1768 1766 1748
1770 1768 1740
1772 1770 1732
1774 1772 1724
1776 1774 1716
1778 1776 1708
1780 1778 1700
1782 534 362
1784 1783 1232
1786 1782 1233
1788 1787 1785
1790 532 362
1792 1791 1222
1794 1790 1223
1796 1795 1793
1798 530 362
1800 1799 1212
1802 1798 1213
1804 1803 1801
1806 528 362
1808 1807 1202
1810 1806 1203
1812 1811 1809
1814 526 362
1816 1815 1192
1818 1814 1193
1820 1819 1817
1822 524 362
1824 1823 1182
1826 1822 1183
1828 1827 1825
1830 520 362
1832 1831 1162
1834 1830 1163
1836 1835 1833
1838 522 362
1840 1839 1172
1842 1838 1173
1844 1843 1841
1846 1844 1836
1848 1846 1828
1850 1848 1820
1852 1850 1812
1854 1852 1804
1856 1854 1796
1858 1856 1788
1860 1858 1780
1862 682 362
1864 1863 1236
1866 1862 1237
1868 1867 1865
1870 680 362
1872 1871 1226
1874 1870 1227
1876 1875 1873
1878 678 362
1880 1879 1216
1882 1878 1217
1884 1883 1881
1886 676 362
1888 1887 1206
1890 1886 1207
1892 1891 1889
1894 674 362
1896 1895 1196
1898 1894 1197
1900 1899 1897
1902 672 362
1904 1903 1186
1906 1902 1187
1908 1907 1905
1910 668 362
1912 1911 1166
1914 1910 1167
1916 1915 1913
1918 670 362
1920 1919 1176
1922 1918 1177
1924 1923 1921
1926 1924 1916
1928 1926 1908
1930 1928 1900
1932 1930 1892
1934 1932 1884
1936 1934 1876
1938 1936 1868
1940 1938 1860
1942 708 362
1944 1943 1420
1946 1942 1421
1948 1947 1945
1950 706 362
1952 1951 1410
1954 1950 1411
1956 1955 1953
1958 704 362
1960 1959 1400
1962 1958 1401
1964 1963 1961
1966 702 362
1968 1967 1390
1970 1966 1391
1972 1971 1969
1974 700 362
1976 1975 1380
1978 1974 1381
1980 1979 1977
1982 698 362
1984 1983 1370
1986 1982 1371
1988 1987 1985
1990 694 362
1992 1991 1350
1994 1990 1351
1996 1995 1993
1998 696 362
2000 1999 1360
2002 1998 1361
2004 2003 2001
2006 2004 1996
2008 2006 1988
2010 2008 1980
2012 2010 1972
2014 2012 1964
2016 2014 1956
2018 2016 1948
2020 2018 1940
2022 764 362
2024 2023 1424
2026 2022 1425
2028 2027 2025
2030 762 362
2032 2031 1414
2034 2030 1415
2036 2035 2033
2038 760 362
2040 2039 1404
2042 2038 1405
2044 2043 2041
2046 758 362
2048 2047 1394
2050 2046 1395
2052 2051 2049
2054 756 362
2056 2055 1384
2058 2054 1385
2060 2059 2057
2062 754 362
2064 2063 1374
2066 2062 1375
2068 2067 2065
2070 750 362
2072 2071 1354
2074 2070 1355
2076 2075 2073
2078 752 362
2080 2079 1364
2082 2078 1365
2084 2083 2081
2086 2084 2076
2088 2086 2068
2090 2088 2060
2092 2090 2052
2094 2092 2044
2096 2094 2036
2098 2096 2028
2100 2098 2020
2102 742 362
2104 630 362
2106 2105 2102
2108 2104 2103
2110 2109 2107
2112 740 362
2114 628 362
2116 2115 2112
2118 2114 2113
2120 2119 2117
2122 738 362
2124 626 362
2126 2125 2122
2128 2124 2123
2130 2129 2127
2132 736 362
2134 624 362
2136 2135 2132
2138 2134 2133
2140 2139 2137
2142 734 362
2144 622 362
2146 2145 2142
2148 2144 2143
2150 2149 2147
2152 732 362
2154 620 362
2156 2155 2152
2158 2154 2153
2160 2159 2157
2162 728 362
2164 616 362
2166 2165 2162
2168 2164 2163
2170 2169 2167
2172 730 362
2174 618 362
2176 2175 2172
2178 2174 2173
2180 2179 2177
2182 2180 2170
2184 2182 2160
2186 2184 2150
2188 2186 2140
2190 2188 2130
2192 2190 2120
2194 2192 2110
2196 2194 2100
2198 662 362
2200 512 362
2202 2201 2198
2204 2200 2199
2206 2205 2203
2208 660 362
2210 510 362
2212 2211 2208
2214 2210 2209
2216 2215 2213
2218 658 362
2220 508 362
2222 2221 2218
2224 2220 2219
2226 2225 2223
2228 656 362
2230 506 362
2232 2231 2228
2234 2230 2229
2236 2235 2233
2238 654 362
2240 504 362
2242 2241 2238
2244 2240 2239
2246 2245 2243
2248 652 362
2250 502 362
2252 2251 2248
2254 2250 2249
2256 2255 2253
2258 648 362
2260 498 362
2262 2261 2258
2264 2260 2259
2266 2265 2263
2268 650 362
2270 500 362
2272 2271 2268
2274 2270 2269
2276 2275 2273
2278 2276 2266
2280 2278 2256
2282 2280 2246
2284 2282 2236
2286 2284 2226
2288 2286 2216
2290 2288 2206
2292 2290 2196
2294 848 362
2296 598 362
2298 2297 2294
2300 2296 2295
2302 2301 2299
2304 846 362
2306 596 362
2308 2307 2304
2310 2306 2305
2312 2311 2309
2314 844 362
2316 594 362
2318 2317 2314
2320 2316 2315
2322 2321 2319
2324 842 362
2326 592 362
2328 2327 2324
2330 2326 2325
2332 2331 2329
2334 840 362
2336 590 362
2338 2337 2334
2340 2336 2335
2342 2341 2339
2344 838 362
2346 588 362
2348 2347 2344
2350 2346 2345
2352 2351 2349
2354 836 362
2356 586 362
2358 2357 2354
2360 2356 2355
2362 2361 2359
2364 834 362
2366 584 362
2368 2367 2364
2370 2366 2365
2372 2371 2369
2374 832 362
2376 582 362
2378 2377 2374
2380 2376 2375
2382 2381 2379
2384 830 362
2386 580 362
2388 2387 2384
2390 2386 2385
2392 2391 2389
2394 828 362
2396 578 362
2398 2397 2394
2400 2396 2395
2402 2401 2399
2404 826 362
2406 576 362
2408 2407 2404
2410 2406 2405
2412 2411 2409
2414 824 362
2416 574 362
2418 2417 2414
2420 2416 2415
2422 2421 2419
2424 822 362
2426 572 362
2428 2427 2424
2430 2426 2425
2432 2431 2429
2434 820 362
2436 570 362
2438 2437 2434
2440 2436 2435
2442 2441 2439
2444 818 362
2446 568 362
2448 2447 2444
2450 2446 2445
2452 2451 2449
2454 816 362
2456 566 362
2458 2457 2454
2460 2456 2455
2462 2461 2459
2464 814 362
2466 564 362
2468 2467 2464
2470 2466 2465
2472 2471 2469
2474 812 362
2476 562 362
2478 2477 2474
2480 2476 2475
2482 2481 2479
2484 810 362
2486 560 362
2488 2487 2484
2490 2486 2485
2492 2491 2489
2494 808 362
2496 558 362
2498 2497 2494
2500 2496 2495
2502 2501 2499
2504 806 362
2506 556 362
2508 2507 2504
2510 2506 2505
2512 2511 2509
2514 804 362
2516 554 362
2518 2517 2514
2520 2516 2515
2522 2521 2519
2524 802 362
2526 552 362
2528 2527 2524
2530 2526 2525
2532 2531 2529
2534 800 362
2536 550 362
2538 2537 2534
2540 2536 2535
2542 2541 2539
2544 798 362
2546 548 362
2548 2547 2544
2550 2546 2545
2552 2551 2549
2554 796 362
2556 546 362
2558 2557 2554
2560 2556 2555
2562 2561 2559
2564 794 362
2566 544 362
2568 2567 2564
2570 2566 2565
2572 2571 2569
2574 792 362
2576 542 362
2578 2577 2574
2580 2576 2575
2582 2581 2579
2584 790 362
2586 540 362
2588 2587 2584
2590 2586 2585
2592 2591 2589
2594 786 362
2596 536 362
2598 2597 2594
2600 2596 2595
2602 2601 2599
2604 788 362
2606 538 362
2608 2607 2604
2610 2606 2605
2612 2611 2609
2614 2612 2602
2616 2614 2592
2618 2616 2582
2620 2618 2572
2622 2620 2562
2624 2622 2552
2626 2624 2542
2628 2626 2532
2630 2628 2522
2632 2630 2512
2634 2632 2502
2636 2634 2492
2638 2636 2482
2640 2638 2472
2642 2640 2462
2644 2642 2452
2646 2644 2442
2648 2646 2432
2650 2648 2422
2652 2650 2412
2654 2652 2402
2656 2654 2392
2658 2656 2382
2660 2658 2372
2662 2660 2362
2664 2662 2352
2666 2664 2342
2668 2666 2332
2670 2668 2322
2672 2670 2312
2674 2672 2302
2676 2674 2292
2678 784 362
2680 2679 2676
2682 2681 1622
2684 2682 1088
2686 1622 57
2688 2686 1088
2690 1585 1582
2692 2690 1580
2694 2692 1579
2696 2694 1620
2698 2678 2676
2700 2699 2696
2702 2700 1088
2704 2696 56
2706 2704 1088
2708 1584 1583
2710 2708 1580
2712 2710 1579
2714 1084 192
2716 2714 195
2718 2716 2712
2720 1600 1580
2722 2720 1579
2724 190 189
2726 2724 192
2728 2726 195
2730 2728 2722
2732 1588 1578
2734 1592 192
2736 2734 195
2738 2736 2732
2740 2739 2731
2742 2740 2719
2744 2742 1583
2746 2745 2707
2748 2746 2703
2750 2749 2689
2752 2751 2685
2754 2752 1609
2756 2708 1581
2758 2756 1579
2760 2758 1110
2762 2761 2755
2764 2690 1581
2766 2764 1579
2768 1094 1093
2770 2768 1091
2772 2770 1088
2774 2772 2
2776 2774 2766
2778 2777 2763
2780 2779 1599
2782 2764 1578
2784 1024 194
2786 2784 2782
2788 2787 1585
2790 2788 2742
2792 2790 2703
2794 1622 1088
2796 2795 2792
2798 2797 1607
2800 2799 2777
2802 2742 1580
2804 2696 1088
2806 2805 2802
2808 2806 2685
2810 2809 1607
2812 2787 1578
2814 2812 2742
2816 2815 2805
2818 2816 2685
2820 1044 62
2822 2820 65
2824 2822 67
2826 2824 69
2828 2826 71
2830 2828 73
2832 2830 1144
2834 2832 346
2836 488 362
2838 2836 2833
2840 2839 2835
2842 2832 348
2844 490 362
2846 2844 2833
2848 2847 2843
2850 2832 350
2852 492 362
2854 2852 2833
2856 2855 2851
2858 2832 352
2860 494 362
2862 2860 2833
2864 2863 2859
2866 2832 354
2868 496 362
2870 2868 2833
2872 2871 2867
2874 1448 108
2876 2260 1449
2878 2877 2875
2880 1448 110
2882 2270 1449
2884 2883 2881
2886 1448 112
2888 2250 1449
2890 2889 2887
2892 1448 114
2894 2240 1449
2896 2895 2893
2898 1448 116
2900 2230 1449
2902 2901 2899
2904 1448 118
2906 2220 1449
2908 2907 2905
2910 1448 120
2912 2210 1449
2914 2913 2911
2916 1448 122
2918 2200 1449
2920 2919 2917
2922 514 362
2924 516 362
2926 518 362
2928 1448 38
2930 1830 1449
2932 2931 2929
2934 1448 40
2936 1838 1449
2938 2937 2935
2940 1448 42
2942 1822 1449
2944 2943 2941
2946 1448 44
2948 1814 1449
2950 2949 2947
2952 1448 46
2954 1806 1449
2956 2955 2953
2958 1448 48
2960 1798 1449
2962 2961 2959
2964 1448 50
2966 1790 1449
2968 2967 2965
2970 1448 52
2972 1782 1449
2974 2973 2971
2976 1448 124
2978 2596 1449
2980 2979 2977
2982 1448 126
2984 2606 1449
2986 2985 2983
2988 1448 128
2990 2586 1449
2992 2991 2989
2994 1448 130
2996 2576 1449
2998 2997 2995
3000 1448 132
3002 2566 1449
3004 3003 3001
3006 1448 134
3008 2556 1449
3010 3009 3007
3012 1448 136
3014 2546 1449
3016 3015 3013
3018 1448 138
3020 2536 1449
3022 3021 3019
3024 1448 140
3026 2526 1449
3028 3027 3025
3030 1448 142
3032 2516 1449
3034 3033 3031
3036 1448 144
3038 2506 1449
3040 3039 3037
3042 1448 146
3044 2496 1449
3046 3045 3043
3048 1448 148
3050 2486 1449
3052 3051 3049
3054 1448 150
3056 2476 1449
3058 3057 3055
3060 1448 152
3062 2466 1449
3064 3063 3061
3066 1448 154
3068 2456 1449
3070 3069 3067
3072 1448 156
3074 2446 1449
3076 3075 3073
3078 1448 158
3080 2436 1449
3082 3081 3079
3084 1448 160
3086 2426 1449
3088 3087 3085
3090 1448 162
3092 2416 1449
3094 3093 3091
3096 1448 164
3098 2406 1449
3100 3099 3097
3102 1448 166
3104 2396 1449
3106 3105 3103
3108 1448 168
3110 2386 1449
3112 3111 3109
3114 1448 170
3116 2376 1449
3118 3117 3115
3120 1448 172
3122 2366 1449
3124 3123 3121
3126 1448 174
3128 2356 1449
3130 3129 3127
3132 1448 176
3134 2346 1449
3136 3135 3133
3138 1448 178
3140 2336 1449
3142 3141 3139
3144 1448 180
3146 2326 1449
3148 3147 3145
3150 1448 182
3152 2316 1449
3154 3153 3151
3156 1448 184
3158 2306 1449
3160 3159 3157
3162 1448 186
3164 2296 1449
3166 3165 3163
3168 1256 346
3170 600 362
3172 3170 1257
3174 3173 3169
3176 1256 348
3178 602 362
3180 3178 1257
3182 3181 3177
3184 1256 350
3186 604 362
3188 3186 1257
3190 3189 3185
3192 1256 352
3194 606 362
3196 3194 1257
3198 3197 3193
3200 1256 354
3202 608 362
3204 3202 1257
3206 3205 3201
3208 1256 356
3210 610 362
3212 3210 1257
3214 3213 3209
3216 1256 358
3218 612 362
3220 3218 1257
3222 3221 3217
3224 1256 360
3226 614 362
3228 3226 1257
3230 3229 3225
3232 1448 228
3234 2164 1449
3236 3235 3233
3238 1448 230
3240 2174 1449
3242 3241 3239
3244 1448 232
3246 2154 1449
3248 3247 3245
3250 1448 234
3252 2144 1449
3254 3253 3251
3256 1448 236
3258 2134 1449
3260 3259 3257
3262 1448 238
3264 2124 1449
3266 3265 3263
3268 1448 240
3270 2114 1449
3272 3271 3269
3274 1448 242
3276 2104 1449
3278 3277 3275
3280 1334 63
3282 3280 65
3284 3282 67
3286 3284 69
3288 3286 71
3290 3288 73
3292 3290 1144
3294 3292 346
3296 632 362
3298 3296 3293
3300 3299 3295
3302 3292 348
3304 634 362
3306 3304 3293
3308 3307 3303
3310 3292 350
3312 636 362
3314 3312 3293
3316 3315 3311
3318 3292 352
3320 638 362
3322 3320 3293
3324 3323 3319
3326 3292 354
3328 640 362
3330 3328 3293
3332 3331 3327
3334 3292 356
3336 642 362
3338 3336 3293
3340 3339 3335
3342 3292 358
3344 644 362
3346 3344 3293
3348 3347 3343
3350 3292 360
3352 646 362
3354 3352 3293
3356 3355 3351
3358 1144 1056
3360 3358 2162
3362 3359 2258
3364 3363 3361
3366 3358 2172
3368 3359 2268
3370 3369 3367
3372 3358 2152
3374 3359 2248
3376 3375 3373
3378 3358 2142
3380 3359 2238
3382 3381 3379
3384 3358 2132
3386 3359 2228
3388 3387 3385
3390 3358 2122
3392 3359 2218
3394 3393 3391
3396 3358 2112
3398 3359 2208
3400 3399 3397
3402 3358 2102
3404 3359 2198
3406 3405 3403
3408 6 5
3410 3408 9
3412 3410 11
3414 3412 13
3416 3414 15
3418 3416 17
3420 3418 19
3422 3420 1026
3424 3422 1056
3426 3424 350
3428 664 362
3430 3428 3427
3432 1448 22
3434 1910 1449
3436 3435 3433
3438 1448 24
3440 1918 1449
3442 3441 3439
3444 1448 26
3446 1902 1449
3448 3447 3445
3450 1448 28
3452 1894 1449
3454 3453 3451
3456 1448 30
3458 1886 1449
3460 3459 3457
3462 1448 32
3464 1878 1449
3466 3465 3463
3468 1448 34
3470 1870 1449
3472 3471 3469
3474 1448 36
3476 1862 1449
3478 3477 3475
3480 686 362
3482 3481 1605
3484 3480 1017
3486 3481 1016
3488 3487 3485
3490 3489 1605
3492 692 362
3494 1448 74
3496 1990 1449
3498 3497 3495
3500 1448 76
3502 1998 1449
3504 3503 3501
3506 1448 78
3508 1982 1449
3510 3509 3507
3512 1448 80
3514 1974 1449
3516 3515 3513
3518 1448 82
3520 1966 1449
3522 3521 3519
3524 1448 84
3526 1958 1449
3528 3527 3525
3530 1448 86
3532 1950 1449
3534 3533 3531
3536 1448 88
3538 1942 1449
3540 3539 3537
3542 710 362
3544 3542 3293
3546 3545 3295
3548 712 362
3550 3548 3293
3552 3551 3303
3554 714 362
3556 3554 3293
3558 3557 3311
3560 716 362
3562 3560 3293
3564 3563 3319
3566 718 362
3568 3566 3293
3570 3569 3327
3572 720 362
3574 3572 3293
3576 3575 3335
3578 722 362
3580 3578 3293
3582 3581 3343
3584 724 362
3586 3584 3293
3588 3587 3351
3590 726 362
3592 3358 346
3594 3359 2162
3596 3595 3593
3598 3358 348
3600 3359 2172
3602 3601 3599
3604 3358 350
3606 3359 2152
3608 3607 3605
3610 3358 352
3612 3359 2142
3614 3613 3611
3616 3358 354
3618 3359 2132
3620 3619 3617
3622 3358 356
3624 3359 2122
3626 3625 3623
3628 3358 358
3630 3359 2112
3632 3631 3629
3634 3358 360
3636 3359 2102
3638 3637 3635
3640 900 744
3642 901 664
3644 3642 1058
3646 3645 3641
3648 3647 362
3650 1146 63
3652 3650 65
3654 3652 67
3656 3654 69
3658 3656 71
3660 3658 73
3662 3660 3422
3664 446 362
3666 3665 346
3668 3667 1614
3670 3668 3662
3672 1621 1614
3674 1616 1615
3676 866 362
3678 3676 2103
3680 3677 2102
3682 3681 3679
3684 864 362
3686 3684 2113
3688 3685 2112
3690 3689 3687
3692 862 362
3694 3692 2123
3696 3693 2122
3698 3697 3695
3700 860 362
3702 3700 2133
3704 3701 2132
3706 3705 3703
3708 858 362
3710 3708 2143
3712 3709 2142
3714 3713 3711
3716 856 362
3718 3716 2153
3720 3717 2152
3722 3721 3719
3724 852 362
3726 3724 2163
3728 3725 2162
3730 3729 3727
3732 854 362
3734 3732 2173
3736 3733 2172
3738 3737 3735
3740 3738 3730
3742 3740 3722
3744 3742 3714
3746 3744 3706
3748 3746 3698
3750 3748 3690
3752 3750 3682
3754 3227 3219
3756 3754 2679
3758 3210 3195
3760 3186 3170
3762 3760 3758
3764 3762 3756
3766 3226 3218
3768 3766 2678
3770 3211 3194
3772 3187 3171
3774 3772 3770
3776 3774 3768
3778 3777 3765
3780 3779 3179
3782 3780 3203
3784 3782 3752
3786 882 362
3788 3786 2199
3790 3787 2198
3792 3791 3789
3794 880 362
3796 3794 2209
3798 3795 2208
3800 3799 3797
3802 878 362
3804 3802 2219
3806 3803 2218
3808 3807 3805
3810 876 362
3812 3810 2229
3814 3811 2228
3816 3815 3813
3818 874 362
3820 3818 2239
3822 3819 2238
3824 3823 3821
3826 872 362
3828 3826 2249
3830 3827 2248
3832 3831 3829
3834 868 362
3836 3834 2259
3838 3835 2258
3840 3839 3837
3842 870 362
3844 3842 2269
3846 3843 2268
3848 3847 3845
3850 3848 3840
3852 3850 3832
3854 3852 3824
3856 3854 3816
3858 3856 3808
3860 3858 3800
3862 3860 3792
3864 3862 3784
3866 690 362
3868 3866 3864
3870 3868 344
3872 3870 3674
3874 3873 3673
3876 3875 3663
3878 3877 3671
3880 3667 1617
3882 3881 3662
3884 1621 1618
3886 3885 3675
3888 3887 3663
3890 3889 3883
3892 1448 196
3894 2070 1449
3896 3895 3893
3898 1448 198
3900 2078 1449
3902 3901 3899
3904 1448 200
3906 2062 1449
3908 3907 3905
3910 1448 202
3912 2054 1449
3914 3913 3911
3916 1448 204
3918 2046 1449
3920 3919 3917
3922 1448 206
3924 2038 1449
3926 3925 3923
3928 1448 208
3930 2030 1449
3932 3931 3929
3934 1448 210
3936 2022 1449
3938 3937 3935
3940 1242 63
3942 3940 65
3944 3942 67
3946 3944 69
3948 3946 71
3950 3948 73
3952 3950 1144
3954 3952 1672
3956 3953 1750
3958 3957 3955
3960 3952 1680
3962 3953 1758
3964 3963 3961
3966 3952 1664
3968 3953 1742
3970 3969 3967
3972 3952 1656
3974 3953 1734
3976 3975 3973
3978 3952 1648
3980 3953 1726
3982 3981 3979
3984 3952 1640
3986 3953 1718
3988 3987 3985
3990 3952 1632
3992 3953 1710
3994 3993 3991
3996 3952 1624
3998 3953 1702
4000 3999 3997
4002 2724 193
4004 4002 195
4006 4004 280
4008 4005 2594
4010 4009 4007
4012 4004 282
4014 4005 2604
4016 4015 4013
4018 4004 284
4020 4005 2584
4022 4021 4019
4024 4004 286
4026 4005 2574
4028 4027 4025
4030 4004 288
4032 4005 2564
4034 4033 4031
4036 4004 290
4038 4005 2554
4040 4039 4037
4042 4004 292
4044 4005 2544
4046 4045 4043
4048 4004 294
4050 4005 2534
4052 4051 4049
4054 4004 296
4056 4005 2524
4058 4057 4055
4060 4004 298
4062 4005 2514
4064 4063 4061
4066 4004 300
4068 4005 2504
4070 4069 4067
4072 4004 302
4074 4005 2494
4076 4075 4073
4078 4004 304
4080 4005 2484
4082 4081 4079
4084 4004 306
4086 4005 2474
4088 4087 4085
4090 4004 308
4092 4005 2464
4094 4093 4091
4096 4004 310
4098 4005 2454
4100 4099 4097
4102 4004 312
4104 4005 2444
4106 4105 4103
4108 4004 314
4110 4005 2434
4112 4111 4109
4114 4004 316
4116 4005 2424
4118 4117 4115
4120 4004 318
4122 4005 2414
4124 4123 4121
4126 4004 320
4128 4005 2404
4130 4129 4127
4132 4004 322
4134 4005 2394
4136 4135 4133
4138 4004 324
4140 4005 2384
4142 4141 4139
4144 4004 326
4146 4005 2374
4148 4147 4145
4150 4004 328
4152 4005 2364
4154 4153 4151
4156 4004 330
4158 4005 2354
4160 4159 4157
4162 4004 332
4164 4005 2344
4166 4165 4163
4168 4004 334
4170 4005 2334
4172 4171 4169
4174 4004 336
4176 4005 2324
4178 4177 4175
4180 4004 338
4182 4005 2314
4184 4183 4181
4186 4004 340
4188 4005 2304
4190 4189 4187
4192 4004 342
4194 4005 2294
4196 4195 4193
4198 4004 246
4200 4005 3724
4202 4201 4199
4204 4004 248
4206 4005 3732
4208 4207 4205
4210 4004 250
4212 4005 3716
4214 4213 4211
4216 4004 252
4218 4005 3708
4220 4219 4217
4222 4004 254
4224 4005 3700
4226 4225 4223
4228 4004 256
4230 4005 3692
4232 4231 4229
4234 4004 258
4236 4005 3684
4238 4237 4235
4240 4004 260
4242 4005 3676
4244 4243 4241
4246 4004 262
4248 4005 3834
4250 4249 4247
4252 4004 264
4254 4005 3842
4256 4255 4253
4258 4004 266
4260 4005 3826
4262 4261 4259
4264 4004 268
4266 4005 3818
4268 4267 4265
4270 4004 270
4272 4005 3810
4274 4273 4271
4276 4004 272
4278 4005 3802
4280 4279 4277
4282 4004 274
4284 4005 3794
4286 4285 4283
4288 4004 276
4290 4005 3786
4292 4291 4289
4294 3952 346
4296 3953 1672
4298 4297 4295
4300 3952 348
4302 3953 1680
4304 4303 4301
4306 3952 350
4308 3953 1664
4310 4309 4307
4312 3952 352
4314 3953 1656
4316 4315 4313
4318 3952 354
4320 3953 1648
4322 4321 4319
4324 3952 356
4326 3953 1640
4328 4327 4325
4330 3952 358
4332 3953 1632
4334 4333 4331
4336 3952 360
4338 3953 1624
4340 4339 4337
4342 902 362
4344 904 362
4346 906 362
4348 1086 195
4350 4348 3420
4352 4350 1158
4354 1617 1615
4356 4354 4352
4358 4357 4347
4360 2162 1098
4362 908 362
4364 4363 1107
4366 4365 1099
4368 4367 4361
4370 2172 1098
4372 910 362
4374 4373 1107
4376 4375 1099
4378 4377 4371
4380 2152 1098
4382 912 362
4384 4382 1107
4386 4384 1099
4388 4387 4381
4390 4357 914
4392 4390 362
4394 4356 280
4396 4395 4393
4398 4357 916
4400 4398 362
4402 4356 282
4404 4403 4401
4406 4357 918
4408 4406 362
4410 4356 284
4412 4411 4409
4414 4357 920
4416 4414 362
4418 4356 286
4420 4419 4417
4422 4357 922
4424 4422 362
4426 4356 288
4428 4427 4425
4430 4357 924
4432 4430 362
4434 4356 290
4436 4435 4433
4438 4357 926
4440 4438 362
4442 4356 292
4444 4443 4441
4446 4357 928
4448 4446 362
4450 4356 294
4452 4451 4449
4454 4357 930
4456 4454 362
4458 4356 296
4460 4459 4457
4462 4357 932
4464 4462 362
4466 4356 298
4468 4467 4465
4470 4357 934
4472 4470 362
4474 4356 300
4476 4475 4473
4478 4357 936
4480 4478 362
4482 4356 302
4484 4483 4481
4486 4357 938
4488 4486 362
4490 4356 304
4492 4491 4489
4494 4357 940
4496 4494 362
4498 4356 306
4500 4499 4497
4502 4357 942
4504 4502 362
4506 4356 308
4508 4507 4505
4510 4357 944
4512 4510 362
4514 4356 310
4516 4515 4513
4518 4357 946
4520 4518 362
4522 4356 312
4524 4523 4521
4526 4357 948
4528 4526 362
4530 4356 314
4532 4531 4529
4534 4357 950
4536 4534 362
4538 4356 316
4540 4539 4537
4542 4357 952
4544 4542 362
4546 4356 318
4548 4547 4545
4550 4357 954
4552 4550 362
4554 4356 320
4556 4555 4553
4558 4357 956
4560 4558 362
4562 4356 322
4564 4563 4561
4566 4357 958
4568 4566 362
4570 4356 324
4572 4571 4569
4574 4357 960
4576 4574 362
4578 4356 326
4580 4579 4577
4582 4357 962
4584 4582 362
4586 4356 328
4588 4587 4585
4590 4357 964
4592 4590 362
4594 4356 330
4596 4595 4593
4598 4357 966
4600 4598 362
4602 4356 332
4604 4603 4601
4606 4357 968
4608 4606 362
4610 4356 334
4612 4611 4609
4614 4357 970
4616 4614 362
4618 4356 336
4620 4619 4617
4622 4357 972
4624 4622 362
4626 4356 338
4628 4627 4625
4630 4357 974
4632 4630 362
4634 4356 340
4636 4635 4633
4638 4357 976
4640 4638 362
4642 4356 342
4644 4643 4641
4646 978 362
4648 359 356
4650 4648 361
4652 350 346
4654 4652 353
4656 4654 4650
4658 358 357
4660 4658 360
4662 351 347
4664 4662 352
4666 4664 4660
4668 4667 4657
4670 4669 349
4672 4670 355
4674 4672 1256
4676 4675 4647
4678 352 348
4680 4678 4652
4682 4680 355
4684 4682 356
4686 4684 358
4688 4686 3224
4690 4689 4677
4692 980 362
4694 4692 4675
4696 4695 4689
4698 3424 348
4700 1132 11
4702 4700 13
4704 4702 15
4706 4704 17
4708 4706 1026
4710 4348 3418
4712 4710 4355
4714 4713 4709
4716 4715 19
4718 982 362
4720 1066 1058
4722 4721 4718
4724 4723 4717
4726 4725 4699
4728 984 362
4730 1104 1091
4732 4730 1088
4734 3548 3543
4736 4734 3555
4738 4736 3561
4740 4738 3567
4742 4740 3573
4744 4742 3579
4746 4744 3585
4748 4746 4732
4750 3548 3542
4752 4750 3555
4754 4752 3561
4756 4754 3567
4758 4756 3573
4760 4758 3579
4762 4760 3585
4764 4762 4732
4766 1095 1092
4768 4766 1091
4770 4768 1088
4772 4770 90
4774 4773 1103
4776 4774 4765
4778 4776 1092
4780 2143 2133
4782 4780 2123
4784 4782 2112
4786 4784 2103
4788 4786 4764
4790 4789 4779
4792 4790 4749
4794 4744 3584
4796 4794 4732
4798 2775 1094
4800 4798 4776
4802 4801 4789
4804 4802 4797
4806 4787 4764
4808 1111 1090
4810 4809 4807
4812 992 362
4814 994 362
4816 4815 1079
4818 4817 1058
4820 4814 2775
4822 4821 4773
4824 4823 1059
4826 4825 4819
4828 1348 346
4830 1350 1349
4832 4831 4829
4834 1348 348
4836 1360 1349
4838 4837 4835
4840 1348 350
4842 1370 1349
4844 4843 4841
4846 1348 352
4848 1380 1349
4850 4849 4847
4852 1348 354
4854 1390 1349
4856 4855 4853
4858 1348 356
4860 1400 1349
4862 4861 4859
4864 1348 358
4866 1410 1349
4868 4867 4865
4870 1348 360
4872 1420 1349
4874 4873 4871
i0 controllable_featNWCClass_conc
i1 controllable_bank_abs<0>
i2 controllable_bank_abs<1>
i3 controllable_bank_abs<2>
i4 controllable_bank_abs<3>
i5 controllable_bank_abs<4>
i6 controllable_bank_abs<5>
i7 controllable_bank_abs<6>
i8 controllable_bank_abs<7>
i9 controllable_cmdErr_conc
i10 i_reqLBA3_abs<0>
i11 i_reqLBA3_abs<1>
i12 i_reqLBA3_abs<2>
i13 i_reqLBA3_abs<3>
i14 i_reqLBA3_abs<4>
i15 i_reqLBA3_abs<5>
i16 i_reqLBA3_abs<6>
i17 i_reqLBA3_abs<7>
i18 i_reqLBA2_abs<0>
i19 i_reqLBA2_abs<1>
i20 i_reqLBA2_abs<2>
i21 i_reqLBA2_abs<3>
i22 i_reqLBA2_abs<4>
i23 i_reqLBA2_abs<5>
i24 i_reqLBA2_abs<6>
i25 i_reqLBA2_abs<7>
i26 controllable_busMasterClass_conc
i27 i_transSuccess_conc
i28 controllable_addr_abs<0>
i29 controllable_addr_abs<1>
i30 controllable_addr_abs<2>
i31 controllable_addr_abs<3>
i32 controllable_addr_abs<4>
i33 controllable_addr_abs<5>
i34 controllable_addr_abs<6>
i35 controllable_addr_abs<7>
i36 i_reqLBA4_abs<0>
i37 i_reqLBA4_abs<1>
i38 i_reqLBA4_abs<2>
i39 i_reqLBA4_abs<3>
i40 i_reqLBA4_abs<4>
i41 i_reqLBA4_abs<5>
i42 i_reqLBA4_abs<6>
i43 i_reqLBA4_abs<7>
i44 controllable_featWCClass_conc
i45 i_reqLBA1_abs<0>
i46 i_reqLBA1_abs<1>
i47 i_reqLBA1_abs<2>
i48 i_reqLBA1_abs<3>
i49 i_reqLBA1_abs<4>
i50 i_reqLBA1_abs<5>
i51 i_reqLBA1_abs<6>
i52 i_reqLBA1_abs<7>
i53 i_reqSect1_abs<0>
i54 i_reqSect1_abs<1>
i55 i_reqSect1_abs<2>
i56 i_reqSect1_abs<3>
i57 i_reqSect1_abs<4>
i58 i_reqSect1_abs<5>
i59 i_reqSect1_abs<6>
i60 i_reqSect1_abs<7>
i61 i_reqBuf_abs<0>
i62 i_reqBuf_abs<1>
i63 i_reqBuf_abs<2>
i64 i_reqBuf_abs<3>
i65 i_reqBuf_abs<4>
i66 i_reqBuf_abs<5>
i67 i_reqBuf_abs<6>
i68 i_reqBuf_abs<7>
i69 i_reqBuf_abs<8>
i70 i_reqBuf_abs<9>
i71 i_reqBuf_abs<10>
i72 i_reqBuf_abs<11>
i73 i_reqBuf_abs<12>
i74 i_reqBuf_abs<13>
i75 i_reqBuf_abs<14>
i76 i_reqBuf_abs<15>
i77 i_reqBuf_abs<16>
i78 i_reqBuf_abs<17>
i79 i_reqBuf_abs<18>
i80 i_reqBuf_abs<19>
i81 i_reqBuf_abs<20>
i82 i_reqBuf_abs<21>
i83 i_reqBuf_abs<22>
i84 i_reqBuf_abs<23>
i85 i_reqBuf_abs<24>
i86 i_reqBuf_abs<25>
i87 i_reqBuf_abs<26>
i88 i_reqBuf_abs<27>
i89 i_reqBuf_abs<28>
i90 i_reqBuf_abs<29>
i91 i_reqBuf_abs<30>
i92 i_reqBuf_abs<31>
i93 controllable_tag_conc<0>
i94 controllable_tag_conc<1>
i95 controllable_tag_conc<2>
i96 controllable_tag_conc<3>
i97 i_reqLBA5_abs<0>
i98 i_reqLBA5_abs<1>
i99 i_reqLBA5_abs<2>
i100 i_reqLBA5_abs<3>
i101 i_reqLBA5_abs<4>
i102 i_reqLBA5_abs<5>
i103 i_reqLBA5_abs<6>
i104 i_reqLBA5_abs<7>
i105 i_reqLBA0_abs<0>
i106 i_reqLBA0_abs<1>
i107 i_reqLBA0_abs<2>
i108 i_reqLBA0_abs<3>
i109 i_reqLBA0_abs<4>
i110 i_reqLBA0_abs<5>
i111 i_reqLBA0_abs<6>
i112 i_reqLBA0_abs<7>
i113 i_reqSect0_abs<0>
i114 i_reqSect0_abs<1>
i115 i_reqSect0_abs<2>
i116 i_reqSect0_abs<3>
i117 i_reqSect0_abs<4>
i118 i_reqSect0_abs<5>
i119 i_reqSect0_abs<6>
i120 i_reqSect0_abs<7>
i121 i_osReqType_conc
i122 controllable_fillPrdNSect_abs<0>
i123 controllable_fillPrdNSect_abs<1>
i124 controllable_fillPrdNSect_abs<2>
i125 controllable_fillPrdNSect_abs<3>
i126 controllable_fillPrdNSect_abs<4>
i127 controllable_fillPrdNSect_abs<5>
i128 controllable_fillPrdNSect_abs<6>
i129 controllable_fillPrdNSect_abs<7>
i130 controllable_fillPrdNSect_abs<8>
i131 controllable_fillPrdNSect_abs<9>
i132 controllable_fillPrdNSect_abs<10>
i133 controllable_fillPrdNSect_abs<11>
i134 controllable_fillPrdNSect_abs<12>
i135 controllable_fillPrdNSect_abs<13>
i136 controllable_fillPrdNSect_abs<14>
i137 controllable_fillPrdNSect_abs<15>
i138 controllable_featXFRClass_conc
i139 controllable_fillPrdAddr_abs<0>
i140 controllable_fillPrdAddr_abs<1>
i141 controllable_fillPrdAddr_abs<2>
i142 controllable_fillPrdAddr_abs<3>
i143 controllable_fillPrdAddr_abs<4>
i144 controllable_fillPrdAddr_abs<5>
i145 controllable_fillPrdAddr_abs<6>
i146 controllable_fillPrdAddr_abs<7>
i147 controllable_fillPrdAddr_abs<8>
i148 controllable_fillPrdAddr_abs<9>
i149 controllable_fillPrdAddr_abs<10>
i150 controllable_fillPrdAddr_abs<11>
i151 controllable_fillPrdAddr_abs<12>
i152 controllable_fillPrdAddr_abs<13>
i153 controllable_fillPrdAddr_abs<14>
i154 controllable_fillPrdAddr_abs<15>
i155 controllable_fillPrdAddr_abs<16>
i156 controllable_fillPrdAddr_abs<17>
i157 controllable_fillPrdAddr_abs<18>
i158 controllable_fillPrdAddr_abs<19>
i159 controllable_fillPrdAddr_abs<20>
i160 controllable_fillPrdAddr_abs<21>
i161 controllable_fillPrdAddr_abs<22>
i162 controllable_fillPrdAddr_abs<23>
i163 controllable_fillPrdAddr_abs<24>
i164 controllable_fillPrdAddr_abs<25>
i165 controllable_fillPrdAddr_abs<26>
i166 controllable_fillPrdAddr_abs<27>
i167 controllable_fillPrdAddr_abs<28>
i168 controllable_fillPrdAddr_abs<29>
i169 controllable_fillPrdAddr_abs<30>
i170 controllable_fillPrdAddr_abs<31>
i171 controllable_dmaStartClass_conc
i172 controllable_write8_val_abs<0>
i173 controllable_write8_val_abs<1>
i174 controllable_write8_val_abs<2>
i175 controllable_write8_val_abs<3>
i176 controllable_write8_val_abs<4>
i177 controllable_write8_val_abs<5>
i178 controllable_write8_val_abs<6>
i179 controllable_write8_val_abs<7>
l0 n363
l1 state_regStatus_ERR_conc_out
l2 state_pioDMA_conc_out
l3 state_regBMStatus_resv_conc<0>_out
l4 state_regBMStatus_resv_conc<1>_out
l5 state_regStatus_obs_conc<0>_out
l6 state_regStatus_obs_conc<1>_out
l7 state_regBMStatus_ACTV_conc_out
l8 state_regLBAMid1_abs<0>_out
l9 state_regLBAMid1_abs<1>_out
l10 state_regLBAMid1_abs<2>_out
l11 state_regLBAMid1_abs<3>_out
l12 state_regLBAMid1_abs<4>_out
l13 state_regLBAMid1_abs<5>_out
l14 state_regLBAMid1_abs<6>_out
l15 state_regLBAMid1_abs<7>_out
l16 state_stInternal_conc<0>_out
l17 state_stInternal_conc<1>_out
l18 state_regLBAMid0_abs<0>_out
l19 state_regLBAMid0_abs<1>_out
l20 state_regLBAMid0_abs<2>_out
l21 state_regLBAMid0_abs<3>_out
l22 state_regLBAMid0_abs<4>_out
l23 state_regLBAMid0_abs<5>_out
l24 state_regLBAMid0_abs<6>_out
l25 state_regLBAMid0_abs<7>_out
l26 state_regLBAHigh1_abs<0>_out
l27 state_regLBAHigh1_abs<1>_out
l28 state_regLBAHigh1_abs<2>_out
l29 state_regLBAHigh1_abs<3>_out
l30 state_regLBAHigh1_abs<4>_out
l31 state_regLBAHigh1_abs<5>_out
l32 state_regLBAHigh1_abs<6>_out
l33 state_regLBAHigh1_abs<7>_out
l34 state_regError_abs<0>_out
l35 state_regError_abs<1>_out
l36 state_regError_abs<2>_out
l37 state_regError_abs<3>_out
l38 state_regError_abs<4>_out
l39 state_regError_abs<5>_out
l40 state_regError_abs<6>_out
l41 state_regError_abs<7>_out
l42 state_regBMCommand_Start_abs_out
l43 state_os_lba0_abs<0>_out
l44 state_os_lba0_abs<1>_out
l45 state_os_lba0_abs<2>_out
l46 state_os_lba0_abs<3>_out
l47 state_os_lba0_abs<4>_out
l48 state_os_lba0_abs<5>_out
l49 state_os_lba0_abs<6>_out
l50 state_os_lba0_abs<7>_out
l51 state_os_lba1_abs<0>_out
l52 state_os_lba1_abs<1>_out
l53 state_os_lba1_abs<2>_out
l54 state_os_lba1_abs<3>_out
l55 state_os_lba1_abs<4>_out
l56 state_os_lba1_abs<5>_out
l57 state_os_lba1_abs<6>_out
l58 state_os_lba1_abs<7>_out
l59 state_osState_conc<0>_out
l60 state_osState_conc<1>_out
l61 state_osState_conc<2>_out
l62 state_osState_conc<3>_out
l63 state_regDev_LBExt_abs<0>_out
l64 state_regDev_LBExt_abs<1>_out
l65 state_regDev_LBExt_abs<2>_out
l66 state_regDev_LBExt_abs<3>_out
l67 state_regDev_LBExt_abs<4>_out
l68 state_os_sect1_abs<0>_out
l69 state_os_sect1_abs<1>_out
l70 state_os_sect1_abs<2>_out
l71 state_os_sect1_abs<3>_out
l72 state_os_sect1_abs<4>_out
l73 state_os_sect1_abs<5>_out
l74 state_os_sect1_abs<6>_out
l75 state_os_sect1_abs<7>_out
l76 state_readPrd_conc_out
l77 state_regStatus_DRDY_conc_out
l78 state_srstTimerSignalled_conc_out
l79 state_os_lba2_abs<0>_out
l80 state_os_lba2_abs<1>_out
l81 state_os_lba2_abs<2>_out
l82 state_os_lba2_abs<3>_out
l83 state_os_lba2_abs<4>_out
l84 state_os_lba2_abs<5>_out
l85 state_os_lba2_abs<6>_out
l86 state_os_lba2_abs<7>_out
l87 state_os_buf_abs<0>_out
l88 state_os_buf_abs<1>_out
l89 state_os_buf_abs<2>_out
l90 state_os_buf_abs<3>_out
l91 state_os_buf_abs<4>_out
l92 state_os_buf_abs<5>_out
l93 state_os_buf_abs<6>_out
l94 state_os_buf_abs<7>_out
l95 state_os_buf_abs<8>_out
l96 state_os_buf_abs<9>_out
l97 state_os_buf_abs<10>_out
l98 state_os_buf_abs<11>_out
l99 state_os_buf_abs<12>_out
l100 state_os_buf_abs<13>_out
l101 state_os_buf_abs<14>_out
l102 state_os_buf_abs<15>_out
l103 state_os_buf_abs<16>_out
l104 state_os_buf_abs<17>_out
l105 state_os_buf_abs<18>_out
l106 state_os_buf_abs<19>_out
l107 state_os_buf_abs<20>_out
l108 state_os_buf_abs<21>_out
l109 state_os_buf_abs<22>_out
l110 state_os_buf_abs<23>_out
l111 state_os_buf_abs<24>_out
l112 state_os_buf_abs<25>_out
l113 state_os_buf_abs<26>_out
l114 state_os_buf_abs<27>_out
l115 state_os_buf_abs<28>_out
l116 state_os_buf_abs<29>_out
l117 state_os_buf_abs<30>_out
l118 state_os_buf_abs<31>_out
l119 state_regCommand_abs<0>_out
l120 state_regCommand_abs<1>_out
l121 state_regCommand_abs<2>_out
l122 state_regCommand_abs<3>_out
l123 state_regCommand_abs<4>_out
l124 state_regCommand_abs<5>_out
l125 state_regCommand_abs<6>_out
l126 state_regCommand_abs<7>_out
l127 state_os_sect0_abs<0>_out
l128 state_os_sect0_abs<1>_out
l129 state_os_sect0_abs<2>_out
l130 state_os_sect0_abs<3>_out
l131 state_os_sect0_abs<4>_out
l132 state_os_sect0_abs<5>_out
l133 state_os_sect0_abs<6>_out
l134 state_os_sect0_abs<7>_out
l135 state_regFeature1_abs<0>_out
l136 state_regFeature1_abs<1>_out
l137 state_regFeature1_abs<2>_out
l138 state_regFeature1_abs<3>_out
l139 state_regFeature1_abs<4>_out
l140 state_regFeature1_abs<5>_out
l141 state_regFeature1_abs<6>_out
l142 state_regFeature1_abs<7>_out
l143 state_regSectors1_abs<0>_out
l144 state_regSectors1_abs<1>_out
l145 state_regSectors1_abs<2>_out
l146 state_regSectors1_abs<3>_out
l147 state_regSectors1_abs<4>_out
l148 state_regSectors1_abs<5>_out
l149 state_regSectors1_abs<6>_out
l150 state_regSectors1_abs<7>_out
l151 state_regBMStatus_IRQ_conc_out
l152 state_regControl_HOB_conc_out
l153 state_os_lba3_abs<0>_out
l154 state_os_lba3_abs<1>_out
l155 state_os_lba3_abs<2>_out
l156 state_os_lba3_abs<3>_out
l157 state_os_lba3_abs<4>_out
l158 state_os_lba3_abs<5>_out
l159 state_os_lba3_abs<6>_out
l160 state_os_lba3_abs<7>_out
l161 state_regBMStatus_DRV1CAP_conc_out
l162 fair_cnt<0>_out
l163 fair_cnt<1>_out
l164 state_regDev_LBA_abs_out
l165 state_regBMStatus_SMPLX_conc_out
l166 state_os_lba4_abs<0>_out
l167 state_os_lba4_abs<1>_out
l168 state_os_lba4_abs<2>_out
l169 state_os_lba4_abs<3>_out
l170 state_os_lba4_abs<4>_out
l171 state_os_lba4_abs<5>_out
l172 state_os_lba4_abs<6>_out
l173 state_os_lba4_abs<7>_out
l174 state_regFeature0_abs<0>_out
l175 state_regFeature0_abs<1>_out
l176 state_regFeature0_abs<2>_out
l177 state_regFeature0_abs<3>_out
l178 state_regFeature0_abs<4>_out
l179 state_regFeature0_abs<5>_out
l180 state_regFeature0_abs<6>_out
l181 state_regFeature0_abs<7>_out
l182 state_regStatus_DRQ_conc_out
l183 state_regSectors0_abs<0>_out
l184 state_regSectors0_abs<1>_out
l185 state_regSectors0_abs<2>_out
l186 state_regSectors0_abs<3>_out
l187 state_regSectors0_abs<4>_out
l188 state_regSectors0_abs<5>_out
l189 state_regSectors0_abs<6>_out
l190 state_regSectors0_abs<7>_out
l191 state_irqAsserted_conc_out
l192 state_stDMACmd_conc<0>_out
l193 state_stDMACmd_conc<1>_out
l194 state_os_lba5_abs<0>_out
l195 state_os_lba5_abs<1>_out
l196 state_os_lba5_abs<2>_out
l197 state_os_lba5_abs<3>_out
l198 state_os_lba5_abs<4>_out
l199 state_os_lba5_abs<5>_out
l200 state_os_lba5_abs<6>_out
l201 state_os_lba5_abs<7>_out
l202 state_regLBALow1_abs<0>_out
l203 state_regLBALow1_abs<1>_out
l204 state_regLBALow1_abs<2>_out
l205 state_regLBALow1_abs<3>_out
l206 state_regLBALow1_abs<4>_out
l207 state_regLBALow1_abs<5>_out
l208 state_regLBALow1_abs<6>_out
l209 state_regLBALow1_abs<7>_out
l210 state_regControl_SRST_conc_out
l211 state_regBMCommand_RW_abs_out
l212 state_bufAddr_abs<0>_out
l213 state_bufAddr_abs<1>_out
l214 state_bufAddr_abs<2>_out
l215 state_bufAddr_abs<3>_out
l216 state_bufAddr_abs<4>_out
l217 state_bufAddr_abs<5>_out
l218 state_bufAddr_abs<6>_out
l219 state_bufAddr_abs<7>_out
l220 state_bufAddr_abs<8>_out
l221 state_bufAddr_abs<9>_out
l222 state_bufAddr_abs<10>_out
l223 state_bufAddr_abs<11>_out
l224 state_bufAddr_abs<12>_out
l225 state_bufAddr_abs<13>_out
l226 state_bufAddr_abs<14>_out
l227 state_bufAddr_abs<15>_out
l228 state_bufAddr_abs<16>_out
l229 state_bufAddr_abs<17>_out
l230 state_bufAddr_abs<18>_out
l231 state_bufAddr_abs<19>_out
l232 state_bufAddr_abs<20>_out
l233 state_bufAddr_abs<21>_out
l234 state_bufAddr_abs<22>_out
l235 state_bufAddr_abs<23>_out
l236 state_bufAddr_abs<24>_out
l237 state_bufAddr_abs<25>_out
l238 state_bufAddr_abs<26>_out
l239 state_bufAddr_abs<27>_out
l240 state_bufAddr_abs<28>_out
l241 state_bufAddr_abs<29>_out
l242 state_bufAddr_abs<30>_out
l243 state_bufAddr_abs<31>_out
l244 state_regBMStatus_DRV0CAP_conc_out
l245 state_bufSectors_abs<0>_out
l246 state_bufSectors_abs<1>_out
l247 state_bufSectors_abs<2>_out
l248 state_bufSectors_abs<3>_out
l249 state_bufSectors_abs<4>_out
l250 state_bufSectors_abs<5>_out
l251 state_bufSectors_abs<6>_out
l252 state_bufSectors_abs<7>_out
l253 state_bufSectors_abs<8>_out
l254 state_bufSectors_abs<9>_out
l255 state_bufSectors_abs<10>_out
l256 state_bufSectors_abs<11>_out
l257 state_bufSectors_abs<12>_out
l258 state_bufSectors_abs<13>_out
l259 state_bufSectors_abs<14>_out
l260 state_bufSectors_abs<15>_out
l261 state_regLBALow0_abs<0>_out
l262 state_regLBALow0_abs<1>_out
l263 state_regLBALow0_abs<2>_out
l264 state_regLBALow0_abs<3>_out
l265 state_regLBALow0_abs<4>_out
l266 state_regLBALow0_abs<5>_out
l267 state_regLBALow0_abs<6>_out
l268 state_regLBALow0_abs<7>_out
l269 state_regControl_NIEn_conc_out
l270 state_regStatus_BSY_conc<0>_out
l271 state_regStatus_BSY_conc<1>_out
l272 state_prdValid_conc_out
l273 state_transferMode_abs<0>_out
l274 state_transferMode_abs<1>_out
l275 state_transferMode_abs<2>_out
l276 state_regBMPRD_abs<0>_out
l277 state_regBMPRD_abs<1>_out
l278 state_regBMPRD_abs<2>_out
l279 state_regBMPRD_abs<3>_out
l280 state_regBMPRD_abs<4>_out
l281 state_regBMPRD_abs<5>_out
l282 state_regBMPRD_abs<6>_out
l283 state_regBMPRD_abs<7>_out
l284 state_regBMPRD_abs<8>_out
l285 state_regBMPRD_abs<9>_out
l286 state_regBMPRD_abs<10>_out
l287 state_regBMPRD_abs<11>_out
l288 state_regBMPRD_abs<12>_out
l289 state_regBMPRD_abs<13>_out
l290 state_regBMPRD_abs<14>_out
l291 state_regBMPRD_abs<15>_out
l292 state_regBMPRD_abs<16>_out
l293 state_regBMPRD_abs<17>_out
l294 state_regBMPRD_abs<18>_out
l295 state_regBMPRD_abs<19>_out
l296 state_regBMPRD_abs<20>_out
l297 state_regBMPRD_abs<21>_out
l298 state_regBMPRD_abs<22>_out
l299 state_regBMPRD_abs<23>_out
l300 state_regBMPRD_abs<24>_out
l301 state_regBMPRD_abs<25>_out
l302 state_regBMPRD_abs<26>_out
l303 state_regBMPRD_abs<27>_out
l304 state_regBMPRD_abs<28>_out
l305 state_regBMPRD_abs<29>_out
l306 state_regBMPRD_abs<30>_out
l307 state_regBMPRD_abs<31>_out
l308 state_stCommand_conc<0>_out
l309 state_stCommand_conc<1>_out
l310 state_regBMStatus_ERR_conc_out
l311 state_regStatus_DF_conc_out
l312 state_setFeatState_conc<0>_out
l313 state_setFeatState_conc<1>_out
l314 state_setFeatState_conc<2>_out
l315 state_regStatus_bit4_conc_out
l316 state_wce_conc_out
l317 state_regLBAHigh0_abs<0>_out
l318 state_regLBAHigh0_abs<1>_out
l319 state_regLBAHigh0_abs<2>_out
l320 state_regLBAHigh0_abs<3>_out
l321 state_regLBAHigh0_abs<4>_out
l322 state_regLBAHigh0_abs<5>_out
l323 state_regLBAHigh0_abs<6>_out
l324 state_regLBAHigh0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:22 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_a2.v   ---gives--> driver_a2.mv
> abc -c "read_blif_mv driver_a2.mv; strash; refactor; rewrite; dfraig; rewrite; dfraig; write_aiger -s driver_a2y.aig"   ---gives--> driver_a2y.aig
> aigtoaig driver_a2y.aig driver_a2y.aag   ---gives--> driver_a2y.aag (this file)
Content of driver_a2.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_cmdErr_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_cmdErr_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [2:0] state_transferMode_abs;
reg state_pioDMA_conc ;
reg state_wce_conc ;
reg state_irqAsserted_conc ;
reg [1:0] state_stInternal_conc ;
reg [1:0] state_stDMACmd_conc ;
reg [1:0] state_stCommand_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regFeature1_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg [4:0] state_regDev_LBExt_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regError_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regControl_NIEn_conc ;
reg state_regControl_SRST_conc ;
reg state_regControl_HOB_conc ;
reg state_regStatus_ERR_conc ;
reg [1:0] state_regStatus_obs_conc ;
reg state_regStatus_DRQ_conc ;
reg state_regStatus_bit4_conc ;
reg state_regStatus_DF_conc ;
reg state_regStatus_DRDY_conc ;
reg [1:0] state_regStatus_BSY_conc ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg state_regBMStatus_ACTV_conc ;
reg state_regBMStatus_ERR_conc ;
reg state_regBMStatus_IRQ_conc ;
reg [1:0] state_regBMStatus_resv_conc ;
reg state_regBMStatus_DRV0CAP_conc ;
reg state_regBMStatus_DRV1CAP_conc ;
reg state_regBMStatus_SMPLX_conc ;
reg [31:0] state_regBMPRD_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;
reg state_readPrd_conc ;
reg state_prdValid_conc ;
reg state_srstTimerSignalled_conc ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [1:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [2:0] next_state_transferMode_abs;
wire next_state_pioDMA_conc ;
wire next_state_wce_conc ;
wire next_state_irqAsserted_conc ;
wire [1:0] next_state_stInternal_conc ;
wire [1:0] next_state_stDMACmd_conc ;
wire [1:0] next_state_stCommand_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regFeature1_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire [4:0] next_state_regDev_LBExt_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regError_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regControl_NIEn_conc ;
wire next_state_regControl_SRST_conc ;
wire next_state_regControl_HOB_conc ;
wire next_state_regStatus_ERR_conc ;
wire [1:0] next_state_regStatus_obs_conc ;
wire next_state_regStatus_DRQ_conc ;
wire next_state_regStatus_bit4_conc ;
wire next_state_regStatus_DF_conc ;
wire next_state_regStatus_DRDY_conc ;
wire [1:0] next_state_regStatus_BSY_conc ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire next_state_regBMStatus_ACTV_conc ;
wire next_state_regBMStatus_ERR_conc ;
wire next_state_regBMStatus_IRQ_conc ;
wire [1:0] next_state_regBMStatus_resv_conc ;
wire next_state_regBMStatus_DRV0CAP_conc ;
wire next_state_regBMStatus_DRV1CAP_conc ;
wire next_state_regBMStatus_SMPLX_conc ;
wire [31:0] next_state_regBMPRD_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;
wire next_state_readPrd_conc ;
wire next_state_prdValid_conc ;
wire next_state_srstTimerSignalled_conc ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regFeature1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature1_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBExt_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[4:0] : state_regDev_LBExt_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_stCommand_conc    = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? ((controllable_write8_val_abs == `CMD_SET_FEATURE) ? `set_features_cmd : ((controllable_write8_val_abs == `CMD_READ_DMA_EXT || controllable_write8_val_abs == `CMD_WRITE_DMA_EXT) ? `dma_cmd : state_stCommand_conc)) : state_stCommand_conc;
assign next_state_regControl_NIEn_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ? controllable_write8_val_abs[1:1] : state_regControl_NIEn_conc;
assign next_state_regControl_HOB_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ? controllable_write8_val_abs[7:7] : ((controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && (controllable_addr_abs==`REG_FEATURE0 || controllable_addr_abs==`REG_SECTORS || controllable_addr_abs==`REG_LBA_LOW || controllable_addr_abs==`REG_LBA_MID || controllable_addr_abs==`REG_LBA_HIGH)) ? 0 : state_regControl_HOB_conc);
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;
assign next_state_regBMPRD_abs = (controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_PRD) ? ((state_stDMACmd_conc!=`wait_bm_ready) ? state_regBMPRD_abs : controllable_fillPrdAddr_abs) : state_regBMPRD_abs;
assign next_state_prdValid_conc = (controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_PRD) ? ((state_stDMACmd_conc!=`wait_bm_ready) ? state_prdValid_conc : 1) : state_prdValid_conc;
assign next_state_pioDMA_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1 || state_stInternal_conc == `reset_ready) ? 0 : state_pioDMA_conc) :
               state_pioDMA_conc
             ) :
             (
              (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? 1 :
               ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? 0 : state_pioDMA_conc)
             );
assign next_state_wce_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1 || state_stInternal_conc == `reset_ready) ? 1 : state_wce_conc) :
               state_wce_conc
             ) :
             (
              (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC  && controllable_featWCClass_conc==1) ? 1 :
               ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC && controllable_featNWCClass_conc==1) ? 0 : state_wce_conc)
             );

assign next_state_stInternal_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1) ? `reset_ready : ((state_stInternal_conc == `reset_ready) ? `idle : state_stInternal_conc)) :
               state_stInternal_conc
             ) :
             (
              (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD) ? `command : state_stInternal_conc
             );

assign next_state_irqAsserted_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT && state_regControl_NIEn_conc==0 && state_regBMStatus_IRQ_conc!=0) ? 1 : ((state_regControl_NIEn_conc==0) ? 0 : state_irqAsserted_conc);

assign next_state_regBMStatus_ERR_conc = (controllable_tag_conc==`write8  && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS && controllable_write8_val_abs[1:1]==1) ? 0 :
                    ((controllable_tag_conc==`write8  && controllable_bank_abs==`REG_BM_COMMAND && (state_stDMACmd_conc != `wait_bm_ready || state_stDMACmd_conc != `dma_read)) ? 1 :
                    ((controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && state_stDMACmd_conc != `wait_bm_ready) ? 1 :
                    ((controllable_tag_conc==`write8  && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT && state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ? 0 : state_regBMStatus_ERR_conc)));

assign next_state_regBMStatus_IRQ_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS && controllable_write8_val_abs[2:2]==1) ? 0 : state_regBMStatus_IRQ_conc;
assign next_state_regBMStatus_DRV0CAP_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS) ? controllable_write8_val_abs[5:5] : state_regBMStatus_DRV0CAP_conc;
assign next_state_regBMStatus_DRV1CAP_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS) ? controllable_write8_val_abs[6:6] : state_regBMStatus_DRV1CAP_conc;



assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_transferMode_abs = (state_setFeatState_conc==`setFeatXFR0) ? state_regSectors0_abs[2:0] :
                 ((state_setFeatState_conc==`setFeatXFR1) ? 3 : state_transferMode_abs);

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

assign next_state_regControl_SRST_conc = 0;

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 2) || controllable_tag_conc >= 10;

initial
 begin
  state_transferMode_abs = 0;
  state_pioDMA_conc = 0;
  state_wce_conc = 0;
  state_irqAsserted_conc = 0;
  state_stInternal_conc = `idle;
  state_stDMACmd_conc = `wait_bm_ready;
  state_stCommand_conc = `command_start;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regFeature1_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBExt_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regError_abs = 0;
  state_regCommand_abs = 0;
  state_regControl_NIEn_conc = 0;
  state_regControl_SRST_conc = 0;
  state_regControl_HOB_conc = 0;
  state_regStatus_ERR_conc = 0;
  state_regStatus_obs_conc = 0;
  state_regStatus_DRQ_conc = 0;
  state_regStatus_bit4_conc = 0;
  state_regStatus_DF_conc = 0;
  state_regStatus_DRDY_conc = 0;
  state_regStatus_BSY_conc = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_regBMStatus_ACTV_conc = 0;
  state_regBMStatus_ERR_conc = 0;
  state_regBMStatus_IRQ_conc = 0;
  state_regBMStatus_resv_conc = 0;
  state_regBMStatus_DRV0CAP_conc = 0;
  state_regBMStatus_DRV1CAP_conc = 0;
  state_regBMStatus_SMPLX_conc = 0;
  state_regBMPRD_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_readPrd_conc = 0;
  state_prdValid_conc = 0;
  state_srstTimerSignalled_conc = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regFeature1_abs          = next_state_regFeature1_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBExt_abs         = next_state_regDev_LBExt_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_stCommand_conc           = next_state_stCommand_conc ;
  state_regControl_NIEn_conc     = next_state_regControl_NIEn_conc ;
  state_regControl_HOB_conc      = next_state_regControl_HOB_conc ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_regBMPRD_abs             = next_state_regBMPRD_abs ;
  state_prdValid_conc            = next_state_prdValid_conc ;
  state_pioDMA_conc              = next_state_pioDMA_conc ;
  state_wce_conc                 = next_state_wce_conc ;
  state_stInternal_conc          = next_state_stInternal_conc ;
  state_irqAsserted_conc         = next_state_irqAsserted_conc ;
  state_regBMStatus_ERR_conc     = next_state_regBMStatus_ERR_conc ;
  state_regBMStatus_IRQ_conc     = next_state_regBMStatus_IRQ_conc ;
  state_regBMStatus_DRV0CAP_conc = next_state_regBMStatus_DRV0CAP_conc ;
  state_regBMStatus_DRV1CAP_conc = next_state_regBMStatus_DRV1CAP_conc ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_transferMode_abs         = next_state_transferMode_abs ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_regControl_SRST_conc     = next_state_regControl_SRST_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
#!SYNTCOMP
STATUS : unrealizable
SOLVED_BY : 2/3 [2015-pre-classification]
SOLVED_IN : 0.562467 [2015-pre-classification]
#.
