/*
 * ASM2464PD Firmware - DMA Driver
 *
 * DMA engine control for USB4/Thunderbolt to NVMe bridge.
 * Handles DMA transfers between USB, NVMe, and internal buffers.
 *
 * ============================================================================
 * ARCHITECTURE OVERVIEW
 * ============================================================================
 * The ASM2464PD has a sophisticated DMA engine that handles data movement
 * between multiple endpoints:
 *
 *   USB Host <---> USB Buffer <---> DMA Engine <---> NVMe Buffer <---> NVMe SSD
 *                      |                |
 *                      v                v
 *                 XRAM Buffers    SCSI/Mass Storage
 *
 * The DMA engine supports multiple channels and can perform:
 * - USB to Buffer transfers (host writes)
 * - Buffer to USB transfers (host reads)
 * - Buffer to NVMe transfers (SSD writes)
 * - NVMe to Buffer transfers (SSD reads)
 *
 * ============================================================================
 * REGISTER MAP
 * ============================================================================
 * DMA Engine Core (0xC8B0-0xC8DF):
 * 0xC8B0: REG_DMA_MODE          - DMA mode configuration
 * 0xC8B2: REG_DMA_CHAN_AUX      - Channel auxiliary config (2 bytes)
 * 0xC8B4-0xC8B5: Transfer count
 * 0xC8B6: REG_DMA_CHAN_CTRL2    - Channel control 2
 *         Bit 0: Start/busy
 *         Bit 1: Direction
 *         Bit 2: Enable
 *         Bit 7: Active
 * 0xC8B7: REG_DMA_CHAN_STATUS2  - Channel status 2
 * 0xC8B8: REG_DMA_TRIGGER       - Trigger register (poll bit 0)
 * 0xC8D4: REG_DMA_CONFIG        - Global DMA configuration
 * 0xC8D6: REG_DMA_STATUS        - DMA status
 *         Bit 2: Done flag
 *         Bit 3: Error flag
 * 0xC8D8: REG_DMA_STATUS2       - DMA status 2
 *
 * SCSI/Mass Storage DMA (0xCE40-0xCE6F):
 * 0xCE40: REG_SCSI_DMA_PARAM0   - SCSI parameter 0
 * 0xCE41: REG_SCSI_DMA_PARAM1   - SCSI parameter 1
 * 0xCE42: REG_SCSI_DMA_PARAM2   - SCSI parameter 2
 * 0xCE43: REG_SCSI_DMA_PARAM3   - SCSI parameter 3
 * 0xCE5C: REG_SCSI_DMA_COMPL    - Completion status
 *         Bit 0: Mode 0 complete
 *         Bit 1: Mode 0x10 complete
 * 0xCE66: REG_SCSI_DMA_TAG_COUNT - Tag count (5-bit, 0-31)
 * 0xCE67: REG_SCSI_DMA_QUEUE_STAT - Queue status (4-bit, 0-15)
 *
 * ============================================================================
 * WORK AREA GLOBALS (0x0200-0x07FF)
 * ============================================================================
 * 0x0203: G_DMA_MODE_SELECT     - Current DMA mode
 * 0x020D: G_DMA_PARAM1          - Transfer parameter 1
 * 0x020E: G_DMA_PARAM2          - Transfer parameter 2
 * 0x021A-0x021B: G_BUF_BASE     - Buffer base address (16-bit)
 * 0x0472-0x0473: G_DMA_LOAD_PARAM - Load parameters
 * 0x0564: G_EP_QUEUE_CTRL       - Endpoint queue control
 * 0x0565: G_EP_QUEUE_STATUS     - Endpoint queue status
 * 0x07E5: G_TRANSFER_ACTIVE     - Transfer active flag
 * 0x0AA3-0x0AA4: G_STATE_COUNTER - 16-bit state counter
 *
 * ============================================================================
 * TRANSFER SEQUENCE
 * ============================================================================
 * 1. Set transfer parameters in work area (G_DMA_MODE_SELECT, etc)
 * 2. Configure channel via dma_config_channel()
 * 3. Set buffer pointers and length
 * 4. Trigger transfer via REG_DMA_TRIGGER (write 0x01)
 * 5. Poll REG_DMA_TRIGGER bit 0 until clear
 * 6. Check REG_DMA_STATUS for errors
 * 7. Clear status via dma_clear_status()
 *
 * ============================================================================
 * IMPLEMENTATION STATUS
 * ============================================================================
 * Core functions:
 * [x] dma_clear_status (0x16f3)       - Clear DMA status flags
 * [x] dma_set_scsi_param3 (0x1709)    - Set SCSI param 3 to 0xFF
 * [x] dma_set_scsi_param1 (0x1713)    - Set SCSI param 1 to 0xFF
 * [x] dma_reg_wait_bit (0x16ff)       - Wait for register bit
 * [x] dma_load_transfer_params (0x171d) - Load transfer params
 * [x] dma_config_channel (0x4a57)     - Configure DMA channel
 * [x] dma_setup_transfer (0x523c)     - Setup transfer parameters
 * [x] dma_check_scsi_status (0x5260)  - Check SCSI completion
 * [x] dma_clear_state_counters (0x1795) - Clear state counters
 * [x] dma_init_ep_queue (0x17a9)      - Initialize endpoint queue
 * [x] scsi_get_tag_count_status (0x17b5) - Get tag count
 * [x] dma_check_state_counter (0x172c) - Check state counter threshold
 * [x] scsi_get_queue_status (0x17c1)  - Get queue status
 * [x] dma_shift_and_check (0x17cd)    - Shift and compare
 * [x] dma_start_transfer (0x4a94)     - Start DMA transfer with polling
 * [x] dma_set_error_flag (0x1787)     - Set error flag at 0x06E6
 * [x] dma_get_config_offset_05a8 (0x1743) - Get config offset in 0x05XX
 * [x] dma_calc_offset_0059 (0x1752)   - Calculate address + 0x59
 * [x] dma_init_channel_b8 (0x175d)    - Initialize channel with 0xB8
 * [x] dma_calc_addr_0478 (0x176b)     - Calculate index*4 + 0x0478
 * [x] dma_calc_addr_0479 (0x1779)     - Calculate index*4 + 0x0479
 * [x] dma_shift_rrc2_mask (0x17f3)    - Shift and mask utility
 * [x] dma_calc_addr_00c2 (0x179d)     - Calculate IDATA offset + 0xC2
 * [x] dma_store_to_0a7d (0x180d)      - Store to work area 0x0A7D
 * [x] dma_clear_dword_at (0x173b)     - Clear 32-bit value
 */

#include "types.h"
#include "sfr.h"
#include "registers.h"
#include "globals.h"

/* Forward declarations */
void dma_set_scsi_param3(void);
void dma_set_scsi_param1(void);

/*
 * dma_clear_status - Clear DMA status flags
 * Address: 0x16f3-0x16fe (12 bytes)
 *
 * Clears bits 3 and 2 of DMA status register at 0xC8D6.
 * Bit 3 (0x08) and bit 2 (0x04) are error/done flags.
 *
 * Original disassembly:
 *   16f3: mov dptr, #0xc8d6
 *   16f6: movx a, @dptr
 *   16f7: anl a, #0xf7      ; clear bit 3
 *   16f9: movx @dptr, a
 *   16fa: movx a, @dptr
 *   16fb: anl a, #0xfb      ; clear bit 2
 *   16fd: movx @dptr, a
 *   16fe: ret
 */
void dma_clear_status(void)
{
    uint8_t val;

    val = REG_DMA_STATUS;
    val &= 0xF7;  /* Clear bit 3 */
    REG_DMA_STATUS = val;

    val = REG_DMA_STATUS;
    val &= 0xFB;  /* Clear bit 2 */
    REG_DMA_STATUS = val;
}

/*
 * dma_set_scsi_param3 - Set SCSI DMA parameter 3 to 0xFF
 * Address: 0x1709-0x1712 (10 bytes)
 *
 * Writes 0xFF to SCSI DMA parameter 3 register at 0xCE43,
 * then sets DPTR to 0xCE42 for subsequent operation.
 *
 * Original disassembly:
 *   1709: mov dptr, #0xce43
 *   170c: mov a, #0xff
 *   170e: movx @dptr, a
 *   170f: mov dptr, #0xce42
 *   1712: ret
 */
void dma_set_scsi_param3(void)
{
    REG_SCSI_DMA_PARAM3 = 0xFF;
    /* Note: Original also sets DPTR to 0xCE42 before return
     * for caller's use, but in C this is handled differently */
}

/*
 * dma_set_scsi_param1 - Set SCSI DMA parameter 1 to 0xFF
 * Address: 0x1713-0x171c (10 bytes)
 *
 * Writes 0xFF to SCSI DMA parameter 1 register at 0xCE41,
 * then sets DPTR to 0xCE40 for subsequent operation.
 *
 * Original disassembly:
 *   1713: mov dptr, #0xce41
 *   1716: mov a, #0xff
 *   1718: movx @dptr, a
 *   1719: mov dptr, #0xce40
 *   171c: ret
 */
void dma_set_scsi_param1(void)
{
    REG_SCSI_DMA_PARAM1 = 0xFF;
    /* Note: Original also sets DPTR to 0xCE40 before return */
}

/*
 * dma_reg_wait_bit - Wait for DMA register bit to be set
 * Address: 0x16ff-0x1708 (10 bytes)
 *
 * Reads value from DPTR, stores in R7, then calls reg_wait_bit_set
 * at 0x0ddd with address 0x045E and the read value.
 *
 * Original disassembly:
 *   16ff: movx a, @dptr     ; read value from caller's DPTR
 *   1700: mov r7, a         ; save to R7
 *   1701: mov dptr, #0x045e
 *   1704: lcall 0x0ddd      ; reg_wait_bit_set
 *   1707: mov a, r7
 *   1708: ret
 */
uint8_t dma_reg_wait_bit(__xdata uint8_t *ptr)
{
    uint8_t val;

    val = *ptr;
    /* Call reg_wait_bit_set(0x045E, val) */
    /* TODO: Implement reg_wait_bit_set */
    return val;
}

/*
 * dma_load_transfer_params - Load DMA transfer parameters from XDATA
 * Address: 0x171d-0x172b (15 bytes)
 *
 * Loads parameters from 0x0472-0x0473 and calls flash_func_0c0f.
 *
 * Original disassembly:
 *   171d: mov dptr, #0x0472
 *   1720: movx a, @dptr     ; read param from 0x0472
 *   1721: mov r6, a
 *   1722: inc dptr
 *   1723: movx a, @dptr     ; read param from 0x0473
 *   1724: mov r7, a
 *   1725: ljmp 0x0c0f       ; flash_func_0c0f(0, R3, R6, R7)
 */
void dma_load_transfer_params(void)
{
    uint8_t param1, param2;

    /* Read transfer parameters from work area */
    param1 = G_DMA_LOAD_PARAM1;
    param2 = G_DMA_LOAD_PARAM2;

    /* TODO: Call flash_func_0c0f(0, BANK0_R3, param1, param2) */
    (void)param1;
    (void)param2;
}

/*
 * dma_config_channel - Configure DMA channel with mode select
 * Address: 0x4a57-0x4a93 (61 bytes)
 *
 * Configures DMA channel based on R1 value:
 * - If R1 < 1: Use register 0xC8D8
 * - If R1 >= 1: Use register 0xC8D6
 * Then configures 0xC8B6 and 0xC8B7 registers.
 *
 * Original disassembly:
 *   4a57: mov r1, 0x07        ; R1 = R7
 *   4a59: mov a, r1
 *   4a5a: setb c              ; set carry
 *   4a5b: subb a, #0x01       ; compare with 1
 *   4a5d: jc 0x4a6a           ; if R1 < 1, jump
 *   ... (branches based on R1 value)
 *   4a78: mov dptr, #0xc8b7
 *   4a7b: clr a
 *   4a7c: movx @dptr, a       ; XDATA[0xC8B7] = 0
 *   4a7d: mov dptr, #0xc8b6
 *   4a80-4a93: Configure 0xC8B6 bits
 */
void dma_config_channel(uint8_t channel, uint8_t r4_param)
{
    uint8_t val;
    uint8_t mode;

    /* Suppress unused parameter warning */
    (void)r4_param;

    /* Calculate mode based on channel */
    if (channel >= 1) {
        mode = (channel - 2) * 2;  /* (channel - 2) << 1 */
        /* Configure DMA status register */
        val = REG_DMA_STATUS;
        val = (val & 0xFD) | mode;
        REG_DMA_STATUS = val;
    } else {
        mode = channel * 2;  /* channel << 1 */
        /* Configure DMA status 2 register */
        val = REG_DMA_STATUS2;
        val = (val & 0xFD) | mode;
        REG_DMA_STATUS2 = val;
    }

    /* Clear channel status 2 */
    REG_DMA_CHAN_STATUS2 = 0;

    /* Configure channel control 2: Set bit 2, clear bit 0, clear bit 1, set bit 7 */
    val = REG_DMA_CHAN_CTRL2;
    val = (val & 0xFB) | 0x04;  /* Set bit 2 */
    REG_DMA_CHAN_CTRL2 = val;

    val = REG_DMA_CHAN_CTRL2;
    val &= 0xFE;  /* Clear bit 0 */
    REG_DMA_CHAN_CTRL2 = val;

    val = REG_DMA_CHAN_CTRL2;
    val &= 0xFD;  /* Clear bit 1 */
    REG_DMA_CHAN_CTRL2 = val;

    val = REG_DMA_CHAN_CTRL2;
    val = (val & 0x7F) | 0x80;  /* Set bit 7 */
    REG_DMA_CHAN_CTRL2 = val;
}

/*
 * dma_setup_transfer - Setup DMA transfer parameters
 * Address: 0x523c-0x525f (36 bytes)
 *
 * Writes transfer parameters to DMA control registers and sets flag.
 *
 * Original disassembly:
 *   523c: mov dptr, #0x0203
 *   523f: mov a, r7
 *   5240: movx @dptr, a       ; XDATA[0x0203] = R7
 *   5241: mov dptr, #0x020d
 *   5244: mov a, r5
 *   5245: movx @dptr, a       ; XDATA[0x020D] = R5
 *   5246: inc dptr
 *   5247: mov a, r3
 *   5248: movx @dptr, a       ; XDATA[0x020E] = R3
 *   5249: mov dptr, #0x07e5
 *   524c: mov a, #0x01
 *   524e: movx @dptr, a       ; XDATA[0x07E5] = 1
 *   524f: mov dptr, #0x9000
 *   5252: movx a, @dptr
 *   5253: jb 0xe0.0, 0x525f   ; if bit 0 set, return
 *   5256: mov dptr, #0xd80c
 *   5259: mov a, #0x01
 *   525b: movx @dptr, a       ; XDATA[0xD80C] = 1
 *   525c: lcall 0x1bcb
 *   525f: ret
 */
void dma_setup_transfer(uint8_t r7_mode, uint8_t r5_param, uint8_t r3_param)
{
    uint8_t status;

    /* Write transfer parameters to work area */
    G_DMA_MODE_SELECT = r7_mode;
    G_DMA_PARAM1 = r5_param;
    G_DMA_PARAM2 = r3_param;

    /* Set transfer active flag in work area */
    G_TRANSFER_ACTIVE = 1;

    /* Check USB status register */
    status = REG_USB_STATUS;
    if (!(status & 0x01)) {
        /* Start transfer via buffer control */
        G_BUF_XFER_START = 1;
        /* lcall 0x1bcb - TODO: implement */
    }
}

/*
 * dma_check_scsi_status - Check SCSI DMA completion status
 * Address: 0x5260-0x5283 (36 bytes)
 *
 * Checks SCSI DMA status at 0xCE5C and calls appropriate handler.
 * Returns 1 if operation succeeded, 0 if failed.
 *
 * Original disassembly:
 *   5260: mov a, r7
 *   5261: jnz 0x526f          ; if R7 != 0, skip
 *   5263: mov dptr, #0xce5c
 *   5266: movx a, @dptr
 *   5267: jnb 0xe0.0, 0x526f  ; if bit 0 clear, skip
 *   526a: lcall 0x1709        ; dma_set_scsi_param3
 *   526d: sjmp 0x527d
 *   526f: mov a, r7
 *   5270: cjne a, #0x10, 0x5281  ; if R7 != 0x10, return 0
 *   5273: mov dptr, #0xce5c
 *   5276: movx a, @dptr
 *   5277: jnb 0xe0.1, 0x5281  ; if bit 1 clear, return 0
 *   527a: lcall 0x1713        ; dma_set_scsi_param1
 *   527d: movx @dptr, a       ; write to current DPTR
 *   527e: mov r7, #0x01       ; return 1
 *   5280: ret
 *   5281: mov r7, #0x00       ; return 0
 *   5283: ret
 */
uint8_t dma_check_scsi_status(uint8_t mode)
{
    uint8_t status;

    if (mode == 0) {
        /* Check bit 0 of SCSI completion status */
        status = REG_SCSI_DMA_COMPL;
        if (status & 0x01) {
            dma_set_scsi_param3();
            return 1;
        }
    } else if (mode == 0x10) {
        /* Check bit 1 of SCSI completion status */
        status = REG_SCSI_DMA_COMPL;
        if (status & 0x02) {
            dma_set_scsi_param1();
            return 1;
        }
    }

    return 0;
}

/*
 * dma_clear_state_counters - Clear state counter registers
 * Address: 0x1795-0x179c (8 bytes)
 *
 * Clears 16-bit state counter at 0x0AA3-0x0AA4 to zero.
 *
 * Original disassembly:
 *   1795: clr a
 *   1796: mov dptr, #0x0aa3
 *   1799: movx @dptr, a      ; XDATA[0x0AA3] = 0
 *   179a: inc dptr
 *   179b: movx @dptr, a      ; XDATA[0x0AA4] = 0
 *   179c: ret
 */
void dma_clear_state_counters(void)
{
    /* Clear 16-bit state counter in work area */
    G_STATE_COUNTER_HI = 0;
    G_STATE_COUNTER_LO = 0;
}

/*
 * dma_init_ep_queue - Initialize endpoint queue
 * Address: 0x17a9-0x17b4 (12 bytes)
 *
 * Sets endpoint queue control to 0x08 and status to 0.
 *
 * Original disassembly:
 *   17a9: clr a
 *   17aa: mov dptr, #0x0565
 *   17ad: movx @dptr, a      ; XDATA[0x0565] = 0
 *   17ae: mov dptr, #0x0564
 *   17b1: mov a, #0x08
 *   17b3: movx @dptr, a      ; XDATA[0x0564] = 0x08
 *   17b4: ret
 */
void dma_init_ep_queue(void)
{
    /* Initialize endpoint queue in work area */
    G_EP_QUEUE_STATUS = 0;
    G_EP_QUEUE_CTRL = 0x08;
}

/*
 * scsi_get_tag_count_status - Get SCSI tag count and check threshold
 * Address: 0x17b5-0x17c0 (12 bytes)
 *
 * Reads tag count from 0xCE66, masks to 5 bits, stores to IDATA 0x40,
 * and returns carry set if count >= 16.
 *
 * Original disassembly:
 *   17b5: mov dptr, #0xce66
 *   17b8: movx a, @dptr      ; read tag count
 *   17b9: anl a, #0x1f       ; mask to 5 bits (0-31)
 *   17bb: mov 0x40, a        ; store to IDATA[0x40]
 *   17bd: clr c
 *   17be: subb a, #0x10      ; compare with 16
 *   17c0: ret                ; carry set if count < 16
 */
uint8_t scsi_get_tag_count_status(void)
{
    uint8_t count;

    count = REG_SCSI_DMA_TAG_COUNT & 0x1F;
    *(__idata uint8_t *)0x40 = count;

    /* Return 1 if count >= 16, 0 otherwise */
    return (count >= 0x10) ? 1 : 0;
}

/*
 * dma_check_state_counter - Check if state counter reached threshold
 * Address: 0x172c-0x173a (15 bytes)
 *
 * Reads 16-bit state counter from 0x0AA3-0x0AA4 and compares with 40.
 * Returns with carry set if counter < 40.
 *
 * Original disassembly:
 *   172c: mov dptr, #0x0aa3
 *   172f: movx a, @dptr       ; R4 = [0x0AA3]
 *   1730: mov r4, a
 *   1731: inc dptr
 *   1732: movx a, @dptr       ; R5 = [0x0AA4]
 *   1733: mov r5, a
 *   1734: clr c
 *   1735: subb a, #0x28       ; compare low with 40
 *   1737: mov a, r4
 *   1738: subb a, #0x00       ; compare high with borrow
 *   173a: ret
 */
uint8_t dma_check_state_counter(void)
{
    uint16_t counter;

    counter = ((uint16_t)G_STATE_COUNTER_HI << 8) | G_STATE_COUNTER_LO;

    /* Return 1 if counter >= 40, 0 otherwise */
    return (counter >= 40) ? 1 : 0;
}

/*
 * dma_clear_dword - Clear 32-bit value at DPTR
 * Address: 0x173b-0x1742 (8 bytes)
 *
 * Clears R4-R7 to 0 and calls xdata_store_dword.
 *
 * Original disassembly:
 *   173b: clr a
 *   173c: mov r7, a
 *   173d: mov r6, a
 *   173e: mov r5, a
 *   173f: mov r4, a
 *   1740: ljmp 0x0dc5         ; xdata_store_dword
 */
void dma_clear_dword_at(__xdata uint8_t *ptr)
{
    ptr[0] = 0;
    ptr[1] = 0;
    ptr[2] = 0;
    ptr[3] = 0;
}

/*
 * scsi_get_queue_status - Get SCSI queue status and check threshold
 * Address: 0x17c1-0x17cc (12 bytes)
 *
 * Reads queue status from 0xCE67, masks to 4 bits, stores to IDATA 0x40,
 * and returns carry set if count >= 8.
 *
 * Original disassembly:
 *   17c1: mov dptr, #0xce67
 *   17c4: movx a, @dptr       ; read queue status
 *   17c5: anl a, #0x0f        ; mask to 4 bits (0-15)
 *   17c7: mov 0x40, a         ; store to IDATA[0x40]
 *   17c9: clr c
 *   17ca: subb a, #0x08       ; compare with 8
 *   17cc: ret                 ; carry set if count < 8
 */
uint8_t scsi_get_queue_status(void)
{
    uint8_t status;

    status = REG_SCSI_DMA_QUEUE_STAT & 0x0F;
    *(__idata uint8_t *)0x40 = status;

    /* Return 1 if status >= 8, 0 otherwise */
    return (status >= 0x08) ? 1 : 0;
}

/*
 * dma_shift_and_check - Right shift by 3 and compare with 3
 * Address: 0x17cd-0x17d7 (11 bytes)
 *
 * Shifts input right 3 bits, masks to 5 bits, compares with 3.
 * Returns shifted value, carry set if value > 3.
 *
 * Original disassembly:
 *   17cd: rrc a
 *   17ce: rrc a
 *   17cf: rrc a               ; A >>= 3
 *   17d0: anl a, #0x1f        ; mask to 5 bits
 *   17d2: mov r7, a
 *   17d3: clr c
 *   17d4: mov a, #0x03
 *   17d6: subb a, r7          ; compare: 3 - R7
 *   17d7: ret                 ; carry set if R7 > 3
 */
uint8_t dma_shift_and_check(uint8_t val)
{
    return (val >> 3) & 0x1F;
}

/*
 * dma_start_transfer - Start DMA transfer with channel parameters
 * Address: 0x4a94-0x4abe (43 bytes)
 *
 * Sets up DMA channel auxiliary registers, triggers the transfer,
 * polls for completion, then clears the busy flag.
 *
 * Parameters:
 *   r4: Channel auxiliary byte 0
 *   r5: Channel auxiliary byte 1 (used to calculate count high)
 *   r2: Transfer count high
 *   r3: Transfer count low
 *
 * Original disassembly:
 *   4a94: mov r7, 0x05         ; R7 = R5
 *   4a96: mov dptr, #0xc8b2    ; DMA channel aux register
 *   4a99: mov a, r4
 *   4a9a: movx @dptr, a        ; XDATA[0xC8B2] = R4
 *   4a9b: inc dptr
 *   4a9c: mov a, r7
 *   4a9d: movx @dptr, a        ; XDATA[0xC8B3] = R7
 *   4a9e: mov a, r3
 *   4a9f: add a, #0xff         ; count_lo - 1
 *   4aa1: mov r6, a
 *   4aa2: mov a, r2
 *   4aa3: addc a, #0xff        ; count_hi - 1 + carry
 *   4aa5: inc dptr
 *   4aa6: movx @dptr, a        ; XDATA[0xC8B4] = count_hi
 *   4aa7: inc dptr
 *   4aa8: xch a, r6
 *   4aa9: movx @dptr, a        ; XDATA[0xC8B5] = count_lo
 *   4aaa: mov dptr, #0xc8b8    ; DMA trigger register
 *   4aad: mov a, #0x01
 *   4aaf: movx @dptr, a        ; trigger transfer
 *   4ab0: mov dptr, #0xc8b8    ; poll loop start
 *   4ab3: movx a, @dptr
 *   4ab4: jb 0xe0.0, 0x4ab0    ; wait while bit 0 set (busy)
 *   4ab7: mov dptr, #0xc8b6    ; channel control 2
 *   4aba: movx a, @dptr
 *   4abb: anl a, #0x7f         ; clear bit 7 (active)
 *   4abd: movx @dptr, a
 *   4abe: ret
 */
void dma_start_transfer(uint8_t aux0, uint8_t aux1, uint8_t count_hi, uint8_t count_lo)
{
    uint8_t val;
    uint16_t count;

    /* Set channel auxiliary registers */
    REG_DMA_CHAN_AUX = aux0;
    REG_DMA_CHAN_AUX1 = aux1;

    /* Calculate count - 1 (16-bit subtraction) */
    count = ((uint16_t)count_hi << 8) | count_lo;
    count -= 1;

    /* Write transfer count */
    REG_DMA_XFER_CNT_HI = (uint8_t)(count >> 8);
    REG_DMA_XFER_CNT_LO = (uint8_t)(count & 0xFF);

    /* Trigger DMA transfer */
    REG_DMA_TRIGGER = 0x01;

    /* Poll for completion (wait while bit 0 is set) */
    while (REG_DMA_TRIGGER & 0x01) {
        /* Busy wait */
    }

    /* Clear active bit (bit 7) in channel control 2 */
    val = REG_DMA_CHAN_CTRL2;
    val &= 0x7F;
    REG_DMA_CHAN_CTRL2 = val;
}

/*
 * dma_set_error_flag - Set error flag at 0x06E6 to 1
 * Address: 0x1787-0x178d (7 bytes)
 *
 * Sets the processing complete/error flag in transfer work area.
 *
 * Original disassembly:
 *   1787: mov dptr, #0x06e6
 *   178a: mov a, #0x01
 *   178c: movx @dptr, a
 *   178d: ret
 */
void dma_set_error_flag(void)
{
    G_STATE_FLAG_06E6 = 1;
}

/*
 * dma_get_config_offset_05xx - Get config offset in 0x05XX region
 * Address: 0x1743-0x1751 (15 bytes)
 *
 * Reads value from 0x0464, adds 0xA8, returns pointer to 0x05XX region.
 *
 * Original disassembly:
 *   1743: mov dptr, #0x0464
 *   1746: movx a, @dptr        ; A = XDATA[0x0464]
 *   1747: add a, #0xa8         ; A = A + 0xA8
 *   1749: mov 0x82, a          ; DPL = A
 *   174b: clr a
 *   174c: addc a, #0x05        ; DPH = 0x05 + carry
 *   174e: mov 0x83, a
 *   1750: movx a, @dptr        ; read from result address
 *   1751: ret
 */
uint8_t dma_get_config_offset_05a8(void)
{
    uint8_t val = G_SYS_STATUS_PRIMARY;
    uint16_t addr = 0x0500 + val + 0xA8;
    return *(__xdata uint8_t *)addr;
}

/*
 * dma_calc_offset_0059 - Calculate address in 0x00XX region
 * Address: 0x1752-0x175c (11 bytes)
 *
 * Adds 0x59 to input and returns pointer.
 *
 * Original disassembly:
 *   1752: mov a, #0x59
 *   1754: add a, r7            ; A = 0x59 + R7
 *   1755: mov 0x82, a          ; DPL = A
 *   1757: clr a
 *   1758: addc a, #0x00        ; DPH = carry
 *   175a: mov 0x83, a
 *   175c: ret
 */
__xdata uint8_t *dma_calc_offset_0059(uint8_t offset)
{
    return (__xdata uint8_t *)(0x0059 + offset);
}

/*
 * dma_init_channel_b8 - Initialize DMA channel with R7=0x04, R4=0xB8
 * Address: 0x175d-0x176a (14 bytes)
 *
 * Calls dma_config_channel(0x04, 0xB8) then returns R3=0x80, R2=0x00, R4=0xBC.
 *
 * Original disassembly:
 *   175d: mov r2, #0x04
 *   175f: mov r4, #0xb8
 *   1761: lcall 0x4a57         ; dma_config_channel
 *   1764: mov r3, #0x80
 *   1766: mov r2, #0x00
 *   1768: mov r4, #0xbc
 *   176a: ret
 */
void dma_init_channel_b8(void)
{
    dma_config_channel(0x04, 0xB8);
    /* Note: Original returns R3=0x80, R2=0x00, R4=0xBC for caller use */
}

/*
 * dma_calc_addr_0478 - Calculate address from A*4 + 0x0478
 * Address: 0x176b-0x1778 (14 bytes)
 *
 * Multiplies input by 4 (add a, acc twice) and adds 0x0478.
 *
 * Original disassembly:
 *   176b: add a, 0xe0          ; A = A * 2 (add A to itself)
 *   176d: add a, 0xe0          ; A = A * 2 again = A * 4
 *   176f: add a, #0x78         ; A = A*4 + 0x78
 *   1771: mov 0x82, a          ; DPL = A
 *   1773: clr a
 *   1774: addc a, #0x04        ; DPH = 0x04 + carry
 *   1776: mov 0x83, a
 *   1778: ret
 */
__xdata uint8_t *dma_calc_addr_0478(uint8_t index)
{
    uint16_t addr = 0x0478 + ((uint16_t)index * 4);
    return (__xdata uint8_t *)addr;
}

/*
 * dma_calc_addr_0479 - Calculate address from A*4 + 0x0479
 * Address: 0x1779-0x1786 (14 bytes)
 *
 * Same as above but base is 0x0479.
 *
 * Original disassembly:
 *   1779: add a, 0xe0          ; A = A * 2
 *   177b: add a, 0xe0          ; A = A * 4
 *   177d: add a, #0x79         ; A = A*4 + 0x79
 *   177f: mov 0x82, a          ; DPL
 *   1781: clr a
 *   1782: addc a, #0x04        ; DPH = 0x04 + carry
 *   1784: mov 0x83, a
 *   1786: ret
 */
__xdata uint8_t *dma_calc_addr_0479(uint8_t index)
{
    uint16_t addr = 0x0479 + ((uint16_t)index * 4);
    return (__xdata uint8_t *)addr;
}

/*
 * dma_shift_rrc2_mask - Shift right twice via carry and mask to 6 bits
 * Address: 0x17f3-0x17fc (10 bytes)
 *
 * Performs two RRC operations (rotate right through carry) and masks.
 * Then ORs with 0x20 to set bit 5.
 *
 * Original disassembly:
 *   17f3: rrc a
 *   17f4: rrc a                 ; A >>= 2 (with carry rotation)
 *   17f5: anl a, #0x3f          ; mask to 6 bits
 *   17f7: mov r7, a
 *   17f8: mov a, r7
 *   17f9: orl a, #0x20          ; set bit 5
 *   17fb: mov r7, a
 *   17fc: ret
 */
uint8_t dma_shift_rrc2_mask(uint8_t val)
{
    uint8_t result;

    /* Shift right by 2 (approximating RRC behavior without carry) */
    result = (val >> 2) & 0x3F;

    /* OR with 0x20 to set bit 5 */
    return result | 0x20;
}

/*
 * dma_calc_addr_with_carry - Calculate 16-bit address with carry
 * Address: 0x178e-0x1794 (7 bytes)
 *
 * Stores A to R1, adds carry to R2, returns 0xFF.
 *
 * Original disassembly:
 *   178e: mov r1, a             ; R1 = A
 *   178f: clr a
 *   1790: addc a, r2            ; A = carry + R2
 *   1791: mov r2, a             ; R2 = A
 *   1792: mov a, #0xff
 *   1794: ret
 */
/* Note: This is a helper used in multi-byte arithmetic, difficult to express in C */

/*
 * dma_calc_addr_00c2 - Calculate address from IDATA[0x52] + 0xC2
 * Address: 0x179d-0x17a8 (12 bytes)
 *
 * Reads IDATA[0x52], adds 0xC2, returns pointer to that address.
 *
 * Original disassembly:
 *   179d: mov a, #0xc2
 *   179f: add a, 0x52           ; A = 0xC2 + IDATA[0x52]
 *   17a1: mov 0x82, a           ; DPL = A
 *   17a3: clr a
 *   17a4: addc a, #0x00         ; DPH = carry
 *   17a6: mov 0x83, a
 *   17a8: ret
 */
__xdata uint8_t *dma_calc_addr_00c2(void)
{
    uint8_t offset = *(__idata uint8_t *)0x52;
    return (__xdata uint8_t *)(0x00C2 + offset);
}

/*
 * dma_store_to_0a7d - Store R7 to 0x0A7D and check if == 1
 * Address: 0x180d-0x1819 (varies based on flow)
 *
 * Stores R7 to XDATA[0x0A7D], then checks if R7 XOR 0x01 == 0.
 *
 * Original disassembly:
 *   180d: mov dptr, #0x0a7d
 *   1810: mov a, r7
 *   1811: movx @dptr, a         ; XDATA[0x0A7D] = R7
 *   1812: xrl a, #0x01          ; A = R7 ^ 1
 *   1814: jz 0x1819             ; if R7 == 1, jump
 *   ...
 */
void dma_store_to_0a7d(uint8_t val)
{
    XDATA8(0x0A7D) = val;
}

/* Additional DMA functions will be added as they are reversed */

