<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>kintex7</ProductFamily>
        <Part>xc7k160t-fbg676-2</Part>
        <TopModelName>mmul</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.787</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>81</Best-caseLatency>
            <Average-caseLatency>81</Average-caseLatency>
            <Worst-caseLatency>81</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.324 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.324 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.324 us</Worst-caseRealTimeLatency>
            <Interval-min>82</Interval-min>
            <Interval-max>82</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <row_col_prod>
                <TripCount>72</TripCount>
                <Latency>79</Latency>
                <AbsoluteTimeLatency>316</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>9</PipelineDepth>
                <InstanceList/>
            </row_col_prod>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>1</DSP>
            <FF>323</FF>
            <LUT>407</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>650</BRAM_18K>
            <DSP>600</DSP>
            <FF>202800</FF>
            <LUT>101400</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>mmul</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>mmul</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>mmul</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>mmul</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>mmul</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>mmul</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>a_0_address0</name>
            <Object>a_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_0_ce0</name>
            <Object>a_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_0_q0</name>
            <Object>a_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_1_address0</name>
            <Object>a_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_1_ce0</name>
            <Object>a_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_1_q0</name>
            <Object>a_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_2_address0</name>
            <Object>a_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_2_ce0</name>
            <Object>a_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_2_q0</name>
            <Object>a_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_3_address0</name>
            <Object>a_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_3_ce0</name>
            <Object>a_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_3_we0</name>
            <Object>a_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_3_d0</name>
            <Object>a_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_3_q0</name>
            <Object>a_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_3_address1</name>
            <Object>a_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_3_ce1</name>
            <Object>a_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_3_we1</name>
            <Object>a_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_3_d1</name>
            <Object>a_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_3_q1</name>
            <Object>a_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_0_address0</name>
            <Object>b_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_0_ce0</name>
            <Object>b_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_0_q0</name>
            <Object>b_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_1_address0</name>
            <Object>b_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_1_ce0</name>
            <Object>b_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_1_q0</name>
            <Object>b_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_2_address0</name>
            <Object>b_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_2_ce0</name>
            <Object>b_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_2_q0</name>
            <Object>b_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_3_address0</name>
            <Object>b_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_3_ce0</name>
            <Object>b_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b_3_q0</name>
            <Object>b_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c_address0</name>
            <Object>c</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c_ce0</name>
            <Object>c</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c_we0</name>
            <Object>c</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c_d0</name>
            <Object>c</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>mmul</ModuleName>
            <BindInstances>add_ln8_1_fu_256_p2 add_ln8_fu_307_p2 add_ln10_fu_344_p2 mac_muladd_16s_16s_16ns_16_4_1_U3 mac_muladd_16s_16s_16ns_16_4_1_U3 add_ln12_fu_383_p2 add_ln10_1_fu_274_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>mmul</Name>
            <Loops>
                <row_col_prod/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.787</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>81</Best-caseLatency>
                    <Average-caseLatency>81</Average-caseLatency>
                    <Worst-caseLatency>81</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.324 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.324 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.324 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>82</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <row_col_prod>
                        <Name>row_col_prod</Name>
                        <TripCount>72</TripCount>
                        <Latency>79</Latency>
                        <AbsoluteTimeLatency>0.316 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </row_col_prod>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>600</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>323</FF>
                    <AVAIL_FF>202800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>101400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>650</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_col_prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_1_fu_256_p2" SOURCE="mmul.cpp:8" URAM="0" VARIABLE="add_ln8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_col_prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_307_p2" SOURCE="mmul.cpp:8" URAM="0" VARIABLE="add_ln8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_col_prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_344_p2" SOURCE="mmul.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="row_col_prod" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U3" SOURCE="C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="mul_ln859"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="row_col_prod" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U3" SOURCE="C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="acc_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_col_prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_383_p2" SOURCE="mmul.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_col_prod" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_1_fu_274_p2" SOURCE="mmul.cpp:10" URAM="0" VARIABLE="add_ln10_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_compile pipeline_loops="0"/>
        <config_export vivado_clock="4"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="a" index="0" direction="in" srcType="ap_fixed&lt;16, 16, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="a_0_address0" name="a_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="a_0_ce0" name="a_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="a_0_q0" name="a_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="a_1_address0" name="a_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="a_1_ce0" name="a_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="a_1_q0" name="a_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="a_2_address0" name="a_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="a_2_ce0" name="a_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="a_2_q0" name="a_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="a_3_address0" name="a_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="a_3_ce0" name="a_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="a_3_we0" name="a_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="a_3_d0" name="a_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="a_3_q0" name="a_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="a_3_address1" name="a_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="a_3_ce1" name="a_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="a_3_we1" name="a_3_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="a_3_d1" name="a_3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="a_3_q1" name="a_3_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b" index="1" direction="in" srcType="ap_fixed&lt;16, 16, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="b_0_address0" name="b_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="b_0_ce0" name="b_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="b_0_q0" name="b_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="b_1_address0" name="b_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="b_1_ce0" name="b_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="b_1_q0" name="b_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="b_2_address0" name="b_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="b_2_ce0" name="b_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="b_2_q0" name="b_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="b_3_address0" name="b_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="b_3_ce0" name="b_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="b_3_q0" name="b_3_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="c" index="2" direction="out" srcType="ap_fixed&lt;16, 16, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="c_address0" name="c_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="c_ce0" name="c_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="c_we0" name="c_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="c_d0" name="c_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="a_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="a_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="a_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="a_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="a_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="a_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="a_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="a_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="a_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="a_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="2">
            <portMaps>
                <portMap portMapName="a_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="a_3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="a_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="b_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="b_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="b_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="b_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="b_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="b_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3">
            <portMaps>
                <portMap portMapName="b_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="b_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="c_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>c_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="c_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>c_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="a_0_address0">2, , </column>
                    <column name="a_0_q0">16, , </column>
                    <column name="a_1_address0">2, , </column>
                    <column name="a_1_q0">16, , </column>
                    <column name="a_2_address0">2, , </column>
                    <column name="a_2_q0">16, , </column>
                    <column name="a_3_address0">2, , </column>
                    <column name="a_3_address1">2, , </column>
                    <column name="a_3_d0">16, , </column>
                    <column name="a_3_d1">16, , </column>
                    <column name="a_3_q0">16, , </column>
                    <column name="a_3_q1">16, , </column>
                    <column name="b_0_address0">3, , </column>
                    <column name="b_0_q0">16, , </column>
                    <column name="b_1_address0">3, , </column>
                    <column name="b_1_q0">16, , </column>
                    <column name="b_2_address0">3, , </column>
                    <column name="b_2_q0">16, , </column>
                    <column name="b_3_address0">3, , </column>
                    <column name="b_3_q0">16, , </column>
                    <column name="c_address0">5, , </column>
                    <column name="c_d0">16, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="a">in, ap_fixed&lt;16 16 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="b">in, ap_fixed&lt;16 16 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="c">out, ap_fixed&lt;16 16 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="a">a_0_address0, port, offset, </column>
                    <column name="a">a_0_ce0, port, , </column>
                    <column name="a">a_0_q0, port, , </column>
                    <column name="a">a_1_address0, port, offset, </column>
                    <column name="a">a_1_ce0, port, , </column>
                    <column name="a">a_1_q0, port, , </column>
                    <column name="a">a_2_address0, port, offset, </column>
                    <column name="a">a_2_ce0, port, , </column>
                    <column name="a">a_2_q0, port, , </column>
                    <column name="a">a_3_address0, port, offset, </column>
                    <column name="a">a_3_ce0, port, , </column>
                    <column name="a">a_3_we0, port, , </column>
                    <column name="a">a_3_d0, port, , </column>
                    <column name="a">a_3_q0, port, , </column>
                    <column name="a">a_3_address1, port, offset, </column>
                    <column name="a">a_3_ce1, port, , </column>
                    <column name="a">a_3_we1, port, , </column>
                    <column name="a">a_3_d1, port, , </column>
                    <column name="a">a_3_q1, port, , </column>
                    <column name="b">b_0_address0, port, offset, </column>
                    <column name="b">b_0_ce0, port, , </column>
                    <column name="b">b_0_q0, port, , </column>
                    <column name="b">b_1_address0, port, offset, </column>
                    <column name="b">b_1_ce0, port, , </column>
                    <column name="b">b_1_q0, port, , </column>
                    <column name="b">b_2_address0, port, offset, </column>
                    <column name="b">b_2_ce0, port, , </column>
                    <column name="b">b_2_q0, port, , </column>
                    <column name="b">b_3_address0, port, offset, </column>
                    <column name="b">b_3_ce0, port, , </column>
                    <column name="b">b_3_q0, port, , </column>
                    <column name="c">c_address0, port, offset, </column>
                    <column name="c">c_ce0, port, , </column>
                    <column name="c">c_we0, port, , </column>
                    <column name="c">c_d0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="array_partition" location="mmul/solution3/directives.tcl:8" status="valid" parentFunction="mmul" variable="a" isDirective="1" options="variable=a block factor=4 dim=1"/>
        <Pragma type="array_partition" location="mmul/solution3/directives.tcl:9" status="valid" parentFunction="mmul" variable="b" isDirective="1" options="variable=b block factor=4 dim=1"/>
        <Pragma type="pipeline" location="mmul/solution3/directives.tcl:7" status="valid" parentFunction="mmul" variable="" isDirective="1" options=""/>
    </PragmaReport>
</profile>

