<profile>

<section name = "Vivado HLS Report for 'Conv'" level="0">
<item name = "Date">Sat Sep  7 19:18:53 2024
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">conv</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.75</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">24, ?, 24, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, ?, 2 ~ ?, -, -, 0 ~ 65535, no</column>
<column name=" + Loop 1.1">0, ?, 3 ~ 5306179882245888, -, -, 0 ~ 65535, no</column>
<column name="  ++ Loop 1.1.1">0, 5306179882245885, 21 ~ 80967115011, -, -, 0 ~ 65535, no</column>
<column name="   +++ Loop 1.1.1.1">0, 80967114990, 3 ~ 317518098, -, -, 0 ~ 255, no</column>
<column name="    ++++ Loop 1.1.1.1.1">0, 317518095, 2 ~ 1245169, -, -, 0 ~ 255, no</column>
<column name="     +++++ Loop 1.1.1.1.1.1">0, 1245165, 19, -, -, 0 ~ 65535, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 4, -, -</column>
<column name="Expression">-, 9, 0, 1437</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 5, 1750, 2314</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 588</column>
<column name="Register">-, -, 1988, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 8, 3, 8</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Conv_AXILiteS_s_axi_U">Conv_AXILiteS_s_axi, 0, 0, 346, 492</column>
<column name="Conv_fadd_32ns_32bkb_U1">Conv_fadd_32ns_32bkb, 0, 2, 205, 390</column>
<column name="Conv_fcmp_32ns_32dEe_U3">Conv_fcmp_32ns_32dEe, 0, 0, 66, 239</column>
<column name="Conv_fmul_32ns_32cud_U2">Conv_fmul_32ns_32cud, 0, 3, 143, 321</column>
<column name="Conv_gmem_m_axi_U">Conv_gmem_m_axi, 2, 0, 512, 580</column>
<column name="Conv_sdiv_19s_9nseOg_U4">Conv_sdiv_19s_9nseOg, 0, 0, 239, 146</column>
<column name="Conv_sdiv_19s_9nseOg_U5">Conv_sdiv_19s_9nseOg, 0, 0, 239, 146</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="Conv_mac_muladd_1hbi_U9">Conv_mac_muladd_1hbi, i0 + i1 * i2</column>
<column name="Conv_mul_mul_16nsfYi_U6">Conv_mul_mul_16nsfYi, i0 * i1</column>
<column name="Conv_mul_mul_16nsfYi_U8">Conv_mul_mul_16nsfYi, i0 * i1</column>
<column name="Conv_mul_mul_16nsg8j_U7">Conv_mul_mul_16nsg8j, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="r_V_10_fu_960_p2">*, 3, 0, 20, 32, 16</column>
<column name="r_V_1_fu_874_p2">*, 3, 0, 20, 32, 16</column>
<column name="tmp1_fu_1042_p2">*, 3, 0, 20, 32, 16</column>
<column name="W4_sum_fu_1104_p2">+, 0, 0, 56, 49, 49</column>
<column name="Wout_V_fu_762_p2">+, 0, 0, 23, 1, 16</column>
<column name="bias6_sum_fu_831_p2">+, 0, 0, 38, 31, 31</column>
<column name="cin_fu_1052_p2">+, 0, 0, 23, 16, 1</column>
<column name="cout_fu_817_p2">+, 0, 0, 23, 16, 1</column>
<column name="feature_in2_sum9_fu_1067_p2">+, 0, 0, 48, 48, 48</column>
<column name="feature_out8_sum_fu_1122_p2">+, 0, 0, 56, 49, 49</column>
<column name="h_V_fu_925_p2">+, 0, 0, 23, 16, 16</column>
<column name="i_fu_860_p2">+, 0, 0, 23, 16, 1</column>
<column name="ii_fu_915_p2">+, 0, 0, 15, 8, 1</column>
<column name="j_fu_894_p2">+, 0, 0, 23, 16, 1</column>
<column name="jj_fu_984_p2">+, 0, 0, 15, 8, 1</column>
<column name="next_mul1_fu_846_p2">+, 0, 0, 23, 16, 16</column>
<column name="next_mul2_fu_879_p2">+, 0, 0, 23, 16, 16</column>
<column name="next_mul3_fu_884_p2">+, 0, 0, 39, 32, 32</column>
<column name="next_mul4_fu_905_p2">+, 0, 0, 23, 16, 16</column>
<column name="next_mul5_fu_974_p2">+, 0, 0, 31, 24, 24</column>
<column name="next_mul_fu_1082_p2">+, 0, 0, 39, 32, 32</column>
<column name="r_V_15_fu_1062_p2">+, 0, 0, 48, 48, 48</column>
<column name="r_V_1_tr_fu_584_p2">+, 0, 0, 16, 2, 9</column>
<column name="r_V_3_fu_668_p2">+, 0, 0, 24, 17, 17</column>
<column name="r_V_7_fu_714_p2">+, 0, 0, 24, 17, 17</column>
<column name="r_V_tr_fu_526_p2">+, 0, 0, 16, 2, 9</column>
<column name="tmp2_fu_1087_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp3_fu_943_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_26_fu_952_p2">+, 0, 0, 55, 48, 48</column>
<column name="tmp_33_fu_1096_p2">+, 0, 0, 55, 48, 48</column>
<column name="tmp_7_fu_772_p2">+, 0, 0, 23, 1, 16</column>
<column name="tmp_fu_1034_p2">+, 0, 0, 39, 32, 32</column>
<column name="w_V_fu_994_p2">+, 0, 0, 23, 16, 16</column>
<column name="p_neg4_fu_540_p2">-, 0, 0, 16, 1, 9</column>
<column name="p_neg_fu_598_p2">-, 0, 0, 16, 1, 9</column>
<column name="r_V_4_fu_681_p2">-, 0, 0, 25, 18, 18</column>
<column name="r_V_8_fu_727_p2">-, 0, 0, 25, 18, 18</column>
<column name="tmp_16_fu_624_p2">-, 0, 0, 15, 1, 8</column>
<column name="tmp_20_fu_866_p2">-, 0, 0, 23, 16, 16</column>
<column name="tmp_22_fu_900_p2">-, 0, 0, 23, 16, 16</column>
<column name="tmp_6_fu_566_p2">-, 0, 0, 15, 1, 8</column>
<column name="ap_block_state29_io">and, 0, 0, 8, 1, 1</column>
<column name="r_V_fu_1178_p2">and, 0, 0, 8, 1, 1</column>
<column name="rhs_V_fu_1172_p2">and, 0, 0, 8, 1, 1</column>
<column name="exitcond1_fu_812_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="exitcond2_fu_855_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="exitcond3_fu_910_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="exitcond4_fu_979_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="exitcond5_fu_1047_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="exitcond_fu_889_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="notlhs_fu_1154_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="notrhs_fu_1160_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="slt_fu_938_p2">icmp, 0, 0, 18, 17, 17</column>
<column name="tmp_32_fu_1025_p2">icmp, 0, 0, 18, 17, 17</column>
<column name="brmerge_fu_1012_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_25_fu_1166_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_30_fu_999_p2">or, 0, 0, 23, 16, 16</column>
<column name="p_1_fu_638_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_2_fu_646_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_s_fu_1183_p3">select, 0, 0, 32, 1, 1</column>
<column name="pad_x_V_fu_572_p3">select, 0, 0, 8, 1, 8</column>
<column name="pad_y_V_fu_630_p3">select, 0, 0, 8, 1, 8</column>
<column name="rev_fu_969_p2">xor, 0, 0, 8, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">321, 72, 1, 72</column>
<column name="ap_sig_ioackin_gmem_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_WREADY">9, 2, 1, 2</column>
<column name="gmem_ARADDR">21, 4, 32, 128</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_467_p0">15, 3, 32, 96</column>
<column name="grp_fu_467_p1">15, 3, 32, 96</column>
<column name="i_op_assign_1_reg_293">9, 2, 16, 32</column>
<column name="i_op_assign_2_reg_315">9, 2, 16, 32</column>
<column name="i_op_assign_3_reg_361">9, 2, 8, 16</column>
<column name="i_op_assign_5_reg_396">9, 2, 8, 16</column>
<column name="i_op_assign_reg_429">9, 2, 16, 32</column>
<column name="i_op_assign_s_reg_282">9, 2, 16, 32</column>
<column name="phi_mul1_reg_304">9, 2, 16, 32</column>
<column name="phi_mul3_reg_338">9, 2, 16, 32</column>
<column name="r_V_16_reg_372">9, 2, 16, 32</column>
<column name="r_V_17_reg_407">9, 2, 24, 48</column>
<column name="r_V_18_reg_440">9, 2, 32, 64</column>
<column name="r_V_9_reg_326">9, 2, 32, 64</column>
<column name="sum_1_be_reg_451">9, 2, 32, 64</column>
<column name="sum_1_reg_384">9, 2, 32, 64</column>
<column name="sum_2_reg_418">9, 2, 32, 64</column>
<column name="sum_reg_349">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="CHin_V_read_reg_1259">16, 0, 16, 0</column>
<column name="CHout_V_read_reg_1241">16, 0, 16, 0</column>
<column name="Hin_V_read_reg_1254">16, 0, 16, 0</column>
<column name="Kx_V_read_reg_1234">8, 0, 8, 0</column>
<column name="Ky_V_read_reg_1228">8, 0, 8, 0</column>
<column name="Sx_V_read_reg_1222">8, 0, 8, 0</column>
<column name="Sy_V_read_reg_1216">8, 0, 8, 0</column>
<column name="Win_V_read_reg_1248">16, 0, 16, 0</column>
<column name="Wout_V_reg_1348">16, 0, 16, 0</column>
<column name="ap_CS_fsm">71, 0, 71, 0</column>
<column name="ap_reg_ioackin_gmem_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_WREADY">1, 0, 1, 0</column>
<column name="cin_reg_1573">16, 0, 16, 0</column>
<column name="cout_reg_1420">16, 0, 16, 0</column>
<column name="gmem_addr_1_reg_1620">32, 0, 32, 0</column>
<column name="gmem_addr_2_read_reg_1600">32, 0, 32, 0</column>
<column name="gmem_addr_2_reg_1578">32, 0, 32, 0</column>
<column name="gmem_addr_3_read_reg_1605">32, 0, 32, 0</column>
<column name="gmem_addr_3_reg_1594">32, 0, 32, 0</column>
<column name="gmem_addr_read_reg_1626">32, 0, 32, 0</column>
<column name="gmem_addr_reg_1431">31, 0, 32, 1</column>
<column name="h_V_reg_1501">16, 0, 16, 0</column>
<column name="i_op_assign_1_reg_293">16, 0, 16, 0</column>
<column name="i_op_assign_2_reg_315">16, 0, 16, 0</column>
<column name="i_op_assign_3_reg_361">8, 0, 8, 0</column>
<column name="i_op_assign_5_reg_396">8, 0, 8, 0</column>
<column name="i_op_assign_reg_429">16, 0, 16, 0</column>
<column name="i_op_assign_s_reg_282">16, 0, 16, 0</column>
<column name="i_reg_1445">16, 0, 16, 0</column>
<column name="ii_reg_1496">8, 0, 8, 0</column>
<column name="j_reg_1478">16, 0, 16, 0</column>
<column name="jj_reg_1544">8, 0, 8, 0</column>
<column name="lhs_V_2_cast_reg_1298">16, 0, 17, 1</column>
<column name="lhs_V_4_cast_reg_1313">16, 0, 17, 1</column>
<column name="next_mul1_reg_1437">16, 0, 16, 0</column>
<column name="next_mul2_reg_1465">16, 0, 16, 0</column>
<column name="next_mul3_reg_1470">32, 0, 32, 0</column>
<column name="next_mul4_reg_1488">16, 0, 16, 0</column>
<column name="next_mul5_reg_1536">24, 0, 24, 0</column>
<column name="next_mul_reg_1584">32, 0, 32, 0</column>
<column name="p_1_reg_1286">8, 0, 8, 0</column>
<column name="p_2_reg_1292">8, 0, 8, 0</column>
<column name="p_s_reg_1638">32, 0, 32, 0</column>
<column name="phi_mul1_reg_304">16, 0, 16, 0</column>
<column name="phi_mul3_reg_338">16, 0, 16, 0</column>
<column name="r_V_10_reg_1521">48, 0, 48, 0</column>
<column name="r_V_11_reg_1526">32, 0, 32, 0</column>
<column name="r_V_13_reg_1555">48, 0, 48, 0</column>
<column name="r_V_14_reg_1506">32, 0, 32, 0</column>
<column name="r_V_16_reg_372">16, 0, 16, 0</column>
<column name="r_V_17_reg_407">24, 0, 24, 0</column>
<column name="r_V_18_reg_440">32, 0, 32, 0</column>
<column name="r_V_1_reg_1460">48, 0, 48, 0</column>
<column name="r_V_5_reg_1455">32, 0, 32, 0</column>
<column name="r_V_9_reg_326">32, 0, 32, 0</column>
<column name="relu_en_V_read_reg_1211">1, 0, 1, 0</column>
<column name="rev_reg_1531">1, 0, 1, 0</column>
<column name="rhs_V_10_cast_reg_1401">16, 0, 24, 8</column>
<column name="rhs_V_1_cast_reg_1390">8, 0, 16, 8</column>
<column name="rhs_V_1_reg_1378">16, 0, 32, 16</column>
<column name="rhs_V_2_reg_1385">16, 0, 48, 32</column>
<column name="rhs_V_7_cast_reg_1412">16, 0, 32, 16</column>
<column name="rhs_V_8_cast_reg_1395">16, 0, 48, 32</column>
<column name="rhs_V_9_cast_reg_1406">16, 0, 32, 16</column>
<column name="slt_reg_1511">1, 0, 1, 0</column>
<column name="sum_1_be_reg_451">32, 0, 32, 0</column>
<column name="sum_1_reg_384">32, 0, 32, 0</column>
<column name="sum_2_reg_418">32, 0, 32, 0</column>
<column name="sum_3_reg_1631">32, 0, 32, 0</column>
<column name="sum_reg_349">32, 0, 32, 0</column>
<column name="tmp1_reg_1565">48, 0, 48, 0</column>
<column name="tmp_10_reg_1368">8, 0, 16, 8</column>
<column name="tmp_11_reg_1373">8, 0, 16, 8</column>
<column name="tmp_13_cast_reg_1338">30, 0, 49, 19</column>
<column name="tmp_16_cast_reg_1343">30, 0, 48, 18</column>
<column name="tmp_17_cast_reg_1425">16, 0, 32, 16</column>
<column name="tmp_1_reg_1266">30, 0, 30, 0</column>
<column name="tmp_20_reg_1450">16, 0, 16, 0</column>
<column name="tmp_22_reg_1483">16, 0, 16, 0</column>
<column name="tmp_26_reg_1516">48, 0, 48, 0</column>
<column name="tmp_2_cast1_reg_1328">30, 0, 49, 19</column>
<column name="tmp_2_reg_1271">30, 0, 30, 0</column>
<column name="tmp_33_reg_1589">48, 0, 48, 0</column>
<column name="tmp_4_reg_1276">30, 0, 30, 0</column>
<column name="tmp_5_reg_1281">30, 0, 30, 0</column>
<column name="tmp_7_reg_1353">16, 0, 16, 0</column>
<column name="tmp_8_cast_reg_1333">30, 0, 31, 1</column>
<column name="tmp_9_reg_1358">8, 0, 16, 8</column>
<column name="tmp_reg_1560">32, 0, 32, 0</column>
<column name="tmp_s_reg_1363">8, 0, 16, 8</column>
<column name="tp_reg_1610">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Conv, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, Conv, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, Conv, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'gmem_load_req', source/conv_core.cpp:62">readreq, 8.75, 8.75, -, -, -, m_axi, request, &apos;gmem&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
