library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity async_counter is
    port(
        clk : in std_logic;
        rst : in std_logic;
        q   : out std_logic_vector(7 downto 0)
    );
end entity async_counter;

architecture behavior of async_counter is
    signal temp : unsigned(7 downto 0) := (others => '0');
begin
    process(clk, rst)
	begin
    		if rst = '1' then
        	temp <= (others => '0');
    	elsif rising_edge(clk) then
        	temp <= temp + 1;
    	end if;
    end process;
    q <= std_logic_vector(temp);
end architecture behavior;