---
title: "Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance"
authors: ["Yiran Chen","Hai Li","Cheng-Kok Koh","Guangyu Sun","Jing Li","Yuan Xie","Kaushik Roy"]
date: 2010-11-01
doi: "10.1109/TVLSI.2009.2026280"
publication_types: ["2"]
publication: "_IEEE Transactions on Very Large Scale Integration (VLSI) Systems_"
publication_short: ""
summary: ""
tags: ["journal"," adders","digital arithmetic","integrated circuit design","logic design","ic design","nbti tolerance","circuit delay","digital arithmetic","logic design","negative bias temperature instability","variable-latency adder designs","word length 64 bit","adders","circuits","clocks","delay","negative bias temperature instability","niobium compounds","sun","throughput","titanium compounds","very large scale integration","digital arithmetic","ic design","logic design"]
categories: []
featured: false

url_pdf:
url_code:
url_dataset:
url_poster:
url_project:
url_slides:
url_source:
url_video:

image:
  caption: ""
  focal_point: ""
  preview_only: false

projects: []

slides: ""
---

