{
  "cells": [
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "collapsed": false
      },
      "outputs": [],
      "source": [
        "%matplotlib inline"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {},
      "source": [
        "\n# Feedback Analysis Example\n\nThis is an example of doing feedback analysis on a netlist. This example specificially uses the b13 netlist.\n\n**Run the following code**\n\n.. code-block::\n\n   import spydrnet as sdn\n   import spydrnet_tmr as sdn_tmr\n   from spydrnet_tmr.analysis.adjacency_list import adjacency_list\n   from spydrnet_tmr import fold_feedback\n   import networkx as nx\n\n   global depth_dict\n   depth_dict = dict()\n\n   def print_feedback_hierarchy(f_set, indent=\"\", depth=0):\n      global depth_dict\n      if depth not in depth_dict.keys():\n         depth_dict[depth] = list()\n      for x in f_set:\n         if isinstance(x, frozenset):\n               print_feedback_hierarchy(x, indent+\"   \", depth+1)\n         else:\n               print(indent + str(depth) + \": \" + x.name)\n               depth_dict[depth].append(x)\n\n\n\n   netlist = sdn.load_example_netlist_by_name(\"b13\")   \n\n   # create connectivity graph\n   all_leaf_hinstances = list(netlist.get_hinstances(recursive=True, \n                                                   filter=lambda x: x.item.reference.is_leaf() is True))\n   all_top_level_ports = list(netlist.get_hports())\n   connections = adjacency_list([*all_leaf_hinstances, *all_top_level_ports])\n   connectivity_graph = nx.DiGraph(connections)\n\n   # Notes:\n   # feedback_hierarchy - frozensets inside frozensets inside frozensets. Feedback hierarchy from large loops down to small loops\n   # distances - a dictionary. Keys are frozensets of hinstances in the feedback loop. Item is the distance.\n   # working_graph - networkx digraph. The resulting graph after all feedback has been folded down\n   feedback_hierarchy, distances, working_graph = fold_feedback(connectivity_graph)\n\n   print_feedback_hierarchy(feedback_hierarchy)\n\n**The output should look something like this:** ::\n\n   There are 38 SCC nodes\n   38 SCC is feedforward\n   37 SCC is feedforward\n   36 SCC is feedforward\n   35 SCC is feedforward\n   34 SCC is feedforward\n   33 SCC is feedforward\n   32 SCC is feedforward\n   31 SCC is feedforward\n   30 SCC is feedforward\n   29 SCC is feedforward\n   28 SCC is feedforward\n   27 SCC is feedforward\n   26 SCC is feedforward\n   25 SCC is feedforward\n   24 SCC is feedforward\n   23 SCC is feedforward\n   22 SCC is feedforward\n   21 SCC is feedforward\n   20 SCC is feedforward\n   19 SCC is feedforward\n   18 SCC is feedforward\n   17 SCC is feedforward\n   16 SCC is feedforward\n   15 SCC is feedforward\n   14 SCC is feedforward\n   13 SCC is feedforward\n   12 SCC is feedforward\n   11 SCC is feedforward\n   10 SCC is feedforward\n   9 SCC is multi-node\n   2 nodes remain\n   8 SCC is multi-node\n   2 nodes remain\n   7 SCC is multi-node\n   2 nodes remain\n   6 SCC is multi-node\n   2 nodes remain\n   5 SCC is multi-node\n   2 nodes remain\n   4 SCC is multi-node\n   2 nodes remain\n   3 SCC is multi-node\n   2 nodes remain\n   2 SCC is multi-node\n   2 nodes remain\n   1 SCC is multi-node\n   69 nodes remain\n   37 nodes remain\n   35 nodes remain\n   25 nodes remain\n   24 nodes remain\n   19 nodes remain\n   18 nodes remain\n   17 nodes remain\n   16 nodes remain\n   15 nodes remain\n   14 nodes remain\n   13 nodes remain\n   12 nodes remain\n   11 nodes remain\n   10 nodes remain\n   2 nodes remain\n   0: out_reg_reg[0]\n      1: conta_tmp[0]_i_1\n      1: conta_tmp_reg[0]\n   0: out_reg_reg[1]\n   0: add_mpx2\n   0: out_reg_reg[2]\n   0: data_out_i_1\n   0: clock\n   0: out_reg_reg[3]\n   0: data_out_i_2\n      1: error_reg\n      1: error_i_1\n   0: data_out\n   0: out_reg_reg[4]\n   0: data_out_i_3\n   0: out_reg_reg[5]\n   0: dsr\n   0: data_out_i_4\n      1: soc_reg\n      1: soc_i_1\n   0: out_reg_reg[6]\n   0: eoc\n   0: out_reg_reg[7]\n   0: data_out_i_6\n   0: error\n   0: data_out_reg\n   0: load_dato\n   0: mux_en\n   0: GND\n      1: add_mpx2_i_1\n      1: add_mpx2_reg\n   0: reset\n   0: soc\n   0: VCC\n      1: mux_en_i_1\n      1: mux_en_reg\n   0: canale[3:0]\n   0: data_in[7:0]\n      1: FSM_onehot_S1_reg[6]\n         2: FSM_onehot_S1_reg[1]\n         2: FSM_onehot_S1[0]_i_1\n            3: FSM_onehot_S1[3]_i_1\n            3: FSM_onehot_S1_reg[3]\n         2: FSM_onehot_S1_reg[2]\n            3: FSM_onehot_next_bit_reg[0]\n                  5: FSM_onehot_next_bit_reg[2]\n                        7: FSM_onehot_next_bit_reg[4]\n                           8: FSM_onehot_next_bit_reg[5]\n                              9: FSM_onehot_next_bit_reg[6]\n                                 10: FSM_onehot_next_bit_reg[7]\n                                    11: FSM_onehot_next_bit_reg[8]\n                                       12: FSM_onehot_next_bit[9]_i_1\n                                          13: FSM_sequential_itfc_state[0]_i_1\n                                          13: send_data_reg\n                                          13: FSM_onehot_S1_reg[7]\n                                          13: FSM_sequential_itfc_state[1]_i_1\n                                          13: FSM_onehot_S1[7]_i_1\n                                          13: FSM_sequential_S2[0]_i_1\n                                          13: confirm_i_1\n                                          13: FSM_sequential_itfc_state_reg[1]\n                                          13: FSM_sequential_S2[1]_i_1\n                                          13: shot_i_1\n                                          13: confirm_reg\n                                          13: FSM_sequential_itfc_state[1]_i_2\n                                          13: mpx_i_1\n                                          13: FSM_sequential_S2_reg[0]\n                                          13: shot_reg\n                                          13: mpx_reg\n                                          13: rdy_i_1\n                                          13: FSM_sequential_S2_reg[1]\n                                          13: rdy_reg\n                                          13: FSM_sequential_itfc_state_reg[0]\n                                          13: send_data_i_1\n                                       12: FSM_onehot_next_bit_reg[9]\n                                                15: tx_conta_reg[3]\n                                                15: tx_conta[3]_i_1\n                                             14: tx_end_i_1\n                                                15: send_en_reg\n                                                15: send_en_i_1\n                                             14: data_out_i_5\n                                                15: tx_conta_reg[0]\n                                                15: tx_conta[0]_i_1\n                                             14: tx_end_reg\n                                                15: tx_conta_reg[1]\n                                                15: tx_conta[1]_i_1\n                                                15: tx_conta_reg[4]\n                                                15: tx_conta[4]_i_1\n                                             14: tx_conta[6]_i_2\n                                                   16: tx_conta_reg[6]\n                                                   16: tx_conta[6]_i_1\n                                                   16: tx_conta_reg[5]\n                                                   16: tx_conta[5]_i_1\n                                                15: FSM_onehot_next_bit[9]_i_2\n                                                15: tx_conta_reg[2]\n                                                15: tx_conta[2]_i_1\n                                             14: tre_reg\n                                             14: tre_i_1\n                                          13: send_reg\n                                          13: send_i_1\n                                          13: load_i_1\n                                          13: load_reg\n                     6: FSM_onehot_next_bit_reg[3]\n               4: FSM_onehot_next_bit_reg[1]\n         2: FSM_onehot_S1[4]_i_1\n         2: FSM_onehot_S1_reg[4]\n         2: FSM_onehot_S1_reg[0]\n         2: FSM_onehot_S1_reg[5]\n      1: conta_tmp[2]_i_1\n      1: conta_tmp_reg[2]\n      1: conta_tmp_reg[1]\n      1: conta_tmp[1]_i_1\n      1: load_dato_reg\n      1: load_dato_i_1\n   0: out_reg[7]_i_1\n\nThe feedback analysis checks how \"tight\" a feedback loop is. The tighter the feedback loop the smaller the path and number of instances that are connected in it. \nIn this design feedback loop 16 is the smallest loop and it is inside feedback loop 15. Feedback loop 15 is inside feedback loop 14, 14 inside 13, etc.\nThis continues until feedback loop 0 which is the largest feedback loop that contains all other feedback loops. \n\n**The following code is for feedback analysis**\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "collapsed": false
      },
      "outputs": [],
      "source": [
        "import spydrnet as sdn\nimport spydrnet_tmr as sdn_tmr\nfrom spydrnet_tmr.analysis.adjacency_list import adjacency_list\nfrom spydrnet_tmr import fold_feedback\nimport networkx as nx\n\nglobal depth_dict\ndepth_dict = dict()\n\ndef print_feedback_hierarchy(f_set, indent=\"\", depth=0):\n    global depth_dict\n    if depth not in depth_dict.keys():\n        depth_dict[depth] = list()\n    for x in f_set:\n        if isinstance(x, frozenset):\n            print_feedback_hierarchy(x, indent+\"   \", depth+1)\n        else:\n            print(indent + str(depth) + \": \" + x.name)\n            depth_dict[depth].append(x)\n\n\n\nnetlist = sdn.load_example_netlist_by_name(\"b13\")   \n\n# create connectivity graph\nall_leaf_hinstances = list(netlist.get_hinstances(recursive=True, \n                                                filter=lambda x: x.item.reference.is_leaf() is True))\nall_top_level_ports = list(netlist.get_hports())\nconnections = adjacency_list([*all_leaf_hinstances, *all_top_level_ports])\nconnectivity_graph = nx.DiGraph(connections)\n\n# Notes:\n# feedback_hierarchy - frozensets inside frozensets inside frozensets. Feedback hierarchy from large loops down to small loops\n# distances - a dictionary. Keys are frozensets of hinstances in the feedback loop. Item is the distance.\n# working_graph - networkx digraph. The resulting graph after all feedback has been folded down\nfeedback_hierarchy, distances, working_graph = fold_feedback(connectivity_graph)\n\nprint_feedback_hierarchy(feedback_hierarchy)"
      ]
    }
  ],
  "metadata": {
    "kernelspec": {
      "display_name": "Python 3",
      "language": "python",
      "name": "python3"
    },
    "language_info": {
      "codemirror_mode": {
        "name": "ipython",
        "version": 3
      },
      "file_extension": ".py",
      "mimetype": "text/x-python",
      "name": "python",
      "nbconvert_exporter": "python",
      "pygments_lexer": "ipython3",
      "version": "3.8.10"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0
}