#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000017b06f8bfa0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000017b070a1b50 .scope module, "tb" "tb" 3 41;
 .timescale -12 -12;
L_0000017b070b03f0 .functor NOT 1, L_0000017b0710acb0, C4<0>, C4<0>, C4<0>;
L_0000017b070b0d90 .functor XOR 1, L_0000017b0710a8f0, L_0000017b0710b570, C4<0>, C4<0>;
L_0000017b070b0af0 .functor XOR 1, L_0000017b070b0d90, L_0000017b0710b610, C4<0>, C4<0>;
v0000017b0709c220_0 .net *"_ivl_10", 0 0, L_0000017b0710b610;  1 drivers
v0000017b0709c180_0 .net *"_ivl_12", 0 0, L_0000017b070b0af0;  1 drivers
v0000017b0709c860_0 .net *"_ivl_2", 0 0, L_0000017b0710b2f0;  1 drivers
v0000017b0709c360_0 .net *"_ivl_4", 0 0, L_0000017b0710a8f0;  1 drivers
v0000017b0709c400_0 .net *"_ivl_6", 0 0, L_0000017b0710b570;  1 drivers
v0000017b0709c5e0_0 .net *"_ivl_8", 0 0, L_0000017b070b0d90;  1 drivers
v0000017b0710aa30_0 .var "clk", 0 0;
v0000017b0710a670_0 .net "d", 0 0, v0000017b0709c0e0_0;  1 drivers
v0000017b0710a7b0_0 .net "q_dut", 0 0, L_0000017b070b0d20;  1 drivers
v0000017b0710b4d0_0 .net "q_ref", 0 0, v0000017b0709c2c0_0;  1 drivers
v0000017b0710a530_0 .var/2u "stats1", 159 0;
v0000017b0710a490_0 .var/2u "strobe", 0 0;
v0000017b0710b1b0_0 .net "tb_match", 0 0, L_0000017b0710acb0;  1 drivers
v0000017b0710ba70_0 .net "tb_mismatch", 0 0, L_0000017b070b03f0;  1 drivers
v0000017b0710bb10_0 .net "wavedrom_enable", 0 0, v0000017b0709bc80_0;  1 drivers
v0000017b0710a5d0_0 .net "wavedrom_title", 511 0, v0000017b0709bfa0_0;  1 drivers
L_0000017b0710b2f0 .concat [ 1 0 0 0], v0000017b0709c2c0_0;
L_0000017b0710a8f0 .concat [ 1 0 0 0], v0000017b0709c2c0_0;
L_0000017b0710b570 .concat [ 1 0 0 0], L_0000017b070b0d20;
L_0000017b0710b610 .concat [ 1 0 0 0], v0000017b0709c2c0_0;
L_0000017b0710acb0 .cmp/eeq 1, L_0000017b0710b2f0, L_0000017b070b0af0;
S_0000017b070a0410 .scope module, "good1" "RefModule" 3 80, 4 2 0, S_0000017b070a1b50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0000017b0709ba00_0 .net "clk", 0 0, v0000017b0710aa30_0;  1 drivers
v0000017b0709baa0_0 .net "d", 0 0, v0000017b0709c0e0_0;  alias, 1 drivers
v0000017b0709c2c0_0 .var "q", 0 0;
v0000017b0709c900_0 .var "qn", 0 0;
v0000017b0709c040_0 .var "qp", 0 0;
E_0000017b070a46c0 .event edge, v0000017b0709ba00_0, v0000017b0709c040_0, v0000017b0709c900_0;
E_0000017b070a4600 .event negedge, v0000017b0709ba00_0;
E_0000017b070a3f00 .event posedge, v0000017b0709ba00_0;
S_0000017b070a05a0 .scope module, "stim1" "stimulus_gen" 3 76, 3 6 0, S_0000017b070a1b50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0000017b0709bf00_0 .net "clk", 0 0, v0000017b0710aa30_0;  alias, 1 drivers
v0000017b0709c0e0_0 .var "d", 0 0;
v0000017b0709bc80_0 .var "wavedrom_enable", 0 0;
v0000017b0709bfa0_0 .var "wavedrom_title", 511 0;
E_0000017b070a3f80/0 .event negedge, v0000017b0709ba00_0;
E_0000017b070a3f80/1 .event posedge, v0000017b0709ba00_0;
E_0000017b070a3f80 .event/or E_0000017b070a3f80/0, E_0000017b070a3f80/1;
S_0000017b070a5390 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_0000017b070a05a0;
 .timescale -12 -12;
v0000017b0709c7c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000017b070a5520 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_0000017b070a05a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000017b070a56b0 .scope module, "top_module1" "TopModule" 3 85, 5 3 0, S_0000017b070a1b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0000017b070b07e0 .functor AND 1, v0000017b0710aa30_0, v0000017b0709c0e0_0, C4<1>, C4<1>;
L_0000017b070b0850 .functor NOT 1, v0000017b0710aa30_0, C4<0>, C4<0>, C4<0>;
L_0000017b070b09a0 .functor AND 1, L_0000017b070b0850, v0000017b0709c0e0_0, C4<1>, C4<1>;
L_0000017b070b0d20 .functor XOR 1, L_0000017b070b07e0, L_0000017b070b09a0, C4<0>, C4<0>;
v0000017b0709bb40_0 .net *"_ivl_1", 0 0, L_0000017b070b07e0;  1 drivers
v0000017b0709c720_0 .net *"_ivl_2", 0 0, L_0000017b070b0850;  1 drivers
v0000017b0709be60_0 .net *"_ivl_5", 0 0, L_0000017b070b09a0;  1 drivers
v0000017b0709bbe0_0 .net "clk", 0 0, v0000017b0710aa30_0;  alias, 1 drivers
v0000017b0709bdc0_0 .net "d", 0 0, v0000017b0709c0e0_0;  alias, 1 drivers
v0000017b0709c4a0_0 .net "q", 0 0, L_0000017b070b0d20;  alias, 1 drivers
S_0000017b070b2e70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 92, 3 92 0, S_0000017b070a1b50;
 .timescale -12 -12;
E_0000017b070a3ac0 .event edge, v0000017b0710a490_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000017b0710a490_0;
    %nor/r;
    %assign/vec4 v0000017b0710a490_0, 0;
    %wait E_0000017b070a3ac0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000017b070a05a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017b0709c0e0_0, 0;
    %wait E_0000017b070a4600;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000017b070a3f80;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/s 1;
    %assign/vec4 v0000017b0709c0e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0000017b070a4600;
    %fork TD_tb.stim1.wavedrom_stop, S_0000017b070a5520;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000017b070a3f80;
    %vpi_func 3 34 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0000017b0709c0e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000017b070a0410;
T_4 ;
    %wait E_0000017b070a3f00;
    %load/vec4 v0000017b0709baa0_0;
    %assign/vec4 v0000017b0709c040_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017b070a0410;
T_5 ;
    %wait E_0000017b070a4600;
    %load/vec4 v0000017b0709baa0_0;
    %assign/vec4 v0000017b0709c900_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000017b070a0410;
T_6 ;
    %wait E_0000017b070a46c0;
    %load/vec4 v0000017b0709ba00_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0000017b0709c040_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0000017b0709c900_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0000017b0709c2c0_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000017b070a1b50;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b0710aa30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b0710a490_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0000017b070a1b50;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0000017b0710aa30_0;
    %inv;
    %store/vec4 v0000017b0710aa30_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0000017b070a1b50;
T_9 ;
    %vpi_call/w 3 68 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 69 "$dumpvars", 32'sb00000000000000000000000000000001, v0000017b0709bf00_0, v0000017b0710ba70_0, v0000017b0710aa30_0, v0000017b0710a670_0, v0000017b0710b4d0_0, v0000017b0710a7b0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000017b070a1b50;
T_10 ;
    %load/vec4 v0000017b0710a530_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 101 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v0000017b0710a530_0, 64, 32>, &PV<v0000017b0710a530_0, 32, 32> {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 102 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_10.1 ;
    %vpi_call/w 3 104 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000017b0710a530_0, 128, 32>, &PV<v0000017b0710a530_0, 0, 32> {0 0 0};
    %vpi_call/w 3 105 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 106 "$display", "Mismatches: %1d in %1d samples", &PV<v0000017b0710a530_0, 128, 32>, &PV<v0000017b0710a530_0, 0, 32> {0 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0000017b070a1b50;
T_11 ;
    %wait E_0000017b070a3f80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017b0710a530_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b0710a530_0, 4, 32;
    %load/vec4 v0000017b0710b1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000017b0710a530_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 117 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b0710a530_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000017b0710a530_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b0710a530_0, 4, 32;
T_11.0 ;
    %load/vec4 v0000017b0710b4d0_0;
    %load/vec4 v0000017b0710b4d0_0;
    %load/vec4 v0000017b0710a7b0_0;
    %xor;
    %load/vec4 v0000017b0710b4d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0000017b0710a530_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b0710a530_0, 4, 32;
T_11.6 ;
    %load/vec4 v0000017b0710a530_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017b0710a530_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000017b070a1b50;
T_12 ;
    %delay 1000000, 0;
    %vpi_call/w 3 129 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 130 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob078_dualedge_test.sv";
    "dataset_code-complete-iccad2023/Prob078_dualedge_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob078_dualedge/Prob078_dualedge_sample01.sv";
