

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0'
================================================================
* Date:           Wed Dec 27 21:19:37 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 25.00 ns | 11.560 ns |   3.12 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 75.000 ns | 75.000 ns |    4|    4| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_2_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 5 'read' 'data_2_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1116_75_cast = sext i16 %data_2_V_read_2 to i26" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 6 'sext' 'sext_ln1116_75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (5.58ns)   --->   "%mul_ln1118 = mul i26 -1852, %sext_ln1116_75_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7 'mul' 'mul_ln1118' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (5.58ns)   --->   "%mul_ln1118_85 = mul i26 1710, %sext_ln1116_75_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 9 'mul' 'mul_ln1118_85' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_85, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 10 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%data_5_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 11 'read' 'data_5_V_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%data_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 12 'read' 'data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1116_76_cast = sext i16 %data_3_V_read_1 to i26" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 13 'sext' 'sext_ln1116_76_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (5.58ns)   --->   "%mul_ln1118_86 = mul i26 -1308, %sext_ln1116_76_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'mul' 'mul_ln1118_86' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln708_79 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_86, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'partselect' 'trunc_ln708_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1116_78_cast = sext i16 %data_5_V_read_2 to i26" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 16 'sext' 'sext_ln1116_78_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (5.58ns)   --->   "%mul_ln1118_87 = mul i26 -1057, %sext_ln1116_78_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'mul' 'mul_ln1118_87' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln708_80 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_87, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'partselect' 'trunc_ln708_80' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 9.48>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%data_6_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 19 'read' 'data_6_V_read_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1116_79_cast = sext i16 %data_6_V_read_2 to i26" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 20 'sext' 'sext_ln1116_79_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (5.58ns)   --->   "%mul_ln1118_88 = mul i26 1560, %sext_ln1116_79_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'mul' 'mul_ln1118_88' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln708_81 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_88, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'partselect' 'trunc_ln708_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (5.58ns)   --->   "%mul_ln1118_89 = mul i26 -1441, %sext_ln1116_79_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'mul' 'mul_ln1118_89' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln708_82 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_89, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'partselect' 'trunc_ln708_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_84 = add i16 -4, %trunc_ln708_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 25 'add' 'add_ln703_84' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 26 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%acc_2_V = add i16 %add_ln703_84, %trunc_ln708_80" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 26 'add' 'acc_2_V' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 11.5>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%data_8_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 27 'read' 'data_8_V_read_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%data_7_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 28 'read' 'data_7_V_read_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 16, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:26]   --->   Operation 29 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [4 x i8]* @p_str24, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 30 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1116_80_cast = sext i16 %data_7_V_read_2 to i26" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 31 'sext' 'sext_ln1116_80_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (5.58ns)   --->   "%mul_ln1118_90 = mul i26 1488, %sext_ln1116_80_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'mul' 'mul_ln1118_90' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln708_83 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_90, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'partselect' 'trunc_ln708_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1116_81_cast = sext i16 %data_8_V_read_2 to i26" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 34 'sext' 'sext_ln1116_81_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i16 %data_8_V_read_2 to i15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'trunc' 'trunc_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = call i26 @_ssdm_op_BitConcatenate.i26.i15.i11(i15 %trunc_ln1118, i11 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %data_8_V_read_2, i4 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i20 %shl_ln1118_s to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.37ns)   --->   "%add_ln1118 = add i26 %sext_ln1118, %shl_ln" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'add' 'add_ln1118' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln708_84 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'partselect' 'trunc_ln708_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (5.58ns)   --->   "%mul_ln1118_91 = mul i26 -1383, %sext_ln1116_81_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'mul' 'mul_ln1118_91' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln708_85 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_91, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'partselect' 'trunc_ln708_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i16 71, %trunc_ln708_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 43 'add' 'add_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_80 = add i16 %add_ln703, %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 44 'add' 'add_ln703_80' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_81 = add i16 %trunc_ln708_s, %trunc_ln708_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 45 'add' 'add_ln703_81' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (2.07ns)   --->   "%add_ln703_82 = add i16 -868, %trunc_ln708_83" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 46 'add' 'add_ln703_82' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%acc_1_V = add i16 %add_ln703_82, %add_ln703_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 47 'add' 'acc_1_V' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_86 = add i16 -7, %trunc_ln708_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 48 'add' 'add_ln703_86' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%acc_3_V = add i16 %add_ln703_86, %trunc_ln708_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 49 'add' 'acc_3_V' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16 } undef, i16 %add_ln703_80, 0" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 50 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16 } %mrv, i16 %acc_1_V, 1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 51 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16 } %mrv_1, i16 %acc_2_V, 2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 52 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16 } %mrv_2, i16 %acc_3_V, 3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 53 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16 } %mrv_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 54 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 25ns, clock uncertainty: 3.12ns.

 <State 1>: 5.58ns
The critical path consists of the following:
	wire read on port 'data_2_V_read' (firmware/nnet_utils/nnet_dense_latency.h:13) [12]  (0 ns)
	'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [16]  (5.58 ns)

 <State 2>: 5.58ns
The critical path consists of the following:
	wire read on port 'data_5_V_read' (firmware/nnet_utils/nnet_dense_latency.h:13) [10]  (0 ns)
	'mul' operation ('mul_ln1118_87', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [24]  (5.58 ns)

 <State 3>: 9.48ns
The critical path consists of the following:
	wire read on port 'data_6_V_read' (firmware/nnet_utils/nnet_dense_latency.h:13) [9]  (0 ns)
	'mul' operation ('mul_ln1118_88', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [27]  (5.58 ns)
	'add' operation ('add_ln703_84', firmware/nnet_utils/nnet_dense_latency.h:58) [48]  (0 ns)
	'add' operation ('acc[2].V', firmware/nnet_utils/nnet_dense_latency.h:58) [49]  (3.9 ns)

 <State 4>: 11.6ns
The critical path consists of the following:
	wire read on port 'data_7_V_read' (firmware/nnet_utils/nnet_dense_latency.h:13) [8]  (0 ns)
	'mul' operation ('mul_ln1118_90', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [32]  (5.58 ns)
	'add' operation ('add_ln703_82', firmware/nnet_utils/nnet_dense_latency.h:58) [46]  (2.08 ns)
	'add' operation ('acc[1].V', firmware/nnet_utils/nnet_dense_latency.h:58) [47]  (3.9 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
