C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\RISC-V\mi-v\synthesis   -part M2S025  -package VF256  -grade STD    -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile C:\RISC-V\mi-v\synthesis\synlog\report\top_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  work.top  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\RISC-V\mi-v\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -ovm  C:\RISC-V\mi-v\synthesis\top.vm   -freq 100.000   -tcl  C:\RISC-V\mi-v\designer\top\synthesis.fdc  C:\RISC-V\mi-v\synthesis\synwork\top_prem.srd  -sap  C:\RISC-V\mi-v\synthesis\top.sap  -otap  C:\RISC-V\mi-v\synthesis\top.tap  -omap  C:\RISC-V\mi-v\synthesis\top.map  -devicelib  C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v  -sap  C:\RISC-V\mi-v\synthesis\top.sap  -ologparam  C:\RISC-V\mi-v\synthesis\syntmp\top.plg  -osyn  C:\RISC-V\mi-v\synthesis\top.srm  -prjdir  C:\RISC-V\mi-v\synthesis\  -prjname  top_syn  -log  C:\RISC-V\mi-v\synthesis\synlog\top_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S025 -package VF256 -grade STD -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile ..\synlog\report\top_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module work.top -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -ovm ..\top.vm -freq 100.000 -tcl ..\..\designer\top\synthesis.fdc ..\synwork\top_prem.srd -sap ..\top.sap -otap ..\top.tap -omap ..\top.map -devicelib ..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v -sap ..\top.sap -ologparam top.plg -osyn ..\top.srm -prjdir ..\ -prjname top_syn -log ..\synlog\top_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:89
file:..\scratchproject.prs|io:o|time:1565096699|size:25988|exec:0|csum:
file:..\top.vm|io:o|time:1565097601|size:4753128|exec:0|csum:
file:..\..\designer\top\synthesis.fdc|io:i|time:1565097505|size:588|exec:0|csum:430237025E2792D4DFF41D38DB2B825F
file:..\synwork\top_prem.srd|io:i|time:1565097513|size:1107981|exec:0|csum:DEBD5F19EE25A2A40A449290ADDA056F
file:..\top.sap|io:o|time:1565097515|size:22817|exec:0|csum:
file:..\top.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\top.map|io:o|time:1565097603|size:28|exec:0|csum:
file:..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1545375133|size:16417|exec:0|csum:6A584D9435DB98E6C5383F587B4BA27F
file:..\top.sap|io:o|time:1565097515|size:22817|exec:0|csum:
file:top.plg|io:o|time:1565097603|size:1489|exec:0|csum:
file:..\top.srm|io:o|time:1565097598|size:23621|exec:0|csum:
file:..\synlog\top_fpga_mapper.srr|io:o|time:1565097603|size:282114|exec:0|csum:
file:..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe|io:i|time:1545375129|size:35620864|exec:1|csum:AFC1D03A121E8E2C0389EDEDDE1E630A
