
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035431                       # Number of seconds simulated
sim_ticks                                 35431186041                       # Number of ticks simulated
final_tick                               563347442700                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 267318                       # Simulator instruction rate (inst/s)
host_op_rate                                   346104                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2943517                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907072                       # Number of bytes of host memory used
host_seconds                                 12037.02                       # Real time elapsed on the host
sim_insts                                  3217710346                       # Number of instructions simulated
sim_ops                                    4166065166                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1182848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1854208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2038912                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5081216                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1609216                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1609216                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9241                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14486                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15929                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39697                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12572                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12572                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46964                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33384375                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54190                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     52332654                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46964                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     57545689                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               143410836                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46964                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54190                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46964                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             148118                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45418068                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45418068                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45418068                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46964                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33384375                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54190                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     52332654                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46964                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     57545689                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              188828903                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84966874                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31082254                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25282000                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075528                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13062454                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12236362                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3186055                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91149                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34351545                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169750203                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31082254                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15422417                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35645068                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10661149                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5277748                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         16785095                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       822284                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83824680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.494906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.301226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48179612     57.48%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1908133      2.28%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2488230      2.97%     62.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3773945      4.50%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3670498      4.38%     71.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2799053      3.34%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1648343      1.97%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2494008      2.98%     79.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16862858     20.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83824680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365816                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.997840                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35496591                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5163779                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34345616                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       268608                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8550080                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5271807                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          289                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     203030530                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1330                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8550080                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37366584                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1031471                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1391191                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32700345                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2785004                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197131192                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          813                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1203214                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       875300                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           11                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274640567                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    918033298                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    918033298                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103891520                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41885                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23646                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7889135                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18272671                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9687839                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       188272                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3061985                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183244188                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39762                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147594591                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       274182                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59633553                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181268245                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6426                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83824680                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.760753                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898407                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29044865     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18444805     22.00%     56.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11883227     14.18%     70.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8136371      9.71%     80.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7622609      9.09%     89.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4063382      4.85%     94.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2985418      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       897659      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       746344      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83824680                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725692     68.98%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             7      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        151337     14.38%     83.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175053     16.64%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122817437     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2085055      1.41%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14557121      9.86%     94.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8118309      5.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147594591                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.737084                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1052089                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007128                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380340127                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242918338                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143441768                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148646680                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       501261                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7004740                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2034                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          875                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2465393                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          169                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8550080                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         603650                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        98178                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183283950                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1187820                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18272671                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9687839                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23094                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74425                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          875                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1267049                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1176156                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2443205                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144752260                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13706615                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2842325                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21636271                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20273998                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7929656                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.703632                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143479448                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143441768                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92152821                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258792682                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.688208                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356087                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60379730                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2109825                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75274600                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.632748                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.154534                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28929404     38.43%     38.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21671522     28.79%     67.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7985726     10.61%     77.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4570830      6.07%     83.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3812679      5.07%     88.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1860406      2.47%     91.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1877846      2.49%     93.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       800359      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3765828      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75274600                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3765828                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           254792925                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          375122969                       # The number of ROB writes
system.switch_cpus0.timesIdled                  33322                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1142194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.849669                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.849669                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.176929                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.176929                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651376053                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198103045                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187567698                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84966874                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30992002                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27102116                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1963800                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15511913                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14903716                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2227616                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61729                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36561173                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172496420                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30992002                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17131332                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35502472                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9638992                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4120719                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18023058                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       778845                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83848427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.367786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.171783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48345955     57.66%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1755254      2.09%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3211029      3.83%     63.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3022167      3.60%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4972672      5.93%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5185092      6.18%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1227473      1.46%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          919945      1.10%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15208840     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83848427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364754                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.030161                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37713239                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3981421                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34358022                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137327                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7658414                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3364897                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5638                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     192966083                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1364                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7658414                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39293709                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1350965                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       453555                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32900231                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2191543                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     187900599                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        750430                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       882970                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    249461309                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    855240007                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    855240007                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162355228                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87106068                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22098                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10813                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5873542                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28941271                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6278771                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103601                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2122764                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         177830522                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21611                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150113744                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200119                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53307965                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146409959                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83848427                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.790299                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840311                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28941564     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15656202     18.67%     53.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13677620     16.31%     69.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8367072      9.98%     79.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8757872     10.44%     89.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5154428      6.15%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2274192      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       603510      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       415967      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83848427                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         589227     66.31%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189608     21.34%     87.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       109766     12.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117714532     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1181163      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10798      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25875173     17.24%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5332078      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150113744                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.766733                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             888601                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005920                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385164632                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231160556                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145224228                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151002345                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       367176                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8254326                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1002                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          459                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1536032                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7658414                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         718164                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63398                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    177852136                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       207876                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28941271                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6278771                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10813                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33531                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          215                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          459                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1048316                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1153870                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2202186                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147316207                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24871666                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2797534                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30074121                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22268529                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5202455                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.733808                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145386084                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145224228                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89213545                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        217624380                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.709186                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409943                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109104434                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123918542                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53934361                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1968990                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76190013                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626441                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.321157                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34972043     45.90%     45.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16174723     21.23%     67.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9056021     11.89%     79.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3063904      4.02%     83.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2937950      3.86%     86.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1225362      1.61%     88.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3281948      4.31%     92.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       954729      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4523333      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76190013                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109104434                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123918542                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25429684                       # Number of memory references committed
system.switch_cpus1.commit.loads             20686945                       # Number of loads committed
system.switch_cpus1.commit.membars              10798                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19407344                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108167852                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1673403                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4523333                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           249519583                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          363370783                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31531                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1118447                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109104434                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123918542                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109104434                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.778766                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.778766                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.284082                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.284082                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       681537379                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190314187                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      198959078                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21596                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84966874                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30740336                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24986566                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2094737                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12665033                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11978401                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3237765                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88317                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30807501                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170463052                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30740336                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15216166                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37483411                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11267915                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6193846                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15088088                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       900405                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83611577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.519360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.307994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46128166     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3294434      3.94%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2648280      3.17%     62.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6473039      7.74%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1750612      2.09%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2243470      2.68%     74.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1628375      1.95%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          914122      1.09%     77.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18531079     22.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83611577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361792                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.006230                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32233466                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6005535                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36041123                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       245934                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9085515                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5246661                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41600                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     203841282                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        77939                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9085515                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34596361                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1332833                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1183592                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33868094                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3545178                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196658602                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        31932                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1466448                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1103185                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1366                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275310440                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    918062991                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    918062991                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168641782                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106668658                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40013                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22393                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9733306                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18356268                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9343821                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       145273                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2596518                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185948693                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38440                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147668429                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       286277                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64330329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196406051                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5768                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83611577                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.766124                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.890323                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28959687     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18117479     21.67%     56.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11600346     13.87%     70.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8750952     10.47%     80.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7582042      9.07%     89.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3896522      4.66%     94.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3362084      4.02%     98.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       625600      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       716865      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83611577                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         864586     70.69%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             9      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        180826     14.78%     85.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       177702     14.53%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123026444     83.31%     83.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2101539      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16336      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14638511      9.91%     94.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7885599      5.34%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147668429                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.737953                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1223123                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008283                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    380457835                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250318082                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143901834                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148891552                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       552246                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7257338                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2844                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          620                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2402480                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9085515                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         535245                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        79932                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185987135                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       395284                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18356268                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9343821                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22104                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71728                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          620                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1245765                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1186627                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2432392                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145312182                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13740853                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2356247                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21408735                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20499528                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7667882                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.710222                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143997317                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143901834                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93783101                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        264833799                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.693623                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354121                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98797104                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121332355                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64655476                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32672                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2099428                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74526062                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.628053                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.142926                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28869604     38.74%     38.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20708107     27.79%     66.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8426740     11.31%     77.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4732142      6.35%     84.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3862408      5.18%     89.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1552083      2.08%     91.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1849188      2.48%     93.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       937153      1.26%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3588637      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74526062                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98797104                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121332355                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18040271                       # Number of memory references committed
system.switch_cpus2.commit.loads             11098930                       # Number of loads committed
system.switch_cpus2.commit.membars              16336                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17433254                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109324747                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2470145                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3588637                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           256925256                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          381067093                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1355297                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98797104                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121332355                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98797104                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.860014                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.860014                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.162772                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.162772                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       653670009                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198859599                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188062350                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32672                       # number of misc regfile writes
system.l2.replacements                          39700                       # number of replacements
system.l2.tagsinuse                      32767.970143                       # Cycle average of tags in use
system.l2.total_refs                          1083886                       # Total number of references to valid blocks.
system.l2.sampled_refs                          72468                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.956753                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           849.140701                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.327219                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3912.142799                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.629954                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6092.268784                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.527034                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5256.682797                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5298.066699                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6155.682067                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5174.502088                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.025914                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000315                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.119389                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000294                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.185921                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000291                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.160421                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.161684                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.187857                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.157913                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        43040                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39577                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        55806                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  138423                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            55176                       # number of Writeback hits
system.l2.Writeback_hits::total                 55176                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        43040                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39577                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        55806                       # number of demand (read+write) hits
system.l2.demand_hits::total                   138423                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        43040                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39577                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        55806                       # number of overall hits
system.l2.overall_hits::total                  138423                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9235                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14487                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        15929                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 39692                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9241                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14487                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15929                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39698                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9241                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14487                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15929                       # number of overall misses
system.l2.overall_misses::total                 39698                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       529340                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    480828279                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       708894                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    772186719                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       588531                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    821358674                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2076200437                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       201650                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        201650                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       529340                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    481029929                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       708894                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    772186719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       588531                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    821358674                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2076402087                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       529340                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    481029929                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       708894                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    772186719                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       588531                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    821358674                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2076402087                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52275                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54064                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        71735                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              178115                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        55176                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             55176                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 6                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52281                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54064                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        71735                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               178121                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52281                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54064                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        71735                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              178121                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.176662                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.267960                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.222053                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.222845                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.176756                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.267960                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.222053                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.222871                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.176756                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.267960                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.222053                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.222871                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40718.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 52065.866703                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 47259.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53302.044523                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45271.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 51563.731182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52307.780837                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 33608.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 33608.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40718.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 52053.882588                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 47259.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53302.044523                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45271.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 51563.731182                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52304.954582                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40718.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 52053.882588                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 47259.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53302.044523                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45271.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 51563.731182                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52304.954582                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12572                       # number of writebacks
system.l2.writebacks::total                     12572                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9235                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14487                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        15929                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            39692                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14487                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        15929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39698                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14487                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        15929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39698                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       452603                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    427106383                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       621774                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    688218104                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       512274                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    729132449                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1846043587                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       166385                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       166385                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       452603                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    427272768                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       621774                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    688218104                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       512274                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    729132449                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1846209972                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       452603                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    427272768                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       621774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    688218104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       512274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    729132449                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1846209972                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176662                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.267960                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.222053                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.222845                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.176756                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.267960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.222053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.222871                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.176756                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.267960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.222053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.222871                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34815.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46248.660855                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41451.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47505.909022                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39405.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 45773.899743                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46509.210597                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 27730.833333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 27730.833333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34815.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 46236.637593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41451.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47505.909022                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39405.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 45773.899743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46506.372412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34815.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 46236.637593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41451.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47505.909022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39405.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 45773.899743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46506.372412                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996531                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016792694                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049985.270161                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996531                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16785077                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16785077                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16785077                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16785077                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16785077                       # number of overall hits
system.cpu0.icache.overall_hits::total       16785077                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       800638                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       800638                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       800638                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       800638                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       800638                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       800638                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16785095                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16785095                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16785095                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16785095                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16785095                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16785095                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 44479.888889                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44479.888889                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 44479.888889                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44479.888889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 44479.888889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44479.888889                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       577010                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       577010                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       577010                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       577010                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       577010                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       577010                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44385.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44385.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 44385.384615                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44385.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 44385.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44385.384615                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52281                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173618444                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52537                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3304.688962                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.269421                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.730579                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911209                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088791                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10425775                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10425775                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185194                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185194                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17637                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17637                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17610969                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17610969                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17610969                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17610969                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       133013                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       133013                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2908                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2908                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       135921                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        135921                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       135921                       # number of overall misses
system.cpu0.dcache.overall_misses::total       135921                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4442277066                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4442277066                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    165263612                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    165263612                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4607540678                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4607540678                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4607540678                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4607540678                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10558788                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10558788                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17746890                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17746890                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17746890                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17746890                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012597                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012597                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000405                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000405                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007659                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007659                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007659                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007659                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33397.315044                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33397.315044                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 56830.678129                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56830.678129                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33898.666711                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33898.666711                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33898.666711                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33898.666711                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       680533                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 42533.312500                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23930                       # number of writebacks
system.cpu0.dcache.writebacks::total            23930                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        80738                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        80738                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2902                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2902                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83640                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83640                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83640                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83640                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52275                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52275                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52281                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52281                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52281                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52281                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    879492516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    879492516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       211320                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       211320                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    879703836                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    879703836                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    879703836                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    879703836                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002946                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002946                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002946                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002946                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16824.342726                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16824.342726                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        35220                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        35220                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16826.453893                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16826.453893                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16826.453893                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16826.453893                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.996548                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926008964                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708503.623616                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996548                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024033                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868584                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18023042                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18023042                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18023042                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18023042                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18023042                       # number of overall hits
system.cpu1.icache.overall_hits::total       18023042                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       798703                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       798703                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       798703                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       798703                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       798703                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       798703                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18023058                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18023058                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18023058                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18023058                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18023058                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18023058                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49918.937500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49918.937500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49918.937500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49918.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49918.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49918.937500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       725472                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       725472                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       725472                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       725472                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       725472                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       725472                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48364.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48364.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 48364.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48364.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 48364.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48364.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54063                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231634054                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54319                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4264.328393                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   213.783122                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    42.216878                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.835090                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.164910                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22588867                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22588867                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4721123                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4721123                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10813                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10813                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10798                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10798                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27309990                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27309990                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27309990                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27309990                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       169501                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       169501                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       169501                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        169501                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       169501                       # number of overall misses
system.cpu1.dcache.overall_misses::total       169501                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6760487612                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6760487612                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6760487612                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6760487612                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6760487612                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6760487612                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22758368                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22758368                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4721123                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4721123                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27479491                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27479491                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27479491                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27479491                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007448                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007448                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006168                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006168                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006168                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006168                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39884.647359                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39884.647359                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39884.647359                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39884.647359                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39884.647359                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39884.647359                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11399                       # number of writebacks
system.cpu1.dcache.writebacks::total            11399                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       115437                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       115437                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       115437                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       115437                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       115437                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       115437                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54064                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54064                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54064                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54064                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54064                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54064                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1103305331                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1103305331                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1103305331                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1103305331                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1103305331                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1103305331                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001967                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001967                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20407.393663                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20407.393663                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20407.393663                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20407.393663                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20407.393663                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20407.393663                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996555                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1016950688                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050303.806452                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996555                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15088071                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15088071                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15088071                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15088071                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15088071                       # number of overall hits
system.cpu2.icache.overall_hits::total       15088071                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       782678                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       782678                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       782678                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       782678                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       782678                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       782678                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15088088                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15088088                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15088088                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15088088                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15088088                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15088088                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 46039.882353                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 46039.882353                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 46039.882353                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 46039.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 46039.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 46039.882353                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       602874                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       602874                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       602874                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       602874                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       602874                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       602874                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46374.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46374.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46374.923077                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46374.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46374.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46374.923077                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71735                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180631530                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71991                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2509.084886                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.474368                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.525632                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900291                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099709                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10441779                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10441779                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6908669                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6908669                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21736                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21736                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16336                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16336                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17350448                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17350448                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17350448                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17350448                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       149343                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       149343                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       149343                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        149343                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       149343                       # number of overall misses
system.cpu2.dcache.overall_misses::total       149343                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4619664563                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4619664563                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4619664563                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4619664563                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4619664563                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4619664563                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10591122                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10591122                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6908669                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6908669                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16336                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16336                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17499791                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17499791                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17499791                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17499791                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014101                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014101                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008534                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008534                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008534                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008534                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 30933.251394                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30933.251394                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 30933.251394                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30933.251394                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 30933.251394                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30933.251394                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19847                       # number of writebacks
system.cpu2.dcache.writebacks::total            19847                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        77608                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        77608                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        77608                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        77608                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        77608                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        77608                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71735                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71735                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71735                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71735                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71735                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71735                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1325918391                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1325918391                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1325918391                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1325918391                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1325918391                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1325918391                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006773                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006773                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004099                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004099                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004099                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004099                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18483.562989                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18483.562989                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18483.562989                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18483.562989                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18483.562989                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18483.562989                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
