Analysis & Synthesis report for bbtronenhanced
Tue Jun 26 19:52:18 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_kcc1:auto_generated
 16. Parameter Settings for User Entity Instance: deBouncer:inst_deBouncer
 17. Parameter Settings for Inferred Entity Instance: dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0
 18. Parameter Settings for Inferred Entity Instance: ALU:inst_ALU|lpm_divide:Mod0
 19. Parameter Settings for Inferred Entity Instance: ALU:inst_ALU|lpm_divide:Div0
 20. Parameter Settings for Inferred Entity Instance: ALU:inst_ALU|lpm_mult:Mult0
 21. altsyncram Parameter Settings by Entity Instance
 22. lpm_mult Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "muxJump:inst_muxJump"
 24. Port Connectivity Checks: "deBouncer:inst_deBouncer"
 25. Port Connectivity Checks: "outModule:inst_outModule|binToBCD:comb_3"
 26. Port Connectivity Checks: "outModule:inst_outModule"
 27. Port Connectivity Checks: "dataMemory:inst_dataMemory"
 28. Port Connectivity Checks: "registerBench:inst_registerBench"
 29. Port Connectivity Checks: "instructionMemory:inst_instructionMemory"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 26 19:52:18 2018       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; bbtronenhanced                              ;
; Top-level Entity Name              ; bbtronenhancedCPU                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 804                                         ;
;     Total combinational functions  ; 702                                         ;
;     Dedicated logic registers      ; 232                                         ;
; Total registers                    ; 232                                         ;
; Total pins                         ; 41                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 992                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; bbtronenhancedCPU  ; bbtronenhanced     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+
; signExtenderR.v                  ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/signExtenderR.v            ;         ;
; signExtenderJ.v                  ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/signExtenderJ.v            ;         ;
; registerBench.v                  ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/registerBench.v            ;         ;
; programCounter.v                 ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v           ;         ;
; muxRegDest.v                     ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxRegDest.v               ;         ;
; controlUnity.v                   ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v             ;         ;
; muxMemtoReg.v                    ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxMemtoReg.v              ;         ;
; muxJump.v                        ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxJump.v                  ;         ;
; muxInSignal.v                    ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxInSignal.v              ;         ;
; muxALUScr.v                      ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxALUScr.v                ;         ;
; instructionMemory.v              ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v        ;         ;
; dataMemory.v                     ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/dataMemory.v               ;         ;
; andmux.v                         ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/andmux.v                   ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v                      ;         ;
; muxPCScr.v                       ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxPCScr.v                 ;         ;
; bbtronenhancedCPU.v              ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v        ;         ;
; outModule.v                      ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/outModule.v                ;         ;
; display.v                        ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/display.v                  ;         ;
; binToBCD.v                       ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/binToBCD.v                 ;         ;
; deBouncer.v                      ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/deBouncer.v                ;         ;
; enterButton.v                    ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/enterButton.v              ;         ;
; timer.v                          ; yes             ; User Verilog HDL File        ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/timer.v                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc    ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc           ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                 ; d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc            ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc               ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; db/altsyncram_kcc1.tdf           ; yes             ; Auto-Generated Megafunction  ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_kcc1.tdf     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf           ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc          ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc      ;         ;
; db/lpm_divide_kcm.tdf            ; yes             ; Auto-Generated Megafunction  ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/lpm_divide_kcm.tdf      ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/sign_div_unsign_9nh.tdf ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction  ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/alt_u_div_6af.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_hkm.tdf            ; yes             ; Auto-Generated Megafunction  ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/lpm_divide_hkm.tdf      ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf             ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc          ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.inc             ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/bypassff.inc             ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift.inc             ;         ;
; db/mult_7dt.tdf                  ; yes             ; Auto-Generated Megafunction  ; d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 804                    ;
;                                             ;                        ;
; Total combinational functions               ; 702                    ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 363                    ;
;     -- 3 input functions                    ; 206                    ;
;     -- <=2 input functions                  ; 133                    ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 556                    ;
;     -- arithmetic mode                      ; 146                    ;
;                                             ;                        ;
; Total registers                             ; 232                    ;
;     -- Dedicated logic registers            ; 232                    ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 41                     ;
; Total memory bits                           ; 992                    ;
;                                             ;                        ;
; Embedded Multiplier 9-bit elements          ; 0                      ;
;                                             ;                        ;
; Maximum fan-out node                        ; timer:inst_timer|clock ;
; Maximum fan-out                             ; 225                    ;
; Total fan-out                               ; 3444                   ;
; Average fan-out                             ; 3.29                   ;
+---------------------------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                               ; Entity Name       ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+-------------------+--------------+
; |bbtronenhancedCPU                            ; 702 (0)             ; 232 (0)                   ; 992         ; 0            ; 0       ; 0         ; 41   ; 0            ; |bbtronenhancedCPU                                                                                ; bbtronenhancedCPU ; work         ;
;    |ALU:inst_ALU|                             ; 168 (168)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|ALU:inst_ALU                                                                   ; ALU               ; work         ;
;    |andmux:inst_andmux|                       ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|andmux:inst_andmux                                                             ; andmux            ; work         ;
;    |controlUnity:inst_controlUnity|           ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|controlUnity:inst_controlUnity                                                 ; controlUnity      ; work         ;
;    |dataMemory:inst_dataMemory|               ; 10 (10)             ; 48 (48)                   ; 992         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|dataMemory:inst_dataMemory                                                     ; dataMemory        ; work         ;
;       |altsyncram:RAM_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 992         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0                                ; altsyncram        ; work         ;
;          |altsyncram_kcc1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 992         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_kcc1:auto_generated ; altsyncram_kcc1   ; work         ;
;    |deBouncer:inst_deBouncer|                 ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|deBouncer:inst_deBouncer                                                       ; deBouncer         ; work         ;
;    |enterButton:inst_enterButton|             ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|enterButton:inst_enterButton                                                   ; enterButton       ; work         ;
;    |instructionMemory:inst_instructionMemory| ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|instructionMemory:inst_instructionMemory                                       ; instructionMemory ; work         ;
;    |muxALUScr:inst_muxALUScr|                 ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|muxALUScr:inst_muxALUScr                                                       ; muxALUScr         ; work         ;
;    |muxMemtoReg:inst_muxMemtoReg|             ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|muxMemtoReg:inst_muxMemtoReg                                                   ; muxMemtoReg       ; work         ;
;    |muxPCScr:inst_muxPCScr|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|muxPCScr:inst_muxPCScr                                                         ; muxPCScr          ; work         ;
;    |outModule:inst_outModule|                 ; 82 (1)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|outModule:inst_outModule                                                       ; outModule         ; work         ;
;       |binToBCD:comb_3|                       ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|outModule:inst_outModule|binToBCD:comb_3                                       ; binToBCD          ; work         ;
;       |display:d1|                            ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|outModule:inst_outModule|display:d1                                            ; display           ; work         ;
;       |display:d2|                            ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|outModule:inst_outModule|display:d2                                            ; display           ; work         ;
;       |display:d3|                            ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|outModule:inst_outModule|display:d3                                            ; display           ; work         ;
;    |programCounter:inst_programCounter|       ; 14 (14)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|programCounter:inst_programCounter                                             ; programCounter    ; work         ;
;    |registerBench:inst_registerBench|         ; 243 (243)           ; 135 (135)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|registerBench:inst_registerBench                                               ; registerBench     ; work         ;
;    |timer:inst_timer|                         ; 40 (40)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bbtronenhancedCPU|timer:inst_timer                                                               ; timer             ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_kcc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 31           ; 32           ; 31           ; 32           ; 992  ; None ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                   ;
+-----------------------------------------------------+----------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                    ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------------+------------------------+
; controlUnity:inst_controlUnity|cu_showDisplay       ; controlUnity:inst_controlUnity|WideOr0 ; yes                    ;
; ALU:inst_ALU|aluOut[6]                              ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[5]                              ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[4]                              ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[3]                              ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[2]                              ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[1]                              ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[0]                              ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[7]                              ; ALU:inst_ALU|Mux32                     ; yes                    ;
; controlUnity:inst_controlUnity|cu_inSignal          ; controlUnity:inst_controlUnity|WideOr0 ; yes                    ;
; controlUnity:inst_controlUnity|cu_aluScr            ; controlUnity:inst_controlUnity|WideOr0 ; yes                    ;
; controlUnity:inst_controlUnity|cu_aluOp[0]          ; controlUnity:inst_controlUnity|WideOr0 ; yes                    ;
; controlUnity:inst_controlUnity|cu_aluOp[1]          ; controlUnity:inst_controlUnity|WideOr0 ; yes                    ;
; controlUnity:inst_controlUnity|cu_aluOp[2]          ; controlUnity:inst_controlUnity|WideOr0 ; yes                    ;
; controlUnity:inst_controlUnity|cu_aluOp[4]          ; controlUnity:inst_controlUnity|WideOr0 ; yes                    ;
; controlUnity:inst_controlUnity|cu_aluOp[3]          ; controlUnity:inst_controlUnity|WideOr0 ; yes                    ;
; controlUnity:inst_controlUnity|cu_Jump[0]           ; controlUnity:inst_controlUnity|WideOr0 ; yes                    ;
; controlUnity:inst_controlUnity|cu_Branch            ; controlUnity:inst_controlUnity|WideOr0 ; yes                    ;
; ALU:inst_ALU|aluOut[8]                              ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[9]                              ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[10]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[11]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[12]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[13]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[14]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[15]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[16]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[17]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[18]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[19]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[20]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[21]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[22]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[23]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[24]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[25]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[26]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[27]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[28]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[29]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[30]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; ALU:inst_ALU|aluOut[31]                             ; ALU:inst_ALU|Mux32                     ; yes                    ;
; controlUnity:inst_controlUnity|cu_hlt               ; controlUnity:inst_controlUnity|WideOr0 ; yes                    ;
; controlUnity:inst_controlUnity|cu_memtoReg          ; controlUnity:inst_controlUnity|WideOr0 ; yes                    ;
; controlUnity:inst_controlUnity|cu_regDest           ; controlUnity:inst_controlUnity|WideOr0 ; yes                    ;
; controlUnity:inst_controlUnity|cu_writeReg          ; controlUnity:inst_controlUnity|WideOr0 ; yes                    ;
; controlUnity:inst_controlUnity|cu_writeEnable       ; controlUnity:inst_controlUnity|WideOr0 ; yes                    ;
; controlUnity:inst_controlUnity|cu_readEnable        ; controlUnity:inst_controlUnity|WideOr0 ; yes                    ;
; Number of user-specified and inferred latches = 48  ;                                        ;                        ;
+-----------------------------------------------------+----------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+---------------------------------------------------+---------------------------------------------+
; Register name                                     ; Reason for Removal                          ;
+---------------------------------------------------+---------------------------------------------+
; registerBench:inst_registerBench|regBench[0][31]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][30]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][29]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][28]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][27]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][26]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][25]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][24]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][23]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][22]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][21]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][20]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][19]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][18]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][17]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][16]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][15]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][14]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][13]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][12]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][11]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][10]  ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][9]   ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][8]   ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][7]   ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][6]   ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][5]   ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][4]   ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][3]   ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][2]   ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][1]   ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[0][0]   ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[2][0]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][0]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][0]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][0]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][0]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][0]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][0]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][0]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][0]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][0]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][0]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][0]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][0]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][0]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][0]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][0]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][0]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][0]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][0]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][0]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][0]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][0]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][0]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][0]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][0]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][0]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][1]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][1]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][1]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][1]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][1]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][1]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][1]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][1]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][1]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][1]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][1]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][1]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][1]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][1]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][1]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][1]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][1]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][1]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][1]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][1]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][1]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][1]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][1]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][1]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][1]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][1]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][2]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][2]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][2]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][2]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][2]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][2]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][2]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][2]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][2]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][2]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][2]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][2]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][2]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][2]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][2]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][2]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][2]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][2]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][2]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][2]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][2]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][2]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][2]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][2]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][2]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][2]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][3]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][3]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][3]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][3]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][3]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][3]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][3]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][3]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][3]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][3]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][3]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][3]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][3]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][3]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][3]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][3]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][3]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][3]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][3]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][3]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][3]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][3]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][3]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][3]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][3]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][3]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][4]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][4]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][4]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][4]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][4]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][4]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][4]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][4]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][4]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][4]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][4]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][4]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][4]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][4]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][4]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][4]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][4]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][4]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][4]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][4]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][4]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][4]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][4]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][4]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][4]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][4]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][5]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][5]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][5]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][5]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][5]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][5]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][5]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][5]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][5]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][5]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][5]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][5]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][5]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][5]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][5]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][5]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][5]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][5]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][5]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][5]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][5]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][5]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][5]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][5]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][5]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][5]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][6]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][6]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][6]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][6]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][6]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][6]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][6]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][6]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][6]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][6]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][6]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][6]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][6]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][6]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][6]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][6]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][6]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][6]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][6]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][6]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][6]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][6]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][6]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][6]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][6]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][6]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][7]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][7]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][7]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][7]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][7]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][7]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][7]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][7]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][7]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][7]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][7]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][7]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][7]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][7]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][7]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][7]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][7]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][7]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][7]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][7]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][7]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][7]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][7]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][7]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][7]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][7]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][8]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][8]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][8]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][8]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][8]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][8]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][8]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][8]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][8]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][8]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][8]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][8]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][8]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][8]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][8]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][8]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][8]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][8]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][8]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][8]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][8]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][8]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][8]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][8]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][8]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][8]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][9]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][9]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][9]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][9]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][9]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][9]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][9]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][9]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][9]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][9]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][9]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][9]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][9]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][9]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][9]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][9]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][9]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][9]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][9]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][9]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][9]   ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][9]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][9]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][9]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][9]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][9]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][10]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][10]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][10]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][10]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][10]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][10] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][10] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][10] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][10] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][10] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][10] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][10] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][10] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][10] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][10] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][10] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][10] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][10] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][10] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][10]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][10]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][10] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][10] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][10] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][10] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][10] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][11]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][11]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][11]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][11]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][11]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][11] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][11] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][11] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][11] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][11] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][11] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][11] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][11] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][11] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][11] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][11] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][11] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][11] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][11] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][11]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][11]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][11] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][11] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][11] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][11] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][11] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][12]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][12]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][12]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][12]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][12]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][12] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][12] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][12] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][12] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][12] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][12] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][12] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][12] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][12] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][12] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][12] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][12] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][12] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][12] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][12]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][12]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][12] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][12] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][12] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][12] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][12] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][13]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][13]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][13]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][13]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][13]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][13] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][13] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][13] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][13] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][13] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][13] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][13] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][13] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][13] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][13] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][13] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][13] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][13] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][13] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][13]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][13]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][13] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][13] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][13] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][13] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][13] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][14]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][14]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][14]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][14]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][14]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][14] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][14] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][14] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][14] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][14] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][14] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][14] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][14] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][14] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][14] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][14] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][14] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][14] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][14] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][14]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][14]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][14] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][14] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][14] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][14] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][14] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][15]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][15]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][15]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][15]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][15]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][15] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][15] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][15] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][15] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][15] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][15] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][15] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][15] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][15] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][15] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][15] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][15] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][15] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][15] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][15]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][15]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][15] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][15] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][15] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][15] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][15] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][16]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][16]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][16]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][16]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][16]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][16] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][16] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][16] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][16] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][16] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][16] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][16] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][16] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][16] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][16] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][16] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][16] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][16] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][16] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][16]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][16]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][16] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][16] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][16] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][16] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][16] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][17]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][17]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][17]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][17]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][17]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][17] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][17] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][17] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][17] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][17] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][17] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][17] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][17] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][17] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][17] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][17] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][17] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][17] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][17] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][17]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][17]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][17] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][17] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][17] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][17] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][17] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][18]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][18]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][18]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][18]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][18]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][18] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][18] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][18] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][18] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][18] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][18] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][18] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][18] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][18] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][18] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][18] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][18] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][18] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][18] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][18]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][18]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][18] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][18] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][18] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][18] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][18] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][19]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][19]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][19]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][19]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][19]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][19] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][19] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][19] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][19] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][19] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][19] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][19] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][19] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][19] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][19] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][19] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][19] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][19] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][19] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][19]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][19]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][19] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][19] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][19] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][19] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][19] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][20]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][20]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][20]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][20]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][20]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][20] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][20] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][20] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][20] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][20] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][20] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][20] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][20] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][20] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][20] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][20] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][20] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][20] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][20] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][20]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][20]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][20] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][20] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][20] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][20] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][20] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][21]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][21]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][21]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][21]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][21]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][21] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][21] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][21] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][21] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][21] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][21] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][21] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][21] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][21] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][21] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][21] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][21] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][21] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][21] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][21]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][21]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][21] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][21] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][21] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][21] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][21] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][22]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][22]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][22]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][22]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][22]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][22] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][22] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][22] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][22] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][22] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][22] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][22] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][22] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][22] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][22] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][22] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][22] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][22] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][22] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][22]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][22]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][22] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][22] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][22] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][22] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][22] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][23]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][23]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][23]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][23]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][23]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][23] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][23] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][23] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][23] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][23] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][23] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][23] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][23] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][23] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][23] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][23] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][23] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][23] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][23] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][23]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][23]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][23] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][23] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][23] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][23] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][23] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][24]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][24]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][24]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][24]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][24]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][24] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][24] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][24] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][24] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][24] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][24] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][24] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][24] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][24] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][24] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][24] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][24] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][24] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][24] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][24]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][24]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][24] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][24] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][24] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][24] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][24] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][25]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][25]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][25]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][25]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][25]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][25] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][25] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][25] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][25] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][25] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][25] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][25] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][25] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][25] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][25] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][25] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][25] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][25] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][25] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][25]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][25]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][25] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][25] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][25] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][25] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][25] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][26]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][26]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][26]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][26]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][26]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][26] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][26] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][26] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][26] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][26] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][26] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][26] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][26] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][26] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][26] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][26] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][26] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][26] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][26] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][26]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][26]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][26] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][26] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][26] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][26] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][26] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][27]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][27]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][27]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][27]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][27]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][27] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][27] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][27] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][27] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][27] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][27] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][27] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][27] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][27] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][27] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][27] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][27] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][27] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][27] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][27]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][27]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][27] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][27] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][27] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][27] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][27] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][28]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][28]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][28]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][28]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][28]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][28] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][28] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][28] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][28] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][28] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][28] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][28] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][28] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][28] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][28] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][28] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][28] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][28] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][28] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][28]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][28]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][28] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][28] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][28] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][28] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][28] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][29]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][29]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][29]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][29]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][29]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][29] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][29] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][29] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][29] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][29] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][29] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][29] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][29] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][29] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][29] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][29] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][29] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][29] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][29] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][29]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][29]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][29] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][29] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][29] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][29] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][29] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][30]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][30]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][30]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][30]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][30]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][30] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][30] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][30] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][30] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][30] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][30] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][30] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][30] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][30] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][30] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][30] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][30] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][30] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][30] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][30]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][30]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][30] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][30] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][30] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][30] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][30] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[2][31]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[1][31]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[4][31]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[5][31]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[6][31]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[16][31] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[17][31] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[18][31] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[19][31] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[20][31] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[22][31] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[23][31] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[24][31] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[25][31] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[26][31] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[27][31] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[28][31] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[29][31] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[30][31] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[8][31]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[9][31]  ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[10][31] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[12][31] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[13][31] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[14][31] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[15][31] ; Stuck at GND due to stuck port clock_enable ;
; registerBench:inst_registerBench|regBench[31][26] ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[31][27] ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[31][28] ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[31][29] ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[31][30] ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[31][31] ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[31][25] ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[31][24] ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[31][23] ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[31][22] ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[31][21] ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[31][20] ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[31][19] ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[31][18] ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[31][17] ; Stuck at GND due to stuck port data_in      ;
; registerBench:inst_registerBench|regBench[31][7]  ; Lost fanout                                 ;
; registerBench:inst_registerBench|regBench[31][8]  ; Lost fanout                                 ;
; registerBench:inst_registerBench|regBench[31][9]  ; Lost fanout                                 ;
; registerBench:inst_registerBench|regBench[31][16] ; Lost fanout                                 ;
; registerBench:inst_registerBench|regBench[31][15] ; Lost fanout                                 ;
; programCounter:inst_programCounter|outAddy[15]    ; Lost fanout                                 ;
; registerBench:inst_registerBench|regBench[31][13] ; Lost fanout                                 ;
; registerBench:inst_registerBench|regBench[31][14] ; Lost fanout                                 ;
; programCounter:inst_programCounter|outAddy[13,14] ; Lost fanout                                 ;
; registerBench:inst_registerBench|regBench[31][11] ; Lost fanout                                 ;
; registerBench:inst_registerBench|regBench[31][12] ; Lost fanout                                 ;
; programCounter:inst_programCounter|outAddy[11,12] ; Lost fanout                                 ;
; registerBench:inst_registerBench|regBench[31][10] ; Lost fanout                                 ;
; programCounter:inst_programCounter|outAddy[7..10] ; Lost fanout                                 ;
; Total Number of Removed Registers = 898           ;                                             ;
+---------------------------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                       ;
+--------------------------------------------------+---------------------------+----------------------------------------------------+
; Register name                                    ; Reason for Removal        ; Registers Removed due to This Register             ;
+--------------------------------------------------+---------------------------+----------------------------------------------------+
; registerBench:inst_registerBench|regBench[0][8]  ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][8],   ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][8],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][8],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][8],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][8],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][8],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][8],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][8],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][8],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][8],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][8],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][8],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][8],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][8],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][8],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][8],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][8],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][8],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][8],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][8],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][8],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][8],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][8],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][8],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][8],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][8],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[2][30],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[1][30],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][30],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][30],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][30],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][30], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][30], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][30], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][30], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][30], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][30], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][30], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][30], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][30], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][30], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][30], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][30], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][30], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][30], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][30],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][30],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][30], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][30], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][30], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][30], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][30], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[31][8],  ;
;                                                  ;                           ; programCounter:inst_programCounter|outAddy[8]      ;
; registerBench:inst_registerBench|regBench[0][31] ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][0],   ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][0],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][0],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][0],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][0],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][0],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][0],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][0],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][0],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][0],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][0],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][0],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][0],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][0],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][0],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][0],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][0],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][0],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][0],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][0],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][0],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][0],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][0],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][0],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][0],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][0],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[2][31],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[1][31],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][31],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][31],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][31],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][31], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][31], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][31], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][31], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][31], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][31], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][31], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][31], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][31], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][31], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][31], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][31], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][31], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][31], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][31],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][31],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][31], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][31], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][31], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][31], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][31], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[31][31]  ;
; registerBench:inst_registerBench|regBench[0][16] ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][16],  ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][16],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][16],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][16],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][16],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][16], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][16], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][16], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][16], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][16], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][16], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][16], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][16], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][16], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][16], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][16], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][16], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][16], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][16], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][16],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][16],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][16], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][16], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][16], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][16], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][16], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[31][16], ;
;                                                  ;                           ; programCounter:inst_programCounter|outAddy[15],    ;
;                                                  ;                           ; programCounter:inst_programCounter|outAddy[14],    ;
;                                                  ;                           ; programCounter:inst_programCounter|outAddy[13]     ;
; registerBench:inst_registerBench|regBench[0][15] ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][15],  ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][15],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][15],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][15],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][15],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][15], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][15], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][15], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][15], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][15], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][15], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][15], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][15], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][15], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][15], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][15], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][15], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][15], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][15], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][15],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][15],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][15], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][15], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][15], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][15], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][15], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[31][15], ;
;                                                  ;                           ; programCounter:inst_programCounter|outAddy[12]     ;
; registerBench:inst_registerBench|regBench[0][13] ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][13],  ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][13],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][13],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][13],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][13],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][13], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][13], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][13], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][13], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][13], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][13], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][13], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][13], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][13], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][13], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][13], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][13], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][13], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][13], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][13],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][13],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][13], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][13], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][13], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][13], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][13], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[31][13], ;
;                                                  ;                           ; programCounter:inst_programCounter|outAddy[11]     ;
; registerBench:inst_registerBench|regBench[0][11] ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][11],  ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][11],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][11],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][11],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][11],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][11], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][11], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][11], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][11], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][11], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][11], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][11], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][11], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][11], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][11], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][11], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][11], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][11], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][11], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][11],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][11],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][11], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][11], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][11], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][11], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][11], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[31][11], ;
;                                                  ;                           ; programCounter:inst_programCounter|outAddy[10]     ;
; registerBench:inst_registerBench|regBench[0][9]  ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][9],   ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][9],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][9],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][9],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][9],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][9],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][9],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][9],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][9],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][9],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][9],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][9],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][9],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][9],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][9],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][9],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][9],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][9],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][9],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][9],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][9],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][9],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][9],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][9],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][9],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][9],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[31][9],  ;
;                                                  ;                           ; programCounter:inst_programCounter|outAddy[9]      ;
; registerBench:inst_registerBench|regBench[0][7]  ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][7],   ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][7],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][7],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][7],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][7],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][7],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][7],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][7],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][7],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][7],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][7],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][7],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][7],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][7],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][7],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][7],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][7],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][7],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][7],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][7],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][7],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][7],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][7],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][7],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][7],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][7],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[31][7],  ;
;                                                  ;                           ; programCounter:inst_programCounter|outAddy[7]      ;
; registerBench:inst_registerBench|regBench[0][23] ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][23],  ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][23],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][23],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][23],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][23],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][23], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][23], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][23], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][23], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][23], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][23], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][23], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][23], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][23], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][23], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][23], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][23], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][23], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][23], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][23],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][23],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][23], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][23], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][23], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][23], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][23], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[31][23]  ;
; registerBench:inst_registerBench|regBench[0][22] ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][22],  ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][22],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][22],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][22],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][22],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][22], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][22], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][22], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][22], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][22], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][22], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][22], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][22], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][22], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][22], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][22], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][22], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][22], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][22], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][22],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][22],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][22], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][22], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][22], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][22], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][22], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[31][22]  ;
; registerBench:inst_registerBench|regBench[0][21] ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][21],  ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][21],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][21],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][21],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][21],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][21], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][21], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][21], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][21], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][21], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][21], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][21], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][21], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][21], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][21], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][21], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][21], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][21], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][21], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][21],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][21],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][21], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][21], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][21], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][21], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][21], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[31][21]  ;
; registerBench:inst_registerBench|regBench[0][20] ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][20],  ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][20],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][20],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][20],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][20],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][20], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][20], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][20], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][20], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][20], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][20], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][20], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][20], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][20], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][20], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][20], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][20], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][20], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][20], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][20],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][20],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][20], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][20], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][20], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][20], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][20], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[31][20]  ;
; registerBench:inst_registerBench|regBench[0][19] ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][19],  ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][19],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][19],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][19],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][19],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][19], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][19], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][19], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][19], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][19], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][19], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][19], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][19], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][19], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][19], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][19], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][19], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][19], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][19], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][19],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][19],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][19], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][19], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][19], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][19], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][19], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[31][19]  ;
; registerBench:inst_registerBench|regBench[0][18] ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][18],  ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][18],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][18],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][18],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][18],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][18], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][18], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][18], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][18], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][18], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][18], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][18], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][18], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][18], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][18], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][18], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][18], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][18], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][18], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][18],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][18],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][18], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][18], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][18], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][18], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][18], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[31][18]  ;
; registerBench:inst_registerBench|regBench[0][17] ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][17],  ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][17],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][17],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][17],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][17],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][17], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][17], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][17], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][17], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][17], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][17], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][17], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][17], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][17], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][17], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][17], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][17], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][17], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][17], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][17],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][17],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][17], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][17], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][17], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][17], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][17], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[31][17]  ;
; registerBench:inst_registerBench|regBench[0][14] ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][14],  ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][14],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][14],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][14],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][14],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][14], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][14], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][14], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][14], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][14], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][14], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][14], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][14], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][14], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][14], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][14], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][14], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][14], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][14], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][14],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][14],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][14], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][14], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][14], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][14], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][14], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[31][14]  ;
; registerBench:inst_registerBench|regBench[0][12] ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][12],  ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][12],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][12],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][12],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][12],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][12], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][12], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][12], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][12], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][12], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][12], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][12], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][12], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][12], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][12], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][12], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][12], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][12], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][12], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][12],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][12],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][12], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][12], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][12], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][12], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][12], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[31][12]  ;
; registerBench:inst_registerBench|regBench[0][10] ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][10],  ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][10],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][10],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][10],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][10],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][10], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][10], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][10], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][10], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][10], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][10], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][10], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][10], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][10], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][10], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][10], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][10], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][10], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][10], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][10],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][10],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][10], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][10], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][10], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][10], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][10], ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[31][10]  ;
; registerBench:inst_registerBench|regBench[0][6]  ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][6],   ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][6],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][6],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][6],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][6],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][6],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][6],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][6],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][6],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][6],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][6],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][6],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][6],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][6],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][6],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][6],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][6],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][6],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][6],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][6],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][6],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][6],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][6],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][6],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][6],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][6]   ;
; registerBench:inst_registerBench|regBench[0][5]  ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][5],   ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][5],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][5],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][5],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][5],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][5],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][5],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][5],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][5],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][5],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][5],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][5],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][5],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][5],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][5],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][5],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][5],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][5],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][5],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][5],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][5],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][5],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][5],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][5],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][5],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][5]   ;
; registerBench:inst_registerBench|regBench[0][4]  ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][4],   ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][4],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][4],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][4],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][4],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][4],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][4],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][4],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][4],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][4],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][4],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][4],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][4],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][4],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][4],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][4],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][4],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][4],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][4],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][4],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][4],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][4],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][4],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][4],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][4],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][4]   ;
; registerBench:inst_registerBench|regBench[0][3]  ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][3],   ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][3],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][3],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][3],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][3],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][3],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][3],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][3],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][3],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][3],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][3],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][3],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][3],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][3],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][3],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][3],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][3],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][3],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][3],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][3],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][3],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][3],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][3],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][3],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][3],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][3]   ;
; registerBench:inst_registerBench|regBench[0][2]  ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][2],   ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][2],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][2],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][2],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][2],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][2],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][2],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][2],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][2],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][2],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][2],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][2],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][2],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][2],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][2],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][2],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][2],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][2],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][2],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][2],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][2],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][2],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][2],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][2],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][2],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][2]   ;
; registerBench:inst_registerBench|regBench[0][1]  ; Stuck at GND              ; registerBench:inst_registerBench|regBench[2][1],   ;
;                                                  ; due to stuck port data_in ; registerBench:inst_registerBench|regBench[1][1],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[4][1],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[5][1],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[6][1],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[16][1],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[17][1],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[18][1],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[19][1],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[20][1],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[22][1],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[23][1],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[24][1],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[25][1],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[26][1],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[27][1],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[28][1],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[29][1],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[30][1],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[8][1],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[9][1],   ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[10][1],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[12][1],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[13][1],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[14][1],  ;
;                                                  ;                           ; registerBench:inst_registerBench|regBench[15][1]   ;
+--------------------------------------------------+---------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 232   ;
; Number of registers using Synchronous Clear  ; 11    ;
; Number of registers using Synchronous Load   ; 11    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 142   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                             ;
+-------------------------------------------------+--------------------------------------+
; Register Name                                   ; RAM Name                             ;
+-------------------------------------------------+--------------------------------------+
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[0]  ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[1]  ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[2]  ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[3]  ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[4]  ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[5]  ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[6]  ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[7]  ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[8]  ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[9]  ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[10] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[11] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[12] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[13] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[14] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[15] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[16] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[17] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[18] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[19] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[20] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[21] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[22] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[23] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[24] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[25] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[26] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[27] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[28] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[29] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[30] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[31] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[32] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[33] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[34] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[35] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[36] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[37] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[38] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[39] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[40] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[41] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
; dataMemory:inst_dataMemory|RAM_rtl_0_bypass[42] ; dataMemory:inst_dataMemory|RAM_rtl_0 ;
+-------------------------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |bbtronenhancedCPU|registerBench:inst_registerBench|regBench[31][19] ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |bbtronenhancedCPU|registerBench:inst_registerBench|regBench[31][8]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |bbtronenhancedCPU|programCounter:inst_programCounter|outAddy[9]     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |bbtronenhancedCPU|muxMemtoReg:inst_muxMemtoReg|out[13]              ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |bbtronenhancedCPU|registerBench:inst_registerBench|Mux0             ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |bbtronenhancedCPU|registerBench:inst_registerBench|Mux51            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |bbtronenhancedCPU|ALU:inst_ALU|Add0                                 ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |bbtronenhancedCPU|ALU:inst_ALU|Add0                                 ;
; 19:1               ; 8 bits    ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; No         ; |bbtronenhancedCPU|ALU:inst_ALU|Mux23                                ;
; 19:1               ; 8 bits    ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; No         ; |bbtronenhancedCPU|ALU:inst_ALU|Mux11                                ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; No         ; |bbtronenhancedCPU|ALU:inst_ALU|Mux24                                ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; No         ; |bbtronenhancedCPU|ALU:inst_ALU|Mux4                                 ;
; 21:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |bbtronenhancedCPU|ALU:inst_ALU|Mux29                                ;
; 21:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |bbtronenhancedCPU|ALU:inst_ALU|Mux2                                 ;
; 22:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |bbtronenhancedCPU|ALU:inst_ALU|Mux31                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0|altsyncram_kcc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: deBouncer:inst_deBouncer ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 11    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                              ;
; WIDTH_A                            ; 32                   ; Untyped                              ;
; WIDTHAD_A                          ; 5                    ; Untyped                              ;
; NUMWORDS_A                         ; 31                   ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 32                   ; Untyped                              ;
; WIDTHAD_B                          ; 5                    ; Untyped                              ;
; NUMWORDS_B                         ; 31                   ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_kcc1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:inst_ALU|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 32             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_kcm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:inst_ALU|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 32             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:inst_ALU|lpm_mult:Mult0        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 1                                               ;
; Entity Instance                           ; dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 32                                              ;
;     -- NUMWORDS_A                         ; 31                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 32                                              ;
;     -- NUMWORDS_B                         ; 31                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                      ;
+---------------------------------------+-----------------------------+
; Name                                  ; Value                       ;
+---------------------------------------+-----------------------------+
; Number of entity instances            ; 1                           ;
; Entity Instance                       ; ALU:inst_ALU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                          ;
;     -- LPM_WIDTHB                     ; 32                          ;
;     -- LPM_WIDTHP                     ; 64                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                          ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
+---------------------------------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "muxJump:inst_muxJump"                                                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; out[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "deBouncer:inst_deBouncer"                                                                                                                                                                ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n_reset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; n_reset[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "outModule:inst_outModule|binToBCD:comb_3"                                                                    ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; negative ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "outModule:inst_outModule"                                                                                                                     ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (32 bits) is smaller than the input port (33 bits) it drives.  Extra input bit(s) "in[32..32]" will be connected to GND. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataMemory:inst_dataMemory"                                                                                                                                                              ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; memoryAddy ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerBench:inst_registerBench"                                                                                                                                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; cu_Jump ; Input  ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; pC      ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (33 bits) it drives.  Extra input bit(s) "pC[32..16]" will be connected to GND.                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instructionMemory:inst_instructionMemory"                                                                                                                                          ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addy  ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (10 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 41                          ;
; cycloneiii_ff         ; 232                         ;
;     ENA               ; 142                         ;
;     SCLR SLD          ; 11                          ;
;     plain             ; 79                          ;
; cycloneiii_lcell_comb ; 705                         ;
;     arith             ; 146                         ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 93                          ;
;     normal            ; 559                         ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 71                          ;
;         3 data inputs ; 113                         ;
;         4 data inputs ; 363                         ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 25.50                       ;
; Average LUT depth     ; 15.81                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Jun 26 19:51:57 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bbtronenhanced -c bbtronenhanced
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file signextenderr.v
    Info (12023): Found entity 1: signExtenderR File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/signExtenderR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextenderj.v
    Info (12023): Found entity 1: signExtenderJ File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/signExtenderJ.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerbench.v
    Info (12023): Found entity 1: registerBench File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/registerBench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: programCounter File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxregdest.v
    Info (12023): Found entity 1: muxRegDest File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxRegDest.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunity.v
    Info (12023): Found entity 1: controlUnity File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxmemtoreg.v
    Info (12023): Found entity 1: muxMemtoReg File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxMemtoReg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxjump.v
    Info (12023): Found entity 1: muxJump File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxJump.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxinsignal.v
    Info (12023): Found entity 1: muxInSignal File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxInSignal.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxaluscr.v
    Info (12023): Found entity 1: muxALUScr File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxALUScr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.v
    Info (12023): Found entity 1: instructionMemory File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: dataMemory File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/dataMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file andmux.v
    Info (12023): Found entity 1: andmux File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/andmux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxpcscr.v
    Info (12023): Found entity 1: muxPCScr File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxPCScr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bbtronenhancedcpu.v
    Info (12023): Found entity 1: bbtronenhancedCPU File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file outmodule.v
    Info (12023): Found entity 1: outModule File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/outModule.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display.v
    Info (12023): Found entity 1: display File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bintobcd.v
    Info (12023): Found entity 1: binToBCD File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/binToBCD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.v
    Info (12023): Found entity 1: deBouncer File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/deBouncer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file enterbutton.v
    Info (12023): Found entity 1: enterButton File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/enterButton.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timer.v
    Info (12023): Found entity 1: timer File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/timer.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at bbtronenhancedCPU.v(102): created implicit net for "wire_cu_show_Display" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 102
Critical Warning (10846): Verilog HDL Instantiation warning at outModule.v(10): instance has no name File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/outModule.v Line: 10
Info (12127): Elaborating entity "bbtronenhancedCPU" for the top level hierarchy
Info (12128): Elaborating entity "programCounter" for hierarchy "programCounter:inst_programCounter" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 87
Info (12128): Elaborating entity "instructionMemory" for hierarchy "instructionMemory:inst_instructionMemory" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 90
Warning (10036): Verilog HDL or VHDL warning at instructionMemory.v(8): object "firstClock" assigned a value but never read File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 8
Warning (10030): Net "instructionRAM[14..9]" at instructionMemory.v(10) has no driver or initial value, using a default initial value '0' File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 10
Info (10041): Inferred latch for "instructionRAM[0][0]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][1]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][2]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][3]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][4]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][5]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][6]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][7]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][8]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][9]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][10]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][11]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][12]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][13]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][14]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][15]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][16]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][17]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][18]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][19]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][20]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][21]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][22]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][23]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][24]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][25]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][26]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][27]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][28]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][29]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][30]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[0][31]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][0]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][1]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][2]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][3]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][4]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][5]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][6]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][7]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][8]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][9]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][10]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][11]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][12]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][13]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][14]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][15]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][16]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][17]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][18]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][19]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][20]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][21]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][22]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][23]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][24]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][25]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][26]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][27]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][28]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][29]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][30]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[1][31]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][0]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][1]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][2]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][3]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][4]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][5]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][6]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][7]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][8]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][9]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][10]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][11]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][12]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][13]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][14]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][15]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][16]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][17]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][18]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][19]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][20]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][21]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][22]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][23]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][24]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][25]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][26]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][27]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][28]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][29]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][30]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[2][31]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][0]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][1]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][2]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][3]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][4]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][5]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][6]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][7]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][8]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][9]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][10]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][11]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][12]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][13]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][14]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][15]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][16]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][17]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][18]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][19]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][20]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][21]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][22]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][23]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][24]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][25]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][26]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][27]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][28]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][29]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][30]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[3][31]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][0]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][1]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][2]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][3]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][4]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][5]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][6]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][7]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][8]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][9]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][10]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][11]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][12]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][13]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][14]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][15]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][16]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][17]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][18]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][19]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][20]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][21]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][22]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][23]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][24]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][25]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][26]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][27]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][28]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][29]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][30]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[4][31]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][0]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][1]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][2]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][3]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][4]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][5]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][6]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][7]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][8]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][9]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][10]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][11]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][12]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][13]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][14]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][15]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][16]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][17]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][18]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][19]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][20]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][21]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][22]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][23]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][24]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][25]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][26]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][27]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][28]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][29]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][30]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[5][31]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][0]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][1]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][2]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][3]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][4]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][5]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][6]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][7]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][8]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][9]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][10]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][11]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][12]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][13]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][14]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][15]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][16]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][17]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][18]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][19]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][20]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][21]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][22]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][23]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][24]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][25]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][26]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][27]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][28]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][29]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][30]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[6][31]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][0]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][1]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][2]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][3]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][4]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][5]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][6]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][7]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][8]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][9]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][10]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][11]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][12]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][13]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][14]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][15]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][16]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][17]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][18]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][19]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][20]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][21]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][22]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][23]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][24]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][25]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][26]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][27]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][28]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][29]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][30]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[7][31]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][0]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][1]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][2]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][3]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][4]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][5]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][6]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][7]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][8]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][9]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][10]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][11]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][12]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][13]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][14]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][15]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][16]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][17]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][18]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][19]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][20]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][21]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][22]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][23]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][24]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][25]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][26]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][27]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][28]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][29]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][30]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (10041): Inferred latch for "instructionRAM[8][31]" at instructionMemory.v(13) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v Line: 13
Info (12128): Elaborating entity "signExtenderR" for hierarchy "signExtenderR:inst_signExtenderR" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 93
Info (12128): Elaborating entity "signExtenderJ" for hierarchy "signExtenderJ:inst_signExtenderJ" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 96
Info (12128): Elaborating entity "registerBench" for hierarchy "registerBench:inst_registerBench" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 99
Warning (10230): Verilog HDL assignment warning at registerBench.v(21): truncated value with size 33 to match size of target (32) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/registerBench.v Line: 21
Info (12128): Elaborating entity "controlUnity" for hierarchy "controlUnity:inst_controlUnity" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 102
Warning (10235): Verilog HDL Always Construct warning at controlUnity.v(357): variable "enterFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 357
Warning (10235): Verilog HDL Always Construct warning at controlUnity.v(376): variable "enterFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 376
Warning (10270): Verilog HDL Case Statement warning at controlUnity.v(9): incomplete case statement has no default case item File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 9
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable "cu_writeReg", which holds its previous value in one or more paths through the always construct File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable "cu_regDest", which holds its previous value in one or more paths through the always construct File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable "cu_memtoReg", which holds its previous value in one or more paths through the always construct File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable "cu_Jump", which holds its previous value in one or more paths through the always construct File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable "cu_inSignal", which holds its previous value in one or more paths through the always construct File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable "cu_aluScr", which holds its previous value in one or more paths through the always construct File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable "cu_writeEnable", which holds its previous value in one or more paths through the always construct File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable "cu_readEnable", which holds its previous value in one or more paths through the always construct File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable "cu_Branch", which holds its previous value in one or more paths through the always construct File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable "cu_aluOp", which holds its previous value in one or more paths through the always construct File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable "cu_hlt", which holds its previous value in one or more paths through the always construct File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable "cu_reset", which holds its previous value in one or more paths through the always construct File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable "cu_showDisplay", which holds its previous value in one or more paths through the always construct File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Info (10041): Inferred latch for "cu_showDisplay" at controlUnity.v(8) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Info (10041): Inferred latch for "cu_reset" at controlUnity.v(8) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Info (10041): Inferred latch for "cu_hlt" at controlUnity.v(8) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Info (10041): Inferred latch for "cu_aluOp[0]" at controlUnity.v(8) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Info (10041): Inferred latch for "cu_aluOp[1]" at controlUnity.v(8) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Info (10041): Inferred latch for "cu_aluOp[2]" at controlUnity.v(8) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Info (10041): Inferred latch for "cu_aluOp[3]" at controlUnity.v(8) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Info (10041): Inferred latch for "cu_aluOp[4]" at controlUnity.v(8) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Info (10041): Inferred latch for "cu_Branch" at controlUnity.v(8) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Info (10041): Inferred latch for "cu_readEnable" at controlUnity.v(8) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Info (10041): Inferred latch for "cu_writeEnable" at controlUnity.v(8) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Info (10041): Inferred latch for "cu_aluScr" at controlUnity.v(8) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Info (10041): Inferred latch for "cu_inSignal" at controlUnity.v(8) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Info (10041): Inferred latch for "cu_Jump[0]" at controlUnity.v(8) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Info (10041): Inferred latch for "cu_Jump[1]" at controlUnity.v(8) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Info (10041): Inferred latch for "cu_memtoReg" at controlUnity.v(8) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Info (10041): Inferred latch for "cu_regDest" at controlUnity.v(8) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Info (10041): Inferred latch for "cu_writeReg" at controlUnity.v(8) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Info (12128): Elaborating entity "dataMemory" for hierarchy "dataMemory:inst_dataMemory" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 105
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst_ALU" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 108
Warning (10235): Verilog HDL Always Construct warning at ALU.v(21): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 21
Warning (10235): Verilog HDL Always Construct warning at ALU.v(22): variable "shamt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 22
Warning (10270): Verilog HDL Case Statement warning at ALU.v(11): incomplete case statement has no default case item File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at ALU.v(10): inferring latch(es) for variable "aluOut", which holds its previous value in one or more paths through the always construct File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[0]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[1]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[2]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[3]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[4]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[5]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[6]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[7]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[8]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[9]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[10]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[11]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[12]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[13]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[14]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[15]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[16]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[17]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[18]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[19]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[20]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[21]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[22]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[23]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[24]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[25]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[26]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[27]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[28]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[29]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[30]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (10041): Inferred latch for "aluOut[31]" at ALU.v(10) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Info (12128): Elaborating entity "outModule" for hierarchy "outModule:inst_outModule" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 111
Warning (10230): Verilog HDL assignment warning at outModule.v(12): truncated value with size 32 to match size of target (1) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/outModule.v Line: 12
Info (12128): Elaborating entity "binToBCD" for hierarchy "outModule:inst_outModule|binToBCD:comb_3" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/outModule.v Line: 10
Warning (10230): Verilog HDL assignment warning at binToBCD.v(15): truncated value with size 32 to match size of target (8) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/binToBCD.v Line: 15
Warning (10034): Output port "negative" at binToBCD.v(7) has no driver File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/binToBCD.v Line: 7
Info (12128): Elaborating entity "display" for hierarchy "outModule:inst_outModule|display:d1" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/outModule.v Line: 14
Info (12128): Elaborating entity "deBouncer" for hierarchy "deBouncer:inst_deBouncer" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 114
Warning (10230): Verilog HDL assignment warning at deBouncer.v(54): truncated value with size 32 to match size of target (11) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/deBouncer.v Line: 54
Info (12128): Elaborating entity "enterButton" for hierarchy "enterButton:inst_enterButton" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 117
Info (12128): Elaborating entity "timer" for hierarchy "timer:inst_timer" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 120
Warning (10230): Verilog HDL assignment warning at timer.v(14): truncated value with size 32 to match size of target (25) File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/timer.v Line: 14
Info (12128): Elaborating entity "muxRegDest" for hierarchy "muxRegDest:inst_muxRegDest" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 124
Info (12128): Elaborating entity "muxMemtoReg" for hierarchy "muxMemtoReg:inst_muxMemtoReg" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 127
Info (12128): Elaborating entity "muxJump" for hierarchy "muxJump:inst_muxJump" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 130
Info (12128): Elaborating entity "muxInSignal" for hierarchy "muxInSignal:inst_muxInSignal" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 133
Info (12128): Elaborating entity "muxALUScr" for hierarchy "muxALUScr:inst_muxALUScr" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 136
Info (12128): Elaborating entity "andmux" for hierarchy "andmux:inst_andmux" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 139
Info (12128): Elaborating entity "muxPCScr" for hierarchy "muxPCScr:inst_muxPCScr" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 142
Warning (276020): Inferred RAM node "dataMemory:inst_dataMemory|RAM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dataMemory:inst_dataMemory|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 31
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 31
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU:inst_ALU|Mod0" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ALU:inst_ALU|Div0" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 25
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ALU:inst_ALU|Mult0" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 24
Info (12130): Elaborated megafunction instantiation "dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "dataMemory:inst_dataMemory|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "31"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "31"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kcc1.tdf
    Info (12023): Found entity 1: altsyncram_kcc1 File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_kcc1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ALU:inst_ALU|lpm_divide:Mod0" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 26
Info (12133): Instantiated megafunction "ALU:inst_ALU|lpm_divide:Mod0" with the following parameter: File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 26
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf
    Info (12023): Found entity 1: lpm_divide_kcm File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/lpm_divide_kcm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/alt_u_div_6af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "ALU:inst_ALU|lpm_divide:Div0" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 25
Info (12133): Instantiated megafunction "ALU:inst_ALU|lpm_divide:Div0" with the following parameter: File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 25
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/lpm_divide_hkm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "ALU:inst_ALU|lpm_mult:Mult0" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 24
Info (12133): Instantiated megafunction "ALU:inst_ALU|lpm_mult:Mult0" with the following parameter: File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 24
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf Line: 30
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "ALU:inst_ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "ALU:inst_ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf Line: 90
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "controlUnity:inst_controlUnity|cu_readEnable" merged with LATCH primitive "controlUnity:inst_controlUnity|cu_memtoReg" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 4
Warning (13012): Latch controlUnity:inst_controlUnity|cu_showDisplay has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 4
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter|outAddy[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v Line: 12
Warning (13012): Latch ALU:inst_ALU|aluOut[6] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[5] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[4] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[3] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[2] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[1] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[0] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[4] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[7] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch controlUnity:inst_controlUnity|cu_inSignal has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 4
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter|outAddy[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v Line: 12
Warning (13012): Latch controlUnity:inst_controlUnity|cu_aluScr has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 4
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter|outAddy[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v Line: 12
Warning (13012): Latch controlUnity:inst_controlUnity|cu_aluOp[0] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter|outAddy[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v Line: 12
Warning (13012): Latch controlUnity:inst_controlUnity|cu_aluOp[1] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter|outAddy[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v Line: 12
Warning (13012): Latch controlUnity:inst_controlUnity|cu_aluOp[2] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter|outAddy[0] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v Line: 12
Warning (13012): Latch controlUnity:inst_controlUnity|cu_aluOp[4] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter|outAddy[0] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v Line: 12
Warning (13012): Latch controlUnity:inst_controlUnity|cu_aluOp[3] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter|outAddy[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v Line: 12
Warning (13012): Latch controlUnity:inst_controlUnity|cu_Jump[0] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter|outAddy[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v Line: 12
Warning (13012): Latch controlUnity:inst_controlUnity|cu_Branch has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 4
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter|outAddy[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v Line: 12
Warning (13012): Latch ALU:inst_ALU|aluOut[8] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[9] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[10] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[11] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[12] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[13] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[14] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[15] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[16] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[17] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[18] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[19] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[20] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[21] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[22] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[23] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[24] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[25] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[26] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[27] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[28] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[2] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[29] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[2] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[30] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[2] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch ALU:inst_ALU|aluOut[31] has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity|cu_aluOp[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (13012): Latch controlUnity:inst_controlUnity|cu_hlt has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 4
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter|outAddy[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v Line: 12
Warning (13012): Latch controlUnity:inst_controlUnity|cu_memtoReg has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 4
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter|outAddy[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v Line: 12
Warning (13012): Latch controlUnity:inst_controlUnity|cu_regDest has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 4
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter|outAddy[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v Line: 12
Warning (13012): Latch controlUnity:inst_controlUnity|cu_writeReg has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 4
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter|outAddy[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v Line: 12
Warning (13012): Latch controlUnity:inst_controlUnity|cu_writeEnable has unsafe behavior File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 4
    Warning (13013): Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter|outAddy[3] File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v Line: 12
Info (286030): Timing-Driven Synthesis is running
Warning (14026): LATCH primitive "controlUnity:inst_controlUnity|cu_showDisplay" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 4
Warning (14026): LATCH primitive "controlUnity:inst_controlUnity|cu_aluOp[0]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (14026): LATCH primitive "controlUnity:inst_controlUnity|cu_aluScr" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 4
Warning (14026): LATCH primitive "controlUnity:inst_controlUnity|cu_inSignal" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 4
Warning (14026): LATCH primitive "controlUnity:inst_controlUnity|cu_aluOp[2]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (14026): LATCH primitive "controlUnity:inst_controlUnity|cu_aluOp[4]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (14026): LATCH primitive "controlUnity:inst_controlUnity|cu_memtoReg" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 4
Warning (14026): LATCH primitive "controlUnity:inst_controlUnity|cu_regDest" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 4
Warning (14026): LATCH primitive "controlUnity:inst_controlUnity|cu_writeReg" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 4
Warning (14026): LATCH primitive "controlUnity:inst_controlUnity|cu_Branch" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 4
Warning (14026): LATCH primitive "controlUnity:inst_controlUnity|cu_Jump[0]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 8
Warning (14026): LATCH primitive "controlUnity:inst_controlUnity|cu_hlt" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 4
Warning (14026): LATCH primitive "controlUnity:inst_controlUnity|cu_writeEnable" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v Line: 4
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[8]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[9]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[10]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[11]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[12]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[13]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[14]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[15]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[16]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[17]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[18]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[19]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[20]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[21]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[22]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[23]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[24]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[25]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[26]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[27]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[28]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[29]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[30]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[31]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[3]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[2]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[1]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[0]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[4]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[5]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[6]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14026): LATCH primitive "ALU:inst_ALU|aluOut[7]" is permanently enabled File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v Line: 10
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "ALU:inst_ALU|lpm_mult:Mult0|mult_7dt:auto_generated|w513w[0]" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf Line: 75
        Warning (14320): Synthesized away node "ALU:inst_ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult1" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf Line: 39
        Warning (14320): Synthesized away node "ALU:inst_ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out4" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf Line: 80
        Warning (14320): Synthesized away node "ALU:inst_ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out6" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf Line: 85
        Warning (14320): Synthesized away node "ALU:inst_ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult3" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf Line: 48
        Warning (14320): Synthesized away node "ALU:inst_ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult5" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf Line: 57
Info (17049): 19 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/output_files/bbtronenhanced.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset" File: d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v Line: 6
Info (21057): Implemented 951 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 22 output pins
    Info (21061): Implemented 878 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 186 warnings
    Info: Peak virtual memory: 751 megabytes
    Info: Processing ended: Tue Jun 26 19:52:18 2018
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/output_files/bbtronenhanced.map.smsg.


