(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire3;
  input wire signed [(4'h8):(1'h0)] wire2;
  input wire signed [(4'hb):(1'h0)] wire1;
  input wire signed [(3'h6):(1'h0)] wire0;
  wire signed [(4'ha):(1'h0)] wire9;
  wire [(2'h2):(1'h0)] wire8;
  wire [(4'hb):(1'h0)] wire7;
  wire [(3'h6):(1'h0)] wire6;
  wire [(3'h4):(1'h0)] wire5;
  wire signed [(4'hb):(1'h0)] wire4;
  assign y = {wire9, wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = $signed((^~$signed($signed((8'ha3)))));
  assign wire5 = wire1[(3'h4):(1'h1)];
  assign wire6 = (wire3 ? wire2[(3'h6):(3'h4)] : {$signed($unsigned(wire1))});
  assign wire7 = (~&wire5[(2'h2):(1'h1)]);
  assign wire8 = $signed((^wire0));
  assign wire9 = wire8;
endmodule