ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_fwdgt.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c"
  20              		.section	.text.fwdgt_write_enable,"ax",%progbits
  21              		.align	1
  22              		.global	fwdgt_write_enable
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	fwdgt_write_enable:
  28              	.LFB116:
   1:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** /*!
   2:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \file    gd32f4xx_fwdgt.c
   3:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \brief   FWDGT driver
   4:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** 
   5:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** */
  10:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** 
  11:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** /*
  12:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** 
  14:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** are permitted provided that the following conditions are met:
  16:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** 
  17:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****        list of conditions and the following disclaimer.
  19:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****        this list of conditions and the following disclaimer in the documentation 
  21:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****        and/or other materials provided with the distribution.
  22:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****        may be used to endorse or promote products derived from this software without 
  24:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****        specific prior written permission.
  25:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** 
  26:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s 			page 2


  31:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  33:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** OF SUCH DAMAGE.
  36:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** */
  37:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** 
  38:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** #include "gd32f4xx_fwdgt.h"
  39:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** 
  40:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** /*!
  41:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \brief    enable write access to FWDGT_PSC and FWDGT_RLD
  42:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \param[in]  none
  43:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \param[out] none
  44:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \retval     none
  45:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** */
  46:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** void fwdgt_write_enable(void)
  47:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** {
  29              		.loc 1 47 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  48:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     FWDGT_CTL = FWDGT_WRITEACCESS_ENABLE;
  34              		.loc 1 48 5 view .LVU1
  35              		.loc 1 48 15 is_stmt 0 view .LVU2
  36 0000 024B     		ldr	r3, .L2
  37 0002 45F25552 		movw	r2, #21845
  38 0006 1A60     		str	r2, [r3]
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** }
  39              		.loc 1 49 1 view .LVU3
  40 0008 7047     		bx	lr
  41              	.L3:
  42 000a 00BF     		.align	2
  43              	.L2:
  44 000c 00300040 		.word	1073754112
  45              		.cfi_endproc
  46              	.LFE116:
  48              		.section	.text.fwdgt_write_disable,"ax",%progbits
  49              		.align	1
  50              		.global	fwdgt_write_disable
  51              		.syntax unified
  52              		.thumb
  53              		.thumb_func
  55              	fwdgt_write_disable:
  56              	.LFB117:
  50:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** 
  51:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** /*!
  52:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \brief    disable write access to FWDGT_PSC and FWDGT_RLD
  53:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \param[in]  none
  54:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \param[out] none
  55:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \retval     none
  56:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** */
  57:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** void fwdgt_write_disable(void)
  58:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** {
  57              		.loc 1 58 1 is_stmt 1 view -0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s 			page 3


  60              		@ frame_needed = 0, uses_anonymous_args = 0
  61              		@ link register save eliminated.
  59:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     FWDGT_CTL = FWDGT_WRITEACCESS_DISABLE;
  62              		.loc 1 59 5 view .LVU5
  63              		.loc 1 59 15 is_stmt 0 view .LVU6
  64 0000 014B     		ldr	r3, .L5
  65 0002 0022     		movs	r2, #0
  66 0004 1A60     		str	r2, [r3]
  60:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** }
  67              		.loc 1 60 1 view .LVU7
  68 0006 7047     		bx	lr
  69              	.L6:
  70              		.align	2
  71              	.L5:
  72 0008 00300040 		.word	1073754112
  73              		.cfi_endproc
  74              	.LFE117:
  76              		.section	.text.fwdgt_enable,"ax",%progbits
  77              		.align	1
  78              		.global	fwdgt_enable
  79              		.syntax unified
  80              		.thumb
  81              		.thumb_func
  83              	fwdgt_enable:
  84              	.LFB118:
  61:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** 
  62:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** /*!
  63:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \brief    start the free watchdog timer counter
  64:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \param[in]  none
  65:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \param[out] none
  66:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \retval     none
  67:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** */
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** void fwdgt_enable(void)
  69:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** {
  85              		.loc 1 69 1 is_stmt 1 view -0
  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 0
  88              		@ frame_needed = 0, uses_anonymous_args = 0
  89              		@ link register save eliminated.
  70:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     FWDGT_CTL = FWDGT_KEY_ENABLE;
  90              		.loc 1 70 5 view .LVU9
  91              		.loc 1 70 15 is_stmt 0 view .LVU10
  92 0000 024B     		ldr	r3, .L8
  93 0002 4CF6CC42 		movw	r2, #52428
  94 0006 1A60     		str	r2, [r3]
  71:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** }
  95              		.loc 1 71 1 view .LVU11
  96 0008 7047     		bx	lr
  97              	.L9:
  98 000a 00BF     		.align	2
  99              	.L8:
 100 000c 00300040 		.word	1073754112
 101              		.cfi_endproc
 102              	.LFE118:
 104              		.section	.text.fwdgt_prescaler_value_config,"ax",%progbits
 105              		.align	1
 106              		.global	fwdgt_prescaler_value_config
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s 			page 4


 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 111              	fwdgt_prescaler_value_config:
 112              	.LVL0:
 113              	.LFB119:
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** 
  73:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** /*!
  74:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \brief      configure the free watchdog timer counter prescaler value
  75:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \param[in]  prescaler_value: specify prescaler value
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****                 only one parameter can be selected which is shown as below:
  77:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****       \arg        FWDGT_PSC_DIV4: FWDGT prescaler set to 4
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****       \arg        FWDGT_PSC_DIV8: FWDGT prescaler set to 8
  79:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****       \arg        FWDGT_PSC_DIV16: FWDGT prescaler set to 16
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****       \arg        FWDGT_PSC_DIV32: FWDGT prescaler set to 32
  81:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****       \arg        FWDGT_PSC_DIV64: FWDGT prescaler set to 64
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****       \arg        FWDGT_PSC_DIV128: FWDGT prescaler set to 128
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****       \arg        FWDGT_PSC_DIV256: FWDGT prescaler set to 256
  84:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \param[out] none
  85:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \retval     ErrStatus: ERROR or SUCCESS
  86:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** */
  87:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** ErrStatus fwdgt_prescaler_value_config(uint16_t prescaler_value)
  88:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** {
 114              		.loc 1 88 1 is_stmt 1 view -0
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 0
 117              		@ frame_needed = 0, uses_anonymous_args = 0
 118              		@ link register save eliminated.
  89:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     uint32_t timeout = FWDGT_PSC_TIMEOUT;
 119              		.loc 1 89 5 view .LVU13
  90:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     uint32_t flag_status = RESET;
 120              		.loc 1 90 5 view .LVU14
  91:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****   
  92:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     /* enable write access to FWDGT_PSC */
  93:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     FWDGT_CTL = FWDGT_WRITEACCESS_ENABLE;
 121              		.loc 1 93 5 view .LVU15
 122              		.loc 1 93 15 is_stmt 0 view .LVU16
 123 0000 094B     		ldr	r3, .L15
 124 0002 45F25552 		movw	r2, #21845
 125 0006 1A60     		str	r2, [r3]
  89:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     uint32_t flag_status = RESET;
 126              		.loc 1 89 14 view .LVU17
 127 0008 084A     		ldr	r2, .L15+4
 128              	.LVL1:
 129              	.L12:
  94:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****   
  95:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     /* wait until the PUD flag to be reset */
  96:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     do{
 130              		.loc 1 96 5 is_stmt 1 discriminator 2 view .LVU18
  97:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****         flag_status = FWDGT_STAT & FWDGT_STAT_PUD;
 131              		.loc 1 97 9 discriminator 2 view .LVU19
 132              		.loc 1 97 23 is_stmt 0 discriminator 2 view .LVU20
 133 000a 074B     		ldr	r3, .L15
 134 000c DB68     		ldr	r3, [r3, #12]
 135              		.loc 1 97 21 discriminator 2 view .LVU21
 136 000e 03F00103 		and	r3, r3, #1
 137              	.LVL2:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s 			page 5


  98:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     }while((--timeout > 0U) && ((uint32_t)RESET != flag_status));
 138              		.loc 1 98 29 is_stmt 1 discriminator 2 view .LVU22
 139              		.loc 1 98 29 is_stmt 0 discriminator 2 view .LVU23
 140 0012 013A     		subs	r2, r2, #1
 141              	.LVL3:
 142              		.loc 1 98 29 discriminator 2 view .LVU24
 143 0014 01D0     		beq	.L11
 144              		.loc 1 98 29 discriminator 1 view .LVU25
 145 0016 002B     		cmp	r3, #0
 146 0018 F7D1     		bne	.L12
 147              	.L11:
  99:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     
 100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     if ((uint32_t)RESET != flag_status){
 148              		.loc 1 100 5 is_stmt 1 view .LVU26
 149              		.loc 1 100 8 is_stmt 0 view .LVU27
 150 001a 1BB9     		cbnz	r3, .L14
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****         return ERROR;
 102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     }
 103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     
 104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     /* configure FWDGT */
 105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     FWDGT_PSC = (uint32_t)prescaler_value; 
 151              		.loc 1 105 5 is_stmt 1 view .LVU28
 152              		.loc 1 105 15 is_stmt 0 view .LVU29
 153 001c 024B     		ldr	r3, .L15
 154              	.LVL4:
 155              		.loc 1 105 15 view .LVU30
 156 001e 5860     		str	r0, [r3, #4]
 106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** 
 107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     return SUCCESS;
 157              		.loc 1 107 5 is_stmt 1 view .LVU31
 158              		.loc 1 107 12 is_stmt 0 view .LVU32
 159 0020 0120     		movs	r0, #1
 160              	.LVL5:
 161              		.loc 1 107 12 view .LVU33
 162 0022 7047     		bx	lr
 163              	.LVL6:
 164              	.L14:
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****         return ERROR;
 165              		.loc 1 101 16 view .LVU34
 166 0024 0020     		movs	r0, #0
 167              	.LVL7:
 108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** }
 168              		.loc 1 108 1 view .LVU35
 169 0026 7047     		bx	lr
 170              	.L16:
 171              		.align	2
 172              	.L15:
 173 0028 00300040 		.word	1073754112
 174 002c FFFF0F00 		.word	1048575
 175              		.cfi_endproc
 176              	.LFE119:
 178              		.section	.text.fwdgt_reload_value_config,"ax",%progbits
 179              		.align	1
 180              		.global	fwdgt_reload_value_config
 181              		.syntax unified
 182              		.thumb
 183              		.thumb_func
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s 			page 6


 185              	fwdgt_reload_value_config:
 186              	.LVL8:
 187              	.LFB120:
 109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** 
 110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** /*!
 111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \brief      configure the free watchdog timer counter reload value
 112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \param[in]  reload_value: specify reload value(0x0000 - 0x0FFF)
 113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \param[out] none
 114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \retval     ErrStatus: ERROR or SUCCESS
 115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** */
 116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** ErrStatus fwdgt_reload_value_config(uint16_t reload_value)
 117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** {
 188              		.loc 1 117 1 is_stmt 1 view -0
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 0
 191              		@ frame_needed = 0, uses_anonymous_args = 0
 192              		@ link register save eliminated.
 118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     uint32_t timeout = FWDGT_RLD_TIMEOUT;
 193              		.loc 1 118 5 view .LVU37
 119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     uint32_t flag_status = RESET;
 194              		.loc 1 119 5 view .LVU38
 120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****   
 121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     /* enable write access to FWDGT_RLD */
 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     FWDGT_CTL = FWDGT_WRITEACCESS_ENABLE;
 195              		.loc 1 122 5 view .LVU39
 196              		.loc 1 122 15 is_stmt 0 view .LVU40
 197 0000 0A4B     		ldr	r3, .L22
 198 0002 45F25552 		movw	r2, #21845
 199 0006 1A60     		str	r2, [r3]
 118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     uint32_t flag_status = RESET;
 200              		.loc 1 118 14 view .LVU41
 201 0008 094A     		ldr	r2, .L22+4
 202              	.LVL9:
 203              	.L19:
 123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****   
 124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     /* wait until the RUD flag to be reset */
 125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     do{
 204              		.loc 1 125 5 is_stmt 1 discriminator 2 view .LVU42
 126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****         flag_status = FWDGT_STAT & FWDGT_STAT_RUD;
 205              		.loc 1 126 9 discriminator 2 view .LVU43
 206              		.loc 1 126 23 is_stmt 0 discriminator 2 view .LVU44
 207 000a 084B     		ldr	r3, .L22
 208 000c DB68     		ldr	r3, [r3, #12]
 209              		.loc 1 126 21 discriminator 2 view .LVU45
 210 000e 03F00203 		and	r3, r3, #2
 211              	.LVL10:
 127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     }while((--timeout > 0U) && ((uint32_t)RESET != flag_status));
 212              		.loc 1 127 29 is_stmt 1 discriminator 2 view .LVU46
 213              		.loc 1 127 29 is_stmt 0 discriminator 2 view .LVU47
 214 0012 013A     		subs	r2, r2, #1
 215              	.LVL11:
 216              		.loc 1 127 29 discriminator 2 view .LVU48
 217 0014 01D0     		beq	.L18
 218              		.loc 1 127 29 discriminator 1 view .LVU49
 219 0016 002B     		cmp	r3, #0
 220 0018 F7D1     		bne	.L19
 221              	.L18:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s 			page 7


 128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****    
 129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     if ((uint32_t)RESET != flag_status){
 222              		.loc 1 129 5 is_stmt 1 view .LVU50
 223              		.loc 1 129 8 is_stmt 0 view .LVU51
 224 001a 2BB9     		cbnz	r3, .L21
 130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****         return ERROR;
 131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     }
 132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     
 133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     FWDGT_RLD = RLD_RLD(reload_value);
 225              		.loc 1 133 5 is_stmt 1 view .LVU52
 226              		.loc 1 133 17 is_stmt 0 view .LVU53
 227 001c C0F30B00 		ubfx	r0, r0, #0, #12
 228              	.LVL12:
 229              		.loc 1 133 15 view .LVU54
 230 0020 024B     		ldr	r3, .L22
 231              	.LVL13:
 232              		.loc 1 133 15 view .LVU55
 233 0022 9860     		str	r0, [r3, #8]
 134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** 
 135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     return SUCCESS;
 234              		.loc 1 135 5 is_stmt 1 view .LVU56
 235              		.loc 1 135 12 is_stmt 0 view .LVU57
 236 0024 0120     		movs	r0, #1
 237 0026 7047     		bx	lr
 238              	.LVL14:
 239              	.L21:
 130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****         return ERROR;
 240              		.loc 1 130 16 view .LVU58
 241 0028 0020     		movs	r0, #0
 242              	.LVL15:
 136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** }
 243              		.loc 1 136 1 view .LVU59
 244 002a 7047     		bx	lr
 245              	.L23:
 246              		.align	2
 247              	.L22:
 248 002c 00300040 		.word	1073754112
 249 0030 FFFF0F00 		.word	1048575
 250              		.cfi_endproc
 251              	.LFE120:
 253              		.section	.text.fwdgt_counter_reload,"ax",%progbits
 254              		.align	1
 255              		.global	fwdgt_counter_reload
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 260              	fwdgt_counter_reload:
 261              	.LFB121:
 137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** 
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** /*!
 139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \brief    reload the counter of FWDGT
 140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \param[in]  none
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \param[out] none
 142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \retval     none
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** */
 144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** void fwdgt_counter_reload(void)
 145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s 			page 8


 262              		.loc 1 145 1 is_stmt 1 view -0
 263              		.cfi_startproc
 264              		@ args = 0, pretend = 0, frame = 0
 265              		@ frame_needed = 0, uses_anonymous_args = 0
 266              		@ link register save eliminated.
 146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     FWDGT_CTL = FWDGT_KEY_RELOAD;
 267              		.loc 1 146 5 view .LVU61
 268              		.loc 1 146 15 is_stmt 0 view .LVU62
 269 0000 024B     		ldr	r3, .L25
 270 0002 4AF6AA22 		movw	r2, #43690
 271 0006 1A60     		str	r2, [r3]
 147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** }
 272              		.loc 1 147 1 view .LVU63
 273 0008 7047     		bx	lr
 274              	.L26:
 275 000a 00BF     		.align	2
 276              	.L25:
 277 000c 00300040 		.word	1073754112
 278              		.cfi_endproc
 279              	.LFE121:
 281              		.section	.text.fwdgt_config,"ax",%progbits
 282              		.align	1
 283              		.global	fwdgt_config
 284              		.syntax unified
 285              		.thumb
 286              		.thumb_func
 288              	fwdgt_config:
 289              	.LVL16:
 290              	.LFB122:
 148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** 
 149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** /*!
 150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \brief    configure counter reload value, and prescaler divider value
 151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \param[in]  reload_value: specify reload value(0x0000 - 0x0FFF)
 152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \param[in]  prescaler_div: FWDGT prescaler value
 153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****                 only one parameter can be selected which is shown as below:
 154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****       \arg        FWDGT_PSC_DIV4: FWDGT prescaler set to 4
 155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****       \arg        FWDGT_PSC_DIV8: FWDGT prescaler set to 8
 156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****       \arg        FWDGT_PSC_DIV16: FWDGT prescaler set to 16
 157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****       \arg        FWDGT_PSC_DIV32: FWDGT prescaler set to 32
 158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****       \arg        FWDGT_PSC_DIV64: FWDGT prescaler set to 64
 159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****       \arg        FWDGT_PSC_DIV128: FWDGT prescaler set to 128
 160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****       \arg        FWDGT_PSC_DIV256: FWDGT prescaler set to 256
 161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \param[out] none
 162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \retval     ErrStatus: ERROR or SUCCESS
 163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** */
 164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** ErrStatus fwdgt_config(uint16_t reload_value, uint8_t prescaler_div)
 165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** {
 291              		.loc 1 165 1 is_stmt 1 view -0
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 0
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 295              		@ link register save eliminated.
 166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     uint32_t timeout = FWDGT_PSC_TIMEOUT;
 296              		.loc 1 166 5 view .LVU65
 167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     uint32_t flag_status = RESET;
 297              		.loc 1 167 5 view .LVU66
 168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****   
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s 			page 9


 169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     /* enable write access to FWDGT_PSC,and FWDGT_RLD */
 170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     FWDGT_CTL = FWDGT_WRITEACCESS_ENABLE;
 298              		.loc 1 170 5 view .LVU67
 299              		.loc 1 170 15 is_stmt 0 view .LVU68
 300 0000 134B     		ldr	r3, .L35
 301 0002 45F25552 		movw	r2, #21845
 302 0006 1A60     		str	r2, [r3]
 166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     uint32_t flag_status = RESET;
 303              		.loc 1 166 14 view .LVU69
 304 0008 124A     		ldr	r2, .L35+4
 305              	.LVL17:
 306              	.L29:
 171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****   
 172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     /* wait until the PUD flag to be reset */
 173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     do{
 307              		.loc 1 173 5 is_stmt 1 discriminator 2 view .LVU70
 174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****        flag_status = FWDGT_STAT & FWDGT_STAT_PUD;
 308              		.loc 1 174 8 discriminator 2 view .LVU71
 309              		.loc 1 174 22 is_stmt 0 discriminator 2 view .LVU72
 310 000a 114B     		ldr	r3, .L35
 311 000c DB68     		ldr	r3, [r3, #12]
 312              		.loc 1 174 20 discriminator 2 view .LVU73
 313 000e 03F00103 		and	r3, r3, #1
 314              	.LVL18:
 175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     }while((--timeout > 0U) && ((uint32_t)RESET != flag_status));
 315              		.loc 1 175 29 is_stmt 1 discriminator 2 view .LVU74
 316              		.loc 1 175 29 is_stmt 0 discriminator 2 view .LVU75
 317 0012 013A     		subs	r2, r2, #1
 318              	.LVL19:
 319              		.loc 1 175 29 discriminator 2 view .LVU76
 320 0014 01D0     		beq	.L28
 321              		.loc 1 175 29 discriminator 1 view .LVU77
 322 0016 002B     		cmp	r3, #0
 323 0018 F7D1     		bne	.L29
 324              	.L28:
 176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     
 177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     if ((uint32_t)RESET != flag_status){
 325              		.loc 1 177 5 is_stmt 1 view .LVU78
 326              		.loc 1 177 8 is_stmt 0 view .LVU79
 327 001a A3B9     		cbnz	r3, .L33
 178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****         return ERROR;
 179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     }
 180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** 
 181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     /* configure FWDGT */
 182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     FWDGT_PSC = (uint32_t)prescaler_div;
 328              		.loc 1 182 5 is_stmt 1 view .LVU80
 329              		.loc 1 182 15 is_stmt 0 view .LVU81
 330 001c 0C4B     		ldr	r3, .L35
 331              	.LVL20:
 332              		.loc 1 182 15 view .LVU82
 333 001e 5960     		str	r1, [r3, #4]
 183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** 
 184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     timeout = FWDGT_RLD_TIMEOUT;
 334              		.loc 1 184 5 is_stmt 1 view .LVU83
 335              	.LVL21:
 336              		.loc 1 184 13 is_stmt 0 view .LVU84
 337 0020 0C4A     		ldr	r2, .L35+4
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s 			page 10


 338              	.LVL22:
 339              	.L32:
 185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     /* wait until the RUD flag to be reset */
 186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     do{
 340              		.loc 1 186 5 is_stmt 1 discriminator 2 view .LVU85
 187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****        flag_status = FWDGT_STAT & FWDGT_STAT_RUD;
 341              		.loc 1 187 8 discriminator 2 view .LVU86
 342              		.loc 1 187 22 is_stmt 0 discriminator 2 view .LVU87
 343 0022 0B4B     		ldr	r3, .L35
 344 0024 DB68     		ldr	r3, [r3, #12]
 345              		.loc 1 187 20 discriminator 2 view .LVU88
 346 0026 03F00203 		and	r3, r3, #2
 347              	.LVL23:
 188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     }while((--timeout > 0U) && ((uint32_t)RESET != flag_status));
 348              		.loc 1 188 29 is_stmt 1 discriminator 2 view .LVU89
 349              		.loc 1 188 29 is_stmt 0 discriminator 2 view .LVU90
 350 002a 013A     		subs	r2, r2, #1
 351              	.LVL24:
 352              		.loc 1 188 29 discriminator 2 view .LVU91
 353 002c 01D0     		beq	.L31
 354              		.loc 1 188 29 discriminator 1 view .LVU92
 355 002e 002B     		cmp	r3, #0
 356 0030 F7D1     		bne	.L32
 357              	.L31:
 189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****    
 190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     if ((uint32_t)RESET != flag_status){
 358              		.loc 1 190 5 is_stmt 1 view .LVU93
 359              		.loc 1 190 8 is_stmt 0 view .LVU94
 360 0032 53B9     		cbnz	r3, .L34
 191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****         return ERROR;
 192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     }
 193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     
 194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     FWDGT_RLD = RLD_RLD(reload_value);
 361              		.loc 1 194 5 is_stmt 1 view .LVU95
 362              		.loc 1 194 17 is_stmt 0 view .LVU96
 363 0034 C0F30B00 		ubfx	r0, r0, #0, #12
 364              	.LVL25:
 365              		.loc 1 194 15 view .LVU97
 366 0038 054B     		ldr	r3, .L35
 367              	.LVL26:
 368              		.loc 1 194 15 view .LVU98
 369 003a 9860     		str	r0, [r3, #8]
 195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     
 196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     /* reload the counter */
 197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     FWDGT_CTL = FWDGT_KEY_RELOAD;
 370              		.loc 1 197 5 is_stmt 1 view .LVU99
 371              		.loc 1 197 15 is_stmt 0 view .LVU100
 372 003c 4AF6AA22 		movw	r2, #43690
 373              	.LVL27:
 374              		.loc 1 197 15 view .LVU101
 375 0040 1A60     		str	r2, [r3]
 198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** 
 199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     return SUCCESS;
 376              		.loc 1 199 5 is_stmt 1 view .LVU102
 377              		.loc 1 199 12 is_stmt 0 view .LVU103
 378 0042 0120     		movs	r0, #1
 379 0044 7047     		bx	lr
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s 			page 11


 380              	.LVL28:
 381              	.L33:
 178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     }
 382              		.loc 1 178 16 view .LVU104
 383 0046 0020     		movs	r0, #0
 384              	.LVL29:
 178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     }
 385              		.loc 1 178 16 view .LVU105
 386 0048 7047     		bx	lr
 387              	.LVL30:
 388              	.L34:
 191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     }
 389              		.loc 1 191 16 view .LVU106
 390 004a 0020     		movs	r0, #0
 391              	.LVL31:
 200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** }
 392              		.loc 1 200 1 view .LVU107
 393 004c 7047     		bx	lr
 394              	.L36:
 395 004e 00BF     		.align	2
 396              	.L35:
 397 0050 00300040 		.word	1073754112
 398 0054 FFFF0F00 		.word	1048575
 399              		.cfi_endproc
 400              	.LFE122:
 402              		.section	.text.fwdgt_flag_get,"ax",%progbits
 403              		.align	1
 404              		.global	fwdgt_flag_get
 405              		.syntax unified
 406              		.thumb
 407              		.thumb_func
 409              	fwdgt_flag_get:
 410              	.LVL32:
 411              	.LFB123:
 201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** 
 202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** /*!
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \brief    get flag state of FWDGT
 204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \param[in]  flag: flag to get 
 205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****                 only one parameter can be selected which is shown as below:
 206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****       \arg        FWDGT_STAT_PUD: a write operation to FWDGT_PSC register is on going
 207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****       \arg        FWDGT_STAT_RUD: a write operation to FWDGT_RLD register is on going
 208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \param[out] none
 209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     \retval     FlagStatus: SET or RESET
 210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** */
 211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** FlagStatus fwdgt_flag_get(uint16_t flag)
 212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** {
 412              		.loc 1 212 1 is_stmt 1 view -0
 413              		.cfi_startproc
 414              		@ args = 0, pretend = 0, frame = 0
 415              		@ frame_needed = 0, uses_anonymous_args = 0
 416              		@ link register save eliminated.
 213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     if(RESET != (FWDGT_STAT & flag)){
 417              		.loc 1 213 5 view .LVU109
 418              		.loc 1 213 18 is_stmt 0 view .LVU110
 419 0000 034B     		ldr	r3, .L40
 420 0002 DB68     		ldr	r3, [r3, #12]
 421              		.loc 1 213 7 view .LVU111
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s 			page 12


 422 0004 1842     		tst	r0, r3
 423 0006 01D1     		bne	.L39
 214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****         return SET;
 215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****   }
 216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** 
 217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****     return RESET;
 424              		.loc 1 217 12 view .LVU112
 425 0008 0020     		movs	r0, #0
 426              	.LVL33:
 427              		.loc 1 217 12 view .LVU113
 428 000a 7047     		bx	lr
 429              	.LVL34:
 430              	.L39:
 214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c ****         return SET;
 431              		.loc 1 214 16 view .LVU114
 432 000c 0120     		movs	r0, #1
 433              	.LVL35:
 218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fwdgt.c **** }
 434              		.loc 1 218 1 view .LVU115
 435 000e 7047     		bx	lr
 436              	.L41:
 437              		.align	2
 438              	.L40:
 439 0010 00300040 		.word	1073754112
 440              		.cfi_endproc
 441              	.LFE123:
 443              		.text
 444              	.Letext0:
 445              		.file 2 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/machi
 446              		.file 3 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/sys/_
 447              		.file 4 "../../../GD32F4xx_Firmware_Library/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f4xx_fwdgt.c
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:21     .text.fwdgt_write_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:27     .text.fwdgt_write_enable:00000000 fwdgt_write_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:44     .text.fwdgt_write_enable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:49     .text.fwdgt_write_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:55     .text.fwdgt_write_disable:00000000 fwdgt_write_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:72     .text.fwdgt_write_disable:00000008 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:77     .text.fwdgt_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:83     .text.fwdgt_enable:00000000 fwdgt_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:100    .text.fwdgt_enable:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:105    .text.fwdgt_prescaler_value_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:111    .text.fwdgt_prescaler_value_config:00000000 fwdgt_prescaler_value_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:173    .text.fwdgt_prescaler_value_config:00000028 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:179    .text.fwdgt_reload_value_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:185    .text.fwdgt_reload_value_config:00000000 fwdgt_reload_value_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:248    .text.fwdgt_reload_value_config:0000002c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:254    .text.fwdgt_counter_reload:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:260    .text.fwdgt_counter_reload:00000000 fwdgt_counter_reload
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:277    .text.fwdgt_counter_reload:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:282    .text.fwdgt_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:288    .text.fwdgt_config:00000000 fwdgt_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:397    .text.fwdgt_config:00000050 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:403    .text.fwdgt_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:409    .text.fwdgt_flag_get:00000000 fwdgt_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccU138qG.s:439    .text.fwdgt_flag_get:00000010 $d

NO UNDEFINED SYMBOLS
