<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:28:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="I1" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:28:26" LoopName="VITIS_LOOP_28_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" Length="3" Direction="read" AccessID="scevgepseq" OrigID="isList for.body4.load.204 for.body4.load.208 for.body4.load.399" OrigAccess-DebugLoc="isList ../LK_hls/src/lucas_kanade_hls.cpp:31:29 ../LK_hls/src/lucas_kanade_hls.cpp:36:37" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:28:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="I2" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:28:26" LoopName="VITIS_LOOP_28_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" Length="3" Direction="read" AccessID="scevgep3seq" OrigID="isList for.body4.load.223 for.body4.load.232 for.body4.load.402" OrigAccess-DebugLoc="isList ../LK_hls/src/lucas_kanade_hls.cpp:31:42 ../LK_hls/src/lucas_kanade_hls.cpp:31:55 ../LK_hls/src/lucas_kanade_hls.cpp:36:37" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:28:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 62 has been inferred" BundleName="gmem" VarName="I1" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:28:26" LoopName="VITIS_LOOP_28_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" Length="62" Direction="read" AccessID="scevgep6seq" OrigID="for.body4.load.307" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:34:29" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:28:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 62 has been inferred" BundleName="gmem" VarName="I1" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:28:26" LoopName="VITIS_LOOP_28_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" Length="62" Direction="read" AccessID="scevgep7seq" OrigID="for.body4.load.312" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:34:29" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:28:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 62 has been inferred" BundleName="gmem" VarName="I2" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:28:26" LoopName="VITIS_LOOP_28_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" Length="62" Direction="read" AccessID="scevgep8seq" OrigID="for.body4.load.322" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:34:42" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:28:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 62 has been inferred" BundleName="gmem" VarName="I2" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:28:26" LoopName="VITIS_LOOP_28_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" Length="62" Direction="read" AccessID="scevgep9seq" OrigID="for.body4.load.332" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:34:55" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:44:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 60 has been inferred" BundleName="gmem" VarName="u" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:44:26" LoopName="VITIS_LOOP_44_4" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" Length="60" Direction="write" AccessID="scevgep10seq" OrigID="for.inc164.store.4" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:44:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 60 has been inferred" BundleName="gmem" VarName="v" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:44:26" LoopName="VITIS_LOOP_44_4" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" Length="60" Direction="write" AccessID="scevgep11seq" OrigID="for.inc164.store.7" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:28:26" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="I1" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:28:26" LoopName="VITIS_LOOP_28_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" OrigID="scevgepseq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:31:29" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:28:26" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="I2" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:28:26" LoopName="VITIS_LOOP_28_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" OrigID="scevgep3seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:31:42" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:43:22" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="u" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:43:22" LoopName="VITIS_LOOP_43_3" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" OrigID="scevgep10seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:44:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:43:22" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="v" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:43:22" LoopName="VITIS_LOOP_43_3" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" OrigID="scevgep11seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:44:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:44:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="u" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:44:26" LoopName="VITIS_LOOP_44_4" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" OrigID="scevgep10seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:44:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:44:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="v" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:44:26" LoopName="VITIS_LOOP_44_4" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" OrigID="scevgep11seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:44:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:31:29" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="I1" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" OrigID="scevgepseq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:31:29" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:31:42" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="I2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" OrigID="scevgep3seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:31:42" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:28:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="I1" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:28:26" LoopName="VITIS_LOOP_28_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" OrigID="scevgep6seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:28:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:28:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="I1" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:28:26" LoopName="VITIS_LOOP_28_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" OrigID="scevgep7seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:28:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:28:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="I2" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:28:26" LoopName="VITIS_LOOP_28_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" OrigID="scevgep8seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:28:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:28:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="I2" LoopLoc="../LK_hls/src/lucas_kanade_hls.cpp:28:26" LoopName="VITIS_LOOP_28_2" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" OrigID="scevgep9seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:28:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:28:26" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="gmem" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" Direction="read" OrigID="seq" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:28:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:28:26" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="gmem" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" Direction="read" OrigID="seq1" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:28:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:28:26" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="gmem" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" Direction="read" OrigID="seq2" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:28:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:28:26" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="gmem" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" Direction="read" OrigID="seq3" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:28:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:44:26" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential writes to the same bundle in the same region." resolution="214-224" BundleName="gmem" ParentFunc="lucas_kanade_hls(ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64], ap_fixed&lt;16, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [64])" Direction="write" OrigID="seq6" OrigAccess-DebugLoc="../LK_hls/src/lucas_kanade_hls.cpp:44:26" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../LK_hls/src/lucas_kanade_hls.cpp:31:42" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 3 and bit width 16 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="3" Width="16" Direction="read"/>
</VitisHLS:BurstInfo>
