// Seed: 3238428511
module module_0;
  wire id_1;
  wire id_3;
  module_2 modCall_1 ();
  wire id_4;
endmodule
module module_0;
  assign module_1 = id_1;
  assign id_1 = id_1;
  id_4(
      .id_0(), .id_1(id_1)
  );
  module_0 modCall_1 ();
endmodule
module module_2 ();
endmodule
module module_3 (
    output tri1 id_0,
    output wand id_1,
    output wire id_2,
    input supply1 id_3,
    input tri id_4,
    output wire id_5,
    input tri1 id_6,
    input wor id_7,
    input tri id_8,
    input tri0 id_9,
    output tri id_10,
    input tri0 id_11,
    input tri id_12
);
  always @(id_7 or {1'b0{id_6}}) begin : LABEL_0
    `define pp_14 0
  end
  module_2 modCall_1 ();
  wire id_15;
  and primCall (id_0, id_11, id_12, id_3, id_4, id_6, id_7, id_8, id_9);
  always @(1) id_2 = 1;
endmodule
