{"vcs1":{"timestamp_begin":1727686747.523864618, "rt":1.70, "ut":0.49, "st":0.26}}
{"vcselab":{"timestamp_begin":1727686749.319951564, "rt":1.77, "ut":0.23, "st":0.22}}
{"link":{"timestamp_begin":1727686751.170697674, "rt":0.41, "ut":0.15, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727686746.753562413}
{"VCS_COMP_START_TIME": 1727686746.753562413}
{"VCS_COMP_END_TIME": 1727686753.398096711}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 330020}}
{"stitch_vcselab": {"peak_mem": 215160}}
