0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Chris/Documents/GitHub/CECS_460/ProjectOne_460_blaze/ProjectOne_460_blaze.srcs/sources_1/new/PED.v,1549563596,verilog,,C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/baud_decode.v,,PED,,,,,,,,
C:/Users/Chris/Documents/GitHub/CECS_460/ProjectOne_460_blaze/ProjectOne_460_blaze.srcs/sources_1/new/tramelblaze.v,1549525174,verilog,,C:/Users/Chris/Documents/GitHub/CECS_460/ProjectOne_460_blaze/ProjectOne_460_blaze.srcs/sources_1/new/tramelblaze_top.v,,tramelblaze,,,,,,,,
C:/Users/Chris/Documents/GitHub/CECS_460/ProjectOne_460_blaze/ProjectOne_460_blaze.srcs/sources_1/new/tramelblaze_top.v,1549525174,verilog,,C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/transmit_engine.v,,tramelblaze_top,,,,,,,,
C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sim_1/new/shift_reg_tb.v,1552923628,verilog,,,,shift_reg_tb,,,,,,,,
C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sim_1/new/tx_sim.v,1552898921,verilog,,,,transmitEngineTB,,,,,,,,
C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/3_8_dec.v,1552804488,verilog,,C:/Users/Chris/Documents/GitHub/CECS_460/ProjectOne_460_blaze/ProjectOne_460_blaze.srcs/sources_1/new/PED.v,,dec_4_16,,,,,,,,
C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/baud_decode.v,1552366755,verilog,,C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/bit_counter.v,,baud_decode,,,,,,,,
C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/bit_counter.v,1552897643,verilog,,C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/bit_time_counter.v,,bit_counter,,,,,,,,
C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/bit_time_counter.v,1552897765,verilog,,C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/d_flop.v,,bit_time_counter,,,,,,,,
C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/d_flop.v,1552898281,verilog,,C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/decode.v,,d_flop,,,,,,,,
C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/decode.v,1552210985,verilog,,C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/shift_reg.v,,decode,,,,,,,,
C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/shift_reg.v,1552923598,verilog,,C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sim_1/new/shift_reg_tb.v,,shift_reg,,,,,,,,
C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/sr_flop.v,1552891696,verilog,,C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/transmit_engine.v,,sr_flop,,,,,,,,
C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/top_module.v,1552804877,verilog,,,,top_module,,,,,,,,
C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sources_1/new/transmit_engine.v,1552899426,verilog,,C:/Users/Chris/Documents/GitHub/CECS_460/project_2/project_2.srcs/sim_1/new/tx_sim.v,,transmit_engine,,,,,,,,
