// Seed: 1632274834
module module_0;
  assign module_2.type_7 = 0;
  logic [7:0] id_3;
  assign id_3 = id_3;
  assign id_3[~1 : 1] = {1, 1'b0};
endmodule
module module_1 #(
    parameter id_4 = 32'd70,
    parameter id_5 = 32'd13
) (
    input tri   id_0,
    input uwire id_1
);
  tri id_3;
  defparam id_4.id_5 = !id_1;
  assign id_3 = id_3;
  module_0 modCall_1 ();
  wire id_6;
  assign id_3 = 1'h0;
endmodule
module module_2;
  assign id_1 = 1;
  wire id_2;
  assign id_2 = id_3;
  module_0 modCall_1 ();
  wor id_4 = 1;
endmodule
