// Generated by svd2swift.

import MMIO

/// Memory Watch Unit
@RegisterBlock
struct MWU {
    /// Enable or disable interrupt
    @RegisterBlock(offset: 0x300)
    var inten: Register<INTEN>

    /// Enable interrupt
    @RegisterBlock(offset: 0x304)
    var intenset: Register<INTENSET>

    /// Disable interrupt
    @RegisterBlock(offset: 0x308)
    var intenclr: Register<INTENCLR>

    /// Enable or disable interrupt
    @RegisterBlock(offset: 0x320)
    var nmien: Register<NMIEN>

    /// Enable interrupt
    @RegisterBlock(offset: 0x324)
    var nmienset: Register<NMIENSET>

    /// Disable interrupt
    @RegisterBlock(offset: 0x328)
    var nmienclr: Register<NMIENCLR>

    /// Enable/disable regions watch
    @RegisterBlock(offset: 0x510)
    var regionen: Register<REGIONEN>

    /// Enable regions watch
    @RegisterBlock(offset: 0x514)
    var regionenset: Register<REGIONENSET>

    /// Disable regions watch
    @RegisterBlock(offset: 0x518)
    var regionenclr: Register<REGIONENCLR>

    /// Peripheral events.
    @RegisterBlock(offset: 0x100, stride: 0x8, count: 4)
    var events_region: RegisterArray<EVENTS_REGION>

    /// Peripheral events.
    @RegisterBlock(offset: 0x160, stride: 0x8, count: 2)
    var events_pregion: RegisterArray<EVENTS_PREGION>

    /// Unspecified
    @RegisterBlock(offset: 0x400, stride: 0x8, count: 2)
    var perregion: RegisterArray<PERREGION>

    /// Unspecified
    @RegisterBlock(offset: 0x600, stride: 0x10, count: 4)
    var region: RegisterArray<REGION>

    /// Unspecified
    @RegisterBlock(offset: 0x6c0, stride: 0x10, count: 2)
    var pregion: RegisterArray<PREGION>
}

extension MWU {
    /// Enable or disable interrupt
    @Register(bitWidth: 32)
    struct INTEN {
        /// Enable or disable interrupt for event REGION0WA
        @ReadWrite(bits: 0..<1, as: REGION0WAValues.self)
        var region0wa: REGION0WA

        /// Enable or disable interrupt for event REGION0RA
        @ReadWrite(bits: 1..<2, as: REGION0RAValues.self)
        var region0ra: REGION0RA

        /// Enable or disable interrupt for event REGION1WA
        @ReadWrite(bits: 2..<3, as: REGION1WAValues.self)
        var region1wa: REGION1WA

        /// Enable or disable interrupt for event REGION1RA
        @ReadWrite(bits: 3..<4, as: REGION1RAValues.self)
        var region1ra: REGION1RA

        /// Enable or disable interrupt for event REGION2WA
        @ReadWrite(bits: 4..<5, as: REGION2WAValues.self)
        var region2wa: REGION2WA

        /// Enable or disable interrupt for event REGION2RA
        @ReadWrite(bits: 5..<6, as: REGION2RAValues.self)
        var region2ra: REGION2RA

        /// Enable or disable interrupt for event REGION3WA
        @ReadWrite(bits: 6..<7, as: REGION3WAValues.self)
        var region3wa: REGION3WA

        /// Enable or disable interrupt for event REGION3RA
        @ReadWrite(bits: 7..<8, as: REGION3RAValues.self)
        var region3ra: REGION3RA

        /// Enable or disable interrupt for event PREGION0WA
        @ReadWrite(bits: 24..<25, as: PREGION0WAValues.self)
        var pregion0wa: PREGION0WA

        /// Enable or disable interrupt for event PREGION0RA
        @ReadWrite(bits: 25..<26, as: PREGION0RAValues.self)
        var pregion0ra: PREGION0RA

        /// Enable or disable interrupt for event PREGION1WA
        @ReadWrite(bits: 26..<27, as: PREGION1WAValues.self)
        var pregion1wa: PREGION1WA

        /// Enable or disable interrupt for event PREGION1RA
        @ReadWrite(bits: 27..<28, as: PREGION1RAValues.self)
        var pregion1ra: PREGION1RA
    }

    /// Enable interrupt
    @Register(bitWidth: 32)
    struct INTENSET {
        /// Write '1' to enable interrupt for event REGION0WA
        @ReadWrite(bits: 0..<1)
        var region0wa: REGION0WA

        /// Write '1' to enable interrupt for event REGION0RA
        @ReadWrite(bits: 1..<2)
        var region0ra: REGION0RA

        /// Write '1' to enable interrupt for event REGION1WA
        @ReadWrite(bits: 2..<3)
        var region1wa: REGION1WA

        /// Write '1' to enable interrupt for event REGION1RA
        @ReadWrite(bits: 3..<4)
        var region1ra: REGION1RA

        /// Write '1' to enable interrupt for event REGION2WA
        @ReadWrite(bits: 4..<5)
        var region2wa: REGION2WA

        /// Write '1' to enable interrupt for event REGION2RA
        @ReadWrite(bits: 5..<6)
        var region2ra: REGION2RA

        /// Write '1' to enable interrupt for event REGION3WA
        @ReadWrite(bits: 6..<7)
        var region3wa: REGION3WA

        /// Write '1' to enable interrupt for event REGION3RA
        @ReadWrite(bits: 7..<8)
        var region3ra: REGION3RA

        /// Write '1' to enable interrupt for event PREGION0WA
        @ReadWrite(bits: 24..<25)
        var pregion0wa: PREGION0WA

        /// Write '1' to enable interrupt for event PREGION0RA
        @ReadWrite(bits: 25..<26)
        var pregion0ra: PREGION0RA

        /// Write '1' to enable interrupt for event PREGION1WA
        @ReadWrite(bits: 26..<27)
        var pregion1wa: PREGION1WA

        /// Write '1' to enable interrupt for event PREGION1RA
        @ReadWrite(bits: 27..<28)
        var pregion1ra: PREGION1RA
    }

    /// Disable interrupt
    @Register(bitWidth: 32)
    struct INTENCLR {
        /// Write '1' to disable interrupt for event REGION0WA
        @ReadWrite(bits: 0..<1)
        var region0wa: REGION0WA

        /// Write '1' to disable interrupt for event REGION0RA
        @ReadWrite(bits: 1..<2)
        var region0ra: REGION0RA

        /// Write '1' to disable interrupt for event REGION1WA
        @ReadWrite(bits: 2..<3)
        var region1wa: REGION1WA

        /// Write '1' to disable interrupt for event REGION1RA
        @ReadWrite(bits: 3..<4)
        var region1ra: REGION1RA

        /// Write '1' to disable interrupt for event REGION2WA
        @ReadWrite(bits: 4..<5)
        var region2wa: REGION2WA

        /// Write '1' to disable interrupt for event REGION2RA
        @ReadWrite(bits: 5..<6)
        var region2ra: REGION2RA

        /// Write '1' to disable interrupt for event REGION3WA
        @ReadWrite(bits: 6..<7)
        var region3wa: REGION3WA

        /// Write '1' to disable interrupt for event REGION3RA
        @ReadWrite(bits: 7..<8)
        var region3ra: REGION3RA

        /// Write '1' to disable interrupt for event PREGION0WA
        @ReadWrite(bits: 24..<25)
        var pregion0wa: PREGION0WA

        /// Write '1' to disable interrupt for event PREGION0RA
        @ReadWrite(bits: 25..<26)
        var pregion0ra: PREGION0RA

        /// Write '1' to disable interrupt for event PREGION1WA
        @ReadWrite(bits: 26..<27)
        var pregion1wa: PREGION1WA

        /// Write '1' to disable interrupt for event PREGION1RA
        @ReadWrite(bits: 27..<28)
        var pregion1ra: PREGION1RA
    }

    /// Enable or disable interrupt
    @Register(bitWidth: 32)
    struct NMIEN {
        /// Enable or disable interrupt for event REGION0WA
        @ReadWrite(bits: 0..<1, as: REGION0WAValues.self)
        var region0wa: REGION0WA

        /// Enable or disable interrupt for event REGION0RA
        @ReadWrite(bits: 1..<2, as: REGION0RAValues.self)
        var region0ra: REGION0RA

        /// Enable or disable interrupt for event REGION1WA
        @ReadWrite(bits: 2..<3, as: REGION1WAValues.self)
        var region1wa: REGION1WA

        /// Enable or disable interrupt for event REGION1RA
        @ReadWrite(bits: 3..<4, as: REGION1RAValues.self)
        var region1ra: REGION1RA

        /// Enable or disable interrupt for event REGION2WA
        @ReadWrite(bits: 4..<5, as: REGION2WAValues.self)
        var region2wa: REGION2WA

        /// Enable or disable interrupt for event REGION2RA
        @ReadWrite(bits: 5..<6, as: REGION2RAValues.self)
        var region2ra: REGION2RA

        /// Enable or disable interrupt for event REGION3WA
        @ReadWrite(bits: 6..<7, as: REGION3WAValues.self)
        var region3wa: REGION3WA

        /// Enable or disable interrupt for event REGION3RA
        @ReadWrite(bits: 7..<8, as: REGION3RAValues.self)
        var region3ra: REGION3RA

        /// Enable or disable interrupt for event PREGION0WA
        @ReadWrite(bits: 24..<25, as: PREGION0WAValues.self)
        var pregion0wa: PREGION0WA

        /// Enable or disable interrupt for event PREGION0RA
        @ReadWrite(bits: 25..<26, as: PREGION0RAValues.self)
        var pregion0ra: PREGION0RA

        /// Enable or disable interrupt for event PREGION1WA
        @ReadWrite(bits: 26..<27, as: PREGION1WAValues.self)
        var pregion1wa: PREGION1WA

        /// Enable or disable interrupt for event PREGION1RA
        @ReadWrite(bits: 27..<28, as: PREGION1RAValues.self)
        var pregion1ra: PREGION1RA
    }

    /// Enable interrupt
    @Register(bitWidth: 32)
    struct NMIENSET {
        /// Write '1' to enable interrupt for event REGION0WA
        @ReadWrite(bits: 0..<1)
        var region0wa: REGION0WA

        /// Write '1' to enable interrupt for event REGION0RA
        @ReadWrite(bits: 1..<2)
        var region0ra: REGION0RA

        /// Write '1' to enable interrupt for event REGION1WA
        @ReadWrite(bits: 2..<3)
        var region1wa: REGION1WA

        /// Write '1' to enable interrupt for event REGION1RA
        @ReadWrite(bits: 3..<4)
        var region1ra: REGION1RA

        /// Write '1' to enable interrupt for event REGION2WA
        @ReadWrite(bits: 4..<5)
        var region2wa: REGION2WA

        /// Write '1' to enable interrupt for event REGION2RA
        @ReadWrite(bits: 5..<6)
        var region2ra: REGION2RA

        /// Write '1' to enable interrupt for event REGION3WA
        @ReadWrite(bits: 6..<7)
        var region3wa: REGION3WA

        /// Write '1' to enable interrupt for event REGION3RA
        @ReadWrite(bits: 7..<8)
        var region3ra: REGION3RA

        /// Write '1' to enable interrupt for event PREGION0WA
        @ReadWrite(bits: 24..<25)
        var pregion0wa: PREGION0WA

        /// Write '1' to enable interrupt for event PREGION0RA
        @ReadWrite(bits: 25..<26)
        var pregion0ra: PREGION0RA

        /// Write '1' to enable interrupt for event PREGION1WA
        @ReadWrite(bits: 26..<27)
        var pregion1wa: PREGION1WA

        /// Write '1' to enable interrupt for event PREGION1RA
        @ReadWrite(bits: 27..<28)
        var pregion1ra: PREGION1RA
    }

    /// Disable interrupt
    @Register(bitWidth: 32)
    struct NMIENCLR {
        /// Write '1' to disable interrupt for event REGION0WA
        @ReadWrite(bits: 0..<1)
        var region0wa: REGION0WA

        /// Write '1' to disable interrupt for event REGION0RA
        @ReadWrite(bits: 1..<2)
        var region0ra: REGION0RA

        /// Write '1' to disable interrupt for event REGION1WA
        @ReadWrite(bits: 2..<3)
        var region1wa: REGION1WA

        /// Write '1' to disable interrupt for event REGION1RA
        @ReadWrite(bits: 3..<4)
        var region1ra: REGION1RA

        /// Write '1' to disable interrupt for event REGION2WA
        @ReadWrite(bits: 4..<5)
        var region2wa: REGION2WA

        /// Write '1' to disable interrupt for event REGION2RA
        @ReadWrite(bits: 5..<6)
        var region2ra: REGION2RA

        /// Write '1' to disable interrupt for event REGION3WA
        @ReadWrite(bits: 6..<7)
        var region3wa: REGION3WA

        /// Write '1' to disable interrupt for event REGION3RA
        @ReadWrite(bits: 7..<8)
        var region3ra: REGION3RA

        /// Write '1' to disable interrupt for event PREGION0WA
        @ReadWrite(bits: 24..<25)
        var pregion0wa: PREGION0WA

        /// Write '1' to disable interrupt for event PREGION0RA
        @ReadWrite(bits: 25..<26)
        var pregion0ra: PREGION0RA

        /// Write '1' to disable interrupt for event PREGION1WA
        @ReadWrite(bits: 26..<27)
        var pregion1wa: PREGION1WA

        /// Write '1' to disable interrupt for event PREGION1RA
        @ReadWrite(bits: 27..<28)
        var pregion1ra: PREGION1RA
    }

    /// Enable/disable regions watch
    @Register(bitWidth: 32)
    struct REGIONEN {
        /// Enable/disable write access watch in region[0]
        @ReadWrite(bits: 0..<1, as: RGN0WAValues.self)
        var rgn0wa: RGN0WA

        /// Enable/disable read access watch in region[0]
        @ReadWrite(bits: 1..<2, as: RGN0RAValues.self)
        var rgn0ra: RGN0RA

        /// Enable/disable write access watch in region[1]
        @ReadWrite(bits: 2..<3, as: RGN1WAValues.self)
        var rgn1wa: RGN1WA

        /// Enable/disable read access watch in region[1]
        @ReadWrite(bits: 3..<4, as: RGN1RAValues.self)
        var rgn1ra: RGN1RA

        /// Enable/disable write access watch in region[2]
        @ReadWrite(bits: 4..<5, as: RGN2WAValues.self)
        var rgn2wa: RGN2WA

        /// Enable/disable read access watch in region[2]
        @ReadWrite(bits: 5..<6, as: RGN2RAValues.self)
        var rgn2ra: RGN2RA

        /// Enable/disable write access watch in region[3]
        @ReadWrite(bits: 6..<7, as: RGN3WAValues.self)
        var rgn3wa: RGN3WA

        /// Enable/disable read access watch in region[3]
        @ReadWrite(bits: 7..<8, as: RGN3RAValues.self)
        var rgn3ra: RGN3RA

        /// Enable/disable write access watch in PREGION[0]
        @ReadWrite(bits: 24..<25, as: PRGN0WAValues.self)
        var prgn0wa: PRGN0WA

        /// Enable/disable read access watch in PREGION[0]
        @ReadWrite(bits: 25..<26, as: PRGN0RAValues.self)
        var prgn0ra: PRGN0RA

        /// Enable/disable write access watch in PREGION[1]
        @ReadWrite(bits: 26..<27, as: PRGN1WAValues.self)
        var prgn1wa: PRGN1WA

        /// Enable/disable read access watch in PREGION[1]
        @ReadWrite(bits: 27..<28, as: PRGN1RAValues.self)
        var prgn1ra: PRGN1RA
    }

    /// Enable regions watch
    @Register(bitWidth: 32)
    struct REGIONENSET {
        /// Enable write access watch in region[0]
        @ReadWrite(bits: 0..<1)
        var rgn0wa: RGN0WA

        /// Enable read access watch in region[0]
        @ReadWrite(bits: 1..<2)
        var rgn0ra: RGN0RA

        /// Enable write access watch in region[1]
        @ReadWrite(bits: 2..<3)
        var rgn1wa: RGN1WA

        /// Enable read access watch in region[1]
        @ReadWrite(bits: 3..<4)
        var rgn1ra: RGN1RA

        /// Enable write access watch in region[2]
        @ReadWrite(bits: 4..<5)
        var rgn2wa: RGN2WA

        /// Enable read access watch in region[2]
        @ReadWrite(bits: 5..<6)
        var rgn2ra: RGN2RA

        /// Enable write access watch in region[3]
        @ReadWrite(bits: 6..<7)
        var rgn3wa: RGN3WA

        /// Enable read access watch in region[3]
        @ReadWrite(bits: 7..<8)
        var rgn3ra: RGN3RA

        /// Enable write access watch in PREGION[0]
        @ReadWrite(bits: 24..<25)
        var prgn0wa: PRGN0WA

        /// Enable read access watch in PREGION[0]
        @ReadWrite(bits: 25..<26)
        var prgn0ra: PRGN0RA

        /// Enable write access watch in PREGION[1]
        @ReadWrite(bits: 26..<27)
        var prgn1wa: PRGN1WA

        /// Enable read access watch in PREGION[1]
        @ReadWrite(bits: 27..<28)
        var prgn1ra: PRGN1RA
    }

    /// Disable regions watch
    @Register(bitWidth: 32)
    struct REGIONENCLR {
        /// Disable write access watch in region[0]
        @ReadWrite(bits: 0..<1)
        var rgn0wa: RGN0WA

        /// Disable read access watch in region[0]
        @ReadWrite(bits: 1..<2)
        var rgn0ra: RGN0RA

        /// Disable write access watch in region[1]
        @ReadWrite(bits: 2..<3)
        var rgn1wa: RGN1WA

        /// Disable read access watch in region[1]
        @ReadWrite(bits: 3..<4)
        var rgn1ra: RGN1RA

        /// Disable write access watch in region[2]
        @ReadWrite(bits: 4..<5)
        var rgn2wa: RGN2WA

        /// Disable read access watch in region[2]
        @ReadWrite(bits: 5..<6)
        var rgn2ra: RGN2RA

        /// Disable write access watch in region[3]
        @ReadWrite(bits: 6..<7)
        var rgn3wa: RGN3WA

        /// Disable read access watch in region[3]
        @ReadWrite(bits: 7..<8)
        var rgn3ra: RGN3RA

        /// Disable write access watch in PREGION[0]
        @ReadWrite(bits: 24..<25)
        var prgn0wa: PRGN0WA

        /// Disable read access watch in PREGION[0]
        @ReadWrite(bits: 25..<26)
        var prgn0ra: PRGN0RA

        /// Disable write access watch in PREGION[1]
        @ReadWrite(bits: 26..<27)
        var prgn1wa: PRGN1WA

        /// Disable read access watch in PREGION[1]
        @ReadWrite(bits: 27..<28)
        var prgn1ra: PRGN1RA
    }

    /// Peripheral events.
    @RegisterBlock
    struct EVENTS_REGION {
        /// Description cluster: Write access to region n detected
        @RegisterBlock(offset: 0x0)
        var wa: Register<WA>

        /// Description cluster: Read access to region n detected
        @RegisterBlock(offset: 0x4)
        var ra: Register<RA>
    }

    /// Peripheral events.
    @RegisterBlock
    struct EVENTS_PREGION {
        /// Description cluster: Write access to peripheral region n detected
        @RegisterBlock(offset: 0x0)
        var wa: Register<WA>

        /// Description cluster: Read access to peripheral region n detected
        @RegisterBlock(offset: 0x4)
        var ra: Register<RA>
    }

    /// Unspecified
    @RegisterBlock
    struct PERREGION {
        /// Description cluster: Source of event/interrupt in region n, write access detected while corresponding subregion was enabled for watching
        @RegisterBlock(offset: 0x0)
        var substatwa: Register<SUBSTATWA>

        /// Description cluster: Source of event/interrupt in region n, read access detected while corresponding subregion was enabled for watching
        @RegisterBlock(offset: 0x4)
        var substatra: Register<SUBSTATRA>
    }

    /// Unspecified
    @RegisterBlock
    struct REGION {
        /// Description cluster: Start address for region n
        @RegisterBlock(offset: 0x0)
        var start: Register<START>

        /// Description cluster: End address of region n
        @RegisterBlock(offset: 0x4)
        var end: Register<END>
    }

    /// Unspecified
    @RegisterBlock
    struct PREGION {
        /// Description cluster: Reserved for future use
        @RegisterBlock(offset: 0x0)
        var start: Register<START>

        /// Description cluster: Reserved for future use
        @RegisterBlock(offset: 0x4)
        var end: Register<END>

        /// Description cluster: Subregions of region n
        @RegisterBlock(offset: 0x8)
        var subs: Register<SUBS>
    }
}

extension MWU.EVENTS_REGION {
    /// Description cluster: Write access to region n detected
    @Register(bitWidth: 32)
    struct WA {
        /// Write access to region n detected
        @ReadWrite(bits: 0..<1, as: WA_FIELDValues.self)
        var wa_field: WA_FIELD
    }

    /// Description cluster: Read access to region n detected
    @Register(bitWidth: 32)
    struct RA {
        /// Read access to region n detected
        @ReadWrite(bits: 0..<1, as: RA_FIELDValues.self)
        var ra_field: RA_FIELD
    }
}

extension MWU.EVENTS_PREGION {
    /// Description cluster: Write access to peripheral region n detected
    @Register(bitWidth: 32)
    struct WA {
        /// Write access to peripheral region n detected
        @ReadWrite(bits: 0..<1, as: WA_FIELDValues.self)
        var wa_field: WA_FIELD
    }

    /// Description cluster: Read access to peripheral region n detected
    @Register(bitWidth: 32)
    struct RA {
        /// Read access to peripheral region n detected
        @ReadWrite(bits: 0..<1, as: RA_FIELDValues.self)
        var ra_field: RA_FIELD
    }
}

extension MWU.PERREGION {
    /// Description cluster: Source of event/interrupt in region n, write access detected while corresponding subregion was enabled for watching
    @Register(bitWidth: 32)
    struct SUBSTATWA {
        /// Subregion 0 in region n (write '1' to clear)
        @ReadWrite(bits: 0..<1, as: SR0Values.self)
        var sr0: SR0

        /// Subregion 1 in region n (write '1' to clear)
        @ReadWrite(bits: 1..<2, as: SR1Values.self)
        var sr1: SR1

        /// Subregion 2 in region n (write '1' to clear)
        @ReadWrite(bits: 2..<3, as: SR2Values.self)
        var sr2: SR2

        /// Subregion 3 in region n (write '1' to clear)
        @ReadWrite(bits: 3..<4, as: SR3Values.self)
        var sr3: SR3

        /// Subregion 4 in region n (write '1' to clear)
        @ReadWrite(bits: 4..<5, as: SR4Values.self)
        var sr4: SR4

        /// Subregion 5 in region n (write '1' to clear)
        @ReadWrite(bits: 5..<6, as: SR5Values.self)
        var sr5: SR5

        /// Subregion 6 in region n (write '1' to clear)
        @ReadWrite(bits: 6..<7, as: SR6Values.self)
        var sr6: SR6

        /// Subregion 7 in region n (write '1' to clear)
        @ReadWrite(bits: 7..<8, as: SR7Values.self)
        var sr7: SR7

        /// Subregion 8 in region n (write '1' to clear)
        @ReadWrite(bits: 8..<9, as: SR8Values.self)
        var sr8: SR8

        /// Subregion 9 in region n (write '1' to clear)
        @ReadWrite(bits: 9..<10, as: SR9Values.self)
        var sr9: SR9

        /// Subregion 10 in region n (write '1' to clear)
        @ReadWrite(bits: 10..<11, as: SR10Values.self)
        var sr10: SR10

        /// Subregion 11 in region n (write '1' to clear)
        @ReadWrite(bits: 11..<12, as: SR11Values.self)
        var sr11: SR11

        /// Subregion 12 in region n (write '1' to clear)
        @ReadWrite(bits: 12..<13, as: SR12Values.self)
        var sr12: SR12

        /// Subregion 13 in region n (write '1' to clear)
        @ReadWrite(bits: 13..<14, as: SR13Values.self)
        var sr13: SR13

        /// Subregion 14 in region n (write '1' to clear)
        @ReadWrite(bits: 14..<15, as: SR14Values.self)
        var sr14: SR14

        /// Subregion 15 in region n (write '1' to clear)
        @ReadWrite(bits: 15..<16, as: SR15Values.self)
        var sr15: SR15

        /// Subregion 16 in region n (write '1' to clear)
        @ReadWrite(bits: 16..<17, as: SR16Values.self)
        var sr16: SR16

        /// Subregion 17 in region n (write '1' to clear)
        @ReadWrite(bits: 17..<18, as: SR17Values.self)
        var sr17: SR17

        /// Subregion 18 in region n (write '1' to clear)
        @ReadWrite(bits: 18..<19, as: SR18Values.self)
        var sr18: SR18

        /// Subregion 19 in region n (write '1' to clear)
        @ReadWrite(bits: 19..<20, as: SR19Values.self)
        var sr19: SR19

        /// Subregion 20 in region n (write '1' to clear)
        @ReadWrite(bits: 20..<21, as: SR20Values.self)
        var sr20: SR20

        /// Subregion 21 in region n (write '1' to clear)
        @ReadWrite(bits: 21..<22, as: SR21Values.self)
        var sr21: SR21

        /// Subregion 22 in region n (write '1' to clear)
        @ReadWrite(bits: 22..<23, as: SR22Values.self)
        var sr22: SR22

        /// Subregion 23 in region n (write '1' to clear)
        @ReadWrite(bits: 23..<24, as: SR23Values.self)
        var sr23: SR23

        /// Subregion 24 in region n (write '1' to clear)
        @ReadWrite(bits: 24..<25, as: SR24Values.self)
        var sr24: SR24

        /// Subregion 25 in region n (write '1' to clear)
        @ReadWrite(bits: 25..<26, as: SR25Values.self)
        var sr25: SR25

        /// Subregion 26 in region n (write '1' to clear)
        @ReadWrite(bits: 26..<27, as: SR26Values.self)
        var sr26: SR26

        /// Subregion 27 in region n (write '1' to clear)
        @ReadWrite(bits: 27..<28, as: SR27Values.self)
        var sr27: SR27

        /// Subregion 28 in region n (write '1' to clear)
        @ReadWrite(bits: 28..<29, as: SR28Values.self)
        var sr28: SR28

        /// Subregion 29 in region n (write '1' to clear)
        @ReadWrite(bits: 29..<30, as: SR29Values.self)
        var sr29: SR29

        /// Subregion 30 in region n (write '1' to clear)
        @ReadWrite(bits: 30..<31, as: SR30Values.self)
        var sr30: SR30

        /// Subregion 31 in region n (write '1' to clear)
        @ReadWrite(bits: 31..<32, as: SR31Values.self)
        var sr31: SR31
    }

    /// Description cluster: Source of event/interrupt in region n, read access detected while corresponding subregion was enabled for watching
    @Register(bitWidth: 32)
    struct SUBSTATRA {
        /// Subregion 0 in region n (write '1' to clear)
        @ReadWrite(bits: 0..<1, as: SR0Values.self)
        var sr0: SR0

        /// Subregion 1 in region n (write '1' to clear)
        @ReadWrite(bits: 1..<2, as: SR1Values.self)
        var sr1: SR1

        /// Subregion 2 in region n (write '1' to clear)
        @ReadWrite(bits: 2..<3, as: SR2Values.self)
        var sr2: SR2

        /// Subregion 3 in region n (write '1' to clear)
        @ReadWrite(bits: 3..<4, as: SR3Values.self)
        var sr3: SR3

        /// Subregion 4 in region n (write '1' to clear)
        @ReadWrite(bits: 4..<5, as: SR4Values.self)
        var sr4: SR4

        /// Subregion 5 in region n (write '1' to clear)
        @ReadWrite(bits: 5..<6, as: SR5Values.self)
        var sr5: SR5

        /// Subregion 6 in region n (write '1' to clear)
        @ReadWrite(bits: 6..<7, as: SR6Values.self)
        var sr6: SR6

        /// Subregion 7 in region n (write '1' to clear)
        @ReadWrite(bits: 7..<8, as: SR7Values.self)
        var sr7: SR7

        /// Subregion 8 in region n (write '1' to clear)
        @ReadWrite(bits: 8..<9, as: SR8Values.self)
        var sr8: SR8

        /// Subregion 9 in region n (write '1' to clear)
        @ReadWrite(bits: 9..<10, as: SR9Values.self)
        var sr9: SR9

        /// Subregion 10 in region n (write '1' to clear)
        @ReadWrite(bits: 10..<11, as: SR10Values.self)
        var sr10: SR10

        /// Subregion 11 in region n (write '1' to clear)
        @ReadWrite(bits: 11..<12, as: SR11Values.self)
        var sr11: SR11

        /// Subregion 12 in region n (write '1' to clear)
        @ReadWrite(bits: 12..<13, as: SR12Values.self)
        var sr12: SR12

        /// Subregion 13 in region n (write '1' to clear)
        @ReadWrite(bits: 13..<14, as: SR13Values.self)
        var sr13: SR13

        /// Subregion 14 in region n (write '1' to clear)
        @ReadWrite(bits: 14..<15, as: SR14Values.self)
        var sr14: SR14

        /// Subregion 15 in region n (write '1' to clear)
        @ReadWrite(bits: 15..<16, as: SR15Values.self)
        var sr15: SR15

        /// Subregion 16 in region n (write '1' to clear)
        @ReadWrite(bits: 16..<17, as: SR16Values.self)
        var sr16: SR16

        /// Subregion 17 in region n (write '1' to clear)
        @ReadWrite(bits: 17..<18, as: SR17Values.self)
        var sr17: SR17

        /// Subregion 18 in region n (write '1' to clear)
        @ReadWrite(bits: 18..<19, as: SR18Values.self)
        var sr18: SR18

        /// Subregion 19 in region n (write '1' to clear)
        @ReadWrite(bits: 19..<20, as: SR19Values.self)
        var sr19: SR19

        /// Subregion 20 in region n (write '1' to clear)
        @ReadWrite(bits: 20..<21, as: SR20Values.self)
        var sr20: SR20

        /// Subregion 21 in region n (write '1' to clear)
        @ReadWrite(bits: 21..<22, as: SR21Values.self)
        var sr21: SR21

        /// Subregion 22 in region n (write '1' to clear)
        @ReadWrite(bits: 22..<23, as: SR22Values.self)
        var sr22: SR22

        /// Subregion 23 in region n (write '1' to clear)
        @ReadWrite(bits: 23..<24, as: SR23Values.self)
        var sr23: SR23

        /// Subregion 24 in region n (write '1' to clear)
        @ReadWrite(bits: 24..<25, as: SR24Values.self)
        var sr24: SR24

        /// Subregion 25 in region n (write '1' to clear)
        @ReadWrite(bits: 25..<26, as: SR25Values.self)
        var sr25: SR25

        /// Subregion 26 in region n (write '1' to clear)
        @ReadWrite(bits: 26..<27, as: SR26Values.self)
        var sr26: SR26

        /// Subregion 27 in region n (write '1' to clear)
        @ReadWrite(bits: 27..<28, as: SR27Values.self)
        var sr27: SR27

        /// Subregion 28 in region n (write '1' to clear)
        @ReadWrite(bits: 28..<29, as: SR28Values.self)
        var sr28: SR28

        /// Subregion 29 in region n (write '1' to clear)
        @ReadWrite(bits: 29..<30, as: SR29Values.self)
        var sr29: SR29

        /// Subregion 30 in region n (write '1' to clear)
        @ReadWrite(bits: 30..<31, as: SR30Values.self)
        var sr30: SR30

        /// Subregion 31 in region n (write '1' to clear)
        @ReadWrite(bits: 31..<32, as: SR31Values.self)
        var sr31: SR31
    }
}

extension MWU.REGION {
    /// Description cluster: Start address for region n
    @Register(bitWidth: 32)
    struct START {
        /// Start address for region
        @ReadWrite(bits: 0..<32)
        var start_field: START_FIELD
    }

    /// Description cluster: End address of region n
    @Register(bitWidth: 32)
    struct END {
        /// End address of region.
        @ReadWrite(bits: 0..<32)
        var end_field: END_FIELD
    }
}

extension MWU.PREGION {
    /// Description cluster: Reserved for future use
    @Register(bitWidth: 32)
    struct START {
        /// Reserved for future use
        @ReadOnly(bits: 0..<32)
        var start_field: START_FIELD
    }

    /// Description cluster: Reserved for future use
    @Register(bitWidth: 32)
    struct END {
        /// Reserved for future use
        @ReadOnly(bits: 0..<32)
        var end_field: END_FIELD
    }

    /// Description cluster: Subregions of region n
    @Register(bitWidth: 32)
    struct SUBS {
        /// Include or exclude subregion 0 in region
        @ReadWrite(bits: 0..<1, as: SR0Values.self)
        var sr0: SR0

        /// Include or exclude subregion 1 in region
        @ReadWrite(bits: 1..<2, as: SR1Values.self)
        var sr1: SR1

        /// Include or exclude subregion 2 in region
        @ReadWrite(bits: 2..<3, as: SR2Values.self)
        var sr2: SR2

        /// Include or exclude subregion 3 in region
        @ReadWrite(bits: 3..<4, as: SR3Values.self)
        var sr3: SR3

        /// Include or exclude subregion 4 in region
        @ReadWrite(bits: 4..<5, as: SR4Values.self)
        var sr4: SR4

        /// Include or exclude subregion 5 in region
        @ReadWrite(bits: 5..<6, as: SR5Values.self)
        var sr5: SR5

        /// Include or exclude subregion 6 in region
        @ReadWrite(bits: 6..<7, as: SR6Values.self)
        var sr6: SR6

        /// Include or exclude subregion 7 in region
        @ReadWrite(bits: 7..<8, as: SR7Values.self)
        var sr7: SR7

        /// Include or exclude subregion 8 in region
        @ReadWrite(bits: 8..<9, as: SR8Values.self)
        var sr8: SR8

        /// Include or exclude subregion 9 in region
        @ReadWrite(bits: 9..<10, as: SR9Values.self)
        var sr9: SR9

        /// Include or exclude subregion 10 in region
        @ReadWrite(bits: 10..<11, as: SR10Values.self)
        var sr10: SR10

        /// Include or exclude subregion 11 in region
        @ReadWrite(bits: 11..<12, as: SR11Values.self)
        var sr11: SR11

        /// Include or exclude subregion 12 in region
        @ReadWrite(bits: 12..<13, as: SR12Values.self)
        var sr12: SR12

        /// Include or exclude subregion 13 in region
        @ReadWrite(bits: 13..<14, as: SR13Values.self)
        var sr13: SR13

        /// Include or exclude subregion 14 in region
        @ReadWrite(bits: 14..<15, as: SR14Values.self)
        var sr14: SR14

        /// Include or exclude subregion 15 in region
        @ReadWrite(bits: 15..<16, as: SR15Values.self)
        var sr15: SR15

        /// Include or exclude subregion 16 in region
        @ReadWrite(bits: 16..<17, as: SR16Values.self)
        var sr16: SR16

        /// Include or exclude subregion 17 in region
        @ReadWrite(bits: 17..<18, as: SR17Values.self)
        var sr17: SR17

        /// Include or exclude subregion 18 in region
        @ReadWrite(bits: 18..<19, as: SR18Values.self)
        var sr18: SR18

        /// Include or exclude subregion 19 in region
        @ReadWrite(bits: 19..<20, as: SR19Values.self)
        var sr19: SR19

        /// Include or exclude subregion 20 in region
        @ReadWrite(bits: 20..<21, as: SR20Values.self)
        var sr20: SR20

        /// Include or exclude subregion 21 in region
        @ReadWrite(bits: 21..<22, as: SR21Values.self)
        var sr21: SR21

        /// Include or exclude subregion 22 in region
        @ReadWrite(bits: 22..<23, as: SR22Values.self)
        var sr22: SR22

        /// Include or exclude subregion 23 in region
        @ReadWrite(bits: 23..<24, as: SR23Values.self)
        var sr23: SR23

        /// Include or exclude subregion 24 in region
        @ReadWrite(bits: 24..<25, as: SR24Values.self)
        var sr24: SR24

        /// Include or exclude subregion 25 in region
        @ReadWrite(bits: 25..<26, as: SR25Values.self)
        var sr25: SR25

        /// Include or exclude subregion 26 in region
        @ReadWrite(bits: 26..<27, as: SR26Values.self)
        var sr26: SR26

        /// Include or exclude subregion 27 in region
        @ReadWrite(bits: 27..<28, as: SR27Values.self)
        var sr27: SR27

        /// Include or exclude subregion 28 in region
        @ReadWrite(bits: 28..<29, as: SR28Values.self)
        var sr28: SR28

        /// Include or exclude subregion 29 in region
        @ReadWrite(bits: 29..<30, as: SR29Values.self)
        var sr29: SR29

        /// Include or exclude subregion 30 in region
        @ReadWrite(bits: 30..<31, as: SR30Values.self)
        var sr30: SR30

        /// Include or exclude subregion 31 in region
        @ReadWrite(bits: 31..<32, as: SR31Values.self)
        var sr31: SR31
    }
}

extension MWU.INTEN {
    struct REGION0WAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.INTEN {
    struct REGION0RAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.INTEN {
    struct REGION1WAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.INTEN {
    struct REGION1RAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.INTEN {
    struct REGION2WAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.INTEN {
    struct REGION2RAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.INTEN {
    struct REGION3WAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.INTEN {
    struct REGION3RAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.INTEN {
    struct PREGION0WAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.INTEN {
    struct PREGION0RAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.INTEN {
    struct PREGION1WAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.INTEN {
    struct PREGION1RAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.NMIEN {
    struct REGION0WAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.NMIEN {
    struct REGION0RAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.NMIEN {
    struct REGION1WAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.NMIEN {
    struct REGION1RAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.NMIEN {
    struct REGION2WAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.NMIEN {
    struct REGION2RAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.NMIEN {
    struct REGION3WAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.NMIEN {
    struct REGION3RAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.NMIEN {
    struct PREGION0WAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.NMIEN {
    struct PREGION0RAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.NMIEN {
    struct PREGION1WAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.NMIEN {
    struct PREGION1RAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable
        static let Disabled = Self(rawValue: 0x0)

        /// Enable
        static let Enabled = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.REGIONEN {
    struct RGN0WAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable write access watch in this region
        static let Disable = Self(rawValue: 0x0)

        /// Enable write access watch in this region
        static let Enable = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.REGIONEN {
    struct RGN0RAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable read access watch in this region
        static let Disable = Self(rawValue: 0x0)

        /// Enable read access watch in this region
        static let Enable = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.REGIONEN {
    struct RGN1WAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable write access watch in this region
        static let Disable = Self(rawValue: 0x0)

        /// Enable write access watch in this region
        static let Enable = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.REGIONEN {
    struct RGN1RAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable read access watch in this region
        static let Disable = Self(rawValue: 0x0)

        /// Enable read access watch in this region
        static let Enable = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.REGIONEN {
    struct RGN2WAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable write access watch in this region
        static let Disable = Self(rawValue: 0x0)

        /// Enable write access watch in this region
        static let Enable = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.REGIONEN {
    struct RGN2RAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable read access watch in this region
        static let Disable = Self(rawValue: 0x0)

        /// Enable read access watch in this region
        static let Enable = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.REGIONEN {
    struct RGN3WAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable write access watch in this region
        static let Disable = Self(rawValue: 0x0)

        /// Enable write access watch in this region
        static let Enable = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.REGIONEN {
    struct RGN3RAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable read access watch in this region
        static let Disable = Self(rawValue: 0x0)

        /// Enable read access watch in this region
        static let Enable = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.REGIONEN {
    struct PRGN0WAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable write access watch in this PREGION
        static let Disable = Self(rawValue: 0x0)

        /// Enable write access watch in this PREGION
        static let Enable = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.REGIONEN {
    struct PRGN0RAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable read access watch in this PREGION
        static let Disable = Self(rawValue: 0x0)

        /// Enable read access watch in this PREGION
        static let Enable = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.REGIONEN {
    struct PRGN1WAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable write access watch in this PREGION
        static let Disable = Self(rawValue: 0x0)

        /// Enable write access watch in this PREGION
        static let Enable = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.REGIONEN {
    struct PRGN1RAValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Disable read access watch in this PREGION
        static let Disable = Self(rawValue: 0x0)

        /// Enable read access watch in this PREGION
        static let Enable = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.EVENTS_REGION.WA {
    struct WA_FIELDValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Event not generated
        static let NotGenerated = Self(rawValue: 0x0)

        /// Event generated
        static let Generated = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.EVENTS_REGION.RA {
    struct RA_FIELDValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Event not generated
        static let NotGenerated = Self(rawValue: 0x0)

        /// Event generated
        static let Generated = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.EVENTS_PREGION.WA {
    struct WA_FIELDValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Event not generated
        static let NotGenerated = Self(rawValue: 0x0)

        /// Event generated
        static let Generated = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.EVENTS_PREGION.RA {
    struct RA_FIELDValues: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Event not generated
        static let NotGenerated = Self(rawValue: 0x0)

        /// Event generated
        static let Generated = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR0Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR1Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR2Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR3Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR4Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR5Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR6Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR7Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR8Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR9Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR10Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR11Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR12Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR13Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR14Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR15Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR16Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR17Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR18Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR19Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR20Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR21Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR22Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR23Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR24Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR25Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR26Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR27Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR28Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR29Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR30Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATWA {
    struct SR31Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No write access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Write access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR0Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR1Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR2Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR3Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR4Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR5Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR6Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR7Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR8Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR9Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR10Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR11Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR12Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR13Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR14Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR15Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR16Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR17Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR18Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR19Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR20Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR21Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR22Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR23Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR24Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR25Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR26Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR27Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR28Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR29Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR30Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PERREGION.SUBSTATRA {
    struct SR31Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// No read access occurred in this subregion
        static let NoAccess = Self(rawValue: 0x0)

        /// Read access(es) occurred in this subregion
        static let Access = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR0Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR1Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR2Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR3Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR4Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR5Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR6Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR7Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR8Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR9Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR10Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR11Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR12Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR13Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR14Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR15Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR16Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR17Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR18Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR19Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR20Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR21Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR22Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR23Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR24Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR25Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR26Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR27Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR28Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR29Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR30Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}

extension MWU.PREGION.SUBS {
    struct SR31Values: BitFieldProjectable, RawRepresentable {
        static let bitWidth = 1

        /// Exclude
        static let Exclude = Self(rawValue: 0x0)

        /// Include
        static let Include = Self(rawValue: 0x1)

        var rawValue: UInt8

        @inlinable @inline(__always)
        init(rawValue: Self.RawValue) {
            self.rawValue = rawValue
        }
    }
}
