{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705074570258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705074570266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 12 16:49:30 2024 " "Processing started: Fri Jan 12 16:49:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705074570266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074570266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dac_top_level -c dac_top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off dac_top_level -c dac_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074570266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705074570803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705074570803 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "da_converter.qsys " "Elaborating Qsys system entity \"da_converter.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074577106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.12.16:49:39 Progress: Loading top level/da_converter.qsys " "2024.01.12.16:49:39 Progress: Loading top level/da_converter.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074579523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.12.16:49:39 Progress: Reading input file " "2024.01.12.16:49:39 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074579980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.12.16:49:40 Progress: Adding HEX0 \[altera_avalon_pio 16.1\] " "2024.01.12.16:49:40 Progress: Adding HEX0 \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074580049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.12.16:49:40 Progress: Parameterizing module HEX0 " "2024.01.12.16:49:40 Progress: Parameterizing module HEX0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074580134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.12.16:49:40 Progress: Adding LEDS \[altera_avalon_pio 16.1\] " "2024.01.12.16:49:40 Progress: Adding LEDS \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074580136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.12.16:49:40 Progress: Parameterizing module LEDS " "2024.01.12.16:49:40 Progress: Parameterizing module LEDS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074580136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.12.16:49:40 Progress: Adding clk_0 \[clock_source 16.1\] " "2024.01.12.16:49:40 Progress: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074580136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.12.16:49:40 Progress: Parameterizing module clk_0 " "2024.01.12.16:49:40 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074580650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.12.16:49:40 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.1\] " "2024.01.12.16:49:40 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074580651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.12.16:49:40 Progress: Parameterizing module jtag_uart_0 " "2024.01.12.16:49:40 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074580675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.12.16:49:40 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\] " "2024.01.12.16:49:40 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074580675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.12.16:49:40 Progress: Parameterizing module nios2_qsys_0 " "2024.01.12.16:49:40 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074580774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.12.16:49:40 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\] " "2024.01.12.16:49:40 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074580776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.12.16:49:40 Progress: Parameterizing module onchip_memory2_0 " "2024.01.12.16:49:40 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074580794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.12.16:49:40 Progress: Adding timer_0 \[altera_avalon_timer 16.1\] " "2024.01.12.16:49:40 Progress: Adding timer_0 \[altera_avalon_timer 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074580795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.12.16:49:40 Progress: Parameterizing module timer_0 " "2024.01.12.16:49:40 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074580838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.12.16:49:40 Progress: Building connections " "2024.01.12.16:49:40 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074580839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.12.16:49:40 Progress: Parameterizing connections " "2024.01.12.16:49:40 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074580864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.12.16:49:40 Progress: Validating " "2024.01.12.16:49:40 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074580865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.01.12.16:49:41 Progress: Done reading input file " "2024.01.12.16:49:41 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074581335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Da_converter.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Da_converter.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074581794 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Da_converter.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects " "Da_converter.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074581796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Da_converter: Generating da_converter \"da_converter\" for QUARTUS_SYNTH " "Da_converter: Generating da_converter \"da_converter\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074582443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0: Starting RTL generation for module 'da_converter_HEX0' " "HEX0: Starting RTL generation for module 'da_converter_HEX0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074585534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=da_converter_HEX0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0001_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0001_HEX0_gen//da_converter_HEX0_component_configuration.pl  --do_build_sim=0  \] " "HEX0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=da_converter_HEX0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0001_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0001_HEX0_gen//da_converter_HEX0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074585534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0: Done RTL generation for module 'da_converter_HEX0' " "HEX0: Done RTL generation for module 'da_converter_HEX0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074585735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX0: \"da_converter\" instantiated altera_avalon_pio \"HEX0\" " "HEX0: \"da_converter\" instantiated altera_avalon_pio \"HEX0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074585752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS: Starting RTL generation for module 'da_converter_LEDS' " "LEDS: Starting RTL generation for module 'da_converter_LEDS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074585765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=da_converter_LEDS --dir=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0002_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0002_LEDS_gen//da_converter_LEDS_component_configuration.pl  --do_build_sim=0  \] " "LEDS:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=da_converter_LEDS --dir=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0002_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0002_LEDS_gen//da_converter_LEDS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074585765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS: Done RTL generation for module 'da_converter_LEDS' " "LEDS: Done RTL generation for module 'da_converter_LEDS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074585936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDS: \"da_converter\" instantiated altera_avalon_pio \"LEDS\" " "LEDS: \"da_converter\" instantiated altera_avalon_pio \"LEDS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074585938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'da_converter_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'da_converter_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074585946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=da_converter_jtag_uart_0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0003_jtag_uart_0_gen//da_converter_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=da_converter_jtag_uart_0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0003_jtag_uart_0_gen//da_converter_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074585947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'da_converter_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'da_converter_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074586155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"da_converter\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"da_converter\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074586164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'da_converter_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'da_converter_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074586182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=da_converter_nios2_qsys_0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0004_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/16.1/quartus/bin64 --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0004_nios2_qsys_0_gen//da_converter_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=da_converter_nios2_qsys_0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0004_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/16.1/quartus/bin64 --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0004_nios2_qsys_0_gen//da_converter_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074586182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.12 16:49:46 (*) Starting Nios II generation " "Nios2_qsys_0: # 2024.01.12 16:49:46 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.12 16:49:46 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2024.01.12 16:49:46 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.12 16:49:47 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/16.1/quartus/bin64 " "Nios2_qsys_0: # 2024.01.12 16:49:47 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/16.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.12 16:49:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2024.01.12 16:49:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.12 16:49:47 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2024.01.12 16:49:47 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.12 16:49:47 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2024.01.12 16:49:47 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.12 16:49:47 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2024.01.12 16:49:47 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.12 16:49:47 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2024.01.12 16:49:47 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.12 16:49:47 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2024.01.12 16:49:47 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.12 16:49:47 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2024.01.12 16:49:47 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.12 16:49:47 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2024.01.12 16:49:47 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.01.12 16:49:48 (*) Done Nios II generation " "Nios2_qsys_0: # 2024.01.12 16:49:48 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'da_converter_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'da_converter_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"da_converter\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"da_converter\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'da_converter_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'da_converter_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=da_converter_onchip_memory2_0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0005_onchip_memory2_0_gen//da_converter_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=da_converter_onchip_memory2_0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0005_onchip_memory2_0_gen//da_converter_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'da_converter_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'da_converter_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"da_converter\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"da_converter\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'da_converter_timer_0' " "Timer_0: Starting RTL generation for module 'da_converter_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=da_converter_timer_0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0006_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0006_timer_0_gen//da_converter_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=da_converter_timer_0 --dir=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0006_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/maxgi/AppData/Local/Temp/alt9734_5314109477407363724.dir/0006_timer_0_gen//da_converter_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'da_converter_timer_0' " "Timer_0: Done RTL generation for module 'da_converter_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"da_converter\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"da_converter\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074588982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074591814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074592071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074592337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074592612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074592873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074593135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"da_converter\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"da_converter\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"da_converter\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"da_converter\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"da_converter\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"da_converter\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\" " "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\" " "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Da_converter: Done \"da_converter\" with 28 modules, 42 files " "Da_converter: Done \"da_converter\" with 28 modules, 42 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074595669 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "da_converter.qsys " "Finished elaborating Qsys system entity \"da_converter.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074596512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/da_converter_hd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file da_converter/synthesis/da_converter_hd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 da_converter_hd-rtl " "Found design unit 1: da_converter_hd-rtl" {  } { { "da_converter/synthesis/da_converter_hd.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/da_converter_hd.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596828 ""} { "Info" "ISGN_ENTITY_NAME" "1 da_converter_hd " "Found entity 1: da_converter_hd" {  } { { "da_converter/synthesis/da_converter_hd.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/da_converter_hd.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_dac-behavior " "Found design unit 1: top_level_dac-behavior" {  } { { "top_level_dac.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/top_level_dac.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596830 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_dac " "Found entity 1: top_level_dac" {  } { { "top_level_dac.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/top_level_dac.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/two_display_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/two_display_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_display_hex-behavior " "Found design unit 1: two_display_hex-behavior" {  } { { "../two_display_hex.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/two_display_hex.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596832 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_display_hex " "Found entity 1: two_display_hex" {  } { { "../two_display_hex.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/two_display_hex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/decoder7seghex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/decoder7seghex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7SegHex-behavior " "Found design unit 1: decoder7SegHex-behavior" {  } { { "../decoder7SegHex.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/decoder7SegHex.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596833 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7SegHex " "Found entity 1: decoder7SegHex" {  } { { "../decoder7SegHex.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/decoder7SegHex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/ppm_converter/ppm_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/ppm_converter/ppm_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ppm_converter-behavior " "Found design unit 1: ppm_converter-behavior" {  } { { "../ppm_converter/ppm_converter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/ppm_converter/ppm_converter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596835 ""} { "Info" "ISGN_ENTITY_NAME" "1 ppm_converter " "Found entity 1: ppm_converter" {  } { { "../ppm_converter/ppm_converter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/ppm_converter/ppm_converter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/ppm_converter/accumulation_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/ppm_converter/accumulation_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulation_register-behavior " "Found design unit 1: accumulation_register-behavior" {  } { { "../ppm_converter/accumulation_register.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/ppm_converter/accumulation_register.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596836 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulation_register " "Found entity 1: accumulation_register" {  } { { "../ppm_converter/accumulation_register.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/ppm_converter/accumulation_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/ud_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/ud_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UD_counter-behavior " "Found design unit 1: UD_counter-behavior" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596838 ""} { "Info" "ISGN_ENTITY_NAME" "1 UD_counter " "Found entity 1: UD_counter" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/pwm_da_conversion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/pwm_da_conversion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_da_conversion-behavior " "Found design unit 1: PWM_da_conversion-behavior" {  } { { "../pwm_converter/PWM_da_conversion.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/PWM_da_conversion.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596839 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_da_conversion " "Found entity 1: PWM_da_conversion" {  } { { "../pwm_converter/PWM_da_conversion.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/PWM_da_conversion.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/clk_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/clk_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_generator-behavior " "Found design unit 1: clk_generator-behavior" {  } { { "../pwm_converter/clk_generator.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/clk_generator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596841 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_generator " "Found entity 1: clk_generator" {  } { { "../pwm_converter/clk_generator.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/clk_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_timer_0 " "Found entity 1: da_converter_timer_0" {  } { { "da_converter/synthesis/submodules/da_converter_timer_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_onchip_memory2_0 " "Found entity 1: da_converter_onchip_memory2_0" {  } { { "da_converter/synthesis/submodules/da_converter_onchip_memory2_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_nios2_qsys_0_test_bench " "Found entity 1: da_converter_nios2_qsys_0_test_bench" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_nios2_qsys_0_oci_test_bench " "Found entity 1: da_converter_nios2_qsys_0_oci_test_bench" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: da_converter_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: da_converter_nios2_qsys_0_jtag_debug_module_tck" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: da_converter_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_nios2_qsys_0_register_bank_a_module " "Found entity 1: da_converter_nios2_qsys_0_register_bank_a_module" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596863 ""} { "Info" "ISGN_ENTITY_NAME" "2 da_converter_nios2_qsys_0_register_bank_b_module " "Found entity 2: da_converter_nios2_qsys_0_register_bank_b_module" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596863 ""} { "Info" "ISGN_ENTITY_NAME" "3 da_converter_nios2_qsys_0_nios2_oci_debug " "Found entity 3: da_converter_nios2_qsys_0_nios2_oci_debug" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596863 ""} { "Info" "ISGN_ENTITY_NAME" "4 da_converter_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: da_converter_nios2_qsys_0_ociram_sp_ram_module" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596863 ""} { "Info" "ISGN_ENTITY_NAME" "5 da_converter_nios2_qsys_0_nios2_ocimem " "Found entity 5: da_converter_nios2_qsys_0_nios2_ocimem" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596863 ""} { "Info" "ISGN_ENTITY_NAME" "6 da_converter_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: da_converter_nios2_qsys_0_nios2_avalon_reg" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596863 ""} { "Info" "ISGN_ENTITY_NAME" "7 da_converter_nios2_qsys_0_nios2_oci_break " "Found entity 7: da_converter_nios2_qsys_0_nios2_oci_break" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596863 ""} { "Info" "ISGN_ENTITY_NAME" "8 da_converter_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: da_converter_nios2_qsys_0_nios2_oci_xbrk" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596863 ""} { "Info" "ISGN_ENTITY_NAME" "9 da_converter_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: da_converter_nios2_qsys_0_nios2_oci_dbrk" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596863 ""} { "Info" "ISGN_ENTITY_NAME" "10 da_converter_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: da_converter_nios2_qsys_0_nios2_oci_itrace" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596863 ""} { "Info" "ISGN_ENTITY_NAME" "11 da_converter_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: da_converter_nios2_qsys_0_nios2_oci_td_mode" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596863 ""} { "Info" "ISGN_ENTITY_NAME" "12 da_converter_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: da_converter_nios2_qsys_0_nios2_oci_dtrace" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596863 ""} { "Info" "ISGN_ENTITY_NAME" "13 da_converter_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: da_converter_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596863 ""} { "Info" "ISGN_ENTITY_NAME" "14 da_converter_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: da_converter_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596863 ""} { "Info" "ISGN_ENTITY_NAME" "15 da_converter_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: da_converter_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596863 ""} { "Info" "ISGN_ENTITY_NAME" "16 da_converter_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: da_converter_nios2_qsys_0_nios2_oci_fifo" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596863 ""} { "Info" "ISGN_ENTITY_NAME" "17 da_converter_nios2_qsys_0_nios2_oci_pib " "Found entity 17: da_converter_nios2_qsys_0_nios2_oci_pib" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596863 ""} { "Info" "ISGN_ENTITY_NAME" "18 da_converter_nios2_qsys_0_nios2_oci_im " "Found entity 18: da_converter_nios2_qsys_0_nios2_oci_im" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596863 ""} { "Info" "ISGN_ENTITY_NAME" "19 da_converter_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: da_converter_nios2_qsys_0_nios2_performance_monitors" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596863 ""} { "Info" "ISGN_ENTITY_NAME" "20 da_converter_nios2_qsys_0_nios2_oci " "Found entity 20: da_converter_nios2_qsys_0_nios2_oci" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596863 ""} { "Info" "ISGN_ENTITY_NAME" "21 da_converter_nios2_qsys_0 " "Found entity 21: da_converter_nios2_qsys_0" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_rsp_mux_001 " "Found entity 1: da_converter_mm_interconnect_0_rsp_mux_001" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_rsp_mux " "Found entity 1: da_converter_mm_interconnect_0_rsp_mux" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_rsp_demux " "Found entity 1: da_converter_mm_interconnect_0_rsp_demux" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel da_converter_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at da_converter_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705074596870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel da_converter_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at da_converter_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705074596870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_router_003_default_decode " "Found entity 1: da_converter_mm_interconnect_0_router_003_default_decode" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596871 ""} { "Info" "ISGN_ENTITY_NAME" "2 da_converter_mm_interconnect_0_router_003 " "Found entity 2: da_converter_mm_interconnect_0_router_003" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel da_converter_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at da_converter_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705074596872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel da_converter_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at da_converter_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705074596872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_router_002_default_decode " "Found entity 1: da_converter_mm_interconnect_0_router_002_default_decode" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596872 ""} { "Info" "ISGN_ENTITY_NAME" "2 da_converter_mm_interconnect_0_router_002 " "Found entity 2: da_converter_mm_interconnect_0_router_002" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel da_converter_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at da_converter_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705074596874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel da_converter_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at da_converter_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705074596874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_router_001_default_decode " "Found entity 1: da_converter_mm_interconnect_0_router_001_default_decode" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596874 ""} { "Info" "ISGN_ENTITY_NAME" "2 da_converter_mm_interconnect_0_router_001 " "Found entity 2: da_converter_mm_interconnect_0_router_001" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel da_converter_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at da_converter_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705074596875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel da_converter_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at da_converter_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705074596875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_router_default_decode " "Found entity 1: da_converter_mm_interconnect_0_router_default_decode" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596876 ""} { "Info" "ISGN_ENTITY_NAME" "2 da_converter_mm_interconnect_0_router " "Found entity 2: da_converter_mm_interconnect_0_router" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_cmd_mux_001 " "Found entity 1: da_converter_mm_interconnect_0_cmd_mux_001" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_cmd_mux " "Found entity 1: da_converter_mm_interconnect_0_cmd_mux" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_cmd_demux_001 " "Found entity 1: da_converter_mm_interconnect_0_cmd_demux_001" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_cmd_demux " "Found entity 1: da_converter_mm_interconnect_0_cmd_demux" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0_avalon_st_adapter " "Found entity 1: da_converter_mm_interconnect_0_avalon_st_adapter" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_mm_interconnect_0 " "Found entity 1: da_converter_mm_interconnect_0" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_LEDS " "Found entity 1: da_converter_LEDS" {  } { { "da_converter/synthesis/submodules/da_converter_LEDS.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_jtag_uart_0_sim_scfifo_w " "Found entity 1: da_converter_jtag_uart_0_sim_scfifo_w" {  } { { "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596893 ""} { "Info" "ISGN_ENTITY_NAME" "2 da_converter_jtag_uart_0_scfifo_w " "Found entity 2: da_converter_jtag_uart_0_scfifo_w" {  } { { "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596893 ""} { "Info" "ISGN_ENTITY_NAME" "3 da_converter_jtag_uart_0_sim_scfifo_r " "Found entity 3: da_converter_jtag_uart_0_sim_scfifo_r" {  } { { "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596893 ""} { "Info" "ISGN_ENTITY_NAME" "4 da_converter_jtag_uart_0_scfifo_r " "Found entity 4: da_converter_jtag_uart_0_scfifo_r" {  } { { "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596893 ""} { "Info" "ISGN_ENTITY_NAME" "5 da_converter_jtag_uart_0 " "Found entity 5: da_converter_jtag_uart_0" {  } { { "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_irq_mapper " "Found entity 1: da_converter_irq_mapper" {  } { { "da_converter/synthesis/submodules/da_converter_irq_mapper.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/da_converter_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/da_converter_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter_HEX0 " "Found entity 1: da_converter_HEX0" {  } { { "da_converter/synthesis/submodules/da_converter_HEX0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_HEX0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "da_converter/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "da_converter/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "da_converter/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "da_converter/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "da_converter/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "da_converter/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "da_converter/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file da_converter/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "da_converter/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596911 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "da_converter/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_converter/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file da_converter/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "da_converter/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596913 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "da_converter/synthesis/da_converter.vhd " "Can't analyze file -- file da_converter/synthesis/da_converter.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1705074596917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/da_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/da_converter/da_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 da_converter " "Found entity 1: da_converter" {  } { { "db/ip/da_converter/da_converter.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/da_converter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074596919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596919 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_avalon_sc_fifo.v C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074596920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596920 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_merlin_arbitrator.sv C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074596982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596983 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_merlin_burst_uncompressor.sv C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074596986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596986 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_merlin_master_agent.sv C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074596988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596988 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_merlin_master_translator.sv C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074596989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596989 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_merlin_slave_agent.sv C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074596991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596991 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_merlin_slave_translator.sv C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074596992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596992 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_reset_controller.v C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074596993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596993 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_reset_synchronizer.v C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074596994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596994 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_hex0.v C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_HEX0.v " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_hex0.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_HEX0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074596995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_hex0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_hex0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596995 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_leds.v C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_LEDS.v " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_leds.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_LEDS.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074596996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_leds.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_leds.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074596996 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_irq_mapper.sv C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_irq_mapper.sv " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597017 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_jtag_uart_0.v C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_jtag_uart_0.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597018 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0.v C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597021 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597023 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597024 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_demux.sv C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597025 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_demux_001.sv C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597026 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_mux.sv C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597028 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597029 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router.sv C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597031 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_001.sv C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597032 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_002.sv C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597033 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_003.sv C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597034 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_demux.sv C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597035 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_mux.sv C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597036 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597037 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0.v C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_nios2_qsys_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_nios2_qsys_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597039 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_sysclk.v C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_sysclk.v " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597040 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_tck.v C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_tck.v " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_tck.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597042 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597043 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0_oci_test_bench.v C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_oci_test_bench.v " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0_oci_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_oci_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_nios2_qsys_0_oci_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_nios2_qsys_0_oci_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597044 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0_test_bench.v C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_test_bench.v " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_nios2_qsys_0_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_nios2_qsys_0_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_nios2_qsys_0_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597045 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_onchip_memory2_0.v C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_onchip_memory2_0.v " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_onchip_memory2_0.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597046 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_timer_0.v C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_timer_0.v " "File \"c:/users/maxgi/dropbox (politecnico di torino studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/da_converter/submodules/da_converter_timer_0.v\" is a duplicate of already analyzed file \"C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_timer_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1705074597047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/da_converter/submodules/da_converter_timer_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/da_converter/submodules/da_converter_timer_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597047 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "da_converter_nios2_qsys_0.v(1617) " "Verilog HDL or VHDL warning at da_converter_nios2_qsys_0.v(1617): conditional expression evaluates to a constant" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1705074597051 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "da_converter_nios2_qsys_0.v(1619) " "Verilog HDL or VHDL warning at da_converter_nios2_qsys_0.v(1619): conditional expression evaluates to a constant" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1705074597051 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "da_converter_nios2_qsys_0.v(1777) " "Verilog HDL or VHDL warning at da_converter_nios2_qsys_0.v(1777): conditional expression evaluates to a constant" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1705074597051 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "da_converter_nios2_qsys_0.v(2607) " "Verilog HDL or VHDL warning at da_converter_nios2_qsys_0.v(2607): conditional expression evaluates to a constant" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1705074597053 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_dac " "Elaborating entity \"top_level_dac\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705074597324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_hd da_converter_hd:processore " "Elaborating entity \"da_converter_hd\" for hierarchy \"da_converter_hd:processore\"" {  } { { "top_level_dac.vhd" "processore" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/top_level_dac.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074597335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_HEX0 da_converter_hd:processore\|da_converter_HEX0:hex0 " "Elaborating entity \"da_converter_HEX0\" for hierarchy \"da_converter_hd:processore\|da_converter_HEX0:hex0\"" {  } { { "da_converter/synthesis/da_converter_hd.vhd" "hex0" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/da_converter_hd.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074597352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_LEDS da_converter_hd:processore\|da_converter_LEDS:leds " "Elaborating entity \"da_converter_LEDS\" for hierarchy \"da_converter_hd:processore\|da_converter_LEDS:leds\"" {  } { { "da_converter/synthesis/da_converter_hd.vhd" "leds" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/da_converter_hd.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074597360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_jtag_uart_0 da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"da_converter_jtag_uart_0\" for hierarchy \"da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\"" {  } { { "da_converter/synthesis/da_converter_hd.vhd" "jtag_uart_0" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/da_converter_hd.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074597368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_jtag_uart_0_scfifo_w da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_w:the_da_converter_jtag_uart_0_scfifo_w " "Elaborating entity \"da_converter_jtag_uart_0_scfifo_w\" for hierarchy \"da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_w:the_da_converter_jtag_uart_0_scfifo_w\"" {  } { { "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" "the_da_converter_jtag_uart_0_scfifo_w" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074597378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_w:the_da_converter_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_w:the_da_converter_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" "wfifo" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074597502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_w:the_da_converter_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_w:the_da_converter_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074597509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_w:the_da_converter_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_w:the_da_converter_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074597509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074597509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074597509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074597509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074597509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074597509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074597509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074597509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074597509 ""}  } { { "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705074597509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074597536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_w:the_da_converter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_w:the_da_converter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074597537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074597550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_w:the_da_converter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_w:the_da_converter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074597551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074597563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_w:the_da_converter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_w:the_da_converter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074597564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074597596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_w:the_da_converter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_w:the_da_converter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074597597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074597629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_w:the_da_converter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_w:the_da_converter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074597630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074597663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074597663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_w:the_da_converter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_w:the_da_converter_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074597664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_jtag_uart_0_scfifo_r da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_r:the_da_converter_jtag_uart_0_scfifo_r " "Elaborating entity \"da_converter_jtag_uart_0_scfifo_r\" for hierarchy \"da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|da_converter_jtag_uart_0_scfifo_r:the_da_converter_jtag_uart_0_scfifo_r\"" {  } { { "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" "the_da_converter_jtag_uart_0_scfifo_r" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074597672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:da_converter_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:da_converter_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" "da_converter_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074597858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:da_converter_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:da_converter_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074597876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:da_converter_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:da_converter_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074597876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074597876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074597876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074597876 ""}  } { { "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705074597876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:da_converter_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:da_converter_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074597916 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:da_converter_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:da_converter_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:da_converter_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:da_converter_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074597923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:da_converter_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:da_converter_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074597936 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:da_converter_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:da_converter_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:da_converter_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"da_converter_hd:processore\|da_converter_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:da_converter_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074597947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0 da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"da_converter_nios2_qsys_0\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\"" {  } { { "da_converter/synthesis/da_converter_hd.vhd" "nios2_qsys_0" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/da_converter_hd.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074597950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_test_bench da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_test_bench:the_da_converter_nios2_qsys_0_test_bench " "Elaborating entity \"da_converter_nios2_qsys_0_test_bench\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_test_bench:the_da_converter_nios2_qsys_0_test_bench\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_da_converter_nios2_qsys_0_test_bench" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_register_bank_a_module da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_register_bank_a_module:da_converter_nios2_qsys_0_register_bank_a " "Elaborating entity \"da_converter_nios2_qsys_0_register_bank_a_module\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_register_bank_a_module:da_converter_nios2_qsys_0_register_bank_a\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "da_converter_nios2_qsys_0_register_bank_a" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_register_bank_a_module:da_converter_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_register_bank_a_module:da_converter_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_register_bank_a_module:da_converter_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_register_bank_a_module:da_converter_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_register_bank_a_module:da_converter_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_register_bank_a_module:da_converter_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file da_converter_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"da_converter_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598060 ""}  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705074598060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_enn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_enn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_enn1 " "Found entity 1: altsyncram_enn1" {  } { { "db/altsyncram_enn1.tdf" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/altsyncram_enn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074598092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074598092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_enn1 da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_register_bank_a_module:da_converter_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_enn1:auto_generated " "Elaborating entity \"altsyncram_enn1\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_register_bank_a_module:da_converter_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_enn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_register_bank_b_module da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_register_bank_b_module:da_converter_nios2_qsys_0_register_bank_b " "Elaborating entity \"da_converter_nios2_qsys_0_register_bank_b_module\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_register_bank_b_module:da_converter_nios2_qsys_0_register_bank_b\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "da_converter_nios2_qsys_0_register_bank_b" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_register_bank_b_module:da_converter_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_register_bank_b_module:da_converter_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_register_bank_b_module:da_converter_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_register_bank_b_module:da_converter_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_register_bank_b_module:da_converter_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_register_bank_b_module:da_converter_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file da_converter_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"da_converter_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598267 ""}  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705074598267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fnn1 " "Found entity 1: altsyncram_fnn1" {  } { { "db/altsyncram_fnn1.tdf" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/altsyncram_fnn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074598299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074598299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fnn1 da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_register_bank_b_module:da_converter_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fnn1:auto_generated " "Elaborating entity \"altsyncram_fnn1\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_register_bank_b_module:da_converter_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fnn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_nios2_oci da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci " "Elaborating entity \"da_converter_nios2_qsys_0_nios2_oci\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_da_converter_nios2_qsys_0_nios2_oci" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_nios2_oci_debug da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_debug:the_da_converter_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"da_converter_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_debug:the_da_converter_nios2_qsys_0_nios2_oci_debug\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_da_converter_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_debug:the_da_converter_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_debug:the_da_converter_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_debug:the_da_converter_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_debug:the_da_converter_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_debug:the_da_converter_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_debug:the_da_converter_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598499 ""}  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705074598499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_nios2_ocimem da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_ocimem:the_da_converter_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"da_converter_nios2_qsys_0_nios2_ocimem\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_ocimem:the_da_converter_nios2_qsys_0_nios2_ocimem\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_da_converter_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_ociram_sp_ram_module da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_ocimem:the_da_converter_nios2_qsys_0_nios2_ocimem\|da_converter_nios2_qsys_0_ociram_sp_ram_module:da_converter_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"da_converter_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_ocimem:the_da_converter_nios2_qsys_0_nios2_ocimem\|da_converter_nios2_qsys_0_ociram_sp_ram_module:da_converter_nios2_qsys_0_ociram_sp_ram\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "da_converter_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_ocimem:the_da_converter_nios2_qsys_0_nios2_ocimem\|da_converter_nios2_qsys_0_ociram_sp_ram_module:da_converter_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_ocimem:the_da_converter_nios2_qsys_0_nios2_ocimem\|da_converter_nios2_qsys_0_ociram_sp_ram_module:da_converter_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_ocimem:the_da_converter_nios2_qsys_0_nios2_ocimem\|da_converter_nios2_qsys_0_ociram_sp_ram_module:da_converter_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_ocimem:the_da_converter_nios2_qsys_0_nios2_ocimem\|da_converter_nios2_qsys_0_ociram_sp_ram_module:da_converter_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_ocimem:the_da_converter_nios2_qsys_0_nios2_ocimem\|da_converter_nios2_qsys_0_ociram_sp_ram_module:da_converter_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_ocimem:the_da_converter_nios2_qsys_0_nios2_ocimem\|da_converter_nios2_qsys_0_ociram_sp_ram_module:da_converter_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file da_converter_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"da_converter_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074598554 ""}  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705074598554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1uf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1uf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1uf1 " "Found entity 1: altsyncram_1uf1" {  } { { "db/altsyncram_1uf1.tdf" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/altsyncram_1uf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074598585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074598585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1uf1 da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_ocimem:the_da_converter_nios2_qsys_0_nios2_ocimem\|da_converter_nios2_qsys_0_ociram_sp_ram_module:da_converter_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_1uf1:auto_generated " "Elaborating entity \"altsyncram_1uf1\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_ocimem:the_da_converter_nios2_qsys_0_nios2_ocimem\|da_converter_nios2_qsys_0_ociram_sp_ram_module:da_converter_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_1uf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_nios2_avalon_reg da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_avalon_reg:the_da_converter_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"da_converter_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_avalon_reg:the_da_converter_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_da_converter_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_nios2_oci_break da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_break:the_da_converter_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"da_converter_nios2_qsys_0_nios2_oci_break\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_break:the_da_converter_nios2_qsys_0_nios2_oci_break\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_da_converter_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_nios2_oci_xbrk da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_xbrk:the_da_converter_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"da_converter_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_xbrk:the_da_converter_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_da_converter_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_nios2_oci_dbrk da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_dbrk:the_da_converter_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"da_converter_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_dbrk:the_da_converter_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_da_converter_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_nios2_oci_itrace da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_itrace:the_da_converter_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"da_converter_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_itrace:the_da_converter_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_da_converter_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_nios2_oci_dtrace da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_dtrace:the_da_converter_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"da_converter_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_dtrace:the_da_converter_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_da_converter_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_nios2_oci_td_mode da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_dtrace:the_da_converter_nios2_qsys_0_nios2_oci_dtrace\|da_converter_nios2_qsys_0_nios2_oci_td_mode:da_converter_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"da_converter_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_dtrace:the_da_converter_nios2_qsys_0_nios2_oci_dtrace\|da_converter_nios2_qsys_0_nios2_oci_td_mode:da_converter_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "da_converter_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_nios2_oci_fifo da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_fifo:the_da_converter_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"da_converter_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_fifo:the_da_converter_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_da_converter_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_nios2_oci_compute_input_tm_cnt da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_fifo:the_da_converter_nios2_qsys_0_nios2_oci_fifo\|da_converter_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_da_converter_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"da_converter_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_fifo:the_da_converter_nios2_qsys_0_nios2_oci_fifo\|da_converter_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_da_converter_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_da_converter_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_nios2_oci_fifo_wrptr_inc da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_fifo:the_da_converter_nios2_qsys_0_nios2_oci_fifo\|da_converter_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_da_converter_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"da_converter_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_fifo:the_da_converter_nios2_qsys_0_nios2_oci_fifo\|da_converter_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_da_converter_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_da_converter_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_nios2_oci_fifo_cnt_inc da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_fifo:the_da_converter_nios2_qsys_0_nios2_oci_fifo\|da_converter_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_da_converter_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"da_converter_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_fifo:the_da_converter_nios2_qsys_0_nios2_oci_fifo\|da_converter_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_da_converter_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_da_converter_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_oci_test_bench da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_fifo:the_da_converter_nios2_qsys_0_nios2_oci_fifo\|da_converter_nios2_qsys_0_oci_test_bench:the_da_converter_nios2_qsys_0_oci_test_bench " "Elaborating entity \"da_converter_nios2_qsys_0_oci_test_bench\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_fifo:the_da_converter_nios2_qsys_0_nios2_oci_fifo\|da_converter_nios2_qsys_0_oci_test_bench:the_da_converter_nios2_qsys_0_oci_test_bench\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_da_converter_nios2_qsys_0_oci_test_bench" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598941 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "da_converter_nios2_qsys_0_oci_test_bench " "Entity \"da_converter_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_da_converter_nios2_qsys_0_oci_test_bench" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1705074598941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_nios2_oci_pib da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_pib:the_da_converter_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"da_converter_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_pib:the_da_converter_nios2_qsys_0_nios2_oci_pib\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_da_converter_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_nios2_oci_im da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_im:the_da_converter_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"da_converter_nios2_qsys_0_nios2_oci_im\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_nios2_oci_im:the_da_converter_nios2_qsys_0_nios2_oci_im\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_da_converter_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_jtag_debug_module_wrapper da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"da_converter_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" "the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_jtag_debug_module_tck da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper\|da_converter_nios2_qsys_0_jtag_debug_module_tck:the_da_converter_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"da_converter_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper\|da_converter_nios2_qsys_0_jtag_debug_module_tck:the_da_converter_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_da_converter_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074598972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_nios2_qsys_0_jtag_debug_module_sysclk da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper\|da_converter_nios2_qsys_0_jtag_debug_module_sysclk:the_da_converter_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"da_converter_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper\|da_converter_nios2_qsys_0_jtag_debug_module_sysclk:the_da_converter_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_da_converter_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:da_converter_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:da_converter_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v" "da_converter_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:da_converter_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:da_converter_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:da_converter_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:da_converter_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599062 ""}  } { { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705074599062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:da_converter_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:da_converter_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599064 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:da_converter_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:da_converter_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:da_converter_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:da_converter_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:da_converter_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:da_converter_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:da_converter_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"da_converter_hd:processore\|da_converter_nios2_qsys_0:nios2_qsys_0\|da_converter_nios2_qsys_0_nios2_oci:the_da_converter_nios2_qsys_0_nios2_oci\|da_converter_nios2_qsys_0_jtag_debug_module_wrapper:the_da_converter_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:da_converter_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_onchip_memory2_0 da_converter_hd:processore\|da_converter_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"da_converter_onchip_memory2_0\" for hierarchy \"da_converter_hd:processore\|da_converter_onchip_memory2_0:onchip_memory2_0\"" {  } { { "da_converter/synthesis/da_converter_hd.vhd" "onchip_memory2_0" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/da_converter_hd.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram da_converter_hd:processore\|da_converter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"da_converter_hd:processore\|da_converter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "da_converter/synthesis/submodules/da_converter_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "da_converter_hd:processore\|da_converter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"da_converter_hd:processore\|da_converter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "da_converter/synthesis/submodules/da_converter_onchip_memory2_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "da_converter_hd:processore\|da_converter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"da_converter_hd:processore\|da_converter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file da_converter_onchip_memory2_0.hex " "Parameter \"init_file\" = \"da_converter_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705074599306 ""}  } { { "da_converter/synthesis/submodules/da_converter_onchip_memory2_0.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705074599306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_irn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_irn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_irn1 " "Found entity 1: altsyncram_irn1" {  } { { "db/altsyncram_irn1.tdf" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/altsyncram_irn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074599339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074599339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_irn1 da_converter_hd:processore\|da_converter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_irn1:auto_generated " "Elaborating entity \"altsyncram_irn1\" for hierarchy \"da_converter_hd:processore\|da_converter_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_irn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_timer_0 da_converter_hd:processore\|da_converter_timer_0:timer_0 " "Elaborating entity \"da_converter_timer_0\" for hierarchy \"da_converter_hd:processore\|da_converter_timer_0:timer_0\"" {  } { { "da_converter/synthesis/da_converter_hd.vhd" "timer_0" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/da_converter_hd.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_mm_interconnect_0 da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"da_converter_mm_interconnect_0\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\"" {  } { { "da_converter/synthesis/da_converter_hd.vhd" "mm_interconnect_0" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/da_converter_hd.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex0_s1_translator\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "hex0_s1_translator" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "da_converter/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 1275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_mm_interconnect_0_router da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_router:router " "Elaborating entity \"da_converter_mm_interconnect_0_router\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_router:router\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "router" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 1916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_mm_interconnect_0_router_default_decode da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_router:router\|da_converter_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"da_converter_mm_interconnect_0_router_default_decode\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_router:router\|da_converter_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_mm_interconnect_0_router_001 da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"da_converter_mm_interconnect_0_router_001\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_router_001:router_001\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "router_001" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 1932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_mm_interconnect_0_router_001_default_decode da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_router_001:router_001\|da_converter_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"da_converter_mm_interconnect_0_router_001_default_decode\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_router_001:router_001\|da_converter_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_mm_interconnect_0_router_002 da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"da_converter_mm_interconnect_0_router_002\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_router_002:router_002\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "router_002" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_mm_interconnect_0_router_002_default_decode da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_router_002:router_002\|da_converter_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"da_converter_mm_interconnect_0_router_002_default_decode\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_router_002:router_002\|da_converter_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_mm_interconnect_0_router_003 da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"da_converter_mm_interconnect_0_router_003\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_router_003:router_003\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "router_003" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 1964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_mm_interconnect_0_router_003_default_decode da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_router_003:router_003\|da_converter_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"da_converter_mm_interconnect_0_router_003_default_decode\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_router_003:router_003\|da_converter_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_mm_interconnect_0_cmd_demux da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"da_converter_mm_interconnect_0_cmd_demux\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_mm_interconnect_0_cmd_demux_001 da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"da_converter_mm_interconnect_0_cmd_demux_001\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 2098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_mm_interconnect_0_cmd_mux da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"da_converter_mm_interconnect_0_cmd_mux\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 2115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_mm_interconnect_0_cmd_mux_001 da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"da_converter_mm_interconnect_0_cmd_mux_001\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 2138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "da_converter/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_mm_interconnect_0_rsp_demux da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"da_converter_mm_interconnect_0_rsp_demux\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 2229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_mm_interconnect_0_rsp_mux da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"da_converter_mm_interconnect_0_rsp_mux\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 2373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "da_converter/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074599998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_mm_interconnect_0_rsp_mux_001 da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"da_converter_mm_interconnect_0_rsp_mux_001\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 2396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074600005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074600016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_mm_interconnect_0_avalon_st_adapter da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"da_converter_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0.v" 2425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074600024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0 da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"da_converter_hd:processore\|da_converter_mm_interconnect_0:mm_interconnect_0\|da_converter_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|da_converter_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/da_converter_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074600038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "da_converter_irq_mapper da_converter_hd:processore\|da_converter_irq_mapper:irq_mapper " "Elaborating entity \"da_converter_irq_mapper\" for hierarchy \"da_converter_hd:processore\|da_converter_irq_mapper:irq_mapper\"" {  } { { "da_converter/synthesis/da_converter_hd.vhd" "irq_mapper" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/da_converter_hd.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074600062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller da_converter_hd:processore\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"da_converter_hd:processore\|altera_reset_controller:rst_controller\"" {  } { { "da_converter/synthesis/da_converter_hd.vhd" "rst_controller" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/da_converter_hd.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074600069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer da_converter_hd:processore\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"da_converter_hd:processore\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "da_converter/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074600077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer da_converter_hd:processore\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"da_converter_hd:processore\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "da_converter/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/da_converter/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074600085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_da_conversion PWM_da_conversion:PWM " "Elaborating entity \"PWM_da_conversion\" for hierarchy \"PWM_da_conversion:PWM\"" {  } { { "top_level_dac.vhd" "PWM" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/top_level_dac.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074600090 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ONE_VAL PWM_da_conversion.vhd(33) " "Verilog HDL or VHDL warning at PWM_da_conversion.vhd(33): object \"ONE_VAL\" assigned a value but never read" {  } { { "../pwm_converter/PWM_da_conversion.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/PWM_da_conversion.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705074600090 "|top_level_dac|PWM_da_conversion:PWM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_generator PWM_da_conversion:PWM\|clk_generator:clk_generation " "Elaborating entity \"clk_generator\" for hierarchy \"PWM_da_conversion:PWM\|clk_generator:clk_generation\"" {  } { { "../pwm_converter/PWM_da_conversion.vhd" "clk_generation" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/PWM_da_conversion.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074600097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UD_counter PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter " "Elaborating entity \"UD_counter\" for hierarchy \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\"" {  } { { "../pwm_converter/clk_generator.vhd" "counter" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/clk_generator.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074600102 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INIT_VAL UD_counter.vhd(20) " "VHDL Process Statement warning at UD_counter.vhd(20): signal \"INIT_VAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705074600103 "|top_level_dac|PWM_da_conversion:PWM|clk_generator:clk_generation|UD_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UD_counter PWM_da_conversion:PWM\|UD_counter:D_CNT " "Elaborating entity \"UD_counter\" for hierarchy \"PWM_da_conversion:PWM\|UD_counter:D_CNT\"" {  } { { "../pwm_converter/PWM_da_conversion.vhd" "D_CNT" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/PWM_da_conversion.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074600109 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INIT_VAL UD_counter.vhd(20) " "VHDL Process Statement warning at UD_counter.vhd(20): signal \"INIT_VAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705074600109 "|top_level_dac|PWM_da_conversion:PWM|UD_counter:D_CNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ppm_converter ppm_converter:PPM " "Elaborating entity \"ppm_converter\" for hierarchy \"ppm_converter:PPM\"" {  } { { "top_level_dac.vhd" "PPM" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/top_level_dac.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074600116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulation_register ppm_converter:PPM\|accumulation_register:integ " "Elaborating entity \"accumulation_register\" for hierarchy \"ppm_converter:PPM\|accumulation_register:integ\"" {  } { { "../ppm_converter/ppm_converter.vhd" "integ" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/ppm_converter/ppm_converter.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074600123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_display_hex two_display_hex:display " "Elaborating entity \"two_display_hex\" for hierarchy \"two_display_hex:display\"" {  } { { "top_level_dac.vhd" "display" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/top_level_dac.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074600130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7SegHex two_display_hex:display\|decoder7SegHex:decoder_dec " "Elaborating entity \"decoder7SegHex\" for hierarchy \"two_display_hex:display\|decoder7SegHex:decoder_dec\"" {  } { { "../two_display_hex.vhd" "decoder_dec" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/two_display_hex.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074600136 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1705074600733 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.12.16:50:03 Progress: Loading sldd8335a15/alt_sld_fab_wrapper_hw.tcl " "2024.01.12.16:50:03 Progress: Loading sldd8335a15/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074603224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074605347 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074605476 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074607908 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074607990 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074608072 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074608163 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074608169 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074608171 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1705074608918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd8335a15/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd8335a15/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd8335a15/alt_sld_fab.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/sldd8335a15/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074609161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074609161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074609226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074609226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074609228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074609228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074609284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074609284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074609350 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074609350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074609350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/db/ip/sldd8335a15/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705074609403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074609403 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1705074611241 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1705074611315 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1705074611316 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[5\] PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[5\]~_emulated PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[5\]~1 " "Register \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[5\]\" is converted into an equivalent circuit using register \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[5\]~_emulated\" and latch \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[5\]~1\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705074611316 "|top_level_dac|PWM_da_conversion:PWM|UD_counter:D_CNT|OVALUE[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[4\] PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[4\]~_emulated PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[4\]~5 " "Register \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[4\]\" is converted into an equivalent circuit using register \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[4\]~_emulated\" and latch \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[4\]~5\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705074611316 "|top_level_dac|PWM_da_conversion:PWM|UD_counter:D_CNT|OVALUE[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[3\] PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[3\]~_emulated PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[3\]~9 " "Register \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[3\]\" is converted into an equivalent circuit using register \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[3\]~_emulated\" and latch \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[3\]~9\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705074611316 "|top_level_dac|PWM_da_conversion:PWM|UD_counter:D_CNT|OVALUE[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[2\] PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[2\]~_emulated PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[2\]~13 " "Register \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[2\]\" is converted into an equivalent circuit using register \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[2\]~_emulated\" and latch \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[2\]~13\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705074611316 "|top_level_dac|PWM_da_conversion:PWM|UD_counter:D_CNT|OVALUE[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[1\] PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[1\]~_emulated PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[1\]~17 " "Register \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[1\]\" is converted into an equivalent circuit using register \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[1\]~_emulated\" and latch \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[1\]~17\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705074611316 "|top_level_dac|PWM_da_conversion:PWM|UD_counter:D_CNT|OVALUE[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[0\] PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[0\]~_emulated PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[0\]~21 " "Register \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[0\]\" is converted into an equivalent circuit using register \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[0\]~_emulated\" and latch \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[0\]~21\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705074611316 "|top_level_dac|PWM_da_conversion:PWM|UD_counter:D_CNT|OVALUE[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[6\] PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[6\]~_emulated PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[6\]~25 " "Register \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[6\]\" is converted into an equivalent circuit using register \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[6\]~_emulated\" and latch \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[6\]~25\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705074611316 "|top_level_dac|PWM_da_conversion:PWM|UD_counter:D_CNT|OVALUE[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[7\] PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[7\]~_emulated PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[7\]~29 " "Register \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[7\]\" is converted into an equivalent circuit using register \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[7\]~_emulated\" and latch \"PWM_da_conversion:PWM\|UD_counter:D_CNT\|OVALUE\[7\]~29\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705074611316 "|top_level_dac|PWM_da_conversion:PWM|UD_counter:D_CNT|OVALUE[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[7\] PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[7\]~_emulated PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[7\]~1 " "Register \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[7\]\" is converted into an equivalent circuit using register \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[7\]~_emulated\" and latch \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[7\]~1\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705074611316 "|top_level_dac|PWM_da_conversion:PWM|clk_generator:clk_generation|UD_counter:counter|OVALUE[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[6\] PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[6\]~_emulated PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[7\]~1 " "Register \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[6\]\" is converted into an equivalent circuit using register \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[6\]~_emulated\" and latch \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[7\]~1\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705074611316 "|top_level_dac|PWM_da_conversion:PWM|clk_generator:clk_generation|UD_counter:counter|OVALUE[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[5\] PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[5\]~_emulated PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[7\]~1 " "Register \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[5\]\" is converted into an equivalent circuit using register \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[5\]~_emulated\" and latch \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[7\]~1\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705074611316 "|top_level_dac|PWM_da_conversion:PWM|clk_generator:clk_generation|UD_counter:counter|OVALUE[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[4\] PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[4\]~_emulated PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[7\]~1 " "Register \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[4\]\" is converted into an equivalent circuit using register \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[4\]~_emulated\" and latch \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[7\]~1\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705074611316 "|top_level_dac|PWM_da_conversion:PWM|clk_generator:clk_generation|UD_counter:counter|OVALUE[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[3\] PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[3\]~_emulated PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[3\]~11 " "Register \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[3\]\" is converted into an equivalent circuit using register \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[3\]~_emulated\" and latch \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[3\]~11\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705074611316 "|top_level_dac|PWM_da_conversion:PWM|clk_generator:clk_generation|UD_counter:counter|OVALUE[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[2\] PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[2\]~_emulated PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[2\]~15 " "Register \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[2\]\" is converted into an equivalent circuit using register \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[2\]~_emulated\" and latch \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[2\]~15\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705074611316 "|top_level_dac|PWM_da_conversion:PWM|clk_generator:clk_generation|UD_counter:counter|OVALUE[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[1\] PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[1\]~_emulated PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[1\]~19 " "Register \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[1\]\" is converted into an equivalent circuit using register \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[1\]~_emulated\" and latch \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[1\]~19\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705074611316 "|top_level_dac|PWM_da_conversion:PWM|clk_generator:clk_generation|UD_counter:counter|OVALUE[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[0\] PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[0\]~_emulated PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[0\]~23 " "Register \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[0\]\" is converted into an equivalent circuit using register \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[0\]~_emulated\" and latch \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[0\]~23\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705074611316 "|top_level_dac|PWM_da_conversion:PWM|clk_generator:clk_generation|UD_counter:counter|OVALUE[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[8\] PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[8\]~_emulated PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[8\]~27 " "Register \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[8\]\" is converted into an equivalent circuit using register \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[8\]~_emulated\" and latch \"PWM_da_conversion:PWM\|clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[8\]~27\"" {  } { { "../pwm_converter/UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705074611316 "|top_level_dac|PWM_da_conversion:PWM|clk_generator:clk_generation|UD_counter:counter|OVALUE[8]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1705074611316 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074611892 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 " "64 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705074612480 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074612645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC 571 " "Ignored 571 assignments for entity \"DE1_SoC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RZQ -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GPIO\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GPIO\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GPIO\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GPIO\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ODT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ODT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_P -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity DE1_SoC " "Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1705074612792 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1705074612792 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "da_converter 23 " "Ignored 23 assignments for entity \"da_converter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1705074612800 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/output_files/dac_top_level.map.smsg " "Generated suppressed messages file C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/output_files/dac_top_level.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074613168 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705074613962 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705074613962 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top_level_dac.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/top level/top_level_dac.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705074614124 "|top_level_dac|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1705074614124 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1944 " "Implemented 1944 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705074614128 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705074614128 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1776 " "Implemented 1776 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705074614128 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1705074614128 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705074614128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 605 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 605 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5024 " "Peak virtual memory: 5024 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705074614176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 12 16:50:14 2024 " "Processing ended: Fri Jan 12 16:50:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705074614176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705074614176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705074614176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705074614176 ""}
