
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 14.4 EDK_P.49d
* DO NOT EDIT.
*
* Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "wlan_phy_rx_pmd_axiw.h"

/*
* The configuration table for devices
*/

WLAN_PHY_RX_PMD_AXIW_Config WLAN_PHY_RX_PMD_AXIW_ConfigTable[] =
{
	{
		XPAR_WLAN_PHY_RX_XC_VERSION,
		XPAR_WLAN_PHY_RX_XC_CREATE,
		XPAR_WLAN_PHY_RX_XC_RELEASE,
		XPAR_WLAN_PHY_RX_XC_OPEN,
		XPAR_WLAN_PHY_RX_XC_CLOSE,
		XPAR_WLAN_PHY_RX_XC_READ,
		XPAR_WLAN_PHY_RX_XC_WRITE,
		XPAR_WLAN_PHY_RX_XC_GET_SHMEM,
		XPAR_WLAN_PHY_RX_MEMMAP_RX_PKT_AGC_GAINS,
		XPAR_WLAN_PHY_RX_MEMMAP_RX_PKT_AGC_GAINS_N_BITS,
		XPAR_WLAN_PHY_RX_MEMMAP_RX_PKT_AGC_GAINS_BIN_PT,
		XPAR_WLAN_PHY_RX_MEMMAP_RX_PKT_RSSI_AB,
		XPAR_WLAN_PHY_RX_MEMMAP_RX_PKT_RSSI_AB_N_BITS,
		XPAR_WLAN_PHY_RX_MEMMAP_RX_PKT_RSSI_AB_BIN_PT,
		XPAR_WLAN_PHY_RX_MEMMAP_SIGNAL_FIELD,
		XPAR_WLAN_PHY_RX_MEMMAP_SIGNAL_FIELD_N_BITS,
		XPAR_WLAN_PHY_RX_MEMMAP_SIGNAL_FIELD_BIN_PT,
		XPAR_WLAN_PHY_RX_MEMMAP_STATUS,
		XPAR_WLAN_PHY_RX_MEMMAP_STATUS_N_BITS,
		XPAR_WLAN_PHY_RX_MEMMAP_STATUS_BIN_PT,
		XPAR_WLAN_PHY_RX_MEMMAP_DEBUG_GPIO,
		XPAR_WLAN_PHY_RX_MEMMAP_DEBUG_GPIO_N_BITS,
		XPAR_WLAN_PHY_RX_MEMMAP_DEBUG_GPIO_BIN_PT,
		XPAR_WLAN_PHY_RX_MEMMAP_RSSI_THRESH,
		XPAR_WLAN_PHY_RX_MEMMAP_RSSI_THRESH_N_BITS,
		XPAR_WLAN_PHY_RX_MEMMAP_RSSI_THRESH_BIN_PT,
		XPAR_WLAN_PHY_RX_MEMMAP_CONFIG,
		XPAR_WLAN_PHY_RX_MEMMAP_CONFIG_N_BITS,
		XPAR_WLAN_PHY_RX_MEMMAP_CONFIG_BIN_PT,
		XPAR_WLAN_PHY_RX_MEMMAP_DSSS_RX_CONFIG,
		XPAR_WLAN_PHY_RX_MEMMAP_DSSS_RX_CONFIG_N_BITS,
		XPAR_WLAN_PHY_RX_MEMMAP_DSSS_RX_CONFIG_BIN_PT,
		XPAR_WLAN_PHY_RX_MEMMAP_PKT_BUF_SEL,
		XPAR_WLAN_PHY_RX_MEMMAP_PKT_BUF_SEL_N_BITS,
		XPAR_WLAN_PHY_RX_MEMMAP_PKT_BUF_SEL_BIN_PT,
		XPAR_WLAN_PHY_RX_MEMMAP_PKTDET_AUTOCORR_CONFIG,
		XPAR_WLAN_PHY_RX_MEMMAP_PKTDET_AUTOCORR_CONFIG_N_BITS,
		XPAR_WLAN_PHY_RX_MEMMAP_PKTDET_AUTOCORR_CONFIG_BIN_PT,
		XPAR_WLAN_PHY_RX_MEMMAP_FEC_CONFIG,
		XPAR_WLAN_PHY_RX_MEMMAP_FEC_CONFIG_N_BITS,
		XPAR_WLAN_PHY_RX_MEMMAP_FEC_CONFIG_BIN_PT,
		XPAR_WLAN_PHY_RX_MEMMAP_CONTROL,
		XPAR_WLAN_PHY_RX_MEMMAP_CONTROL_N_BITS,
		XPAR_WLAN_PHY_RX_MEMMAP_CONTROL_BIN_PT,
		XPAR_WLAN_PHY_RX_MEMMAP_LTS_CORR_THRESH,
		XPAR_WLAN_PHY_RX_MEMMAP_LTS_CORR_THRESH_N_BITS,
		XPAR_WLAN_PHY_RX_MEMMAP_LTS_CORR_THRESH_BIN_PT,
		XPAR_WLAN_PHY_RX_MEMMAP_LTS_CORR_CONFIG,
		XPAR_WLAN_PHY_RX_MEMMAP_LTS_CORR_CONFIG_N_BITS,
		XPAR_WLAN_PHY_RX_MEMMAP_LTS_CORR_CONFIG_BIN_PT,
		XPAR_WLAN_PHY_RX_MEMMAP_PHY_CCA_CONFIG,
		XPAR_WLAN_PHY_RX_MEMMAP_PHY_CCA_CONFIG_N_BITS,
		XPAR_WLAN_PHY_RX_MEMMAP_PHY_CCA_CONFIG_BIN_PT,
		XPAR_WLAN_PHY_RX_MEMMAP_PKTDET_RSSI_CONFIG,
		XPAR_WLAN_PHY_RX_MEMMAP_PKTDET_RSSI_CONFIG_N_BITS,
		XPAR_WLAN_PHY_RX_MEMMAP_PKTDET_RSSI_CONFIG_BIN_PT,
		XPAR_WLAN_PHY_RX_MEMMAP_FFT_CONFIG,
		XPAR_WLAN_PHY_RX_MEMMAP_FFT_CONFIG_N_BITS,
		XPAR_WLAN_PHY_RX_MEMMAP_FFT_CONFIG_BIN_PT,
		XPAR_WLAN_PHY_RX_DEVICE_ID,
		XPAR_WLAN_PHY_RX_BASEADDR
	}
};


