Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Fri Mar 11 15:13:59 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/conv1_4/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (505)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (505)
--------------------------------
 There are 505 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.051        0.000                      0                   20        0.157        0.000                      0                   20        1.725        0.000                       0                   525  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock        0.051        0.000                      0                   20        0.157        0.000                      0                   20        1.725        0.000                       0                   525  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 genblk1[10].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 2.031ns (52.077%)  route 1.869ns (47.923%))
  Logic Levels:           17  (CARRY8=10 LUT2=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 6.121 - 4.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.650ns (routing 0.794ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.723ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=524, routed)         1.650     2.611    genblk1[10].reg_in/CLK
    SLICE_X100Y569       FDRE                                         r  genblk1[10].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y569       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.689 f  genblk1[10].reg_in/reg_out_reg[1]/Q
                         net (fo=4, routed)           0.060     2.749    genblk1[10].reg_in/Q[1]
    SLICE_X100Y569       LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.139     2.888 r  genblk1[10].reg_in/z_carry_i_3/O
                         net (fo=2, routed)           0.226     3.114    genblk1[10].reg_in/reg_out_reg[5]_0[1]
    SLICE_X99Y569        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.202 r  genblk1[10].reg_in/z_carry_i_7/O
                         net (fo=1, routed)           0.022     3.224    conv/mul08/S[5]
    SLICE_X99Y569        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.383 r  conv/mul08/z_carry/CO[7]
                         net (fo=1, routed)           0.052     3.435    conv/mul08/z_carry_n_0
    SLICE_X99Y570        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.491 r  conv/mul08/z_carry__0/O[0]
                         net (fo=2, routed)           0.147     3.638    genblk1[11].reg_in/reg_out_reg[21]_i_166[4]
    SLICE_X100Y570       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     3.736 r  genblk1[11].reg_in/reg_out[21]_i_290/O
                         net (fo=1, routed)           0.022     3.758    conv/add000061/reg_out_reg[21]_i_98_0[4]
    SLICE_X100Y570       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     3.889 r  conv/add000061/reg_out_reg[21]_i_167/O[6]
                         net (fo=2, routed)           0.191     4.080    conv/add000061/reg_out_reg[21]_i_167_n_9
    SLICE_X99Y571        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.181 r  conv/add000061/reg_out[21]_i_173/O
                         net (fo=1, routed)           0.015     4.196    conv/add000061/reg_out[21]_i_173_n_0
    SLICE_X99Y571        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.313 r  conv/add000061/reg_out_reg[21]_i_98/CO[7]
                         net (fo=1, routed)           0.026     4.339    conv/add000061/reg_out_reg[21]_i_98_n_0
    SLICE_X99Y572        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.395 r  conv/add000061/reg_out_reg[21]_i_97/O[0]
                         net (fo=2, routed)           0.152     4.547    conv/add000061/reg_out_reg[21]_i_97_n_15
    SLICE_X98Y572        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.695 r  conv/add000061/reg_out[21]_i_103/O
                         net (fo=1, routed)           0.009     4.704    conv/add000061/reg_out[21]_i_103_n_0
    SLICE_X98Y572        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     4.937 r  conv/add000061/reg_out_reg[21]_i_53/O[5]
                         net (fo=1, routed)           0.222     5.159    conv/add000061/reg_out_reg[21]_i_53_n_10
    SLICE_X101Y572       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.309 r  conv/add000061/reg_out[21]_i_25/O
                         net (fo=1, routed)           0.010     5.319    conv/add000061/reg_out[21]_i_25_n_0
    SLICE_X101Y572       CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.054     5.373 r  conv/add000061/reg_out_reg[21]_i_10/O[7]
                         net (fo=2, routed)           0.241     5.614    conv/add000061/reg_out_reg[21]_i_10_n_8
    SLICE_X100Y573       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     5.714 r  conv/add000061/reg_out[21]_i_12/O
                         net (fo=1, routed)           0.016     5.730    conv/add000061/reg_out[21]_i_12_n_0
    SLICE_X100Y573       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     5.847 r  conv/add000061/reg_out_reg[21]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.873    conv/add000061/reg_out_reg[21]_i_3_n_0
    SLICE_X100Y574       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.929 r  conv/add000061/reg_out_reg[21]_i_2/O[0]
                         net (fo=2, routed)           0.407     6.336    conv/add000061/reg_out_reg[21]_i_2_n_15
    SLICE_X100Y564       CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[4])
                                                      0.150     6.486 r  conv/add000061/reg_out_reg[21]_i_1/O[4]
                         net (fo=1, routed)           0.025     6.511    reg_out/D[19]
    SLICE_X100Y564       FDRE                                         r  reg_out/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=524, routed)         1.451     6.121    reg_out/CLK
    SLICE_X100Y564       FDRE                                         r  reg_out/reg_out_reg[21]/C
                         clock pessimism              0.451     6.572    
                         clock uncertainty           -0.035     6.537    
    SLICE_X100Y564       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     6.562    reg_out/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.562    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                  0.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 genblk1[10].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.736%)  route 0.165ns (62.264%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      0.897ns (routing 0.434ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.482ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.244     0.244 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.244    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.244 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.388    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.405 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=524, routed)         0.897     1.302    genblk1[10].reg_in/CLK
    SLICE_X99Y569        FDRE                                         r  genblk1[10].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y569        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.340 r  genblk1[10].reg_in/reg_out_reg[0]/Q
                         net (fo=6, routed)           0.157     1.497    conv/add000061/O11[0]
    SLICE_X100Y562       LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.034     1.531 r  conv/add000061/reg_out[8]_i_3/O
                         net (fo=1, routed)           0.001     1.532    conv/add000061/reg_out[8]_i_3_n_0
    SLICE_X100Y562       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.028     1.560 r  conv/add000061/reg_out_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.567    reg_out/D[1]
    SLICE_X100Y562       FDRE                                         r  reg_out/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.430     0.430 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.430    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.430 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.611    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.630 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=524, routed)         1.028     1.658    reg_out/CLK
    SLICE_X100Y562       FDRE                                         r  reg_out/reg_out_reg[3]/C
                         clock pessimism             -0.294     1.364    
    SLICE_X100Y562       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.410    reg_out/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X93Y561  genblk1[38].reg_in/reg_out_reg[4]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X95Y572  genblk1[27].reg_in/reg_out_reg[0]/C



