static ssize_t afe440x_show_register(struct device *dev,\r\nstruct device_attribute *attr,\r\nchar *buf)\r\n{\r\nstruct iio_dev *indio_dev = dev_to_iio_dev(dev);\r\nstruct afe4403_data *afe = iio_priv(indio_dev);\r\nstruct afe440x_attr *afe440x_attr = to_afe440x_attr(attr);\r\nunsigned int reg_val, type;\r\nint vals[2];\r\nint ret, val_len;\r\nret = regmap_read(afe->regmap, afe440x_attr->reg, &reg_val);\r\nif (ret)\r\nreturn ret;\r\nreg_val &= afe440x_attr->mask;\r\nreg_val >>= afe440x_attr->shift;\r\nswitch (afe440x_attr->type) {\r\ncase SIMPLE:\r\ntype = IIO_VAL_INT;\r\nval_len = 1;\r\nvals[0] = reg_val;\r\nbreak;\r\ncase RESISTANCE:\r\ncase CAPACITANCE:\r\ntype = IIO_VAL_INT_PLUS_MICRO;\r\nval_len = 2;\r\nif (reg_val < afe440x_attr->table_size) {\r\nvals[0] = afe440x_attr->val_table[reg_val].integer;\r\nvals[1] = afe440x_attr->val_table[reg_val].fract;\r\nbreak;\r\n}\r\nreturn -EINVAL;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn iio_format_value(buf, type, val_len, vals);\r\n}\r\nstatic ssize_t afe440x_store_register(struct device *dev,\r\nstruct device_attribute *attr,\r\nconst char *buf, size_t count)\r\n{\r\nstruct iio_dev *indio_dev = dev_to_iio_dev(dev);\r\nstruct afe4403_data *afe = iio_priv(indio_dev);\r\nstruct afe440x_attr *afe440x_attr = to_afe440x_attr(attr);\r\nint val, integer, fract, ret;\r\nret = iio_str_to_fixpoint(buf, 100000, &integer, &fract);\r\nif (ret)\r\nreturn ret;\r\nswitch (afe440x_attr->type) {\r\ncase SIMPLE:\r\nval = integer;\r\nbreak;\r\ncase RESISTANCE:\r\ncase CAPACITANCE:\r\nfor (val = 0; val < afe440x_attr->table_size; val++)\r\nif (afe440x_attr->val_table[val].integer == integer &&\r\nafe440x_attr->val_table[val].fract == fract)\r\nbreak;\r\nif (val == afe440x_attr->table_size)\r\nreturn -EINVAL;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nret = regmap_update_bits(afe->regmap, afe440x_attr->reg,\r\nafe440x_attr->mask,\r\n(val << afe440x_attr->shift));\r\nif (ret)\r\nreturn ret;\r\nreturn count;\r\n}\r\nstatic int afe4403_read(struct afe4403_data *afe, unsigned int reg, u32 *val)\r\n{\r\nu8 tx[4] = {AFE440X_CONTROL0, 0x0, 0x0, AFE440X_CONTROL0_READ};\r\nu8 rx[3];\r\nint ret;\r\nret = spi_write_then_read(afe->spi, tx, 4, NULL, 0);\r\nif (ret)\r\nreturn ret;\r\nret = spi_write_then_read(afe->spi, &reg, 1, rx, 3);\r\nif (ret)\r\nreturn ret;\r\n*val = (rx[0] << 16) |\r\n(rx[1] << 8) |\r\n(rx[2]);\r\ntx[3] = AFE440X_CONTROL0_WRITE;\r\nret = spi_write_then_read(afe->spi, tx, 4, NULL, 0);\r\nif (ret)\r\nreturn ret;\r\nreturn 0;\r\n}\r\nstatic int afe4403_read_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint *val, int *val2, long mask)\r\n{\r\nstruct afe4403_data *afe = iio_priv(indio_dev);\r\nconst struct afe440x_reg_info reg_info = afe4403_reg_info[chan->address];\r\nint ret;\r\nswitch (chan->type) {\r\ncase IIO_INTENSITY:\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_RAW:\r\nret = afe4403_read(afe, reg_info.reg, val);\r\nif (ret)\r\nreturn ret;\r\nreturn IIO_VAL_INT;\r\ncase IIO_CHAN_INFO_OFFSET:\r\nret = regmap_read(afe->regmap, reg_info.offreg,\r\nval);\r\nif (ret)\r\nreturn ret;\r\n*val &= reg_info.mask;\r\n*val >>= reg_info.shift;\r\nreturn IIO_VAL_INT;\r\n}\r\nbreak;\r\ncase IIO_CURRENT:\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_RAW:\r\nret = regmap_read(afe->regmap, reg_info.reg, val);\r\nif (ret)\r\nreturn ret;\r\n*val &= reg_info.mask;\r\n*val >>= reg_info.shift;\r\nreturn IIO_VAL_INT;\r\ncase IIO_CHAN_INFO_SCALE:\r\n*val = 0;\r\n*val2 = 800000;\r\nreturn IIO_VAL_INT_PLUS_MICRO;\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic int afe4403_write_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint val, int val2, long mask)\r\n{\r\nstruct afe4403_data *afe = iio_priv(indio_dev);\r\nconst struct afe440x_reg_info reg_info = afe4403_reg_info[chan->address];\r\nswitch (chan->type) {\r\ncase IIO_INTENSITY:\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_OFFSET:\r\nreturn regmap_update_bits(afe->regmap,\r\nreg_info.offreg,\r\nreg_info.mask,\r\n(val << reg_info.shift));\r\n}\r\nbreak;\r\ncase IIO_CURRENT:\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_RAW:\r\nreturn regmap_update_bits(afe->regmap,\r\nreg_info.reg,\r\nreg_info.mask,\r\n(val << reg_info.shift));\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic irqreturn_t afe4403_trigger_handler(int irq, void *private)\r\n{\r\nstruct iio_poll_func *pf = private;\r\nstruct iio_dev *indio_dev = pf->indio_dev;\r\nstruct afe4403_data *afe = iio_priv(indio_dev);\r\nint ret, bit, i = 0;\r\ns32 buffer[8];\r\nu8 tx[4] = {AFE440X_CONTROL0, 0x0, 0x0, AFE440X_CONTROL0_READ};\r\nu8 rx[3];\r\nret = spi_write_then_read(afe->spi, tx, 4, NULL, 0);\r\nif (ret)\r\ngoto err;\r\nfor_each_set_bit(bit, indio_dev->active_scan_mask,\r\nindio_dev->masklength) {\r\nret = spi_write_then_read(afe->spi,\r\n&afe4403_reg_info[bit].reg, 1,\r\nrx, 3);\r\nif (ret)\r\ngoto err;\r\nbuffer[i++] = (rx[0] << 16) |\r\n(rx[1] << 8) |\r\n(rx[2]);\r\n}\r\ntx[3] = AFE440X_CONTROL0_WRITE;\r\nret = spi_write_then_read(afe->spi, tx, 4, NULL, 0);\r\nif (ret)\r\ngoto err;\r\niio_push_to_buffers_with_timestamp(indio_dev, buffer, pf->timestamp);\r\nerr:\r\niio_trigger_notify_done(indio_dev->trig);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int __maybe_unused afe4403_suspend(struct device *dev)\r\n{\r\nstruct iio_dev *indio_dev = dev_to_iio_dev(dev);\r\nstruct afe4403_data *afe = iio_priv(indio_dev);\r\nint ret;\r\nret = regmap_update_bits(afe->regmap, AFE440X_CONTROL2,\r\nAFE440X_CONTROL2_PDN_AFE,\r\nAFE440X_CONTROL2_PDN_AFE);\r\nif (ret)\r\nreturn ret;\r\nret = regulator_disable(afe->regulator);\r\nif (ret) {\r\ndev_err(dev, "Unable to disable regulator\n");\r\nreturn ret;\r\n}\r\nreturn 0;\r\n}\r\nstatic int __maybe_unused afe4403_resume(struct device *dev)\r\n{\r\nstruct iio_dev *indio_dev = dev_to_iio_dev(dev);\r\nstruct afe4403_data *afe = iio_priv(indio_dev);\r\nint ret;\r\nret = regulator_enable(afe->regulator);\r\nif (ret) {\r\ndev_err(dev, "Unable to enable regulator\n");\r\nreturn ret;\r\n}\r\nret = regmap_update_bits(afe->regmap, AFE440X_CONTROL2,\r\nAFE440X_CONTROL2_PDN_AFE, 0);\r\nif (ret)\r\nreturn ret;\r\nreturn 0;\r\n}\r\nstatic int afe4403_probe(struct spi_device *spi)\r\n{\r\nstruct iio_dev *indio_dev;\r\nstruct afe4403_data *afe;\r\nint ret;\r\nindio_dev = devm_iio_device_alloc(&spi->dev, sizeof(*afe));\r\nif (!indio_dev)\r\nreturn -ENOMEM;\r\nafe = iio_priv(indio_dev);\r\nspi_set_drvdata(spi, indio_dev);\r\nafe->dev = &spi->dev;\r\nafe->spi = spi;\r\nafe->irq = spi->irq;\r\nafe->regmap = devm_regmap_init_spi(spi, &afe4403_regmap_config);\r\nif (IS_ERR(afe->regmap)) {\r\ndev_err(afe->dev, "Unable to allocate register map\n");\r\nreturn PTR_ERR(afe->regmap);\r\n}\r\nafe->regulator = devm_regulator_get(afe->dev, "tx_sup");\r\nif (IS_ERR(afe->regulator)) {\r\ndev_err(afe->dev, "Unable to get regulator\n");\r\nreturn PTR_ERR(afe->regulator);\r\n}\r\nret = regulator_enable(afe->regulator);\r\nif (ret) {\r\ndev_err(afe->dev, "Unable to enable regulator\n");\r\nreturn ret;\r\n}\r\nret = regmap_write(afe->regmap, AFE440X_CONTROL0,\r\nAFE440X_CONTROL0_SW_RESET);\r\nif (ret) {\r\ndev_err(afe->dev, "Unable to reset device\n");\r\ngoto err_disable_reg;\r\n}\r\nret = regmap_multi_reg_write(afe->regmap, afe4403_reg_sequences,\r\nARRAY_SIZE(afe4403_reg_sequences));\r\nif (ret) {\r\ndev_err(afe->dev, "Unable to set register defaults\n");\r\ngoto err_disable_reg;\r\n}\r\nindio_dev->modes = INDIO_DIRECT_MODE;\r\nindio_dev->dev.parent = afe->dev;\r\nindio_dev->channels = afe4403_channels;\r\nindio_dev->num_channels = ARRAY_SIZE(afe4403_channels);\r\nindio_dev->name = AFE4403_DRIVER_NAME;\r\nindio_dev->info = &afe4403_iio_info;\r\nif (afe->irq > 0) {\r\nafe->trig = devm_iio_trigger_alloc(afe->dev,\r\n"%s-dev%d",\r\nindio_dev->name,\r\nindio_dev->id);\r\nif (!afe->trig) {\r\ndev_err(afe->dev, "Unable to allocate IIO trigger\n");\r\nret = -ENOMEM;\r\ngoto err_disable_reg;\r\n}\r\niio_trigger_set_drvdata(afe->trig, indio_dev);\r\nafe->trig->ops = &afe4403_trigger_ops;\r\nafe->trig->dev.parent = afe->dev;\r\nret = iio_trigger_register(afe->trig);\r\nif (ret) {\r\ndev_err(afe->dev, "Unable to register IIO trigger\n");\r\ngoto err_disable_reg;\r\n}\r\nret = devm_request_threaded_irq(afe->dev, afe->irq,\r\niio_trigger_generic_data_rdy_poll,\r\nNULL, IRQF_ONESHOT,\r\nAFE4403_DRIVER_NAME,\r\nafe->trig);\r\nif (ret) {\r\ndev_err(afe->dev, "Unable to request IRQ\n");\r\ngoto err_trig;\r\n}\r\n}\r\nret = iio_triggered_buffer_setup(indio_dev, &iio_pollfunc_store_time,\r\nafe4403_trigger_handler, NULL);\r\nif (ret) {\r\ndev_err(afe->dev, "Unable to setup buffer\n");\r\ngoto err_trig;\r\n}\r\nret = iio_device_register(indio_dev);\r\nif (ret) {\r\ndev_err(afe->dev, "Unable to register IIO device\n");\r\ngoto err_buff;\r\n}\r\nreturn 0;\r\nerr_buff:\r\niio_triggered_buffer_cleanup(indio_dev);\r\nerr_trig:\r\nif (afe->irq > 0)\r\niio_trigger_unregister(afe->trig);\r\nerr_disable_reg:\r\nregulator_disable(afe->regulator);\r\nreturn ret;\r\n}\r\nstatic int afe4403_remove(struct spi_device *spi)\r\n{\r\nstruct iio_dev *indio_dev = spi_get_drvdata(spi);\r\nstruct afe4403_data *afe = iio_priv(indio_dev);\r\nint ret;\r\niio_device_unregister(indio_dev);\r\niio_triggered_buffer_cleanup(indio_dev);\r\nif (afe->irq > 0)\r\niio_trigger_unregister(afe->trig);\r\nret = regulator_disable(afe->regulator);\r\nif (ret) {\r\ndev_err(afe->dev, "Unable to disable regulator\n");\r\nreturn ret;\r\n}\r\nreturn 0;\r\n}
