--lpm_decode CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_DECODES=16 LPM_WIDTH=4 data enable eq
--VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_lpm_compare 2018:04:24:18:04:18:SJ cbx_lpm_decode 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


-- Copyright (C) 2018  Intel Corporation. All rights reserved.
--  Your use of Intel Corporation's design tools, logic functions 
--  and other software and tools, and its AMPP partner logic 
--  functions, and any output files from any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Intel Program License 
--  Subscription Agreement, the Intel Quartus Prime License Agreement,
--  the Intel FPGA IP License Agreement, or other applicable license
--  agreement, including, without limitation, that your use is for
--  the sole purpose of programming logic devices manufactured by
--  Intel and sold by Intel or its authorized distributors.  Please
--  refer to the applicable agreement for further details.



--synthesis_resources = lut 18 
SUBDESIGN decode_tma
( 
	data[3..0]	:	input;
	enable	:	input;
	eq[15..0]	:	output;
) 
VARIABLE 
	data_wire[3..0]	: WIRE;
	enable_wire	: WIRE;
	eq_node[15..0]	: WIRE;
	eq_wire[15..0]	: WIRE;
	w_anode1140w[1..0]	: WIRE;
	w_anode1149w[3..0]	: WIRE;
	w_anode1166w[3..0]	: WIRE;
	w_anode1176w[3..0]	: WIRE;
	w_anode1186w[3..0]	: WIRE;
	w_anode1196w[3..0]	: WIRE;
	w_anode1206w[3..0]	: WIRE;
	w_anode1216w[3..0]	: WIRE;
	w_anode1226w[3..0]	: WIRE;
	w_anode1238w[1..0]	: WIRE;
	w_anode1245w[3..0]	: WIRE;
	w_anode1256w[3..0]	: WIRE;
	w_anode1266w[3..0]	: WIRE;
	w_anode1276w[3..0]	: WIRE;
	w_anode1286w[3..0]	: WIRE;
	w_anode1296w[3..0]	: WIRE;
	w_anode1306w[3..0]	: WIRE;
	w_anode1316w[3..0]	: WIRE;
	w_data1138w[2..0]	: WIRE;

BEGIN 
	data_wire[] = data[];
	enable_wire = enable;
	eq[] = eq_node[];
	eq_node[15..0] = eq_wire[15..0];
	eq_wire[] = ( ( w_anode1316w[3..3], w_anode1306w[3..3], w_anode1296w[3..3], w_anode1286w[3..3], w_anode1276w[3..3], w_anode1266w[3..3], w_anode1256w[3..3], w_anode1245w[3..3]), ( w_anode1226w[3..3], w_anode1216w[3..3], w_anode1206w[3..3], w_anode1196w[3..3], w_anode1186w[3..3], w_anode1176w[3..3], w_anode1166w[3..3], w_anode1149w[3..3]));
	w_anode1140w[] = ( (w_anode1140w[0..0] & (! data_wire[3..3])), enable_wire);
	w_anode1149w[] = ( (w_anode1149w[2..2] & (! w_data1138w[2..2])), (w_anode1149w[1..1] & (! w_data1138w[1..1])), (w_anode1149w[0..0] & (! w_data1138w[0..0])), w_anode1140w[1..1]);
	w_anode1166w[] = ( (w_anode1166w[2..2] & (! w_data1138w[2..2])), (w_anode1166w[1..1] & (! w_data1138w[1..1])), (w_anode1166w[0..0] & w_data1138w[0..0]), w_anode1140w[1..1]);
	w_anode1176w[] = ( (w_anode1176w[2..2] & (! w_data1138w[2..2])), (w_anode1176w[1..1] & w_data1138w[1..1]), (w_anode1176w[0..0] & (! w_data1138w[0..0])), w_anode1140w[1..1]);
	w_anode1186w[] = ( (w_anode1186w[2..2] & (! w_data1138w[2..2])), (w_anode1186w[1..1] & w_data1138w[1..1]), (w_anode1186w[0..0] & w_data1138w[0..0]), w_anode1140w[1..1]);
	w_anode1196w[] = ( (w_anode1196w[2..2] & w_data1138w[2..2]), (w_anode1196w[1..1] & (! w_data1138w[1..1])), (w_anode1196w[0..0] & (! w_data1138w[0..0])), w_anode1140w[1..1]);
	w_anode1206w[] = ( (w_anode1206w[2..2] & w_data1138w[2..2]), (w_anode1206w[1..1] & (! w_data1138w[1..1])), (w_anode1206w[0..0] & w_data1138w[0..0]), w_anode1140w[1..1]);
	w_anode1216w[] = ( (w_anode1216w[2..2] & w_data1138w[2..2]), (w_anode1216w[1..1] & w_data1138w[1..1]), (w_anode1216w[0..0] & (! w_data1138w[0..0])), w_anode1140w[1..1]);
	w_anode1226w[] = ( (w_anode1226w[2..2] & w_data1138w[2..2]), (w_anode1226w[1..1] & w_data1138w[1..1]), (w_anode1226w[0..0] & w_data1138w[0..0]), w_anode1140w[1..1]);
	w_anode1238w[] = ( (w_anode1238w[0..0] & data_wire[3..3]), enable_wire);
	w_anode1245w[] = ( (w_anode1245w[2..2] & (! w_data1138w[2..2])), (w_anode1245w[1..1] & (! w_data1138w[1..1])), (w_anode1245w[0..0] & (! w_data1138w[0..0])), w_anode1238w[1..1]);
	w_anode1256w[] = ( (w_anode1256w[2..2] & (! w_data1138w[2..2])), (w_anode1256w[1..1] & (! w_data1138w[1..1])), (w_anode1256w[0..0] & w_data1138w[0..0]), w_anode1238w[1..1]);
	w_anode1266w[] = ( (w_anode1266w[2..2] & (! w_data1138w[2..2])), (w_anode1266w[1..1] & w_data1138w[1..1]), (w_anode1266w[0..0] & (! w_data1138w[0..0])), w_anode1238w[1..1]);
	w_anode1276w[] = ( (w_anode1276w[2..2] & (! w_data1138w[2..2])), (w_anode1276w[1..1] & w_data1138w[1..1]), (w_anode1276w[0..0] & w_data1138w[0..0]), w_anode1238w[1..1]);
	w_anode1286w[] = ( (w_anode1286w[2..2] & w_data1138w[2..2]), (w_anode1286w[1..1] & (! w_data1138w[1..1])), (w_anode1286w[0..0] & (! w_data1138w[0..0])), w_anode1238w[1..1]);
	w_anode1296w[] = ( (w_anode1296w[2..2] & w_data1138w[2..2]), (w_anode1296w[1..1] & (! w_data1138w[1..1])), (w_anode1296w[0..0] & w_data1138w[0..0]), w_anode1238w[1..1]);
	w_anode1306w[] = ( (w_anode1306w[2..2] & w_data1138w[2..2]), (w_anode1306w[1..1] & w_data1138w[1..1]), (w_anode1306w[0..0] & (! w_data1138w[0..0])), w_anode1238w[1..1]);
	w_anode1316w[] = ( (w_anode1316w[2..2] & w_data1138w[2..2]), (w_anode1316w[1..1] & w_data1138w[1..1]), (w_anode1316w[0..0] & w_data1138w[0..0]), w_anode1238w[1..1]);
	w_data1138w[2..0] = data_wire[2..0];
END;
--VALID FILE
