{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732668459931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732668459947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 17:47:39 2024 " "Processing started: Tue Nov 26 17:47:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732668459947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668459947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668459947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732668461119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732668461119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/krish/documents/ubc_year_4/cpen_311/lab_4/lab-4-lab4-l1c-60/vga-core/vga_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file /krish/documents/ubc_year_4/cpen_311/lab_4/lab-4-lab4-l1c-60/vga-core/vga_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../vga-core/vga_pll.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/vga-core/vga_pll.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/krish/documents/ubc_year_4/cpen_311/lab_4/lab-4-lab4-l1c-60/vga-core/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /krish/documents/ubc_year_4/cpen_311/lab_4/lab-4-lab4-l1c-60/vga-core/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../vga-core/vga_controller.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/vga-core/vga_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/krish/documents/ubc_year_4/cpen_311/lab_4/lab-4-lab4-l1c-60/vga-core/vga_address_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /krish/documents/ubc_year_4/cpen_311/lab_4/lab-4-lab4-l1c-60/vga-core/vga_address_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../vga-core/vga_address_translator.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/vga-core/vga_address_translator.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/krish/documents/ubc_year_4/cpen_311/lab_4/lab-4-lab4-l1c-60/vga-core/vga_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /krish/documents/ubc_year_4/cpen_311/lab_4/lab-4-lab4-l1c-60/vga-core/vga_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../vga-core/vga_adapter.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/vga-core/vga_adapter.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/dnn_accel_system.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/dnn_accel_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system " "Found entity 1: dnn_accel_system" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/dnn_accel_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "dnn_accel_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "dnn_accel_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_irq_mapper " "Found entity 1: dnn_accel_system_irq_mapper" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_irq_mapper.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0 " "Found entity 1: dnn_accel_system_mm_interconnect_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: dnn_accel_system_mm_interconnect_0_avalon_st_adapter" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "dnn_accel_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "dnn_accel_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "dnn_accel_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: dnn_accel_system_mm_interconnect_0_rsp_mux_001" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471799 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_rsp_mux " "Found entity 1: dnn_accel_system_mm_interconnect_0_rsp_mux" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_rsp_demux " "Found entity 1: dnn_accel_system_mm_interconnect_0_rsp_demux" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: dnn_accel_system_mm_interconnect_0_cmd_mux_002" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_cmd_mux " "Found entity 1: dnn_accel_system_mm_interconnect_0_cmd_mux" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: dnn_accel_system_mm_interconnect_0_cmd_demux_001" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_cmd_demux " "Found entity 1: dnn_accel_system_mm_interconnect_0_cmd_demux" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471815 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471815 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471815 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471815 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732668471815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "dnn_accel_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732668471831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "dnn_accel_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "dnn_accel_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dnn_accel_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732668471831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dnn_accel_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732668471831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_router_007_default_decode " "Found entity 1: dnn_accel_system_mm_interconnect_0_router_007_default_decode" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471831 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_mm_interconnect_0_router_007 " "Found entity 2: dnn_accel_system_mm_interconnect_0_router_007" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dnn_accel_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732668471831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dnn_accel_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732668471831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: dnn_accel_system_mm_interconnect_0_router_004_default_decode" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471831 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_mm_interconnect_0_router_004 " "Found entity 2: dnn_accel_system_mm_interconnect_0_router_004" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dnn_accel_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732668471831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dnn_accel_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732668471831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: dnn_accel_system_mm_interconnect_0_router_002_default_decode" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471846 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_mm_interconnect_0_router_002 " "Found entity 2: dnn_accel_system_mm_interconnect_0_router_002" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dnn_accel_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732668471846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dnn_accel_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732668471846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: dnn_accel_system_mm_interconnect_0_router_001_default_decode" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471846 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_mm_interconnect_0_router_001 " "Found entity 2: dnn_accel_system_mm_interconnect_0_router_001" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dnn_accel_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732668471846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dnn_accel_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at dnn_accel_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732668471846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_mm_interconnect_0_router_default_decode " "Found entity 1: dnn_accel_system_mm_interconnect_0_router_default_decode" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471846 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_mm_interconnect_0_router " "Found entity 2: dnn_accel_system_mm_interconnect_0_router" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "dnn_accel_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_sdram_controller_input_efifo_module " "Found entity 1: dnn_accel_system_sdram_controller_input_efifo_module" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_controller.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471862 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_sdram_controller " "Found entity 2: dnn_accel_system_sdram_controller" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_controller.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_pll_0 " "Found entity 1: dnn_accel_system_pll_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_onchip_memory2_0 " "Found entity 1: dnn_accel_system_onchip_memory2_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_nios2_gen2_0 " "Found entity 1: dnn_accel_system_nios2_gen2_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: dnn_accel_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: dnn_accel_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""} { "Info" "ISGN_ENTITY_NAME" "3 dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""} { "Info" "ISGN_ENTITY_NAME" "4 dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""} { "Info" "ISGN_ENTITY_NAME" "5 dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""} { "Info" "ISGN_ENTITY_NAME" "6 dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""} { "Info" "ISGN_ENTITY_NAME" "7 dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""} { "Info" "ISGN_ENTITY_NAME" "8 dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""} { "Info" "ISGN_ENTITY_NAME" "9 dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""} { "Info" "ISGN_ENTITY_NAME" "10 dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""} { "Info" "ISGN_ENTITY_NAME" "11 dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""} { "Info" "ISGN_ENTITY_NAME" "12 dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""} { "Info" "ISGN_ENTITY_NAME" "13 dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""} { "Info" "ISGN_ENTITY_NAME" "14 dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""} { "Info" "ISGN_ENTITY_NAME" "15 dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""} { "Info" "ISGN_ENTITY_NAME" "16 dnn_accel_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: dnn_accel_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""} { "Info" "ISGN_ENTITY_NAME" "17 dnn_accel_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: dnn_accel_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""} { "Info" "ISGN_ENTITY_NAME" "18 dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""} { "Info" "ISGN_ENTITY_NAME" "19 dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""} { "Info" "ISGN_ENTITY_NAME" "20 dnn_accel_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: dnn_accel_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""} { "Info" "ISGN_ENTITY_NAME" "21 dnn_accel_system_nios2_gen2_0_cpu " "Found entity 21: dnn_accel_system_nios2_gen2_0_cpu" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: dnn_accel_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: dnn_accel_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: dnn_accel_system_nios2_gen2_0_cpu_test_bench" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: dnn_accel_system_jtag_uart_0_sim_scfifo_w" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471910 ""} { "Info" "ISGN_ENTITY_NAME" "2 dnn_accel_system_jtag_uart_0_scfifo_w " "Found entity 2: dnn_accel_system_jtag_uart_0_scfifo_w" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471910 ""} { "Info" "ISGN_ENTITY_NAME" "3 dnn_accel_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: dnn_accel_system_jtag_uart_0_sim_scfifo_r" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471910 ""} { "Info" "ISGN_ENTITY_NAME" "4 dnn_accel_system_jtag_uart_0_scfifo_r " "Found entity 4: dnn_accel_system_jtag_uart_0_scfifo_r" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471910 ""} { "Info" "ISGN_ENTITY_NAME" "5 dnn_accel_system_jtag_uart_0 " "Found entity 5: dnn_accel_system_jtag_uart_0" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/dnn_accel_system_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/dnn_accel_system_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 dnn_accel_system_hex " "Found entity 1: dnn_accel_system_hex" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_hex.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_hex.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vga_red VGA_RED vga_avalon.sv(5) " "Verilog HDL Declaration information at vga_avalon.sv(5): object \"vga_red\" differs only in case from object \"VGA_RED\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/vga_avalon.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/vga_avalon.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732668471910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vga_grn VGA_GRN vga_avalon.sv(5) " "Verilog HDL Declaration information at vga_avalon.sv(5): object \"vga_grn\" differs only in case from object \"VGA_GRN\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/vga_avalon.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/vga_avalon.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732668471910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vga_blu VGA_BLU vga_avalon.sv(5) " "Verilog HDL Declaration information at vga_avalon.sv(5): object \"vga_blu\" differs only in case from object \"VGA_BLU\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/vga_avalon.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/vga_avalon.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732668471910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vga_clk VGA_CLK vga_avalon.sv(6) " "Verilog HDL Declaration information at vga_avalon.sv(6): object \"vga_clk\" differs only in case from object \"VGA_CLK\" in the same scope" {  } { { "dnn_accel_system/synthesis/submodules/vga_avalon.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/vga_avalon.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732668471910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn_accel_system/synthesis/submodules/vga_avalon.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn_accel_system/synthesis/submodules/vga_avalon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_avalon " "Found entity 1: vga_avalon" {  } { { "dnn_accel_system/synthesis/submodules/vga_avalon.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/vga_avalon.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vga_red VGA_RED vga_avalon.sv(5) " "Verilog HDL Declaration information at vga_avalon.sv(5): object \"vga_red\" differs only in case from object \"VGA_RED\" in the same scope" {  } { { "vga_avalon.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/vga_avalon.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732668471910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vga_grn VGA_GRN vga_avalon.sv(5) " "Verilog HDL Declaration information at vga_avalon.sv(5): object \"vga_grn\" differs only in case from object \"VGA_GRN\" in the same scope" {  } { { "vga_avalon.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/vga_avalon.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732668471910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vga_blu VGA_BLU vga_avalon.sv(5) " "Verilog HDL Declaration information at vga_avalon.sv(5): object \"vga_blu\" differs only in case from object \"VGA_BLU\" in the same scope" {  } { { "vga_avalon.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/vga_avalon.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732668471910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vga_clk VGA_CLK vga_avalon.sv(6) " "Verilog HDL Declaration information at vga_avalon.sv(6): object \"vga_clk\" differs only in case from object \"VGA_CLK\" in the same scope" {  } { { "vga_avalon.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/vga_avalon.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732668471910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_avalon.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_avalon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_avalon " "Found entity 1: vga_avalon" {  } { { "vga_avalon.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/vga_avalon.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task4 " "Found entity 1: task4" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668471925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668471925 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dnn_accel_system_sdram_controller.v(318) " "Verilog HDL or VHDL warning at dnn_accel_system_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_controller.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1732668471941 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dnn_accel_system_sdram_controller.v(328) " "Verilog HDL or VHDL warning at dnn_accel_system_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_controller.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1732668471941 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dnn_accel_system_sdram_controller.v(338) " "Verilog HDL or VHDL warning at dnn_accel_system_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_controller.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1732668471941 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dnn_accel_system_sdram_controller.v(682) " "Verilog HDL or VHDL warning at dnn_accel_system_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_controller.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1732668471941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task4 " "Elaborating entity \"task4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732668472073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system dnn_accel_system:sys " "Elaborating entity \"dnn_accel_system\" for hierarchy \"dnn_accel_system:sys\"" {  } { { "task4.sv" "sys" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668472085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_avalon dnn_accel_system:sys\|vga_avalon:vga_avalon_0 " "Elaborating entity \"vga_avalon\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga_avalon_0\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "vga_avalon_0" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/dnn_accel_system.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668472110 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readdata vga_avalon.sv(3) " "Output port \"readdata\" at vga_avalon.sv(3) has no driver" {  } { { "dnn_accel_system/synthesis/submodules/vga_avalon.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/vga_avalon.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732668472110 "|task4|dnn_accel_system:sys|vga_avalon:vga_avalon_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga " "Elaborating entity \"vga_adapter\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\"" {  } { { "dnn_accel_system/synthesis/submodules/vga_avalon.sv" "vga" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/vga_avalon.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668472123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|vga_address_translator:user_input_translator\"" {  } { { "../vga-core/vga_adapter.sv" "user_input_translator" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/vga-core/vga_adapter.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668472132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|altsyncram:VideoMemory\"" {  } { { "../vga-core/vga_adapter.sv" "VideoMemory" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/vga-core/vga_adapter.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668472212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|altsyncram:VideoMemory\"" {  } { { "../vga-core/vga_adapter.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/vga-core/vga_adapter.sv" 221 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668472227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|altsyncram:VideoMemory " "Instantiated megafunction \"dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472227 ""}  } { { "../vga-core/vga_adapter.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/vga-core/vga_adapter.sv" 221 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732668472227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q6k1 " "Found entity 1: altsyncram_q6k1" {  } { { "db/altsyncram_q6k1.tdf" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/altsyncram_q6k1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668472276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668472276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q6k1 dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|altsyncram:VideoMemory\|altsyncram_q6k1:auto_generated " "Elaborating entity \"altsyncram_q6k1\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|altsyncram:VideoMemory\|altsyncram_q6k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668472276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668472344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668472344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|altsyncram:VideoMemory\|altsyncram_q6k1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|altsyncram:VideoMemory\|altsyncram_q6k1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_q6k1.tdf" "decode2" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/altsyncram_q6k1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668472346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668472389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668472389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|altsyncram:VideoMemory\|altsyncram_q6k1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|altsyncram:VideoMemory\|altsyncram_q6k1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_q6k1.tdf" "rden_decode_b" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/altsyncram_q6k1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668472389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nfb " "Found entity 1: mux_nfb" {  } { { "db/mux_nfb.tdf" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/mux_nfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668472437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668472437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nfb dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|altsyncram:VideoMemory\|altsyncram_q6k1:auto_generated\|mux_nfb:mux3 " "Elaborating entity \"mux_nfb\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|altsyncram:VideoMemory\|altsyncram_q6k1:auto_generated\|mux_nfb:mux3\"" {  } { { "db/altsyncram_q6k1.tdf" "mux3" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/altsyncram_q6k1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668472437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|vga_pll:mypll\"" {  } { { "../vga-core/vga_adapter.sv" "mypll" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/vga-core/vga_adapter.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668472459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../vga-core/vga_pll.sv" "altpll_component" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/vga-core/vga_pll.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668472515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../vga-core/vga_pll.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/vga-core/vga_pll.sv" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668472515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668472515 ""}  } { { "../vga-core/vga_pll.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/vga-core/vga_pll.sv" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732668472515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668472579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668472579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668472579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|vga_controller:controller\"" {  } { { "../vga-core/vga_adapter.sv" "controller" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/vga-core/vga_adapter.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668472897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_hex dnn_accel_system:sys\|dnn_accel_system_hex:hex " "Elaborating entity \"dnn_accel_system_hex\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_hex:hex\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "hex" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/dnn_accel_system.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668472913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_jtag_uart_0 dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"dnn_accel_system_jtag_uart_0\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "jtag_uart_0" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/dnn_accel_system.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668472913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_jtag_uart_0_scfifo_w dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w " "Elaborating entity \"dnn_accel_system_jtag_uart_0_scfifo_w\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "the_dnn_accel_system_jtag_uart_0_scfifo_w" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668472934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "wfifo" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668473131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668473131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668473131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668473131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668473131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668473131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668473131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668473131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668473131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668473131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668473131 ""}  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732668473131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668473179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668473179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668473179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668473211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668473211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668473211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668473226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668473226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668473226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668473291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668473291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668473291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668473339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668473339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668473339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668473403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668473403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_w:the_dnn_accel_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668473403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_jtag_uart_0_scfifo_r dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_r:the_dnn_accel_system_jtag_uart_0_scfifo_r " "Elaborating entity \"dnn_accel_system_jtag_uart_0_scfifo_r\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|dnn_accel_system_jtag_uart_0_scfifo_r:the_dnn_accel_system_jtag_uart_0_scfifo_r\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "the_dnn_accel_system_jtag_uart_0_scfifo_r" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668473422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dnn_accel_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dnn_accel_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "dnn_accel_system_jtag_uart_0_alt_jtag_atlantic" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668473720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dnn_accel_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dnn_accel_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668473736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dnn_accel_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dnn_accel_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668473736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668473736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668473736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668473736 ""}  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732668473736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dnn_accel_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dnn_accel_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dnn_accel_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:dnn_accel_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0 dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"dnn_accel_system_nios2_gen2_0\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "nios2_gen2_0" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/dnn_accel_system.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0.v" "cpu" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_test_bench dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_test_bench:the_dnn_accel_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_test_bench:the_dnn_accel_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "the_dnn_accel_system_nios2_gen2_0_cpu_test_bench" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_register_bank_a_module dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_register_bank_a_module:dnn_accel_system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_register_bank_a_module:dnn_accel_system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "dnn_accel_system_nios2_gen2_0_cpu_register_bank_a" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_register_bank_a_module:dnn_accel_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_register_bank_a_module:dnn_accel_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_register_bank_a_module:dnn_accel_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_register_bank_a_module:dnn_accel_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_register_bank_a_module:dnn_accel_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_register_bank_a_module:dnn_accel_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668474685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668474685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668474685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668474685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668474685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668474685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668474685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668474685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668474685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668474685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668474685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668474685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668474685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668474685 ""}  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732668474685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668474740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668474740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_register_bank_a_module:dnn_accel_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_register_bank_a_module:dnn_accel_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_register_bank_b_module dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_register_bank_b_module:dnn_accel_system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_register_bank_b_module:dnn_accel_system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "dnn_accel_system_nios2_gen2_0_cpu_register_bank_b" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_nios2_oci dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_debug dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_debug:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_debug:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_debug:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_debug:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_debug:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_debug:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_debug:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_debug:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668474865 ""}  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732668474865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_break dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_break:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_break:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_xbrk dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dbrk dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_itrace dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dtrace dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_td_mode dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_td_mode:dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_td_mode:dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668474998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_pib dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_pib:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_pib:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_im dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_im:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_im:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_nios2_avalon_reg dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "the_dnn_accel_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "the_dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram_module dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem\|dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram_module:dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem\|dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram_module:dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem\|dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram_module:dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem\|dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram_module:dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem\|dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram_module:dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem\|dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram_module:dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem\|dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram_module:dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem\|dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram_module:dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475087 ""}  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732668475087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668475145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668475145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem\|dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram_module:dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_ocimem\|dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram_module:dnn_accel_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" "the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_debug_slave_tck dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_tck:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_tck:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_nios2_gen2_0_cpu_debug_slave_sysclk dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"dnn_accel_system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "dnn_accel_system_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475256 ""}  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732668475256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475272 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_nios2_gen2_0:nios2_gen2_0\|dnn_accel_system_nios2_gen2_0_cpu:cpu\|dnn_accel_system_nios2_gen2_0_cpu_nios2_oci:the_dnn_accel_system_nios2_gen2_0_cpu_nios2_oci\|dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_dnn_accel_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:dnn_accel_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_onchip_memory2_0 dnn_accel_system:sys\|dnn_accel_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"dnn_accel_system_onchip_memory2_0\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "onchip_memory2_0" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/dnn_accel_system.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dnn_accel_system:sys\|dnn_accel_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v" "the_altsyncram" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|dnn_accel_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|dnn_accel_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"dnn_accel_system:sys\|dnn_accel_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dnn_accel_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"dnn_accel_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 800 " "Parameter \"maximum_depth\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 800 " "Parameter \"numwords_a\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475380 ""}  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732668475380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j5o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j5o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j5o1 " "Found entity 1: altsyncram_j5o1" {  } { { "db/altsyncram_j5o1.tdf" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/altsyncram_j5o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668475427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668475427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j5o1 dnn_accel_system:sys\|dnn_accel_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_j5o1:auto_generated " "Elaborating entity \"altsyncram_j5o1\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_j5o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_pll_0 dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0 " "Elaborating entity \"dnn_accel_system_pll_0\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "pll_0" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/dnn_accel_system.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v" "altera_pll_i" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475662 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1732668475690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"dnn_accel_system:sys\|dnn_accel_system_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668475699 ""}  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_pll_0.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732668475699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_sdram_controller dnn_accel_system:sys\|dnn_accel_system_sdram_controller:sdram_controller " "Elaborating entity \"dnn_accel_system_sdram_controller\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_sdram_controller:sdram_controller\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "sdram_controller" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/dnn_accel_system.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_sdram_controller_input_efifo_module dnn_accel_system:sys\|dnn_accel_system_sdram_controller:sdram_controller\|dnn_accel_system_sdram_controller_input_efifo_module:the_dnn_accel_system_sdram_controller_input_efifo_module " "Elaborating entity \"dnn_accel_system_sdram_controller_input_efifo_module\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_sdram_controller:sdram_controller\|dnn_accel_system_sdram_controller_input_efifo_module:the_dnn_accel_system_sdram_controller_input_efifo_module\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_controller.v" "the_dnn_accel_system_sdram_controller_input_efifo_module" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "mm_interconnect_0" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/dnn_accel_system.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668475995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_avalon_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_avalon_0_avalon_slave_0_translator\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "vga_avalon_0_avalon_slave_0_translator" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_s1_translator\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "hex_s1_translator" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "sdram_controller_s1_agent_rdata_fifo" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router:router " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router:router\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "router" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 1996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router_default_decode dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router:router\|dnn_accel_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router_default_decode\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router:router\|dnn_accel_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router_001 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router_001\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_001:router_001\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "router_001" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router_001_default_decode dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_001:router_001\|dnn_accel_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_001:router_001\|dnn_accel_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router_002 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router_002\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_002:router_002\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "router_002" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router_002_default_decode dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_002:router_002\|dnn_accel_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_002:router_002\|dnn_accel_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router_004 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router_004\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_004:router_004\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "router_004" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router_004_default_decode dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_004:router_004\|dnn_accel_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_004:router_004\|dnn_accel_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router_007 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router_007\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_007:router_007\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "router_007" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_router_007_default_decode dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_007:router_007\|dnn_accel_system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_router_007:router_007\|dnn_accel_system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "sdram_controller_s1_burst_adapter" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_cmd_demux dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_cmd_demux\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_cmd_demux_001 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_cmd_mux dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_cmd_mux\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_cmd_mux_002 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_rsp_demux dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_rsp_demux\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_rsp_mux dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_rsp_mux\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_rsp_mux_001 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "sdram_controller_s1_rsp_width_adapter" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476691 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732668476699 "|task4|dnn_accel_system:sys|dnn_accel_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732668476700 "|task4|dnn_accel_system:sys|dnn_accel_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732668476700 "|task4|dnn_accel_system:sys|dnn_accel_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "sdram_controller_s1_cmd_width_adapter" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "crosser" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "dnn_accel_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "dnn_accel_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_avalon_st_adapter dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0.v" 2900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dnn_accel_system_irq_mapper dnn_accel_system:sys\|dnn_accel_system_irq_mapper:irq_mapper " "Elaborating entity \"dnn_accel_system_irq_mapper\" for hierarchy \"dnn_accel_system:sys\|dnn_accel_system_irq_mapper:irq_mapper\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "irq_mapper" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/dnn_accel_system.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller dnn_accel_system:sys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"dnn_accel_system:sys\|altera_reset_controller:rst_controller\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "rst_controller" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/dnn_accel_system.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dnn_accel_system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dnn_accel_system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "dnn_accel_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dnn_accel_system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dnn_accel_system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "dnn_accel_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller dnn_accel_system:sys\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"dnn_accel_system:sys\|altera_reset_controller:rst_controller_001\"" {  } { { "dnn_accel_system/synthesis/dnn_accel_system.v" "rst_controller_001" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/dnn_accel_system/synthesis/dnn_accel_system.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668476933 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1732668478088 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.11.26.17:48:02 Progress: Loading sld60bba180/alt_sld_fab_wrapper_hw.tcl " "2024.11.26.17:48:02 Progress: Loading sld60bba180/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668482233 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668485301 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668485492 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668489393 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668489490 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668489585 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668489696 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668489696 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668489696 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1732668490642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld60bba180/alt_sld_fab.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/ip/sld60bba180/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668490835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668490835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668490914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668490914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668490930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668490930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668490977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668490977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668491057 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668491057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668491057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668491120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668491120 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732668494197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732668494197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732668494197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732668494197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732668494197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732668494197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732668494197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732668494197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732668494197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732668494197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732668494197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732668494197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732668494197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732668494197 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732668494197 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1732668494197 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1732668494197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668494269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"dnn_accel_system:sys\|dnn_accel_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668494269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668494269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668494269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668494269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668494269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668494269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668494269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668494269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668494269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668494269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668494269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668494269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668494269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668494269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732668494269 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732668494269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732668494317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668494317 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1732668494668 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732668496030 "|task4|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1732668496030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668496270 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "376 " "376 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732668498016 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/output_files/task4.map.smsg " "Generated suppressed messages file D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/output_files/task4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668498491 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "22 0 3 0 0 " "Adding 22 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732668501808 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732668501808 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance dnn_accel_system:sys\|vga_avalon:vga_avalon_0\|vga_adapter:vga\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1732668502076 ""}  } { { "db/altpll_80u.tdf" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1732668502076 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732668502274 "|task4|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732668502274 "|task4|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732668502274 "|task4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732668502274 "|task4|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732668502274 "|task4|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732668502274 "|task4|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732668502274 "|task4|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732668502274 "|task4|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732668502274 "|task4|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732668502274 "|task4|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732668502274 "|task4|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732668502274 "|task4|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "task4.sv" "" { Text "D:/krish/Documents/UBC_year_4/CPEN_311/lab_4/lab-4-lab4-l1c-60/task4/task4.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732668502274 "|task4|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1732668502274 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2722 " "Implemented 2722 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732668502284 ""} { "Info" "ICUT_CUT_TM_OPINS" "103 " "Implemented 103 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732668502284 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1732668502284 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2397 " "Implemented 2397 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732668502284 ""} { "Info" "ICUT_CUT_TM_RAMS" "184 " "Implemented 184 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1732668502284 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1732668502284 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732668502284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5080 " "Peak virtual memory: 5080 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732668502358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 17:48:22 2024 " "Processing ended: Tue Nov 26 17:48:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732668502358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732668502358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732668502358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732668502358 ""}
