0.7
2020.2
May 22 2024
19:03:11
C:/Users/angel/Documents/VHDL/1st project- logic gate and mux/1st project continued/1st project continued.srcs/sim_1/imports/VHDL/testbench.vhd,1726593243,vhdl,,,,testbench,,,,,,,,
C:/Users/angel/Documents/VHDL/1st project- logic gate and mux/1st project continued/1st project continued.srcs/sim_1/new/mux4to1.vhd,1726162687,vhdl,C:/Users/angel/Documents/VHDL/1st project- logic gate and mux/1st project continued/1st project continued.srcs/sim_1/imports/VHDL/testbench.vhd,,,mux4to1,,,,,,,,
