// Seed: 81844728
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_4;
  wire id_6;
  id_7(
      .id_0(id_5 - id_4),
      .id_1(id_3),
      .id_2(1),
      .id_3(1'h0),
      .id_4(1),
      .id_5(id_3 - 1),
      .id_6(1 - 1'b0),
      .id_7(id_6),
      .id_8(1),
      .id_9(1)
  );
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  module_0(
      id_4, id_6, id_7, id_4, id_4
  );
  `define pp_8 0
  wire id_9;
endmodule
