Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab -top fir_tb -snapshot fir_tb_elab 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'tap_WE' remains unconnected for this instance [/home/ubuntu/SOC/lab-fir/fir/tb/fir_tb.v:69]
WARNING: [VRFC 10-5021] port 'tap_Do' is not connected on this instance [/home/ubuntu/SOC/lab-fir/fir/tb/fir_tb.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.fir
Compiling module work.fir_tb
Built simulation snapshot fir_tb_elab
