============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  03:28:21 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

  Instance   Cells  Cell Area  Net Area  
-----------------------------------------
square_root   2504      51140     23616  
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  03:28:19 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

        Pin              Type      Fanout Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock clock)          launch                                   0 R 
reg_number_reg[2]/CK                              0             0 R 
reg_number_reg[2]/Q    DFFRHQX4         1 16.2  155  +303     303 R 
n0026D/A                                               +0     303   
n0026D/Y               INVX4            3 38.3   85   +74     376 F 
p0034D119784/A                                         +0     376   
p0034D119784/Y         CLKINVX4         1 18.7   84   +65     441 R 
n0079D/A                                               +0     441   
n0079D/Y               NAND2X4          2 22.5   88   +65     506 F 
p0003A119620/A                                         +0     506   
p0003A119620/Y         BUFX8            3 47.0   70  +146     653 F 
n0002D119320/A1                                        +0     653   
n0002D119320/Y         OAI21X4          2 16.0  183  +157     809 R 
n0002D118993/A1N                                       +0     809   
n0002D118993/Y         OAI2BB1X4       10 74.2  280  +290    1100 R 
p0002A118628/A0N                                       +0    1100   
p0002A118628/Y         OAI2BB1X2        1  7.4  110  +190    1289 R 
p0002A118421/A1N                                       +0    1289   
p0002A118421/Y         OAI2BB1X4        1 23.3  133  +188    1477 R 
p0002D118074/S0                                        +0    1477   
p0002D118074/Y         MXI2X4           2 38.1  200  +192    1670 F 
p0002D117621/A                                         +0    1670   
p0002D117621/Y         NAND2X4          3 28.0  160  +126    1796 R 
p0002A117494/A                                         +0    1796   
p0002A117494/Y         NAND3X1          1 11.4  182  +134    1930 F 
p0002D117415/A                                         +0    1930   
p0002D117415/Y         CLKINVX3         1 16.8  109   +88    2019 R 
n0001D117226/B                                         +0    2019   
n0001D117226/Y         NAND3X4          1 17.8  120   +97    2116 F 
n0002D117205/C                                         +0    2116   
n0002D117205/Y         NOR3X4           1 11.9  206  +200    2316 R 
n0004D/A                                               +0    2316   
n0004D/Y               NAND4X2          1  6.3  127   +99    2415 F 
root_reg[4]/D          DFFRXL                          +0    2415   
root_reg[4]/CK         setup                      0  +170    2585 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)          capture                               2000 R 
                       uncertainty                   -200    1800 R 
--------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    -785ps (TIMING VIOLATION)
Start-point  : reg_number_reg[2]/CK
End-point    : root_reg[4]/D
============================================================
  Generated by:           Encounter(r) RTL Compiler v06.20-p003_1
  Generated on:           Sep 28 2011  03:28:20 PM
  Module:                 square_root
  Technology libraries:   slow 1.1
                          fast 1.1
                          typical 1.1
  Operating conditions:   slow 
  Interconnect mode:      ple
============================================================

                   Leakage    Internal      Net      Switching  
  Instance  Cells Power(nW)  Power(nW)   Power(nW)   Power(nW)  
----------------------------------------------------------------
square_root  2504  2158.978 1821045.014 1283060.631 3104105.645 

