Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec 18 22:25:42 2021
| Host         : DESKTOP-QSJNSC0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Zynq_Design_wrapper_timing_summary_routed.rpt -pb Zynq_Design_wrapper_timing_summary_routed.pb -rpx Zynq_Design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Zynq_Design_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 108 register/latch pins with no clock driven by root clock pin: Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_D_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 467 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 106 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.462        0.000                      0                14199        0.033        0.000                      0                14147        3.750        0.000                       0                  7277  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)               Period(ns)      Frequency(MHz)
-----                                                                                       ------------               ----------      --------------
CLK100MHz                                                                                   {0.000 5.000}              10.000          100.000         
Rx_FIFO_Clock                                                                               {0.000 13020.000}          26039.999       0.038           
Tx_FIFO_Clock                                                                               {0.000 52079.999}          104170.002      0.010           
clk_fpga_0                                                                                  {0.000 5.000}              10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}             33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHz                                                                                         5.668        0.000                      0                  236        0.185        0.000                      0                  236        4.500        0.000                       0                   106  
Rx_FIFO_Clock                                                                                 26035.668        0.000                      0                  236        0.185        0.000                      0                  236    13019.499        0.000                       0                   106  
Tx_FIFO_Clock                                                                                104165.664        0.000                      0                  236        0.185        0.000                      0                  236    52079.500        0.000                       0                   106  
clk_fpga_0                                                                                        1.462        0.000                      0                12792        0.033        0.000                      0                12792        3.750        0.000                       0                  6688  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.201        0.000                      0                  928        0.097        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
Rx_FIFO_Clock                                                                               CLK100MHz                                                                                         5.668        0.000                      0                  236        0.149        0.000                      0                  236  
Tx_FIFO_Clock                                                                               CLK100MHz                                                                                         5.668        0.000                      0                  236        0.149        0.000                      0                  236  
clk_fpga_0                                                                                  CLK100MHz                                                                                         4.388        0.000                      0                   10        0.958        0.000                      0                   10  
CLK100MHz                                                                                   Rx_FIFO_Clock                                                                                 16045.668        0.000                      0                  236        0.149        0.000                      0                  236  
Tx_FIFO_Clock                                                                               Rx_FIFO_Clock                                                                                 23545.092        0.000                      0                  236        0.149        0.000                      0                  236  
clk_fpga_0                                                                                  Rx_FIFO_Clock                                                                                 16044.387        0.000                      0                   10        0.958        0.000                      0                   10  
CLK100MHz                                                                                   Tx_FIFO_Clock                                                                                 94175.664        0.000                      0                  236        0.149        0.000                      0                  236  
Rx_FIFO_Clock                                                                               Tx_FIFO_Clock                                                                                     5.673        0.000                      0                  236        0.149        0.000                      0                  236  
clk_fpga_0                                                                                  Tx_FIFO_Clock                                                                                 94174.391        0.000                      0                   10        0.958        0.000                      0                   10  
                                                                                            clk_fpga_0                                                                                      998.677        0.000                      0                   18                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       31.762        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.731        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        7.155        0.000                      0                   91        0.380        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.995        0.000                      0                  100        0.380        0.000                      0                  100  
**default**                                                                                 clk_fpga_0                                                                                                                                                                                    8.770        0.000                      0                   18                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHz
  To Clock:  CLK100MHz

Setup :            0  Failing Endpoints,  Worst Slack        5.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 11.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     2.090 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416     3.506    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.630 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823     4.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124     4.577 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924     5.501    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465    11.465    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/C
                         clock pessimism              0.169    11.634    
                         clock uncertainty           -0.035    11.599    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429    11.170    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 11.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     2.090 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416     3.506    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.630 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823     4.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124     4.577 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924     5.501    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465    11.465    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/C
                         clock pessimism              0.169    11.634    
                         clock uncertainty           -0.035    11.599    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429    11.170    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 11.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     2.090 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416     3.506    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.630 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823     4.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124     4.577 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924     5.501    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465    11.465    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                         clock pessimism              0.169    11.634    
                         clock uncertainty           -0.035    11.599    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429    11.170    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.828ns (22.003%)  route 2.935ns (77.997%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 11.461 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.783     5.397    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461    11.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/C
                         clock pessimism              0.148    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X51Y63         FDSE (Setup_fdse_C_S)       -0.429    11.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -5.397    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 11.461 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770     5.384    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461    11.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/C
                         clock pessimism              0.148    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429    11.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 11.461 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770     5.384    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461    11.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/C
                         clock pessimism              0.148    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429    11.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 11.461 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770     5.384    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461    11.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/C
                         clock pessimism              0.148    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429    11.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.828ns (22.100%)  route 2.919ns (77.900%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.631     1.631    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDSE (Prop_fdse_C_Q)         0.456     2.087 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/Q
                         net (fo=3, routed)           0.775     2.862    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[13]
    SLICE_X53Y66         LUT4 (Prop_lut4_I0_O)        0.124     2.986 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9/O
                         net (fo=1, routed)           0.551     3.537    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.661 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5/O
                         net (fo=18, routed)          0.801     4.462    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124     4.586 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1/O
                         net (fo=15, routed)          0.792     5.378    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.455    11.455    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/C
                         clock pessimism              0.148    11.603    
                         clock uncertainty           -0.035    11.568    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.429    11.139    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         11.139    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.828ns (22.100%)  route 2.919ns (77.900%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.631     1.631    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDSE (Prop_fdse_C_Q)         0.456     2.087 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/Q
                         net (fo=3, routed)           0.775     2.862    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[13]
    SLICE_X53Y66         LUT4 (Prop_lut4_I0_O)        0.124     2.986 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9/O
                         net (fo=1, routed)           0.551     3.537    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.661 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5/O
                         net (fo=18, routed)          0.801     4.462    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124     4.586 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1/O
                         net (fo=15, routed)          0.792     5.378    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.455    11.455    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/C
                         clock pessimism              0.148    11.603    
                         clock uncertainty           -0.035    11.568    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.429    11.139    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         11.139    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.109%)  route 2.917ns (77.891%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 11.461 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.765     5.379    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X53Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461    11.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/C
                         clock pessimism              0.148    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X53Y64         FDSE (Setup_fdse_C_S)       -0.429    11.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  5.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.141     0.686 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/Q
                         net (fo=5, routed)           0.132     0.817    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.045     0.862 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.862    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/C
                         clock pessimism             -0.253     0.558    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.120     0.678    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.141     0.686 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/Q
                         net (fo=5, routed)           0.136     0.821    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]
    SLICE_X50Y68         LUT4 (Prop_lut4_I2_O)        0.045     0.866 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.866    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                         clock pessimism             -0.253     0.558    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     0.679    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.350%)  route 0.150ns (44.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.577     0.577    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y61         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/Q
                         net (fo=3, routed)           0.150     0.868    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8[6]
    SLICE_X62Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.913 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_i_1/O
                         net (fo=1, routed)           0.000     0.913    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.844     0.844    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X62Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/C
                         clock pessimism             -0.253     0.591    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.120     0.711    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.285ns (80.177%)  route 0.070ns (19.824%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.547     0.547    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDSE (Prop_fdse_C_Q)         0.141     0.688 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/Q
                         net (fo=3, routed)           0.070     0.758    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[15]
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.902 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.902    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/data0[16]
    SLICE_X52Y66         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.813     0.813    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y66         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/C
                         clock pessimism             -0.253     0.560    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.105     0.665    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.284%)  route 0.163ns (46.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.651     0.651    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y121        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     0.792 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/Q
                         net (fo=3, routed)           0.163     0.955    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]
    SLICE_X64Y120        LUT5 (Prop_lut5_I1_O)        0.045     1.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_i_1/O
                         net (fo=1, routed)           0.000     1.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_i_1_n_0
    SLICE_X64Y120        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.923     0.923    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X64Y120        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/C
                         clock pessimism             -0.257     0.666    
    SLICE_X64Y120        FDRE (Hold_fdre_C_D)         0.091     0.757    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.135%)  route 0.163ns (43.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDSE (Prop_fdse_C_Q)         0.164     0.709 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/Q
                         net (fo=3, routed)           0.163     0.872    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.045     0.917 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.917    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/C
                         clock pessimism             -0.266     0.545    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     0.666    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.664%)  route 0.174ns (48.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.548     0.548    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y65         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/Q
                         net (fo=24, routed)          0.174     0.863    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_State__0[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.908 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.908    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[12]_i_1_n_0
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.813     0.813    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/C
                         clock pessimism             -0.252     0.561    
    SLICE_X53Y66         FDSE (Hold_fdse_C_D)         0.091     0.652    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.576     0.576    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/Q
                         net (fo=2, routed)           0.117     0.834    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8[12]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.942 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_80_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.942    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_80_carry__1_n_4
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.844     0.844    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
                         clock pessimism             -0.268     0.576    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.105     0.681    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.546     0.546    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/Q
                         net (fo=2, routed)           0.117     0.804    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[12]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.912 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK96000_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.912    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK96000_carry__1_n_4
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.812     0.812    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
                         clock pessimism             -0.266     0.546    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.105     0.651    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.648     0.648    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y125        FDRE (Prop_fdre_C_Q)         0.141     0.789 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/Q
                         net (fo=2, routed)           0.117     0.906    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]
    SLICE_X65Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.014 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.014    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[24]_i_1_n_4
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.918     0.918    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
                         clock pessimism             -0.270     0.648    
    SLICE_X65Y125        FDRE (Hold_fdre_C_D)         0.105     0.753    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/CLK100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X53Y65  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X53Y65  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X53Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X53Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y67  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y67  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[18]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y65  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y65  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[11]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[14]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y67  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y67  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y60  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y60  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y60  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y60  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y71  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  Rx_FIFO_Clock
  To Clock:  Rx_FIFO_Clock

Setup :            0  Failing Endpoints,  Worst Slack    26035.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    13019.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26035.668ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26040.000ns  (Rx_FIFO_Clock rise@26040.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 26041.465 - 26040.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     2.090 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416     3.506    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.630 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823     4.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124     4.577 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924     5.501    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465 26041.465    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/C
                         clock pessimism              0.169 26041.635    
                         clock uncertainty           -0.035 26041.600    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429 26041.170    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]
  -------------------------------------------------------------------
                         required time                      26041.168    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                              26035.668    

Slack (MET) :             26035.668ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26040.000ns  (Rx_FIFO_Clock rise@26040.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 26041.465 - 26040.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     2.090 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416     3.506    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.630 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823     4.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124     4.577 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924     5.501    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465 26041.465    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/C
                         clock pessimism              0.169 26041.635    
                         clock uncertainty           -0.035 26041.600    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429 26041.170    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]
  -------------------------------------------------------------------
                         required time                      26041.168    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                              26035.668    

Slack (MET) :             26035.668ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26040.000ns  (Rx_FIFO_Clock rise@26040.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 26041.465 - 26040.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     2.090 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416     3.506    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.630 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823     4.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124     4.577 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924     5.501    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465 26041.465    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                         clock pessimism              0.169 26041.635    
                         clock uncertainty           -0.035 26041.600    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429 26041.170    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]
  -------------------------------------------------------------------
                         required time                      26041.168    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                              26035.668    

Slack (MET) :             26035.748ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26040.000ns  (Rx_FIFO_Clock rise@26040.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.828ns (22.003%)  route 2.935ns (77.997%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 26041.461 - 26040.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.783     5.397    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 26041.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/C
                         clock pessimism              0.148 26041.609    
                         clock uncertainty           -0.035 26041.574    
    SLICE_X51Y63         FDSE (Setup_fdse_C_S)       -0.429 26041.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                      26041.145    
                         arrival time                          -5.397    
  -------------------------------------------------------------------
                         slack                              26035.748    

Slack (MET) :             26035.762ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26040.000ns  (Rx_FIFO_Clock rise@26040.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 26041.461 - 26040.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770     5.384    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 26041.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/C
                         clock pessimism              0.148 26041.609    
                         clock uncertainty           -0.035 26041.574    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429 26041.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                      26041.145    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                              26035.762    

Slack (MET) :             26035.762ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26040.000ns  (Rx_FIFO_Clock rise@26040.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 26041.461 - 26040.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770     5.384    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 26041.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/C
                         clock pessimism              0.148 26041.609    
                         clock uncertainty           -0.035 26041.574    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429 26041.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                      26041.145    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                              26035.762    

Slack (MET) :             26035.762ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26040.000ns  (Rx_FIFO_Clock rise@26040.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 26041.461 - 26040.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770     5.384    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 26041.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/C
                         clock pessimism              0.148 26041.609    
                         clock uncertainty           -0.035 26041.574    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429 26041.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                      26041.145    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                              26035.762    

Slack (MET) :             26035.764ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26040.000ns  (Rx_FIFO_Clock rise@26040.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.828ns (22.100%)  route 2.919ns (77.900%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 26041.455 - 26040.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.631     1.631    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDSE (Prop_fdse_C_Q)         0.456     2.087 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/Q
                         net (fo=3, routed)           0.775     2.862    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[13]
    SLICE_X53Y66         LUT4 (Prop_lut4_I0_O)        0.124     2.986 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9/O
                         net (fo=1, routed)           0.551     3.537    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.661 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5/O
                         net (fo=18, routed)          0.801     4.462    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124     4.586 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1/O
                         net (fo=15, routed)          0.792     5.378    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.455 26041.455    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/C
                         clock pessimism              0.148 26041.604    
                         clock uncertainty           -0.035 26041.568    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.429 26041.139    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]
  -------------------------------------------------------------------
                         required time                      26041.141    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                              26035.764    

Slack (MET) :             26035.764ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26040.000ns  (Rx_FIFO_Clock rise@26040.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.828ns (22.100%)  route 2.919ns (77.900%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 26041.455 - 26040.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.631     1.631    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDSE (Prop_fdse_C_Q)         0.456     2.087 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/Q
                         net (fo=3, routed)           0.775     2.862    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[13]
    SLICE_X53Y66         LUT4 (Prop_lut4_I0_O)        0.124     2.986 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9/O
                         net (fo=1, routed)           0.551     3.537    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.661 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5/O
                         net (fo=18, routed)          0.801     4.462    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124     4.586 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1/O
                         net (fo=15, routed)          0.792     5.378    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.455 26041.455    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/C
                         clock pessimism              0.148 26041.604    
                         clock uncertainty           -0.035 26041.568    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.429 26041.139    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]
  -------------------------------------------------------------------
                         required time                      26041.141    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                              26035.764    

Slack (MET) :             26035.766ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26040.000ns  (Rx_FIFO_Clock rise@26040.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.109%)  route 2.917ns (77.891%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 26041.461 - 26040.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.765     5.379    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X53Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 26041.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/C
                         clock pessimism              0.148 26041.609    
                         clock uncertainty           -0.035 26041.574    
    SLICE_X53Y64         FDSE (Setup_fdse_C_S)       -0.429 26041.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                      26041.145    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                              26035.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.141     0.686 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/Q
                         net (fo=5, routed)           0.132     0.817    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.045     0.862 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.862    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/C
                         clock pessimism             -0.253     0.558    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.120     0.678    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.141     0.686 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/Q
                         net (fo=5, routed)           0.136     0.821    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]
    SLICE_X50Y68         LUT4 (Prop_lut4_I2_O)        0.045     0.866 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.866    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                         clock pessimism             -0.253     0.558    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     0.679    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/D
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.350%)  route 0.150ns (44.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.577     0.577    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y61         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/Q
                         net (fo=3, routed)           0.150     0.868    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8[6]
    SLICE_X62Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.913 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_i_1/O
                         net (fo=1, routed)           0.000     0.913    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.844     0.844    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X62Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/C
                         clock pessimism             -0.253     0.591    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.120     0.711    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.285ns (80.177%)  route 0.070ns (19.824%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.547     0.547    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDSE (Prop_fdse_C_Q)         0.141     0.688 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/Q
                         net (fo=3, routed)           0.070     0.758    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[15]
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.902 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.902    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/data0[16]
    SLICE_X52Y66         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.813     0.813    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y66         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/C
                         clock pessimism             -0.253     0.560    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.105     0.665    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/D
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.284%)  route 0.163ns (46.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.651     0.651    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y121        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     0.792 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/Q
                         net (fo=3, routed)           0.163     0.955    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]
    SLICE_X64Y120        LUT5 (Prop_lut5_I1_O)        0.045     1.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_i_1/O
                         net (fo=1, routed)           0.000     1.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_i_1_n_0
    SLICE_X64Y120        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.923     0.923    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X64Y120        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/C
                         clock pessimism             -0.257     0.666    
    SLICE_X64Y120        FDRE (Hold_fdre_C_D)         0.091     0.757    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.135%)  route 0.163ns (43.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDSE (Prop_fdse_C_Q)         0.164     0.709 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/Q
                         net (fo=3, routed)           0.163     0.872    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.045     0.917 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.917    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/C
                         clock pessimism             -0.266     0.545    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     0.666    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.664%)  route 0.174ns (48.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.548     0.548    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y65         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/Q
                         net (fo=24, routed)          0.174     0.863    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_State__0[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.908 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.908    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[12]_i_1_n_0
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.813     0.813    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/C
                         clock pessimism             -0.252     0.561    
    SLICE_X53Y66         FDSE (Hold_fdse_C_D)         0.091     0.652    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.576     0.576    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/Q
                         net (fo=2, routed)           0.117     0.834    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8[12]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.942 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_80_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.942    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_80_carry__1_n_4
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.844     0.844    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
                         clock pessimism             -0.268     0.576    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.105     0.681    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.546     0.546    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/Q
                         net (fo=2, routed)           0.117     0.804    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[12]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.912 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK96000_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.912    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK96000_carry__1_n_4
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.812     0.812    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
                         clock pessimism             -0.266     0.546    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.105     0.651    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.648     0.648    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y125        FDRE (Prop_fdre_C_Q)         0.141     0.789 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/Q
                         net (fo=2, routed)           0.117     0.906    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]
    SLICE_X65Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.014 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.014    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[24]_i_1_n_4
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.918     0.918    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
                         clock pessimism             -0.270     0.648    
    SLICE_X65Y125        FDRE (Hold_fdre_C_D)         0.105     0.753    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Rx_FIFO_Clock
Waveform(ns):       { 0.000 13020.000 }
Period(ns):         26040.000
Sources:            { Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/CLK100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         26040.000   26039.000  SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         26040.000   26039.000  SLICE_X53Y65  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         26040.000   26039.000  SLICE_X53Y65  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         26040.000   26039.000  SLICE_X53Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         26040.000   26039.000  SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         26040.000   26039.000  SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         26040.000   26039.000  SLICE_X53Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         26040.000   26039.000  SLICE_X52Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         26040.000   26039.000  SLICE_X52Y67  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         26040.000   26039.000  SLICE_X52Y67  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[18]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         13019.999   13019.499  SLICE_X53Y65  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         13019.999   13019.499  SLICE_X53Y65  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13019.999   13019.499  SLICE_X52Y67  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13019.999   13019.499  SLICE_X52Y67  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13019.999   13019.499  SLICE_X52Y67  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13019.999   13019.499  SLICE_X52Y67  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13019.999   13019.499  SLICE_X52Y68  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         13019.999   13019.499  SLICE_X52Y68  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13019.999   13019.499  SLICE_X52Y68  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         13019.999   13019.499  SLICE_X52Y68  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[22]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         13020.000   13019.500  SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         13020.000   13019.500  SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         13020.000   13019.500  SLICE_X53Y65  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         13020.000   13019.500  SLICE_X53Y65  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         13020.000   13019.500  SLICE_X53Y65  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[11]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         13020.000   13019.500  SLICE_X53Y65  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[11]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         13020.000   13019.500  SLICE_X53Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         13020.000   13019.500  SLICE_X53Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         13020.000   13019.500  SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         13020.000   13019.500  SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  Tx_FIFO_Clock
  To Clock:  Tx_FIFO_Clock

Setup :            0  Failing Endpoints,  Worst Slack   104165.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    52079.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             104165.664ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104170.000ns  (Tx_FIFO_Clock rise@104170.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     2.090 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416     3.506    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.630 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823     4.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124     4.577 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924     5.501    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/C
                         clock pessimism              0.169 104171.633    
                         clock uncertainty           -0.035 104171.594    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429 104171.164    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]
  -------------------------------------------------------------------
                         required time                      104171.164    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                              104165.664    

Slack (MET) :             104165.664ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104170.000ns  (Tx_FIFO_Clock rise@104170.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     2.090 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416     3.506    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.630 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823     4.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124     4.577 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924     5.501    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/C
                         clock pessimism              0.169 104171.633    
                         clock uncertainty           -0.035 104171.594    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429 104171.164    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]
  -------------------------------------------------------------------
                         required time                      104171.164    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                              104165.664    

Slack (MET) :             104165.664ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104170.000ns  (Tx_FIFO_Clock rise@104170.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     2.090 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416     3.506    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.630 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823     4.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124     4.577 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924     5.501    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                         clock pessimism              0.169 104171.633    
                         clock uncertainty           -0.035 104171.594    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429 104171.164    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]
  -------------------------------------------------------------------
                         required time                      104171.164    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                              104165.664    

Slack (MET) :             104165.742ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104170.000ns  (Tx_FIFO_Clock rise@104170.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.828ns (22.003%)  route 2.935ns (77.997%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.783     5.397    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/C
                         clock pessimism              0.148 104171.609    
                         clock uncertainty           -0.035 104171.570    
    SLICE_X51Y63         FDSE (Setup_fdse_C_S)       -0.429 104171.141    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                      104171.141    
                         arrival time                          -5.397    
  -------------------------------------------------------------------
                         slack                              104165.742    

Slack (MET) :             104165.758ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104170.000ns  (Tx_FIFO_Clock rise@104170.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.828ns (22.100%)  route 2.919ns (77.900%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 104171.453 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.631     1.631    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDSE (Prop_fdse_C_Q)         0.456     2.087 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/Q
                         net (fo=3, routed)           0.775     2.862    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[13]
    SLICE_X53Y66         LUT4 (Prop_lut4_I0_O)        0.124     2.986 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9/O
                         net (fo=1, routed)           0.551     3.537    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.661 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5/O
                         net (fo=18, routed)          0.801     4.462    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124     4.586 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1/O
                         net (fo=15, routed)          0.792     5.378    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.455 104171.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/C
                         clock pessimism              0.148 104171.602    
                         clock uncertainty           -0.035 104171.562    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.429 104171.133    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]
  -------------------------------------------------------------------
                         required time                      104171.133    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                              104165.758    

Slack (MET) :             104165.758ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104170.000ns  (Tx_FIFO_Clock rise@104170.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.828ns (22.100%)  route 2.919ns (77.900%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 104171.453 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.631     1.631    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDSE (Prop_fdse_C_Q)         0.456     2.087 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/Q
                         net (fo=3, routed)           0.775     2.862    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[13]
    SLICE_X53Y66         LUT4 (Prop_lut4_I0_O)        0.124     2.986 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9/O
                         net (fo=1, routed)           0.551     3.537    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.661 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5/O
                         net (fo=18, routed)          0.801     4.462    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124     4.586 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1/O
                         net (fo=15, routed)          0.792     5.378    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.455 104171.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/C
                         clock pessimism              0.148 104171.602    
                         clock uncertainty           -0.035 104171.562    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.429 104171.133    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]
  -------------------------------------------------------------------
                         required time                      104171.133    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                              104165.758    

Slack (MET) :             104165.758ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104170.000ns  (Tx_FIFO_Clock rise@104170.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770     5.384    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/C
                         clock pessimism              0.148 104171.609    
                         clock uncertainty           -0.035 104171.570    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429 104171.141    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                      104171.141    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                              104165.758    

Slack (MET) :             104165.758ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104170.000ns  (Tx_FIFO_Clock rise@104170.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770     5.384    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/C
                         clock pessimism              0.148 104171.609    
                         clock uncertainty           -0.035 104171.570    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429 104171.141    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                      104171.141    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                              104165.758    

Slack (MET) :             104165.758ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104170.000ns  (Tx_FIFO_Clock rise@104170.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770     5.384    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/C
                         clock pessimism              0.148 104171.609    
                         clock uncertainty           -0.035 104171.570    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429 104171.141    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                      104171.141    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                              104165.758    

Slack (MET) :             104165.766ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            104170.000ns  (Tx_FIFO_Clock rise@104170.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.109%)  route 2.917ns (77.891%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.765     5.379    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X53Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/C
                         clock pessimism              0.148 104171.609    
                         clock uncertainty           -0.035 104171.570    
    SLICE_X53Y64         FDSE (Setup_fdse_C_S)       -0.429 104171.141    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                      104171.141    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                              104165.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.141     0.686 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/Q
                         net (fo=5, routed)           0.132     0.817    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.045     0.862 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.862    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/C
                         clock pessimism             -0.253     0.558    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.120     0.678    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.141     0.686 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/Q
                         net (fo=5, routed)           0.136     0.821    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]
    SLICE_X50Y68         LUT4 (Prop_lut4_I2_O)        0.045     0.866 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.866    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                         clock pessimism             -0.253     0.558    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     0.679    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/D
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.350%)  route 0.150ns (44.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.577     0.577    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y61         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/Q
                         net (fo=3, routed)           0.150     0.868    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8[6]
    SLICE_X62Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.913 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_i_1/O
                         net (fo=1, routed)           0.000     0.913    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.844     0.844    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X62Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/C
                         clock pessimism             -0.253     0.591    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.120     0.711    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.285ns (80.177%)  route 0.070ns (19.824%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.547     0.547    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDSE (Prop_fdse_C_Q)         0.141     0.688 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/Q
                         net (fo=3, routed)           0.070     0.758    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[15]
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.902 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.902    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/data0[16]
    SLICE_X52Y66         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.813     0.813    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y66         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/C
                         clock pessimism             -0.253     0.560    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.105     0.665    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/D
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.284%)  route 0.163ns (46.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.651     0.651    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y121        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     0.792 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/Q
                         net (fo=3, routed)           0.163     0.955    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]
    SLICE_X64Y120        LUT5 (Prop_lut5_I1_O)        0.045     1.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_i_1/O
                         net (fo=1, routed)           0.000     1.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_i_1_n_0
    SLICE_X64Y120        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.923     0.923    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X64Y120        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/C
                         clock pessimism             -0.257     0.666    
    SLICE_X64Y120        FDRE (Hold_fdre_C_D)         0.091     0.757    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.135%)  route 0.163ns (43.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDSE (Prop_fdse_C_Q)         0.164     0.709 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/Q
                         net (fo=3, routed)           0.163     0.872    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.045     0.917 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.917    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/C
                         clock pessimism             -0.266     0.545    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     0.666    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.664%)  route 0.174ns (48.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.548     0.548    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y65         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/Q
                         net (fo=24, routed)          0.174     0.863    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_State__0[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.908 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.908    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[12]_i_1_n_0
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.813     0.813    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/C
                         clock pessimism             -0.252     0.561    
    SLICE_X53Y66         FDSE (Hold_fdse_C_D)         0.091     0.652    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.576     0.576    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/Q
                         net (fo=2, routed)           0.117     0.834    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8[12]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.942 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_80_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.942    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_80_carry__1_n_4
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.844     0.844    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
                         clock pessimism             -0.268     0.576    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.105     0.681    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.546     0.546    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/Q
                         net (fo=2, routed)           0.117     0.804    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[12]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.912 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK96000_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.912    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK96000_carry__1_n_4
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.812     0.812    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
                         clock pessimism             -0.266     0.546    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.105     0.651    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.648     0.648    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y125        FDRE (Prop_fdre_C_Q)         0.141     0.789 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/Q
                         net (fo=2, routed)           0.117     0.906    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]
    SLICE_X65Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.014 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.014    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[24]_i_1_n_4
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.918     0.918    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
                         clock pessimism             -0.270     0.648    
    SLICE_X65Y125        FDRE (Hold_fdre_C_D)         0.105     0.753    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Tx_FIFO_Clock
Waveform(ns):       { 0.000 52080.000 }
Period(ns):         104170.008
Sources:            { Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/CLK100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)   Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         104170.008  104169.008  SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         104170.008  104169.008  SLICE_X53Y65  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         104170.008  104169.008  SLICE_X53Y65  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         104170.008  104169.008  SLICE_X53Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         104170.008  104169.008  SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         104170.008  104169.008  SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         104170.008  104169.008  SLICE_X53Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         104170.008  104169.008  SLICE_X52Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         104170.008  104169.008  SLICE_X52Y67  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         104170.008  104169.008  SLICE_X52Y67  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[18]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         52090.000   52089.504   SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         52090.000   52089.504   SLICE_X53Y65  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         52090.000   52089.504   SLICE_X53Y65  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[11]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         52090.000   52089.504   SLICE_X53Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         52090.000   52089.504   SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         52090.000   52089.504   SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[14]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         52090.000   52089.504   SLICE_X53Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         52090.000   52089.504   SLICE_X52Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         52090.000   52089.504   SLICE_X52Y67  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         52090.000   52089.504   SLICE_X52Y67  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[18]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         52080.000   52079.500   SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         52080.000   52079.500   SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         52080.000   52079.500   SLICE_X53Y65  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         52080.000   52079.500   SLICE_X53Y65  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         52080.000   52079.500   SLICE_X53Y65  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[11]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         52080.000   52079.500   SLICE_X53Y65  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[11]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         52080.000   52079.500   SLICE_X53Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         52080.000   52079.500   SLICE_X53Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         52080.000   52079.500   SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         52080.000   52079.500   SLICE_X51Y66  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 0.580ns (6.882%)  route 7.848ns (93.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.701     2.995    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X60Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/Q
                         net (fo=55, routed)          7.848    11.299    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/s_di_o[2]
    SLICE_X36Y108        LUT6 (Prop_lut6_I1_O)        0.124    11.423 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow[2]_i_1__21/O
                         net (fo=1, routed)           0.000    11.423    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow[2]
    SLICE_X36Y108        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.652    12.831    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/s_dclk_o
    SLICE_X36Y108        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[2]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X36Y108        FDRE (Setup_fdre_C_D)        0.079    12.885    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[2]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                         -11.423    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 0.580ns (6.984%)  route 7.724ns (93.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.698     2.992    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X59Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/Q
                         net (fo=55, routed)          7.724    11.172    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/s_di_o[10]
    SLICE_X39Y109        LUT6 (Prop_lut6_I1_O)        0.124    11.296 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow[10]_i_1__22/O
                         net (fo=1, routed)           0.000    11.296    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow[10]
    SLICE_X39Y109        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.651    12.830    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/s_dclk_o
    SLICE_X39Y109        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X39Y109        FDRE (Setup_fdre_C_D)        0.029    12.834    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                         -11.296    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.261ns  (logic 0.580ns (7.021%)  route 7.681ns (92.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.701     2.995    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X60Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=55, routed)          7.681    11.132    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/s_di_o[3]
    SLICE_X35Y106        LUT6 (Prop_lut6_I1_O)        0.124    11.256 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[3]_i_1__24/O
                         net (fo=1, routed)           0.000    11.256    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow[3]
    SLICE_X35Y106        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.654    12.833    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/s_dclk_o
    SLICE_X35Y106        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[3]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X35Y106        FDRE (Setup_fdre_C_D)        0.031    12.839    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.208ns  (logic 0.580ns (7.066%)  route 7.628ns (92.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.698     2.992    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X59Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/Q
                         net (fo=55, routed)          7.628    11.076    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_di_o[10]
    SLICE_X41Y101        LUT6 (Prop_lut6_I1_O)        0.124    11.200 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[10]_i_1__10/O
                         net (fo=1, routed)           0.000    11.200    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[10]
    SLICE_X41Y101        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.654    12.833    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_o
    SLICE_X41Y101        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X41Y101        FDRE (Setup_fdre_C_D)        0.029    12.837    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                         -11.200    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.256ns  (logic 0.580ns (7.026%)  route 7.676ns (92.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.698     2.992    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X59Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/Q
                         net (fo=55, routed)          7.676    11.124    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_di_o[10]
    SLICE_X32Y104        LUT6 (Prop_lut6_I1_O)        0.124    11.248 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow[10]_i_1__19/O
                         net (fo=1, routed)           0.000    11.248    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow[10]
    SLICE_X32Y104        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.653    12.832    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_o
    SLICE_X32Y104        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X32Y104        FDRE (Setup_fdre_C_D)        0.081    12.888    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                         12.888    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.227ns  (logic 0.773ns (9.396%)  route 7.454ns (90.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.699     2.993    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X58Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.478     3.471 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/Q
                         net (fo=55, routed)          7.454    10.925    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/s_di_o[5]
    SLICE_X38Y109        LUT6 (Prop_lut6_I1_O)        0.295    11.220 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow[5]_i_1__22/O
                         net (fo=1, routed)           0.000    11.220    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow[5]
    SLICE_X38Y109        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.651    12.830    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/s_dclk_o
    SLICE_X38Y109        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[5]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X38Y109        FDRE (Setup_fdre_C_D)        0.081    12.886    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shadow_reg[5]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                         -11.220    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.673ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.170ns  (logic 0.779ns (9.535%)  route 7.391ns (90.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.699     2.993    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X58Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.478     3.471 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/Q
                         net (fo=55, routed)          7.391    10.862    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/s_di_o[9]
    SLICE_X37Y109        LUT6 (Prop_lut6_I1_O)        0.301    11.163 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow[9]_i_1__21/O
                         net (fo=1, routed)           0.000    11.163    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow[9]
    SLICE_X37Y109        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.651    12.830    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/s_dclk_o
    SLICE_X37Y109        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[9]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X37Y109        FDRE (Setup_fdre_C_D)        0.031    12.836    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shadow_reg[9]
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 0.580ns (7.100%)  route 7.589ns (92.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.701     2.995    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X60Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.456     3.451 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=55, routed)          7.589    11.040    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_di_o[3]
    SLICE_X33Y104        LUT6 (Prop_lut6_I1_O)        0.124    11.164 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow[3]_i_1__19/O
                         net (fo=1, routed)           0.000    11.164    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow[3]
    SLICE_X33Y104        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.653    12.832    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_o
    SLICE_X33Y104        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[3]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X33Y104        FDRE (Setup_fdre_C_D)        0.031    12.838    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -11.164    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 0.580ns (7.068%)  route 7.626ns (92.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.698     2.992    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X59Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/Q
                         net (fo=55, routed)          7.626    11.074    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/s_di_o[10]
    SLICE_X34Y107        LUT6 (Prop_lut6_I1_O)        0.124    11.198 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow[10]_i_1__23/O
                         net (fo=1, routed)           0.000    11.198    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow[10]
    SLICE_X34Y107        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.653    12.832    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/s_dclk_o
    SLICE_X34Y107        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X34Y107        FDRE (Setup_fdre_C_D)        0.077    12.884    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -11.198    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 0.580ns (7.189%)  route 7.488ns (92.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.698     2.992    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X59Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/Q
                         net (fo=55, routed)          7.488    10.936    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_di_o[10]
    SLICE_X41Y103        LUT6 (Prop_lut6_I1_O)        0.124    11.060 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[10]_i_1__9/O
                         net (fo=1, routed)           0.000    11.060    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[10]
    SLICE_X41Y103        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.653    12.832    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_o
    SLICE_X41Y103        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[10]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X41Y103        FDRE (Setup_fdre_C_D)        0.029    12.836    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  1.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/parallel_dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/parallel_dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.840%)  route 0.222ns (61.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.638     0.974    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/s_dclk_o
    SLICE_X48Y101        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/parallel_dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/parallel_dout_reg[11]/Q
                         net (fo=2, routed)           0.222     1.337    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/s_do_o[11]
    SLICE_X52Y101        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/parallel_dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.907     1.273    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/s_dclk_o
    SLICE_X52Y101        FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/parallel_dout_reg[10]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.070     1.304    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/parallel_dout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.376%)  route 0.192ns (57.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.656     0.992    Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.192     1.325    Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y98         SRL16E                                       r  Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.844     1.210    Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.292    Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.089%)  route 0.229ns (61.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.556     0.892    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_o
    SLICE_X45Y95         FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[7]/Q
                         net (fo=2, routed)           0.229     1.262    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/slaveRegDo_muConfig[4115]_20[7]
    SLICE_X51Y94         FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.820     1.186    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/s_dclk_o
    SLICE_X51Y94         FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[6]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.076     1.227    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/parallel_dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.557     0.893    Zynq_Design_i/TOP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y91         FDRE                                         r  Zynq_Design_i/TOP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Zynq_Design_i/TOP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.115     1.149    Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X34Y92         SRLC32E                                      r  Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.824     1.190    Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.656     0.992    Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Zynq_Design_i/TOP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.129     1.262    Zynq_Design_i/TOP/PS/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.885     1.251    Zynq_Design_i/TOP/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.271ns (61.232%)  route 0.172ns (38.768%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.548     0.884    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X46Y80         FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[12]/Q
                         net (fo=1, routed)           0.172     1.219    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[12]
    SLICE_X50Y80         LUT5 (Prop_lut5_I0_O)        0.045     1.264 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[12]_i_2/O
                         net (fo=1, routed)           0.000     1.264    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[12]_i_2_n_0
    SLICE_X50Y80         MUXF7 (Prop_muxf7_I0_O)      0.062     1.326 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.326    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[12]
    SLICE_X50Y80         FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.810     1.176    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X50Y80         FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[12]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.134     1.275    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[8][57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.575     0.911    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X54Y58         FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[8][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[8][57]/Q
                         net (fo=1, routed)           0.107     1.181    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[3]
    RAMB36_X3Y11         RAMB36E1                                     r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.886     1.252    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X3Y11         RAMB36E1                                     r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.283     0.969    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.124    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[8][50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.554     0.890    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y64         FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[8][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[8][50]/Q
                         net (fo=1, routed)           0.107     1.160    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[13]
    RAMB36_X2Y12         RAMB36E1                                     r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.862     1.228    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y12         RAMB36E1                                     r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.281     0.947    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.102    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[8][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.554     0.890    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y64         FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[8][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[8][48]/Q
                         net (fo=1, routed)           0.108     1.161    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[11]
    RAMB36_X2Y12         RAMB36E1                                     r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.862     1.228    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y12         RAMB36E1                                     r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.281     0.947    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.102    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[8][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.574     0.910    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X54Y61         FDRE                                         r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[8][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/shifted_data_in_reg[8][24]/Q
                         net (fo=1, routed)           0.107     1.180    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4[6]
    RAMB36_X3Y12         RAMB36E1                                     r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.882     1.248    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X3Y12         RAMB36E1                                     r  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.283     0.965    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.120    Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y12  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y12  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y12  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y12  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16  Zynq_Design_i/TOP/PL/debugger/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y75  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y75  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y75  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y75  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y75  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y75  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y75  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y75  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y74  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y74  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y75  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y75  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y75  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y75  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y75  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y75  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y75  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y75  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y74  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y74  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 0.952ns (16.100%)  route 4.961ns (83.900%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 36.634 - 33.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.456     4.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.899     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.058     6.833    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I3_O)        0.124     6.957 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.836     8.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X85Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.505     9.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.663    10.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X82Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X82Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.336    36.970    
                         clock uncertainty           -0.035    36.934    
    SLICE_X82Y93         FDRE (Setup_fdre_C_R)       -0.524    36.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.410    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 26.201    

Slack (MET) :             26.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 0.952ns (16.100%)  route 4.961ns (83.900%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 36.634 - 33.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.456     4.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.899     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.058     6.833    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I3_O)        0.124     6.957 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.836     8.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X85Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.505     9.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.663    10.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X82Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X82Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.336    36.970    
                         clock uncertainty           -0.035    36.934    
    SLICE_X82Y93         FDRE (Setup_fdre_C_R)       -0.524    36.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.410    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 26.201    

Slack (MET) :             26.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 0.952ns (16.100%)  route 4.961ns (83.900%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 36.634 - 33.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.456     4.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.899     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.058     6.833    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I3_O)        0.124     6.957 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.836     8.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X85Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.505     9.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.663    10.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X82Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X82Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.336    36.970    
                         clock uncertainty           -0.035    36.934    
    SLICE_X82Y93         FDRE (Setup_fdre_C_R)       -0.524    36.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.410    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 26.201    

Slack (MET) :             26.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 0.952ns (16.100%)  route 4.961ns (83.900%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 36.634 - 33.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.456     4.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.899     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.058     6.833    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I3_O)        0.124     6.957 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.836     8.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X85Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.505     9.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.663    10.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X82Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X82Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.336    36.970    
                         clock uncertainty           -0.035    36.934    
    SLICE_X82Y93         FDRE (Setup_fdre_C_R)       -0.524    36.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.410    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 26.201    

Slack (MET) :             26.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 0.952ns (16.100%)  route 4.961ns (83.900%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 36.634 - 33.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.456     4.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.899     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.058     6.833    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I3_O)        0.124     6.957 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.836     8.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X85Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.505     9.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.663    10.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X82Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X82Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.336    36.970    
                         clock uncertainty           -0.035    36.934    
    SLICE_X82Y93         FDRE (Setup_fdre_C_R)       -0.524    36.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.410    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 26.201    

Slack (MET) :             26.201ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 0.952ns (16.100%)  route 4.961ns (83.900%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 36.634 - 33.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.456     4.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.899     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.058     6.833    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I3_O)        0.124     6.957 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.836     8.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X85Y91         LUT4 (Prop_lut4_I1_O)        0.124     8.917 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.505     9.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.663    10.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X82Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.549    36.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X82Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.336    36.970    
                         clock uncertainty           -0.035    36.934    
    SLICE_X82Y93         FDRE (Setup_fdre_C_R)       -0.524    36.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.410    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 26.201    

Slack (MET) :             26.303ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.671ns  (logic 1.695ns (25.410%)  route 4.976ns (74.590%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.782ns = ( 36.782 - 33.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.887     4.294    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y125        FDRE (Prop_fdre_C_Q)         0.478     4.772 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.889     6.661    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X63Y129        LUT4 (Prop_lut4_I2_O)        0.295     6.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.020     7.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X64Y128        LUT6 (Prop_lut6_I3_O)        0.124     8.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     8.100    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X64Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.650 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.422    10.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X59Y125        LUT6 (Prop_lut6_I5_O)        0.124    10.195 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.645    10.841    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X59Y125        LUT6 (Prop_lut6_I5_O)        0.124    10.965 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X59Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.697    36.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.490    37.272    
                         clock uncertainty           -0.035    37.237    
    SLICE_X59Y125        FDRE (Setup_fdre_C_D)        0.031    37.268    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.268    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                 26.303    

Slack (MET) :             26.494ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 0.854ns (15.773%)  route 4.560ns (84.227%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 36.630 - 33.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.456     4.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.899     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.058     6.833    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I3_O)        0.124     6.957 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.836     8.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X85Y91         LUT4 (Prop_lut4_I0_O)        0.150     8.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.767     9.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X82Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.545    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X82Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.336    36.966    
                         clock uncertainty           -0.035    36.930    
    SLICE_X82Y87         FDRE (Setup_fdre_C_R)       -0.726    36.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         36.204    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                 26.494    

Slack (MET) :             26.494ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 0.854ns (15.773%)  route 4.560ns (84.227%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 36.630 - 33.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.456     4.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.899     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.058     6.833    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I3_O)        0.124     6.957 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.836     8.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X85Y91         LUT4 (Prop_lut4_I0_O)        0.150     8.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.767     9.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X82Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.545    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X82Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.336    36.966    
                         clock uncertainty           -0.035    36.930    
    SLICE_X82Y87         FDRE (Setup_fdre_C_R)       -0.726    36.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         36.204    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                 26.494    

Slack (MET) :             26.494ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 0.854ns (15.773%)  route 4.560ns (84.227%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 36.630 - 33.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.456     4.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.899     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.058     6.833    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y109        LUT5 (Prop_lut5_I3_O)        0.124     6.957 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.836     8.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X85Y91         LUT4 (Prop_lut4_I0_O)        0.150     8.943 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.767     9.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X82Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.545    36.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X82Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.336    36.966    
                         clock uncertainty           -0.035    36.930    
    SLICE_X82Y87         FDRE (Setup_fdre_C_R)       -0.726    36.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         36.204    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                 26.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.574     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X61Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDCE (Prop_fdce_C_Q)         0.141     1.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.114     1.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X62Y68         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.841     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X62Y68         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.388     1.642    
    SLICE_X62Y68         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.574     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X63Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDCE (Prop_fdce_C_Q)         0.141     1.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.124     1.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X62Y68         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.841     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X62Y68         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.389     1.641    
    SLICE_X62Y68         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.576     1.630    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X63Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDCE (Prop_fdce_C_Q)         0.141     1.771 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.124     1.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X62Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.843     2.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X62Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.389     1.643    
    SLICE_X62Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.574     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X61Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDCE (Prop_fdce_C_Q)         0.141     1.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.114     1.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X62Y68         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.841     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X62Y68         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.388     1.642    
    SLICE_X62Y68         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X63Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDCE (Prop_fdce_C_Q)         0.141     1.772 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X63Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.844     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X63Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.402     1.631    
    SLICE_X63Y65         FDCE (Hold_fdce_C_D)         0.075     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X65Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDCE (Prop_fdce_C_Q)         0.141     1.764 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X65Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X65Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.401     1.623    
    SLICE_X65Y73         FDCE (Hold_fdce_C_D)         0.075     1.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.573     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDPE (Prop_fdpe_C_Q)         0.141     1.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X65Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.840     2.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.402     1.627    
    SLICE_X65Y69         FDPE (Hold_fdpe_C_D)         0.075     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.571     1.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X60Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.141     1.766 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.062     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X60Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X60Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                         clock pessimism             -0.401     1.625    
    SLICE_X60Y77         FDRE (Hold_fdre_C_D)         0.078     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X63Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDCE (Prop_fdce_C_Q)         0.141     1.772 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X63Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.844     2.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X63Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.402     1.631    
    SLICE_X63Y65         FDCE (Hold_fdce_C_D)         0.071     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.569     1.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X65Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDCE (Prop_fdce_C_Q)         0.141     1.764 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X65Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X65Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.401     1.623    
    SLICE_X65Y73         FDCE (Hold_fdce_C_D)         0.071     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X85Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X85Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X84Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X84Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X83Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X82Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X84Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X84Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X83Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X62Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X62Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X62Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X62Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X62Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X62Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X62Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X62Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X62Y66   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X62Y66   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X62Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X62Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X62Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X62Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X62Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X62Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X62Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X62Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X62Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X62Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Rx_FIFO_Clock
  To Clock:  CLK100MHz

Setup :            0  Failing Endpoints,  Worst Slack        5.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 11.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     2.090 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416     3.506    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.630 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823     4.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124     4.577 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924     5.501    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465    11.465    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/C
                         clock pessimism              0.169    11.634    
                         clock uncertainty           -0.035    11.599    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429    11.170    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 11.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     2.090 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416     3.506    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.630 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823     4.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124     4.577 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924     5.501    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465    11.465    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/C
                         clock pessimism              0.169    11.634    
                         clock uncertainty           -0.035    11.599    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429    11.170    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 11.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     2.090 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416     3.506    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.630 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823     4.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124     4.577 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924     5.501    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465    11.465    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                         clock pessimism              0.169    11.634    
                         clock uncertainty           -0.035    11.599    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429    11.170    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.828ns (22.003%)  route 2.935ns (77.997%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 11.461 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.783     5.397    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461    11.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/C
                         clock pessimism              0.148    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X51Y63         FDSE (Setup_fdse_C_S)       -0.429    11.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -5.397    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 11.461 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770     5.384    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461    11.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/C
                         clock pessimism              0.148    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429    11.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 11.461 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770     5.384    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461    11.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/C
                         clock pessimism              0.148    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429    11.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 11.461 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770     5.384    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461    11.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/C
                         clock pessimism              0.148    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429    11.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.828ns (22.100%)  route 2.919ns (77.900%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.631     1.631    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDSE (Prop_fdse_C_Q)         0.456     2.087 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/Q
                         net (fo=3, routed)           0.775     2.862    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[13]
    SLICE_X53Y66         LUT4 (Prop_lut4_I0_O)        0.124     2.986 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9/O
                         net (fo=1, routed)           0.551     3.537    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.661 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5/O
                         net (fo=18, routed)          0.801     4.462    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124     4.586 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1/O
                         net (fo=15, routed)          0.792     5.378    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.455    11.455    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/C
                         clock pessimism              0.148    11.603    
                         clock uncertainty           -0.035    11.568    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.429    11.139    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         11.139    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.828ns (22.100%)  route 2.919ns (77.900%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.631     1.631    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDSE (Prop_fdse_C_Q)         0.456     2.087 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/Q
                         net (fo=3, routed)           0.775     2.862    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[13]
    SLICE_X53Y66         LUT4 (Prop_lut4_I0_O)        0.124     2.986 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9/O
                         net (fo=1, routed)           0.551     3.537    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.661 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5/O
                         net (fo=18, routed)          0.801     4.462    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124     4.586 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1/O
                         net (fo=15, routed)          0.792     5.378    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.455    11.455    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/C
                         clock pessimism              0.148    11.603    
                         clock uncertainty           -0.035    11.568    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.429    11.139    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         11.139    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.109%)  route 2.917ns (77.891%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 11.461 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.765     5.379    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X53Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461    11.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/C
                         clock pessimism              0.148    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X53Y64         FDSE (Setup_fdse_C_S)       -0.429    11.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  5.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.141     0.686 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/Q
                         net (fo=5, routed)           0.132     0.817    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.045     0.862 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.862    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/C
                         clock pessimism             -0.253     0.558    
                         clock uncertainty            0.035     0.593    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.120     0.713    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.141     0.686 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/Q
                         net (fo=5, routed)           0.136     0.821    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]
    SLICE_X50Y68         LUT4 (Prop_lut4_I2_O)        0.045     0.866 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.866    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                         clock pessimism             -0.253     0.558    
                         clock uncertainty            0.035     0.593    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     0.714    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.350%)  route 0.150ns (44.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.577     0.577    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y61         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/Q
                         net (fo=3, routed)           0.150     0.868    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8[6]
    SLICE_X62Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.913 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_i_1/O
                         net (fo=1, routed)           0.000     0.913    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.844     0.844    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X62Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/C
                         clock pessimism             -0.253     0.591    
                         clock uncertainty            0.035     0.626    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.120     0.746    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.285ns (80.177%)  route 0.070ns (19.824%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.547     0.547    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDSE (Prop_fdse_C_Q)         0.141     0.688 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/Q
                         net (fo=3, routed)           0.070     0.758    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[15]
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.902 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.902    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/data0[16]
    SLICE_X52Y66         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.813     0.813    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y66         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/C
                         clock pessimism             -0.253     0.560    
                         clock uncertainty            0.035     0.595    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.105     0.700    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.284%)  route 0.163ns (46.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.651     0.651    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y121        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     0.792 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/Q
                         net (fo=3, routed)           0.163     0.955    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]
    SLICE_X64Y120        LUT5 (Prop_lut5_I1_O)        0.045     1.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_i_1/O
                         net (fo=1, routed)           0.000     1.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_i_1_n_0
    SLICE_X64Y120        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.923     0.923    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X64Y120        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/C
                         clock pessimism             -0.257     0.666    
                         clock uncertainty            0.035     0.701    
    SLICE_X64Y120        FDRE (Hold_fdre_C_D)         0.091     0.792    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.135%)  route 0.163ns (43.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDSE (Prop_fdse_C_Q)         0.164     0.709 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/Q
                         net (fo=3, routed)           0.163     0.872    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.045     0.917 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.917    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/C
                         clock pessimism             -0.266     0.545    
                         clock uncertainty            0.035     0.580    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     0.701    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.664%)  route 0.174ns (48.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.548     0.548    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y65         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/Q
                         net (fo=24, routed)          0.174     0.863    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_State__0[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.908 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.908    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[12]_i_1_n_0
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.813     0.813    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/C
                         clock pessimism             -0.252     0.561    
                         clock uncertainty            0.035     0.596    
    SLICE_X53Y66         FDSE (Hold_fdse_C_D)         0.091     0.687    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.576     0.576    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/Q
                         net (fo=2, routed)           0.117     0.834    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8[12]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.942 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_80_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.942    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_80_carry__1_n_4
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.844     0.844    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
                         clock pessimism             -0.268     0.576    
                         clock uncertainty            0.035     0.611    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.105     0.716    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.546     0.546    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/Q
                         net (fo=2, routed)           0.117     0.804    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[12]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.912 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK96000_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.912    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK96000_carry__1_n_4
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.812     0.812    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
                         clock pessimism             -0.266     0.546    
                         clock uncertainty            0.035     0.581    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.105     0.686    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.648     0.648    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y125        FDRE (Prop_fdre_C_Q)         0.141     0.789 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/Q
                         net (fo=2, routed)           0.117     0.906    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]
    SLICE_X65Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.014 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.014    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[24]_i_1_n_4
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.918     0.918    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
                         clock pessimism             -0.270     0.648    
                         clock uncertainty            0.035     0.683    
    SLICE_X65Y125        FDRE (Hold_fdre_C_D)         0.105     0.788    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  Tx_FIFO_Clock
  To Clock:  CLK100MHz

Setup :            0  Failing Endpoints,  Worst Slack        5.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 11.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     2.090 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416     3.506    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.630 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823     4.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124     4.577 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924     5.501    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465    11.465    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/C
                         clock pessimism              0.169    11.634    
                         clock uncertainty           -0.035    11.599    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429    11.170    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 11.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     2.090 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416     3.506    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.630 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823     4.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124     4.577 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924     5.501    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465    11.465    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/C
                         clock pessimism              0.169    11.634    
                         clock uncertainty           -0.035    11.599    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429    11.170    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 11.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     2.090 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416     3.506    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.630 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823     4.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124     4.577 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924     5.501    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465    11.465    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                         clock pessimism              0.169    11.634    
                         clock uncertainty           -0.035    11.599    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429    11.170    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.828ns (22.003%)  route 2.935ns (77.997%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 11.461 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.783     5.397    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461    11.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/C
                         clock pessimism              0.148    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X51Y63         FDSE (Setup_fdse_C_S)       -0.429    11.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -5.397    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 11.461 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770     5.384    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461    11.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/C
                         clock pessimism              0.148    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429    11.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 11.461 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770     5.384    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461    11.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/C
                         clock pessimism              0.148    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429    11.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 11.461 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770     5.384    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461    11.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/C
                         clock pessimism              0.148    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429    11.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.828ns (22.100%)  route 2.919ns (77.900%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.631     1.631    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDSE (Prop_fdse_C_Q)         0.456     2.087 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/Q
                         net (fo=3, routed)           0.775     2.862    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[13]
    SLICE_X53Y66         LUT4 (Prop_lut4_I0_O)        0.124     2.986 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9/O
                         net (fo=1, routed)           0.551     3.537    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.661 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5/O
                         net (fo=18, routed)          0.801     4.462    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124     4.586 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1/O
                         net (fo=15, routed)          0.792     5.378    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.455    11.455    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/C
                         clock pessimism              0.148    11.603    
                         clock uncertainty           -0.035    11.568    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.429    11.139    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         11.139    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.828ns (22.100%)  route 2.919ns (77.900%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.631     1.631    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDSE (Prop_fdse_C_Q)         0.456     2.087 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/Q
                         net (fo=3, routed)           0.775     2.862    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[13]
    SLICE_X53Y66         LUT4 (Prop_lut4_I0_O)        0.124     2.986 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9/O
                         net (fo=1, routed)           0.551     3.537    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.661 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5/O
                         net (fo=18, routed)          0.801     4.462    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124     4.586 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1/O
                         net (fo=15, routed)          0.792     5.378    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.455    11.455    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/C
                         clock pessimism              0.148    11.603    
                         clock uncertainty           -0.035    11.568    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.429    11.139    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         11.139    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.109%)  route 2.917ns (77.891%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 11.461 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634     1.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456     2.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859     2.949    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124     3.073 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786     3.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.983 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507     4.490    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124     4.614 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.765     5.379    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X53Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461    11.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/C
                         clock pessimism              0.148    11.609    
                         clock uncertainty           -0.035    11.574    
    SLICE_X53Y64         FDSE (Setup_fdse_C_S)       -0.429    11.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -5.379    
  -------------------------------------------------------------------
                         slack                                  5.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.141     0.686 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/Q
                         net (fo=5, routed)           0.132     0.817    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.045     0.862 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.862    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/C
                         clock pessimism             -0.253     0.558    
                         clock uncertainty            0.035     0.593    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.120     0.713    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.141     0.686 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/Q
                         net (fo=5, routed)           0.136     0.821    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]
    SLICE_X50Y68         LUT4 (Prop_lut4_I2_O)        0.045     0.866 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.866    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                         clock pessimism             -0.253     0.558    
                         clock uncertainty            0.035     0.593    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     0.714    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.350%)  route 0.150ns (44.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.577     0.577    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y61         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/Q
                         net (fo=3, routed)           0.150     0.868    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8[6]
    SLICE_X62Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.913 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_i_1/O
                         net (fo=1, routed)           0.000     0.913    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.844     0.844    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X62Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/C
                         clock pessimism             -0.253     0.591    
                         clock uncertainty            0.035     0.626    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.120     0.746    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.285ns (80.177%)  route 0.070ns (19.824%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.547     0.547    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDSE (Prop_fdse_C_Q)         0.141     0.688 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/Q
                         net (fo=3, routed)           0.070     0.758    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[15]
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.902 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.902    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/data0[16]
    SLICE_X52Y66         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.813     0.813    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y66         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/C
                         clock pessimism             -0.253     0.560    
                         clock uncertainty            0.035     0.595    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.105     0.700    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.284%)  route 0.163ns (46.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.651     0.651    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y121        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     0.792 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/Q
                         net (fo=3, routed)           0.163     0.955    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]
    SLICE_X64Y120        LUT5 (Prop_lut5_I1_O)        0.045     1.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_i_1/O
                         net (fo=1, routed)           0.000     1.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_i_1_n_0
    SLICE_X64Y120        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.923     0.923    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X64Y120        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/C
                         clock pessimism             -0.257     0.666    
                         clock uncertainty            0.035     0.701    
    SLICE_X64Y120        FDRE (Hold_fdre_C_D)         0.091     0.792    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.135%)  route 0.163ns (43.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDSE (Prop_fdse_C_Q)         0.164     0.709 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/Q
                         net (fo=3, routed)           0.163     0.872    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.045     0.917 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.917    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/C
                         clock pessimism             -0.266     0.545    
                         clock uncertainty            0.035     0.580    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     0.701    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.664%)  route 0.174ns (48.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.548     0.548    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y65         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/Q
                         net (fo=24, routed)          0.174     0.863    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_State__0[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.908 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.908    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[12]_i_1_n_0
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.813     0.813    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/C
                         clock pessimism             -0.252     0.561    
                         clock uncertainty            0.035     0.596    
    SLICE_X53Y66         FDSE (Hold_fdse_C_D)         0.091     0.687    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.576     0.576    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/Q
                         net (fo=2, routed)           0.117     0.834    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8[12]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.942 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_80_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.942    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_80_carry__1_n_4
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.844     0.844    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
                         clock pessimism             -0.268     0.576    
                         clock uncertainty            0.035     0.611    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.105     0.716    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.546     0.546    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/Q
                         net (fo=2, routed)           0.117     0.804    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[12]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.912 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK96000_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.912    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK96000_carry__1_n_4
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.812     0.812    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
                         clock pessimism             -0.266     0.546    
                         clock uncertainty            0.035     0.581    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.105     0.686    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.648     0.648    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y125        FDRE (Prop_fdre_C_Q)         0.141     0.789 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/Q
                         net (fo=2, routed)           0.117     0.906    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]
    SLICE_X65Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.014 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.014    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[24]_i_1_n_4
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.918     0.918    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
                         clock pessimism             -0.270     0.648    
                         clock uncertainty            0.035     0.683    
    SLICE_X65Y125        FDRE (Hold_fdre_C_D)         0.105     0.788    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  CLK100MHz

Setup :            0  Failing Endpoints,  Worst Slack        4.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.580ns (17.670%)  route 2.702ns (82.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827     3.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456     3.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.164     5.741    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.124     5.865 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.539     6.403    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456    11.456    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/C
                         clock pessimism              0.014    11.470    
                         clock uncertainty           -0.154    11.316    
    SLICE_X50Y68         FDSE (Setup_fdse_C_S)       -0.524    10.792    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.792    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.580ns (17.670%)  route 2.702ns (82.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827     3.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456     3.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.164     5.741    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.124     5.865 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.539     6.403    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456    11.456    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                         clock pessimism              0.014    11.470    
                         clock uncertainty           -0.154    11.316    
    SLICE_X50Y68         FDSE (Setup_fdse_C_S)       -0.524    10.792    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.792    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.580ns (17.670%)  route 2.702ns (82.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827     3.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456     3.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.164     5.741    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.124     5.865 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.539     6.403    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456    11.456    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/C
                         clock pessimism              0.014    11.470    
                         clock uncertainty           -0.154    11.316    
    SLICE_X50Y68         FDSE (Setup_fdse_C_S)       -0.524    10.792    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.792    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.580ns (17.670%)  route 2.702ns (82.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827     3.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456     3.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.164     5.741    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.124     5.865 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.539     6.403    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456    11.456    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                         clock pessimism              0.014    11.470    
                         clock uncertainty           -0.154    11.316    
    SLICE_X51Y68         FDSE (Setup_fdse_C_S)       -0.429    10.887    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.887    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.580ns (17.670%)  route 2.702ns (82.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827     3.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456     3.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.164     5.741    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.124     5.865 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.539     6.403    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456    11.456    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/C
                         clock pessimism              0.014    11.470    
                         clock uncertainty           -0.154    11.316    
    SLICE_X51Y68         FDSE (Setup_fdse_C_S)       -0.429    10.887    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg
  -------------------------------------------------------------------
                         required time                         10.887    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.580ns (19.198%)  route 2.441ns (80.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827     3.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456     3.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.441     6.018    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124     6.142 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.142    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456    11.456    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/C
                         clock pessimism              0.014    11.470    
                         clock uncertainty           -0.154    11.316    
    SLICE_X50Y68         FDSE (Setup_fdse_C_D)        0.077    11.393    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.580ns (19.195%)  route 2.442ns (80.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827     3.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456     3.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.442     6.019    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT4 (Prop_lut4_I3_O)        0.124     6.143 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.143    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456    11.456    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                         clock pessimism              0.014    11.470    
                         clock uncertainty           -0.154    11.316    
    SLICE_X50Y68         FDSE (Setup_fdse_C_D)        0.081    11.397    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.580ns (20.765%)  route 2.213ns (79.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827     3.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456     3.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.213     5.790    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X51Y68         LUT2 (Prop_lut2_I0_O)        0.124     5.914 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.914    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]_i_1_n_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456    11.456    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                         clock pessimism              0.014    11.470    
                         clock uncertainty           -0.154    11.316    
    SLICE_X51Y68         FDSE (Setup_fdse_C_D)        0.029    11.345    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.345    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.580ns (21.217%)  route 2.154ns (78.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827     3.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456     3.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.154     5.731    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I4_O)        0.124     5.855 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     5.855    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456    11.456    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/C
                         clock pessimism              0.014    11.470    
                         clock uncertainty           -0.154    11.316    
    SLICE_X50Y68         FDSE (Setup_fdse_C_D)        0.079    11.395    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHz rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.580ns (22.094%)  route 2.045ns (77.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827     3.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456     3.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.045     5.622    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X51Y68         LUT2 (Prop_lut2_I0_O)        0.124     5.746 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_i_1/O
                         net (fo=1, routed)           0.000     5.746    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_i_1_n_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456    11.456    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/C
                         clock pessimism              0.014    11.470    
                         clock uncertainty           -0.154    11.316    
    SLICE_X51Y68         FDSE (Setup_fdse_C_D)        0.031    11.347    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg
  -------------------------------------------------------------------
                         required time                         11.347    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                  5.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.830%)  route 0.857ns (82.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.857     1.965    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X51Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.010 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_i_1/O
                         net (fo=1, routed)           0.000     2.010    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_i_1_n_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X51Y68         FDSE (Hold_fdse_C_D)         0.092     1.052    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.186ns (16.946%)  route 0.912ns (83.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.912     2.020    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.065 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     2.065    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     1.081    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.186ns (16.983%)  route 0.909ns (83.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.909     2.017    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X51Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.062 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.062    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]_i_1_n_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X51Y68         FDSE (Hold_fdse_C_D)         0.091     1.051    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.728%)  route 0.997ns (84.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.997     2.105    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT4 (Prop_lut4_I3_O)        0.045     2.150 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.150    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     1.081    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.720%)  route 0.997ns (84.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.997     2.105    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.045     2.150 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.150    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.120     1.080    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.527%)  route 1.094ns (85.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.910     2.018    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.063 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.185     2.247    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X50Y68         FDSE (Hold_fdse_C_S)         0.009     0.969    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.527%)  route 1.094ns (85.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.910     2.018    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.063 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.185     2.247    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X50Y68         FDSE (Hold_fdse_C_S)         0.009     0.969    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.527%)  route 1.094ns (85.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.910     2.018    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.063 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.185     2.247    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X50Y68         FDSE (Hold_fdse_C_S)         0.009     0.969    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.527%)  route 1.094ns (85.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.910     2.018    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.063 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.185     2.247    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X51Y68         FDSE (Hold_fdse_C_S)        -0.018     0.942    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/S
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHz rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.527%)  route 1.094ns (85.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.910     2.018    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.063 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.185     2.247    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X51Y68         FDSE (Hold_fdse_C_S)        -0.018     0.942    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  1.305    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHz
  To Clock:  Rx_FIFO_Clock

Setup :            0  Failing Endpoints,  Worst Slack    16045.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16045.668ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16049.998ns  (Rx_FIFO_Clock rise@26040.000ns - CLK100MHz rise@9990.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 26041.465 - 26040.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 9991.634 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                   9990.000  9990.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634  9991.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456  9992.090 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416  9993.506    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124  9993.630 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823  9994.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124  9994.577 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924  9995.501    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465 26041.465    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/C
                         clock pessimism              0.169 26041.635    
                         clock uncertainty           -0.035 26041.600    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429 26041.170    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]
  -------------------------------------------------------------------
                         required time                      26041.168    
                         arrival time                       -9995.501    
  -------------------------------------------------------------------
                         slack                              16045.668    

Slack (MET) :             16045.668ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16049.998ns  (Rx_FIFO_Clock rise@26040.000ns - CLK100MHz rise@9990.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 26041.465 - 26040.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 9991.634 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                   9990.000  9990.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634  9991.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456  9992.090 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416  9993.506    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124  9993.630 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823  9994.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124  9994.577 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924  9995.501    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465 26041.465    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/C
                         clock pessimism              0.169 26041.635    
                         clock uncertainty           -0.035 26041.600    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429 26041.170    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]
  -------------------------------------------------------------------
                         required time                      26041.168    
                         arrival time                       -9995.501    
  -------------------------------------------------------------------
                         slack                              16045.668    

Slack (MET) :             16045.668ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16049.998ns  (Rx_FIFO_Clock rise@26040.000ns - CLK100MHz rise@9990.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 26041.465 - 26040.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 9991.634 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                   9990.000  9990.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634  9991.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456  9992.090 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416  9993.506    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124  9993.630 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823  9994.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124  9994.577 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924  9995.501    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465 26041.465    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                         clock pessimism              0.169 26041.635    
                         clock uncertainty           -0.035 26041.600    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429 26041.170    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]
  -------------------------------------------------------------------
                         required time                      26041.168    
                         arrival time                       -9995.501    
  -------------------------------------------------------------------
                         slack                              16045.668    

Slack (MET) :             16045.747ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16049.998ns  (Rx_FIFO_Clock rise@26040.000ns - CLK100MHz rise@9990.000ns)
  Data Path Delay:        3.763ns  (logic 0.828ns (22.003%)  route 2.935ns (77.997%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 26041.461 - 26040.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 9991.634 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                   9990.000  9990.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634  9991.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456  9992.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859  9992.948    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124  9993.072 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786  9993.858    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124  9993.982 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507  9994.489    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124  9994.613 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.783  9995.396    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 26041.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/C
                         clock pessimism              0.148 26041.609    
                         clock uncertainty           -0.035 26041.574    
    SLICE_X51Y63         FDSE (Setup_fdse_C_S)       -0.429 26041.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                      26041.143    
                         arrival time                       -9995.396    
  -------------------------------------------------------------------
                         slack                              16045.747    

Slack (MET) :             16045.761ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16049.998ns  (Rx_FIFO_Clock rise@26040.000ns - CLK100MHz rise@9990.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 26041.461 - 26040.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 9991.634 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                   9990.000  9990.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634  9991.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456  9992.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859  9992.948    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124  9993.072 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786  9993.858    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124  9993.982 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507  9994.489    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124  9994.613 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770  9995.383    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 26041.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/C
                         clock pessimism              0.148 26041.609    
                         clock uncertainty           -0.035 26041.574    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429 26041.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                      26041.143    
                         arrival time                       -9995.384    
  -------------------------------------------------------------------
                         slack                              16045.761    

Slack (MET) :             16045.761ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16049.998ns  (Rx_FIFO_Clock rise@26040.000ns - CLK100MHz rise@9990.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 26041.461 - 26040.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 9991.634 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                   9990.000  9990.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634  9991.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456  9992.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859  9992.948    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124  9993.072 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786  9993.858    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124  9993.982 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507  9994.489    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124  9994.613 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770  9995.383    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 26041.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/C
                         clock pessimism              0.148 26041.609    
                         clock uncertainty           -0.035 26041.574    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429 26041.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                      26041.143    
                         arrival time                       -9995.384    
  -------------------------------------------------------------------
                         slack                              16045.761    

Slack (MET) :             16045.761ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16049.998ns  (Rx_FIFO_Clock rise@26040.000ns - CLK100MHz rise@9990.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 26041.461 - 26040.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 9991.634 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                   9990.000  9990.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634  9991.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456  9992.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859  9992.948    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124  9993.072 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786  9993.858    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124  9993.982 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507  9994.489    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124  9994.613 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770  9995.383    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 26041.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/C
                         clock pessimism              0.148 26041.609    
                         clock uncertainty           -0.035 26041.574    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429 26041.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                      26041.143    
                         arrival time                       -9995.384    
  -------------------------------------------------------------------
                         slack                              16045.761    

Slack (MET) :             16045.762ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16049.998ns  (Rx_FIFO_Clock rise@26040.000ns - CLK100MHz rise@9990.000ns)
  Data Path Delay:        3.747ns  (logic 0.828ns (22.100%)  route 2.919ns (77.900%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 26041.455 - 26040.000 ) 
    Source Clock Delay      (SCD):    1.631ns = ( 9991.631 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                   9990.000  9990.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.631  9991.631    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDSE (Prop_fdse_C_Q)         0.456  9992.087 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/Q
                         net (fo=3, routed)           0.775  9992.861    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[13]
    SLICE_X53Y66         LUT4 (Prop_lut4_I0_O)        0.124  9992.985 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9/O
                         net (fo=1, routed)           0.551  9993.536    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124  9993.660 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5/O
                         net (fo=18, routed)          0.801  9994.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124  9994.585 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1/O
                         net (fo=15, routed)          0.792  9995.377    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.455 26041.455    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/C
                         clock pessimism              0.148 26041.604    
                         clock uncertainty           -0.035 26041.568    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.429 26041.139    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]
  -------------------------------------------------------------------
                         required time                      26041.141    
                         arrival time                       -9995.378    
  -------------------------------------------------------------------
                         slack                              16045.762    

Slack (MET) :             16045.762ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16049.998ns  (Rx_FIFO_Clock rise@26040.000ns - CLK100MHz rise@9990.000ns)
  Data Path Delay:        3.747ns  (logic 0.828ns (22.100%)  route 2.919ns (77.900%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 26041.455 - 26040.000 ) 
    Source Clock Delay      (SCD):    1.631ns = ( 9991.631 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                   9990.000  9990.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.631  9991.631    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDSE (Prop_fdse_C_Q)         0.456  9992.087 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/Q
                         net (fo=3, routed)           0.775  9992.861    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[13]
    SLICE_X53Y66         LUT4 (Prop_lut4_I0_O)        0.124  9992.985 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9/O
                         net (fo=1, routed)           0.551  9993.536    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124  9993.660 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5/O
                         net (fo=18, routed)          0.801  9994.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124  9994.585 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1/O
                         net (fo=15, routed)          0.792  9995.377    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.455 26041.455    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/C
                         clock pessimism              0.148 26041.604    
                         clock uncertainty           -0.035 26041.568    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.429 26041.139    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]
  -------------------------------------------------------------------
                         required time                      26041.141    
                         arrival time                       -9995.378    
  -------------------------------------------------------------------
                         slack                              16045.762    

Slack (MET) :             16045.766ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16049.998ns  (Rx_FIFO_Clock rise@26040.000ns - CLK100MHz rise@9990.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.109%)  route 2.917ns (77.891%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 26041.461 - 26040.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 9991.634 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                   9990.000  9990.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634  9991.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456  9992.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859  9992.948    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124  9993.072 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786  9993.858    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124  9993.982 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507  9994.489    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124  9994.613 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.765  9995.378    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X53Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 26041.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/C
                         clock pessimism              0.148 26041.609    
                         clock uncertainty           -0.035 26041.574    
    SLICE_X53Y64         FDSE (Setup_fdse_C_S)       -0.429 26041.145    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                      26041.143    
                         arrival time                       -9995.379    
  -------------------------------------------------------------------
                         slack                              16045.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.141     0.686 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/Q
                         net (fo=5, routed)           0.132     0.817    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.045     0.862 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.862    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/C
                         clock pessimism             -0.253     0.558    
                         clock uncertainty            0.035     0.593    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.120     0.713    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.141     0.686 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/Q
                         net (fo=5, routed)           0.136     0.821    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]
    SLICE_X50Y68         LUT4 (Prop_lut4_I2_O)        0.045     0.866 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.866    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                         clock pessimism             -0.253     0.558    
                         clock uncertainty            0.035     0.593    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     0.714    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/D
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.350%)  route 0.150ns (44.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.577     0.577    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y61         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/Q
                         net (fo=3, routed)           0.150     0.868    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8[6]
    SLICE_X62Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.913 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_i_1/O
                         net (fo=1, routed)           0.000     0.913    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.844     0.844    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X62Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/C
                         clock pessimism             -0.253     0.591    
                         clock uncertainty            0.035     0.626    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.120     0.746    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.285ns (80.177%)  route 0.070ns (19.824%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.547     0.547    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDSE (Prop_fdse_C_Q)         0.141     0.688 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/Q
                         net (fo=3, routed)           0.070     0.758    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[15]
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.902 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.902    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/data0[16]
    SLICE_X52Y66         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.813     0.813    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y66         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/C
                         clock pessimism             -0.253     0.560    
                         clock uncertainty            0.035     0.595    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.105     0.700    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/D
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.284%)  route 0.163ns (46.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.651     0.651    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y121        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     0.792 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/Q
                         net (fo=3, routed)           0.163     0.955    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]
    SLICE_X64Y120        LUT5 (Prop_lut5_I1_O)        0.045     1.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_i_1/O
                         net (fo=1, routed)           0.000     1.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_i_1_n_0
    SLICE_X64Y120        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.923     0.923    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X64Y120        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/C
                         clock pessimism             -0.257     0.666    
                         clock uncertainty            0.035     0.701    
    SLICE_X64Y120        FDRE (Hold_fdre_C_D)         0.091     0.792    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.135%)  route 0.163ns (43.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDSE (Prop_fdse_C_Q)         0.164     0.709 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/Q
                         net (fo=3, routed)           0.163     0.872    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.045     0.917 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.917    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/C
                         clock pessimism             -0.266     0.545    
                         clock uncertainty            0.035     0.580    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     0.701    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.664%)  route 0.174ns (48.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.548     0.548    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y65         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/Q
                         net (fo=24, routed)          0.174     0.863    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_State__0[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.908 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.908    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[12]_i_1_n_0
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.813     0.813    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/C
                         clock pessimism             -0.252     0.561    
                         clock uncertainty            0.035     0.596    
    SLICE_X53Y66         FDSE (Hold_fdse_C_D)         0.091     0.687    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.576     0.576    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/Q
                         net (fo=2, routed)           0.117     0.834    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8[12]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.942 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_80_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.942    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_80_carry__1_n_4
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.844     0.844    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
                         clock pessimism             -0.268     0.576    
                         clock uncertainty            0.035     0.611    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.105     0.716    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.546     0.546    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/Q
                         net (fo=2, routed)           0.117     0.804    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[12]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.912 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK96000_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.912    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK96000_carry__1_n_4
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.812     0.812    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
                         clock pessimism             -0.266     0.546    
                         clock uncertainty            0.035     0.581    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.105     0.686    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.648     0.648    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y125        FDRE (Prop_fdre_C_Q)         0.141     0.789 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/Q
                         net (fo=2, routed)           0.117     0.906    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]
    SLICE_X65Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.014 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.014    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[24]_i_1_n_4
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.918     0.918    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
                         clock pessimism             -0.270     0.648    
                         clock uncertainty            0.035     0.683    
    SLICE_X65Y125        FDRE (Hold_fdre_C_D)         0.105     0.788    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  Tx_FIFO_Clock
  To Clock:  Rx_FIFO_Clock

Setup :            0  Failing Endpoints,  Worst Slack    23545.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23545.092ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23549.422ns  (Rx_FIFO_Clock rise@25961880.000ns - Tx_FIFO_Clock rise@25938330.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 25961882.000 - 25961880.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 25938332.000 - 25938330.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                  25938330.000 25938330.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 25938330.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456 25938332.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416 25938334.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124 25938334.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823 25938334.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124 25938334.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924 25938334.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  25961880.000 25961880.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 25961880.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465 25961882.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/C
                         clock pessimism              0.169 25961882.000    
                         clock uncertainty           -0.035 25961882.000    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429 25961882.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]
  -------------------------------------------------------------------
                         required time                      25961882.000    
                         arrival time                       -25938336.000    
  -------------------------------------------------------------------
                         slack                              23545.092    

Slack (MET) :             23545.092ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23549.422ns  (Rx_FIFO_Clock rise@25961880.000ns - Tx_FIFO_Clock rise@25938330.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 25961882.000 - 25961880.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 25938332.000 - 25938330.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                  25938330.000 25938330.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 25938330.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456 25938332.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416 25938334.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124 25938334.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823 25938334.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124 25938334.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924 25938334.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  25961880.000 25961880.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 25961880.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465 25961882.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/C
                         clock pessimism              0.169 25961882.000    
                         clock uncertainty           -0.035 25961882.000    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429 25961882.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]
  -------------------------------------------------------------------
                         required time                      25961882.000    
                         arrival time                       -25938336.000    
  -------------------------------------------------------------------
                         slack                              23545.092    

Slack (MET) :             23545.092ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23549.422ns  (Rx_FIFO_Clock rise@25961880.000ns - Tx_FIFO_Clock rise@25938330.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 25961882.000 - 25961880.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 25938332.000 - 25938330.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                  25938330.000 25938330.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 25938330.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456 25938332.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416 25938334.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124 25938334.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823 25938334.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124 25938334.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924 25938334.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  25961880.000 25961880.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 25961880.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465 25961882.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                         clock pessimism              0.169 25961882.000    
                         clock uncertainty           -0.035 25961882.000    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429 25961882.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]
  -------------------------------------------------------------------
                         required time                      25961882.000    
                         arrival time                       -25938336.000    
  -------------------------------------------------------------------
                         slack                              23545.092    

Slack (MET) :             23545.172ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23549.422ns  (Rx_FIFO_Clock rise@25961880.000ns - Tx_FIFO_Clock rise@25938330.000ns)
  Data Path Delay:        3.763ns  (logic 0.828ns (22.003%)  route 2.935ns (77.997%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 25961882.000 - 25961880.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 25938332.000 - 25938330.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                  25938330.000 25938330.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 25938330.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456 25938332.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124 25938332.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124 25938332.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124 25938332.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.783 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  25961880.000 25961880.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 25961880.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 25961882.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/C
                         clock pessimism              0.148 25961882.000    
                         clock uncertainty           -0.035 25961882.000    
    SLICE_X51Y63         FDSE (Setup_fdse_C_S)       -0.429 25961882.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                      25961882.000    
                         arrival time                       -25938336.000    
  -------------------------------------------------------------------
                         slack                              23545.172    

Slack (MET) :             23545.184ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23549.422ns  (Rx_FIFO_Clock rise@25961880.000ns - Tx_FIFO_Clock rise@25938330.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 25961882.000 - 25961880.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 25938332.000 - 25938330.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                  25938330.000 25938330.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 25938330.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456 25938332.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124 25938332.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124 25938332.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124 25938332.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  25961880.000 25961880.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 25961880.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 25961882.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/C
                         clock pessimism              0.148 25961882.000    
                         clock uncertainty           -0.035 25961882.000    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429 25961882.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                      25961882.000    
                         arrival time                       -25938336.000    
  -------------------------------------------------------------------
                         slack                              23545.184    

Slack (MET) :             23545.184ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23549.422ns  (Rx_FIFO_Clock rise@25961880.000ns - Tx_FIFO_Clock rise@25938330.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 25961882.000 - 25961880.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 25938332.000 - 25938330.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                  25938330.000 25938330.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 25938330.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456 25938332.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124 25938332.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124 25938332.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124 25938332.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  25961880.000 25961880.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 25961880.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 25961882.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/C
                         clock pessimism              0.148 25961882.000    
                         clock uncertainty           -0.035 25961882.000    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429 25961882.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                      25961882.000    
                         arrival time                       -25938336.000    
  -------------------------------------------------------------------
                         slack                              23545.184    

Slack (MET) :             23545.184ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23549.422ns  (Rx_FIFO_Clock rise@25961880.000ns - Tx_FIFO_Clock rise@25938330.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 25961882.000 - 25961880.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 25938332.000 - 25938330.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                  25938330.000 25938330.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 25938330.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456 25938332.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124 25938332.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124 25938332.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124 25938332.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  25961880.000 25961880.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 25961880.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 25961882.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/C
                         clock pessimism              0.148 25961882.000    
                         clock uncertainty           -0.035 25961882.000    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429 25961882.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                      25961882.000    
                         arrival time                       -25938336.000    
  -------------------------------------------------------------------
                         slack                              23545.184    

Slack (MET) :             23545.186ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23549.422ns  (Rx_FIFO_Clock rise@25961880.000ns - Tx_FIFO_Clock rise@25938330.000ns)
  Data Path Delay:        3.747ns  (logic 0.828ns (22.100%)  route 2.919ns (77.900%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 25961882.000 - 25961880.000 ) 
    Source Clock Delay      (SCD):    1.631ns = ( 25938332.000 - 25938330.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                  25938330.000 25938330.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 25938330.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.631 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDSE (Prop_fdse_C_Q)         0.456 25938332.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/Q
                         net (fo=3, routed)           0.775 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[13]
    SLICE_X53Y66         LUT4 (Prop_lut4_I0_O)        0.124 25938332.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9/O
                         net (fo=1, routed)           0.551 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124 25938332.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5/O
                         net (fo=18, routed)          0.801 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124 25938332.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1/O
                         net (fo=15, routed)          0.792 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  25961880.000 25961880.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 25961880.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.455 25961882.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/C
                         clock pessimism              0.148 25961882.000    
                         clock uncertainty           -0.035 25961882.000    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.429 25961882.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]
  -------------------------------------------------------------------
                         required time                      25961882.000    
                         arrival time                       -25938336.000    
  -------------------------------------------------------------------
                         slack                              23545.186    

Slack (MET) :             23545.186ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23549.422ns  (Rx_FIFO_Clock rise@25961880.000ns - Tx_FIFO_Clock rise@25938330.000ns)
  Data Path Delay:        3.747ns  (logic 0.828ns (22.100%)  route 2.919ns (77.900%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 25961882.000 - 25961880.000 ) 
    Source Clock Delay      (SCD):    1.631ns = ( 25938332.000 - 25938330.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                  25938330.000 25938330.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 25938330.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.631 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDSE (Prop_fdse_C_Q)         0.456 25938332.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/Q
                         net (fo=3, routed)           0.775 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[13]
    SLICE_X53Y66         LUT4 (Prop_lut4_I0_O)        0.124 25938332.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9/O
                         net (fo=1, routed)           0.551 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124 25938332.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5/O
                         net (fo=18, routed)          0.801 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124 25938332.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1/O
                         net (fo=15, routed)          0.792 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  25961880.000 25961880.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 25961880.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.455 25961882.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/C
                         clock pessimism              0.148 25961882.000    
                         clock uncertainty           -0.035 25961882.000    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.429 25961882.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]
  -------------------------------------------------------------------
                         required time                      25961882.000    
                         arrival time                       -25938336.000    
  -------------------------------------------------------------------
                         slack                              23545.186    

Slack (MET) :             23545.189ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23549.422ns  (Rx_FIFO_Clock rise@25961880.000ns - Tx_FIFO_Clock rise@25938330.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.109%)  route 2.917ns (77.891%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 25961882.000 - 25961880.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 25938332.000 - 25938330.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                  25938330.000 25938330.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 25938330.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456 25938332.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124 25938332.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124 25938332.000 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124 25938332.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.765 25938332.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X53Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  25961880.000 25961880.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 25961880.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 25961882.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/C
                         clock pessimism              0.148 25961882.000    
                         clock uncertainty           -0.035 25961882.000    
    SLICE_X53Y64         FDSE (Setup_fdse_C_S)       -0.429 25961882.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                      25961882.000    
                         arrival time                       -25938336.000    
  -------------------------------------------------------------------
                         slack                              23545.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.141     0.686 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/Q
                         net (fo=5, routed)           0.132     0.817    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.045     0.862 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.862    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/C
                         clock pessimism             -0.253     0.558    
                         clock uncertainty            0.035     0.593    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.120     0.713    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.141     0.686 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/Q
                         net (fo=5, routed)           0.136     0.821    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]
    SLICE_X50Y68         LUT4 (Prop_lut4_I2_O)        0.045     0.866 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.866    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                         clock pessimism             -0.253     0.558    
                         clock uncertainty            0.035     0.593    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     0.714    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/D
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.350%)  route 0.150ns (44.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.577     0.577    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y61         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/Q
                         net (fo=3, routed)           0.150     0.868    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8[6]
    SLICE_X62Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.913 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_i_1/O
                         net (fo=1, routed)           0.000     0.913    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.844     0.844    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X62Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/C
                         clock pessimism             -0.253     0.591    
                         clock uncertainty            0.035     0.626    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.120     0.746    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.285ns (80.177%)  route 0.070ns (19.824%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.547     0.547    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDSE (Prop_fdse_C_Q)         0.141     0.688 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/Q
                         net (fo=3, routed)           0.070     0.758    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[15]
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.902 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.902    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/data0[16]
    SLICE_X52Y66         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.813     0.813    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y66         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/C
                         clock pessimism             -0.253     0.560    
                         clock uncertainty            0.035     0.595    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.105     0.700    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/D
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.284%)  route 0.163ns (46.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.651     0.651    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y121        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     0.792 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/Q
                         net (fo=3, routed)           0.163     0.955    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]
    SLICE_X64Y120        LUT5 (Prop_lut5_I1_O)        0.045     1.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_i_1/O
                         net (fo=1, routed)           0.000     1.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_i_1_n_0
    SLICE_X64Y120        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.923     0.923    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X64Y120        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/C
                         clock pessimism             -0.257     0.666    
                         clock uncertainty            0.035     0.701    
    SLICE_X64Y120        FDRE (Hold_fdre_C_D)         0.091     0.792    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.135%)  route 0.163ns (43.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDSE (Prop_fdse_C_Q)         0.164     0.709 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/Q
                         net (fo=3, routed)           0.163     0.872    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.045     0.917 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.917    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/C
                         clock pessimism             -0.266     0.545    
                         clock uncertainty            0.035     0.580    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     0.701    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.664%)  route 0.174ns (48.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.548     0.548    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y65         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/Q
                         net (fo=24, routed)          0.174     0.863    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_State__0[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.908 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.908    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[12]_i_1_n_0
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.813     0.813    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/C
                         clock pessimism             -0.252     0.561    
                         clock uncertainty            0.035     0.596    
    SLICE_X53Y66         FDSE (Hold_fdse_C_D)         0.091     0.687    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.576     0.576    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/Q
                         net (fo=2, routed)           0.117     0.834    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8[12]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.942 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_80_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.942    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_80_carry__1_n_4
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.844     0.844    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
                         clock pessimism             -0.268     0.576    
                         clock uncertainty            0.035     0.611    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.105     0.716    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.546     0.546    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/Q
                         net (fo=2, routed)           0.117     0.804    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[12]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.912 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK96000_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.912    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK96000_carry__1_n_4
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.812     0.812    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
                         clock pessimism             -0.266     0.546    
                         clock uncertainty            0.035     0.581    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.105     0.686    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - Tx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.648     0.648    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y125        FDRE (Prop_fdre_C_Q)         0.141     0.789 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/Q
                         net (fo=2, routed)           0.117     0.906    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]
    SLICE_X65Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.014 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.014    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[24]_i_1_n_4
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.918     0.918    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
                         clock pessimism             -0.270     0.648    
                         clock uncertainty            0.035     0.683    
    SLICE_X65Y125        FDRE (Hold_fdre_C_D)         0.105     0.788    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  Rx_FIFO_Clock

Setup :            0  Failing Endpoints,  Worst Slack    16044.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16044.387ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16049.998ns  (Rx_FIFO_Clock rise@26040.000ns - clk_fpga_0 rise@9990.000ns)
  Data Path Delay:        3.282ns  (logic 0.580ns (17.670%)  route 2.702ns (82.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 26041.455 - 26040.000 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 9993.121 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   9990.000  9990.000 r  
    PS7_X0Y0             PS7                          0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  9991.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  9991.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827  9993.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456  9993.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.164  9995.741    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.124  9995.865 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.539  9996.404    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456 26041.455    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/C
                         clock pessimism              0.014 26041.469    
                         clock uncertainty           -0.154 26041.314    
    SLICE_X50Y68         FDSE (Setup_fdse_C_S)       -0.524 26040.791    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                      26040.791    
                         arrival time                       -9996.403    
  -------------------------------------------------------------------
                         slack                              16044.387    

Slack (MET) :             16044.387ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16049.998ns  (Rx_FIFO_Clock rise@26040.000ns - clk_fpga_0 rise@9990.000ns)
  Data Path Delay:        3.282ns  (logic 0.580ns (17.670%)  route 2.702ns (82.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 26041.455 - 26040.000 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 9993.121 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   9990.000  9990.000 r  
    PS7_X0Y0             PS7                          0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  9991.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  9991.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827  9993.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456  9993.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.164  9995.741    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.124  9995.865 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.539  9996.404    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456 26041.455    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                         clock pessimism              0.014 26041.469    
                         clock uncertainty           -0.154 26041.314    
    SLICE_X50Y68         FDSE (Setup_fdse_C_S)       -0.524 26040.791    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                      26040.791    
                         arrival time                       -9996.403    
  -------------------------------------------------------------------
                         slack                              16044.387    

Slack (MET) :             16044.387ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16049.998ns  (Rx_FIFO_Clock rise@26040.000ns - clk_fpga_0 rise@9990.000ns)
  Data Path Delay:        3.282ns  (logic 0.580ns (17.670%)  route 2.702ns (82.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 26041.455 - 26040.000 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 9993.121 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   9990.000  9990.000 r  
    PS7_X0Y0             PS7                          0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  9991.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  9991.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827  9993.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456  9993.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.164  9995.741    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.124  9995.865 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.539  9996.404    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456 26041.455    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/C
                         clock pessimism              0.014 26041.469    
                         clock uncertainty           -0.154 26041.314    
    SLICE_X50Y68         FDSE (Setup_fdse_C_S)       -0.524 26040.791    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                      26040.791    
                         arrival time                       -9996.403    
  -------------------------------------------------------------------
                         slack                              16044.387    

Slack (MET) :             16044.481ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16049.998ns  (Rx_FIFO_Clock rise@26040.000ns - clk_fpga_0 rise@9990.000ns)
  Data Path Delay:        3.282ns  (logic 0.580ns (17.670%)  route 2.702ns (82.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 26041.455 - 26040.000 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 9993.121 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   9990.000  9990.000 r  
    PS7_X0Y0             PS7                          0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  9991.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  9991.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827  9993.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456  9993.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.164  9995.741    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.124  9995.865 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.539  9996.404    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456 26041.455    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                         clock pessimism              0.014 26041.469    
                         clock uncertainty           -0.154 26041.314    
    SLICE_X51Y68         FDSE (Setup_fdse_C_S)       -0.429 26040.885    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                      26040.885    
                         arrival time                       -9996.403    
  -------------------------------------------------------------------
                         slack                              16044.481    

Slack (MET) :             16044.481ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16049.998ns  (Rx_FIFO_Clock rise@26040.000ns - clk_fpga_0 rise@9990.000ns)
  Data Path Delay:        3.282ns  (logic 0.580ns (17.670%)  route 2.702ns (82.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 26041.455 - 26040.000 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 9993.121 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   9990.000  9990.000 r  
    PS7_X0Y0             PS7                          0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  9991.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  9991.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827  9993.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456  9993.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.164  9995.741    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.124  9995.865 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.539  9996.404    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456 26041.455    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/C
                         clock pessimism              0.014 26041.469    
                         clock uncertainty           -0.154 26041.314    
    SLICE_X51Y68         FDSE (Setup_fdse_C_S)       -0.429 26040.885    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg
  -------------------------------------------------------------------
                         required time                      26040.885    
                         arrival time                       -9996.403    
  -------------------------------------------------------------------
                         slack                              16044.481    

Slack (MET) :             16045.247ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16049.998ns  (Rx_FIFO_Clock rise@26040.000ns - clk_fpga_0 rise@9990.000ns)
  Data Path Delay:        3.021ns  (logic 0.580ns (19.198%)  route 2.441ns (80.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 26041.455 - 26040.000 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 9993.121 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   9990.000  9990.000 r  
    PS7_X0Y0             PS7                          0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  9991.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  9991.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827  9993.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456  9993.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.441  9996.019    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124  9996.143 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000  9996.143    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456 26041.455    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/C
                         clock pessimism              0.014 26041.469    
                         clock uncertainty           -0.154 26041.314    
    SLICE_X50Y68         FDSE (Setup_fdse_C_D)        0.077 26041.391    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                      26041.391    
                         arrival time                       -9996.142    
  -------------------------------------------------------------------
                         slack                              16045.247    

Slack (MET) :             16045.253ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16049.998ns  (Rx_FIFO_Clock rise@26040.000ns - clk_fpga_0 rise@9990.000ns)
  Data Path Delay:        3.022ns  (logic 0.580ns (19.195%)  route 2.442ns (80.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 26041.455 - 26040.000 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 9993.121 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   9990.000  9990.000 r  
    PS7_X0Y0             PS7                          0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  9991.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  9991.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827  9993.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456  9993.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.442  9996.019    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT4 (Prop_lut4_I3_O)        0.124  9996.143 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000  9996.143    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456 26041.455    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                         clock pessimism              0.014 26041.469    
                         clock uncertainty           -0.154 26041.314    
    SLICE_X50Y68         FDSE (Setup_fdse_C_D)        0.081 26041.395    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                      26041.395    
                         arrival time                       -9996.143    
  -------------------------------------------------------------------
                         slack                              16045.253    

Slack (MET) :             16045.430ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16049.998ns  (Rx_FIFO_Clock rise@26040.000ns - clk_fpga_0 rise@9990.000ns)
  Data Path Delay:        2.793ns  (logic 0.580ns (20.765%)  route 2.213ns (79.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 26041.455 - 26040.000 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 9993.121 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   9990.000  9990.000 r  
    PS7_X0Y0             PS7                          0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  9991.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  9991.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827  9993.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456  9993.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.213  9995.790    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X51Y68         LUT2 (Prop_lut2_I0_O)        0.124  9995.914 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000  9995.914    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]_i_1_n_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456 26041.455    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                         clock pessimism              0.014 26041.469    
                         clock uncertainty           -0.154 26041.314    
    SLICE_X51Y68         FDSE (Setup_fdse_C_D)        0.029 26041.344    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                      26041.344    
                         arrival time                       -9995.914    
  -------------------------------------------------------------------
                         slack                              16045.430    

Slack (MET) :             16045.536ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16049.998ns  (Rx_FIFO_Clock rise@26040.000ns - clk_fpga_0 rise@9990.000ns)
  Data Path Delay:        2.734ns  (logic 0.580ns (21.217%)  route 2.154ns (78.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 26041.455 - 26040.000 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 9993.121 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   9990.000  9990.000 r  
    PS7_X0Y0             PS7                          0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  9991.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  9991.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827  9993.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456  9993.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.154  9995.730    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I4_O)        0.124  9995.854 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000  9995.854    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456 26041.455    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/C
                         clock pessimism              0.014 26041.469    
                         clock uncertainty           -0.154 26041.314    
    SLICE_X50Y68         FDSE (Setup_fdse_C_D)        0.079 26041.393    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                      26041.391    
                         arrival time                       -9995.854    
  -------------------------------------------------------------------
                         slack                              16045.536    

Slack (MET) :             16045.599ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16049.998ns  (Rx_FIFO_Clock rise@26040.000ns - clk_fpga_0 rise@9990.000ns)
  Data Path Delay:        2.625ns  (logic 0.580ns (22.094%)  route 2.045ns (77.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 26041.455 - 26040.000 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 9993.121 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   9990.000  9990.000 r  
    PS7_X0Y0             PS7                          0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  9991.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  9991.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827  9993.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456  9993.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.045  9995.622    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X51Y68         LUT2 (Prop_lut2_I0_O)        0.124  9995.746 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_i_1/O
                         net (fo=1, routed)           0.000  9995.746    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_i_1_n_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                  26040.000 26040.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 26040.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456 26041.455    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/C
                         clock pessimism              0.014 26041.469    
                         clock uncertainty           -0.154 26041.314    
    SLICE_X51Y68         FDSE (Setup_fdse_C_D)        0.031 26041.346    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg
  -------------------------------------------------------------------
                         required time                      26041.344    
                         arrival time                       -9995.746    
  -------------------------------------------------------------------
                         slack                              16045.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.830%)  route 0.857ns (82.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.857     1.965    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X51Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.010 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_i_1/O
                         net (fo=1, routed)           0.000     2.010    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_i_1_n_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X51Y68         FDSE (Hold_fdse_C_D)         0.092     1.052    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.186ns (16.946%)  route 0.912ns (83.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.912     2.020    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.065 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     2.065    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     1.081    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.186ns (16.983%)  route 0.909ns (83.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.909     2.017    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X51Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.062 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.062    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]_i_1_n_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X51Y68         FDSE (Hold_fdse_C_D)         0.091     1.051    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.728%)  route 0.997ns (84.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.997     2.105    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT4 (Prop_lut4_I3_O)        0.045     2.150 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.150    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     1.081    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.720%)  route 0.997ns (84.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.997     2.105    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.045     2.150 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.150    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.120     1.080    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.527%)  route 1.094ns (85.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.910     2.018    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.063 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.185     2.247    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X50Y68         FDSE (Hold_fdse_C_S)         0.009     0.969    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.527%)  route 1.094ns (85.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.910     2.018    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.063 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.185     2.247    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X50Y68         FDSE (Hold_fdse_C_S)         0.009     0.969    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.527%)  route 1.094ns (85.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.910     2.018    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.063 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.185     2.247    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X50Y68         FDSE (Hold_fdse_C_S)         0.009     0.969    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.527%)  route 1.094ns (85.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.910     2.018    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.063 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.185     2.247    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X51Y68         FDSE (Hold_fdse_C_S)        -0.018     0.942    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/S
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Path Group:             Rx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Rx_FIFO_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.527%)  route 1.094ns (85.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.910     2.018    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.063 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.185     2.247    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X51Y68         FDSE (Hold_fdse_C_S)        -0.018     0.942    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  1.305    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHz
  To Clock:  Tx_FIFO_Clock

Setup :            0  Failing Endpoints,  Worst Slack    94175.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94175.664ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94180.000ns  (Tx_FIFO_Clock rise@104170.000ns - CLK100MHz rise@9990.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 9991.634 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                   9990.000  9990.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634  9991.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456  9992.090 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416  9993.506    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124  9993.630 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823  9994.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124  9994.577 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924  9995.501    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/C
                         clock pessimism              0.169 104171.633    
                         clock uncertainty           -0.035 104171.594    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429 104171.164    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]
  -------------------------------------------------------------------
                         required time                      104171.164    
                         arrival time                       -9995.501    
  -------------------------------------------------------------------
                         slack                              94175.664    

Slack (MET) :             94175.664ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94180.000ns  (Tx_FIFO_Clock rise@104170.000ns - CLK100MHz rise@9990.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 9991.634 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                   9990.000  9990.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634  9991.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456  9992.090 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416  9993.506    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124  9993.630 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823  9994.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124  9994.577 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924  9995.501    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/C
                         clock pessimism              0.169 104171.633    
                         clock uncertainty           -0.035 104171.594    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429 104171.164    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]
  -------------------------------------------------------------------
                         required time                      104171.164    
                         arrival time                       -9995.501    
  -------------------------------------------------------------------
                         slack                              94175.664    

Slack (MET) :             94175.664ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94180.000ns  (Tx_FIFO_Clock rise@104170.000ns - CLK100MHz rise@9990.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 9991.634 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                   9990.000  9990.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634  9991.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456  9992.090 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416  9993.506    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124  9993.630 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823  9994.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124  9994.577 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924  9995.501    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                         clock pessimism              0.169 104171.633    
                         clock uncertainty           -0.035 104171.594    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429 104171.164    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]
  -------------------------------------------------------------------
                         required time                      104171.164    
                         arrival time                       -9995.501    
  -------------------------------------------------------------------
                         slack                              94175.664    

Slack (MET) :             94175.750ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94180.000ns  (Tx_FIFO_Clock rise@104170.000ns - CLK100MHz rise@9990.000ns)
  Data Path Delay:        3.763ns  (logic 0.828ns (22.003%)  route 2.935ns (77.997%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 9991.634 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                   9990.000  9990.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634  9991.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456  9992.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859  9992.948    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124  9993.072 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786  9993.858    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124  9993.982 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507  9994.489    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124  9994.613 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.783  9995.396    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/C
                         clock pessimism              0.148 104171.609    
                         clock uncertainty           -0.035 104171.570    
    SLICE_X51Y63         FDSE (Setup_fdse_C_S)       -0.429 104171.141    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                      104171.141    
                         arrival time                       -9995.396    
  -------------------------------------------------------------------
                         slack                              94175.750    

Slack (MET) :             94175.758ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94180.000ns  (Tx_FIFO_Clock rise@104170.000ns - CLK100MHz rise@9990.000ns)
  Data Path Delay:        3.747ns  (logic 0.828ns (22.100%)  route 2.919ns (77.900%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 104171.453 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.631ns = ( 9991.631 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                   9990.000  9990.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.631  9991.631    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDSE (Prop_fdse_C_Q)         0.456  9992.087 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/Q
                         net (fo=3, routed)           0.775  9992.861    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[13]
    SLICE_X53Y66         LUT4 (Prop_lut4_I0_O)        0.124  9992.985 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9/O
                         net (fo=1, routed)           0.551  9993.536    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124  9993.660 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5/O
                         net (fo=18, routed)          0.801  9994.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124  9994.585 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1/O
                         net (fo=15, routed)          0.792  9995.377    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.455 104171.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/C
                         clock pessimism              0.148 104171.602    
                         clock uncertainty           -0.035 104171.562    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.429 104171.133    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]
  -------------------------------------------------------------------
                         required time                      104171.133    
                         arrival time                       -9995.378    
  -------------------------------------------------------------------
                         slack                              94175.758    

Slack (MET) :             94175.758ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94180.000ns  (Tx_FIFO_Clock rise@104170.000ns - CLK100MHz rise@9990.000ns)
  Data Path Delay:        3.747ns  (logic 0.828ns (22.100%)  route 2.919ns (77.900%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 104171.453 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.631ns = ( 9991.631 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                   9990.000  9990.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.631  9991.631    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDSE (Prop_fdse_C_Q)         0.456  9992.087 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/Q
                         net (fo=3, routed)           0.775  9992.861    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[13]
    SLICE_X53Y66         LUT4 (Prop_lut4_I0_O)        0.124  9992.985 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9/O
                         net (fo=1, routed)           0.551  9993.536    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124  9993.660 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5/O
                         net (fo=18, routed)          0.801  9994.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124  9994.585 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1/O
                         net (fo=15, routed)          0.792  9995.377    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.455 104171.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/C
                         clock pessimism              0.148 104171.602    
                         clock uncertainty           -0.035 104171.562    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.429 104171.133    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]
  -------------------------------------------------------------------
                         required time                      104171.133    
                         arrival time                       -9995.378    
  -------------------------------------------------------------------
                         slack                              94175.758    

Slack (MET) :             94175.758ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94180.000ns  (Tx_FIFO_Clock rise@104170.000ns - CLK100MHz rise@9990.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 9991.634 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                   9990.000  9990.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634  9991.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456  9992.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859  9992.948    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124  9993.072 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786  9993.858    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124  9993.982 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507  9994.489    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124  9994.613 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770  9995.383    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/C
                         clock pessimism              0.148 104171.609    
                         clock uncertainty           -0.035 104171.570    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429 104171.141    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                      104171.141    
                         arrival time                       -9995.384    
  -------------------------------------------------------------------
                         slack                              94175.758    

Slack (MET) :             94175.758ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94180.000ns  (Tx_FIFO_Clock rise@104170.000ns - CLK100MHz rise@9990.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 9991.634 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                   9990.000  9990.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634  9991.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456  9992.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859  9992.948    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124  9993.072 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786  9993.858    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124  9993.982 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507  9994.489    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124  9994.613 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770  9995.383    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/C
                         clock pessimism              0.148 104171.609    
                         clock uncertainty           -0.035 104171.570    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429 104171.141    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                      104171.141    
                         arrival time                       -9995.384    
  -------------------------------------------------------------------
                         slack                              94175.758    

Slack (MET) :             94175.758ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94180.000ns  (Tx_FIFO_Clock rise@104170.000ns - CLK100MHz rise@9990.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 9991.634 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                   9990.000  9990.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634  9991.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456  9992.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859  9992.948    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124  9993.072 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786  9993.858    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124  9993.982 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507  9994.489    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124  9994.613 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770  9995.383    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/C
                         clock pessimism              0.148 104171.609    
                         clock uncertainty           -0.035 104171.570    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429 104171.141    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                      104171.141    
                         arrival time                       -9995.384    
  -------------------------------------------------------------------
                         slack                              94175.758    

Slack (MET) :             94175.766ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94180.000ns  (Tx_FIFO_Clock rise@104170.000ns - CLK100MHz rise@9990.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.109%)  route 2.917ns (77.891%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 9991.634 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                   9990.000  9990.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634  9991.634    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456  9992.090 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859  9992.948    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124  9993.072 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786  9993.858    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124  9993.982 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507  9994.489    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124  9994.613 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.765  9995.378    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X53Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/C
                         clock pessimism              0.148 104171.609    
                         clock uncertainty           -0.035 104171.570    
    SLICE_X53Y64         FDSE (Setup_fdse_C_S)       -0.429 104171.141    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                      104171.141    
                         arrival time                       -9995.379    
  -------------------------------------------------------------------
                         slack                              94175.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.141     0.686 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/Q
                         net (fo=5, routed)           0.132     0.817    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.045     0.862 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.862    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/C
                         clock pessimism             -0.253     0.558    
                         clock uncertainty            0.035     0.593    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.120     0.713    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.141     0.686 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/Q
                         net (fo=5, routed)           0.136     0.821    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]
    SLICE_X50Y68         LUT4 (Prop_lut4_I2_O)        0.045     0.866 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.866    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                         clock pessimism             -0.253     0.558    
                         clock uncertainty            0.035     0.593    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     0.714    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/D
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.350%)  route 0.150ns (44.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.577     0.577    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y61         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/Q
                         net (fo=3, routed)           0.150     0.868    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8[6]
    SLICE_X62Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.913 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_i_1/O
                         net (fo=1, routed)           0.000     0.913    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.844     0.844    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X62Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/C
                         clock pessimism             -0.253     0.591    
                         clock uncertainty            0.035     0.626    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.120     0.746    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.285ns (80.177%)  route 0.070ns (19.824%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.547     0.547    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDSE (Prop_fdse_C_Q)         0.141     0.688 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/Q
                         net (fo=3, routed)           0.070     0.758    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[15]
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.902 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.902    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/data0[16]
    SLICE_X52Y66         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.813     0.813    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y66         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/C
                         clock pessimism             -0.253     0.560    
                         clock uncertainty            0.035     0.595    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.105     0.700    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/D
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.284%)  route 0.163ns (46.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.651     0.651    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y121        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     0.792 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/Q
                         net (fo=3, routed)           0.163     0.955    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]
    SLICE_X64Y120        LUT5 (Prop_lut5_I1_O)        0.045     1.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_i_1/O
                         net (fo=1, routed)           0.000     1.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_i_1_n_0
    SLICE_X64Y120        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.923     0.923    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X64Y120        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/C
                         clock pessimism             -0.257     0.666    
                         clock uncertainty            0.035     0.701    
    SLICE_X64Y120        FDRE (Hold_fdre_C_D)         0.091     0.792    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.135%)  route 0.163ns (43.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDSE (Prop_fdse_C_Q)         0.164     0.709 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/Q
                         net (fo=3, routed)           0.163     0.872    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.045     0.917 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.917    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/C
                         clock pessimism             -0.266     0.545    
                         clock uncertainty            0.035     0.580    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     0.701    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.664%)  route 0.174ns (48.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.548     0.548    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y65         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/Q
                         net (fo=24, routed)          0.174     0.863    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_State__0[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.908 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.908    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[12]_i_1_n_0
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.813     0.813    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/C
                         clock pessimism             -0.252     0.561    
                         clock uncertainty            0.035     0.596    
    SLICE_X53Y66         FDSE (Hold_fdse_C_D)         0.091     0.687    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.576     0.576    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/Q
                         net (fo=2, routed)           0.117     0.834    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8[12]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.942 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_80_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.942    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_80_carry__1_n_4
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.844     0.844    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
                         clock pessimism             -0.268     0.576    
                         clock uncertainty            0.035     0.611    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.105     0.716    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.546     0.546    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/Q
                         net (fo=2, routed)           0.117     0.804    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[12]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.912 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK96000_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.912    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK96000_carry__1_n_4
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.812     0.812    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
                         clock pessimism             -0.266     0.546    
                         clock uncertainty            0.035     0.581    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.105     0.686    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - CLK100MHz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.648     0.648    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y125        FDRE (Prop_fdre_C_Q)         0.141     0.789 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/Q
                         net (fo=2, routed)           0.117     0.906    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]
    SLICE_X65Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.014 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.014    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[24]_i_1_n_4
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.918     0.918    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
                         clock pessimism             -0.270     0.648    
                         clock uncertainty            0.035     0.683    
    SLICE_X65Y125        FDRE (Hold_fdre_C_D)         0.105     0.788    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  Rx_FIFO_Clock
  To Clock:  Tx_FIFO_Clock

Setup :            0  Failing Endpoints,  Worst Slack        5.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.004ns  (Tx_FIFO_Clock rise@104170.000ns - Rx_FIFO_Clock rise@104160.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 104161.633 - 104160.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                  104160.000 104160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104160.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634 104161.633    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456 104162.086 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416 104163.500    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124 104163.625 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823 104164.445    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124 104164.570 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924 104165.492    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]/C
                         clock pessimism              0.169 104171.633    
                         clock uncertainty           -0.035 104171.594    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429 104171.164    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[13]
  -------------------------------------------------------------------
                         required time                      104171.172    
                         arrival time                       -104165.500    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.004ns  (Tx_FIFO_Clock rise@104170.000ns - Rx_FIFO_Clock rise@104160.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 104161.633 - 104160.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                  104160.000 104160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104160.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634 104161.633    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456 104162.086 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416 104163.500    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124 104163.625 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823 104164.445    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124 104164.570 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924 104165.492    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]/C
                         clock pessimism              0.169 104171.633    
                         clock uncertainty           -0.035 104171.594    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429 104171.164    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[14]
  -------------------------------------------------------------------
                         required time                      104171.172    
                         arrival time                       -104165.500    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.004ns  (Tx_FIFO_Clock rise@104170.000ns - Rx_FIFO_Clock rise@104160.000ns)
  Data Path Delay:        3.867ns  (logic 0.704ns (18.205%)  route 3.163ns (81.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 104161.633 - 104160.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                  104160.000 104160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104160.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634 104161.633    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456 104162.086 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/Q
                         net (fo=2, routed)           1.416 104163.500    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.124 104163.625 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2/O
                         net (fo=2, routed)           0.823 104164.445    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.124 104164.570 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1/O
                         net (fo=16, routed)          0.924 104165.492    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[15]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.465 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y72         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]/C
                         clock pessimism              0.169 104171.633    
                         clock uncertainty           -0.035 104171.594    
    SLICE_X43Y72         FDRE (Setup_fdre_C_R)       -0.429 104171.164    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[15]
  -------------------------------------------------------------------
                         required time                      104171.172    
                         arrival time                       -104165.500    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.004ns  (Tx_FIFO_Clock rise@104170.000ns - Rx_FIFO_Clock rise@104160.000ns)
  Data Path Delay:        3.763ns  (logic 0.828ns (22.003%)  route 2.935ns (77.997%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 104161.633 - 104160.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                  104160.000 104160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104160.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634 104161.633    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456 104162.086 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859 104162.945    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124 104163.070 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786 104163.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124 104163.984 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507 104164.492    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124 104164.617 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.783 104165.398    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]/C
                         clock pessimism              0.148 104171.609    
                         clock uncertainty           -0.035 104171.570    
    SLICE_X51Y63         FDSE (Setup_fdse_C_S)       -0.429 104171.141    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                      104171.141    
                         arrival time                       -104165.398    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.004ns  (Tx_FIFO_Clock rise@104170.000ns - Rx_FIFO_Clock rise@104160.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 104161.633 - 104160.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                  104160.000 104160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104160.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634 104161.633    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456 104162.086 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859 104162.945    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124 104163.070 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786 104163.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124 104163.984 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507 104164.492    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124 104164.617 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770 104165.391    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]/C
                         clock pessimism              0.148 104171.609    
                         clock uncertainty           -0.035 104171.570    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429 104171.141    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                      104171.141    
                         arrival time                       -104165.383    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.004ns  (Tx_FIFO_Clock rise@104170.000ns - Rx_FIFO_Clock rise@104160.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 104161.633 - 104160.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                  104160.000 104160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104160.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634 104161.633    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456 104162.086 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859 104162.945    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124 104163.070 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786 104163.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124 104163.984 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507 104164.492    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124 104164.617 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770 104165.391    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]/C
                         clock pessimism              0.148 104171.609    
                         clock uncertainty           -0.035 104171.570    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429 104171.141    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                      104171.141    
                         arrival time                       -104165.383    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.004ns  (Tx_FIFO_Clock rise@104170.000ns - Rx_FIFO_Clock rise@104160.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.081%)  route 2.922ns (77.919%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 104161.633 - 104160.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                  104160.000 104160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104160.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634 104161.633    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456 104162.086 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859 104162.945    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124 104163.070 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786 104163.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124 104163.984 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507 104164.492    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124 104164.617 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.770 104165.391    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]/C
                         clock pessimism              0.148 104171.609    
                         clock uncertainty           -0.035 104171.570    
    SLICE_X51Y64         FDSE (Setup_fdse_C_S)       -0.429 104171.141    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                      104171.141    
                         arrival time                       -104165.383    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.004ns  (Tx_FIFO_Clock rise@104170.000ns - Rx_FIFO_Clock rise@104160.000ns)
  Data Path Delay:        3.747ns  (logic 0.828ns (22.100%)  route 2.919ns (77.900%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 104171.453 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.631ns = ( 104161.633 - 104160.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                  104160.000 104160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104160.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.631 104161.633    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDSE (Prop_fdse_C_Q)         0.456 104162.086 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/Q
                         net (fo=3, routed)           0.775 104162.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[13]
    SLICE_X53Y66         LUT4 (Prop_lut4_I0_O)        0.124 104162.984 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9/O
                         net (fo=1, routed)           0.551 104163.539    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124 104163.664 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5/O
                         net (fo=18, routed)          0.801 104164.469    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124 104164.594 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1/O
                         net (fo=15, routed)          0.792 104165.383    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.455 104171.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]/C
                         clock pessimism              0.148 104171.602    
                         clock uncertainty           -0.035 104171.562    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.429 104171.133    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[29]
  -------------------------------------------------------------------
                         required time                      104171.133    
                         arrival time                       -104165.375    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.004ns  (Tx_FIFO_Clock rise@104170.000ns - Rx_FIFO_Clock rise@104160.000ns)
  Data Path Delay:        3.747ns  (logic 0.828ns (22.100%)  route 2.919ns (77.900%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 104171.453 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.631ns = ( 104161.633 - 104160.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                  104160.000 104160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104160.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.631 104161.633    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDSE (Prop_fdse_C_Q)         0.456 104162.086 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[13]/Q
                         net (fo=3, routed)           0.775 104162.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[13]
    SLICE_X53Y66         LUT4 (Prop_lut4_I0_O)        0.124 104162.984 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9/O
                         net (fo=1, routed)           0.551 104163.539    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_9_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124 104163.664 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5/O
                         net (fo=18, routed)          0.801 104164.469    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_5_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.124 104164.594 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1/O
                         net (fo=15, routed)          0.792 104165.383    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.455 104171.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y70         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]/C
                         clock pessimism              0.148 104171.602    
                         clock uncertainty           -0.035 104171.562    
    SLICE_X52Y70         FDRE (Setup_fdre_C_R)       -0.429 104171.133    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[30]
  -------------------------------------------------------------------
                         required time                      104171.133    
                         arrival time                       -104165.375    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.004ns  (Tx_FIFO_Clock rise@104170.000ns - Rx_FIFO_Clock rise@104160.000ns)
  Data Path Delay:        3.745ns  (logic 0.828ns (22.109%)  route 2.917ns (77.891%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 104171.461 - 104170.000 ) 
    Source Clock Delay      (SCD):    1.634ns = ( 104161.633 - 104160.000 ) 
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                  104160.000 104160.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104160.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.634 104161.633    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y63         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.456 104162.086 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[2]/Q
                         net (fo=2, routed)           0.859 104162.945    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[2]
    SLICE_X53Y63         LUT4 (Prop_lut4_I0_O)        0.124 104163.070 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11/O
                         net (fo=1, routed)           0.786 104163.859    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_11_n_0
    SLICE_X53Y67         LUT5 (Prop_lut5_I0_O)        0.124 104163.984 f  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6/O
                         net (fo=19, routed)          0.507 104164.492    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[30]_i_6_n_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I4_O)        0.124 104164.617 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.765 104165.383    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[15]_i_1_n_0
    SLICE_X53Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.461 104171.461    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y64         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]/C
                         clock pessimism              0.148 104171.609    
                         clock uncertainty           -0.035 104171.570    
    SLICE_X53Y64         FDSE (Setup_fdse_C_S)       -0.429 104171.141    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                      104171.141    
                         arrival time                       -104165.375    
  -------------------------------------------------------------------
                         slack                                  5.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.141     0.686 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/Q
                         net (fo=5, routed)           0.132     0.817    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.045     0.862 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.862    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/C
                         clock pessimism             -0.253     0.558    
                         clock uncertainty            0.035     0.593    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.120     0.713    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDSE (Prop_fdse_C_Q)         0.141     0.686 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/Q
                         net (fo=5, routed)           0.136     0.821    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]
    SLICE_X50Y68         LUT4 (Prop_lut4_I2_O)        0.045     0.866 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.866    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                         clock pessimism             -0.253     0.558    
                         clock uncertainty            0.035     0.593    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     0.714    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/D
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.350%)  route 0.150ns (44.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.577     0.577    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y61         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[6]/Q
                         net (fo=3, routed)           0.150     0.868    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8[6]
    SLICE_X62Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.913 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_i_1/O
                         net (fo=1, routed)           0.000     0.913    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.844     0.844    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X62Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg/C
                         clock pessimism             -0.253     0.591    
                         clock uncertainty            0.035     0.626    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.120     0.746    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_D_reg
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.285ns (80.177%)  route 0.070ns (19.824%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.547     0.547    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDSE (Prop_fdse_C_Q)         0.141     0.688 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[15]/Q
                         net (fo=3, routed)           0.070     0.758    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg_n_0_[15]
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.902 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.902    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/data0[16]
    SLICE_X52Y66         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.813     0.813    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X52Y66         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]/C
                         clock pessimism             -0.253     0.560    
                         clock uncertainty            0.035     0.595    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.105     0.700    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/D
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.284%)  route 0.163ns (46.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.651     0.651    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y121        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     0.792 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]/Q
                         net (fo=3, routed)           0.163     0.955    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[8]
    SLICE_X64Y120        LUT5 (Prop_lut5_I1_O)        0.045     1.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_i_1/O
                         net (fo=1, routed)           0.000     1.000    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_i_1_n_0
    SLICE_X64Y120        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.923     0.923    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X64Y120        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg/C
                         clock pessimism             -0.257     0.666    
                         clock uncertainty            0.035     0.701    
    SLICE_X64Y120        FDRE (Hold_fdre_C_D)         0.091     0.792    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_D_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.135%)  route 0.163ns (43.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.545     0.545    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDSE (Prop_fdse_C_Q)         0.164     0.709 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/Q
                         net (fo=3, routed)           0.163     0.872    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.045     0.917 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.917    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/C
                         clock pessimism             -0.266     0.545    
                         clock uncertainty            0.035     0.580    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     0.701    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.664%)  route 0.174ns (48.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.548     0.548    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X51Y65         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/FSM_sequential_Reset_State_reg[0]/Q
                         net (fo=24, routed)          0.174     0.863    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_State__0[0]
    SLICE_X53Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.908 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.908    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt[12]_i_1_n_0
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.813     0.813    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/CLK100MHz
    SLICE_X53Y66         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]/C
                         clock pessimism             -0.252     0.561    
                         clock uncertainty            0.035     0.596    
    SLICE_X53Y66         FDSE (Hold_fdse_C_D)         0.091     0.687    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Reset_Controller_0/U0/Reset_Cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.576     0.576    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/Q
                         net (fo=2, routed)           0.117     0.834    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8[12]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.942 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_80_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.942    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_80_carry__1_n_4
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.844     0.844    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X63Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]/C
                         clock pessimism             -0.268     0.576    
                         clock uncertainty            0.035     0.611    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.105     0.716    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_8_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.546     0.546    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/Q
                         net (fo=2, routed)           0.117     0.804    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600[12]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.912 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK96000_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.912    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK96000_carry__1_n_4
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.812     0.812    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK100MHz
    SLICE_X43Y71         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]/C
                         clock pessimism             -0.266     0.546    
                         clock uncertainty            0.035     0.581    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.105     0.686    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_0/U0/CLK9600_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Rx_FIFO_Clock  {rise@0.000ns fall@13020.000ns period=26040.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - Rx_FIFO_Clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Rx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.648     0.648    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y125        FDRE (Prop_fdre_C_Q)         0.141     0.789 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/Q
                         net (fo=2, routed)           0.117     0.906    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]
    SLICE_X65Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.014 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.014    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[24]_i_1_n_4
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.918     0.918    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK100MHz
    SLICE_X65Y125        FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]/C
                         clock pessimism             -0.270     0.648    
                         clock uncertainty            0.035     0.683    
    SLICE_X65Y125        FDRE (Hold_fdre_C_D)         0.105     0.788    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/UART_Debug_0/U0/CLK115200_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  Tx_FIFO_Clock

Setup :            0  Failing Endpoints,  Worst Slack    94174.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94174.391ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94180.000ns  (Tx_FIFO_Clock rise@104170.000ns - clk_fpga_0 rise@9990.000ns)
  Data Path Delay:        3.282ns  (logic 0.580ns (17.670%)  route 2.702ns (82.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 104171.453 - 104170.000 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 9993.121 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   9990.000  9990.000 r  
    PS7_X0Y0             PS7                          0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  9991.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  9991.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827  9993.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456  9993.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.164  9995.741    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.124  9995.865 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.539  9996.404    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456 104171.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/C
                         clock pessimism              0.014 104171.469    
                         clock uncertainty           -0.154 104171.312    
    SLICE_X50Y68         FDSE (Setup_fdse_C_S)       -0.524 104170.789    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                      104170.797    
                         arrival time                       -9996.403    
  -------------------------------------------------------------------
                         slack                              94174.391    

Slack (MET) :             94174.391ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94180.000ns  (Tx_FIFO_Clock rise@104170.000ns - clk_fpga_0 rise@9990.000ns)
  Data Path Delay:        3.282ns  (logic 0.580ns (17.670%)  route 2.702ns (82.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 104171.453 - 104170.000 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 9993.121 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   9990.000  9990.000 r  
    PS7_X0Y0             PS7                          0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  9991.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  9991.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827  9993.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456  9993.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.164  9995.741    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.124  9995.865 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.539  9996.404    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456 104171.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                         clock pessimism              0.014 104171.469    
                         clock uncertainty           -0.154 104171.312    
    SLICE_X50Y68         FDSE (Setup_fdse_C_S)       -0.524 104170.789    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                      104170.797    
                         arrival time                       -9996.403    
  -------------------------------------------------------------------
                         slack                              94174.391    

Slack (MET) :             94174.391ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94180.000ns  (Tx_FIFO_Clock rise@104170.000ns - clk_fpga_0 rise@9990.000ns)
  Data Path Delay:        3.282ns  (logic 0.580ns (17.670%)  route 2.702ns (82.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 104171.453 - 104170.000 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 9993.121 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   9990.000  9990.000 r  
    PS7_X0Y0             PS7                          0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  9991.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  9991.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827  9993.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456  9993.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.164  9995.741    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.124  9995.865 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.539  9996.404    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456 104171.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/C
                         clock pessimism              0.014 104171.469    
                         clock uncertainty           -0.154 104171.312    
    SLICE_X50Y68         FDSE (Setup_fdse_C_S)       -0.524 104170.789    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                      104170.797    
                         arrival time                       -9996.403    
  -------------------------------------------------------------------
                         slack                              94174.391    

Slack (MET) :             94174.484ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94180.000ns  (Tx_FIFO_Clock rise@104170.000ns - clk_fpga_0 rise@9990.000ns)
  Data Path Delay:        3.282ns  (logic 0.580ns (17.670%)  route 2.702ns (82.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 104171.453 - 104170.000 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 9993.121 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   9990.000  9990.000 r  
    PS7_X0Y0             PS7                          0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  9991.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  9991.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827  9993.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456  9993.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.164  9995.741    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.124  9995.865 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.539  9996.404    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456 104171.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                         clock pessimism              0.014 104171.469    
                         clock uncertainty           -0.154 104171.312    
    SLICE_X51Y68         FDSE (Setup_fdse_C_S)       -0.429 104170.883    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                      104170.891    
                         arrival time                       -9996.403    
  -------------------------------------------------------------------
                         slack                              94174.484    

Slack (MET) :             94174.484ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94180.000ns  (Tx_FIFO_Clock rise@104170.000ns - clk_fpga_0 rise@9990.000ns)
  Data Path Delay:        3.282ns  (logic 0.580ns (17.670%)  route 2.702ns (82.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 104171.453 - 104170.000 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 9993.121 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   9990.000  9990.000 r  
    PS7_X0Y0             PS7                          0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  9991.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  9991.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827  9993.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456  9993.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.164  9995.741    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.124  9995.865 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.539  9996.404    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456 104171.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/C
                         clock pessimism              0.014 104171.469    
                         clock uncertainty           -0.154 104171.312    
    SLICE_X51Y68         FDSE (Setup_fdse_C_S)       -0.429 104170.883    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg
  -------------------------------------------------------------------
                         required time                      104170.891    
                         arrival time                       -9996.403    
  -------------------------------------------------------------------
                         slack                              94174.484    

Slack (MET) :             94175.258ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94180.000ns  (Tx_FIFO_Clock rise@104170.000ns - clk_fpga_0 rise@9990.000ns)
  Data Path Delay:        3.021ns  (logic 0.580ns (19.198%)  route 2.441ns (80.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 104171.453 - 104170.000 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 9993.121 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   9990.000  9990.000 r  
    PS7_X0Y0             PS7                          0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  9991.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  9991.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827  9993.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456  9993.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.441  9996.019    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.124  9996.143 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000  9996.143    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456 104171.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/C
                         clock pessimism              0.014 104171.469    
                         clock uncertainty           -0.154 104171.312    
    SLICE_X50Y68         FDSE (Setup_fdse_C_D)        0.077 104171.391    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                      104171.398    
                         arrival time                       -9996.142    
  -------------------------------------------------------------------
                         slack                              94175.258    

Slack (MET) :             94175.258ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94180.000ns  (Tx_FIFO_Clock rise@104170.000ns - clk_fpga_0 rise@9990.000ns)
  Data Path Delay:        3.022ns  (logic 0.580ns (19.195%)  route 2.442ns (80.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 104171.453 - 104170.000 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 9993.121 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   9990.000  9990.000 r  
    PS7_X0Y0             PS7                          0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  9991.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  9991.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827  9993.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456  9993.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.442  9996.019    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT4 (Prop_lut4_I3_O)        0.124  9996.143 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000  9996.143    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456 104171.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                         clock pessimism              0.014 104171.469    
                         clock uncertainty           -0.154 104171.312    
    SLICE_X50Y68         FDSE (Setup_fdse_C_D)        0.081 104171.391    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                      104171.398    
                         arrival time                       -9996.143    
  -------------------------------------------------------------------
                         slack                              94175.258    

Slack (MET) :             94175.430ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94180.000ns  (Tx_FIFO_Clock rise@104170.000ns - clk_fpga_0 rise@9990.000ns)
  Data Path Delay:        2.793ns  (logic 0.580ns (20.765%)  route 2.213ns (79.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 104171.453 - 104170.000 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 9993.121 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   9990.000  9990.000 r  
    PS7_X0Y0             PS7                          0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  9991.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  9991.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827  9993.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456  9993.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.213  9995.790    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X51Y68         LUT2 (Prop_lut2_I0_O)        0.124  9995.914 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000  9995.914    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]_i_1_n_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456 104171.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                         clock pessimism              0.014 104171.469    
                         clock uncertainty           -0.154 104171.312    
    SLICE_X51Y68         FDSE (Setup_fdse_C_D)        0.029 104171.344    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                      104171.344    
                         arrival time                       -9995.914    
  -------------------------------------------------------------------
                         slack                              94175.430    

Slack (MET) :             94175.539ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94180.000ns  (Tx_FIFO_Clock rise@104170.000ns - clk_fpga_0 rise@9990.000ns)
  Data Path Delay:        2.734ns  (logic 0.580ns (21.217%)  route 2.154ns (78.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 104171.453 - 104170.000 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 9993.121 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   9990.000  9990.000 r  
    PS7_X0Y0             PS7                          0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  9991.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  9991.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827  9993.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456  9993.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.154  9995.730    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I4_O)        0.124  9995.854 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000  9995.854    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456 104171.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/C
                         clock pessimism              0.014 104171.469    
                         clock uncertainty           -0.154 104171.312    
    SLICE_X50Y68         FDSE (Setup_fdse_C_D)        0.079 104171.391    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                      104171.398    
                         arrival time                       -9995.854    
  -------------------------------------------------------------------
                         slack                              94175.539    

Slack (MET) :             94175.602ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94180.000ns  (Tx_FIFO_Clock rise@104170.000ns - clk_fpga_0 rise@9990.000ns)
  Data Path Delay:        2.625ns  (logic 0.580ns (22.094%)  route 2.045ns (77.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 104171.453 - 104170.000 ) 
    Source Clock Delay      (SCD):    3.121ns = ( 9993.121 - 9990.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   9990.000  9990.000 r  
    PS7_X0Y0             PS7                          0.000  9990.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  9991.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  9991.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.827  9993.121    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.456  9993.577 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           2.045  9995.622    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X51Y68         LUT2 (Prop_lut2_I0_O)        0.124  9995.746 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_i_1/O
                         net (fo=1, routed)           0.000  9995.746    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_i_1_n_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                  104170.000 104170.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000 104170.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.456 104171.453    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/C
                         clock pessimism              0.014 104171.469    
                         clock uncertainty           -0.154 104171.312    
    SLICE_X51Y68         FDSE (Setup_fdse_C_D)        0.031 104171.344    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg
  -------------------------------------------------------------------
                         required time                      104171.344    
                         arrival time                       -9995.746    
  -------------------------------------------------------------------
                         slack                              94175.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.830%)  route 0.857ns (82.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.857     1.965    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X51Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.010 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_i_1/O
                         net (fo=1, routed)           0.000     2.010    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_i_1_n_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X51Y68         FDSE (Hold_fdse_C_D)         0.092     1.052    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.186ns (16.946%)  route 0.912ns (83.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.912     2.020    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.065 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     2.065    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_2_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     1.081    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.186ns (16.983%)  route 0.909ns (83.017%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.909     2.017    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X51Y68         LUT2 (Prop_lut2_I0_O)        0.045     2.062 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.062    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[0]_i_1_n_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X51Y68         FDSE (Hold_fdse_C_D)         0.091     1.051    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.728%)  route 0.997ns (84.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.997     2.105    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT4 (Prop_lut4_I3_O)        0.045     2.150 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.150    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[2]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.121     1.081    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.720%)  route 0.997ns (84.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.997     2.105    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT3 (Prop_lut3_I2_O)        0.045     2.150 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.150    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[1]_i_1_n_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X50Y68         FDSE (Hold_fdse_C_D)         0.120     1.080    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.527%)  route 1.094ns (85.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.910     2.018    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.063 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.185     2.247    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X50Y68         FDSE (Hold_fdse_C_S)         0.009     0.969    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.527%)  route 1.094ns (85.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.910     2.018    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.063 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.185     2.247    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X50Y68         FDSE (Hold_fdse_C_S)         0.009     0.969    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.527%)  route 1.094ns (85.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.910     2.018    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.063 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.185     2.247    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X50Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X50Y68         FDSE (Hold_fdse_C_S)         0.009     0.969    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.527%)  route 1.094ns (85.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.910     2.018    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.063 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.185     2.247    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X51Y68         FDSE (Hold_fdse_C_S)        -0.018     0.942    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/S
                            (rising edge-triggered cell FDSE clocked by Tx_FIFO_Clock  {rise@0.000ns fall@52080.000ns period=104170.000ns})
  Path Group:             Tx_FIFO_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Tx_FIFO_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.527%)  route 1.094ns (85.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.631     0.967    Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/s_axi_aclk
    SLICE_X53Y112        FDRE                                         r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  Zynq_Design_i/TOP/PL/Local_Bus_Register_B_0/U0/RWMem_reg[15][30]/Q
                         net (fo=7, routed)           0.910     2.018    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.063 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt[3]_i_1/O
                         net (fo=5, routed)           0.185     2.247    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Line_In_Cnt_0
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock Tx_FIFO_Clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.811     0.811    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/CLK100MHz
    SLICE_X51Y68         FDSE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg/C
                         clock pessimism             -0.005     0.806    
                         clock uncertainty            0.154     0.960    
    SLICE_X51Y68         FDSE (Hold_fdse_C_S)        -0.018     0.942    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Debouncer_0/U0/Reset_Out_reg
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  1.305    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      998.677ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.677ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.059ns  (logic 0.478ns (45.152%)  route 0.581ns (54.848%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE                         0.000     0.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.581     1.059    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X59Y51         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)       -0.264   999.736    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.736    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                998.677    

Slack (MET) :             998.765ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.964ns  (logic 0.478ns (49.560%)  route 0.486ns (50.440%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE                         0.000     0.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.486     0.964    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X59Y51         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)       -0.270   999.730    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                998.765    

Slack (MET) :             998.818ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.915ns  (logic 0.478ns (52.241%)  route 0.437ns (47.759%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE                         0.000     0.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.437     0.915    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X61Y51         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X61Y51         FDRE (Setup_fdre_C_D)       -0.267   999.733    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.733    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                998.818    

Slack (MET) :             998.823ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.082ns  (logic 0.456ns (42.154%)  route 0.626ns (57.846%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE                         0.000     0.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.626     1.082    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X44Y60         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)       -0.095   999.905    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                998.823    

Slack (MET) :             998.831ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.904ns  (logic 0.419ns (46.326%)  route 0.485ns (53.674%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE                         0.000     0.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.485     0.904    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X44Y60         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X44Y60         FDRE (Setup_fdre_C_D)       -0.265   999.735    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                998.831    

Slack (MET) :             998.858ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.572%)  route 0.591ns (56.428%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE                         0.000     0.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.591     1.047    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X40Y60         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)       -0.095   999.905    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                998.858    

Slack (MET) :             998.861ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.046ns  (logic 0.518ns (49.539%)  route 0.528ns (50.461%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE                         0.000     0.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.528     1.046    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X59Y51         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)       -0.093   999.907    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                998.861    

Slack (MET) :             998.869ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.861ns  (logic 0.419ns (48.684%)  route 0.442ns (51.316%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE                         0.000     0.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.442     0.861    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X45Y59         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X45Y59         FDRE (Setup_fdre_C_D)       -0.270   999.730    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                998.869    

Slack (MET) :             998.891ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.887ns  (logic 0.419ns (47.254%)  route 0.468ns (52.746%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE                         0.000     0.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.468     0.887    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X42Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)       -0.222   999.778    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.778    
                         arrival time                          -0.887    
  -------------------------------------------------------------------
                         slack                                998.891    

Slack (MET) :             998.904ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.001ns  (logic 0.518ns (51.723%)  route 0.483ns (48.277%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE                         0.000     0.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.483     1.001    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X59Y51         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)       -0.095   999.905    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                998.904    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       31.762ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.762ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.143%)  route 0.599ns (58.857%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X64Y72         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.599     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X66Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X66Y72         FDCE (Setup_fdce_C_D)       -0.220    32.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 31.762    

Slack (MET) :             31.785ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.995ns  (logic 0.419ns (42.097%)  route 0.576ns (57.903%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X63Y65         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.576     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X62Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y65         FDCE (Setup_fdce_C_D)       -0.220    32.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                 31.785    

Slack (MET) :             31.824ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.908ns  (logic 0.419ns (46.152%)  route 0.489ns (53.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X64Y72         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.489     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X65Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X65Y72         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                 31.824    

Slack (MET) :             31.847ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.060ns  (logic 0.456ns (43.038%)  route 0.604ns (56.962%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X63Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.604     1.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X64Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y65         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                 31.847    

Slack (MET) :             31.855ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.346%)  route 0.596ns (56.654%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X63Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.596     1.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X65Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X65Y72         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                 31.855    

Slack (MET) :             31.855ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.050ns  (logic 0.456ns (43.437%)  route 0.594ns (56.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X63Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.594     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X64Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y65         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                 31.855    

Slack (MET) :             31.871ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.859ns  (logic 0.419ns (48.794%)  route 0.440ns (51.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X63Y65         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.440     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X65Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X65Y65         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                 31.871    

Slack (MET) :             31.917ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.864ns  (logic 0.419ns (48.467%)  route 0.445ns (51.533%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X63Y72         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.445     0.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X66Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X66Y72         FDCE (Setup_fdce_C_D)       -0.218    32.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                 31.917    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.731ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.001ns  (logic 0.419ns (41.861%)  route 0.582ns (58.139%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X64Y65         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.582     1.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X64Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y63         FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.998ns  (logic 0.419ns (42.003%)  route 0.579ns (57.997%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X65Y72         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.579     0.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X65Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y73         FDCE (Setup_fdce_C_D)       -0.266     9.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                  8.736    

Slack (MET) :             8.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.881ns  (logic 0.419ns (47.561%)  route 0.462ns (52.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.462     0.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X63Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y65         FDCE (Setup_fdce_C_D)       -0.267     9.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  8.852    

Slack (MET) :             8.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.048ns  (logic 0.518ns (49.444%)  route 0.530ns (50.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X62Y65         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.530     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X63Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y64         FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  8.859    

Slack (MET) :             8.864ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.822%)  route 0.585ns (56.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X65Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.585     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X64Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y72         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                  8.864    

Slack (MET) :             8.869ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.038ns  (logic 0.456ns (43.949%)  route 0.582ns (56.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X65Y72         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.582     1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X64Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y72         FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  8.869    

Slack (MET) :             8.872ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.135%)  route 0.577ns (55.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X65Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.577     1.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X65Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y73         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  8.872    

Slack (MET) :             8.984ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.923ns  (logic 0.456ns (49.394%)  route 0.467ns (50.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X65Y65         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.467     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X63Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y65         FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                  8.984    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.773ns (33.529%)  route 1.532ns (66.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.702     2.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X66Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.478     3.474 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X66Y70         LUT2 (Prop_lut2_I1_O)        0.295     4.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.679     5.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X66Y71         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.529    12.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.264    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X66Y71         FDPE (Recov_fdpe_C_PRE)     -0.361    12.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                          -5.301    
  -------------------------------------------------------------------
                         slack                                  7.155    

Slack (MET) :             7.157ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.773ns (33.529%)  route 1.532ns (66.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.702     2.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X66Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.478     3.474 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X66Y70         LUT2 (Prop_lut2_I1_O)        0.295     4.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.679     5.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X67Y71         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.529    12.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.264    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X67Y71         FDPE (Recov_fdpe_C_PRE)     -0.359    12.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.459    
                         arrival time                          -5.301    
  -------------------------------------------------------------------
                         slack                                  7.157    

Slack (MET) :             7.157ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.773ns (33.529%)  route 1.532ns (66.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.702     2.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X66Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.478     3.474 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X66Y70         LUT2 (Prop_lut2_I1_O)        0.295     4.622 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.679     5.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X67Y71         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.529    12.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.264    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X67Y71         FDPE (Recov_fdpe_C_PRE)     -0.359    12.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.459    
                         arrival time                          -5.301    
  -------------------------------------------------------------------
                         slack                                  7.157    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.773ns (33.652%)  route 1.524ns (66.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.707     3.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X66Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDRE (Prop_fdre_C_Q)         0.478     3.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X66Y66         LUT2 (Prop_lut2_I1_O)        0.295     4.627 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.671     5.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X66Y67         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.533    12.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.264    12.976    
                         clock uncertainty           -0.154    12.822    
    SLICE_X66Y67         FDPE (Recov_fdpe_C_PRE)     -0.361    12.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                          -5.298    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.773ns (33.652%)  route 1.524ns (66.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.707     3.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X66Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDRE (Prop_fdre_C_Q)         0.478     3.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X66Y66         LUT2 (Prop_lut2_I1_O)        0.295     4.627 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.671     5.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X66Y67         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.533    12.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.264    12.976    
                         clock uncertainty           -0.154    12.822    
    SLICE_X66Y67         FDPE (Recov_fdpe_C_PRE)     -0.361    12.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                          -5.298    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.773ns (33.652%)  route 1.524ns (66.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.707     3.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X66Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDRE (Prop_fdre_C_Q)         0.478     3.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X66Y66         LUT2 (Prop_lut2_I1_O)        0.295     4.627 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.671     5.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X66Y67         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.533    12.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.264    12.976    
                         clock uncertainty           -0.154    12.822    
    SLICE_X66Y67         FDPE (Recov_fdpe_C_PRE)     -0.361    12.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                          -5.298    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.456ns (28.448%)  route 1.147ns (71.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.703     2.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X61Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     3.453 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.147     4.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X63Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.529    12.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X63Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.264    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X63Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                  7.813    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.456ns (28.448%)  route 1.147ns (71.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.703     2.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X61Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     3.453 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.147     4.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X63Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.529    12.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X63Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.264    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X63Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                  7.813    

Slack (MET) :             7.813ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.456ns (28.448%)  route 1.147ns (71.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.703     2.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X61Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     3.453 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.147     4.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X63Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.529    12.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X63Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.264    12.972    
                         clock uncertainty           -0.154    12.818    
    SLICE_X63Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                  7.813    

Slack (MET) :             7.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.456ns (31.031%)  route 1.013ns (68.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.703     2.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X61Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     3.453 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.013     4.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X64Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        1.529    12.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X64Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.229    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X64Y78         FDCE (Recov_fdce_C_CLR)     -0.405    12.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  7.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.315%)  route 0.185ns (56.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.570     0.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X63Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDCE (Prop_fdce_C_Q)         0.141     1.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.185     1.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X62Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.837     1.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X62Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.284     0.919    
    SLICE_X62Y79         FDCE (Remov_fdce_C_CLR)     -0.067     0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.571     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDPE (Prop_fdpe_C_Q)         0.128     1.035 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X67Y70         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.837     1.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.283     0.920    
    SLICE_X67Y70         FDPE (Remov_fdpe_C_PRE)     -0.149     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.575     0.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y65         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y65         FDPE (Prop_fdpe_C_Q)         0.128     1.039 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X67Y66         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.841     1.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.283     0.924    
    SLICE_X67Y66         FDPE (Remov_fdpe_C_PRE)     -0.149     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.303%)  route 0.176ns (51.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.569     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.164     1.069 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.176     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X61Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.836     1.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X61Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.283     0.919    
    SLICE_X61Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.670%)  route 0.180ns (52.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.573     0.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDPE (Prop_fdpe_C_Q)         0.164     1.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.180     1.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X65Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.841     1.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.283     0.924    
    SLICE_X65Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.670%)  route 0.180ns (52.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.573     0.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDPE (Prop_fdpe_C_Q)         0.164     1.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.180     1.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X65Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.841     1.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.283     0.924    
    SLICE_X65Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.670%)  route 0.180ns (52.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.573     0.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDPE (Prop_fdpe_C_Q)         0.164     1.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.180     1.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X65Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.841     1.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.283     0.924    
    SLICE_X65Y66         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.930%)  route 0.178ns (52.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.573     0.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDPE (Prop_fdpe_C_Q)         0.164     1.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.178     1.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X64Y67         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.840     1.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X64Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.283     0.923    
    SLICE_X64Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.930%)  route 0.178ns (52.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.573     0.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDPE (Prop_fdpe_C_Q)         0.164     1.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.178     1.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X64Y67         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.840     1.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X64Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.283     0.923    
    SLICE_X64Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.670%)  route 0.180ns (52.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.573     0.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X66Y67         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y67         FDPE (Prop_fdpe_C_Q)         0.164     1.073 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.180     1.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X65Y66         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_Design_i/TOP/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_Design_i/TOP/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6794, routed)        0.841     1.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X65Y66         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.283     0.924    
    SLICE_X65Y66         FDPE (Remov_fdpe_C_PRE)     -0.095     0.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.424    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 0.828ns (15.810%)  route 4.409ns (84.190%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 36.633 - 33.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.456     4.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.899     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.775 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.057     6.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y109        LUT4 (Prop_lut4_I3_O)        0.124     6.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.799     8.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.653     9.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X83Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X83Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.336    36.969    
                         clock uncertainty           -0.035    36.933    
    SLICE_X83Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.528    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                 26.995    

Slack (MET) :             26.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 0.828ns (15.810%)  route 4.409ns (84.190%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 36.633 - 33.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.456     4.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.899     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.775 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.057     6.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y109        LUT4 (Prop_lut4_I3_O)        0.124     6.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.799     8.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.653     9.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X83Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X83Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.336    36.969    
                         clock uncertainty           -0.035    36.933    
    SLICE_X83Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.528    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                 26.995    

Slack (MET) :             27.006ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.828ns (15.842%)  route 4.399ns (84.158%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 36.633 - 33.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.456     4.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.899     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.775 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.057     6.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y109        LUT4 (Prop_lut4_I3_O)        0.124     6.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.799     8.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.643     9.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.336    36.969    
                         clock uncertainty           -0.035    36.933    
    SLICE_X84Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.528    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                 27.006    

Slack (MET) :             27.006ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.828ns (15.842%)  route 4.399ns (84.158%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 36.633 - 33.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.456     4.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.899     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.775 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.057     6.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y109        LUT4 (Prop_lut4_I3_O)        0.124     6.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.799     8.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.643     9.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.336    36.969    
                         clock uncertainty           -0.035    36.933    
    SLICE_X84Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.528    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                 27.006    

Slack (MET) :             27.006ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.828ns (15.842%)  route 4.399ns (84.158%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 36.633 - 33.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.456     4.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.899     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.775 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.057     6.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y109        LUT4 (Prop_lut4_I3_O)        0.124     6.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.799     8.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.643     9.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.336    36.969    
                         clock uncertainty           -0.035    36.933    
    SLICE_X84Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.528    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                 27.006    

Slack (MET) :             27.006ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 0.828ns (15.842%)  route 4.399ns (84.158%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 36.633 - 33.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.456     4.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.899     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.775 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.057     6.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y109        LUT4 (Prop_lut4_I3_O)        0.124     6.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.799     8.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.643     9.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.336    36.969    
                         clock uncertainty           -0.035    36.933    
    SLICE_X84Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.528    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                 27.006    

Slack (MET) :             27.010ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 0.828ns (15.855%)  route 4.394ns (84.145%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 36.633 - 33.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.456     4.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.899     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.775 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.057     6.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y109        LUT4 (Prop_lut4_I3_O)        0.124     6.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.799     8.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.639     9.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.336    36.969    
                         clock uncertainty           -0.035    36.933    
    SLICE_X85Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.528    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                 27.010    

Slack (MET) :             27.010ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 0.828ns (15.855%)  route 4.394ns (84.145%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 36.633 - 33.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.456     4.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.899     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.775 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.057     6.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y109        LUT4 (Prop_lut4_I3_O)        0.124     6.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.799     8.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.639     9.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.336    36.969    
                         clock uncertainty           -0.035    36.933    
    SLICE_X85Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.528    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                 27.010    

Slack (MET) :             27.010ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 0.828ns (15.855%)  route 4.394ns (84.145%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 36.633 - 33.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.456     4.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.899     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.775 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.057     6.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y109        LUT4 (Prop_lut4_I3_O)        0.124     6.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.799     8.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.639     9.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.336    36.969    
                         clock uncertainty           -0.035    36.933    
    SLICE_X85Y91         FDCE (Recov_fdce_C_CLR)     -0.405    36.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.528    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                 27.010    

Slack (MET) :             27.081ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 0.828ns (15.810%)  route 4.409ns (84.190%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 36.633 - 33.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.306     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.296    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.456     4.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.899     5.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X61Y125        LUT6 (Prop_lut6_I3_O)        0.124     5.775 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.057     6.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X67Y109        LUT4 (Prop_lut4_I3_O)        0.124     6.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.799     8.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X80Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.653     9.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.994    34.994    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.336    36.969    
                         clock uncertainty           -0.035    36.933    
    SLICE_X82Y91         FDCE (Recov_fdce_C_CLR)     -0.319    36.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.614    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                 27.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.882%)  route 0.204ns (59.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.572     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.204     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X62Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.369     1.658    
    SLICE_X62Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.882%)  route 0.204ns (59.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.572     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.204     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X62Y71         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.369     1.658    
    SLICE_X62Y71         FDPE (Remov_fdpe_C_PRE)     -0.071     1.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.572     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.190     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X63Y70         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.839     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X63Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.369     1.659    
    SLICE_X63Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.572     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.190     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X63Y70         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.839     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X63Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.369     1.659    
    SLICE_X63Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.572     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.190     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X63Y70         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.839     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X63Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.369     1.659    
    SLICE_X63Y70         FDPE (Remov_fdpe_C_PRE)     -0.095     1.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.882%)  route 0.204ns (59.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.572     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.204     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X63Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X63Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.369     1.658    
    SLICE_X63Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.882%)  route 0.204ns (59.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.572     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.204     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X63Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X63Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.369     1.658    
    SLICE_X63Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.882%)  route 0.204ns (59.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.572     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.204     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X63Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X63Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.369     1.658    
    SLICE_X63Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.882%)  route 0.204ns (59.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.572     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.204     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X63Y71         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X63Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.369     1.658    
    SLICE_X63Y71         FDPE (Remov_fdpe_C_PRE)     -0.095     1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.882%)  route 0.204ns (59.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.028     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.572     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.204     1.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X63Y71         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.160     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.838     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X63Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.369     1.658    
    SLICE_X63Y71         FDPE (Remov_fdpe_C_PRE)     -0.095     1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.408    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_fpga_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.770ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.770ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.414%)  route 0.593ns (58.586%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62                                      0.000     0.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.593     1.012    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X50Y62         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y62         FDRE (Setup_fdre_C_D)       -0.218     9.782    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  8.770    

Slack (MET) :             8.785ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.943ns  (logic 0.478ns (50.663%)  route 0.465ns (49.337%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61                                      0.000     0.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.465     0.943    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X49Y61         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y61         FDRE (Setup_fdre_C_D)       -0.272     9.728    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  8.785    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.983ns  (logic 0.478ns (48.603%)  route 0.505ns (51.397%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53                                      0.000     0.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.505     0.983    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X62Y52         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y52         FDRE (Setup_fdre_C_D)       -0.222     9.778    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.797ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.938ns  (logic 0.478ns (50.943%)  route 0.460ns (49.057%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61                                      0.000     0.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.460     0.938    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X47Y61         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y61         FDRE (Setup_fdre_C_D)       -0.265     9.735    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                  8.797    

Slack (MET) :             8.803ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.931ns  (logic 0.478ns (51.357%)  route 0.453ns (48.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61                                      0.000     0.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.453     0.931    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X49Y60         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y60         FDRE (Setup_fdre_C_D)       -0.266     9.734    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  8.803    

Slack (MET) :             8.891ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.062ns  (logic 0.518ns (48.792%)  route 0.544ns (51.208%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53                                      0.000     0.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.544     1.062    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X62Y52         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y52         FDRE (Setup_fdre_C_D)       -0.047     9.953    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  8.891    

Slack (MET) :             8.933ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.974ns  (logic 0.518ns (53.165%)  route 0.456ns (46.835%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61                                      0.000     0.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.456     0.974    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X49Y60         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y60         FDRE (Setup_fdre_C_D)       -0.093     9.907    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                  8.933    

Slack (MET) :             8.962ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.426%)  route 0.351ns (45.574%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53                                      0.000     0.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.351     0.770    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X60Y53         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y53         FDRE (Setup_fdre_C_D)       -0.268     9.732    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                  8.962    

Slack (MET) :             8.973ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.934ns  (logic 0.456ns (48.819%)  route 0.478ns (51.181%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61                                      0.000     0.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.478     0.934    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X51Y61         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y61         FDRE (Setup_fdre_C_D)       -0.093     9.907    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Transmit_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                  8.973    

Slack (MET) :             9.001ns  (required time - arrival time)
  Source:                 Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.785ns  (logic 0.478ns (60.921%)  route 0.307ns (39.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53                                      0.000     0.000 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.307     0.785    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X62Y52         FDRE                                         r  Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y52         FDRE (Setup_fdre_C_D)       -0.214     9.786    Zynq_Design_i/TOP/PL/UART/UART_V1_9_0/U0/TOP_BD_i/Receive_Buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  9.001    





