$date
	Sun Oct 23 06:21:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#465568
b101 !
1"
#465570
b101 &
b101 %
1$
#465571
0"
#465574
b10000 &
b10000 %
#465578
b1000 &
b1000 %
#465582
b100 &
b100 %
#465586
b10 &
b10 %
#465590
b1 &
1#
b1 %
#465594
b0 &
b0 %
0#
0$
#1415444
b11100 !
1"
#1415446
b11100 &
b11100 %
1$
#1415447
0"
#1415450
b1110 &
b1110 %
#1415454
b111 &
b111 %
#1415458
b10110 &
b10110 %
#1415462
b1011 &
b1011 %
#1415466
b100010 &
b100010 %
#1415470
b10001 &
b10001 %
#1415474
b110100 &
b110100 %
#1415478
b11010 &
b11010 %
#1415482
b1101 &
b1101 %
#1415486
b101000 &
b101000 %
#1415490
b10100 &
b10100 %
#1415494
b1010 &
b1010 %
#1415498
b101 &
b101 %
#1415502
b10000 &
b10000 %
#1415506
b1000 &
b1000 %
#1415510
b100 &
b100 %
#1415514
b10 &
b10 %
#1415518
b1 &
1#
b1 %
#1415522
b0 &
b0 %
0#
0$
#2451821
b1010 !
1"
#2451822
b1010 &
b1010 %
1$
#2451823
0"
#2451826
b101 &
b101 %
#2451830
b10000 &
b10000 %
#2451834
b1000 &
b1000 %
#2451838
b100 &
b100 %
#2451842
b10 &
b10 %
#2451846
b1 &
1#
b1 %
#2451850
b0 &
b0 %
0#
0$
#4500012
