---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 4208
      num_constraints: 4208
      at: ffcbe211155131f8d94987d1775bf81544edc3737ba383c6cddbd9cd546a8998
      bt: 610cc3c3bdc2a58a4a1e97237f93be100e02b23e8f2bb40d1ee31da89fbf4389
      ct: cddfc688f773a0cb8cc5390e053bfbde34aa64d745fa2796b96eca97ba3ae060
    ir:
      - "decl f0: <0>"
      - "  store &v16, ((v0), (v1, v2, v3, v4, v5, v6, v7, v8, v9), (v10, v11), (v12, v13, v14, v15))"
      - "  store &v17, aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "  tget &v18, v16, 2"
      - "  tget &v19, v18, 1"
      - "  eq &v20, v19, [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "  tget &v21, v16, 3"
      - "  tget &v22, v21, 2"
      - "  eq &v23, v22, 0"
      - "  and &v24, v20, v23"
      - "  retn v24"
      - ""
    output:
      - input_file: input/dummy.in
        output:
          registers:
            r0:
              type: bool
              value: "true"
    initial_ast: 6e84f3b233f5e7b09595043093fb5ffabea7a646a8b64437312f1037b1a56f27
    imports_resolved_ast: 0be439776bf39f0452baf82acb272a458bf866f0f7a7a18646ff889a036fe312
    canonicalized_ast: 0be439776bf39f0452baf82acb272a458bf866f0f7a7a18646ff889a036fe312
    type_inferenced_ast: 2a72016db5bb95e48e128cfc48a257346c70baec5e24ed6ed607dd5015a76a38
