/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [19:0] _04_;
  wire [3:0] _05_;
  reg [4:0] _06_;
  wire [5:0] _07_;
  wire [13:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [19:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_1_10z;
  wire [17:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [16:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_3z & _00_);
  assign celloutsig_1_14z = ~(celloutsig_1_2z[16] & celloutsig_1_10z);
  assign celloutsig_0_5z = ~(celloutsig_0_0z[5] & celloutsig_0_0z[6]);
  assign celloutsig_0_1z = ~(in_data[35] & in_data[87]);
  assign celloutsig_0_15z = ~(celloutsig_0_14z & celloutsig_0_12z[0]);
  assign celloutsig_0_27z = ~(celloutsig_0_19z[1] & celloutsig_0_17z);
  assign celloutsig_1_8z = !(celloutsig_1_4z ? celloutsig_1_3z : celloutsig_1_2z[5]);
  assign celloutsig_1_18z = !(celloutsig_1_8z ? _01_ : celloutsig_1_1z);
  assign celloutsig_0_2z = !(celloutsig_0_1z ? in_data[69] : celloutsig_0_1z);
  assign celloutsig_0_22z = !(celloutsig_0_17z ? celloutsig_0_16z : celloutsig_0_6z);
  assign celloutsig_0_4z = ~in_data[36];
  assign celloutsig_0_6z = ~celloutsig_0_2z;
  assign celloutsig_1_1z = ~_03_;
  assign celloutsig_0_7z = ~((celloutsig_0_0z[11] | celloutsig_0_3z[2]) & in_data[42]);
  assign celloutsig_0_13z = ~((celloutsig_0_0z[7] | celloutsig_0_4z) & celloutsig_0_7z);
  assign celloutsig_1_19z = ~(celloutsig_1_8z ^ celloutsig_1_14z);
  assign celloutsig_0_17z = ~(celloutsig_0_12z[0] ^ celloutsig_0_13z);
  assign celloutsig_0_12z = celloutsig_0_10z[3:0] + celloutsig_0_10z[4:1];
  assign celloutsig_0_18z = { in_data[75:70], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z } + { celloutsig_0_15z, celloutsig_0_3z, _04_[12:5], _02_, celloutsig_0_12z };
  reg [3:0] _27_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _27_ <= 4'h0;
    else _27_ <= celloutsig_1_11z[17:14];
  assign { _01_, _05_[2:0] } = _27_;
  reg [8:0] _28_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _28_ <= 9'h000;
    else _28_ <= { celloutsig_0_0z[10:4], celloutsig_0_1z, celloutsig_0_4z };
  assign { _04_[12:5], _02_ } = _28_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _06_ <= 5'h00;
    else _06_ <= { celloutsig_0_18z[13:10], celloutsig_0_13z };
  reg [5:0] _30_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _30_ <= 6'h00;
    else _30_ <= in_data[189:184];
  assign { _07_[5:4], _00_, _07_[2], _03_, _07_[0] } = _30_;
  assign celloutsig_0_3z = celloutsig_0_0z[6:1] & celloutsig_0_0z[11:6];
  assign celloutsig_0_8z = celloutsig_0_3z[3:1] & celloutsig_0_3z[3:1];
  assign celloutsig_0_0z = in_data[89:76] / { 1'h1, in_data[59:47] };
  assign celloutsig_0_10z = { celloutsig_0_3z[3:2], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z } / { 1'h1, in_data[76:73] };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_1z } == celloutsig_1_2z[10:9];
  assign celloutsig_0_16z = ! { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_1_3z = ! celloutsig_1_2z[5:0];
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z } * in_data[106:102];
  assign celloutsig_1_9z = { celloutsig_1_6z[0], celloutsig_1_7z, celloutsig_1_6z } * { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_10z = | celloutsig_1_9z[5:2];
  assign celloutsig_0_14z = | in_data[45:31];
  assign celloutsig_0_26z = ^ { _06_[2:0], celloutsig_0_22z, celloutsig_0_6z };
  assign celloutsig_1_11z = { in_data[144:128], celloutsig_1_4z } << { in_data[123:122], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_19z = celloutsig_0_0z[12:7] << { celloutsig_0_10z[3:1], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_2z = in_data[161:145] << { in_data[152:143], celloutsig_1_1z, _07_[5:4], _00_, _07_[2], _03_, _07_[0] };
  assign celloutsig_1_5z = in_data[181:179] >> { _07_[5:4], _00_ };
  assign { _04_[19:13], _04_[4:0] } = { celloutsig_0_15z, celloutsig_0_3z, _02_, celloutsig_0_12z };
  assign _05_[3] = _01_;
  assign { _07_[3], _07_[1] } = { _00_, _03_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
