0.6
2018.1
Apr  4 2018
19:30:32
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_64_128_serial/Simeck_64_128_serial.srcs/sim_1/imports/new/Testing_IP_TB.vhd,1529947692,vhdl,,,,testing_ip_tb,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_64_128_serial/Simeck_64_128_serial.srcs/sources_1/imports/Simeck_64_128_bit_serial.srcs/sources_1/new/Simeck_64_128_bitserial.vhd,1529970360,vhdl,,,,simeck_64_128_bit_serial,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_64_128_serial/Simeck_64_128_serial.srcs/sources_1/imports/Simeck_64_128_bit_serial.srcs/sources_1/new/cnt.vhd,1504108023,vhdl,,,,cnt,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_64_128_serial/Simeck_64_128_serial.srcs/sources_1/imports/Simeck_64_128_bit_serial.srcs/sources_1/new/lfsr.vhd,1504456570,vhdl,,,,lfsr,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_64_128_serial/Simeck_64_128_serial.srcs/sources_1/imports/Simeck_64_128_bit_serial.srcs/sources_1/new/mux.vhd,1504088905,vhdl,,,,mux,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_64_128_serial/Simeck_64_128_serial.srcs/sources_1/imports/Simeck_64_128_bit_serial.srcs/sources_1/new/normal_shift_reg.vhd,1504106286,vhdl,,,,normal_shift_reg,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_64_128_serial/Simeck_64_128_serial.srcs/sources_1/imports/Simeck_64_128_bit_serial.srcs/sources_1/new/rnd_constants_function.vhd,1504454955,vhdl,,,,rnd_constants_mux,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_64_128_serial/Simeck_64_128_serial.srcs/sources_1/imports/Simeck_64_128_bit_serial.srcs/sources_1/new/rnd_function.vhd,1504089192,vhdl,,,,rnd_function,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_64_128_serial/Simeck_64_128_serial.srcs/sources_1/imports/Simeck_64_128_bit_serial.srcs/sources_1/new/tapped_shift_reg.vhd,1504188599,vhdl,,,,tapped_shift_reg,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_64_128_serial/Simeck_64_128_serial.srcs/sources_1/imports/new/Testing_IP.vhd,1529970418,vhdl,,,,testing_ip,,,,,,,,
