
*** Running vivado
    with args -log rx_cic_compiler_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rx_cic_compiler_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Dec 27 15:11:56 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source rx_cic_compiler_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 530.117 ; gain = 200.926
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rx_cic_compiler_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c4ee278cc4f30fec to dir: C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.runs/rx_cic_compiler_0_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.cache/ip/2024.1/c/4/c4ee278cc4f30fec/rx_cic_compiler_0_1.dcp to C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.runs/rx_cic_compiler_0_0_synth_1/rx_cic_compiler_0_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.cache/ip/2024.1/c/4/c4ee278cc4f30fec/rx_cic_compiler_0_1_sim_netlist.v to C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.runs/rx_cic_compiler_0_0_synth_1/rx_cic_compiler_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.cache/ip/2024.1/c/4/c4ee278cc4f30fec/rx_cic_compiler_0_1_sim_netlist.vhdl to C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.runs/rx_cic_compiler_0_0_synth_1/rx_cic_compiler_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.cache/ip/2024.1/c/4/c4ee278cc4f30fec/rx_cic_compiler_0_1_stub.v to C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.runs/rx_cic_compiler_0_0_synth_1/rx_cic_compiler_0_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.cache/ip/2024.1/c/4/c4ee278cc4f30fec/rx_cic_compiler_0_1_stub.vhdl to C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.runs/rx_cic_compiler_0_0_synth_1/rx_cic_compiler_0_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP rx_cic_compiler_0_0, cache-ID = c4ee278cc4f30fec.
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 15:12:13 2024...

*** Running vivado
    with args -log rx_cic_compiler_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rx_cic_compiler_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Dec 27 15:17:23 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source rx_cic_compiler_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 529.984 ; gain = 199.566
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rx_cic_compiler_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c4ee278cc4f30fec to dir: C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.runs/rx_cic_compiler_0_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.cache/ip/2024.1/c/4/c4ee278cc4f30fec/rx_cic_compiler_0_1.dcp to C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.runs/rx_cic_compiler_0_0_synth_1/rx_cic_compiler_0_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.cache/ip/2024.1/c/4/c4ee278cc4f30fec/rx_cic_compiler_0_1_sim_netlist.v to C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.runs/rx_cic_compiler_0_0_synth_1/rx_cic_compiler_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.cache/ip/2024.1/c/4/c4ee278cc4f30fec/rx_cic_compiler_0_1_sim_netlist.vhdl to C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.runs/rx_cic_compiler_0_0_synth_1/rx_cic_compiler_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.cache/ip/2024.1/c/4/c4ee278cc4f30fec/rx_cic_compiler_0_1_stub.v to C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.runs/rx_cic_compiler_0_0_synth_1/rx_cic_compiler_0_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.cache/ip/2024.1/c/4/c4ee278cc4f30fec/rx_cic_compiler_0_1_stub.vhdl to C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/rx.runs/rx_cic_compiler_0_0_synth_1/rx_cic_compiler_0_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP rx_cic_compiler_0_0, cache-ID = c4ee278cc4f30fec.
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 15:17:41 2024...
