Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue May 27 07:06:23 2025
| Host         : Jabberwock running 64-bit major release  (build 9200)
| Command      : report_utilization -file D:/ichiro/work/ArgSort-Kv260/argsort_16_1_1/project.rpt
| Design       : design_1_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 38994 |     0 |          0 |    117120 | 33.29 |
|   LUT as Logic             | 37487 |     0 |          0 |    117120 | 32.01 |
|   LUT as Memory            |  1507 |     0 |          0 |     57600 |  2.62 |
|     LUT as Distributed RAM |  1464 |     0 |            |           |       |
|     LUT as Shift Register  |    43 |     0 |            |           |       |
| CLB Registers              | 27942 |     0 |          0 |    234240 | 11.93 |
|   Register as Flip Flop    | 27942 |     0 |          0 |    234240 | 11.93 |
|   Register as Latch        |     0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |   975 |     0 |          0 |     14640 |  6.66 |
| F7 Muxes                   |   146 |     0 |          0 |     58560 |  0.25 |
| F8 Muxes                   |     0 |     0 |          0 |     29280 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 153   |          Yes |           - |          Set |
| 25602 |          Yes |           - |        Reset |
| 24    |          Yes |         Set |            - |
| 2163  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  7133 |     0 |          0 |     14640 | 48.72 |
|   CLBL                                     |  3399 |     0 |            |           |       |
|   CLBM                                     |  3734 |     0 |            |           |       |
| LUT as Logic                               | 37487 |     0 |          0 |    117120 | 32.01 |
|   using O5 output only                     |   259 |       |            |           |       |
|   using O6 output only                     | 27458 |       |            |           |       |
|   using O5 and O6                          |  9770 |       |            |           |       |
| LUT as Memory                              |  1507 |     0 |          0 |     57600 |  2.62 |
|   LUT as Distributed RAM                   |  1464 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  1284 |       |            |           |       |
|     using O5 and O6                        |   180 |       |            |           |       |
|   LUT as Shift Register                    |    43 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    43 |       |            |           |       |
|     using O5 and O6                        |     0 |       |            |           |       |
| CLB Registers                              | 27942 |     0 |          0 |    234240 | 11.93 |
|   Register driven from within the CLB      | 25015 |       |            |           |       |
|   Register driven from outside the CLB     |  2927 |       |            |           |       |
|     LUT in front of the register is unused |  1641 |       |            |           |       |
|     LUT in front of the register is used   |  1286 |       |            |           |       |
| Unique Control Sets                        |   479 |       |          0 |     29280 |  1.64 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   38 |     0 |          0 |       144 | 26.39 |
|   RAMB36/FIFO*    |   38 |     0 |          0 |       144 | 26.39 |
|     RAMB36E2 only |   38 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       288 |  0.00 |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1248 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    1 |     1 |          0 |       189 |  0.53 |
| HPIOB_M          |    0 |     0 |          0 |        58 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        58 |  0.00 |
| HDIOB_M          |    1 |     1 |          0 |        35 |  2.86 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    0 |     0 |          0 |        35 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         3 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |          0 |       352 |  0.85 |
|   BUFGCE             |    2 |     0 |          0 |       112 |  1.79 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    1 |     0 |          0 |         8 | 12.50 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+-----------+-------+---------------------+
|  Ref Name |  Used | Functional Category |
+-----------+-------+---------------------+
| FDCE      | 25602 |            Register |
| LUT6      | 15451 |                 CLB |
| LUT3      |  8992 |                 CLB |
| LUT4      |  8942 |                 CLB |
| LUT5      |  6841 |                 CLB |
| LUT2      |  6620 |                 CLB |
| FDRE      |  2163 |            Register |
| RAMD64E   |  1280 |                 CLB |
| CARRY8    |   975 |                 CLB |
| LUT1      |   411 |                 CLB |
| RAMD32    |   354 |                 CLB |
| FDPE      |   153 |            Register |
| MUXF7     |   146 |                 CLB |
| RAMB36E2  |    38 |            BLOCKRAM |
| SRLC32E   |    33 |                 CLB |
| FDSE      |    24 |            Register |
| SRL16E    |    10 |                 CLB |
| RAMS32    |    10 |                 CLB |
| BUFGCE    |     2 |               Clock |
| PS8       |     1 |            Advanced |
| PLLE4_ADV |     1 |               Clock |
| OBUF      |     1 |                 I/O |
| BUFG_PS   |     1 |               Clock |
+-----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0    |    1 |
| design_1_rst_ps8_0_99M_0        |    1 |
| design_1_clk_wiz_0_0            |    1 |
| design_1_auto_pc_0              |    1 |
| design_1_auto_ds_0              |    1 |
| design_1_ZYNQMP_ACP_ADAPTER_0_0 |    1 |
| design_1_ArgSort_AXI_1_0        |    1 |
+---------------------------------+------+


Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Tue May 27 07:06:36 2025
| Host              : Jabberwock running 64-bit major release  (build 9200)
| Command           : report_timing -file D:/ichiro/work/ArgSort-Kv260/argsort_16_1_1/project.rpt -append
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/QUEUE_SIZE_GT_0.curr_queue_data_reg[1][SEL][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[3].READER/CTRL/I_SIDE/CTRL_REGS/none_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 1.497ns (37.938%)  route 2.449ns (62.062%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 8.738 - 4.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    -0.115ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.246ns, distribution 1.392ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.231ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.428     2.428    design_1_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.575 r  design_1_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.378     2.953    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y39         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29709, routed)       1.638     4.635    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/ACLK
    SLICE_X39Y71         FDCE                                         r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/QUEUE_SIZE_GT_0.curr_queue_data_reg[1][SEL][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     4.750 f  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/QUEUE_SIZE_GT_0.curr_queue_data_reg[1][SEL][9]/Q
                         net (fo=5, routed)           0.439     5.189    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/req_queue_select[9]
    SLICE_X38Y76         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.187     5.376 f  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/tran_err_i_5__8/O
                         net (fo=3, routed)           0.111     5.487    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/tran_err_i_5__8_n_0
    SLICE_X38Y74         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     5.569 f  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/tran_err_i_2__9/O
                         net (fo=5, routed)           0.109     5.678    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/xfer_error[9]
    SLICE_X38Y75         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     5.827 f  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/AADDR[63]_i_3/O
                         net (fo=1, routed)           0.103     5.930    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/AADDR[63]_i_3_n_0
    SLICE_X38Y75         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.138     6.068 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/AADDR[63]_i_1__0/O
                         net (fo=75, routed)          0.219     6.287    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/addr_valid
    SLICE_X38Y76         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.056     6.343 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/QUEUE_SIZE_GT_0.curr_queue_data[3][SEL][15]_i_1/O
                         net (fo=63, routed)          0.390     6.733    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/QUEUE_SIZE_GT_0.curr_queue_data[3][INFO]
    SLICE_X41Y75         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.080     6.813 f  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/xfer_reg_error[3]_i_7/O
                         net (fo=3, routed)           0.242     7.056    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/valid1162_out
    SLICE_X43Y72         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.189     7.245 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/curr_state[0]_i_4__11/O
                         net (fo=4, routed)           0.302     7.547    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/xfer_done[3]
    SLICE_X44Y71         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.152     7.699 f  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/AXI_IF/REQ_QUEUE/curr_state[0]_i_6__2/O
                         net (fo=1, routed)           0.100     7.799    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[3].READER/CTRL/I_SIDE/CTRL_REGS/curr_state[0]_i_2__3_0
    SLICE_X44Y72         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.082     7.881 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[3].READER/CTRL/I_SIDE/CTRL_REGS/curr_state[0]_i_3__3/O
                         net (fo=1, routed)           0.058     7.939    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[3].READER/CTRL/I_SIDE/CTRL_REGS/curr_state[0]_i_3__3_n_0
    SLICE_X44Y71         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     7.996 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[3].READER/CTRL/I_SIDE/CTRL_REGS/curr_state[0]_i_2__3/O
                         net (fo=3, routed)           0.190     8.186    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[3].READER/CTRL/I_SIDE/CTRL_REGS/curr_state[0]_i_2__3_n_0
    SLICE_X44Y70         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.057     8.243 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[3].READER/CTRL/I_SIDE/CTRL_REGS/start_bit_i_2__2/O
                         net (fo=3, routed)           0.116     8.358    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[3].READER/CTRL/I_SIDE/CTRL_REGS/start_bit_i_2__2_n_0
    SLICE_X44Y70         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.153     8.511 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[3].READER/CTRL/I_SIDE/CTRL_REGS/none_flag_i_1__5/O
                         net (fo=1, routed)           0.070     8.581    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[3].READER/CTRL/I_SIDE/CTRL_REGS/none_flag_i_1__5_n_0
    SLICE_X44Y70         FDRE                                         r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[3].READER/CTRL/I_SIDE/CTRL_REGS/none_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.206     6.206    design_1_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.821 r  design_1_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.332     7.153    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y39         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=29709, routed)       1.546     8.738    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[3].READER/CTRL/I_SIDE/CTRL_REGS/ACLK
    SLICE_X44Y70         FDRE                                         r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[3].READER/CTRL/I_SIDE/CTRL_REGS/none_flag_reg/C
                         clock pessimism             -0.115     8.623    
                         clock uncertainty           -0.066     8.557    
    SLICE_X44Y70         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044     8.601    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/MRG_RD/MRG[3].READER/CTRL/I_SIDE/CTRL_REGS/none_flag_reg
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  0.020    




