---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---
**Journal Publications**
## 2024
**Liqiang Lu**, Zizhang Luo, Size Zheng, Jieming Yin, Jason Cong, Yun Liang, Jianwei Yin: Rubick: A Unified Infrastructure for Analyzing, Exploring, and Implementing Spatial Architectures via Dataflow Decomposition. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 43(4): 1177-1190
## 2023
[J8]	Liancheng Jia, Zizhang Luo, **Liqiang Lu**, Yun Liang: Automatic Generation of Spatial Accelerator for Tensor Algebra. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(6): 1898-1911

## 2022

[J6]	Yun Liang, Qingcheng Xiao, **Liqiang Lu**, Jiaming Xie: FCNNLib: A Flexible Convolution Algorithm Library for Deep Learning on FPGAs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(8): 2546-2559

[J5]	**Liqiang Lu**, Yun Liang: Morphling: A Reconfigurable Architecture for Tensor Computation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(11): 4733-4746
2021

[J4]	Yun Liang, **Liqiang Lu**, Jiaming Xie: OMNI: A Framework for Integrating Hardware and Software Optimizations for Sparse CNNs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 40(8): 1648-1661
2020

[J3]	Liancheng Jia, **Liqiang Lu**, Xuechao Wei, Yun Liang: Generating Systolic Array Accelerators With Reusable Blocks. IEEE Micro 40(4): 85-92

[J2]	Liancheng Jia, Yun Liang, Xiuhong Li, **Liqiang Lu**, Shengen Yan: Enabling Efficient Fast Convolution Algorithms on GPUs via MegaKernels. IEEE Trans. Computers 69(7): 986-997

[J1]	Yun Liang, **Liqiang Lu**, Qingcheng Xiao, Shengen Yan: Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(4): 857-870
Conference Papers

## 2023

[C15]	Zizhang Luo, **Liqiang Lu**, Size Zheng, Jieming Yin, Jason Cong, Jianwei Yin, Yun Liang: Rubick: A Synthesis Framework for Spatial Architectures via Dataflow Decomposition. DAC 2023: 1-6

[C14]	Zizhang Luo, **Liqiang Lu**, Yicheng Jin, Liancheng Jia, Yun Liang: Calabash: Accelerating Attention Using a Systolic Array Chain on FPGAs. FPL 2023: 242-247

[C13]	Siwei Tan, Mingqian Yu, Andre Python, Yongheng Shang, Tingting Li, **Liqiang Lu**, Jianwei Yin: HyQSAT: A Hybrid Approach for 3-SAT Problems by Integrating Quantum Annealer with CDCL. HPCA 2023: 731-744

[C12]	Siwei Tan, Congliang Lang, Liang Xiang, Shudi Wang, Xinghui Jia, Ziqi Tan, Tingting Li, Jieming Yin, Yongheng Shang, Andre Python, **Liqiang Lu**, Jianwei Yin: QuCT: A Framework for Analyzing Quantum Circuit by Extracting Contextual and Topological Features. MICRO 2023: 494-508

## 2022

[C11]	Size Zheng, Renze Chen, Anjiang Wei, Yicheng Jin, Qin Han, **Liqiang Lu**, Bingyang Wu, Xiuhong Li, Shengen Yan, Yun Liang: AMOS: enabling automatic mapping for tensor computations on spatial accelerators with hardware abstraction. ISCA 2022: 874-887

## 2021

Yun Liang, Liqiang Lu, Yinchen Jin, Jiaming Xie, Ruirui Huang, Jiansong Zhang, Wei Lin: An Efficient Hardware Design for Accelerating Sparse CNNs with NAS-Based Models. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(3): 597-613

[C10]	Liancheng Jia, Zizhang Luo, **Liqiang Lu**, Yun Liang: TensorLib: A Spatial Accelerator Generation Framework for Tensor Algebra. DAC 2021: 865-870


[C9]	**Liqiang Lu**, Naiqing Guan, Yuyue Wang, Liancheng Jia, Zizhang Luo, Jieming Yin, Jason Cong, Yun Liang: TENET: A Framework for Modeling Tensor Dataflow Based on Relation-centric Notation. ISCA 2021: 720-733

[C8]	Liancheng Jia, Zizhang Luo, **Liqiang Lu**, Yun Liang: Analyzing the Design Space of Spatial Tensor Accelerators on FPGAs. ISVLSI 2021: 230-235

[C7]	**Liqiang Lu**, Yicheng Jin, Hangrui Bi, Zizhang Luo, Peng Li, Tao Wang, Yun Liang: Sanger: A Co-Design Framework for Enabling Sparse Attention using Reconfigurable Architecture. MICRO 2021: 977-991

## 2020

[C6]	Qingcheng Xiao, **Liqiang Lu**, Jiaming Xie, Yun Liang: FCNNLib: An Efficient and Flexible Convolution Algorithm Library on FPGAs. DAC 2020: 1-6

## 2019

**Liqiang Lu**, Size Zheng, Qingcheng Xiao, Deming Chen, Yun Liang: Accelerating convolutional neural networks on FPGAs (in Chinese). Sci Sin Inform, 2019, 49: 277–294
[C5]	**Liqiang Lu**, Jiaming Xie, Ruirui Huang, Jiansong Zhang, Wei Lin, Yun Liang: An Efficient Hardware Accelerator for Sparse Convolutional Neural Networks on FPGAs. FCCM 2019: 17-25

## 2018

[C3]	**Liqiang Lu**, Yun Liang: SpWA: an efficient sparse winograd convolutional neural networks accelerator on FPGAs. DAC 2018: 135:1-135:6

## 2017

[C2]	Qingcheng Xiao, Yun Liang, **Liqiang Lu**, Shengen Yan, Yu-Wing Tai: Exploring Heterogeneous Algorithms for Accelerating Deep Convolutional Neural Networks on FPGAs. DAC 2017: 62:1-62:6

[C1]	**Liqiang Lu**, Yun Liang, Qingcheng Xiao, Shengen Yan: Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs. FCCM 2017: 101-108

**Liqiang Lu**, Size Zheng, Qingcheng Xiao, Deming Chen, Yun Liang: Accelerating convolutional neural networks on FPGAs (in Chinese). Sci Sin Inform, 2019, 49: 277–294


# Conference papers
## 2024

Siwei Tan, Debin Xiang, **Liqiang Lu**, Junlin Lu, Qiuping Jiang, Mingshuai Chen, Jianwei Yin: MorphQPV: Exploiting Isomorphism in Quantum Programs to Facilitate Confident Verification. ASPLOS 2024: 671–688
Siwei Tan, Liqiang Lu, Hanyu Zhang, Jia Yu, Congliang Lang, Yongheng Shang, Xinkui Zhao, Mingshuai Chen, Yun Liang, and Jianwei Yin: QuFEM: Fast and Accurate Quantum Readout Calibration Using the Finite Element Method. ASPLOS 2024: 948–963