-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
-- Date        : Sat Sep 19 21:13:11 2015
-- Host        : zombie running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               e:/Ubuntu_source_code_data/ECE_527_MP/mp2/partA/partA.srcs/sources_1/bd/partA/ip/partA_OLED_ip_0_1/partA_OLED_ip_0_1_funcsim.vhdl
-- Design      : partA_OLED_ip_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity partA_OLED_ip_0_1_Delay is
  port (
    \current_state_reg[0]_0\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    temp_delay_en_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 53 downto 0 );
    \after_state_reg[21]\ : in STD_LOGIC;
    RST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of partA_OLED_ip_0_1_Delay : entity is "Delay";
end partA_OLED_ip_0_1_Delay;

architecture STRUCTURE of partA_OLED_ip_0_1_Delay is
  signal \clk_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[10]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[11]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \clk_counter[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \clk_counter[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \clk_counter[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \clk_counter[12]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[13]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[14]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[15]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \clk_counter[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \clk_counter[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \clk_counter[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \clk_counter[16]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \clk_counter[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \clk_counter[16]_i_5_n_0\ : STD_LOGIC;
  signal \clk_counter[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter[9]_i_1_n_0\ : STD_LOGIC;
  signal \clk_counter_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \clk_counter_reg[11]_i_2__0_n_1\ : STD_LOGIC;
  signal \clk_counter_reg[11]_i_2__0_n_2\ : STD_LOGIC;
  signal \clk_counter_reg[11]_i_2__0_n_3\ : STD_LOGIC;
  signal \clk_counter_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \clk_counter_reg[15]_i_2__0_n_1\ : STD_LOGIC;
  signal \clk_counter_reg[15]_i_2__0_n_2\ : STD_LOGIC;
  signal \clk_counter_reg[15]_i_2__0_n_3\ : STD_LOGIC;
  signal \clk_counter_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \clk_counter_reg[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \clk_counter_reg[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \clk_counter_reg[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \clk_counter_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \clk_counter_reg[7]_i_2__0_n_1\ : STD_LOGIC;
  signal \clk_counter_reg[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \clk_counter_reg[7]_i_2__0_n_3\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal \current_state[27]_i_10__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_11__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_12__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_13__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_14__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_15__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_16__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_17__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_18__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_19__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_20__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_21__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_22__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_23__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_24__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_25__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_26__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_27__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_28__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_29__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_30__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_31__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_4__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_5__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_6__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_7__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_8__2_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_9__0_n_0\ : STD_LOGIC;
  signal \current_state_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \current_state_reg[27]_i_3__0_n_1\ : STD_LOGIC;
  signal \current_state_reg[27]_i_3__0_n_2\ : STD_LOGIC;
  signal \current_state_reg[27]_i_3__0_n_3\ : STD_LOGIC;
  signal \current_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[19]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[24]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[26]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[27]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal data1 : STD_LOGIC;
  signal \ms_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \ms_counter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \ms_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \ms_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \ms_counter[0]_i_6_n_0\ : STD_LOGIC;
  signal ms_counter_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ms_counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[9]_i_2__0_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \NLW_clk_counter_reg[16]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_counter_reg[16]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_current_state_reg[27]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ms_counter_reg[9]_i_2__0_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ms_counter_reg[9]_i_2__0_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter[10]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \clk_counter[11]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \clk_counter[12]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \clk_counter[13]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \clk_counter[14]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \clk_counter[15]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \clk_counter[16]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \clk_counter[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \clk_counter[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \clk_counter[3]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \clk_counter[5]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \clk_counter[9]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \current_state[0]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \current_state[19]_i_1__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \current_state[24]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \current_state[26]_i_1__1\ : label is "soft_lutpair130";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \ms_counter_reg[1]_i_2__0_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \ms_counter_reg[1]_i_2__0_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \ms_counter_reg[5]_i_2__0_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \ms_counter_reg[5]_i_2__0_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \ms_counter_reg[9]_i_2__0_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \ms_counter_reg[9]_i_2__0_CARRY4\ : label is "LO:O";
begin
\clk_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[16]_i_2__0_n_0\,
      I1 => data0(0),
      O => \clk_counter[0]_i_1_n_0\
    );
\clk_counter[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[16]_i_2__0_n_0\,
      I1 => data0(10),
      O => \clk_counter[10]_i_1_n_0\
    );
\clk_counter[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[16]_i_2__0_n_0\,
      I1 => data0(11),
      O => \clk_counter[11]_i_1_n_0\
    );
\clk_counter[11]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[11]\,
      O => \clk_counter[11]_i_3__0_n_0\
    );
\clk_counter[11]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[10]\,
      O => \clk_counter[11]_i_4__0_n_0\
    );
\clk_counter[11]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[9]\,
      O => \clk_counter[11]_i_5__0_n_0\
    );
\clk_counter[11]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[8]\,
      O => \clk_counter[11]_i_6__0_n_0\
    );
\clk_counter[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[16]_i_2__0_n_0\,
      I1 => data0(12),
      O => \clk_counter[12]_i_1_n_0\
    );
\clk_counter[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[16]_i_2__0_n_0\,
      I1 => data0(13),
      O => \clk_counter[13]_i_1_n_0\
    );
\clk_counter[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[16]_i_2__0_n_0\,
      I1 => data0(14),
      O => \clk_counter[14]_i_1_n_0\
    );
\clk_counter[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[16]_i_2__0_n_0\,
      I1 => data0(15),
      O => \clk_counter[15]_i_1_n_0\
    );
\clk_counter[15]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[15]\,
      O => \clk_counter[15]_i_3__0_n_0\
    );
\clk_counter[15]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[14]\,
      O => \clk_counter[15]_i_4__0_n_0\
    );
\clk_counter[15]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[13]\,
      O => \clk_counter[15]_i_5__0_n_0\
    );
\clk_counter[15]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[12]\,
      O => \clk_counter[15]_i_6__0_n_0\
    );
\clk_counter[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[16]_i_2__0_n_0\,
      I1 => data0(16),
      O => \clk_counter[16]_i_1_n_0\
    );
\clk_counter[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[16]\,
      I1 => \clk_counter_reg_n_0_[12]\,
      I2 => \clk_counter_reg_n_0_[13]\,
      I3 => \ms_counter[0]_i_3__0_n_0\,
      I4 => \clk_counter[16]_i_4__0_n_0\,
      I5 => \clk_counter[16]_i_5_n_0\,
      O => \clk_counter[16]_i_2__0_n_0\
    );
\clk_counter[16]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      I1 => \clk_counter_reg_n_0_[6]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[3]\,
      I4 => \clk_counter_reg_n_0_[2]\,
      I5 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[16]_i_4__0_n_0\
    );
\clk_counter[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[9]\,
      I1 => \clk_counter_reg_n_0_[8]\,
      I2 => \clk_counter_reg_n_0_[4]\,
      I3 => \clk_counter_reg_n_0_[5]\,
      I4 => \clk_counter_reg_n_0_[11]\,
      I5 => \clk_counter_reg_n_0_[10]\,
      O => \clk_counter[16]_i_5_n_0\
    );
\clk_counter[16]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[16]\,
      O => \clk_counter[16]_i_6__0_n_0\
    );
\clk_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[16]_i_2__0_n_0\,
      I1 => data0(1),
      O => \clk_counter[1]_i_1_n_0\
    );
\clk_counter[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[16]_i_2__0_n_0\,
      I1 => data0(2),
      O => \clk_counter[2]_i_1_n_0\
    );
\clk_counter[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[16]_i_2__0_n_0\,
      I1 => data0(3),
      O => \clk_counter[3]_i_1_n_0\
    );
\clk_counter[3]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      O => \clk_counter[3]_i_3__0_n_0\
    );
\clk_counter[3]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      O => \clk_counter[3]_i_4__0_n_0\
    );
\clk_counter[3]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[3]_i_5__0_n_0\
    );
\clk_counter[3]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[3]_i_6__0_n_0\
    );
\clk_counter[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[16]_i_2__0_n_0\,
      I1 => data0(4),
      O => \clk_counter[4]_i_1_n_0\
    );
\clk_counter[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[16]_i_2__0_n_0\,
      I1 => data0(5),
      O => \clk_counter[5]_i_1_n_0\
    );
\clk_counter[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[16]_i_2__0_n_0\,
      I1 => data0(6),
      O => \clk_counter[6]_i_1_n_0\
    );
\clk_counter[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[16]_i_2__0_n_0\,
      I1 => data0(7),
      O => \clk_counter[7]_i_1_n_0\
    );
\clk_counter[7]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      O => \clk_counter[7]_i_3__0_n_0\
    );
\clk_counter[7]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      O => \clk_counter[7]_i_4__0_n_0\
    );
\clk_counter[7]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[5]\,
      O => \clk_counter[7]_i_5__0_n_0\
    );
\clk_counter[7]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[7]_i_6__0_n_0\
    );
\clk_counter[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[16]_i_2__0_n_0\,
      I1 => data0(8),
      O => \clk_counter[8]_i_1_n_0\
    );
\clk_counter[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \clk_counter[16]_i_2__0_n_0\,
      I1 => data0(9),
      O => \clk_counter[9]_i_1_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[0]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[0]\,
      R => p_1_in(27)
    );
\clk_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[10]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[10]\,
      R => p_1_in(27)
    );
\clk_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[11]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[11]\,
      R => p_1_in(27)
    );
\clk_counter_reg[11]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_counter_reg[7]_i_2__0_n_0\,
      CO(3) => \clk_counter_reg[11]_i_2__0_n_0\,
      CO(2) => \clk_counter_reg[11]_i_2__0_n_1\,
      CO(1) => \clk_counter_reg[11]_i_2__0_n_2\,
      CO(0) => \clk_counter_reg[11]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => data0(11 downto 8),
      S(3) => \clk_counter[11]_i_3__0_n_0\,
      S(2) => \clk_counter[11]_i_4__0_n_0\,
      S(1) => \clk_counter[11]_i_5__0_n_0\,
      S(0) => \clk_counter[11]_i_6__0_n_0\
    );
\clk_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[12]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[12]\,
      R => p_1_in(27)
    );
\clk_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[13]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[13]\,
      R => p_1_in(27)
    );
\clk_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[14]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[14]\,
      R => p_1_in(27)
    );
\clk_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[15]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[15]\,
      R => p_1_in(27)
    );
\clk_counter_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_counter_reg[11]_i_2__0_n_0\,
      CO(3) => \clk_counter_reg[15]_i_2__0_n_0\,
      CO(2) => \clk_counter_reg[15]_i_2__0_n_1\,
      CO(1) => \clk_counter_reg[15]_i_2__0_n_2\,
      CO(0) => \clk_counter_reg[15]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => data0(15 downto 12),
      S(3) => \clk_counter[15]_i_3__0_n_0\,
      S(2) => \clk_counter[15]_i_4__0_n_0\,
      S(1) => \clk_counter[15]_i_5__0_n_0\,
      S(0) => \clk_counter[15]_i_6__0_n_0\
    );
\clk_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[16]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[16]\,
      R => p_1_in(27)
    );
\clk_counter_reg[16]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_counter_reg[15]_i_2__0_n_0\,
      CO(3 downto 0) => \NLW_clk_counter_reg[16]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_clk_counter_reg[16]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => data0(16),
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \clk_counter[16]_i_6__0_n_0\
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[1]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[1]\,
      R => p_1_in(27)
    );
\clk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[2]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[2]\,
      R => p_1_in(27)
    );
\clk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[3]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[3]\,
      R => p_1_in(27)
    );
\clk_counter_reg[3]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clk_counter_reg[3]_i_2__0_n_0\,
      CO(2) => \clk_counter_reg[3]_i_2__0_n_1\,
      CO(1) => \clk_counter_reg[3]_i_2__0_n_2\,
      CO(0) => \clk_counter_reg[3]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \clk_counter_reg_n_0_[0]\,
      O(3 downto 0) => data0(3 downto 0),
      S(3) => \clk_counter[3]_i_3__0_n_0\,
      S(2) => \clk_counter[3]_i_4__0_n_0\,
      S(1) => \clk_counter[3]_i_5__0_n_0\,
      S(0) => \clk_counter[3]_i_6__0_n_0\
    );
\clk_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[4]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[4]\,
      R => p_1_in(27)
    );
\clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[5]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[5]\,
      R => p_1_in(27)
    );
\clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[6]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[6]\,
      R => p_1_in(27)
    );
\clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[7]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[7]\,
      R => p_1_in(27)
    );
\clk_counter_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_counter_reg[3]_i_2__0_n_0\,
      CO(3) => \clk_counter_reg[7]_i_2__0_n_0\,
      CO(2) => \clk_counter_reg[7]_i_2__0_n_1\,
      CO(1) => \clk_counter_reg[7]_i_2__0_n_2\,
      CO(0) => \clk_counter_reg[7]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => data0(7 downto 4),
      S(3) => \clk_counter[7]_i_3__0_n_0\,
      S(2) => \clk_counter[7]_i_4__0_n_0\,
      S(1) => \clk_counter[7]_i_5__0_n_0\,
      S(0) => \clk_counter[7]_i_6__0_n_0\
    );
\clk_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[8]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[8]\,
      R => p_1_in(27)
    );
\clk_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[9]_i_1_n_0\,
      Q => \clk_counter_reg_n_0_[9]\,
      R => p_1_in(27)
    );
\current_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[24]\,
      I1 => \current_state_reg_n_0_[0]\,
      I2 => \current_state_reg_n_0_[26]\,
      I3 => \current_state_reg_n_0_[19]\,
      I4 => \current_state_reg_n_0_[27]\,
      O => p_1_in(0)
    );
\current_state[19]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10020000"
    )
        port map (
      I0 => \current_state_reg_n_0_[19]\,
      I1 => \current_state_reg_n_0_[26]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[24]\,
      I4 => \current_state_reg_n_0_[27]\,
      O => p_1_in(19)
    );
\current_state[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFDFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[19]\,
      I1 => \current_state_reg_n_0_[0]\,
      I2 => \current_state_reg_n_0_[26]\,
      I3 => \current_state_reg_n_0_[24]\,
      I4 => \current_state_reg_n_0_[27]\,
      O => p_1_in(24)
    );
\current_state[26]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[24]\,
      I1 => \current_state_reg_n_0_[0]\,
      I2 => \current_state_reg_n_0_[26]\,
      I3 => \current_state_reg_n_0_[19]\,
      I4 => \current_state_reg_n_0_[27]\,
      O => p_1_in(26)
    );
\current_state[27]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \current_state[27]_i_12__0_n_0\,
      I1 => \current_state[27]_i_13__0_n_0\,
      I2 => \current_state[27]_i_14__0_n_0\,
      I3 => \current_state[27]_i_15__1_n_0\,
      I4 => \current_state[27]_i_16__0_n_0\,
      O => \current_state[27]_i_10__0_n_0\
    );
\current_state[27]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \current_state[27]_i_17__0_n_0\,
      I1 => \current_state[27]_i_18__0_n_0\,
      I2 => \current_state[27]_i_19__1_n_0\,
      I3 => \current_state[27]_i_20__1_n_0\,
      I4 => \current_state[27]_i_21__0_n_0\,
      O => \current_state[27]_i_11__0_n_0\
    );
\current_state[27]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => Q(13),
      I1 => Q(19),
      I2 => Q(9),
      I3 => Q(8),
      I4 => Q(2),
      I5 => Q(20),
      O => \current_state[27]_i_12__0_n_0\
    );
\current_state[27]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => Q(11),
      I1 => Q(17),
      I2 => Q(5),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(23),
      O => \current_state[27]_i_13__0_n_0\
    );
\current_state[27]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => Q(38),
      I1 => Q(43),
      I2 => Q(47),
      I3 => Q(51),
      I4 => Q(45),
      I5 => Q(46),
      O => \current_state[27]_i_14__0_n_0\
    );
\current_state[27]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => Q(33),
      I1 => \after_state_reg[21]\,
      I2 => Q(24),
      I3 => Q(27),
      I4 => Q(31),
      I5 => Q(32),
      O => \current_state[27]_i_15__1_n_0\
    );
\current_state[27]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[27]_i_22__1_n_0\,
      I1 => \current_state[27]_i_23__0_n_0\,
      I2 => \current_state[27]_i_24__0_n_0\,
      I3 => Q(28),
      I4 => \current_state[27]_i_25__0_n_0\,
      I5 => \current_state[27]_i_26__1_n_0\,
      O => \current_state[27]_i_16__0_n_0\
    );
\current_state[27]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => Q(19),
      I1 => Q(13),
      I2 => Q(8),
      I3 => Q(9),
      I4 => Q(20),
      I5 => Q(2),
      O => \current_state[27]_i_17__0_n_0\
    );
\current_state[27]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => Q(17),
      I1 => Q(11),
      I2 => Q(0),
      I3 => Q(5),
      I4 => Q(23),
      I5 => Q(1),
      O => \current_state[27]_i_18__0_n_0\
    );
\current_state[27]_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => Q(43),
      I1 => Q(38),
      I2 => Q(51),
      I3 => Q(47),
      I4 => Q(46),
      I5 => Q(45),
      O => \current_state[27]_i_19__1_n_0\
    );
\current_state[27]_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \after_state_reg[21]\,
      I1 => Q(33),
      I2 => Q(27),
      I3 => Q(24),
      I4 => Q(32),
      I5 => Q(31),
      O => \current_state[27]_i_20__1_n_0\
    );
\current_state[27]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \current_state[27]_i_27__0_n_0\,
      I1 => \current_state[27]_i_28__0_n_0\,
      I2 => \current_state[27]_i_29__1_n_0\,
      I3 => Q(28),
      I4 => \current_state[27]_i_30__1_n_0\,
      I5 => \current_state[27]_i_31__0_n_0\,
      O => \current_state[27]_i_21__0_n_0\
    );
\current_state[27]_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => Q(14),
      I1 => Q(4),
      I2 => Q(48),
      I3 => Q(50),
      I4 => Q(7),
      I5 => Q(3),
      O => \current_state[27]_i_22__1_n_0\
    );
\current_state[27]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => Q(34),
      I1 => Q(18),
      I2 => Q(22),
      I3 => Q(26),
      I4 => Q(35),
      I5 => Q(37),
      O => \current_state[27]_i_23__0_n_0\
    );
\current_state[27]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => Q(42),
      I1 => Q(40),
      I2 => Q(44),
      I3 => Q(39),
      I4 => Q(41),
      I5 => Q(49),
      O => \current_state[27]_i_24__0_n_0\
    );
\current_state[27]_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => Q(29),
      I1 => Q(25),
      I2 => Q(15),
      I3 => Q(6),
      I4 => Q(36),
      I5 => Q(53),
      O => \current_state[27]_i_25__0_n_0\
    );
\current_state[27]_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => Q(12),
      I1 => Q(21),
      I2 => Q(52),
      I3 => Q(10),
      I4 => Q(16),
      I5 => Q(30),
      O => \current_state[27]_i_26__1_n_0\
    );
\current_state[27]_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => Q(4),
      I1 => Q(14),
      I2 => Q(50),
      I3 => Q(48),
      I4 => Q(3),
      I5 => Q(7),
      O => \current_state[27]_i_27__0_n_0\
    );
\current_state[27]_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(18),
      I1 => Q(34),
      I2 => Q(26),
      I3 => Q(22),
      I4 => Q(37),
      I5 => Q(35),
      O => \current_state[27]_i_28__0_n_0\
    );
\current_state[27]_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => Q(40),
      I1 => Q(42),
      I2 => Q(39),
      I3 => Q(44),
      I4 => Q(49),
      I5 => Q(41),
      O => \current_state[27]_i_29__1_n_0\
    );
\current_state[27]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[24]\,
      I1 => \current_state_reg_n_0_[26]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[19]\,
      I4 => \current_state_reg_n_0_[27]\,
      O => p_1_in(27)
    );
\current_state[27]_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => Q(25),
      I1 => Q(29),
      I2 => Q(6),
      I3 => Q(15),
      I4 => Q(53),
      I5 => Q(36),
      O => \current_state[27]_i_30__1_n_0\
    );
\current_state[27]_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => Q(21),
      I1 => Q(12),
      I2 => Q(10),
      I3 => Q(52),
      I4 => Q(30),
      I5 => Q(16),
      O => \current_state[27]_i_31__0_n_0\
    );
\current_state[27]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFBDFDFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[27]\,
      I1 => \current_state_reg_n_0_[26]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => temp_delay_en_reg,
      I4 => \current_state_reg_n_0_[19]\,
      I5 => \current_state_reg_n_0_[24]\,
      O => \current_state[27]_i_4__1_n_0\
    );
\current_state[27]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFBFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[27]\,
      I1 => \current_state_reg_n_0_[26]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => temp_delay_en_reg,
      I4 => \current_state_reg_n_0_[19]\,
      I5 => \current_state_reg_n_0_[24]\,
      O => \current_state[27]_i_5__1_n_0\
    );
\current_state[27]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ms_counter_reg(11),
      I1 => ms_counter_reg(10),
      I2 => ms_counter_reg(9),
      O => \current_state[27]_i_6__1_n_0\
    );
\current_state[27]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \current_state[27]_i_10__0_n_0\,
      I1 => ms_counter_reg(6),
      I2 => \current_state[27]_i_11__0_n_0\,
      I3 => ms_counter_reg(8),
      I4 => ms_counter_reg(7),
      O => \current_state[27]_i_7__1_n_0\
    );
\current_state[27]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \current_state[27]_i_10__0_n_0\,
      I1 => ms_counter_reg(5),
      I2 => \current_state[27]_i_11__0_n_0\,
      I3 => ms_counter_reg(3),
      I4 => ms_counter_reg(4),
      O => \current_state[27]_i_8__2_n_0\
    );
\current_state[27]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005808"
    )
        port map (
      I0 => ms_counter_reg(0),
      I1 => \current_state[27]_i_10__0_n_0\,
      I2 => ms_counter_reg(2),
      I3 => \current_state[27]_i_11__0_n_0\,
      I4 => ms_counter_reg(1),
      O => \current_state[27]_i_9__0_n_0\
    );
\current_state[84]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[24]\,
      I1 => \current_state_reg_n_0_[27]\,
      I2 => \current_state_reg_n_0_[19]\,
      I3 => temp_delay_en_reg,
      I4 => \current_state_reg_n_0_[0]\,
      I5 => \current_state_reg_n_0_[26]\,
      O => \current_state_reg[0]_0\
    );
\current_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \current_state_reg[27]_i_1_n_0\,
      D => p_1_in(0),
      Q => \current_state_reg_n_0_[0]\,
      S => RST
    );
\current_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \current_state_reg[27]_i_1_n_0\,
      D => p_1_in(19),
      Q => \current_state_reg_n_0_[19]\,
      R => RST
    );
\current_state_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \current_state_reg[27]_i_1_n_0\,
      D => p_1_in(24),
      Q => \current_state_reg_n_0_[24]\,
      S => RST
    );
\current_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \current_state_reg[27]_i_1_n_0\,
      D => p_1_in(26),
      Q => \current_state_reg_n_0_[26]\,
      R => RST
    );
\current_state_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \current_state_reg[27]_i_1_n_0\,
      D => p_1_in(27),
      Q => \current_state_reg_n_0_[27]\,
      S => RST
    );
\current_state_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \current_state[27]_i_4__1_n_0\,
      I1 => \current_state[27]_i_5__1_n_0\,
      O => \current_state_reg[27]_i_1_n_0\,
      S => data1
    );
\current_state_reg[27]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data1,
      CO(2) => \current_state_reg[27]_i_3__0_n_1\,
      CO(1) => \current_state_reg[27]_i_3__0_n_2\,
      CO(0) => \current_state_reg[27]_i_3__0_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_current_state_reg[27]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \current_state[27]_i_6__1_n_0\,
      S(2) => \current_state[27]_i_7__1_n_0\,
      S(1) => \current_state[27]_i_8__2_n_0\,
      S(0) => \current_state[27]_i_9__0_n_0\
    );
\ms_counter[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[13]\,
      I1 => \clk_counter_reg_n_0_[12]\,
      I2 => \ms_counter[0]_i_3__0_n_0\,
      I3 => \clk_counter_reg_n_0_[16]\,
      I4 => \ms_counter[0]_i_4_n_0\,
      I5 => \ms_counter[0]_i_5_n_0\,
      O => \ms_counter[0]_i_1__0_n_0\
    );
\ms_counter[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[15]\,
      I1 => \clk_counter_reg_n_0_[14]\,
      O => \ms_counter[0]_i_3__0_n_0\
    );
\ms_counter[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      I1 => \clk_counter_reg_n_0_[7]\,
      I2 => \clk_counter_reg_n_0_[3]\,
      I3 => \clk_counter_reg_n_0_[0]\,
      I4 => \clk_counter_reg_n_0_[1]\,
      I5 => \clk_counter_reg_n_0_[2]\,
      O => \ms_counter[0]_i_4_n_0\
    );
\ms_counter[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[8]\,
      I1 => \clk_counter_reg_n_0_[9]\,
      I2 => \clk_counter_reg_n_0_[5]\,
      I3 => \clk_counter_reg_n_0_[4]\,
      I4 => \clk_counter_reg_n_0_[10]\,
      I5 => \clk_counter_reg_n_0_[11]\,
      O => \ms_counter[0]_i_5_n_0\
    );
\ms_counter[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ms_counter_reg(0),
      O => \ms_counter[0]_i_6_n_0\
    );
\ms_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1__0_n_0\,
      D => \ms_counter_reg[0]_i_2__0_n_0\,
      Q => ms_counter_reg(0),
      R => p_1_in(27)
    );
\ms_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1__0_n_0\,
      D => \ms_counter_reg[10]_i_1__0_n_0\,
      Q => ms_counter_reg(10),
      R => p_1_in(27)
    );
\ms_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1__0_n_0\,
      D => \ms_counter_reg[11]_i_1__0_n_0\,
      Q => ms_counter_reg(11),
      R => p_1_in(27)
    );
\ms_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1__0_n_0\,
      D => \ms_counter_reg[1]_i_1__0_n_0\,
      Q => ms_counter_reg(1),
      R => p_1_in(27)
    );
\ms_counter_reg[1]_i_2__0_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ms_counter_reg[4]_i_2__0_n_0\,
      CO(2) => \ms_counter_reg[3]_i_2__0_n_0\,
      CO(1) => \ms_counter_reg[2]_i_2__0_n_0\,
      CO(0) => \ms_counter_reg[1]_i_2__0_n_0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \ms_counter_reg[3]_i_1__0_n_0\,
      O(2) => \ms_counter_reg[2]_i_1__0_n_0\,
      O(1) => \ms_counter_reg[1]_i_1__0_n_0\,
      O(0) => \ms_counter_reg[0]_i_2__0_n_0\,
      S(3 downto 1) => ms_counter_reg(3 downto 1),
      S(0) => \ms_counter[0]_i_6_n_0\
    );
\ms_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1__0_n_0\,
      D => \ms_counter_reg[2]_i_1__0_n_0\,
      Q => ms_counter_reg(2),
      R => p_1_in(27)
    );
\ms_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1__0_n_0\,
      D => \ms_counter_reg[3]_i_1__0_n_0\,
      Q => ms_counter_reg(3),
      R => p_1_in(27)
    );
\ms_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1__0_n_0\,
      D => \ms_counter_reg[4]_i_1__0_n_0\,
      Q => ms_counter_reg(4),
      R => p_1_in(27)
    );
\ms_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1__0_n_0\,
      D => \ms_counter_reg[5]_i_1__0_n_0\,
      Q => ms_counter_reg(5),
      R => p_1_in(27)
    );
\ms_counter_reg[5]_i_2__0_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ms_counter_reg[4]_i_2__0_n_0\,
      CO(3) => \ms_counter_reg[8]_i_2__0_n_0\,
      CO(2) => \ms_counter_reg[7]_i_2__0_n_0\,
      CO(1) => \ms_counter_reg[6]_i_2__0_n_0\,
      CO(0) => \ms_counter_reg[5]_i_2__0_n_0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \ms_counter_reg[7]_i_1__0_n_0\,
      O(2) => \ms_counter_reg[6]_i_1__0_n_0\,
      O(1) => \ms_counter_reg[5]_i_1__0_n_0\,
      O(0) => \ms_counter_reg[4]_i_1__0_n_0\,
      S(3 downto 0) => ms_counter_reg(7 downto 4)
    );
\ms_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1__0_n_0\,
      D => \ms_counter_reg[6]_i_1__0_n_0\,
      Q => ms_counter_reg(6),
      R => p_1_in(27)
    );
\ms_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1__0_n_0\,
      D => \ms_counter_reg[7]_i_1__0_n_0\,
      Q => ms_counter_reg(7),
      R => p_1_in(27)
    );
\ms_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1__0_n_0\,
      D => \ms_counter_reg[8]_i_1__0_n_0\,
      Q => ms_counter_reg(8),
      R => p_1_in(27)
    );
\ms_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1__0_n_0\,
      D => \ms_counter_reg[9]_i_1__0_n_0\,
      Q => ms_counter_reg(9),
      R => p_1_in(27)
    );
\ms_counter_reg[9]_i_2__0_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ms_counter_reg[8]_i_2__0_n_0\,
      CO(3 downto 2) => \NLW_ms_counter_reg[9]_i_2__0_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ms_counter_reg[10]_i_2__0_n_0\,
      CO(0) => \ms_counter_reg[9]_i_2__0_n_0\,
      CYINIT => '0',
      DI(3) => \NLW_ms_counter_reg[9]_i_2__0_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \ms_counter_reg[11]_i_1__0_n_0\,
      O(2) => \ms_counter_reg[10]_i_1__0_n_0\,
      O(1) => \ms_counter_reg[9]_i_1__0_n_0\,
      O(0) => \ms_counter_reg[8]_i_1__0_n_0\,
      S(3 downto 0) => ms_counter_reg(11 downto 8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity partA_OLED_ip_0_1_Delay_0 is
  port (
    \current_state_reg[16]\ : out STD_LOGIC;
    \current_state_reg[64]\ : out STD_LOGIC;
    \current_state_reg[17]\ : out STD_LOGIC;
    \current_state_reg[16]_0\ : out STD_LOGIC;
    \current_state_reg[3]\ : in STD_LOGIC;
    \current_state_reg[36]\ : in STD_LOGIC;
    \current_state_reg[52]\ : in STD_LOGIC;
    current_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \current_state_reg[57]\ : in STD_LOGIC;
    \current_state_reg[2]\ : in STD_LOGIC;
    \current_state_reg[13]\ : in STD_LOGIC;
    \FSM_sequential_current_state_reg[1]\ : in STD_LOGIC;
    \current_state_reg[1]\ : in STD_LOGIC;
    temp_delay_en_reg : in STD_LOGIC;
    \current_state_reg[16]_1\ : in STD_LOGIC;
    \current_state_reg[1]_0\ : in STD_LOGIC;
    \after_page_state_reg[1]\ : in STD_LOGIC;
    \current_state_reg[16]_2\ : in STD_LOGIC;
    \current_state_reg[49]\ : in STD_LOGIC;
    RST : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of partA_OLED_ip_0_1_Delay_0 : entity is "Delay";
end partA_OLED_ip_0_1_Delay_0;

architecture STRUCTURE of partA_OLED_ip_0_1_Delay_0 is
  signal \clk_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[11]_i_3_n_0\ : STD_LOGIC;
  signal \clk_counter[11]_i_4_n_0\ : STD_LOGIC;
  signal \clk_counter[11]_i_5_n_0\ : STD_LOGIC;
  signal \clk_counter[11]_i_6_n_0\ : STD_LOGIC;
  signal \clk_counter[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[15]_i_3_n_0\ : STD_LOGIC;
  signal \clk_counter[15]_i_4_n_0\ : STD_LOGIC;
  signal \clk_counter[15]_i_5_n_0\ : STD_LOGIC;
  signal \clk_counter[15]_i_6_n_0\ : STD_LOGIC;
  signal \clk_counter[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[16]_i_2_n_0\ : STD_LOGIC;
  signal \clk_counter[16]_i_3_n_0\ : STD_LOGIC;
  signal \clk_counter[16]_i_4_n_0\ : STD_LOGIC;
  signal \clk_counter[16]_i_6_n_0\ : STD_LOGIC;
  signal \clk_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_3_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_4_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_5_n_0\ : STD_LOGIC;
  signal \clk_counter[3]_i_6_n_0\ : STD_LOGIC;
  signal \clk_counter[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_3_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_4_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_5_n_0\ : STD_LOGIC;
  signal \clk_counter[7]_i_6_n_0\ : STD_LOGIC;
  signal \clk_counter[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \clk_counter_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \clk_counter_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \clk_counter_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \clk_counter_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \clk_counter_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \clk_counter_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \clk_counter_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \clk_counter_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \clk_counter_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \clk_counter_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \clk_counter_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \clk_counter_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \clk_counter_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \clk_counter_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \clk_counter_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \clk_counter_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \clk_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal \current_state[27]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_4__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_5__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_6__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_8__1_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_17_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_26_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_7_n_0\ : STD_LOGIC;
  signal \^current_state_reg[16]\ : STD_LOGIC;
  signal \current_state_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \current_state_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \current_state_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \current_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[19]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[24]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[26]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[27]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal data1 : STD_LOGIC;
  signal \ms_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \ms_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal ms_counter_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ms_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \ms_counter_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \NLW_clk_counter_reg[16]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_counter_reg[16]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_current_state_reg[27]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ms_counter_reg[9]_i_2_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ms_counter_reg[9]_i_2_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_counter[0]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \clk_counter[10]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \clk_counter[11]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \clk_counter[12]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \clk_counter[13]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \clk_counter[14]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \clk_counter[15]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \clk_counter[1]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \clk_counter[2]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \clk_counter[3]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \clk_counter[4]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \clk_counter[5]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \clk_counter[6]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \clk_counter[7]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \clk_counter[8]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \clk_counter[9]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \current_state[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \current_state[19]_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \current_state[24]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \current_state[26]_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \current_state[48]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \current_state[84]_i_1\ : label is "soft_lutpair10";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \ms_counter_reg[1]_i_2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \ms_counter_reg[1]_i_2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \ms_counter_reg[5]_i_2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \ms_counter_reg[5]_i_2_CARRY4\ : label is "LO:O";
  attribute XILINX_LEGACY_PRIM of \ms_counter_reg[9]_i_2_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \ms_counter_reg[9]_i_2_CARRY4\ : label is "LO:O";
begin
  \current_state_reg[16]\ <= \^current_state_reg[16]\;
\clk_counter[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \clk_counter[16]_i_2_n_0\,
      I1 => \clk_counter[16]_i_3_n_0\,
      I2 => \clk_counter[16]_i_4_n_0\,
      I3 => data0(0),
      O => \clk_counter[0]_i_1__0_n_0\
    );
\clk_counter[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \clk_counter[16]_i_2_n_0\,
      I1 => \clk_counter[16]_i_3_n_0\,
      I2 => \clk_counter[16]_i_4_n_0\,
      I3 => data0(10),
      O => \clk_counter[10]_i_1__0_n_0\
    );
\clk_counter[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \clk_counter[16]_i_2_n_0\,
      I1 => \clk_counter[16]_i_3_n_0\,
      I2 => \clk_counter[16]_i_4_n_0\,
      I3 => data0(11),
      O => \clk_counter[11]_i_1__0_n_0\
    );
\clk_counter[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[11]\,
      O => \clk_counter[11]_i_3_n_0\
    );
\clk_counter[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[10]\,
      O => \clk_counter[11]_i_4_n_0\
    );
\clk_counter[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[9]\,
      O => \clk_counter[11]_i_5_n_0\
    );
\clk_counter[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[8]\,
      O => \clk_counter[11]_i_6_n_0\
    );
\clk_counter[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \clk_counter[16]_i_2_n_0\,
      I1 => \clk_counter[16]_i_3_n_0\,
      I2 => \clk_counter[16]_i_4_n_0\,
      I3 => data0(12),
      O => \clk_counter[12]_i_1__0_n_0\
    );
\clk_counter[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \clk_counter[16]_i_2_n_0\,
      I1 => \clk_counter[16]_i_3_n_0\,
      I2 => \clk_counter[16]_i_4_n_0\,
      I3 => data0(13),
      O => \clk_counter[13]_i_1__0_n_0\
    );
\clk_counter[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \clk_counter[16]_i_2_n_0\,
      I1 => \clk_counter[16]_i_3_n_0\,
      I2 => \clk_counter[16]_i_4_n_0\,
      I3 => data0(14),
      O => \clk_counter[14]_i_1__0_n_0\
    );
\clk_counter[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \clk_counter[16]_i_2_n_0\,
      I1 => \clk_counter[16]_i_3_n_0\,
      I2 => \clk_counter[16]_i_4_n_0\,
      I3 => data0(15),
      O => \clk_counter[15]_i_1__0_n_0\
    );
\clk_counter[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[15]\,
      O => \clk_counter[15]_i_3_n_0\
    );
\clk_counter[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[14]\,
      O => \clk_counter[15]_i_4_n_0\
    );
\clk_counter[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[13]\,
      O => \clk_counter[15]_i_5_n_0\
    );
\clk_counter[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[12]\,
      O => \clk_counter[15]_i_6_n_0\
    );
\clk_counter[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \clk_counter[16]_i_2_n_0\,
      I1 => \clk_counter[16]_i_3_n_0\,
      I2 => \clk_counter[16]_i_4_n_0\,
      I3 => data0(16),
      O => \clk_counter[16]_i_1__0_n_0\
    );
\clk_counter[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[16]\,
      I1 => \clk_counter_reg_n_0_[7]\,
      I2 => \clk_counter_reg_n_0_[0]\,
      I3 => \clk_counter_reg_n_0_[9]\,
      I4 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[16]_i_2_n_0\
    );
\clk_counter[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      I1 => \clk_counter_reg_n_0_[15]\,
      I2 => \clk_counter_reg_n_0_[10]\,
      I3 => \clk_counter_reg_n_0_[8]\,
      I4 => \clk_counter_reg_n_0_[13]\,
      I5 => \clk_counter_reg_n_0_[12]\,
      O => \clk_counter[16]_i_3_n_0\
    );
\clk_counter[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[14]\,
      I1 => \clk_counter_reg_n_0_[5]\,
      I2 => \clk_counter_reg_n_0_[11]\,
      I3 => \clk_counter_reg_n_0_[2]\,
      I4 => \clk_counter_reg_n_0_[6]\,
      I5 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[16]_i_4_n_0\
    );
\clk_counter[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[16]\,
      O => \clk_counter[16]_i_6_n_0\
    );
\clk_counter[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \clk_counter[16]_i_2_n_0\,
      I1 => \clk_counter[16]_i_3_n_0\,
      I2 => \clk_counter[16]_i_4_n_0\,
      I3 => data0(1),
      O => \clk_counter[1]_i_1__0_n_0\
    );
\clk_counter[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \clk_counter[16]_i_2_n_0\,
      I1 => \clk_counter[16]_i_3_n_0\,
      I2 => \clk_counter[16]_i_4_n_0\,
      I3 => data0(2),
      O => \clk_counter[2]_i_1__0_n_0\
    );
\clk_counter[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \clk_counter[16]_i_2_n_0\,
      I1 => \clk_counter[16]_i_3_n_0\,
      I2 => \clk_counter[16]_i_4_n_0\,
      I3 => data0(3),
      O => \clk_counter[3]_i_1__0_n_0\
    );
\clk_counter[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[3]\,
      O => \clk_counter[3]_i_3_n_0\
    );
\clk_counter[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[2]\,
      O => \clk_counter[3]_i_4_n_0\
    );
\clk_counter[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[1]\,
      O => \clk_counter[3]_i_5_n_0\
    );
\clk_counter[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[0]\,
      O => \clk_counter[3]_i_6_n_0\
    );
\clk_counter[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \clk_counter[16]_i_2_n_0\,
      I1 => \clk_counter[16]_i_3_n_0\,
      I2 => \clk_counter[16]_i_4_n_0\,
      I3 => data0(4),
      O => \clk_counter[4]_i_1__0_n_0\
    );
\clk_counter[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \clk_counter[16]_i_2_n_0\,
      I1 => \clk_counter[16]_i_3_n_0\,
      I2 => \clk_counter[16]_i_4_n_0\,
      I3 => data0(5),
      O => \clk_counter[5]_i_1__0_n_0\
    );
\clk_counter[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \clk_counter[16]_i_2_n_0\,
      I1 => \clk_counter[16]_i_3_n_0\,
      I2 => \clk_counter[16]_i_4_n_0\,
      I3 => data0(6),
      O => \clk_counter[6]_i_1__0_n_0\
    );
\clk_counter[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \clk_counter[16]_i_2_n_0\,
      I1 => \clk_counter[16]_i_3_n_0\,
      I2 => \clk_counter[16]_i_4_n_0\,
      I3 => data0(7),
      O => \clk_counter[7]_i_1__0_n_0\
    );
\clk_counter[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[7]\,
      O => \clk_counter[7]_i_3_n_0\
    );
\clk_counter[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[6]\,
      O => \clk_counter[7]_i_4_n_0\
    );
\clk_counter[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[5]\,
      O => \clk_counter[7]_i_5_n_0\
    );
\clk_counter[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_counter_reg_n_0_[4]\,
      O => \clk_counter[7]_i_6_n_0\
    );
\clk_counter[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \clk_counter[16]_i_2_n_0\,
      I1 => \clk_counter[16]_i_3_n_0\,
      I2 => \clk_counter[16]_i_4_n_0\,
      I3 => data0(8),
      O => \clk_counter[8]_i_1__0_n_0\
    );
\clk_counter[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \clk_counter[16]_i_2_n_0\,
      I1 => \clk_counter[16]_i_3_n_0\,
      I2 => \clk_counter[16]_i_4_n_0\,
      I3 => data0(9),
      O => \clk_counter[9]_i_1__0_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[0]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[0]\,
      R => p_1_in(27)
    );
\clk_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[10]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[10]\,
      R => p_1_in(27)
    );
\clk_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[11]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[11]\,
      R => p_1_in(27)
    );
\clk_counter_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_counter_reg[7]_i_2_n_0\,
      CO(3) => \clk_counter_reg[11]_i_2_n_0\,
      CO(2) => \clk_counter_reg[11]_i_2_n_1\,
      CO(1) => \clk_counter_reg[11]_i_2_n_2\,
      CO(0) => \clk_counter_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => data0(11 downto 8),
      S(3) => \clk_counter[11]_i_3_n_0\,
      S(2) => \clk_counter[11]_i_4_n_0\,
      S(1) => \clk_counter[11]_i_5_n_0\,
      S(0) => \clk_counter[11]_i_6_n_0\
    );
\clk_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[12]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[12]\,
      R => p_1_in(27)
    );
\clk_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[13]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[13]\,
      R => p_1_in(27)
    );
\clk_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[14]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[14]\,
      R => p_1_in(27)
    );
\clk_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[15]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[15]\,
      R => p_1_in(27)
    );
\clk_counter_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_counter_reg[11]_i_2_n_0\,
      CO(3) => \clk_counter_reg[15]_i_2_n_0\,
      CO(2) => \clk_counter_reg[15]_i_2_n_1\,
      CO(1) => \clk_counter_reg[15]_i_2_n_2\,
      CO(0) => \clk_counter_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => data0(15 downto 12),
      S(3) => \clk_counter[15]_i_3_n_0\,
      S(2) => \clk_counter[15]_i_4_n_0\,
      S(1) => \clk_counter[15]_i_5_n_0\,
      S(0) => \clk_counter[15]_i_6_n_0\
    );
\clk_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[16]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[16]\,
      R => p_1_in(27)
    );
\clk_counter_reg[16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_counter_reg[15]_i_2_n_0\,
      CO(3 downto 0) => \NLW_clk_counter_reg[16]_i_5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_clk_counter_reg[16]_i_5_O_UNCONNECTED\(3 downto 1),
      O(0) => data0(16),
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \clk_counter[16]_i_6_n_0\
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[1]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[1]\,
      R => p_1_in(27)
    );
\clk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[2]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[2]\,
      R => p_1_in(27)
    );
\clk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[3]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[3]\,
      R => p_1_in(27)
    );
\clk_counter_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clk_counter_reg[3]_i_2_n_0\,
      CO(2) => \clk_counter_reg[3]_i_2_n_1\,
      CO(1) => \clk_counter_reg[3]_i_2_n_2\,
      CO(0) => \clk_counter_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => \clk_counter_reg_n_0_[0]\,
      O(3 downto 0) => data0(3 downto 0),
      S(3) => \clk_counter[3]_i_3_n_0\,
      S(2) => \clk_counter[3]_i_4_n_0\,
      S(1) => \clk_counter[3]_i_5_n_0\,
      S(0) => \clk_counter[3]_i_6_n_0\
    );
\clk_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[4]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[4]\,
      R => p_1_in(27)
    );
\clk_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[5]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[5]\,
      R => p_1_in(27)
    );
\clk_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[6]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[6]\,
      R => p_1_in(27)
    );
\clk_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[7]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[7]\,
      R => p_1_in(27)
    );
\clk_counter_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_counter_reg[3]_i_2_n_0\,
      CO(3) => \clk_counter_reg[7]_i_2_n_0\,
      CO(2) => \clk_counter_reg[7]_i_2_n_1\,
      CO(1) => \clk_counter_reg[7]_i_2_n_2\,
      CO(0) => \clk_counter_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => data0(7 downto 4),
      S(3) => \clk_counter[7]_i_3_n_0\,
      S(2) => \clk_counter[7]_i_4_n_0\,
      S(1) => \clk_counter[7]_i_5_n_0\,
      S(0) => \clk_counter[7]_i_6_n_0\
    );
\clk_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[8]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[8]\,
      R => p_1_in(27)
    );
\clk_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \clk_counter[9]_i_1__0_n_0\,
      Q => \clk_counter_reg_n_0_[9]\,
      R => p_1_in(27)
    );
\current_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[27]\,
      I1 => \current_state_reg_n_0_[26]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[19]\,
      I4 => \current_state_reg_n_0_[24]\,
      O => p_1_in(0)
    );
\current_state[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00180000"
    )
        port map (
      I0 => \current_state_reg_n_0_[0]\,
      I1 => \current_state_reg_n_0_[24]\,
      I2 => \current_state_reg_n_0_[19]\,
      I3 => \current_state_reg_n_0_[26]\,
      I4 => \current_state_reg_n_0_[27]\,
      O => p_1_in(19)
    );
\current_state[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFDF"
    )
        port map (
      I0 => \current_state_reg_n_0_[27]\,
      I1 => \current_state_reg_n_0_[26]\,
      I2 => \current_state_reg_n_0_[19]\,
      I3 => \current_state_reg_n_0_[24]\,
      I4 => \current_state_reg_n_0_[0]\,
      O => p_1_in(24)
    );
\current_state[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \current_state_reg_n_0_[19]\,
      I1 => \current_state_reg_n_0_[24]\,
      I2 => \current_state_reg_n_0_[26]\,
      I3 => \current_state_reg_n_0_[27]\,
      I4 => \current_state_reg_n_0_[0]\,
      O => p_1_in(26)
    );
\current_state[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00FB"
    )
        port map (
      I0 => data1,
      I1 => \current_state_reg_n_0_[19]\,
      I2 => \current_state_reg_n_0_[24]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state[27]_i_4__0_n_0\,
      O => \current_state[27]_i_1_n_0\
    );
\current_state[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[0]\,
      I1 => \current_state_reg_n_0_[27]\,
      I2 => \current_state_reg_n_0_[26]\,
      I3 => \current_state_reg_n_0_[24]\,
      I4 => \current_state_reg_n_0_[19]\,
      O => p_1_in(27)
    );
\current_state[27]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FBF0DFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[19]\,
      I1 => \current_state_reg_n_0_[24]\,
      I2 => \current_state_reg_n_0_[26]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => temp_delay_en_reg,
      I5 => \current_state_reg_n_0_[27]\,
      O => \current_state[27]_i_4__0_n_0\
    );
\current_state[27]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ms_counter_reg(9),
      I1 => ms_counter_reg(10),
      I2 => ms_counter_reg(11),
      O => \current_state[27]_i_5__0_n_0\
    );
\current_state[27]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ms_counter_reg(7),
      I1 => ms_counter_reg(8),
      I2 => ms_counter_reg(6),
      O => \current_state[27]_i_6__0_n_0\
    );
\current_state[27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ms_counter_reg(3),
      I1 => ms_counter_reg(5),
      I2 => ms_counter_reg(4),
      O => \current_state[27]_i_7_n_0\
    );
\current_state[27]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ms_counter_reg(0),
      I1 => ms_counter_reg(1),
      I2 => ms_counter_reg(2),
      O => \current_state[27]_i_8__1_n_0\
    );
\current_state[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \current_state_reg[16]_1\,
      I1 => \current_state_reg[1]_0\,
      I2 => \current_state_reg[49]\,
      I3 => \^current_state_reg[16]\,
      O => \current_state_reg[16]_0\
    );
\current_state[82]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \current_state_reg[1]_0\,
      I1 => \current_state_reg[16]_2\,
      I2 => \^current_state_reg[16]\,
      O => \current_state_reg[17]\
    );
\current_state[84]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \current_state_reg[16]_1\,
      I1 => \current_state_reg[1]_0\,
      I2 => \after_page_state_reg[1]\,
      I3 => \^current_state_reg[16]\,
      O => \current_state_reg[64]\
    );
\current_state[88]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEEEA"
    )
        port map (
      I0 => \current_state_reg[3]\,
      I1 => \current_state_reg[36]\,
      I2 => \current_state_reg[52]\,
      I3 => current_state(0),
      I4 => \current_state_reg[57]\,
      I5 => \current_state[88]_i_7_n_0\,
      O => \^current_state_reg[16]\
    );
\current_state[88]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \current_state_reg[1]\,
      I1 => \current_state_reg_n_0_[26]\,
      I2 => \current_state_reg_n_0_[27]\,
      I3 => temp_delay_en_reg,
      I4 => \current_state_reg_n_0_[0]\,
      I5 => \current_state[88]_i_26_n_0\,
      O => \current_state[88]_i_17_n_0\
    );
\current_state[88]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[24]\,
      I1 => \current_state_reg_n_0_[19]\,
      O => \current_state[88]_i_26_n_0\
    );
\current_state[88]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEEF"
    )
        port map (
      I0 => \current_state[88]_i_17_n_0\,
      I1 => \current_state_reg[2]\,
      I2 => current_state(0),
      I3 => current_state(1),
      I4 => \current_state_reg[13]\,
      I5 => \FSM_sequential_current_state_reg[1]\,
      O => \current_state[88]_i_7_n_0\
    );
\current_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \current_state[27]_i_1_n_0\,
      D => p_1_in(0),
      Q => \current_state_reg_n_0_[0]\,
      S => RST
    );
\current_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \current_state[27]_i_1_n_0\,
      D => p_1_in(19),
      Q => \current_state_reg_n_0_[19]\,
      R => RST
    );
\current_state_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \current_state[27]_i_1_n_0\,
      D => p_1_in(24),
      Q => \current_state_reg_n_0_[24]\,
      S => RST
    );
\current_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \current_state[27]_i_1_n_0\,
      D => p_1_in(26),
      Q => \current_state_reg_n_0_[26]\,
      R => RST
    );
\current_state_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \current_state[27]_i_1_n_0\,
      D => p_1_in(27),
      Q => \current_state_reg_n_0_[27]\,
      S => RST
    );
\current_state_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => data1,
      CO(2) => \current_state_reg[27]_i_3_n_1\,
      CO(1) => \current_state_reg[27]_i_3_n_2\,
      CO(0) => \current_state_reg[27]_i_3_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 0) => \NLW_current_state_reg[27]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \current_state[27]_i_5__0_n_0\,
      S(2) => \current_state[27]_i_6__0_n_0\,
      S(1) => \current_state[27]_i_7_n_0\,
      S(0) => \current_state[27]_i_8__1_n_0\
    );
\ms_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \clk_counter[16]_i_2_n_0\,
      I1 => \clk_counter[16]_i_3_n_0\,
      I2 => \clk_counter[16]_i_4_n_0\,
      O => \ms_counter[0]_i_1_n_0\
    );
\ms_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ms_counter_reg(0),
      O => \ms_counter[0]_i_3_n_0\
    );
\ms_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1_n_0\,
      D => \ms_counter_reg[0]_i_2_n_0\,
      Q => ms_counter_reg(0),
      R => p_1_in(27)
    );
\ms_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1_n_0\,
      D => \ms_counter_reg[10]_i_1_n_0\,
      Q => ms_counter_reg(10),
      R => p_1_in(27)
    );
\ms_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1_n_0\,
      D => \ms_counter_reg[11]_i_1_n_0\,
      Q => ms_counter_reg(11),
      R => p_1_in(27)
    );
\ms_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1_n_0\,
      D => \ms_counter_reg[1]_i_1_n_0\,
      Q => ms_counter_reg(1),
      R => p_1_in(27)
    );
\ms_counter_reg[1]_i_2_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ms_counter_reg[4]_i_2_n_0\,
      CO(2) => \ms_counter_reg[3]_i_2_n_0\,
      CO(1) => \ms_counter_reg[2]_i_2_n_0\,
      CO(0) => \ms_counter_reg[1]_i_2_n_0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \ms_counter_reg[3]_i_1_n_0\,
      O(2) => \ms_counter_reg[2]_i_1_n_0\,
      O(1) => \ms_counter_reg[1]_i_1_n_0\,
      O(0) => \ms_counter_reg[0]_i_2_n_0\,
      S(3 downto 1) => ms_counter_reg(3 downto 1),
      S(0) => \ms_counter[0]_i_3_n_0\
    );
\ms_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1_n_0\,
      D => \ms_counter_reg[2]_i_1_n_0\,
      Q => ms_counter_reg(2),
      R => p_1_in(27)
    );
\ms_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1_n_0\,
      D => \ms_counter_reg[3]_i_1_n_0\,
      Q => ms_counter_reg(3),
      R => p_1_in(27)
    );
\ms_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1_n_0\,
      D => \ms_counter_reg[4]_i_1_n_0\,
      Q => ms_counter_reg(4),
      R => p_1_in(27)
    );
\ms_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1_n_0\,
      D => \ms_counter_reg[5]_i_1_n_0\,
      Q => ms_counter_reg(5),
      R => p_1_in(27)
    );
\ms_counter_reg[5]_i_2_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ms_counter_reg[4]_i_2_n_0\,
      CO(3) => \ms_counter_reg[8]_i_2_n_0\,
      CO(2) => \ms_counter_reg[7]_i_2_n_0\,
      CO(1) => \ms_counter_reg[6]_i_2_n_0\,
      CO(0) => \ms_counter_reg[5]_i_2_n_0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \ms_counter_reg[7]_i_1_n_0\,
      O(2) => \ms_counter_reg[6]_i_1_n_0\,
      O(1) => \ms_counter_reg[5]_i_1_n_0\,
      O(0) => \ms_counter_reg[4]_i_1_n_0\,
      S(3 downto 0) => ms_counter_reg(7 downto 4)
    );
\ms_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1_n_0\,
      D => \ms_counter_reg[6]_i_1_n_0\,
      Q => ms_counter_reg(6),
      R => p_1_in(27)
    );
\ms_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1_n_0\,
      D => \ms_counter_reg[7]_i_1_n_0\,
      Q => ms_counter_reg(7),
      R => p_1_in(27)
    );
\ms_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1_n_0\,
      D => \ms_counter_reg[8]_i_1_n_0\,
      Q => ms_counter_reg(8),
      R => p_1_in(27)
    );
\ms_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \ms_counter[0]_i_1_n_0\,
      D => \ms_counter_reg[9]_i_1_n_0\,
      Q => ms_counter_reg(9),
      R => p_1_in(27)
    );
\ms_counter_reg[9]_i_2_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ms_counter_reg[8]_i_2_n_0\,
      CO(3 downto 2) => \NLW_ms_counter_reg[9]_i_2_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ms_counter_reg[10]_i_2_n_0\,
      CO(0) => \ms_counter_reg[9]_i_2_n_0\,
      CYINIT => '0',
      DI(3) => \NLW_ms_counter_reg[9]_i_2_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \ms_counter_reg[11]_i_1_n_0\,
      O(2) => \ms_counter_reg[10]_i_1_n_0\,
      O(1) => \ms_counter_reg[9]_i_1_n_0\,
      O(0) => \ms_counter_reg[8]_i_1_n_0\,
      S(3 downto 0) => ms_counter_reg(11 downto 8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity partA_OLED_ip_0_1_SpiCtrl is
  port (
    SCLK : out STD_LOGIC;
    SDIN : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    \current_state_reg[76]\ : in STD_LOGIC;
    \current_state_reg[21]\ : in STD_LOGIC;
    \current_state_reg[73]\ : in STD_LOGIC;
    \current_state_reg[20]\ : in STD_LOGIC;
    \current_state_reg[32]\ : in STD_LOGIC;
    temp_spi_en_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    example_sdo : in STD_LOGIC;
    \current_state_reg[80]\ : in STD_LOGIC;
    \FSM_onehot_current_state_reg[1]\ : in STD_LOGIC;
    \current_state_reg[84]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \current_state_reg[24]\ : in STD_LOGIC;
    RST : in STD_LOGIC;
    \temp_spi_data_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of partA_OLED_ip_0_1_SpiCtrl : entity is "SpiCtrl";
end partA_OLED_ip_0_1_SpiCtrl;

architecture STRUCTURE of partA_OLED_ip_0_1_SpiCtrl is
  signal \FSM_sequential_current_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_current_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_current_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_current_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_current_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_sequential_current_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_sequential_current_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_sequential_current_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_sequential_current_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_sequential_current_state_reg_n_0_[2]\ : signal is "yes";
  signal \counter[4]_i_1__0_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \current_state[84]_i_16_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_5_n_0\ : STD_LOGIC;
  signal falling : STD_LOGIC;
  signal \falling_i_1__0_n_0\ : STD_LOGIC;
  signal init_sdo : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \shift_counter[3]_i_1__0_n_0\ : STD_LOGIC;
  signal shift_counter_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shift_register : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \shift_register[0]_i_1_n_0\ : STD_LOGIC;
  signal \shift_register[1]_i_1_n_0\ : STD_LOGIC;
  signal \shift_register[2]_i_1_n_0\ : STD_LOGIC;
  signal \shift_register[3]_i_1_n_0\ : STD_LOGIC;
  signal \shift_register[4]_i_1_n_0\ : STD_LOGIC;
  signal \shift_register[5]_i_1_n_0\ : STD_LOGIC;
  signal \shift_register[6]_i_1_n_0\ : STD_LOGIC;
  signal \shift_register[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \shift_register[7]_i_2_n_0\ : STD_LOGIC;
  signal temp_sdo : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_current_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_current_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_current_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of SCLK_INST_0 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of SDIN_INST_0 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \counter[1]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \counter[2]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \counter[3]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \counter[4]_i_2__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \shift_counter[0]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \shift_counter[1]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \shift_counter[2]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \shift_counter[3]_i_3__0\ : label is "soft_lutpair140";
begin
\FSM_sequential_current_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DFA5DF005E005E"
    )
        port map (
      I0 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I1 => temp_spi_en_reg,
      I2 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I4 => \FSM_sequential_current_state[2]_i_2__0_n_0\,
      I5 => \FSM_sequential_current_state_reg_n_0_[0]\,
      O => \FSM_sequential_current_state[0]_i_1__0_n_0\
    );
\FSM_sequential_current_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FD1AFD10F500A50"
    )
        port map (
      I0 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I1 => temp_spi_en_reg,
      I2 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I4 => \FSM_sequential_current_state[2]_i_2__0_n_0\,
      I5 => \FSM_sequential_current_state_reg_n_0_[1]\,
      O => \FSM_sequential_current_state[1]_i_1__0_n_0\
    );
\FSM_sequential_current_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A8BFF8B5A0A5A0A"
    )
        port map (
      I0 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I1 => temp_spi_en_reg,
      I2 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I4 => \FSM_sequential_current_state[2]_i_2__0_n_0\,
      I5 => \FSM_sequential_current_state_reg_n_0_[2]\,
      O => \FSM_sequential_current_state[2]_i_1__0_n_0\
    );
\FSM_sequential_current_state[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => falling,
      I1 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I2 => shift_counter_reg(3),
      I3 => shift_counter_reg(2),
      I4 => shift_counter_reg(0),
      I5 => shift_counter_reg(1),
      O => \FSM_sequential_current_state[2]_i_2__0_n_0\
    );
\FSM_sequential_current_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \FSM_sequential_current_state[0]_i_1__0_n_0\,
      Q => \FSM_sequential_current_state_reg_n_0_[0]\,
      R => RST
    );
\FSM_sequential_current_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \FSM_sequential_current_state[1]_i_1__0_n_0\,
      Q => \FSM_sequential_current_state_reg_n_0_[1]\,
      R => RST
    );
\FSM_sequential_current_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \FSM_sequential_current_state[2]_i_1__0_n_0\,
      Q => \FSM_sequential_current_state_reg_n_0_[2]\,
      R => RST
    );
SCLK_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => counter_reg(4),
      I1 => \out\(0),
      I2 => Q(0),
      O => SCLK
    );
SDIN_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => init_sdo,
      I1 => \out\(0),
      I2 => example_sdo,
      O => SDIN
    );
\counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => p_0_in(0)
    );
\counter[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => counter_reg(1),
      I1 => counter_reg(0),
      O => p_0_in(1)
    );
\counter[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => counter_reg(2),
      I1 => counter_reg(1),
      I2 => counter_reg(0),
      O => p_0_in(2)
    );
\counter[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => counter_reg(3),
      I1 => counter_reg(1),
      I2 => counter_reg(0),
      I3 => counter_reg(2),
      O => p_0_in(3)
    );
\counter[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I1 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[1]\,
      O => \counter[4]_i_1__0_n_0\
    );
\counter[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => counter_reg(4),
      I1 => counter_reg(2),
      I2 => counter_reg(0),
      I3 => counter_reg(1),
      I4 => counter_reg(3),
      O => p_0_in(4)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(0),
      Q => counter_reg(0),
      R => \counter[4]_i_1__0_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(1),
      Q => counter_reg(1),
      R => \counter[4]_i_1__0_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(2),
      Q => counter_reg(2),
      R => \counter[4]_i_1__0_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(3),
      Q => counter_reg(3),
      R => \counter[4]_i_1__0_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(4),
      Q => counter_reg(4),
      R => \counter[4]_i_1__0_n_0\
    );
\current_state[84]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0008FF08FF"
    )
        port map (
      I0 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I1 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I3 => \current_state_reg[84]\(0),
      I4 => \current_state_reg[24]\,
      I5 => \current_state_reg[84]\(1),
      O => \current_state[84]_i_16_n_0\
    );
\current_state[84]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE0E"
    )
        port map (
      I0 => \current_state_reg[80]\,
      I1 => \FSM_onehot_current_state_reg[1]\,
      I2 => \current_state_reg[84]\(3),
      I3 => \current_state[84]_i_5_n_0\,
      I4 => \current_state_reg[84]\(2),
      O => E(0)
    );
\current_state[84]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[84]_i_16_n_0\,
      I1 => \current_state_reg[76]\,
      I2 => \current_state_reg[21]\,
      I3 => \current_state_reg[73]\,
      I4 => \current_state_reg[20]\,
      I5 => \current_state_reg[32]\,
      O => \current_state[84]_i_5_n_0\
    );
\falling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAACA"
    )
        port map (
      I0 => falling,
      I1 => counter_reg(4),
      I2 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I4 => \FSM_sequential_current_state_reg_n_0_[1]\,
      O => \falling_i_1__0_n_0\
    );
falling_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \falling_i_1__0_n_0\,
      Q => falling,
      R => '0'
    );
\shift_counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shift_counter_reg(0),
      O => \p_0_in__0\(0)
    );
\shift_counter[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shift_counter_reg(1),
      I1 => shift_counter_reg(0),
      O => \p_0_in__0\(1)
    );
\shift_counter[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => shift_counter_reg(2),
      I1 => shift_counter_reg(1),
      I2 => shift_counter_reg(0),
      O => \p_0_in__0\(2)
    );
\shift_counter[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I1 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[2]\,
      O => \shift_counter[3]_i_1__0_n_0\
    );
\shift_counter[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I1 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I3 => counter_reg(4),
      I4 => falling,
      O => temp_sdo
    );
\shift_counter[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => shift_counter_reg(3),
      I1 => shift_counter_reg(1),
      I2 => shift_counter_reg(0),
      I3 => shift_counter_reg(2),
      O => \p_0_in__0\(3)
    );
\shift_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => temp_sdo,
      D => \p_0_in__0\(0),
      Q => shift_counter_reg(0),
      R => \shift_counter[3]_i_1__0_n_0\
    );
\shift_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => temp_sdo,
      D => \p_0_in__0\(1),
      Q => shift_counter_reg(1),
      R => \shift_counter[3]_i_1__0_n_0\
    );
\shift_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => temp_sdo,
      D => \p_0_in__0\(2),
      Q => shift_counter_reg(2),
      R => \shift_counter[3]_i_1__0_n_0\
    );
\shift_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => temp_sdo,
      D => \p_0_in__0\(3),
      Q => shift_counter_reg(3),
      R => \shift_counter[3]_i_1__0_n_0\
    );
\shift_register[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I1 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I2 => \temp_spi_data_reg[7]\(0),
      I3 => \FSM_sequential_current_state_reg_n_0_[0]\,
      O => \shift_register[0]_i_1_n_0\
    );
\shift_register[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I4 => \temp_spi_data_reg[7]\(1),
      O => \shift_register[1]_i_1_n_0\
    );
\shift_register[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I4 => \temp_spi_data_reg[7]\(2),
      O => \shift_register[2]_i_1_n_0\
    );
\shift_register[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I4 => \temp_spi_data_reg[7]\(3),
      O => \shift_register[3]_i_1_n_0\
    );
\shift_register[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => p_0_in_0(4),
      I1 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I4 => \temp_spi_data_reg[7]\(4),
      O => \shift_register[4]_i_1_n_0\
    );
\shift_register[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I4 => \temp_spi_data_reg[7]\(5),
      O => \shift_register[5]_i_1_n_0\
    );
\shift_register[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => p_0_in_0(6),
      I1 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I4 => \temp_spi_data_reg[7]\(6),
      O => \shift_register[6]_i_1_n_0\
    );
\shift_register[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000005D"
    )
        port map (
      I0 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I1 => counter_reg(4),
      I2 => falling,
      I3 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I4 => \FSM_sequential_current_state_reg_n_0_[1]\,
      O => \shift_register[7]_i_1__0_n_0\
    );
\shift_register[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => p_0_in_0(7),
      I1 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I4 => \temp_spi_data_reg[7]\(7),
      O => \shift_register[7]_i_2_n_0\
    );
\shift_register_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \shift_register[7]_i_1__0_n_0\,
      D => \shift_register[0]_i_1_n_0\,
      Q => p_0_in_0(1),
      R => '0'
    );
\shift_register_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \shift_register[7]_i_1__0_n_0\,
      D => \shift_register[1]_i_1_n_0\,
      Q => p_0_in_0(2),
      R => '0'
    );
\shift_register_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \shift_register[7]_i_1__0_n_0\,
      D => \shift_register[2]_i_1_n_0\,
      Q => p_0_in_0(3),
      R => '0'
    );
\shift_register_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \shift_register[7]_i_1__0_n_0\,
      D => \shift_register[3]_i_1_n_0\,
      Q => p_0_in_0(4),
      R => '0'
    );
\shift_register_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \shift_register[7]_i_1__0_n_0\,
      D => \shift_register[4]_i_1_n_0\,
      Q => p_0_in_0(5),
      R => '0'
    );
\shift_register_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \shift_register[7]_i_1__0_n_0\,
      D => \shift_register[5]_i_1_n_0\,
      Q => p_0_in_0(6),
      R => '0'
    );
\shift_register_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \shift_register[7]_i_1__0_n_0\,
      D => \shift_register[6]_i_1_n_0\,
      Q => p_0_in_0(7),
      R => '0'
    );
\shift_register_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \shift_register[7]_i_1__0_n_0\,
      D => \shift_register[7]_i_2_n_0\,
      Q => shift_register(7),
      R => '0'
    );
temp_sdo_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => temp_sdo,
      D => shift_register(7),
      Q => init_sdo,
      S => \shift_counter[3]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity partA_OLED_ip_0_1_SpiCtrl_1 is
  port (
    example_sdo : out STD_LOGIC;
    \current_state_reg[16]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    \current_state_reg[0]\ : in STD_LOGIC;
    current_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    \current_state_reg[28]\ : in STD_LOGIC;
    temp_spi_en_reg : in STD_LOGIC;
    RST : in STD_LOGIC;
    \temp_spi_data_reg[7]\ : in STD_LOGIC;
    \temp_spi_data_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \temp_spi_data_reg[2]\ : in STD_LOGIC;
    \temp_spi_data_reg[3]\ : in STD_LOGIC;
    \temp_spi_data_reg[6]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of partA_OLED_ip_0_1_SpiCtrl_1 : entity is "SpiCtrl";
end partA_OLED_ip_0_1_SpiCtrl_1;

architecture STRUCTURE of partA_OLED_ip_0_1_SpiCtrl_1 is
  signal \FSM_sequential_current_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_current_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_current_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_current_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_current_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_sequential_current_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_sequential_current_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_sequential_current_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_sequential_current_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_sequential_current_state_reg_n_0_[2]\ : signal is "yes";
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal falling : STD_LOGIC;
  signal falling_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \shift_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \shift_counter_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal shift_register : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \shift_register[0]_i_1_n_0\ : STD_LOGIC;
  signal \shift_register[1]_i_1_n_0\ : STD_LOGIC;
  signal \shift_register[2]_i_1_n_0\ : STD_LOGIC;
  signal \shift_register[3]_i_1_n_0\ : STD_LOGIC;
  signal \shift_register[4]_i_1_n_0\ : STD_LOGIC;
  signal \shift_register[5]_i_1_n_0\ : STD_LOGIC;
  signal \shift_register[6]_i_1_n_0\ : STD_LOGIC;
  signal \shift_register[7]_i_1_n_0\ : STD_LOGIC;
  signal \shift_register[7]_i_2_n_0\ : STD_LOGIC;
  signal temp_sdo : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_current_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_current_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_current_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \counter[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \counter[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \counter[4]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \shift_counter[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \shift_counter[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \shift_counter[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \shift_counter[3]_i_3\ : label is "soft_lutpair12";
begin
  Q(0) <= \^q\(0);
\FSM_sequential_current_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DFA5DF005E005E"
    )
        port map (
      I0 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I1 => temp_spi_en_reg,
      I2 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I4 => \FSM_sequential_current_state[2]_i_2_n_0\,
      I5 => \FSM_sequential_current_state_reg_n_0_[0]\,
      O => \FSM_sequential_current_state[0]_i_1_n_0\
    );
\FSM_sequential_current_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FD1AFD10F500A50"
    )
        port map (
      I0 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I1 => temp_spi_en_reg,
      I2 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I4 => \FSM_sequential_current_state[2]_i_2_n_0\,
      I5 => \FSM_sequential_current_state_reg_n_0_[1]\,
      O => \FSM_sequential_current_state[1]_i_1_n_0\
    );
\FSM_sequential_current_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A8BFF8B5A0A5A0A"
    )
        port map (
      I0 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I1 => temp_spi_en_reg,
      I2 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I4 => \FSM_sequential_current_state[2]_i_2_n_0\,
      I5 => \FSM_sequential_current_state_reg_n_0_[2]\,
      O => \FSM_sequential_current_state[2]_i_1_n_0\
    );
\FSM_sequential_current_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => falling,
      I1 => \shift_counter_reg__0\(2),
      I2 => \shift_counter_reg__0\(3),
      I3 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I4 => \shift_counter_reg__0\(1),
      I5 => \shift_counter_reg__0\(0),
      O => \FSM_sequential_current_state[2]_i_2_n_0\
    );
\FSM_sequential_current_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \FSM_sequential_current_state[0]_i_1_n_0\,
      Q => \FSM_sequential_current_state_reg_n_0_[0]\,
      R => RST
    );
\FSM_sequential_current_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \FSM_sequential_current_state[1]_i_1_n_0\,
      Q => \FSM_sequential_current_state_reg_n_0_[1]\,
      R => RST
    );
\FSM_sequential_current_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \FSM_sequential_current_state[2]_i_1_n_0\,
      Q => \FSM_sequential_current_state_reg_n_0_[2]\,
      R => RST
    );
\counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg__0\(0),
      O => p_0_in(0)
    );
\counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_reg__0\(1),
      I1 => \counter_reg__0\(0),
      O => p_0_in(1)
    );
\counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \counter_reg__0\(2),
      I1 => \counter_reg__0\(0),
      I2 => \counter_reg__0\(1),
      O => p_0_in(2)
    );
\counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \counter_reg__0\(3),
      I1 => \counter_reg__0\(1),
      I2 => \counter_reg__0\(0),
      I3 => \counter_reg__0\(2),
      O => p_0_in(3)
    );
\counter[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I1 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[1]\,
      O => \counter[4]_i_1_n_0\
    );
\counter[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \counter_reg__0\(2),
      I2 => \counter_reg__0\(0),
      I3 => \counter_reg__0\(1),
      I4 => \counter_reg__0\(3),
      O => p_0_in(4)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(0),
      Q => \counter_reg__0\(0),
      R => \counter[4]_i_1_n_0\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(1),
      Q => \counter_reg__0\(1),
      R => \counter[4]_i_1_n_0\
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(2),
      Q => \counter_reg__0\(2),
      R => \counter[4]_i_1_n_0\
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(3),
      Q => \counter_reg__0\(3),
      R => \counter[4]_i_1_n_0\
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(4),
      Q => \^q\(0),
      R => \counter[4]_i_1_n_0\
    );
\current_state[88]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAEA"
    )
        port map (
      I0 => \current_state_reg[0]\,
      I1 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I4 => current_state(0),
      I5 => \current_state_reg[28]\,
      O => \current_state_reg[16]\
    );
falling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAACA"
    )
        port map (
      I0 => falling,
      I1 => \^q\(0),
      I2 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I4 => \FSM_sequential_current_state_reg_n_0_[1]\,
      O => falling_i_1_n_0
    );
falling_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => falling_i_1_n_0,
      Q => falling,
      R => '0'
    );
\shift_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \shift_counter_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\shift_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \shift_counter_reg__0\(1),
      I1 => \shift_counter_reg__0\(0),
      O => \p_0_in__0\(1)
    );
\shift_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \shift_counter_reg__0\(2),
      I1 => \shift_counter_reg__0\(0),
      I2 => \shift_counter_reg__0\(1),
      O => \p_0_in__0\(2)
    );
\shift_counter[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I1 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[2]\,
      O => \shift_counter[3]_i_1_n_0\
    );
\shift_counter[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I1 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I3 => \^q\(0),
      I4 => falling,
      O => temp_sdo
    );
\shift_counter[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \shift_counter_reg__0\(3),
      I1 => \shift_counter_reg__0\(1),
      I2 => \shift_counter_reg__0\(0),
      I3 => \shift_counter_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\shift_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => temp_sdo,
      D => \p_0_in__0\(0),
      Q => \shift_counter_reg__0\(0),
      R => \shift_counter[3]_i_1_n_0\
    );
\shift_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => temp_sdo,
      D => \p_0_in__0\(1),
      Q => \shift_counter_reg__0\(1),
      R => \shift_counter[3]_i_1_n_0\
    );
\shift_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => temp_sdo,
      D => \p_0_in__0\(2),
      Q => \shift_counter_reg__0\(2),
      R => \shift_counter[3]_i_1_n_0\
    );
\shift_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => temp_sdo,
      D => \p_0_in__0\(3),
      Q => \shift_counter_reg__0\(3),
      R => \shift_counter[3]_i_1_n_0\
    );
\shift_register[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I1 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I2 => \temp_spi_data_reg[5]\(0),
      I3 => \FSM_sequential_current_state_reg_n_0_[0]\,
      O => \shift_register[0]_i_1_n_0\
    );
\shift_register[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I4 => \temp_spi_data_reg[5]\(1),
      O => \shift_register[1]_i_1_n_0\
    );
\shift_register[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I4 => \temp_spi_data_reg[2]\,
      O => \shift_register[2]_i_1_n_0\
    );
\shift_register[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I4 => \temp_spi_data_reg[3]\,
      O => \shift_register[3]_i_1_n_0\
    );
\shift_register[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => p_0_in_0(4),
      I1 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I4 => \temp_spi_data_reg[5]\(2),
      O => \shift_register[4]_i_1_n_0\
    );
\shift_register[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I4 => \temp_spi_data_reg[5]\(3),
      O => \shift_register[5]_i_1_n_0\
    );
\shift_register[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => p_0_in_0(6),
      I1 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I4 => \temp_spi_data_reg[6]\,
      O => \shift_register[6]_i_1_n_0\
    );
\shift_register[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000005D"
    )
        port map (
      I0 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => falling,
      I3 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I4 => \FSM_sequential_current_state_reg_n_0_[1]\,
      O => \shift_register[7]_i_1_n_0\
    );
\shift_register[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => p_0_in_0(7),
      I1 => \FSM_sequential_current_state_reg_n_0_[0]\,
      I2 => \FSM_sequential_current_state_reg_n_0_[2]\,
      I3 => \FSM_sequential_current_state_reg_n_0_[1]\,
      I4 => \temp_spi_data_reg[7]\,
      O => \shift_register[7]_i_2_n_0\
    );
\shift_register_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \shift_register[7]_i_1_n_0\,
      D => \shift_register[0]_i_1_n_0\,
      Q => p_0_in_0(1),
      R => '0'
    );
\shift_register_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \shift_register[7]_i_1_n_0\,
      D => \shift_register[1]_i_1_n_0\,
      Q => p_0_in_0(2),
      R => '0'
    );
\shift_register_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \shift_register[7]_i_1_n_0\,
      D => \shift_register[2]_i_1_n_0\,
      Q => p_0_in_0(3),
      R => '0'
    );
\shift_register_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \shift_register[7]_i_1_n_0\,
      D => \shift_register[3]_i_1_n_0\,
      Q => p_0_in_0(4),
      R => '0'
    );
\shift_register_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \shift_register[7]_i_1_n_0\,
      D => \shift_register[4]_i_1_n_0\,
      Q => p_0_in_0(5),
      R => '0'
    );
\shift_register_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \shift_register[7]_i_1_n_0\,
      D => \shift_register[5]_i_1_n_0\,
      Q => p_0_in_0(6),
      R => '0'
    );
\shift_register_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \shift_register[7]_i_1_n_0\,
      D => \shift_register[6]_i_1_n_0\,
      Q => p_0_in_0(7),
      R => '0'
    );
\shift_register_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \shift_register[7]_i_1_n_0\,
      D => \shift_register[7]_i_2_n_0\,
      Q => shift_register(7),
      R => '0'
    );
temp_sdo_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => temp_sdo,
      D => shift_register(7),
      Q => example_sdo,
      S => \shift_counter[3]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity partA_OLED_ip_0_1_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of partA_OLED_ip_0_1_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end partA_OLED_ip_0_1_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of partA_OLED_ip_0_1_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0024263C64263C640000000300030000000000005F0000000000000000000000",
      INIT_09 => X"000000000300000000285822554E50200021522408122542003249497F494926",
      INIT_0A => X"000008083E0808000015150E0E15150000001C224100000000000041221C0000",
      INIT_0B => X"0001020408102040000000004000000000000808080808000000003050000000",
      INIT_0C => X"000036494941220000006E4951614200000000407F41000000003E4141413E00",
      INIT_0D => X"0000030D1121430000007048494A3C0000007149494927000000107F12141800",
      INIT_0E => X"0000003052000000000000001200000000001E29490906000000364949493600",
      INIT_0F => X"0000020559010200000008141422000000141414141414000000221414080000",
      INIT_10 => X"002241414141221C0036494949497F4100407C4A094A7C40002E514D555D413E",
      INIT_11 => X"00083A494941221C0003011D09497F410063415D49497F41001C224141417F41",
      INIT_12 => X"004161120C087F410001013F41414030000041417F41410000417F0808087F41",
      INIT_13 => X"001C22414141221C00017F110C427F4100417F420C427F410060404040417F41",
      INIT_14 => X"00334949494949660046691909097F41004C52612121120C0006090909497F41",
      INIT_15 => X"00011F6114611F0100010F3140310F0100013F4140413F01000301417F410103",
      INIT_16 => X"00000041417F0000006143454951614300010344784403010041413608364141",
      INIT_17 => X"004040404040400000040201010204000000007F414100000040201008040201",
      INIT_18 => X"0000244242423C0000304848483F410000403C4A4A4A34000000000000020100",
      INIT_19 => X"00013F4949492600000009497E48000000002C4A4A4A3C0000403F4948483000",
      INIT_1A => X"0042422418107F410000003D44400000000000407D4400000040784404487F41",
      INIT_1B => X"00003C4242423C0000407C4202447E4200407E027C027E42000040407F414000",
      INIT_1C => X"0000364A4A4A640000040202447E420000417F490909060000060909497F4100",
      INIT_1D => X"00021E6218621E0200020E3240320E02407E2240403E020000002044443F0400",
      INIT_1E => X"00000041360800000062464A5262460000010305384543010042621408146242",
      INIT_1F => X"55AA55AA55AA55AA00181010080818000000083641000000000000007F000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2) => '0',
      ADDRARDADDR(1) => '0',
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity partA_OLED_ip_0_1_OledInit is
  port (
    VBAT : out STD_LOGIC;
    VDD : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    SDIN : out STD_LOGIC;
    init_done : out STD_LOGIC;
    RES : out STD_LOGIC;
    RST : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    example_sdo : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of partA_OLED_ip_0_1_OledInit : entity is "OledInit";
end partA_OLED_ip_0_1_OledInit;

architecture STRUCTURE of partA_OLED_ip_0_1_OledInit is
  signal DELAY_COMP_n_0 : STD_LOGIC;
  signal SPI_COMP_n_2 : STD_LOGIC;
  signal \^vbat\ : STD_LOGIC;
  signal \^vdd\ : STD_LOGIC;
  signal \after_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[10]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[10]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[10]_i_4_n_0\ : STD_LOGIC;
  signal \after_state[11]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[16]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[17]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[17]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[18]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[19]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[19]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[19]_i_4_n_0\ : STD_LOGIC;
  signal \after_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[20]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[20]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[21]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[21]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[21]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[21]_i_4_n_0\ : STD_LOGIC;
  signal \after_state[21]_i_5_n_0\ : STD_LOGIC;
  signal \after_state[21]_i_6_n_0\ : STD_LOGIC;
  signal \after_state[21]_i_7_n_0\ : STD_LOGIC;
  signal \after_state[24]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[24]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[25]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[26]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[26]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[26]_i_4_n_0\ : STD_LOGIC;
  signal \after_state[28]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[28]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[32]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[32]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[32]_i_4_n_0\ : STD_LOGIC;
  signal \after_state[32]_i_5_n_0\ : STD_LOGIC;
  signal \after_state[33]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[33]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[33]_i_4_n_0\ : STD_LOGIC;
  signal \after_state[33]_i_5_n_0\ : STD_LOGIC;
  signal \after_state[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[34]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[36]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[36]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[37]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[37]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[37]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[37]_i_4_n_0\ : STD_LOGIC;
  signal \after_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[40]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[40]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[40]_i_4_n_0\ : STD_LOGIC;
  signal \after_state[40]_i_5_n_0\ : STD_LOGIC;
  signal \after_state[40]_i_6_n_0\ : STD_LOGIC;
  signal \after_state[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[41]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[41]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[42]_i_10_n_0\ : STD_LOGIC;
  signal \after_state[42]_i_11_n_0\ : STD_LOGIC;
  signal \after_state[42]_i_12_n_0\ : STD_LOGIC;
  signal \after_state[42]_i_13_n_0\ : STD_LOGIC;
  signal \after_state[42]_i_14_n_0\ : STD_LOGIC;
  signal \after_state[42]_i_15_n_0\ : STD_LOGIC;
  signal \after_state[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[42]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[42]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[42]_i_4_n_0\ : STD_LOGIC;
  signal \after_state[42]_i_5_n_0\ : STD_LOGIC;
  signal \after_state[42]_i_6_n_0\ : STD_LOGIC;
  signal \after_state[42]_i_7_n_0\ : STD_LOGIC;
  signal \after_state[42]_i_8_n_0\ : STD_LOGIC;
  signal \after_state[42]_i_9_n_0\ : STD_LOGIC;
  signal \after_state[43]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[44]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[46]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[48]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[48]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[48]_i_4_n_0\ : STD_LOGIC;
  signal \after_state[49]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[49]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[50]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[53]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[53]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[54]_i_10_n_0\ : STD_LOGIC;
  signal \after_state[54]_i_11_n_0\ : STD_LOGIC;
  signal \after_state[54]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[54]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[54]_i_5_n_0\ : STD_LOGIC;
  signal \after_state[54]_i_6_n_0\ : STD_LOGIC;
  signal \after_state[54]_i_7_n_0\ : STD_LOGIC;
  signal \after_state[54]_i_8_n_0\ : STD_LOGIC;
  signal \after_state[54]_i_9_n_0\ : STD_LOGIC;
  signal \after_state[57]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[57]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[58]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[59]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[59]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[60]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[60]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[62]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[62]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[64]_i_10_n_0\ : STD_LOGIC;
  signal \after_state[64]_i_11_n_0\ : STD_LOGIC;
  signal \after_state[64]_i_12_n_0\ : STD_LOGIC;
  signal \after_state[64]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[64]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[64]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[64]_i_6_n_0\ : STD_LOGIC;
  signal \after_state[64]_i_7_n_0\ : STD_LOGIC;
  signal \after_state[64]_i_8_n_0\ : STD_LOGIC;
  signal \after_state[64]_i_9_n_0\ : STD_LOGIC;
  signal \after_state[66]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[67]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[68]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[69]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[69]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[6]_i_4_n_0\ : STD_LOGIC;
  signal \after_state[74]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[75]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[75]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[76]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[78]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[78]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[78]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[81]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[81]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[86]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[86]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_10_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_11_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_13_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_14_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_15_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_16_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_17_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_18_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_19_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_20_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_21_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_22_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_23_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_24_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_25_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_26_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_27_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_28_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_29_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_30_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_31_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_32_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_33_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_34_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_35_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_36_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_37_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_38_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_39_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_40_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_41_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_42_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_43_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_44_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_45_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_46_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_47_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_48_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_49_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_4_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_50_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_51_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_52_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_53_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_54_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_55_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_56_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_57_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_58_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_59_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_5_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_60_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_61_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_62_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_63_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_64_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_65_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_66_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_67_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_68_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_69_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_6_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_70_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_71_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_72_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_73_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_74_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_75_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_76_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_77_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_78_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_79_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_7_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_8_n_0\ : STD_LOGIC;
  signal \after_state[94]_i_9_n_0\ : STD_LOGIC;
  signal \after_state[9]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[9]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[9]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[9]_i_4_n_0\ : STD_LOGIC;
  signal \after_state_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \after_state_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \after_state_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \after_state_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \after_state_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \after_state_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \after_state_reg[54]_i_3_n_0\ : STD_LOGIC;
  signal \after_state_reg[54]_i_4_n_0\ : STD_LOGIC;
  signal \after_state_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \after_state_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \after_state_reg[60]_i_1_n_0\ : STD_LOGIC;
  signal \after_state_reg[62]_i_1_n_0\ : STD_LOGIC;
  signal \after_state_reg[64]_i_4_n_0\ : STD_LOGIC;
  signal \after_state_reg[64]_i_5_n_0\ : STD_LOGIC;
  signal \after_state_reg[69]_i_1_n_0\ : STD_LOGIC;
  signal \after_state_reg[75]_i_1_n_0\ : STD_LOGIC;
  signal \after_state_reg[81]_i_1_n_0\ : STD_LOGIC;
  signal \after_state_reg[86]_i_1_n_0\ : STD_LOGIC;
  signal \after_state_reg[94]_i_12_n_0\ : STD_LOGIC;
  signal \after_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[11]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[13]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[16]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[17]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[18]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[19]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[20]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[21]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[24]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[25]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[26]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[27]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[28]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[32]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[33]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[34]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[35]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[36]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[37]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[40]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[41]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[42]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[43]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[44]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[46]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[48]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[49]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[50]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[52]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[53]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[54]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[57]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[58]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[59]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[60]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[62]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[64]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[66]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[67]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[68]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[69]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[74]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[75]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[76]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[78]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[81]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[86]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[94]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \current_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_10__0_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_11__0_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \current_state[12]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[16]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[16]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[16]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[16]_i_13_n_0\ : STD_LOGIC;
  signal \current_state[16]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[16]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[16]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[16]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[16]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[16]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[16]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_4__0_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_5__0_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_6__0_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_7__0_n_0\ : STD_LOGIC;
  signal \current_state[19]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[19]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[19]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[19]_i_13_n_0\ : STD_LOGIC;
  signal \current_state[19]_i_14_n_0\ : STD_LOGIC;
  signal \current_state[19]_i_15_n_0\ : STD_LOGIC;
  signal \current_state[19]_i_16_n_0\ : STD_LOGIC;
  signal \current_state[19]_i_17_n_0\ : STD_LOGIC;
  signal \current_state[19]_i_18_n_0\ : STD_LOGIC;
  signal \current_state[19]_i_19_n_0\ : STD_LOGIC;
  signal \current_state[19]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[19]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[19]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[19]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[19]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[19]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[19]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[19]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_13_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_14_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_15_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_16_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_17_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_18_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_19_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_20_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_21_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_22_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_23_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_24_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_25_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_26_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_27_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_28_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_10__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_11__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_12__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_13__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_14__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_15__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_16__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_17__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_18__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_19__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_20__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_21_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_22__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_23__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_24__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_25__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_26__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_6__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_7__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_8__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_9__0_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_13_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_14_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_15_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_16_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_17_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_18_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_19_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_20_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_21_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_22_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_23_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_24_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_25_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_26_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_27_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_10__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_11__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_12__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_13__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_14__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_15_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_16__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_17__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_18__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_19__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_20__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_21__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_22__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_23__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_24__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_25__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_26__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_27__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_28__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_29__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_2__2_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_30__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_31__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_4__2_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_5__2_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_6__2_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_7__2_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_8__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_9__1_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \current_state[32]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[32]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[32]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[32]_i_13_n_0\ : STD_LOGIC;
  signal \current_state[32]_i_14_n_0\ : STD_LOGIC;
  signal \current_state[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \current_state[32]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[32]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[32]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[32]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[32]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[32]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[32]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_13_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_14_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_15_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_16_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_17_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_18_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_19_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_20_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_21_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_22_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_23_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_24_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_25_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_26_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_27_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_28_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_29_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_30_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_31_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_32_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_3__0_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[34]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[36]_i_2__0_n_0\ : STD_LOGIC;
  signal \current_state[36]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[36]_i_4__0_n_0\ : STD_LOGIC;
  signal \current_state[36]_i_5__0_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_13_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_14_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_15_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_16_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_17_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_18_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_19_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_20_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_21_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_22_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_23_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_24_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_25_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_26_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_2__0_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_3__0_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[41]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[46]_i_2__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_100_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_101_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_10__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_11__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_12__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_13__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_14__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_15__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_16__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_17__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_18__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_19__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_20__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_21__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_22__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_23__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_24__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_25__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_26__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_27__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_28__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_29_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_30__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_31__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_32__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_33__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_34__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_35__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_36__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_37__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_38__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_39__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_40__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_41__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_42__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_43__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_44__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_45__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_46__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_47__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_48__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_49__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_50__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_51__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_52__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_53__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_54__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_55__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_56__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_57__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_58__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_59_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_60_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_61_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_62_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_63_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_64_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_65_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_66_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_67_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_68_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_69_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_70_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_71_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_72_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_73_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_74_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_75_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_76_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_77_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_78_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_79_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_7__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_80_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_81_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_82_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_83_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_84_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_85_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_86_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_87_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_88_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_89_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_8__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_90_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_91_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_92_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_93_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_94_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_95_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_96_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_97_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_98_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_99_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_9__0_n_0\ : STD_LOGIC;
  signal \current_state[70]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[70]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[70]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[70]_i_13_n_0\ : STD_LOGIC;
  signal \current_state[70]_i_14_n_0\ : STD_LOGIC;
  signal \current_state[70]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[70]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[70]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[70]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[70]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[70]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[70]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[70]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[82]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[82]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[82]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[82]_i_2__0_n_0\ : STD_LOGIC;
  signal \current_state[82]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[82]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[82]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[82]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[82]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[82]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[82]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[83]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[83]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[83]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[83]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[83]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[83]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[83]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_13_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_14_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_15_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_17_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_18_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_19_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_20_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_21_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_22_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_23_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_24_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_25_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_26_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_27_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_28_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_29_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_30_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_31_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_33_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_34_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_35_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_36_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_37_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_38_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_39_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_40_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_41_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_42_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_43_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_44_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_45_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \current_state[9]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[9]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[9]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[9]_i_13_n_0\ : STD_LOGIC;
  signal \current_state[9]_i_14_n_0\ : STD_LOGIC;
  signal \current_state[9]_i_15_n_0\ : STD_LOGIC;
  signal \current_state[9]_i_16_n_0\ : STD_LOGIC;
  signal \current_state[9]_i_17_n_0\ : STD_LOGIC;
  signal \current_state[9]_i_18_n_0\ : STD_LOGIC;
  signal \current_state[9]_i_19_n_0\ : STD_LOGIC;
  signal \current_state[9]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[9]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[9]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[9]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[9]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[9]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[9]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[9]_i_9_n_0\ : STD_LOGIC;
  signal \current_state_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \current_state_reg[84]_i_4_n_0\ : STD_LOGIC;
  signal \current_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[11]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[13]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[16]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[17]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[18]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[19]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[20]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[21]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[24]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[25]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[26]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[27]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[28]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[32]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[33]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[34]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[35]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[36]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[37]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[38]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[40]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[41]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[42]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[43]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[44]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[45]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[46]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[48]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[49]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[50]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[51]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[52]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[53]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[57]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[58]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[59]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[60]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[62]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[64]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[65]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[66]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[68]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[69]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[70]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[72]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[73]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[75]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[76]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[77]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[80]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[81]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[82]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[83]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[84]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \current_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \^init_done\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 84 downto 0 );
  signal \temp_delay_en_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_delay_en_i_2__0_n_0\ : STD_LOGIC;
  signal temp_delay_en_reg_n_0 : STD_LOGIC;
  signal temp_fin_i_1_n_0 : STD_LOGIC;
  signal temp_fin_i_2_n_0 : STD_LOGIC;
  signal temp_fin_i_3_n_0 : STD_LOGIC;
  signal temp_fin_i_4_n_0 : STD_LOGIC;
  signal temp_fin_i_5_n_0 : STD_LOGIC;
  signal temp_fin_i_6_n_0 : STD_LOGIC;
  signal temp_fin_i_7_n_0 : STD_LOGIC;
  signal temp_fin_i_8_n_0 : STD_LOGIC;
  signal temp_fin_i_9_n_0 : STD_LOGIC;
  signal temp_res_i_10_n_0 : STD_LOGIC;
  signal temp_res_i_11_n_0 : STD_LOGIC;
  signal temp_res_i_12_n_0 : STD_LOGIC;
  signal temp_res_i_13_n_0 : STD_LOGIC;
  signal temp_res_i_14_n_0 : STD_LOGIC;
  signal temp_res_i_15_n_0 : STD_LOGIC;
  signal temp_res_i_16_n_0 : STD_LOGIC;
  signal temp_res_i_17_n_0 : STD_LOGIC;
  signal temp_res_i_1_n_0 : STD_LOGIC;
  signal temp_res_i_2_n_0 : STD_LOGIC;
  signal temp_res_i_3_n_0 : STD_LOGIC;
  signal temp_res_i_4_n_0 : STD_LOGIC;
  signal temp_res_i_5_n_0 : STD_LOGIC;
  signal temp_res_i_6_n_0 : STD_LOGIC;
  signal temp_res_i_7_n_0 : STD_LOGIC;
  signal temp_res_i_8_n_0 : STD_LOGIC;
  signal temp_res_i_9_n_0 : STD_LOGIC;
  signal \temp_spi_data[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_spi_data[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_spi_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_spi_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_spi_data[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_spi_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \temp_spi_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_10_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_11_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_12_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_13_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_14_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_15_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_16_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_17_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_18_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_19_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_20_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_21_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_22_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_4_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_5_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_6_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_7_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_8_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_9_n_0\ : STD_LOGIC;
  signal \temp_spi_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \temp_spi_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \temp_spi_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \temp_spi_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \temp_spi_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \temp_spi_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \temp_spi_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \temp_spi_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \temp_spi_en_i_1__0_n_0\ : STD_LOGIC;
  signal temp_spi_en_i_2_n_0 : STD_LOGIC;
  signal temp_spi_en_i_3_n_0 : STD_LOGIC;
  signal temp_spi_en_i_4_n_0 : STD_LOGIC;
  signal temp_spi_en_i_5_n_0 : STD_LOGIC;
  signal temp_spi_en_i_6_n_0 : STD_LOGIC;
  signal temp_spi_en_i_7_n_0 : STD_LOGIC;
  signal temp_spi_en_i_8_n_0 : STD_LOGIC;
  signal temp_spi_en_i_9_n_0 : STD_LOGIC;
  signal temp_spi_en_reg_n_0 : STD_LOGIC;
  signal temp_vbat_i_10_n_0 : STD_LOGIC;
  signal temp_vbat_i_11_n_0 : STD_LOGIC;
  signal temp_vbat_i_12_n_0 : STD_LOGIC;
  signal temp_vbat_i_13_n_0 : STD_LOGIC;
  signal temp_vbat_i_14_n_0 : STD_LOGIC;
  signal temp_vbat_i_15_n_0 : STD_LOGIC;
  signal temp_vbat_i_1_n_0 : STD_LOGIC;
  signal temp_vbat_i_2_n_0 : STD_LOGIC;
  signal temp_vbat_i_3_n_0 : STD_LOGIC;
  signal temp_vbat_i_4_n_0 : STD_LOGIC;
  signal temp_vbat_i_5_n_0 : STD_LOGIC;
  signal temp_vbat_i_6_n_0 : STD_LOGIC;
  signal temp_vbat_i_7_n_0 : STD_LOGIC;
  signal temp_vbat_i_8_n_0 : STD_LOGIC;
  signal temp_vbat_i_9_n_0 : STD_LOGIC;
  signal temp_vdd_i_10_n_0 : STD_LOGIC;
  signal temp_vdd_i_1_n_0 : STD_LOGIC;
  signal temp_vdd_i_2_n_0 : STD_LOGIC;
  signal temp_vdd_i_3_n_0 : STD_LOGIC;
  signal temp_vdd_i_4_n_0 : STD_LOGIC;
  signal temp_vdd_i_5_n_0 : STD_LOGIC;
  signal temp_vdd_i_6_n_0 : STD_LOGIC;
  signal temp_vdd_i_7_n_0 : STD_LOGIC;
  signal temp_vdd_i_8_n_0 : STD_LOGIC;
  signal temp_vdd_i_9_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \after_state[16]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \after_state[18]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \after_state[19]_i_3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \after_state[1]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \after_state[20]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \after_state[21]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \after_state[25]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \after_state[26]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \after_state[26]_i_3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \after_state[26]_i_4\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \after_state[32]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \after_state[32]_i_4\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \after_state[33]_i_4\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \after_state[33]_i_5\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \after_state[34]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \after_state[36]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \after_state[36]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \after_state[36]_i_3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \after_state[3]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \after_state[40]_i_5\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \after_state[41]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \after_state[41]_i_3\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \after_state[42]_i_5\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \after_state[42]_i_6\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \after_state[43]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \after_state[46]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \after_state[54]_i_11\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \after_state[54]_i_6\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \after_state[64]_i_12\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \after_state[64]_i_6\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \after_state[67]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \after_state[68]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \after_state[6]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \after_state[74]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \after_state[76]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \after_state[78]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \after_state[78]_i_3\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \after_state[8]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \after_state[94]_i_15\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \after_state[94]_i_18\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \after_state[94]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \after_state[94]_i_22\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \after_state[94]_i_24\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \after_state[94]_i_30\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \after_state[94]_i_31\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \after_state[94]_i_38\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \after_state[94]_i_4\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \after_state[94]_i_40\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \after_state[94]_i_43\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \after_state[94]_i_45\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \after_state[94]_i_46\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \after_state[94]_i_47\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \after_state[94]_i_48\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \after_state[94]_i_5\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \after_state[94]_i_50\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \after_state[94]_i_55\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \after_state[94]_i_6\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \after_state[94]_i_69\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \after_state[94]_i_7\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \after_state[94]_i_73\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \after_state[94]_i_8\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \after_state[94]_i_9\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \current_state[0]_i_4__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \current_state[10]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \current_state[16]_i_12\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \current_state[16]_i_13\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \current_state[16]_i_4\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \current_state[18]_i_2__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \current_state[19]_i_11\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \current_state[19]_i_15\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \current_state[19]_i_16\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \current_state[19]_i_7\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \current_state[1]_i_11\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \current_state[1]_i_13\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \current_state[1]_i_17\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \current_state[1]_i_18\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \current_state[1]_i_21\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \current_state[1]_i_24\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \current_state[1]_i_27\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \current_state[1]_i_5\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \current_state[1]_i_8\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \current_state[21]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \current_state[24]_i_15__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \current_state[24]_i_16__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \current_state[24]_i_17__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \current_state[24]_i_18__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \current_state[24]_i_19__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \current_state[24]_i_20__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \current_state[24]_i_22__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \current_state[24]_i_25__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \current_state[24]_i_26__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \current_state[24]_i_4__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \current_state[25]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \current_state[26]_i_12\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \current_state[26]_i_14\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \current_state[26]_i_15\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \current_state[26]_i_19\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \current_state[26]_i_25\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \current_state[26]_i_27\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \current_state[27]_i_11__1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \current_state[27]_i_15\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \current_state[27]_i_16__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \current_state[27]_i_21__1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \current_state[27]_i_24__1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \current_state[27]_i_27__1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \current_state[27]_i_28__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \current_state[27]_i_31__1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \current_state[27]_i_8__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \current_state[28]_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \current_state[32]_i_8\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \current_state[32]_i_9\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \current_state[33]_i_12\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \current_state[33]_i_19\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \current_state[33]_i_20\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \current_state[33]_i_22\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \current_state[33]_i_23\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \current_state[33]_i_24\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \current_state[33]_i_26\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \current_state[33]_i_27\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \current_state[33]_i_28\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \current_state[33]_i_29\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \current_state[34]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \current_state[35]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \current_state[36]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \current_state[36]_i_5__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \current_state[38]_i_15\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \current_state[38]_i_17\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \current_state[38]_i_24\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \current_state[38]_i_25\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \current_state[38]_i_7\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \current_state[38]_i_8\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \current_state[38]_i_9\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \current_state[3]_i_7\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \current_state[3]_i_8\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \current_state[41]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \current_state[42]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \current_state[44]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \current_state[50]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \current_state[51]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \current_state[60]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \current_state[65]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \current_state[68]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \current_state[6]_i_10__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \current_state[6]_i_11__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \current_state[6]_i_12__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \current_state[6]_i_20__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \current_state[6]_i_21__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \current_state[6]_i_29\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \current_state[6]_i_32__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \current_state[6]_i_33__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \current_state[6]_i_42__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \current_state[6]_i_48__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \current_state[6]_i_52__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \current_state[6]_i_53__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \current_state[6]_i_59\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \current_state[6]_i_63\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \current_state[6]_i_75\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \current_state[6]_i_76\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \current_state[6]_i_84\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \current_state[6]_i_92\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \current_state[6]_i_94\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \current_state[6]_i_95\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \current_state[6]_i_98\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \current_state[6]_i_99\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \current_state[6]_i_9__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \current_state[70]_i_6\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \current_state[70]_i_9\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \current_state[72]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \current_state[75]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \current_state[80]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \current_state[81]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \current_state[82]_i_10\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \current_state[82]_i_11\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \current_state[82]_i_5\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \current_state[82]_i_7\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \current_state[82]_i_8\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \current_state[83]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \current_state[83]_i_3\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \current_state[83]_i_6\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \current_state[83]_i_8\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \current_state[84]_i_24\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \current_state[84]_i_25\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \current_state[84]_i_27\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \current_state[84]_i_35\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \current_state[84]_i_38\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \current_state[84]_i_40\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \current_state[9]_i_11\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \current_state[9]_i_15\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \current_state[9]_i_18\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \current_state[9]_i_19\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \current_state[9]_i_5\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \current_state[9]_i_8\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of temp_fin_i_2 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of temp_res_i_10 : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of temp_res_i_11 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of temp_res_i_15 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of temp_res_i_17 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of temp_res_i_2 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of temp_res_i_6 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \temp_spi_data[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \temp_spi_data[4]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \temp_spi_data[7]_i_13\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \temp_spi_data[7]_i_15\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \temp_spi_data[7]_i_17\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \temp_spi_data[7]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \temp_spi_data[7]_i_22\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \temp_spi_data[7]_i_4\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \temp_spi_data[7]_i_5\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of temp_spi_en_i_9 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of temp_vbat_i_12 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of temp_vbat_i_13 : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of temp_vbat_i_14 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of temp_vbat_i_15 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of temp_vbat_i_4 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of temp_vbat_i_7 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of temp_vbat_i_8 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of temp_vdd_i_10 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of temp_vdd_i_3 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of temp_vdd_i_5 : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of temp_vdd_i_6 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of temp_vdd_i_8 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of temp_vdd_i_9 : label is "soft_lutpair174";
begin
  VBAT <= \^vbat\;
  VDD <= \^vdd\;
  init_done <= \^init_done\;
DELAY_COMP: entity work.partA_OLED_ip_0_1_Delay
     port map (
      CLK => CLK,
      Q(53) => \after_state_reg_n_0_[94]\,
      Q(52) => \after_state_reg_n_0_[86]\,
      Q(51) => \after_state_reg_n_0_[81]\,
      Q(50) => \after_state_reg_n_0_[78]\,
      Q(49) => \after_state_reg_n_0_[76]\,
      Q(48) => \after_state_reg_n_0_[75]\,
      Q(47) => \after_state_reg_n_0_[74]\,
      Q(46) => \after_state_reg_n_0_[69]\,
      Q(45) => \after_state_reg_n_0_[68]\,
      Q(44) => \after_state_reg_n_0_[67]\,
      Q(43) => \after_state_reg_n_0_[66]\,
      Q(42) => \after_state_reg_n_0_[64]\,
      Q(41) => \after_state_reg_n_0_[62]\,
      Q(40) => \after_state_reg_n_0_[60]\,
      Q(39) => \after_state_reg_n_0_[59]\,
      Q(38) => \after_state_reg_n_0_[58]\,
      Q(37) => \after_state_reg_n_0_[57]\,
      Q(36) => \after_state_reg_n_0_[54]\,
      Q(35) => \after_state_reg_n_0_[53]\,
      Q(34) => \after_state_reg_n_0_[52]\,
      Q(33) => \after_state_reg_n_0_[50]\,
      Q(32) => \after_state_reg_n_0_[49]\,
      Q(31) => \after_state_reg_n_0_[48]\,
      Q(30) => \after_state_reg_n_0_[46]\,
      Q(29) => \after_state_reg_n_0_[44]\,
      Q(28) => \after_state_reg_n_0_[43]\,
      Q(27) => \after_state_reg_n_0_[42]\,
      Q(26) => \after_state_reg_n_0_[41]\,
      Q(25) => \after_state_reg_n_0_[40]\,
      Q(24) => \after_state_reg_n_0_[37]\,
      Q(23) => \after_state_reg_n_0_[36]\,
      Q(22) => \after_state_reg_n_0_[35]\,
      Q(21) => \after_state_reg_n_0_[34]\,
      Q(20) => \after_state_reg_n_0_[33]\,
      Q(19) => \after_state_reg_n_0_[32]\,
      Q(18) => \after_state_reg_n_0_[28]\,
      Q(17) => \after_state_reg_n_0_[27]\,
      Q(16) => \after_state_reg_n_0_[26]\,
      Q(15) => \after_state_reg_n_0_[25]\,
      Q(14) => \after_state_reg_n_0_[24]\,
      Q(13) => \after_state_reg_n_0_[20]\,
      Q(12) => \after_state_reg_n_0_[19]\,
      Q(11) => \after_state_reg_n_0_[18]\,
      Q(10) => \after_state_reg_n_0_[17]\,
      Q(9) => \after_state_reg_n_0_[16]\,
      Q(8) => \after_state_reg_n_0_[13]\,
      Q(7) => \after_state_reg_n_0_[11]\,
      Q(6) => \after_state_reg_n_0_[10]\,
      Q(5) => \after_state_reg_n_0_[9]\,
      Q(4) => \after_state_reg_n_0_[8]\,
      Q(3) => \after_state_reg_n_0_[6]\,
      Q(2) => \after_state_reg_n_0_[3]\,
      Q(1) => \after_state_reg_n_0_[1]\,
      Q(0) => \after_state_reg_n_0_[0]\,
      RST => RST,
      \after_state_reg[21]\ => \after_state_reg_n_0_[21]\,
      \current_state_reg[0]_0\ => DELAY_COMP_n_0,
      temp_delay_en_reg => temp_delay_en_reg_n_0
    );
SPI_COMP: entity work.partA_OLED_ip_0_1_SpiCtrl
     port map (
      CLK => CLK,
      E(0) => SPI_COMP_n_2,
      \FSM_onehot_current_state_reg[1]\ => \current_state_reg[84]_i_4_n_0\,
      Q(0) => Q(0),
      RST => RST,
      SCLK => SCLK,
      SDIN => SDIN,
      \current_state_reg[20]\ => \current_state[84]_i_20_n_0\,
      \current_state_reg[21]\ => \current_state[84]_i_18_n_0\,
      \current_state_reg[24]\ => DELAY_COMP_n_0,
      \current_state_reg[32]\ => \current_state[84]_i_21_n_0\,
      \current_state_reg[73]\ => \current_state[84]_i_19_n_0\,
      \current_state_reg[76]\ => \current_state[84]_i_17_n_0\,
      \current_state_reg[80]\ => \current_state[84]_i_3_n_0\,
      \current_state_reg[84]\(3) => \current_state_reg_n_0_[84]\,
      \current_state_reg[84]\(2) => \current_state_reg_n_0_[51]\,
      \current_state_reg[84]\(1) => \current_state_reg_n_0_[2]\,
      \current_state_reg[84]\(0) => \current_state_reg_n_0_[1]\,
      example_sdo => example_sdo,
      \out\(0) => \out\(0),
      \temp_spi_data_reg[7]\(7) => \temp_spi_data_reg_n_0_[7]\,
      \temp_spi_data_reg[7]\(6) => \temp_spi_data_reg_n_0_[6]\,
      \temp_spi_data_reg[7]\(5) => \temp_spi_data_reg_n_0_[5]\,
      \temp_spi_data_reg[7]\(4) => \temp_spi_data_reg_n_0_[4]\,
      \temp_spi_data_reg[7]\(3) => \temp_spi_data_reg_n_0_[3]\,
      \temp_spi_data_reg[7]\(2) => \temp_spi_data_reg_n_0_[2]\,
      \temp_spi_data_reg[7]\(1) => \temp_spi_data_reg_n_0_[1]\,
      \temp_spi_data_reg[7]\(0) => \temp_spi_data_reg_n_0_[0]\,
      temp_spi_en_reg => temp_spi_en_reg_n_0
    );
\after_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFF3300FF00FF"
    )
        port map (
      I0 => \current_state_reg_n_0_[62]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[3]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[2]\,
      I5 => \current_state_reg_n_0_[1]\,
      O => \after_state[0]_i_2_n_0\
    );
\after_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0F0F"
    )
        port map (
      I0 => \current_state_reg_n_0_[62]\,
      I1 => \current_state_reg_n_0_[3]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state_reg_n_0_[1]\,
      O => \after_state[0]_i_3_n_0\
    );
\after_state[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \after_state[10]_i_2_n_0\,
      I1 => \current_state_reg_n_0_[17]\,
      I2 => \after_state[10]_i_3_n_0\,
      I3 => \current_state_reg_n_0_[26]\,
      I4 => \after_state[10]_i_4_n_0\,
      O => \after_state[10]_i_1__0_n_0\
    );
\after_state[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0DDF0FFF0EE"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \current_state_reg_n_0_[3]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state_reg_n_0_[6]\,
      I5 => \current_state_reg_n_0_[1]\,
      O => \after_state[10]_i_2_n_0\
    );
\after_state[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0FFF0EE"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \current_state_reg_n_0_[3]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state_reg_n_0_[6]\,
      I5 => \current_state_reg_n_0_[1]\,
      O => \after_state[10]_i_3_n_0\
    );
\after_state[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFC"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[6]\,
      I5 => \current_state_reg_n_0_[10]\,
      O => \after_state[10]_i_4_n_0\
    );
\after_state[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF00CFFF50505050"
    )
        port map (
      I0 => \current_state_reg_n_0_[70]\,
      I1 => \current_state_reg_n_0_[3]\,
      I2 => \current_state_reg_n_0_[62]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state_reg_n_0_[12]\,
      I5 => \current_state_reg_n_0_[1]\,
      O => \after_state[11]_i_1_n_0\
    );
\after_state[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2F3F"
    )
        port map (
      I0 => \current_state_reg_n_0_[26]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state_reg_n_0_[3]\,
      O => \after_state[16]_i_1_n_0\
    );
\after_state[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3032FF32"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[6]\,
      I4 => \current_state_reg_n_0_[2]\,
      I5 => \current_state_reg_n_0_[3]\,
      O => \after_state[17]_i_2_n_0\
    );
\after_state[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0F4FFF4F"
    )
        port map (
      I0 => \current_state_reg_n_0_[8]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[6]\,
      I4 => \current_state_reg_n_0_[2]\,
      I5 => \current_state_reg_n_0_[3]\,
      O => \after_state[17]_i_3_n_0\
    );
\after_state[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFB0F000400"
    )
        port map (
      I0 => \current_state_reg_n_0_[8]\,
      I1 => \current_state_reg_n_0_[17]\,
      I2 => \current_state_reg_n_0_[6]\,
      I3 => \after_state[26]_i_2_n_0\,
      I4 => \current_state_reg_n_0_[9]\,
      I5 => \after_state[18]_i_2_n_0\,
      O => \after_state[18]_i_1__0_n_0\
    );
\after_state[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \current_state_reg_n_0_[0]\,
      I1 => \current_state_reg_n_0_[1]\,
      O => \after_state[18]_i_2_n_0\
    );
\after_state[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \after_state[19]_i_2_n_0\,
      I1 => \current_state_reg_n_0_[26]\,
      I2 => \after_state[19]_i_3_n_0\,
      I3 => \current_state_reg_n_0_[17]\,
      I4 => \after_state[19]_i_4_n_0\,
      O => \after_state[19]_i_1__0_n_0\
    );
\after_state[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF001AFFFF5555"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \current_state_reg_n_0_[10]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[2]\,
      I5 => \current_state_reg_n_0_[1]\,
      O => \after_state[19]_i_2_n_0\
    );
\after_state[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0D5C0"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[2]\,
      I2 => \current_state_reg_n_0_[3]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[0]\,
      O => \after_state[19]_i_3_n_0\
    );
\after_state[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF08FF0FFF08FF"
    )
        port map (
      I0 => \current_state_reg_n_0_[3]\,
      I1 => \current_state_reg_n_0_[2]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[10]\,
      I5 => \current_state_reg_n_0_[8]\,
      O => \after_state[19]_i_4_n_0\
    );
\after_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \current_state_reg_n_0_[62]\,
      I1 => \after_state[1]_i_2_n_0\,
      I2 => \current_state_reg_n_0_[45]\,
      I3 => \after_state[1]_i_3_n_0\,
      O => \after_state[1]_i_1__0_n_0\
    );
\after_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FF7070"
    )
        port map (
      I0 => \current_state_reg_n_0_[12]\,
      I1 => \current_state_reg_n_0_[17]\,
      I2 => \current_state_reg_n_0_[10]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[0]\,
      I5 => \current_state_reg_n_0_[2]\,
      O => \after_state[1]_i_2_n_0\
    );
\after_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000FF2A2A"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[17]\,
      I2 => \current_state_reg_n_0_[12]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[0]\,
      I5 => \current_state_reg_n_0_[2]\,
      O => \after_state[1]_i_3_n_0\
    );
\after_state[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \current_state_reg_n_0_[62]\,
      I1 => \after_state[20]_i_2_n_0\,
      I2 => \current_state_reg_n_0_[45]\,
      I3 => \after_state[20]_i_3_n_0\,
      O => \after_state[20]_i_1__0_n_0\
    );
\after_state[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88FFFFFF88B0B0"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[12]\,
      I2 => \current_state_reg_n_0_[10]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[0]\,
      I5 => \current_state_reg_n_0_[2]\,
      O => \after_state[20]_i_2_n_0\
    );
\after_state[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008800FFB088B0"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[12]\,
      I2 => \current_state_reg_n_0_[10]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[2]\,
      O => \after_state[20]_i_3_n_0\
    );
\after_state[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFACAFACAFACAAAA"
    )
        port map (
      I0 => \after_state_reg_n_0_[21]\,
      I1 => \after_state[21]_i_2_n_0\,
      I2 => RST,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \after_state[21]_i_3_n_0\,
      I5 => \after_state[94]_i_6_n_0\,
      O => \after_state[21]_i_1_n_0\
    );
\after_state[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBBFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[8]\,
      I1 => \current_state_reg_n_0_[0]\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[10]\,
      O => \after_state[21]_i_2_n_0\
    );
\after_state[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00E2"
    )
        port map (
      I0 => \after_state[94]_i_11_n_0\,
      I1 => \after_state[21]_i_4_n_0\,
      I2 => \after_state[94]_i_8_n_0\,
      I3 => \after_state[94]_i_7_n_0\,
      I4 => \current_state_reg_n_0_[80]\,
      I5 => \after_state[21]_i_5_n_0\,
      O => \after_state[21]_i_3_n_0\
    );
\after_state[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAFFAAAAAAAA"
    )
        port map (
      I0 => \after_state[94]_i_9_n_0\,
      I1 => \current_state_reg_n_0_[60]\,
      I2 => \after_state[94]_i_23_n_0\,
      I3 => \current_state_reg_n_0_[50]\,
      I4 => \after_state[94]_i_22_n_0\,
      I5 => \after_state[21]_i_6_n_0\,
      O => \after_state[21]_i_4_n_0\
    );
\after_state[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7F00"
    )
        port map (
      I0 => \after_state_reg[94]_i_12_n_0\,
      I1 => \current_state_reg_n_0_[75]\,
      I2 => \current_state_reg_n_0_[77]\,
      I3 => \current_state_reg_n_0_[80]\,
      I4 => \current_state_reg_n_0_[51]\,
      I5 => \after_state[94]_i_4_n_0\,
      O => \after_state[21]_i_5_n_0\
    );
\after_state[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAEEEAAA"
    )
        port map (
      I0 => \current_state_reg_n_0_[50]\,
      I1 => \after_state[94]_i_20_n_0\,
      I2 => \current_state[1]_i_16_n_0\,
      I3 => \current_state_reg_n_0_[34]\,
      I4 => \after_state[21]_i_7_n_0\,
      I5 => \temp_spi_data[7]_i_10_n_0\,
      O => \after_state[21]_i_6_n_0\
    );
\after_state[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => temp_vbat_i_4_n_0,
      I1 => \current_state_reg_n_0_[18]\,
      I2 => \current_state[33]_i_29_n_0\,
      I3 => \current_state_reg_n_0_[32]\,
      I4 => \current_state_reg_n_0_[13]\,
      I5 => \temp_spi_data[7]_i_11_n_0\,
      O => \after_state[21]_i_7_n_0\
    );
\after_state[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808888809009990"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[1]\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[3]\,
      I5 => \current_state_reg_n_0_[8]\,
      O => \after_state[24]_i_2_n_0\
    );
\after_state[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880BBB"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[1]\,
      I2 => \current_state_reg_n_0_[3]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state_reg_n_0_[8]\,
      O => \after_state[24]_i_3_n_0\
    );
\after_state[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F5FC"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \current_state_reg_n_0_[9]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[6]\,
      O => \after_state[25]_i_1_n_0\
    );
\after_state[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FF0F4F40F000"
    )
        port map (
      I0 => \current_state_reg_n_0_[9]\,
      I1 => \after_state[26]_i_2_n_0\,
      I2 => \current_state_reg_n_0_[17]\,
      I3 => \after_state[26]_i_3_n_0\,
      I4 => \current_state_reg_n_0_[10]\,
      I5 => \after_state[26]_i_4_n_0\,
      O => \after_state[26]_i_1__0_n_0\
    );
\after_state[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \current_state_reg_n_0_[1]\,
      I1 => \current_state_reg_n_0_[0]\,
      I2 => \current_state_reg_n_0_[2]\,
      O => \after_state[26]_i_2_n_0\
    );
\after_state[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF05CC"
    )
        port map (
      I0 => \current_state_reg_n_0_[8]\,
      I1 => \current_state_reg_n_0_[9]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[2]\,
      O => \after_state[26]_i_3_n_0\
    );
\after_state[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \current_state_reg_n_0_[0]\,
      I1 => \current_state_reg_n_0_[2]\,
      I2 => \current_state_reg_n_0_[1]\,
      O => \after_state[26]_i_4_n_0\
    );
\after_state[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000035C535"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[9]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[0]\,
      I5 => \current_state_reg_n_0_[2]\,
      O => \after_state[28]_i_2_n_0\
    );
\after_state[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EFDFDF"
    )
        port map (
      I0 => \current_state_reg_n_0_[9]\,
      I1 => \current_state_reg_n_0_[2]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[1]\,
      O => \after_state[28]_i_3_n_0\
    );
\after_state[32]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \after_state[32]_i_2_n_0\,
      I1 => \after_state[32]_i_3_n_0\,
      I2 => \current_state_reg_n_0_[26]\,
      I3 => \after_state[32]_i_4_n_0\,
      I4 => \current_state_reg_n_0_[17]\,
      I5 => \after_state[32]_i_5_n_0\,
      O => \after_state[32]_i_1__0_n_0\
    );
\after_state[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \current_state_reg_n_0_[9]\,
      I1 => \current_state_reg_n_0_[2]\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[8]\,
      O => \after_state[32]_i_2_n_0\
    );
\after_state[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003A00FF003A"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[9]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[0]\,
      O => \after_state[32]_i_3_n_0\
    );
\after_state[32]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0044F044"
    )
        port map (
      I0 => \current_state_reg_n_0_[9]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[0]\,
      O => \after_state[32]_i_4_n_0\
    );
\after_state[32]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003A3A0AFF3A3A"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[9]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[0]\,
      O => \after_state[32]_i_5_n_0\
    );
\after_state[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF00C0CACAC0"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \after_state[33]_i_4_n_0\,
      I2 => \current_state_reg_n_0_[10]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[9]\,
      I5 => \current_state_reg_n_0_[8]\,
      O => \after_state[33]_i_2_n_0\
    );
\after_state[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000CAA0C00"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \after_state[33]_i_4_n_0\,
      I2 => \current_state_reg_n_0_[6]\,
      I3 => \current_state_reg_n_0_[10]\,
      I4 => \after_state[33]_i_5_n_0\,
      I5 => \current_state_reg_n_0_[8]\,
      O => \after_state[33]_i_3_n_0\
    );
\after_state[33]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[2]\,
      I1 => \current_state_reg_n_0_[0]\,
      O => \after_state[33]_i_4_n_0\
    );
\after_state[33]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \current_state_reg_n_0_[9]\,
      I1 => \current_state_reg_n_0_[1]\,
      I2 => \current_state_reg_n_0_[6]\,
      O => \after_state[33]_i_5_n_0\
    );
\after_state[34]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000007000700"
    )
        port map (
      I0 => \current_state_reg_n_0_[1]\,
      I1 => \current_state_reg_n_0_[0]\,
      I2 => \current_state_reg_n_0_[6]\,
      I3 => \current_state_reg_n_0_[17]\,
      I4 => \after_state[34]_i_2_n_0\,
      I5 => \current_state_reg_n_0_[10]\,
      O => \after_state[34]_i_1__0_n_0\
    );
\after_state[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000005CC"
    )
        port map (
      I0 => \current_state_reg_n_0_[8]\,
      I1 => \current_state_reg_n_0_[9]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[6]\,
      O => \after_state[34]_i_2_n_0\
    );
\after_state[35]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00F000440040"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[17]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[6]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[9]\,
      O => \after_state[35]_i_1__0_n_0\
    );
\after_state[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \current_state_reg_n_0_[34]\,
      I1 => \after_state[36]_i_2_n_0\,
      I2 => \current_state_reg_n_0_[33]\,
      I3 => \after_state[36]_i_3_n_0\,
      O => \after_state[36]_i_1__0_n_0\
    );
\after_state[36]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AACFAA"
    )
        port map (
      I0 => \current_state_reg_n_0_[28]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[17]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[8]\,
      O => \after_state[36]_i_2_n_0\
    );
\after_state[36]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[17]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[8]\,
      O => \after_state[36]_i_3_n_0\
    );
\after_state[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \after_state[37]_i_2_n_0\,
      I1 => \current_state_reg_n_0_[26]\,
      I2 => \after_state[37]_i_3_n_0\,
      I3 => \current_state_reg_n_0_[17]\,
      I4 => \after_state[37]_i_4_n_0\,
      O => \after_state[37]_i_1_n_0\
    );
\after_state[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003F37CFCC"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[6]\,
      I3 => \current_state_reg_n_0_[8]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[2]\,
      O => \after_state[37]_i_2_n_0\
    );
\after_state[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF7575BABA"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[6]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[3]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[2]\,
      O => \after_state[37]_i_3_n_0\
    );
\after_state[37]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF7777BABA"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[6]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[3]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[2]\,
      O => \after_state[37]_i_4_n_0\
    );
\after_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004F00"
    )
        port map (
      I0 => \current_state_reg_n_0_[62]\,
      I1 => \current_state_reg_n_0_[45]\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[12]\,
      O => \after_state[3]_i_1_n_0\
    );
\after_state[40]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \after_state[40]_i_2_n_0\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \after_state[40]_i_3_n_0\,
      I4 => \current_state_reg_n_0_[17]\,
      I5 => \after_state[40]_i_4_n_0\,
      O => \after_state[40]_i_1__0_n_0\
    );
\after_state[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000444400F0F4F4"
    )
        port map (
      I0 => \current_state_reg_n_0_[6]\,
      I1 => \current_state_reg_n_0_[9]\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[3]\,
      O => \after_state[40]_i_2_n_0\
    );
\after_state[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF4F4F00FF4444"
    )
        port map (
      I0 => \current_state_reg_n_0_[6]\,
      I1 => \current_state_reg_n_0_[9]\,
      I2 => \current_state_reg_n_0_[3]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[2]\,
      O => \after_state[40]_i_3_n_0\
    );
\after_state[40]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080D080"
    )
        port map (
      I0 => \current_state_reg_n_0_[9]\,
      I1 => \after_state[40]_i_5_n_0\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \after_state[26]_i_2_n_0\,
      I4 => \current_state_reg_n_0_[3]\,
      I5 => \after_state[40]_i_6_n_0\,
      O => \after_state[40]_i_4_n_0\
    );
\after_state[40]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15001F0F"
    )
        port map (
      I0 => \current_state_reg_n_0_[3]\,
      I1 => \current_state_reg_n_0_[0]\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state_reg_n_0_[6]\,
      O => \after_state[40]_i_5_n_0\
    );
\after_state[40]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FFF4FF"
    )
        port map (
      I0 => \current_state_reg_n_0_[3]\,
      I1 => \current_state_reg_n_0_[2]\,
      I2 => \current_state_reg_n_0_[10]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[0]\,
      I5 => \current_state_reg_n_0_[8]\,
      O => \after_state[40]_i_6_n_0\
    );
\after_state[41]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F590A090A090A0"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \after_state[41]_i_2_n_0\,
      I3 => \current_state_reg_n_0_[10]\,
      I4 => \after_state[41]_i_3_n_0\,
      I5 => \current_state_reg_n_0_[9]\,
      O => \after_state[41]_i_1__0_n_0\
    );
\after_state[41]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F4"
    )
        port map (
      I0 => \current_state_reg_n_0_[6]\,
      I1 => \current_state_reg_n_0_[9]\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[0]\,
      O => \after_state[41]_i_2_n_0\
    );
\after_state[41]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \current_state_reg_n_0_[1]\,
      I1 => \current_state_reg_n_0_[6]\,
      O => \after_state[41]_i_3_n_0\
    );
\after_state[42]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3F0F3FFFFCCAA"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[8]\,
      I4 => \current_state_reg_n_0_[2]\,
      I5 => \current_state_reg_n_0_[0]\,
      O => \after_state[42]_i_10_n_0\
    );
\after_state[42]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD11CD0DFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[2]\,
      I1 => \current_state_reg_n_0_[0]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[10]\,
      I5 => \current_state_reg_n_0_[17]\,
      O => \after_state[42]_i_11_n_0\
    );
\after_state[42]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAEEAEFEBAEEAE"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[0]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[10]\,
      I5 => \current_state_reg_n_0_[2]\,
      O => \after_state[42]_i_12_n_0\
    );
\after_state[42]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCFFFFFFFA0A"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[1]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[10]\,
      I4 => \current_state_reg_n_0_[2]\,
      I5 => \current_state_reg_n_0_[0]\,
      O => \after_state[42]_i_13_n_0\
    );
\after_state[42]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080A0808A80A08"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[2]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[8]\,
      I4 => \current_state_reg_n_0_[10]\,
      I5 => \current_state_reg_n_0_[1]\,
      O => \after_state[42]_i_14_n_0\
    );
\after_state[42]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEAEFEFEEEAE"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[0]\,
      I2 => \current_state_reg_n_0_[10]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[8]\,
      I5 => \current_state_reg_n_0_[2]\,
      O => \after_state[42]_i_15_n_0\
    );
\after_state[42]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0EFEFCFC0E0E0"
    )
        port map (
      I0 => \after_state[42]_i_2_n_0\,
      I1 => \after_state[42]_i_3_n_0\,
      I2 => \current_state_reg_n_0_[51]\,
      I3 => \after_state[42]_i_4_n_0\,
      I4 => \current_state_reg_n_0_[76]\,
      I5 => \after_state[42]_i_5_n_0\,
      O => \after_state[42]_i_1__0_n_0\
    );
\after_state[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAFFFFFFCA0000"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \after_state[42]_i_6_n_0\,
      I4 => \current_state_reg_n_0_[45]\,
      I5 => \after_state[42]_i_7_n_0\,
      O => \after_state[42]_i_2_n_0\
    );
\after_state[42]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCA0000"
    )
        port map (
      I0 => \after_state[42]_i_8_n_0\,
      I1 => \after_state[42]_i_9_n_0\,
      I2 => \current_state_reg_n_0_[45]\,
      I3 => \current_state_reg_n_0_[26]\,
      I4 => \current_state_reg_n_0_[76]\,
      O => \after_state[42]_i_3_n_0\
    );
\after_state[42]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8A8A8"
    )
        port map (
      I0 => \after_state[42]_i_10_n_0\,
      I1 => \current_state_reg_n_0_[26]\,
      I2 => \current_state_reg_n_0_[45]\,
      I3 => \after_state[42]_i_11_n_0\,
      I4 => \after_state[42]_i_12_n_0\,
      O => \after_state[42]_i_4_n_0\
    );
\after_state[42]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA3AAA0"
    )
        port map (
      I0 => \after_state[42]_i_13_n_0\,
      I1 => \after_state[42]_i_14_n_0\,
      I2 => \current_state_reg_n_0_[26]\,
      I3 => \current_state_reg_n_0_[45]\,
      I4 => \after_state[42]_i_15_n_0\,
      O => \after_state[42]_i_5_n_0\
    );
\after_state[42]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[0]\,
      I1 => \current_state_reg_n_0_[2]\,
      O => \after_state[42]_i_6_n_0\
    );
\after_state[42]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAF0FAFCFAFC"
    )
        port map (
      I0 => \current_state_reg_n_0_[26]\,
      I1 => \current_state_reg_n_0_[17]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state_reg_n_0_[10]\,
      I5 => \current_state_reg_n_0_[8]\,
      O => \after_state[42]_i_7_n_0\
    );
\after_state[42]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF30302222"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[2]\,
      I2 => \current_state_reg_n_0_[10]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[8]\,
      I5 => \current_state_reg_n_0_[0]\,
      O => \after_state[42]_i_8_n_0\
    );
\after_state[42]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFFFFFCCAA"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[8]\,
      I4 => \current_state_reg_n_0_[2]\,
      I5 => \current_state_reg_n_0_[0]\,
      O => \after_state[42]_i_9_n_0\
    );
\after_state[43]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33330F04"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[6]\,
      I3 => \current_state_reg_n_0_[8]\,
      I4 => \current_state_reg_n_0_[1]\,
      O => \after_state[43]_i_1__0_n_0\
    );
\after_state[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0032303200020002"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[2]\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[8]\,
      I4 => \current_state_reg_n_0_[9]\,
      I5 => \current_state_reg_n_0_[10]\,
      O => \after_state[44]_i_1_n_0\
    );
\after_state[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \current_state_reg_n_0_[3]\,
      I1 => \current_state_reg_n_0_[1]\,
      I2 => \current_state_reg_n_0_[0]\,
      O => \after_state[46]_i_1__0_n_0\
    );
\after_state[48]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \after_state[48]_i_2_n_0\,
      I1 => \current_state_reg_n_0_[17]\,
      I2 => \after_state[48]_i_3_n_0\,
      I3 => \current_state_reg_n_0_[26]\,
      I4 => \after_state[48]_i_4_n_0\,
      O => \after_state[48]_i_1__0_n_0\
    );
\after_state[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000F01FF00FFCC"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state_reg_n_0_[6]\,
      I5 => \current_state_reg_n_0_[1]\,
      O => \after_state[48]_i_2_n_0\
    );
\after_state[48]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0F7F0FBF0FB"
    )
        port map (
      I0 => \current_state_reg_n_0_[8]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[6]\,
      I4 => \current_state_reg_n_0_[0]\,
      I5 => \current_state_reg_n_0_[1]\,
      O => \after_state[48]_i_3_n_0\
    );
\after_state[48]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000CD17CD"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \current_state_reg_n_0_[10]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[0]\,
      I5 => \current_state_reg_n_0_[6]\,
      O => \after_state[48]_i_4_n_0\
    );
\after_state[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7077FFFF70770000"
    )
        port map (
      I0 => \current_state_reg_n_0_[1]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[6]\,
      I4 => \current_state_reg_n_0_[17]\,
      I5 => \after_state[49]_i_2_n_0\,
      O => \after_state[49]_i_1_n_0\
    );
\after_state[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BB300000BB30BB3"
    )
        port map (
      I0 => \current_state_reg_n_0_[0]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[8]\,
      I4 => \current_state_reg_n_0_[2]\,
      I5 => \current_state_reg_n_0_[6]\,
      O => \after_state[49]_i_2_n_0\
    );
\after_state[50]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888F88FF8F"
    )
        port map (
      I0 => \current_state_reg_n_0_[2]\,
      I1 => \current_state_reg_n_0_[26]\,
      I2 => \current_state_reg_n_0_[17]\,
      I3 => \current_state_reg_n_0_[10]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[8]\,
      O => \after_state[50]_i_1__0_n_0\
    );
\after_state[52]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000082"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[8]\,
      I4 => \current_state_reg_n_0_[26]\,
      O => \after_state[52]_i_1__0_n_0\
    );
\after_state[53]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000C0B"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[6]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[8]\,
      O => \after_state[53]_i_2_n_0\
    );
\after_state[53]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CC0CBB00BB0B"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state_reg_n_0_[6]\,
      I5 => \current_state_reg_n_0_[1]\,
      O => \after_state[53]_i_3_n_0\
    );
\after_state[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \after_state[54]_i_2_n_0\,
      I1 => \after_state_reg[54]_i_3_n_0\,
      I2 => \current_state_reg_n_0_[51]\,
      I3 => \after_state_reg[54]_i_4_n_0\,
      I4 => \current_state_reg_n_0_[77]\,
      I5 => \after_state[54]_i_5_n_0\,
      O => \after_state[54]_i_1_n_0\
    );
\after_state[54]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCECFFEF"
    )
        port map (
      I0 => \current_state_reg_n_0_[45]\,
      I1 => \current_state_reg_n_0_[0]\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[26]\,
      I4 => \current_state_reg_n_0_[10]\,
      O => \after_state[54]_i_10_n_0\
    );
\after_state[54]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[26]\,
      I1 => \current_state_reg_n_0_[45]\,
      O => \after_state[54]_i_11_n_0\
    );
\after_state[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBBFFF0FFBB"
    )
        port map (
      I0 => \after_state[54]_i_6_n_0\,
      I1 => \current_state_reg_n_0_[70]\,
      I2 => \current_state_reg_n_0_[26]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[2]\,
      I5 => \current_state_reg_n_0_[45]\,
      O => \after_state[54]_i_2_n_0\
    );
\after_state[54]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF1CFFFF001C"
    )
        port map (
      I0 => \current_state_reg_n_0_[70]\,
      I1 => \current_state_reg_n_0_[17]\,
      I2 => \current_state_reg_n_0_[10]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state_reg_n_0_[0]\,
      I5 => \after_state[54]_i_11_n_0\,
      O => \after_state[54]_i_5_n_0\
    );
\after_state[54]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[10]\,
      O => \after_state[54]_i_6_n_0\
    );
\after_state[54]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEFEFE0"
    )
        port map (
      I0 => \current_state_reg_n_0_[26]\,
      I1 => \current_state_reg_n_0_[45]\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[10]\,
      I4 => \current_state_reg_n_0_[17]\,
      I5 => \current_state_reg_n_0_[0]\,
      O => \after_state[54]_i_7_n_0\
    );
\after_state[54]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCEEFC"
    )
        port map (
      I0 => \current_state_reg_n_0_[45]\,
      I1 => \current_state_reg_n_0_[0]\,
      I2 => \current_state_reg_n_0_[17]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state_reg_n_0_[26]\,
      O => \after_state[54]_i_8_n_0\
    );
\after_state[54]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0EFEFEF"
    )
        port map (
      I0 => \current_state_reg_n_0_[26]\,
      I1 => \current_state_reg_n_0_[45]\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[10]\,
      I4 => \current_state_reg_n_0_[17]\,
      I5 => \current_state_reg_n_0_[0]\,
      O => \after_state[54]_i_9_n_0\
    );
\after_state[57]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000409"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[6]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[8]\,
      O => \after_state[57]_i_2_n_0\
    );
\after_state[57]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F404FF00F909"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state_reg_n_0_[6]\,
      I5 => \current_state_reg_n_0_[1]\,
      O => \after_state[57]_i_3_n_0\
    );
\after_state[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EFEFAA"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[0]\,
      I2 => \current_state_reg_n_0_[10]\,
      I3 => \current_state_reg_n_0_[8]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[6]\,
      O => \after_state[58]_i_1_n_0\
    );
\after_state[59]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AF80"
    )
        port map (
      I0 => \current_state_reg_n_0_[0]\,
      I1 => \current_state_reg_n_0_[1]\,
      I2 => \current_state_reg_n_0_[10]\,
      I3 => \current_state_reg_n_0_[9]\,
      I4 => \current_state_reg_n_0_[6]\,
      O => \after_state[59]_i_2_n_0\
    );
\after_state[59]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCFCF40"
    )
        port map (
      I0 => \current_state_reg_n_0_[8]\,
      I1 => \current_state_reg_n_0_[0]\,
      I2 => \current_state_reg_n_0_[10]\,
      I3 => \current_state_reg_n_0_[9]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[6]\,
      O => \after_state[59]_i_3_n_0\
    );
\after_state[60]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000141"
    )
        port map (
      I0 => \current_state_reg_n_0_[8]\,
      I1 => \current_state_reg_n_0_[1]\,
      I2 => \current_state_reg_n_0_[10]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[17]\,
      O => \after_state[60]_i_2_n_0\
    );
\after_state[60]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"300030100F000F05"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[0]\,
      I2 => \current_state_reg_n_0_[10]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state_reg_n_0_[8]\,
      I5 => \current_state_reg_n_0_[1]\,
      O => \after_state[60]_i_3_n_0\
    );
\after_state[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0F00FB00FB"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[6]\,
      I4 => \current_state_reg_n_0_[2]\,
      I5 => \current_state_reg_n_0_[1]\,
      O => \after_state[62]_i_2_n_0\
    );
\after_state[62]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF0000F0FFFFBB"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[8]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[6]\,
      O => \after_state[62]_i_3_n_0\
    );
\after_state[64]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08003B3B0B000808"
    )
        port map (
      I0 => \after_state[64]_i_12_n_0\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[6]\,
      I3 => \current_state_reg_n_0_[9]\,
      I4 => \current_state_reg_n_0_[8]\,
      I5 => \current_state_reg_n_0_[1]\,
      O => \after_state[64]_i_10_n_0\
    );
\after_state[64]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F20200F002000"
    )
        port map (
      I0 => \current_state_reg_n_0_[9]\,
      I1 => \current_state_reg_n_0_[6]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[2]\,
      O => \after_state[64]_i_11_n_0\
    );
\after_state[64]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \current_state_reg_n_0_[0]\,
      I1 => \current_state_reg_n_0_[2]\,
      I2 => \current_state_reg_n_0_[1]\,
      O => \after_state[64]_i_12_n_0\
    );
\after_state[64]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \after_state[64]_i_2_n_0\,
      I1 => \after_state[64]_i_3_n_0\,
      I2 => \current_state_reg_n_0_[17]\,
      I3 => \after_state_reg[64]_i_4_n_0\,
      I4 => \current_state_reg_n_0_[26]\,
      I5 => \after_state_reg[64]_i_5_n_0\,
      O => \after_state[64]_i_1__0_n_0\
    );
\after_state[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEA2262"
    )
        port map (
      I0 => \current_state_reg_n_0_[1]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \current_state_reg_n_0_[9]\,
      I3 => \current_state_reg_n_0_[6]\,
      I4 => \current_state_reg_n_0_[2]\,
      I5 => \current_state_reg_n_0_[10]\,
      O => \after_state[64]_i_2_n_0\
    );
\after_state[64]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F03200000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[0]\,
      I1 => \current_state_reg_n_0_[6]\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \after_state[64]_i_6_n_0\,
      I5 => \current_state_reg_n_0_[10]\,
      O => \after_state[64]_i_3_n_0\
    );
\after_state[64]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \current_state_reg_n_0_[8]\,
      I1 => \current_state_reg_n_0_[9]\,
      O => \after_state[64]_i_6_n_0\
    );
\after_state[64]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000B0B"
    )
        port map (
      I0 => \current_state_reg_n_0_[9]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \current_state_reg_n_0_[6]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state_reg_n_0_[1]\,
      O => \after_state[64]_i_7_n_0\
    );
\after_state[64]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF40400F004000"
    )
        port map (
      I0 => \current_state_reg_n_0_[6]\,
      I1 => \current_state_reg_n_0_[9]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[2]\,
      O => \after_state[64]_i_8_n_0\
    );
\after_state[64]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888B8BB"
    )
        port map (
      I0 => \after_state[64]_i_11_n_0\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[9]\,
      I3 => \current_state_reg_n_0_[8]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[6]\,
      O => \after_state[64]_i_9_n_0\
    );
\after_state[66]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003FFF08AA"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[1]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[10]\,
      I4 => \current_state_reg_n_0_[9]\,
      I5 => \current_state_reg_n_0_[6]\,
      O => \after_state[66]_i_1__0_n_0\
    );
\after_state[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"440F4400"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[17]\,
      I2 => \current_state_reg_n_0_[6]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[9]\,
      O => \after_state[67]_i_1_n_0\
    );
\after_state[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0028001A"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[6]\,
      I4 => \current_state_reg_n_0_[10]\,
      O => \after_state[68]_i_1_n_0\
    );
\after_state[69]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000038FF"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[1]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[10]\,
      I4 => \current_state_reg_n_0_[6]\,
      O => \after_state[69]_i_2_n_0\
    );
\after_state[69]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFF38FF"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[1]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[10]\,
      I4 => \current_state_reg_n_0_[2]\,
      I5 => \current_state_reg_n_0_[6]\,
      O => \after_state[69]_i_3_n_0\
    );
\after_state[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \after_state[6]_i_2_n_0\,
      I1 => \current_state_reg_n_0_[17]\,
      I2 => \after_state[6]_i_3_n_0\,
      I3 => \current_state_reg_n_0_[26]\,
      I4 => \after_state[6]_i_4_n_0\,
      O => \after_state[6]_i_1__0_n_0\
    );
\after_state[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B330A00"
    )
        port map (
      I0 => \current_state_reg_n_0_[8]\,
      I1 => \current_state_reg_n_0_[2]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[6]\,
      O => \after_state[6]_i_2_n_0\
    );
\after_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000C000FFF0E22"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[6]\,
      I5 => \current_state_reg_n_0_[2]\,
      O => \after_state[6]_i_3_n_0\
    );
\after_state[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF0004F404"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[0]\,
      I5 => \current_state_reg_n_0_[6]\,
      O => \after_state[6]_i_4_n_0\
    );
\after_state[74]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04010000"
    )
        port map (
      I0 => \current_state_reg_n_0_[8]\,
      I1 => \current_state_reg_n_0_[1]\,
      I2 => \current_state_reg_n_0_[6]\,
      I3 => \current_state_reg_n_0_[10]\,
      I4 => \current_state_reg_n_0_[17]\,
      O => \after_state[74]_i_1_n_0\
    );
\after_state[75]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200003"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[6]\,
      I4 => \current_state_reg_n_0_[10]\,
      O => \after_state[75]_i_2_n_0\
    );
\after_state[75]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0008FFFF0003"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[6]\,
      I4 => \current_state_reg_n_0_[2]\,
      I5 => \current_state_reg_n_0_[1]\,
      O => \after_state[75]_i_3_n_0\
    );
\after_state[76]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C580"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[0]\,
      I2 => \current_state_reg_n_0_[10]\,
      I3 => \current_state_reg_n_0_[1]\,
      O => \after_state[76]_i_1_n_0\
    );
\after_state[78]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBB8B888888"
    )
        port map (
      I0 => \after_state[49]_i_1_n_0\,
      I1 => \current_state_reg_n_0_[26]\,
      I2 => \current_state_reg_n_0_[17]\,
      I3 => \after_state[78]_i_2_n_0\,
      I4 => \current_state_reg_n_0_[10]\,
      I5 => \after_state[78]_i_3_n_0\,
      O => \after_state[78]_i_1_n_0\
    );
\after_state[78]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0048"
    )
        port map (
      I0 => \current_state_reg_n_0_[8]\,
      I1 => \current_state_reg_n_0_[0]\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[6]\,
      O => \after_state[78]_i_2_n_0\
    );
\after_state[78]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \current_state_reg_n_0_[1]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \current_state_reg_n_0_[6]\,
      O => \after_state[78]_i_3_n_0\
    );
\after_state[81]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF3350505050"
    )
        port map (
      I0 => \current_state_reg_n_0_[77]\,
      I1 => \current_state_reg_n_0_[83]\,
      I2 => \current_state_reg_n_0_[60]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[10]\,
      I5 => \current_state_reg_n_0_[0]\,
      O => \after_state[81]_i_2_n_0\
    );
\after_state[81]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFF5555FCFF0000"
    )
        port map (
      I0 => \current_state_reg_n_0_[77]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[83]\,
      I4 => \current_state_reg_n_0_[0]\,
      I5 => \current_state_reg_n_0_[60]\,
      O => \after_state[81]_i_3_n_0\
    );
\after_state[86]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C800BA"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[8]\,
      O => \after_state[86]_i_2_n_0\
    );
\after_state[86]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CB8A"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[8]\,
      O => \after_state[86]_i_3_n_0\
    );
\after_state[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"37F305F0"
    )
        port map (
      I0 => \current_state_reg_n_0_[26]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[6]\,
      I4 => \current_state_reg_n_0_[1]\,
      O => \after_state[8]_i_1__0_n_0\
    );
\after_state[94]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0002"
    )
        port map (
      I0 => \after_state[94]_i_3_n_0\,
      I1 => \after_state[94]_i_4_n_0\,
      I2 => \current_state_reg_n_0_[51]\,
      I3 => \after_state[94]_i_5_n_0\,
      I4 => \after_state[94]_i_6_n_0\,
      I5 => RST,
      O => \after_state[94]_i_1_n_0\
    );
\after_state[94]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000EA0040"
    )
        port map (
      I0 => \current_state_reg_n_0_[50]\,
      I1 => \after_state[94]_i_20_n_0\,
      I2 => \after_state[94]_i_21_n_0\,
      I3 => \after_state[94]_i_22_n_0\,
      I4 => \after_state[94]_i_23_n_0\,
      I5 => \current_state_reg_n_0_[60]\,
      O => \after_state[94]_i_10_n_0\
    );
\after_state[94]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
        port map (
      I0 => \after_state[94]_i_24_n_0\,
      I1 => \after_state[94]_i_25_n_0\,
      I2 => \current_state_reg_n_0_[73]\,
      I3 => \current_state_reg_n_0_[76]\,
      I4 => \after_state[94]_i_26_n_0\,
      O => \after_state[94]_i_11_n_0\
    );
\after_state[94]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \after_state[94]_i_29_n_0\,
      I1 => \after_state[94]_i_30_n_0\,
      I2 => \current_state[6]_i_10__0_n_0\,
      I3 => \current_state_reg_n_0_[25]\,
      I4 => \current_state_reg_n_0_[9]\,
      I5 => \current_state_reg_n_0_[19]\,
      O => \after_state[94]_i_13_n_0\
    );
\after_state[94]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \after_state[94]_i_31_n_0\,
      I1 => \current_state_reg_n_0_[52]\,
      I2 => \current_state_reg_n_0_[80]\,
      I3 => \after_state[94]_i_32_n_0\,
      I4 => \after_state[94]_i_33_n_0\,
      I5 => \after_state[94]_i_34_n_0\,
      O => \after_state[94]_i_14_n_0\
    );
\after_state[94]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \after_state[94]_i_35_n_0\,
      I1 => \after_state[94]_i_36_n_0\,
      I2 => \after_state[94]_i_37_n_0\,
      O => \after_state[94]_i_15_n_0\
    );
\after_state[94]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \current_state_reg_n_0_[68]\,
      I1 => \current_state_reg_n_0_[66]\,
      I2 => \current_state_reg_n_0_[59]\,
      I3 => \current_state[1]_i_17_n_0\,
      I4 => \current_state_reg_n_0_[72]\,
      I5 => \current_state_reg_n_0_[70]\,
      O => \after_state[94]_i_16_n_0\
    );
\after_state[94]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[48]\,
      I1 => \current_state_reg_n_0_[36]\,
      I2 => \after_state[94]_i_38_n_0\,
      I3 => \after_state[94]_i_39_n_0\,
      I4 => \after_state[94]_i_40_n_0\,
      I5 => \after_state[94]_i_41_n_0\,
      O => \after_state[94]_i_17_n_0\
    );
\after_state[94]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \current_state_reg_n_0_[52]\,
      I1 => \current_state_reg_n_0_[57]\,
      I2 => \current_state_reg_n_0_[60]\,
      I3 => \current_state_reg_n_0_[50]\,
      O => \after_state[94]_i_18_n_0\
    );
\after_state[94]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \after_state[94]_i_42_n_0\,
      I1 => temp_vdd_i_10_n_0,
      I2 => \after_state[94]_i_43_n_0\,
      I3 => \current_state_reg_n_0_[41]\,
      I4 => \current_state_reg_n_0_[40]\,
      I5 => \after_state[94]_i_44_n_0\,
      O => \after_state[94]_i_19_n_0\
    );
\after_state[94]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[10]\,
      O => \after_state[94]_i_2_n_0\
    );
\after_state[94]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \current_state_reg_n_0_[53]\,
      I1 => \current_state_reg_n_0_[60]\,
      I2 => \current_state_reg_n_0_[45]\,
      I3 => \current_state_reg_n_0_[58]\,
      I4 => \current_state_reg_n_0_[43]\,
      I5 => \current_state_reg_n_0_[49]\,
      O => \after_state[94]_i_20_n_0\
    );
\after_state[94]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888B"
    )
        port map (
      I0 => \current_state[1]_i_16_n_0\,
      I1 => \current_state_reg_n_0_[34]\,
      I2 => \temp_spi_data[7]_i_11_n_0\,
      I3 => \after_state[94]_i_45_n_0\,
      I4 => temp_vbat_i_4_n_0,
      I5 => \temp_spi_data[7]_i_10_n_0\,
      O => \after_state[94]_i_21_n_0\
    );
\after_state[94]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \current_state_reg_n_0_[52]\,
      I1 => \current_state_reg_n_0_[57]\,
      I2 => \current_state_reg_n_0_[62]\,
      O => \after_state[94]_i_22_n_0\
    );
\after_state[94]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \current_state[9]_i_10_n_0\,
      I1 => \current_state[9]_i_12_n_0\,
      O => \after_state[94]_i_23_n_0\
    );
\after_state[94]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state[19]_i_8_n_0\,
      I1 => \temp_spi_data[7]_i_9_n_0\,
      O => \after_state[94]_i_24_n_0\
    );
\after_state[94]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \current_state[6]_i_10__0_n_0\,
      I1 => \after_state[94]_i_46_n_0\,
      I2 => \after_state[94]_i_47_n_0\,
      I3 => \current_state_reg_n_0_[68]\,
      I4 => \after_state[94]_i_30_n_0\,
      I5 => \after_state[94]_i_48_n_0\,
      O => \after_state[94]_i_25_n_0\
    );
\after_state[94]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \after_state[94]_i_49_n_0\,
      I1 => \current_state_reg_n_0_[72]\,
      I2 => \current_state_reg_n_0_[76]\,
      I3 => \after_state[94]_i_50_n_0\,
      I4 => \after_state[94]_i_35_n_0\,
      I5 => \after_state[94]_i_36_n_0\,
      O => \after_state[94]_i_26_n_0\
    );
\after_state[94]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \after_state[94]_i_51_n_0\,
      I1 => \after_state[94]_i_52_n_0\,
      I2 => \after_state[94]_i_53_n_0\,
      I3 => \after_state[94]_i_31_n_0\,
      I4 => \after_state[94]_i_54_n_0\,
      I5 => \after_state[94]_i_55_n_0\,
      O => \after_state[94]_i_27_n_0\
    );
\after_state[94]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \after_state[94]_i_56_n_0\,
      I1 => \current_state[1]_i_20_n_0\,
      I2 => \after_state[94]_i_57_n_0\,
      I3 => \after_state[94]_i_58_n_0\,
      I4 => \after_state[94]_i_59_n_0\,
      I5 => \after_state[94]_i_60_n_0\,
      O => \after_state[94]_i_28_n_0\
    );
\after_state[94]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \after_state[94]_i_61_n_0\,
      I1 => \current_state_reg_n_0_[12]\,
      I2 => \current_state_reg_n_0_[17]\,
      I3 => \current_state_reg_n_0_[82]\,
      I4 => \current_state_reg_n_0_[68]\,
      I5 => \current_state[33]_i_12_n_0\,
      O => \after_state[94]_i_29_n_0\
    );
\after_state[94]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABBBABABAAA"
    )
        port map (
      I0 => \current_state_reg_n_0_[80]\,
      I1 => \after_state[94]_i_7_n_0\,
      I2 => \after_state[94]_i_8_n_0\,
      I3 => \after_state[94]_i_9_n_0\,
      I4 => \after_state[94]_i_10_n_0\,
      I5 => \after_state[94]_i_11_n_0\,
      O => \after_state[94]_i_3_n_0\
    );
\after_state[94]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \current_state_reg_n_0_[49]\,
      I1 => \current_state_reg_n_0_[45]\,
      O => \after_state[94]_i_30_n_0\
    );
\after_state[94]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \current_state_reg_n_0_[0]\,
      I1 => \current_state_reg_n_0_[1]\,
      I2 => \current_state_reg_n_0_[2]\,
      O => \after_state[94]_i_31_n_0\
    );
\after_state[94]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => \after_state[94]_i_62_n_0\,
      I1 => \current_state[24]_i_17__0_n_0\,
      I2 => \current_state_reg_n_0_[20]\,
      I3 => \current_state_reg_n_0_[10]\,
      I4 => \current_state_reg_n_0_[28]\,
      I5 => \current_state_reg_n_0_[37]\,
      O => \after_state[94]_i_32_n_0\
    );
\after_state[94]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \current_state[26]_i_25_n_0\,
      I1 => \current_state_reg_n_0_[44]\,
      I2 => \current_state_reg_n_0_[24]\,
      I3 => \current_state_reg_n_0_[8]\,
      I4 => \current_state_reg_n_0_[18]\,
      I5 => \after_state[94]_i_63_n_0\,
      O => \after_state[94]_i_33_n_0\
    );
\after_state[94]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => \current_state[83]_i_8_n_0\,
      I1 => \current_state_reg_n_0_[50]\,
      I2 => \current_state_reg_n_0_[72]\,
      I3 => \current_state_reg_n_0_[60]\,
      I4 => \current_state_reg_n_0_[57]\,
      I5 => \after_state[94]_i_64_n_0\,
      O => \after_state[94]_i_34_n_0\
    );
\after_state[94]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[9]\,
      I1 => \current_state_reg_n_0_[19]\,
      I2 => \after_state[94]_i_65_n_0\,
      I3 => \current_state_reg_n_0_[49]\,
      I4 => \current_state_reg_n_0_[25]\,
      I5 => \current_state[6]_i_10__0_n_0\,
      O => \after_state[94]_i_35_n_0\
    );
\after_state[94]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \after_state[94]_i_66_n_0\,
      I1 => \after_state[94]_i_67_n_0\,
      I2 => \current_state_reg_n_0_[33]\,
      I3 => \current_state_reg_n_0_[41]\,
      I4 => \after_state[94]_i_68_n_0\,
      I5 => \after_state[94]_i_31_n_0\,
      O => \after_state[94]_i_36_n_0\
    );
\after_state[94]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \after_state[94]_i_49_n_0\,
      I1 => \after_state[94]_i_69_n_0\,
      I2 => \current_state_reg_n_0_[64]\,
      I3 => \current_state_reg_n_0_[62]\,
      I4 => \current_state_reg_n_0_[83]\,
      I5 => \current_state_reg_n_0_[72]\,
      O => \after_state[94]_i_37_n_0\
    );
\after_state[94]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \current_state_reg_n_0_[45]\,
      I1 => \current_state_reg_n_0_[49]\,
      O => \after_state[94]_i_38_n_0\
    );
\after_state[94]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[43]\,
      I1 => \current_state_reg_n_0_[46]\,
      I2 => \current_state_reg_n_0_[18]\,
      I3 => \current_state_reg_n_0_[53]\,
      I4 => \current_state_reg_n_0_[34]\,
      I5 => \current_state_reg_n_0_[58]\,
      O => \after_state[94]_i_39_n_0\
    );
\after_state[94]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[84]\,
      I1 => \current_state_reg_n_0_[82]\,
      O => \after_state[94]_i_4_n_0\
    );
\after_state[94]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \current_state_reg_n_0_[32]\,
      I1 => \current_state_reg_n_0_[13]\,
      I2 => \current_state_reg_n_0_[17]\,
      I3 => \current_state_reg_n_0_[16]\,
      O => \after_state[94]_i_40_n_0\
    );
\after_state[94]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \current_state_reg_n_0_[4]\,
      I1 => \current_state_reg_n_0_[0]\,
      I2 => \current_state_reg_n_0_[6]\,
      I3 => \current_state_reg_n_0_[11]\,
      I4 => \current_state[82]_i_5_n_0\,
      I5 => \current_state_reg_n_0_[25]\,
      O => \after_state[94]_i_41_n_0\
    );
\after_state[94]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[3]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => temp_res_i_17_n_0,
      I3 => \current_state_reg_n_0_[21]\,
      I4 => \current_state_reg_n_0_[38]\,
      I5 => \current_state_reg_n_0_[24]\,
      O => \after_state[94]_i_42_n_0\
    );
\after_state[94]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[33]\,
      I1 => \current_state_reg_n_0_[27]\,
      O => \after_state[94]_i_43_n_0\
    );
\after_state[94]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[44]\,
      I1 => \current_state_reg_n_0_[42]\,
      I2 => \current_state_reg_n_0_[35]\,
      I3 => \current_state_reg_n_0_[26]\,
      I4 => \current_state_reg_n_0_[28]\,
      I5 => \current_state_reg_n_0_[37]\,
      O => \after_state[94]_i_44_n_0\
    );
\after_state[94]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[18]\,
      I1 => \current_state_reg_n_0_[16]\,
      I2 => \current_state_reg_n_0_[17]\,
      I3 => \current_state_reg_n_0_[32]\,
      I4 => \current_state_reg_n_0_[13]\,
      O => \after_state[94]_i_45_n_0\
    );
\after_state[94]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \current_state_reg_n_0_[9]\,
      I1 => \current_state_reg_n_0_[19]\,
      I2 => \current_state_reg_n_0_[25]\,
      O => \after_state[94]_i_46_n_0\
    );
\after_state[94]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \current_state_reg_n_0_[65]\,
      I1 => \current_state_reg_n_0_[69]\,
      O => \after_state[94]_i_47_n_0\
    );
\after_state[94]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \current_state_reg_n_0_[46]\,
      I1 => \current_state_reg_n_0_[43]\,
      I2 => \current_state_reg_n_0_[36]\,
      I3 => \current_state_reg_n_0_[48]\,
      I4 => \after_state[94]_i_70_n_0\,
      O => \after_state[94]_i_48_n_0\
    );
\after_state[94]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state_reg_n_0_[59]\,
      I1 => \current_state_reg_n_0_[50]\,
      I2 => \current_state[82]_i_8_n_0\,
      I3 => \current_state_reg_n_0_[60]\,
      I4 => \current_state_reg_n_0_[52]\,
      I5 => \current_state_reg_n_0_[57]\,
      O => \after_state[94]_i_49_n_0\
    );
\after_state[94]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \current_state_reg_n_0_[80]\,
      I1 => \current_state_reg_n_0_[77]\,
      I2 => \current_state_reg_n_0_[75]\,
      I3 => \after_state_reg[94]_i_12_n_0\,
      O => \after_state[94]_i_5_n_0\
    );
\after_state[94]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[53]\,
      I1 => \current_state_reg_n_0_[58]\,
      I2 => \current_state_reg_n_0_[64]\,
      I3 => \current_state_reg_n_0_[62]\,
      I4 => \current_state_reg_n_0_[83]\,
      O => \after_state[94]_i_50_n_0\
    );
\after_state[94]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[60]\,
      I1 => \current_state_reg_n_0_[52]\,
      I2 => \current_state[24]_i_15__0_n_0\,
      I3 => \current_state_reg_n_0_[68]\,
      I4 => \current_state_reg_n_0_[57]\,
      I5 => \after_state[94]_i_71_n_0\,
      O => \after_state[94]_i_51_n_0\
    );
\after_state[94]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \after_state[94]_i_72_n_0\,
      I1 => \current_state_reg_n_0_[65]\,
      I2 => \current_state_reg_n_0_[58]\,
      I3 => \current_state_reg_n_0_[69]\,
      I4 => \current_state_reg_n_0_[73]\,
      I5 => \current_state[27]_i_12__1_n_0\,
      O => \after_state[94]_i_52_n_0\
    );
\after_state[94]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \after_state[94]_i_73_n_0\,
      I1 => \current_state_reg_n_0_[33]\,
      I2 => \current_state_reg_n_0_[40]\,
      I3 => \current_state_reg_n_0_[53]\,
      I4 => \current_state_reg_n_0_[64]\,
      I5 => \after_state[94]_i_74_n_0\,
      O => \after_state[94]_i_53_n_0\
    );
\after_state[94]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[36]\,
      I1 => \current_state_reg_n_0_[48]\,
      I2 => \current_state_reg_n_0_[43]\,
      I3 => \current_state_reg_n_0_[49]\,
      I4 => \current_state_reg_n_0_[45]\,
      I5 => \after_state[94]_i_75_n_0\,
      O => \after_state[94]_i_54_n_0\
    );
\after_state[94]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \current_state_reg_n_0_[19]\,
      I1 => \current_state_reg_n_0_[9]\,
      I2 => \current_state_reg_n_0_[25]\,
      I3 => \current_state[6]_i_10__0_n_0\,
      O => \after_state[94]_i_55_n_0\
    );
\after_state[94]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[27]\,
      I1 => \current_state_reg_n_0_[44]\,
      I2 => \current_state_reg_n_0_[37]\,
      I3 => \current_state_reg_n_0_[35]\,
      I4 => \current_state_reg_n_0_[42]\,
      I5 => \current_state_reg_n_0_[28]\,
      O => \after_state[94]_i_56_n_0\
    );
\after_state[94]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \after_state[94]_i_76_n_0\,
      I1 => \current_state_reg_n_0_[65]\,
      I2 => \current_state_reg_n_0_[76]\,
      I3 => \current_state_reg_n_0_[73]\,
      I4 => \current_state_reg_n_0_[69]\,
      I5 => \current_state[27]_i_12__1_n_0\,
      O => \after_state[94]_i_57_n_0\
    );
\after_state[94]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \current_state_reg_n_0_[68]\,
      I1 => \current_state_reg_n_0_[57]\,
      I2 => \current_state_reg_n_0_[50]\,
      I3 => \current_state_reg_n_0_[59]\,
      I4 => \current_state_reg_n_0_[60]\,
      I5 => \current_state_reg_n_0_[52]\,
      O => \after_state[94]_i_58_n_0\
    );
\after_state[94]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \current_state_reg_n_0_[66]\,
      I1 => \current_state_reg_n_0_[16]\,
      I2 => \current_state_reg_n_0_[83]\,
      I3 => \current_state_reg_n_0_[58]\,
      I4 => \current_state_reg_n_0_[70]\,
      I5 => \current_state_reg_n_0_[72]\,
      O => \after_state[94]_i_59_n_0\
    );
\after_state[94]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \current_state_reg_n_0_[84]\,
      I1 => \current_state_reg_n_0_[51]\,
      I2 => \after_state[94]_i_13_n_0\,
      I3 => \after_state[94]_i_14_n_0\,
      O => \after_state[94]_i_6_n_0\
    );
\after_state[94]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \after_state[94]_i_77_n_0\,
      I1 => \after_state[94]_i_78_n_0\,
      I2 => \after_state[94]_i_31_n_0\,
      I3 => \current_state_reg_n_0_[9]\,
      I4 => \current_state_reg_n_0_[25]\,
      I5 => \current_state[6]_i_10__0_n_0\,
      O => \after_state[94]_i_60_n_0\
    );
\after_state[94]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \current_state_reg_n_0_[48]\,
      I1 => \current_state_reg_n_0_[36]\,
      I2 => \current_state_reg_n_0_[34]\,
      I3 => \current_state_reg_n_0_[32]\,
      I4 => \current_state_reg_n_0_[46]\,
      I5 => \current_state_reg_n_0_[43]\,
      O => \after_state[94]_i_61_n_0\
    );
\after_state[94]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[76]\,
      I1 => \current_state_reg_n_0_[40]\,
      I2 => \current_state_reg_n_0_[41]\,
      I3 => \current_state_reg_n_0_[42]\,
      I4 => \current_state_reg_n_0_[27]\,
      I5 => \current_state_reg_n_0_[33]\,
      O => \after_state[94]_i_62_n_0\
    );
\after_state[94]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[65]\,
      I1 => \current_state_reg_n_0_[69]\,
      I2 => \current_state_reg_n_0_[75]\,
      I3 => \current_state_reg_n_0_[77]\,
      I4 => \current_state_reg_n_0_[73]\,
      I5 => \current_state_reg_n_0_[81]\,
      O => \after_state[94]_i_63_n_0\
    );
\after_state[94]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[70]\,
      I1 => \current_state_reg_n_0_[83]\,
      I2 => \current_state_reg_n_0_[64]\,
      I3 => \current_state_reg_n_0_[62]\,
      I4 => \current_state_reg_n_0_[58]\,
      I5 => \current_state_reg_n_0_[53]\,
      O => \after_state[94]_i_64_n_0\
    );
\after_state[94]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \current_state[26]_i_27_n_0\,
      I1 => \current_state_reg_n_0_[34]\,
      I2 => \current_state_reg_n_0_[43]\,
      I3 => \current_state_reg_n_0_[45]\,
      I4 => \current_state_reg_n_0_[36]\,
      I5 => \after_state[94]_i_79_n_0\,
      O => \after_state[94]_i_65_n_0\
    );
\after_state[94]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[35]\,
      I1 => \current_state_reg_n_0_[26]\,
      I2 => \current_state_reg_n_0_[18]\,
      I3 => \current_state_reg_n_0_[21]\,
      I4 => \current_state_reg_n_0_[10]\,
      I5 => \current_state_reg_n_0_[8]\,
      O => \after_state[94]_i_66_n_0\
    );
\after_state[94]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[38]\,
      I1 => \current_state_reg_n_0_[24]\,
      I2 => \current_state_reg_n_0_[73]\,
      I3 => \current_state_reg_n_0_[69]\,
      I4 => \current_state_reg_n_0_[20]\,
      I5 => \current_state_reg_n_0_[65]\,
      O => \after_state[94]_i_67_n_0\
    );
\after_state[94]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[27]\,
      I1 => \current_state_reg_n_0_[40]\,
      I2 => \current_state_reg_n_0_[44]\,
      I3 => \current_state_reg_n_0_[37]\,
      I4 => \current_state_reg_n_0_[42]\,
      I5 => \current_state_reg_n_0_[28]\,
      O => \after_state[94]_i_68_n_0\
    );
\after_state[94]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[53]\,
      I1 => \current_state_reg_n_0_[58]\,
      O => \after_state[94]_i_69_n_0\
    );
\after_state[94]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \current_state_reg_n_0_[77]\,
      I1 => \current_state_reg_n_0_[81]\,
      I2 => \current_state_reg_n_0_[75]\,
      O => \after_state[94]_i_7_n_0\
    );
\after_state[94]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[34]\,
      I1 => \current_state_reg_n_0_[32]\,
      I2 => \current_state_reg_n_0_[17]\,
      I3 => \current_state_reg_n_0_[12]\,
      I4 => \current_state_reg_n_0_[16]\,
      I5 => \current_state_reg_n_0_[13]\,
      O => \after_state[94]_i_70_n_0\
    );
\after_state[94]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \current_state_reg_n_0_[70]\,
      I1 => \current_state_reg_n_0_[66]\,
      I2 => \current_state_reg_n_0_[83]\,
      I3 => \current_state_reg_n_0_[76]\,
      I4 => \current_state_reg_n_0_[17]\,
      I5 => \current_state_reg_n_0_[72]\,
      O => \after_state[94]_i_71_n_0\
    );
\after_state[94]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \current_state_reg_n_0_[26]\,
      I1 => \current_state_reg_n_0_[20]\,
      I2 => \current_state_reg_n_0_[21]\,
      I3 => \current_state_reg_n_0_[18]\,
      I4 => \current_state_reg_n_0_[10]\,
      I5 => \current_state_reg_n_0_[8]\,
      O => \after_state[94]_i_72_n_0\
    );
\after_state[94]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \current_state_reg_n_0_[62]\,
      I1 => \current_state_reg_n_0_[41]\,
      O => \after_state[94]_i_73_n_0\
    );
\after_state[94]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \current_state_reg_n_0_[44]\,
      I1 => \current_state_reg_n_0_[27]\,
      I2 => \current_state_reg_n_0_[37]\,
      I3 => \current_state_reg_n_0_[35]\,
      I4 => \current_state_reg_n_0_[42]\,
      I5 => \current_state_reg_n_0_[28]\,
      O => \after_state[94]_i_74_n_0\
    );
\after_state[94]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[32]\,
      I1 => \current_state_reg_n_0_[34]\,
      I2 => \current_state_reg_n_0_[13]\,
      I3 => \current_state_reg_n_0_[12]\,
      I4 => \current_state_reg_n_0_[16]\,
      I5 => \current_state_reg_n_0_[46]\,
      O => \after_state[94]_i_75_n_0\
    );
\after_state[94]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \current_state_reg_n_0_[20]\,
      I1 => \current_state_reg_n_0_[26]\,
      I2 => \current_state_reg_n_0_[21]\,
      I3 => \current_state_reg_n_0_[18]\,
      I4 => \current_state_reg_n_0_[10]\,
      I5 => \current_state_reg_n_0_[8]\,
      O => \after_state[94]_i_76_n_0\
    );
\after_state[94]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[49]\,
      I1 => \current_state_reg_n_0_[19]\,
      I2 => \current_state_reg_n_0_[46]\,
      I3 => \current_state_reg_n_0_[43]\,
      I4 => \current_state_reg_n_0_[48]\,
      I5 => \current_state_reg_n_0_[36]\,
      O => \after_state[94]_i_77_n_0\
    );
\after_state[94]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \current_state_reg_n_0_[34]\,
      I1 => \current_state_reg_n_0_[45]\,
      I2 => \current_state_reg_n_0_[12]\,
      I3 => \current_state_reg_n_0_[17]\,
      I4 => \current_state_reg_n_0_[13]\,
      I5 => \current_state_reg_n_0_[32]\,
      O => \after_state[94]_i_78_n_0\
    );
\after_state[94]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[16]\,
      I1 => \current_state_reg_n_0_[32]\,
      I2 => \current_state_reg_n_0_[68]\,
      I3 => \current_state_reg_n_0_[12]\,
      I4 => \current_state_reg_n_0_[13]\,
      I5 => \current_state_reg_n_0_[17]\,
      O => \after_state[94]_i_79_n_0\
    );
\after_state[94]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \after_state[94]_i_15_n_0\,
      I1 => \current_state_reg_n_0_[76]\,
      I2 => \temp_spi_data[7]_i_5_n_0\,
      I3 => \current_state_reg_n_0_[73]\,
      I4 => \after_state[94]_i_16_n_0\,
      O => \after_state[94]_i_8_n_0\
    );
\after_state[94]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \after_state[94]_i_17_n_0\,
      I1 => \after_state[94]_i_18_n_0\,
      I2 => \current_state_reg_n_0_[62]\,
      I3 => \after_state[94]_i_19_n_0\,
      O => \after_state[94]_i_9_n_0\
    );
\after_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \after_state[9]_i_2_n_0\,
      I1 => \current_state_reg_n_0_[26]\,
      I2 => \after_state[9]_i_3_n_0\,
      I3 => \current_state_reg_n_0_[17]\,
      I4 => \after_state[9]_i_4_n_0\,
      O => \after_state[9]_i_1_n_0\
    );
\after_state[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF0F4406440644"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[6]\,
      I5 => \current_state_reg_n_0_[8]\,
      O => \after_state[9]_i_2_n_0\
    );
\after_state[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00F5C0C0"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[6]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[2]\,
      O => \after_state[9]_i_3_n_0\
    );
\after_state[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00EAFAEA"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[6]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[0]\,
      I5 => \current_state_reg_n_0_[2]\,
      O => \after_state[9]_i_4_n_0\
    );
\after_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state_reg[0]_i_1_n_0\,
      Q => \after_state_reg_n_0_[0]\,
      R => '0'
    );
\after_state_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \after_state[0]_i_2_n_0\,
      I1 => \after_state[0]_i_3_n_0\,
      O => \after_state_reg[0]_i_1_n_0\,
      S => \current_state_reg_n_0_[51]\
    );
\after_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[10]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[10]\,
      R => '0'
    );
\after_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[11]_i_1_n_0\,
      Q => \after_state_reg_n_0_[11]\,
      R => '0'
    );
\after_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[16]_i_1_n_0\,
      Q => \after_state_reg_n_0_[13]\,
      R => '0'
    );
\after_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[16]_i_1_n_0\,
      Q => \after_state_reg_n_0_[16]\,
      R => '0'
    );
\after_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state_reg[17]_i_1_n_0\,
      Q => \after_state_reg_n_0_[17]\,
      R => '0'
    );
\after_state_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \after_state[17]_i_2_n_0\,
      I1 => \after_state[17]_i_3_n_0\,
      O => \after_state_reg[17]_i_1_n_0\,
      S => \current_state_reg_n_0_[17]\
    );
\after_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[18]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[18]\,
      R => '0'
    );
\after_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[19]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[19]\,
      R => '0'
    );
\after_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[1]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[1]\,
      R => '0'
    );
\after_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[20]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[20]\,
      R => '0'
    );
\after_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \after_state[21]_i_1_n_0\,
      Q => \after_state_reg_n_0_[21]\,
      R => '0'
    );
\after_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state_reg[24]_i_1_n_0\,
      Q => \after_state_reg_n_0_[24]\,
      R => '0'
    );
\after_state_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \after_state[24]_i_2_n_0\,
      I1 => \after_state[24]_i_3_n_0\,
      O => \after_state_reg[24]_i_1_n_0\,
      S => \current_state_reg_n_0_[17]\
    );
\after_state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[25]_i_1_n_0\,
      Q => \after_state_reg_n_0_[25]\,
      R => '0'
    );
\after_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[26]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[26]\,
      R => '0'
    );
\after_state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[74]_i_1_n_0\,
      Q => \after_state_reg_n_0_[27]\,
      R => '0'
    );
\after_state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state_reg[28]_i_1_n_0\,
      Q => \after_state_reg_n_0_[28]\,
      R => '0'
    );
\after_state_reg[28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \after_state[28]_i_2_n_0\,
      I1 => \after_state[28]_i_3_n_0\,
      O => \after_state_reg[28]_i_1_n_0\,
      S => \current_state_reg_n_0_[26]\
    );
\after_state_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[32]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[32]\,
      R => '0'
    );
\after_state_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state_reg[33]_i_1_n_0\,
      Q => \after_state_reg_n_0_[33]\,
      R => '0'
    );
\after_state_reg[33]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \after_state[33]_i_2_n_0\,
      I1 => \after_state[33]_i_3_n_0\,
      O => \after_state_reg[33]_i_1_n_0\,
      S => \current_state_reg_n_0_[26]\
    );
\after_state_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[34]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[34]\,
      R => '0'
    );
\after_state_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[35]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[35]\,
      R => '0'
    );
\after_state_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[36]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[36]\,
      R => '0'
    );
\after_state_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[37]_i_1_n_0\,
      Q => \after_state_reg_n_0_[37]\,
      R => '0'
    );
\after_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[3]_i_1_n_0\,
      Q => \after_state_reg_n_0_[3]\,
      R => '0'
    );
\after_state_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[40]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[40]\,
      R => '0'
    );
\after_state_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[41]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[41]\,
      R => '0'
    );
\after_state_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[42]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[42]\,
      R => '0'
    );
\after_state_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[43]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[43]\,
      R => '0'
    );
\after_state_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[44]_i_1_n_0\,
      Q => \after_state_reg_n_0_[44]\,
      R => '0'
    );
\after_state_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[46]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[46]\,
      R => '0'
    );
\after_state_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[48]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[48]\,
      R => '0'
    );
\after_state_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[49]_i_1_n_0\,
      Q => \after_state_reg_n_0_[49]\,
      R => '0'
    );
\after_state_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[50]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[50]\,
      R => '0'
    );
\after_state_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[52]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[52]\,
      R => '0'
    );
\after_state_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state_reg[53]_i_1_n_0\,
      Q => \after_state_reg_n_0_[53]\,
      R => '0'
    );
\after_state_reg[53]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \after_state[53]_i_2_n_0\,
      I1 => \after_state[53]_i_3_n_0\,
      O => \after_state_reg[53]_i_1_n_0\,
      S => \current_state_reg_n_0_[26]\
    );
\after_state_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[54]_i_1_n_0\,
      Q => \after_state_reg_n_0_[54]\,
      R => '0'
    );
\after_state_reg[54]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \after_state[54]_i_7_n_0\,
      I1 => \after_state[54]_i_8_n_0\,
      O => \after_state_reg[54]_i_3_n_0\,
      S => \current_state_reg_n_0_[70]\
    );
\after_state_reg[54]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \after_state[54]_i_9_n_0\,
      I1 => \after_state[54]_i_10_n_0\,
      O => \after_state_reg[54]_i_4_n_0\,
      S => \current_state_reg_n_0_[70]\
    );
\after_state_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state_reg[57]_i_1_n_0\,
      Q => \after_state_reg_n_0_[57]\,
      R => '0'
    );
\after_state_reg[57]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \after_state[57]_i_2_n_0\,
      I1 => \after_state[57]_i_3_n_0\,
      O => \after_state_reg[57]_i_1_n_0\,
      S => \current_state_reg_n_0_[26]\
    );
\after_state_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[58]_i_1_n_0\,
      Q => \after_state_reg_n_0_[58]\,
      R => '0'
    );
\after_state_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state_reg[59]_i_1_n_0\,
      Q => \after_state_reg_n_0_[59]\,
      R => '0'
    );
\after_state_reg[59]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \after_state[59]_i_2_n_0\,
      I1 => \after_state[59]_i_3_n_0\,
      O => \after_state_reg[59]_i_1_n_0\,
      S => \current_state_reg_n_0_[17]\
    );
\after_state_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state_reg[60]_i_1_n_0\,
      Q => \after_state_reg_n_0_[60]\,
      R => '0'
    );
\after_state_reg[60]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \after_state[60]_i_2_n_0\,
      I1 => \after_state[60]_i_3_n_0\,
      O => \after_state_reg[60]_i_1_n_0\,
      S => \current_state_reg_n_0_[26]\
    );
\after_state_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state_reg[62]_i_1_n_0\,
      Q => \after_state_reg_n_0_[62]\,
      R => '0'
    );
\after_state_reg[62]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \after_state[62]_i_2_n_0\,
      I1 => \after_state[62]_i_3_n_0\,
      O => \after_state_reg[62]_i_1_n_0\,
      S => \current_state_reg_n_0_[26]\
    );
\after_state_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[64]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[64]\,
      R => '0'
    );
\after_state_reg[64]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \after_state[64]_i_7_n_0\,
      I1 => \after_state[64]_i_8_n_0\,
      O => \after_state_reg[64]_i_4_n_0\,
      S => \current_state_reg_n_0_[10]\
    );
\after_state_reg[64]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \after_state[64]_i_9_n_0\,
      I1 => \after_state[64]_i_10_n_0\,
      O => \after_state_reg[64]_i_5_n_0\,
      S => \current_state_reg_n_0_[17]\
    );
\after_state_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[66]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[66]\,
      R => '0'
    );
\after_state_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[67]_i_1_n_0\,
      Q => \after_state_reg_n_0_[67]\,
      R => '0'
    );
\after_state_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[68]_i_1_n_0\,
      Q => \after_state_reg_n_0_[68]\,
      R => '0'
    );
\after_state_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state_reg[69]_i_1_n_0\,
      Q => \after_state_reg_n_0_[69]\,
      R => '0'
    );
\after_state_reg[69]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \after_state[69]_i_2_n_0\,
      I1 => \after_state[69]_i_3_n_0\,
      O => \after_state_reg[69]_i_1_n_0\,
      S => \current_state_reg_n_0_[26]\
    );
\after_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[6]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[6]\,
      R => '0'
    );
\after_state_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[74]_i_1_n_0\,
      Q => \after_state_reg_n_0_[74]\,
      R => '0'
    );
\after_state_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state_reg[75]_i_1_n_0\,
      Q => \after_state_reg_n_0_[75]\,
      R => '0'
    );
\after_state_reg[75]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \after_state[75]_i_2_n_0\,
      I1 => \after_state[75]_i_3_n_0\,
      O => \after_state_reg[75]_i_1_n_0\,
      S => \current_state_reg_n_0_[26]\
    );
\after_state_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[76]_i_1_n_0\,
      Q => \after_state_reg_n_0_[76]\,
      R => '0'
    );
\after_state_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[78]_i_1_n_0\,
      Q => \after_state_reg_n_0_[78]\,
      R => '0'
    );
\after_state_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state_reg[81]_i_1_n_0\,
      Q => \after_state_reg_n_0_[81]\,
      R => '0'
    );
\after_state_reg[81]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \after_state[81]_i_2_n_0\,
      I1 => \after_state[81]_i_3_n_0\,
      O => \after_state_reg[81]_i_1_n_0\,
      S => \current_state_reg_n_0_[51]\
    );
\after_state_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state_reg[86]_i_1_n_0\,
      Q => \after_state_reg_n_0_[86]\,
      R => '0'
    );
\after_state_reg[86]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \after_state[86]_i_2_n_0\,
      I1 => \after_state[86]_i_3_n_0\,
      O => \after_state_reg[86]_i_1_n_0\,
      S => \current_state_reg_n_0_[26]\
    );
\after_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[8]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[8]\,
      R => '0'
    );
\after_state_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[94]_i_2_n_0\,
      Q => \after_state_reg_n_0_[94]\,
      R => '0'
    );
\after_state_reg[94]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \after_state[94]_i_27_n_0\,
      I1 => \after_state[94]_i_28_n_0\,
      O => \after_state_reg[94]_i_12_n_0\,
      S => \current_state_reg_n_0_[81]\
    );
\after_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \after_state[94]_i_1_n_0\,
      D => \after_state[9]_i_1_n_0\,
      Q => \after_state_reg_n_0_[9]\,
      R => '0'
    );
\current_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE0E"
    )
        port map (
      I0 => \current_state[27]_i_2__2_n_0\,
      I1 => \current_state[0]_i_2_n_0\,
      I2 => \current_state_reg_n_0_[84]\,
      I3 => \current_state[0]_i_3__0_n_0\,
      I4 => \current_state_reg_n_0_[51]\,
      O => p_1_in(0)
    );
\current_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => \current_state[27]_i_7__2_n_0\,
      I1 => \current_state_reg_n_0_[52]\,
      I2 => \current_state[24]_i_5__0_n_0\,
      I3 => \current_state[24]_i_7__0_n_0\,
      I4 => \current_state[0]_i_4__0_n_0\,
      I5 => \current_state[24]_i_4__0_n_0\,
      O => \current_state[0]_i_2_n_0\
    );
\current_state[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEEEEE"
    )
        port map (
      I0 => \current_state[0]_i_5__0_n_0\,
      I1 => \current_state[84]_i_17_n_0\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \after_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[2]\,
      I5 => \current_state[84]_i_21_n_0\,
      O => \current_state[0]_i_3__0_n_0\
    );
\current_state[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[50]\,
      I1 => \current_state_reg_n_0_[57]\,
      O => \current_state[0]_i_4__0_n_0\
    );
\current_state[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \current_state[84]_i_20_n_0\,
      I1 => \current_state[84]_i_19_n_0\,
      I2 => \current_state[27]_i_24__1_n_0\,
      I3 => \current_state_reg_n_0_[65]\,
      I4 => \current_state_reg_n_0_[0]\,
      I5 => \current_state[27]_i_12__1_n_0\,
      O => \current_state[0]_i_5__0_n_0\
    );
\current_state[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \current_state_reg_n_0_[84]\,
      I1 => \current_state[24]_i_3__0_n_0\,
      I2 => \current_state_reg_n_0_[51]\,
      I3 => \after_state_reg_n_0_[10]\,
      O => p_1_in(10)
    );
\current_state[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEEE2"
    )
        port map (
      I0 => \current_state[18]_i_2__0_n_0\,
      I1 => \current_state_reg_n_0_[84]\,
      I2 => \current_state[11]_i_2__0_n_0\,
      I3 => \current_state[11]_i_3__0_n_0\,
      I4 => \current_state[11]_i_4__0_n_0\,
      I5 => \current_state_reg_n_0_[51]\,
      O => p_1_in(11)
    );
\current_state[11]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[45]\,
      I1 => \current_state_reg_n_0_[36]\,
      I2 => \current_state_reg_n_0_[34]\,
      I3 => \current_state_reg_n_0_[43]\,
      I4 => \current_state_reg_n_0_[46]\,
      I5 => \current_state_reg_n_0_[48]\,
      O => \current_state[11]_i_10__0_n_0\
    );
\current_state[11]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[16]\,
      I1 => \current_state_reg_n_0_[32]\,
      I2 => \current_state_reg_n_0_[68]\,
      I3 => \current_state_reg_n_0_[12]\,
      I4 => \current_state_reg_n_0_[17]\,
      I5 => \current_state_reg_n_0_[13]\,
      O => \current_state[11]_i_11__0_n_0\
    );
\current_state[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[76]\,
      I1 => \current_state_reg_n_0_[83]\,
      I2 => \current_state_reg_n_0_[53]\,
      I3 => \current_state_reg_n_0_[58]\,
      I4 => \current_state[26]_i_12_n_0\,
      I5 => \current_state[11]_i_5__0_n_0\,
      O => \current_state[11]_i_2__0_n_0\
    );
\current_state[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \current_state[11]_i_6__0_n_0\,
      I1 => \current_state[26]_i_14_n_0\,
      I2 => \after_state_reg_n_0_[11]\,
      I3 => \current_state_reg_n_0_[82]\,
      I4 => \current_state[26]_i_15_n_0\,
      I5 => \current_state[11]_i_7__0_n_0\,
      O => \current_state[11]_i_3__0_n_0\
    );
\current_state[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \current_state_reg_n_0_[25]\,
      I1 => \current_state_reg_n_0_[9]\,
      I2 => \current_state_reg_n_0_[80]\,
      I3 => \current_state[11]_i_8__0_n_0\,
      I4 => \current_state[11]_i_9__0_n_0\,
      I5 => \current_state[11]_i_10__0_n_0\,
      O => \current_state[11]_i_4__0_n_0\
    );
\current_state[11]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[62]\,
      I1 => \current_state_reg_n_0_[64]\,
      I2 => \current_state_reg_n_0_[33]\,
      I3 => \current_state_reg_n_0_[27]\,
      I4 => \current_state_reg_n_0_[41]\,
      I5 => \current_state_reg_n_0_[40]\,
      O => \current_state[11]_i_5__0_n_0\
    );
\current_state[11]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[24]_i_22__0_n_0\,
      I1 => \current_state[24]_i_17__0_n_0\,
      I2 => \current_state[24]_i_21_n_0\,
      I3 => \current_state[24]_i_25__0_n_0\,
      I4 => \current_state[26]_i_25_n_0\,
      I5 => \current_state[24]_i_24__0_n_0\,
      O => \current_state[11]_i_6__0_n_0\
    );
\current_state[11]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[24]\,
      I1 => \current_state_reg_n_0_[1]\,
      I2 => \current_state_reg_n_0_[65]\,
      I3 => \current_state_reg_n_0_[69]\,
      I4 => \current_state_reg_n_0_[0]\,
      I5 => \current_state_reg_n_0_[2]\,
      O => \current_state[11]_i_7__0_n_0\
    );
\current_state[11]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state[11]_i_11__0_n_0\,
      I1 => \current_state[84]_i_27_n_0\,
      I2 => \current_state_reg_n_0_[59]\,
      I3 => \current_state_reg_n_0_[66]\,
      I4 => \current_state_reg_n_0_[57]\,
      I5 => \current_state_reg_n_0_[52]\,
      O => \current_state[11]_i_8__0_n_0\
    );
\current_state[11]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[19]\,
      I1 => \current_state_reg_n_0_[6]\,
      I2 => \current_state_reg_n_0_[3]\,
      I3 => \current_state_reg_n_0_[49]\,
      I4 => \current_state_reg_n_0_[11]\,
      I5 => \current_state_reg_n_0_[4]\,
      O => \current_state[11]_i_9__0_n_0\
    );
\current_state[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008F80"
    )
        port map (
      I0 => \current_state[12]_i_2_n_0\,
      I1 => \after_state_reg_n_0_[86]\,
      I2 => \current_state_reg_n_0_[84]\,
      I3 => \current_state[32]_i_2__0_n_0\,
      I4 => \current_state_reg_n_0_[51]\,
      O => p_1_in(12)
    );
\current_state[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \current_state_reg_n_0_[82]\,
      I1 => \current_state_reg_n_0_[80]\,
      I2 => \current_state[83]_i_2_n_0\,
      I3 => \current_state[83]_i_4_n_0\,
      O => \current_state[12]_i_2_n_0\
    );
\current_state[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEE2"
    )
        port map (
      I0 => \current_state[24]_i_2__0_n_0\,
      I1 => \current_state_reg_n_0_[84]\,
      I2 => \after_state_reg_n_0_[13]\,
      I3 => \current_state[24]_i_3__0_n_0\,
      I4 => \current_state_reg_n_0_[51]\,
      O => p_1_in(13)
    );
\current_state[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBB888"
    )
        port map (
      I0 => \current_state[84]_i_7_n_0\,
      I1 => \current_state_reg_n_0_[51]\,
      I2 => \current_state[16]_i_2_n_0\,
      I3 => \current_state_reg[16]_i_3_n_0\,
      I4 => \current_state[19]_i_3_n_0\,
      O => p_1_in(16)
    );
\current_state[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \current_state[16]_i_12_n_0\,
      I1 => \current_state[16]_i_13_n_0\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[25]\,
      I4 => \current_state_reg_n_0_[10]\,
      I5 => \current_state[84]_i_22_n_0\,
      O => \current_state[16]_i_10_n_0\
    );
\current_state[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[36]\,
      I1 => \current_state_reg_n_0_[48]\,
      I2 => \current_state_reg_n_0_[34]\,
      I3 => \current_state_reg_n_0_[32]\,
      I4 => \current_state_reg_n_0_[43]\,
      I5 => \current_state_reg_n_0_[46]\,
      O => \current_state[16]_i_11_n_0\
    );
\current_state[16]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \current_state_reg_n_0_[3]\,
      I1 => \current_state_reg_n_0_[9]\,
      I2 => \current_state_reg_n_0_[19]\,
      O => \current_state[16]_i_12_n_0\
    );
\current_state[16]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \current_state_reg_n_0_[1]\,
      I1 => \current_state_reg_n_0_[2]\,
      O => \current_state[16]_i_13_n_0\
    );
\current_state[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \current_state[16]_i_4_n_0\,
      I1 => \current_state[16]_i_5_n_0\,
      I2 => \current_state[16]_i_6_n_0\,
      I3 => \current_state[16]_i_7_n_0\,
      I4 => \current_state[32]_i_13_n_0\,
      I5 => \current_state[16]_i_8_n_0\,
      O => \current_state[16]_i_2_n_0\
    );
\current_state[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[80]\,
      I1 => \current_state_reg_n_0_[45]\,
      I2 => \current_state_reg_n_0_[49]\,
      I3 => temp_spi_en_i_6_n_0,
      I4 => \current_state[16]_i_11_n_0\,
      O => \current_state[16]_i_4_n_0\
    );
\current_state[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \current_state_reg_n_0_[42]\,
      I1 => \current_state_reg_n_0_[28]\,
      I2 => \current_state_reg_n_0_[20]\,
      I3 => \current_state_reg_n_0_[26]\,
      I4 => \current_state_reg_n_0_[37]\,
      I5 => \current_state_reg_n_0_[35]\,
      O => \current_state[16]_i_5_n_0\
    );
\current_state[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \current_state_reg_n_0_[41]\,
      I1 => \current_state_reg_n_0_[62]\,
      I2 => \current_state_reg_n_0_[27]\,
      I3 => \current_state_reg_n_0_[44]\,
      I4 => \current_state_reg_n_0_[40]\,
      I5 => \current_state_reg_n_0_[33]\,
      O => \current_state[16]_i_6_n_0\
    );
\current_state[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \current_state[27]_i_12__1_n_0\,
      I1 => \current_state_reg_n_0_[65]\,
      I2 => \current_state_reg_n_0_[69]\,
      I3 => \current_state_reg_n_0_[21]\,
      I4 => \current_state_reg_n_0_[18]\,
      I5 => \current_state[1]_i_9_n_0\,
      O => \current_state[16]_i_7_n_0\
    );
\current_state[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[72]\,
      I1 => \current_state_reg_n_0_[76]\,
      I2 => \current_state_reg_n_0_[64]\,
      I3 => \current_state_reg_n_0_[53]\,
      I4 => \current_state_reg_n_0_[58]\,
      I5 => \current_state_reg_n_0_[83]\,
      O => \current_state[16]_i_8_n_0\
    );
\current_state[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111400000000"
    )
        port map (
      I0 => \current_state[82]_i_2__0_n_0\,
      I1 => \current_state_reg_n_0_[2]\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[8]\,
      I5 => \current_state_reg_n_0_[10]\,
      O => \current_state[16]_i_9_n_0\
    );
\current_state[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0BBF088"
    )
        port map (
      I0 => \current_state[84]_i_6_n_0\,
      I1 => \after_state_reg_n_0_[17]\,
      I2 => \current_state[84]_i_7_n_0\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state[84]_i_8_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(17)
    );
\current_state[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEEE2"
    )
        port map (
      I0 => \current_state[18]_i_2__0_n_0\,
      I1 => \current_state_reg_n_0_[84]\,
      I2 => \current_state[18]_i_3__0_n_0\,
      I3 => \current_state[18]_i_4__0_n_0\,
      I4 => \current_state[27]_i_5__2_n_0\,
      I5 => \current_state_reg_n_0_[51]\,
      O => p_1_in(18)
    );
\current_state[18]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => \current_state[18]_i_5__0_n_0\,
      I1 => \current_state_reg_n_0_[52]\,
      I2 => \current_state[27]_i_7__2_n_0\,
      I3 => \current_state[27]_i_2__2_n_0\,
      O => \current_state[18]_i_2__0_n_0\
    );
\current_state[18]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \current_state_reg_n_0_[76]\,
      I1 => \current_state_reg_n_0_[72]\,
      I2 => \current_state_reg_n_0_[58]\,
      I3 => \current_state_reg_n_0_[83]\,
      I4 => \current_state[82]_i_8_n_0\,
      I5 => \current_state[18]_i_6__0_n_0\,
      O => \current_state[18]_i_3__0_n_0\
    );
\current_state[18]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \current_state[27]_i_14__1_n_0\,
      I1 => \current_state[26]_i_14_n_0\,
      I2 => \after_state_reg_n_0_[18]\,
      I3 => \current_state_reg_n_0_[82]\,
      I4 => \current_state[26]_i_15_n_0\,
      I5 => \current_state[18]_i_7__0_n_0\,
      O => \current_state[18]_i_4__0_n_0\
    );
\current_state[18]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => \current_state_reg_n_0_[46]\,
      I1 => \current_state[27]_i_19__0_n_0\,
      I2 => \current_state_reg_n_0_[34]\,
      I3 => \current_state[27]_i_9__1_n_0\,
      I4 => \current_state[27]_i_10__1_n_0\,
      O => \current_state[18]_i_5__0_n_0\
    );
\current_state[18]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[64]\,
      I1 => \current_state_reg_n_0_[53]\,
      I2 => \current_state_reg_n_0_[33]\,
      I3 => \current_state_reg_n_0_[40]\,
      I4 => \current_state_reg_n_0_[41]\,
      I5 => \current_state_reg_n_0_[62]\,
      O => \current_state[18]_i_6__0_n_0\
    );
\current_state[18]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[24]\,
      I1 => \current_state_reg_n_0_[38]\,
      I2 => \current_state_reg_n_0_[65]\,
      I3 => \current_state_reg_n_0_[69]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[2]\,
      O => \current_state[18]_i_7__0_n_0\
    );
\current_state[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFB00"
    )
        port map (
      I0 => \current_state_reg_n_0_[60]\,
      I1 => \current_state[9]_i_10_n_0\,
      I2 => \current_state[9]_i_12_n_0\,
      I3 => \current_state_reg_n_0_[50]\,
      I4 => \current_state_reg_n_0_[52]\,
      I5 => \current_state_reg_n_0_[57]\,
      O => \current_state[19]_i_10_n_0\
    );
\current_state[19]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \current_state_reg_n_0_[64]\,
      I1 => \current_state_reg_n_0_[62]\,
      O => \current_state[19]_i_11_n_0\
    );
\current_state[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \current_state[19]_i_16_n_0\,
      I1 => \current_state_reg_n_0_[66]\,
      I2 => \current_state_reg_n_0_[70]\,
      I3 => \current_state_reg_n_0_[60]\,
      I4 => \current_state_reg_n_0_[52]\,
      I5 => \current_state_reg_n_0_[57]\,
      O => \current_state[19]_i_12_n_0\
    );
\current_state[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F8080800000000"
    )
        port map (
      I0 => \current_state[19]_i_17_n_0\,
      I1 => \current_state[1]_i_23_n_0\,
      I2 => \current_state_reg_n_0_[26]\,
      I3 => \current_state_reg_n_0_[35]\,
      I4 => \current_state[19]_i_18_n_0\,
      I5 => \current_state[38]_i_21_n_0\,
      O => \current_state[19]_i_13_n_0\
    );
\current_state[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020202F202020"
    )
        port map (
      I0 => \current_state[38]_i_18_n_0\,
      I1 => \current_state[38]_i_17_n_0\,
      I2 => \current_state_reg_n_0_[33]\,
      I3 => \current_state[19]_i_19_n_0\,
      I4 => \temp_spi_data[7]_i_18_n_0\,
      I5 => \current_state[9]_i_18_n_0\,
      O => \current_state[19]_i_14_n_0\
    );
\current_state[19]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \current_state_reg_n_0_[37]\,
      I1 => \current_state_reg_n_0_[36]\,
      I2 => \current_state_reg_n_0_[48]\,
      O => \current_state[19]_i_15_n_0\
    );
\current_state[19]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[50]\,
      I1 => \current_state_reg_n_0_[59]\,
      O => \current_state[19]_i_16_n_0\
    );
\current_state[19]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \current_state[1]_i_24_n_0\,
      I1 => \current_state_reg_n_0_[21]\,
      I2 => \current_state_reg_n_0_[38]\,
      I3 => \current_state_reg_n_0_[16]\,
      I4 => \current_state_reg_n_0_[35]\,
      I5 => \current_state_reg_n_0_[24]\,
      O => \current_state[19]_i_17_n_0\
    );
\current_state[19]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => temp_vdd_i_8_n_0,
      I1 => \current_state[38]_i_26_n_0\,
      I2 => \current_state[9]_i_19_n_0\,
      I3 => temp_vbat_i_13_n_0,
      I4 => \current_state_reg_n_0_[25]\,
      I5 => \current_state[33]_i_22_n_0\,
      O => \current_state[19]_i_18_n_0\
    );
\current_state[19]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \current_state_reg_n_0_[27]\,
      I1 => \current_state_reg_n_0_[44]\,
      I2 => \current_state_reg_n_0_[28]\,
      I3 => \current_state_reg_n_0_[42]\,
      I4 => \current_state_reg_n_0_[40]\,
      I5 => \current_state_reg_n_0_[41]\,
      O => \current_state[19]_i_19_n_0\
    );
\current_state[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \current_state[84]_i_7_n_0\,
      I1 => \current_state_reg_n_0_[51]\,
      I2 => \current_state[19]_i_2_n_0\,
      I3 => \current_state[19]_i_3_n_0\,
      O => p_1_in(19)
    );
\current_state[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8AA000000000"
    )
        port map (
      I0 => \current_state[36]_i_3_n_0\,
      I1 => \after_state_reg_n_0_[19]\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state[82]_i_4_n_0\,
      O => \current_state[19]_i_2_n_0\
    );
\current_state[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00E2"
    )
        port map (
      I0 => \current_state[19]_i_4_n_0\,
      I1 => \current_state[19]_i_5_n_0\,
      I2 => \current_state[19]_i_6_n_0\,
      I3 => \after_state[94]_i_7_n_0\,
      I4 => \current_state_reg_n_0_[80]\,
      I5 => \current_state[9]_i_3_n_0\,
      O => \current_state[19]_i_3_n_0\
    );
\current_state[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \current_state[19]_i_7_n_0\,
      I1 => \current_state[38]_i_6_n_0\,
      I2 => \current_state_reg_n_0_[76]\,
      I3 => \current_state[19]_i_8_n_0\,
      I4 => \current_state[38]_i_8_n_0\,
      O => \current_state[19]_i_4_n_0\
    );
\current_state[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF0FFFEFFFA"
    )
        port map (
      I0 => \current_state_reg_n_0_[50]\,
      I1 => \after_state[94]_i_20_n_0\,
      I2 => \current_state_reg_n_0_[62]\,
      I3 => \current_state[33]_i_9_n_0\,
      I4 => \current_state[19]_i_9_n_0\,
      I5 => \current_state[19]_i_10_n_0\,
      O => \current_state[19]_i_5_n_0\
    );
\current_state[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8888"
    )
        port map (
      I0 => \after_state[94]_i_15_n_0\,
      I1 => \current_state_reg_n_0_[76]\,
      I2 => \current_state[19]_i_8_n_0\,
      I3 => \current_state[19]_i_7_n_0\,
      I4 => \current_state[38]_i_6_n_0\,
      I5 => \current_state[38]_i_11_n_0\,
      O => \current_state[19]_i_6_n_0\
    );
\current_state[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \temp_spi_data[7]_i_9_n_0\,
      I1 => \current_state_reg_n_0_[73]\,
      I2 => \current_state_reg_n_0_[65]\,
      I3 => \current_state_reg_n_0_[69]\,
      O => \current_state[19]_i_7_n_0\
    );
\current_state[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[58]\,
      I1 => \current_state_reg_n_0_[53]\,
      I2 => \current_state[19]_i_11_n_0\,
      I3 => \current_state_reg_n_0_[83]\,
      I4 => \current_state_reg_n_0_[72]\,
      I5 => \current_state[19]_i_12_n_0\,
      O => \current_state[19]_i_8_n_0\
    );
\current_state[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => \current_state[19]_i_13_n_0\,
      I1 => \current_state_reg_n_0_[34]\,
      I2 => \current_state[19]_i_14_n_0\,
      I3 => \current_state_reg_n_0_[46]\,
      I4 => \current_state[19]_i_15_n_0\,
      O => \current_state[19]_i_9_n_0\
    );
\current_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEEAAAA"
    )
        port map (
      I0 => \current_state[1]_i_2__0_n_0\,
      I1 => \current_state[1]_i_3_n_0\,
      I2 => \after_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state[1]_i_4_n_0\,
      I5 => \current_state_reg_n_0_[51]\,
      O => p_1_in(1)
    );
\current_state[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \current_state[1]_i_21_n_0\,
      I1 => \current_state_reg_n_0_[35]\,
      I2 => \current_state_reg_n_0_[37]\,
      I3 => \current_state_reg_n_0_[27]\,
      I4 => \current_state_reg_n_0_[44]\,
      I5 => \current_state[1]_i_22_n_0\,
      O => \current_state[1]_i_10_n_0\
    );
\current_state[1]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \current_state_reg_n_0_[25]\,
      I1 => \current_state_reg_n_0_[80]\,
      O => \current_state[1]_i_11_n_0\
    );
\current_state[1]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[12]\,
      I1 => \current_state_reg_n_0_[17]\,
      O => \current_state[1]_i_12_n_0\
    );
\current_state[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \current_state_reg_n_0_[34]\,
      I1 => \current_state_reg_n_0_[32]\,
      O => \current_state[1]_i_13_n_0\
    );
\current_state[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \current_state_reg_n_0_[68]\,
      I1 => \current_state_reg_n_0_[57]\,
      I2 => \current_state_reg_n_0_[59]\,
      I3 => \current_state_reg_n_0_[50]\,
      I4 => \current_state_reg_n_0_[52]\,
      I5 => \current_state_reg_n_0_[60]\,
      O => \current_state[1]_i_14_n_0\
    );
\current_state[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[6]\,
      I1 => \current_state_reg_n_0_[4]\,
      I2 => \current_state_reg_n_0_[3]\,
      I3 => \current_state_reg_n_0_[11]\,
      I4 => \current_state[82]_i_5_n_0\,
      I5 => \current_state[33]_i_11_n_0\,
      O => \current_state[1]_i_15_n_0\
    );
\current_state[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \current_state[1]_i_23_n_0\,
      I1 => \current_state[1]_i_24_n_0\,
      I2 => \current_state[26]_i_25_n_0\,
      I3 => temp_vdd_i_3_n_0,
      I4 => \current_state[1]_i_25_n_0\,
      I5 => \current_state[1]_i_26_n_0\,
      O => \current_state[1]_i_16_n_0\
    );
\current_state[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \current_state_reg_n_0_[83]\,
      I1 => \current_state_reg_n_0_[64]\,
      I2 => \current_state_reg_n_0_[69]\,
      I3 => \current_state_reg_n_0_[65]\,
      O => \current_state[1]_i_17_n_0\
    );
\current_state[1]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[72]\,
      I1 => \current_state_reg_n_0_[76]\,
      O => \current_state[1]_i_18_n_0\
    );
\current_state[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \current_state_reg_n_0_[81]\,
      I1 => \current_state_reg_n_0_[73]\,
      I2 => \current_state_reg_n_0_[82]\,
      I3 => \current_state_reg_n_0_[84]\,
      I4 => \current_state_reg_n_0_[77]\,
      I5 => \current_state_reg_n_0_[75]\,
      O => \current_state[1]_i_19_n_0\
    );
\current_state[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \current_state_reg_n_0_[53]\,
      I1 => \current_state_reg_n_0_[64]\,
      I2 => \current_state_reg_n_0_[40]\,
      I3 => \current_state_reg_n_0_[33]\,
      I4 => \current_state_reg_n_0_[62]\,
      I5 => \current_state_reg_n_0_[41]\,
      O => \current_state[1]_i_20_n_0\
    );
\current_state[1]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \current_state_reg_n_0_[28]\,
      I1 => \current_state_reg_n_0_[42]\,
      O => \current_state[1]_i_21_n_0\
    );
\current_state[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[26]\,
      I1 => \current_state_reg_n_0_[20]\,
      I2 => \current_state_reg_n_0_[21]\,
      I3 => \current_state_reg_n_0_[18]\,
      I4 => \current_state_reg_n_0_[10]\,
      I5 => \current_state_reg_n_0_[8]\,
      O => \current_state[1]_i_22_n_0\
    );
\current_state[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[20]\,
      I1 => \current_state_reg_n_0_[12]\,
      I2 => \current_state[82]_i_11_n_0\,
      I3 => \current_state[1]_i_27_n_0\,
      I4 => \current_state_reg_n_0_[25]\,
      I5 => \current_state[1]_i_28_n_0\,
      O => \current_state[1]_i_23_n_0\
    );
\current_state[1]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005400"
    )
        port map (
      I0 => \current_state_reg_n_0_[2]\,
      I1 => \current_state_reg_n_0_[1]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[32]\,
      I4 => \current_state_reg_n_0_[18]\,
      O => \current_state[1]_i_24_n_0\
    );
\current_state[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \current_state_reg_n_0_[42]\,
      I1 => \current_state_reg_n_0_[28]\,
      I2 => \current_state_reg_n_0_[24]\,
      I3 => \current_state_reg_n_0_[26]\,
      I4 => \current_state_reg_n_0_[37]\,
      I5 => \current_state_reg_n_0_[35]\,
      O => \current_state[1]_i_25_n_0\
    );
\current_state[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \current_state_reg_n_0_[41]\,
      I1 => \current_state_reg_n_0_[16]\,
      I2 => \current_state_reg_n_0_[44]\,
      I3 => \current_state_reg_n_0_[27]\,
      I4 => \current_state_reg_n_0_[33]\,
      I5 => \current_state_reg_n_0_[40]\,
      O => \current_state[1]_i_26_n_0\
    );
\current_state[1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \current_state_reg_n_0_[13]\,
      I1 => \current_state_reg_n_0_[17]\,
      O => \current_state[1]_i_27_n_0\
    );
\current_state[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \current_state_reg_n_0_[9]\,
      I1 => \current_state_reg_n_0_[19]\,
      I2 => \current_state_reg_n_0_[3]\,
      I3 => \current_state_reg_n_0_[11]\,
      I4 => \current_state_reg_n_0_[4]\,
      I5 => \current_state_reg_n_0_[6]\,
      O => \current_state[1]_i_28_n_0\
    );
\current_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEAA00000000"
    )
        port map (
      I0 => \current_state[33]_i_9_n_0\,
      I1 => \current_state[33]_i_8_n_0\,
      I2 => \current_state[1]_i_5_n_0\,
      I3 => \current_state[33]_i_6_n_0\,
      I4 => \current_state_reg_n_0_[62]\,
      I5 => \current_state[1]_i_6_n_0\,
      O => \current_state[1]_i_2__0_n_0\
    );
\current_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \current_state[1]_i_7_n_0\,
      I1 => \current_state[1]_i_8_n_0\,
      I2 => \current_state[27]_i_11__1_n_0\,
      I3 => \current_state[27]_i_12__1_n_0\,
      I4 => \current_state[1]_i_9_n_0\,
      I5 => \current_state[1]_i_10_n_0\,
      O => \current_state[1]_i_3_n_0\
    );
\current_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \current_state[1]_i_11_n_0\,
      I1 => \current_state[33]_i_12_n_0\,
      I2 => \current_state[1]_i_12_n_0\,
      I3 => \current_state[1]_i_13_n_0\,
      I4 => \current_state[1]_i_14_n_0\,
      I5 => \current_state[1]_i_15_n_0\,
      O => \current_state[1]_i_4_n_0\
    );
\current_state[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \current_state_reg_n_0_[34]\,
      I1 => \current_state[1]_i_16_n_0\,
      O => \current_state[1]_i_5_n_0\
    );
\current_state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000020002000"
    )
        port map (
      I0 => \current_state[1]_i_17_n_0\,
      I1 => \current_state[1]_i_18_n_0\,
      I2 => \current_state[1]_i_19_n_0\,
      I3 => \current_state[33]_i_26_n_0\,
      I4 => \current_state[9]_i_9_n_0\,
      I5 => \current_state_reg_n_0_[62]\,
      O => \current_state[1]_i_6_n_0\
    );
\current_state[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[72]\,
      I1 => \current_state_reg_n_0_[76]\,
      I2 => \current_state_reg_n_0_[83]\,
      I3 => \current_state_reg_n_0_[58]\,
      I4 => \current_state[82]_i_8_n_0\,
      I5 => \current_state[1]_i_20_n_0\,
      O => \current_state[1]_i_7_n_0\
    );
\current_state[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \current_state_reg_n_0_[0]\,
      I1 => \current_state_reg_n_0_[1]\,
      O => \current_state[1]_i_8_n_0\
    );
\current_state[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[81]\,
      I1 => \current_state_reg_n_0_[73]\,
      I2 => \current_state_reg_n_0_[82]\,
      I3 => \current_state_reg_n_0_[84]\,
      I4 => \current_state_reg_n_0_[77]\,
      I5 => \current_state_reg_n_0_[75]\,
      O => \current_state[1]_i_9_n_0\
    );
\current_state[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \current_state[41]_i_2_n_0\,
      I1 => \after_state_reg_n_0_[20]\,
      O => p_1_in(20)
    );
\current_state[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \current_state_reg_n_0_[84]\,
      I1 => \current_state[24]_i_3__0_n_0\,
      I2 => \current_state_reg_n_0_[51]\,
      I3 => \after_state_reg_n_0_[21]\,
      O => p_1_in(21)
    );
\current_state[24]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[24]_i_21_n_0\,
      I1 => \current_state[24]_i_22__0_n_0\,
      I2 => \current_state[24]_i_23__0_n_0\,
      I3 => \current_state[24]_i_24__0_n_0\,
      I4 => \current_state[24]_i_25__0_n_0\,
      I5 => \current_state[24]_i_17__0_n_0\,
      O => \current_state[24]_i_10__0_n_0\
    );
\current_state[24]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \current_state_reg_n_0_[24]\,
      I1 => \current_state_reg_n_0_[1]\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[65]\,
      I4 => \current_state[26]_i_25_n_0\,
      I5 => \current_state[84]_i_19_n_0\,
      O => \current_state[24]_i_11__0_n_0\
    );
\current_state[24]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => \current_state[26]_i_12_n_0\,
      I1 => \current_state_reg_n_0_[76]\,
      I2 => \current_state_reg_n_0_[83]\,
      I3 => \current_state_reg_n_0_[66]\,
      I4 => \current_state_reg_n_0_[59]\,
      I5 => \current_state[70]_i_14_n_0\,
      O => \current_state[24]_i_12__0_n_0\
    );
\current_state[24]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state_reg_n_0_[41]\,
      I1 => \current_state_reg_n_0_[42]\,
      I2 => \current_state_reg_n_0_[44]\,
      I3 => \current_state_reg_n_0_[37]\,
      I4 => \current_state_reg_n_0_[36]\,
      I5 => \current_state_reg_n_0_[33]\,
      O => \current_state[24]_i_13__0_n_0\
    );
\current_state[24]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[21]\,
      I1 => \current_state_reg_n_0_[38]\,
      I2 => \current_state_reg_n_0_[24]\,
      I3 => \current_state_reg_n_0_[4]\,
      I4 => \current_state_reg_n_0_[0]\,
      I5 => \current_state[24]_i_26__0_n_0\,
      O => \current_state[24]_i_14__0_n_0\
    );
\current_state[24]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[50]\,
      I1 => \current_state_reg_n_0_[59]\,
      O => \current_state[24]_i_15__0_n_0\
    );
\current_state[24]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[57]\,
      I1 => \current_state_reg_n_0_[52]\,
      O => \current_state[24]_i_16__0_n_0\
    );
\current_state[24]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[35]\,
      I1 => \current_state_reg_n_0_[26]\,
      O => \current_state[24]_i_17__0_n_0\
    );
\current_state[24]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[45]\,
      I1 => \current_state_reg_n_0_[36]\,
      I2 => \current_state_reg_n_0_[48]\,
      I3 => \current_state_reg_n_0_[46]\,
      O => \current_state[24]_i_18__0_n_0\
    );
\current_state[24]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[16]\,
      I1 => \current_state_reg_n_0_[32]\,
      I2 => \current_state_reg_n_0_[13]\,
      I3 => \current_state_reg_n_0_[17]\,
      O => \current_state[24]_i_19__0_n_0\
    );
\current_state[24]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEE2"
    )
        port map (
      I0 => \current_state[24]_i_2__0_n_0\,
      I1 => \current_state_reg_n_0_[84]\,
      I2 => \after_state_reg_n_0_[24]\,
      I3 => \current_state[24]_i_3__0_n_0\,
      I4 => \current_state_reg_n_0_[51]\,
      O => p_1_in(24)
    );
\current_state[24]_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \current_state_reg_n_0_[43]\,
      I1 => \current_state_reg_n_0_[34]\,
      O => \current_state[24]_i_20__0_n_0\
    );
\current_state[24]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[44]\,
      I1 => \current_state_reg_n_0_[42]\,
      O => \current_state[24]_i_21_n_0\
    );
\current_state[24]_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[28]\,
      I1 => \current_state_reg_n_0_[37]\,
      O => \current_state[24]_i_22__0_n_0\
    );
\current_state[24]_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[33]\,
      I1 => \current_state_reg_n_0_[27]\,
      O => \current_state[24]_i_23__0_n_0\
    );
\current_state[24]_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[20]\,
      I1 => \current_state_reg_n_0_[10]\,
      O => \current_state[24]_i_24__0_n_0\
    );
\current_state[24]_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[8]\,
      I1 => \current_state_reg_n_0_[18]\,
      O => \current_state[24]_i_25__0_n_0\
    );
\current_state[24]_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \current_state_reg_n_0_[6]\,
      I1 => \current_state_reg_n_0_[11]\,
      O => \current_state[24]_i_26__0_n_0\
    );
\current_state[24]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \current_state[24]_i_4__0_n_0\,
      I1 => \current_state[24]_i_5__0_n_0\,
      I2 => \current_state[27]_i_6__2_n_0\,
      I3 => \current_state[24]_i_6__0_n_0\,
      I4 => \current_state[24]_i_7__0_n_0\,
      O => \current_state[24]_i_2__0_n_0\
    );
\current_state[24]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[24]_i_8__0_n_0\,
      I1 => \current_state[24]_i_9__0_n_0\,
      I2 => \current_state[27]_i_15_n_0\,
      I3 => \current_state[24]_i_10__0_n_0\,
      I4 => \current_state[24]_i_11__0_n_0\,
      I5 => \current_state[24]_i_12__0_n_0\,
      O => \current_state[24]_i_3__0_n_0\
    );
\current_state[24]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \current_state[84]_i_30_n_0\,
      I1 => \current_state[24]_i_13__0_n_0\,
      I2 => \current_state_reg_n_0_[28]\,
      I3 => \current_state_reg_n_0_[27]\,
      O => \current_state[24]_i_4__0_n_0\
    );
\current_state[24]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \current_state[24]_i_14__0_n_0\,
      I1 => \current_state_reg_n_0_[48]\,
      I2 => \current_state_reg_n_0_[46]\,
      I3 => \current_state_reg_n_0_[43]\,
      I4 => \current_state_reg_n_0_[34]\,
      I5 => temp_vbat_i_8_n_0,
      O => \current_state[24]_i_5__0_n_0\
    );
\current_state[24]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state_reg_n_0_[68]\,
      I1 => \current_state_reg_n_0_[80]\,
      I2 => \current_state[24]_i_15__0_n_0\,
      I3 => \current_state_reg_n_0_[70]\,
      I4 => \current_state_reg_n_0_[66]\,
      I5 => \current_state[24]_i_16__0_n_0\,
      O => \current_state[24]_i_6__0_n_0\
    );
\current_state[24]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[24]_i_17__0_n_0\,
      I1 => \current_state_reg_n_0_[40]\,
      I2 => \current_state[6]_i_9__0_n_0\,
      I3 => \current_state_reg_n_0_[60]\,
      I4 => \current_state_reg_n_0_[58]\,
      I5 => \current_state_reg_n_0_[53]\,
      O => \current_state[24]_i_7__0_n_0\
    );
\current_state[24]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \current_state[82]_i_5_n_0\,
      I1 => \current_state_reg_n_0_[80]\,
      I2 => \current_state_reg_n_0_[25]\,
      I3 => \current_state[24]_i_18__0_n_0\,
      I4 => \current_state_reg_n_0_[3]\,
      I5 => \current_state_reg_n_0_[49]\,
      O => \current_state[24]_i_8__0_n_0\
    );
\current_state[24]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \current_state[24]_i_19__0_n_0\,
      I1 => \current_state[24]_i_20__0_n_0\,
      I2 => \current_state[83]_i_6_n_0\,
      I3 => \current_state[84]_i_27_n_0\,
      I4 => \current_state_reg_n_0_[68]\,
      I5 => \current_state_reg_n_0_[12]\,
      O => \current_state[24]_i_9__0_n_0\
    );
\current_state[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \current_state[41]_i_2_n_0\,
      I1 => \after_state_reg_n_0_[25]\,
      O => p_1_in(25)
    );
\current_state[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[57]\,
      I1 => \current_state_reg_n_0_[52]\,
      I2 => \current_state[84]_i_27_n_0\,
      I3 => \current_state_reg_n_0_[68]\,
      I4 => \current_state_reg_n_0_[34]\,
      I5 => \current_state[26]_i_21_n_0\,
      O => \current_state[26]_i_10_n_0\
    );
\current_state[26]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \current_state[26]_i_22_n_0\,
      I1 => \current_state_reg_n_0_[3]\,
      I2 => \current_state_reg_n_0_[12]\,
      I3 => \current_state[26]_i_23_n_0\,
      I4 => \current_state[26]_i_24_n_0\,
      O => \current_state[26]_i_11_n_0\
    );
\current_state[26]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[72]\,
      I1 => \current_state_reg_n_0_[70]\,
      O => \current_state[26]_i_12_n_0\
    );
\current_state[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \current_state[33]_i_18_n_0\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \current_state_reg_n_0_[18]\,
      I3 => \current_state[26]_i_25_n_0\,
      I4 => \current_state_reg_n_0_[10]\,
      I5 => \current_state_reg_n_0_[20]\,
      O => \current_state[26]_i_13_n_0\
    );
\current_state[26]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \current_state_reg_n_0_[73]\,
      I1 => \current_state_reg_n_0_[81]\,
      O => \current_state[26]_i_14_n_0\
    );
\current_state[26]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \current_state_reg_n_0_[77]\,
      I1 => \current_state_reg_n_0_[75]\,
      O => \current_state[26]_i_15_n_0\
    );
\current_state[26]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[1]\,
      I1 => \current_state_reg_n_0_[24]\,
      I2 => \current_state_reg_n_0_[69]\,
      I3 => \current_state_reg_n_0_[65]\,
      I4 => \current_state_reg_n_0_[2]\,
      I5 => \current_state_reg_n_0_[0]\,
      O => \current_state[26]_i_16_n_0\
    );
\current_state[26]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[32]\,
      I1 => \current_state_reg_n_0_[16]\,
      I2 => \current_state_reg_n_0_[12]\,
      I3 => \current_state_reg_n_0_[68]\,
      I4 => \current_state_reg_n_0_[13]\,
      I5 => \current_state_reg_n_0_[17]\,
      O => \current_state[26]_i_17_n_0\
    );
\current_state[26]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \current_state[26]_i_26_n_0\,
      I1 => \current_state[26]_i_27_n_0\,
      I2 => \current_state_reg_n_0_[34]\,
      I3 => \current_state_reg_n_0_[43]\,
      I4 => \current_state_reg_n_0_[45]\,
      I5 => \current_state_reg_n_0_[36]\,
      O => \current_state[26]_i_18_n_0\
    );
\current_state[26]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[9]\,
      I1 => \current_state_reg_n_0_[19]\,
      O => \current_state[26]_i_19_n_0\
    );
\current_state[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
        port map (
      I0 => \current_state[26]_i_2_n_0\,
      I1 => \current_state_reg_n_0_[84]\,
      I2 => \current_state[26]_i_3_n_0\,
      I3 => \current_state[26]_i_4_n_0\,
      I4 => \current_state[26]_i_5_n_0\,
      I5 => \current_state_reg_n_0_[51]\,
      O => p_1_in(26)
    );
\current_state[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \current_state[26]_i_6_n_0\,
      I1 => \current_state[26]_i_7_n_0\,
      I2 => \current_state[26]_i_8_n_0\,
      I3 => \current_state[26]_i_9_n_0\,
      I4 => \current_state[26]_i_10_n_0\,
      I5 => \current_state[26]_i_11_n_0\,
      O => \current_state[26]_i_2_n_0\
    );
\current_state[26]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \current_state_reg_n_0_[45]\,
      I1 => \current_state_reg_n_0_[49]\,
      I2 => \current_state_reg_n_0_[43]\,
      I3 => \current_state_reg_n_0_[46]\,
      I4 => \current_state_reg_n_0_[48]\,
      I5 => \current_state_reg_n_0_[36]\,
      O => \current_state[26]_i_20_n_0\
    );
\current_state[26]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \current_state_reg_n_0_[59]\,
      I1 => \current_state_reg_n_0_[66]\,
      I2 => \current_state_reg_n_0_[83]\,
      I3 => \current_state_reg_n_0_[76]\,
      I4 => \current_state_reg_n_0_[72]\,
      I5 => \current_state_reg_n_0_[70]\,
      O => \current_state[26]_i_21_n_0\
    );
\current_state[26]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[40]\,
      I1 => \current_state_reg_n_0_[41]\,
      I2 => \current_state_reg_n_0_[44]\,
      I3 => \current_state_reg_n_0_[42]\,
      I4 => \current_state_reg_n_0_[33]\,
      I5 => \current_state_reg_n_0_[27]\,
      O => \current_state[26]_i_22_n_0\
    );
\current_state[26]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[21]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state_reg_n_0_[38]\,
      I5 => \current_state_reg_n_0_[24]\,
      O => \current_state[26]_i_23_n_0\
    );
\current_state[26]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[37]\,
      I1 => \current_state_reg_n_0_[28]\,
      I2 => \current_state_reg_n_0_[20]\,
      I3 => \current_state_reg_n_0_[10]\,
      I4 => \current_state_reg_n_0_[35]\,
      I5 => \current_state_reg_n_0_[26]\,
      O => \current_state[26]_i_24_n_0\
    );
\current_state[26]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \current_state_reg_n_0_[21]\,
      I1 => \current_state_reg_n_0_[38]\,
      O => \current_state[26]_i_25_n_0\
    );
\current_state[26]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[6]\,
      I1 => \current_state_reg_n_0_[19]\,
      I2 => \current_state_reg_n_0_[49]\,
      I3 => \current_state_reg_n_0_[3]\,
      I4 => \current_state_reg_n_0_[4]\,
      I5 => \current_state_reg_n_0_[11]\,
      O => \current_state[26]_i_26_n_0\
    );
\current_state[26]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \current_state_reg_n_0_[48]\,
      I1 => \current_state_reg_n_0_[46]\,
      O => \current_state[26]_i_27_n_0\
    );
\current_state[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[83]\,
      I1 => \current_state_reg_n_0_[76]\,
      I2 => \current_state_reg_n_0_[58]\,
      I3 => \current_state_reg_n_0_[53]\,
      I4 => \current_state[26]_i_12_n_0\,
      I5 => \current_state[33]_i_17_n_0\,
      O => \current_state[26]_i_3_n_0\
    );
\current_state[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \current_state[26]_i_13_n_0\,
      I1 => \current_state[26]_i_14_n_0\,
      I2 => \current_state_reg_n_0_[82]\,
      I3 => \after_state_reg_n_0_[26]\,
      I4 => \current_state[26]_i_15_n_0\,
      I5 => \current_state[26]_i_16_n_0\,
      O => \current_state[26]_i_4_n_0\
    );
\current_state[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[80]\,
      I1 => \current_state_reg_n_0_[9]\,
      I2 => \current_state_reg_n_0_[25]\,
      I3 => \current_state[26]_i_17_n_0\,
      I4 => \current_state[33]_i_14_n_0\,
      I5 => \current_state[26]_i_18_n_0\,
      O => \current_state[26]_i_5_n_0\
    );
\current_state[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[0]\,
      I1 => \current_state_reg_n_0_[4]\,
      I2 => \current_state_reg_n_0_[11]\,
      I3 => \current_state_reg_n_0_[6]\,
      I4 => \current_state[26]_i_19_n_0\,
      I5 => \current_state_reg_n_0_[25]\,
      O => \current_state[26]_i_6_n_0\
    );
\current_state[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[16]\,
      I1 => \current_state_reg_n_0_[17]\,
      I2 => \current_state_reg_n_0_[32]\,
      I3 => \current_state_reg_n_0_[13]\,
      I4 => \current_state_reg_n_0_[80]\,
      I5 => \current_state[26]_i_20_n_0\,
      O => \current_state[26]_i_7_n_0\
    );
\current_state[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \current_state_reg_n_0_[58]\,
      I1 => \current_state_reg_n_0_[53]\,
      I2 => \current_state_reg_n_0_[18]\,
      I3 => \current_state_reg_n_0_[65]\,
      I4 => \current_state_reg_n_0_[62]\,
      I5 => \current_state_reg_n_0_[64]\,
      O => \current_state[26]_i_8_n_0\
    );
\current_state[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \current_state_reg_n_0_[69]\,
      I1 => \current_state_reg_n_0_[73]\,
      I2 => \current_state_reg_n_0_[82]\,
      I3 => \current_state_reg_n_0_[75]\,
      I4 => \current_state_reg_n_0_[77]\,
      I5 => \current_state_reg_n_0_[81]\,
      O => \current_state[26]_i_9_n_0\
    );
\current_state[27]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => temp_vbat_i_8_n_0,
      I1 => \current_state[84]_i_27_n_0\,
      I2 => \current_state_reg_n_0_[53]\,
      I3 => \current_state_reg_n_0_[58]\,
      I4 => \current_state_reg_n_0_[43]\,
      I5 => \current_state_reg_n_0_[57]\,
      O => \current_state[27]_i_10__1_n_0\
    );
\current_state[27]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \current_state_reg_n_0_[69]\,
      I1 => \current_state_reg_n_0_[65]\,
      O => \current_state[27]_i_11__1_n_0\
    );
\current_state[27]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \current_state_reg_n_0_[38]\,
      I1 => \current_state_reg_n_0_[24]\,
      O => \current_state[27]_i_12__1_n_0\
    );
\current_state[27]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[73]\,
      I1 => \current_state_reg_n_0_[81]\,
      I2 => \after_state_reg_n_0_[27]\,
      I3 => \current_state_reg_n_0_[82]\,
      I4 => \current_state_reg_n_0_[75]\,
      I5 => \current_state_reg_n_0_[77]\,
      O => \current_state[27]_i_13__1_n_0\
    );
\current_state[27]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \current_state[27]_i_23__1_n_0\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state[27]_i_24__1_n_0\,
      I4 => \current_state_reg_n_0_[26]\,
      I5 => \current_state_reg_n_0_[20]\,
      O => \current_state[27]_i_14__1_n_0\
    );
\current_state[27]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[11]\,
      I1 => \current_state_reg_n_0_[6]\,
      I2 => \current_state_reg_n_0_[4]\,
      I3 => \current_state_reg_n_0_[0]\,
      O => \current_state[27]_i_15_n_0\
    );
\current_state[27]_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \current_state_reg_n_0_[13]\,
      I1 => \current_state_reg_n_0_[16]\,
      I2 => \current_state_reg_n_0_[17]\,
      I3 => \current_state_reg_n_0_[12]\,
      O => \current_state[27]_i_16__1_n_0\
    );
\current_state[27]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[57]\,
      I1 => \current_state_reg_n_0_[68]\,
      I2 => \current_state_reg_n_0_[50]\,
      I3 => \current_state_reg_n_0_[59]\,
      I4 => \current_state_reg_n_0_[60]\,
      I5 => \current_state_reg_n_0_[52]\,
      O => \current_state[27]_i_17__1_n_0\
    );
\current_state[27]_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \current_state_reg_n_0_[9]\,
      I1 => \current_state_reg_n_0_[25]\,
      I2 => \current_state_reg_n_0_[19]\,
      I3 => \current_state_reg_n_0_[3]\,
      I4 => \current_state_reg_n_0_[80]\,
      I5 => \current_state[27]_i_25__1_n_0\,
      O => \current_state[27]_i_18__1_n_0\
    );
\current_state[27]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \current_state[27]_i_26__0_n_0\,
      I1 => \current_state[27]_i_27__1_n_0\,
      I2 => \current_state[27]_i_28__1_n_0\,
      I3 => \current_state_reg_n_0_[42]\,
      I4 => \current_state_reg_n_0_[41]\,
      I5 => \current_state[27]_i_29__0_n_0\,
      O => \current_state[27]_i_19__0_n_0\
    );
\current_state[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFE0E"
    )
        port map (
      I0 => \current_state[27]_i_2__2_n_0\,
      I1 => \current_state[27]_i_3__0_n_0\,
      I2 => \current_state_reg_n_0_[84]\,
      I3 => \current_state[27]_i_4__2_n_0\,
      I4 => \current_state[27]_i_5__2_n_0\,
      I5 => \current_state_reg_n_0_[51]\,
      O => p_1_in(27)
    );
\current_state[27]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \current_state_reg_n_0_[3]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => temp_res_i_17_n_0,
      I3 => \current_state[27]_i_30__0_n_0\,
      I4 => \current_state_reg_n_0_[32]\,
      I5 => \current_state_reg_n_0_[16]\,
      O => \current_state[27]_i_20__0_n_0\
    );
\current_state[27]_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \current_state_reg_n_0_[40]\,
      I1 => \current_state_reg_n_0_[41]\,
      I2 => \current_state_reg_n_0_[33]\,
      I3 => \current_state_reg_n_0_[27]\,
      O => \current_state[27]_i_21__1_n_0\
    );
\current_state[27]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => temp_res_i_10_n_0,
      I1 => \current_state_reg_n_0_[38]\,
      I2 => \current_state_reg_n_0_[24]\,
      I3 => \current_state_reg_n_0_[21]\,
      I4 => \current_state_reg_n_0_[36]\,
      I5 => temp_res_i_6_n_0,
      O => \current_state[27]_i_22__0_n_0\
    );
\current_state[27]_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[27]\,
      I1 => \current_state_reg_n_0_[44]\,
      I2 => \current_state_reg_n_0_[35]\,
      I3 => \current_state_reg_n_0_[37]\,
      I4 => \current_state_reg_n_0_[42]\,
      I5 => \current_state_reg_n_0_[28]\,
      O => \current_state[27]_i_23__1_n_0\
    );
\current_state[27]_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \current_state_reg_n_0_[18]\,
      I1 => \current_state_reg_n_0_[21]\,
      O => \current_state[27]_i_24__1_n_0\
    );
\current_state[27]_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[45]\,
      I1 => \current_state_reg_n_0_[49]\,
      I2 => \current_state_reg_n_0_[46]\,
      I3 => \current_state_reg_n_0_[43]\,
      I4 => \current_state_reg_n_0_[36]\,
      I5 => \current_state_reg_n_0_[48]\,
      O => \current_state[27]_i_25__1_n_0\
    );
\current_state[27]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => temp_res_i_10_n_0,
      I1 => \current_state_reg_n_0_[35]\,
      I2 => \current_state_reg_n_0_[40]\,
      I3 => \current_state[27]_i_12__1_n_0\,
      I4 => \current_state[27]_i_31__1_n_0\,
      I5 => temp_res_i_6_n_0,
      O => \current_state[27]_i_26__0_n_0\
    );
\current_state[27]_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[28]\,
      I1 => \current_state_reg_n_0_[27]\,
      O => \current_state[27]_i_27__1_n_0\
    );
\current_state[27]_i_28__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[36]\,
      I1 => \current_state_reg_n_0_[44]\,
      I2 => \current_state_reg_n_0_[37]\,
      I3 => \current_state_reg_n_0_[48]\,
      I4 => \current_state_reg_n_0_[33]\,
      O => \current_state[27]_i_28__1_n_0\
    );
\current_state[27]_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \current_state_reg_n_0_[18]\,
      I1 => \current_state_reg_n_0_[13]\,
      I2 => \current_state_reg_n_0_[32]\,
      I3 => \current_state_reg_n_0_[17]\,
      I4 => \current_state_reg_n_0_[16]\,
      I5 => temp_res_i_12_n_0,
      O => \current_state[27]_i_29__0_n_0\
    );
\current_state[27]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state_reg_n_0_[68]\,
      I1 => \current_state_reg_n_0_[59]\,
      I2 => \current_state_reg_n_0_[70]\,
      I3 => \current_state_reg_n_0_[66]\,
      I4 => \current_state_reg_n_0_[80]\,
      I5 => \current_state[27]_i_6__2_n_0\,
      O => \current_state[27]_i_2__2_n_0\
    );
\current_state[27]_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[13]\,
      I2 => \current_state_reg_n_0_[10]\,
      I3 => \current_state_reg_n_0_[18]\,
      I4 => \current_state_reg_n_0_[12]\,
      I5 => \current_state_reg_n_0_[20]\,
      O => \current_state[27]_i_30__0_n_0\
    );
\current_state[27]_i_31__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \current_state_reg_n_0_[21]\,
      I1 => \current_state_reg_n_0_[26]\,
      O => \current_state[27]_i_31__1_n_0\
    );
\current_state[27]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB888B8"
    )
        port map (
      I0 => \current_state[27]_i_7__2_n_0\,
      I1 => \current_state_reg_n_0_[52]\,
      I2 => \current_state[27]_i_8__0_n_0\,
      I3 => \current_state_reg_n_0_[34]\,
      I4 => \current_state[27]_i_9__1_n_0\,
      I5 => \current_state[27]_i_10__1_n_0\,
      O => \current_state[27]_i_3__0_n_0\
    );
\current_state[27]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \current_state[18]_i_3__0_n_0\,
      I1 => \current_state[33]_i_19_n_0\,
      I2 => \current_state[27]_i_11__1_n_0\,
      I3 => \current_state[27]_i_12__1_n_0\,
      I4 => \current_state[27]_i_13__1_n_0\,
      I5 => \current_state[27]_i_14__1_n_0\,
      O => \current_state[27]_i_4__2_n_0\
    );
\current_state[27]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \current_state[27]_i_15_n_0\,
      I1 => \current_state[27]_i_16__1_n_0\,
      I2 => \current_state_reg_n_0_[32]\,
      I3 => \current_state_reg_n_0_[34]\,
      I4 => \current_state[27]_i_17__1_n_0\,
      I5 => \current_state[27]_i_18__1_n_0\,
      O => \current_state[27]_i_5__2_n_0\
    );
\current_state[27]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => temp_res_i_15_n_0,
      I1 => \current_state_reg_n_0_[65]\,
      I2 => \current_state_reg_n_0_[62]\,
      I3 => \current_state_reg_n_0_[72]\,
      I4 => \current_state_reg_n_0_[76]\,
      I5 => \current_state[84]_i_12_n_0\,
      O => \current_state[27]_i_6__2_n_0\
    );
\current_state[27]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => temp_res_i_4_n_0,
      I1 => temp_res_i_2_n_0,
      I2 => \current_state_reg_n_0_[50]\,
      I3 => \current_state_reg_n_0_[57]\,
      I4 => temp_res_i_5_n_0,
      O => \current_state[27]_i_7__2_n_0\
    );
\current_state[27]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \current_state[27]_i_19__0_n_0\,
      I1 => \current_state_reg_n_0_[46]\,
      I2 => \current_state_reg_n_0_[48]\,
      I3 => \current_state[84]_i_29_n_0\,
      I4 => \current_state[24]_i_4__0_n_0\,
      O => \current_state[27]_i_8__0_n_0\
    );
\current_state[27]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[27]_i_20__0_n_0\,
      I1 => \current_state[27]_i_21__1_n_0\,
      I2 => \current_state_reg_n_0_[46]\,
      I3 => \current_state_reg_n_0_[48]\,
      I4 => temp_vdd_i_7_n_0,
      I5 => \current_state[27]_i_22__0_n_0\,
      O => \current_state[27]_i_9__1_n_0\
    );
\current_state[28]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \current_state[41]_i_2_n_0\,
      I1 => \after_state_reg_n_0_[28]\,
      O => p_1_in(28)
    );
\current_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBAAABA"
    )
        port map (
      I0 => \current_state[6]_i_2__0_n_0\,
      I1 => \current_state[2]_i_2__0_n_0\,
      I2 => \current_state[6]_i_4__0_n_0\,
      I3 => \current_state_reg_n_0_[80]\,
      I4 => \current_state[6]_i_5__0_n_0\,
      I5 => \after_state[94]_i_4_n_0\,
      O => p_1_in(2)
    );
\current_state[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEAAAA"
    )
        port map (
      I0 => \current_state_reg_n_0_[51]\,
      I1 => \current_state[1]_i_4_n_0\,
      I2 => \after_state_reg_n_0_[6]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state[1]_i_3_n_0\,
      O => \current_state[2]_i_2__0_n_0\
    );
\current_state[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222E222"
    )
        port map (
      I0 => \current_state[32]_i_2__0_n_0\,
      I1 => \current_state_reg_n_0_[84]\,
      I2 => \current_state[32]_i_3_n_0\,
      I3 => \current_state[32]_i_4_n_0\,
      I4 => \current_state[32]_i_5_n_0\,
      I5 => \current_state_reg_n_0_[51]\,
      O => p_1_in(32)
    );
\current_state[32]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[32]\,
      I1 => \current_state_reg_n_0_[13]\,
      I2 => \current_state_reg_n_0_[45]\,
      I3 => \current_state_reg_n_0_[36]\,
      I4 => \current_state_reg_n_0_[49]\,
      I5 => \current_state_reg_n_0_[80]\,
      O => \current_state[32]_i_10_n_0\
    );
\current_state[32]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => temp_spi_en_i_5_n_0,
      I1 => \current_state[26]_i_14_n_0\,
      I2 => \current_state_reg_n_0_[82]\,
      I3 => \after_state_reg_n_0_[32]\,
      I4 => \current_state[26]_i_15_n_0\,
      I5 => \current_state[32]_i_14_n_0\,
      O => \current_state[32]_i_11_n_0\
    );
\current_state[32]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[46]\,
      I1 => \current_state_reg_n_0_[48]\,
      I2 => \current_state_reg_n_0_[57]\,
      I3 => \current_state_reg_n_0_[68]\,
      I4 => \current_state_reg_n_0_[43]\,
      I5 => \current_state_reg_n_0_[34]\,
      O => \current_state[32]_i_12_n_0\
    );
\current_state[32]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \current_state_reg_n_0_[60]\,
      I1 => \current_state_reg_n_0_[52]\,
      I2 => \current_state_reg_n_0_[70]\,
      I3 => \current_state_reg_n_0_[66]\,
      I4 => \current_state_reg_n_0_[59]\,
      I5 => \current_state_reg_n_0_[50]\,
      O => \current_state[32]_i_13_n_0\
    );
\current_state[32]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[42]\,
      I1 => \current_state_reg_n_0_[28]\,
      I2 => \current_state_reg_n_0_[69]\,
      I3 => \current_state_reg_n_0_[65]\,
      I4 => \current_state_reg_n_0_[18]\,
      I5 => \current_state_reg_n_0_[37]\,
      O => \current_state[32]_i_14_n_0\
    );
\current_state[32]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80008000000000"
    )
        port map (
      I0 => temp_vbat_i_8_n_0,
      I1 => \current_state[32]_i_6_n_0\,
      I2 => \current_state[32]_i_7_n_0\,
      I3 => \current_state_reg_n_0_[52]\,
      I4 => \current_state[32]_i_8_n_0\,
      I5 => \current_state[33]_i_10_n_0\,
      O => \current_state[32]_i_2__0_n_0\
    );
\current_state[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \current_state[32]_i_9_n_0\,
      I1 => temp_vdd_i_10_n_0,
      I2 => \current_state_reg_n_0_[3]\,
      I3 => \current_state_reg_n_0_[8]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[2]\,
      O => \current_state[32]_i_3_n_0\
    );
\current_state[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[16]\,
      I1 => \current_state_reg_n_0_[17]\,
      I2 => \current_state[32]_i_10_n_0\,
      I3 => \current_state[32]_i_11_n_0\,
      I4 => \current_state[32]_i_12_n_0\,
      I5 => \current_state[32]_i_13_n_0\,
      O => \current_state[32]_i_4_n_0\
    );
\current_state[32]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[4]\,
      I1 => \current_state_reg_n_0_[6]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[11]\,
      I4 => \current_state[82]_i_5_n_0\,
      I5 => \current_state_reg_n_0_[25]\,
      O => \current_state[32]_i_5_n_0\
    );
\current_state[32]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \current_state_reg_n_0_[43]\,
      I1 => \current_state_reg_n_0_[57]\,
      I2 => \current_state_reg_n_0_[53]\,
      I3 => \current_state_reg_n_0_[58]\,
      I4 => \current_state_reg_n_0_[50]\,
      I5 => \current_state_reg_n_0_[60]\,
      O => \current_state[32]_i_6_n_0\
    );
\current_state[32]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888B"
    )
        port map (
      I0 => \current_state[33]_i_7_n_0\,
      I1 => \current_state_reg_n_0_[34]\,
      I2 => temp_vbat_i_5_n_0,
      I3 => \current_state[33]_i_22_n_0\,
      I4 => temp_vbat_i_4_n_0,
      I5 => temp_vbat_i_6_n_0,
      O => \current_state[32]_i_7_n_0\
    );
\current_state[32]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \current_state[33]_i_24_n_0\,
      I1 => \current_state_reg_n_0_[57]\,
      I2 => \current_state_reg_n_0_[60]\,
      I3 => \current_state_reg_n_0_[50]\,
      I4 => \current_state[33]_i_25_n_0\,
      O => \current_state[32]_i_8_n_0\
    );
\current_state[32]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \current_state_reg_n_0_[24]\,
      I1 => \current_state_reg_n_0_[38]\,
      I2 => \current_state_reg_n_0_[21]\,
      I3 => \current_state_reg_n_0_[26]\,
      I4 => \current_state_reg_n_0_[35]\,
      O => \current_state[32]_i_9_n_0\
    );
\current_state[33]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \current_state[33]_i_26_n_0\,
      I1 => \current_state[26]_i_9_n_0\,
      I2 => \current_state_reg_n_0_[72]\,
      I3 => \current_state_reg_n_0_[76]\,
      I4 => \current_state[33]_i_27_n_0\,
      I5 => temp_res_i_15_n_0,
      O => \current_state[33]_i_10_n_0\
    );
\current_state[33]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[49]\,
      I1 => \current_state_reg_n_0_[45]\,
      I2 => \current_state_reg_n_0_[43]\,
      I3 => \current_state_reg_n_0_[46]\,
      I4 => \current_state_reg_n_0_[48]\,
      I5 => \current_state_reg_n_0_[36]\,
      O => \current_state[33]_i_11_n_0\
    );
\current_state[33]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \current_state_reg_n_0_[16]\,
      I1 => \current_state_reg_n_0_[13]\,
      O => \current_state[33]_i_12_n_0\
    );
\current_state[33]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[72]\,
      I1 => \current_state_reg_n_0_[70]\,
      I2 => \current_state_reg_n_0_[53]\,
      I3 => \current_state_reg_n_0_[58]\,
      I4 => \current_state_reg_n_0_[76]\,
      I5 => \current_state_reg_n_0_[83]\,
      O => \current_state[33]_i_13_n_0\
    );
\current_state[33]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \current_state_reg_n_0_[57]\,
      I1 => \current_state_reg_n_0_[52]\,
      I2 => \current_state_reg_n_0_[59]\,
      I3 => \current_state_reg_n_0_[66]\,
      I4 => \current_state_reg_n_0_[50]\,
      I5 => \current_state_reg_n_0_[60]\,
      O => \current_state[33]_i_14_n_0\
    );
\current_state[33]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[18]\,
      I1 => \current_state_reg_n_0_[21]\,
      I2 => \current_state_reg_n_0_[69]\,
      I3 => \current_state_reg_n_0_[65]\,
      I4 => \current_state_reg_n_0_[24]\,
      I5 => \current_state_reg_n_0_[38]\,
      O => \current_state[33]_i_15_n_0\
    );
\current_state[33]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[81]\,
      I1 => \current_state_reg_n_0_[73]\,
      I2 => \current_state_reg_n_0_[82]\,
      I3 => \after_state_reg_n_0_[33]\,
      I4 => \current_state_reg_n_0_[77]\,
      I5 => \current_state_reg_n_0_[75]\,
      O => \current_state[33]_i_16_n_0\
    );
\current_state[33]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \current_state_reg_n_0_[64]\,
      I1 => \current_state_reg_n_0_[62]\,
      I2 => \current_state_reg_n_0_[27]\,
      I3 => \current_state_reg_n_0_[33]\,
      I4 => \current_state_reg_n_0_[40]\,
      I5 => \current_state_reg_n_0_[41]\,
      O => \current_state[33]_i_17_n_0\
    );
\current_state[33]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \current_state_reg_n_0_[44]\,
      I1 => \current_state_reg_n_0_[42]\,
      I2 => \current_state_reg_n_0_[26]\,
      I3 => \current_state_reg_n_0_[35]\,
      I4 => \current_state_reg_n_0_[37]\,
      I5 => \current_state_reg_n_0_[28]\,
      O => \current_state[33]_i_18_n_0\
    );
\current_state[33]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[1]\,
      I1 => \current_state_reg_n_0_[2]\,
      O => \current_state[33]_i_19_n_0\
    );
\current_state[33]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
        port map (
      I0 => \current_state[33]_i_2_n_0\,
      I1 => \current_state_reg_n_0_[84]\,
      I2 => \current_state[33]_i_3__0_n_0\,
      I3 => \current_state[33]_i_4_n_0\,
      I4 => \current_state[33]_i_5_n_0\,
      I5 => \current_state_reg_n_0_[51]\,
      O => p_1_in(33)
    );
\current_state[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA20000000000"
    )
        port map (
      I0 => \current_state[33]_i_6_n_0\,
      I1 => \current_state_reg_n_0_[34]\,
      I2 => \current_state[33]_i_7_n_0\,
      I3 => \current_state[33]_i_8_n_0\,
      I4 => \current_state[33]_i_9_n_0\,
      I5 => \current_state[33]_i_10_n_0\,
      O => \current_state[33]_i_2_n_0\
    );
\current_state[33]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \current_state[26]_i_6_n_0\,
      I1 => \current_state[33]_i_28_n_0\,
      I2 => \current_state_reg_n_0_[17]\,
      I3 => \current_state_reg_n_0_[16]\,
      I4 => \current_state[26]_i_11_n_0\,
      O => \current_state[33]_i_20_n_0\
    );
\current_state[33]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => temp_vbat_i_5_n_0,
      I1 => \current_state[33]_i_29_n_0\,
      I2 => \current_state_reg_n_0_[13]\,
      I3 => \current_state_reg_n_0_[32]\,
      I4 => \current_state_reg_n_0_[18]\,
      I5 => \current_state_reg_n_0_[36]\,
      O => \current_state[33]_i_21_n_0\
    );
\current_state[33]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[16]\,
      I1 => \current_state_reg_n_0_[17]\,
      I2 => \current_state_reg_n_0_[13]\,
      I3 => \current_state_reg_n_0_[32]\,
      I4 => \current_state_reg_n_0_[18]\,
      O => \current_state[33]_i_22_n_0\
    );
\current_state[33]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \current_state_reg_n_0_[60]\,
      I1 => \current_state_reg_n_0_[50]\,
      I2 => \current_state_reg_n_0_[58]\,
      I3 => \current_state_reg_n_0_[53]\,
      O => \current_state[33]_i_23_n_0\
    );
\current_state[33]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \current_state[33]_i_30_n_0\,
      I1 => \current_state[33]_i_31_n_0\,
      I2 => \current_state_reg_n_0_[45]\,
      I3 => \current_state_reg_n_0_[49]\,
      I4 => temp_vbat_i_5_n_0,
      O => \current_state[33]_i_24_n_0\
    );
\current_state[33]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[41]\,
      I1 => \current_state_reg_n_0_[20]\,
      I2 => \current_state_reg_n_0_[12]\,
      I3 => \current_state_reg_n_0_[10]\,
      I4 => temp_vdd_i_8_n_0,
      I5 => \current_state[33]_i_32_n_0\,
      O => \current_state[33]_i_25_n_0\
    );
\current_state[33]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \current_state_reg_n_0_[70]\,
      I1 => \current_state_reg_n_0_[66]\,
      I2 => \current_state_reg_n_0_[68]\,
      I3 => \current_state_reg_n_0_[59]\,
      I4 => \current_state_reg_n_0_[80]\,
      O => \current_state[33]_i_26_n_0\
    );
\current_state[33]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[62]\,
      I1 => \current_state_reg_n_0_[65]\,
      O => \current_state[33]_i_27_n_0\
    );
\current_state[33]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \current_state_reg_n_0_[32]\,
      I1 => \current_state_reg_n_0_[13]\,
      I2 => \current_state_reg_n_0_[36]\,
      I3 => \current_state_reg_n_0_[18]\,
      I4 => \current_state_reg_n_0_[48]\,
      O => \current_state[33]_i_28_n_0\
    );
\current_state[33]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[16]\,
      I1 => \current_state_reg_n_0_[17]\,
      O => \current_state[33]_i_29_n_0\
    );
\current_state[33]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \current_state_reg_n_0_[48]\,
      I1 => \current_state_reg_n_0_[36]\,
      I2 => \current_state_reg_n_0_[32]\,
      I3 => \current_state_reg_n_0_[34]\,
      I4 => \current_state_reg_n_0_[46]\,
      I5 => \current_state_reg_n_0_[43]\,
      O => \current_state[33]_i_30_n_0\
    );
\current_state[33]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \current_state_reg_n_0_[13]\,
      I1 => \current_state_reg_n_0_[16]\,
      I2 => \current_state_reg_n_0_[18]\,
      I3 => \current_state_reg_n_0_[53]\,
      I4 => \current_state_reg_n_0_[17]\,
      I5 => \current_state_reg_n_0_[58]\,
      O => \current_state[33]_i_31_n_0\
    );
\current_state[33]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFFF"
    )
        port map (
      I0 => \current_state[6]_i_55__0_n_0\,
      I1 => \current_state_reg_n_0_[21]\,
      I2 => \current_state_reg_n_0_[26]\,
      I3 => \current_state[27]_i_12__1_n_0\,
      I4 => \current_state_reg_n_0_[35]\,
      I5 => \current_state_reg_n_0_[37]\,
      O => \current_state[33]_i_32_n_0\
    );
\current_state[33]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \current_state[33]_i_11_n_0\,
      I1 => \current_state[33]_i_12_n_0\,
      I2 => \current_state_reg_n_0_[68]\,
      I3 => \current_state_reg_n_0_[17]\,
      I4 => \current_state_reg_n_0_[34]\,
      I5 => \current_state_reg_n_0_[32]\,
      O => \current_state[33]_i_3__0_n_0\
    );
\current_state[33]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \current_state[33]_i_13_n_0\,
      I1 => \current_state[33]_i_14_n_0\,
      I2 => \current_state[33]_i_15_n_0\,
      I3 => \current_state[33]_i_16_n_0\,
      I4 => \current_state[33]_i_17_n_0\,
      I5 => \current_state[33]_i_18_n_0\,
      O => \current_state[33]_i_4_n_0\
    );
\current_state[33]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \current_state_reg_n_0_[3]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \current_state[33]_i_19_n_0\,
      I3 => \current_state_reg_n_0_[80]\,
      I4 => temp_vdd_i_10_n_0,
      I5 => \current_state[32]_i_5_n_0\,
      O => \current_state[33]_i_5_n_0\
    );
\current_state[33]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEAEFEAEAE"
    )
        port map (
      I0 => \current_state_reg_n_0_[34]\,
      I1 => \current_state[33]_i_20_n_0\,
      I2 => \current_state_reg_n_0_[46]\,
      I3 => \current_state_reg_n_0_[48]\,
      I4 => \current_state[33]_i_21_n_0\,
      I5 => temp_vbat_i_6_n_0,
      O => \current_state[33]_i_6_n_0\
    );
\current_state[33]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => temp_vbat_i_5_n_0,
      I1 => \current_state[33]_i_22_n_0\,
      I2 => \current_state_reg_n_0_[48]\,
      I3 => \current_state_reg_n_0_[46]\,
      I4 => \current_state_reg_n_0_[36]\,
      I5 => temp_vdd_i_4_n_0,
      O => \current_state[33]_i_7_n_0\
    );
\current_state[33]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \current_state_reg_n_0_[49]\,
      I1 => \current_state_reg_n_0_[45]\,
      I2 => \current_state_reg_n_0_[43]\,
      I3 => \current_state[33]_i_23_n_0\,
      I4 => \current_state_reg_n_0_[52]\,
      I5 => \current_state_reg_n_0_[57]\,
      O => \current_state[33]_i_8_n_0\
    );
\current_state[33]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \current_state_reg_n_0_[52]\,
      I1 => \current_state_reg_n_0_[50]\,
      I2 => \current_state_reg_n_0_[60]\,
      I3 => \current_state_reg_n_0_[57]\,
      I4 => \current_state[33]_i_24_n_0\,
      I5 => \current_state[33]_i_25_n_0\,
      O => \current_state[33]_i_9_n_0\
    );
\current_state[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \current_state[84]_i_7_n_0\,
      I1 => \current_state_reg_n_0_[51]\,
      I2 => \current_state[34]_i_2_n_0\,
      I3 => \current_state[38]_i_2__0_n_0\,
      O => p_1_in(34)
    );
\current_state[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8AA000000000"
    )
        port map (
      I0 => \current_state[36]_i_3_n_0\,
      I1 => \after_state_reg_n_0_[34]\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state[82]_i_4_n_0\,
      O => \current_state[34]_i_2_n_0\
    );
\current_state[35]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \current_state[41]_i_2_n_0\,
      I1 => \after_state_reg_n_0_[35]\,
      O => p_1_in(35)
    );
\current_state[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \current_state[84]_i_7_n_0\,
      I1 => \current_state_reg_n_0_[51]\,
      I2 => \current_state[36]_i_2__0_n_0\,
      I3 => \current_state[38]_i_2__0_n_0\,
      O => p_1_in(36)
    );
\current_state[36]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8AA000000000"
    )
        port map (
      I0 => \current_state[36]_i_3_n_0\,
      I1 => \after_state_reg_n_0_[36]\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state[82]_i_4_n_0\,
      O => \current_state[36]_i_2__0_n_0\
    );
\current_state[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \current_state[36]_i_4__0_n_0\,
      I1 => \current_state[84]_i_24_n_0\,
      I2 => \current_state_reg_n_0_[80]\,
      I3 => \current_state_reg_n_0_[25]\,
      I4 => \current_state[36]_i_5__0_n_0\,
      I5 => \current_state[84]_i_26_n_0\,
      O => \current_state[36]_i_3_n_0\
    );
\current_state[36]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \current_state_reg_n_0_[11]\,
      I1 => \current_state_reg_n_0_[3]\,
      O => \current_state[36]_i_4__0_n_0\
    );
\current_state[36]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \current_state_reg_n_0_[9]\,
      I1 => \current_state_reg_n_0_[19]\,
      I2 => \current_state_reg_n_0_[6]\,
      I3 => \current_state_reg_n_0_[4]\,
      O => \current_state[36]_i_5__0_n_0\
    );
\current_state[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0BBF088"
    )
        port map (
      I0 => \current_state[84]_i_6_n_0\,
      I1 => \after_state_reg_n_0_[37]\,
      I2 => \current_state[84]_i_7_n_0\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state[84]_i_8_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(37)
    );
\current_state[38]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8000000000000"
    )
        port map (
      I0 => \current_state[38]_i_12_n_0\,
      I1 => \current_state_reg_n_0_[46]\,
      I2 => \current_state[33]_i_20_n_0\,
      I3 => \current_state_reg_n_0_[34]\,
      I4 => \current_state[9]_i_14_n_0\,
      I5 => \current_state[38]_i_13_n_0\,
      O => \current_state[38]_i_10_n_0\
    );
\current_state[38]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[62]\,
      I1 => \after_state[94]_i_18_n_0\,
      I2 => \after_state[94]_i_17_n_0\,
      I3 => \after_state[94]_i_19_n_0\,
      I4 => \current_state[38]_i_14_n_0\,
      I5 => \current_state[38]_i_15_n_0\,
      O => \current_state[38]_i_11_n_0\
    );
\current_state[38]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004F40404"
    )
        port map (
      I0 => \current_state[9]_i_18_n_0\,
      I1 => \current_state[38]_i_16_n_0\,
      I2 => \current_state_reg_n_0_[33]\,
      I3 => \current_state[38]_i_17_n_0\,
      I4 => \current_state[38]_i_18_n_0\,
      I5 => \current_state[19]_i_15_n_0\,
      O => \current_state[38]_i_12_n_0\
    );
\current_state[38]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E200FFFF"
    )
        port map (
      I0 => \current_state[38]_i_19_n_0\,
      I1 => \current_state_reg_n_0_[26]\,
      I2 => \current_state[38]_i_20_n_0\,
      I3 => \current_state[38]_i_21_n_0\,
      I4 => \current_state_reg_n_0_[34]\,
      I5 => \current_state_reg_n_0_[49]\,
      O => \current_state[38]_i_13_n_0\
    );
\current_state[38]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \current_state_reg_n_0_[83]\,
      I1 => \current_state_reg_n_0_[72]\,
      I2 => \current_state_reg_n_0_[73]\,
      I3 => \current_state_reg_n_0_[69]\,
      I4 => \current_state_reg_n_0_[64]\,
      I5 => \current_state_reg_n_0_[65]\,
      O => \current_state[38]_i_14_n_0\
    );
\current_state[38]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \current_state_reg_n_0_[59]\,
      I1 => \current_state_reg_n_0_[68]\,
      I2 => \current_state_reg_n_0_[66]\,
      I3 => \current_state_reg_n_0_[70]\,
      O => \current_state[38]_i_15_n_0\
    );
\current_state[38]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[21]\,
      I1 => \current_state_reg_n_0_[8]\,
      I2 => \temp_spi_data[7]_i_22_n_0\,
      I3 => \current_state[27]_i_12__1_n_0\,
      I4 => \temp_spi_data[7]_i_21_n_0\,
      I5 => \current_state[19]_i_19_n_0\,
      O => \current_state[38]_i_16_n_0\
    );
\current_state[38]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \current_state[33]_i_22_n_0\,
      I1 => \current_state_reg_n_0_[25]\,
      I2 => \current_state_reg_n_0_[19]\,
      I3 => \current_state_reg_n_0_[9]\,
      I4 => \current_state[9]_i_19_n_0\,
      O => \current_state[38]_i_17_n_0\
    );
\current_state[38]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => temp_vdd_i_8_n_0,
      I1 => \current_state_reg_n_0_[20]\,
      I2 => \current_state_reg_n_0_[12]\,
      I3 => \current_state_reg_n_0_[10]\,
      I4 => \current_state[32]_i_9_n_0\,
      I5 => \current_state[38]_i_22_n_0\,
      O => \current_state[38]_i_18_n_0\
    );
\current_state[38]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \current_state[1]_i_28_n_0\,
      I1 => \current_state_reg_n_0_[25]\,
      I2 => \current_state[38]_i_23_n_0\,
      I3 => \current_state[38]_i_24_n_0\,
      I4 => \current_state[1]_i_24_n_0\,
      O => \current_state[38]_i_19_n_0\
    );
\current_state[38]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCFCFC0C5C0C0"
    )
        port map (
      I0 => \current_state[70]_i_2_n_0\,
      I1 => \current_state[84]_i_7_n_0\,
      I2 => \current_state_reg_n_0_[51]\,
      I3 => \current_state[46]_i_2__0_n_0\,
      I4 => \current_state_reg_n_0_[84]\,
      I5 => \current_state[38]_i_2__0_n_0\,
      O => p_1_in(38)
    );
\current_state[38]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \current_state[33]_i_22_n_0\,
      I1 => \current_state[38]_i_25_n_0\,
      I2 => \current_state[9]_i_19_n_0\,
      I3 => \current_state[38]_i_26_n_0\,
      I4 => temp_vdd_i_8_n_0,
      I5 => \current_state_reg_n_0_[35]\,
      O => \current_state[38]_i_20_n_0\
    );
\current_state[38]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \current_state[6]_i_94_n_0\,
      I1 => temp_vdd_i_6_n_0,
      I2 => \current_state_reg_n_0_[36]\,
      I3 => \current_state[24]_i_21_n_0\,
      I4 => \current_state[6]_i_77_n_0\,
      I5 => temp_vdd_i_5_n_0,
      O => \current_state[38]_i_21_n_0\
    );
\current_state[38]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[27]\,
      I1 => \current_state_reg_n_0_[44]\,
      I2 => \current_state_reg_n_0_[28]\,
      I3 => \current_state_reg_n_0_[42]\,
      I4 => \current_state_reg_n_0_[41]\,
      I5 => \current_state_reg_n_0_[40]\,
      O => \current_state[38]_i_22_n_0\
    );
\current_state[38]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[13]\,
      I2 => \current_state_reg_n_0_[10]\,
      I3 => \current_state_reg_n_0_[8]\,
      I4 => \current_state_reg_n_0_[12]\,
      I5 => \current_state_reg_n_0_[20]\,
      O => \current_state[38]_i_23_n_0\
    );
\current_state[38]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[24]\,
      I1 => \current_state_reg_n_0_[35]\,
      I2 => \current_state_reg_n_0_[16]\,
      I3 => \current_state_reg_n_0_[38]\,
      I4 => \current_state_reg_n_0_[21]\,
      O => \current_state[38]_i_24_n_0\
    );
\current_state[38]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \current_state_reg_n_0_[25]\,
      I1 => \current_state_reg_n_0_[19]\,
      I2 => \current_state_reg_n_0_[9]\,
      O => \current_state[38]_i_25_n_0\
    );
\current_state[38]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[20]\,
      I1 => \current_state_reg_n_0_[12]\,
      I2 => \current_state_reg_n_0_[10]\,
      I3 => \current_state_reg_n_0_[38]\,
      I4 => \current_state_reg_n_0_[24]\,
      I5 => \current_state_reg_n_0_[21]\,
      O => \current_state[38]_i_26_n_0\
    );
\current_state[38]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00E2"
    )
        port map (
      I0 => \current_state[38]_i_3__0_n_0\,
      I1 => \current_state[38]_i_4_n_0\,
      I2 => \current_state[38]_i_5_n_0\,
      I3 => \after_state[94]_i_7_n_0\,
      I4 => \current_state_reg_n_0_[80]\,
      I5 => \current_state[9]_i_3_n_0\,
      O => \current_state[38]_i_2__0_n_0\
    );
\current_state[38]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \after_state[94]_i_24_n_0\,
      I1 => \current_state[38]_i_6_n_0\,
      I2 => \current_state_reg_n_0_[76]\,
      I3 => \current_state[38]_i_7_n_0\,
      I4 => \current_state[38]_i_8_n_0\,
      O => \current_state[38]_i_3__0_n_0\
    );
\current_state[38]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAFEAEFFAFFEAE"
    )
        port map (
      I0 => \current_state_reg_n_0_[62]\,
      I1 => \current_state[38]_i_9_n_0\,
      I2 => \current_state_reg_n_0_[52]\,
      I3 => \current_state[32]_i_8_n_0\,
      I4 => \current_state[38]_i_10_n_0\,
      I5 => \current_state_reg_n_0_[57]\,
      O => \current_state[38]_i_4_n_0\
    );
\current_state[38]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB888B8888"
    )
        port map (
      I0 => \after_state[94]_i_15_n_0\,
      I1 => \current_state_reg_n_0_[76]\,
      I2 => \after_state[94]_i_24_n_0\,
      I3 => \current_state[38]_i_7_n_0\,
      I4 => \current_state[38]_i_6_n_0\,
      I5 => \current_state[38]_i_11_n_0\,
      O => \current_state[38]_i_5_n_0\
    );
\current_state[38]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \after_state[94]_i_48_n_0\,
      I1 => \current_state[6]_i_10__0_n_0\,
      I2 => \current_state[82]_i_5_n_0\,
      I3 => \current_state_reg_n_0_[25]\,
      I4 => \after_state[94]_i_30_n_0\,
      I5 => \current_state_reg_n_0_[68]\,
      O => \current_state[38]_i_6_n_0\
    );
\current_state[38]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \current_state_reg_n_0_[69]\,
      I1 => \current_state_reg_n_0_[65]\,
      I2 => \current_state_reg_n_0_[73]\,
      O => \current_state[38]_i_7_n_0\
    );
\current_state[38]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \after_state[94]_i_37_n_0\,
      I1 => \current_state_reg_n_0_[76]\,
      I2 => \after_state[94]_i_35_n_0\,
      I3 => \after_state[94]_i_36_n_0\,
      O => \current_state[38]_i_8_n_0\
    );
\current_state[38]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \current_state[9]_i_10_n_0\,
      I1 => \current_state_reg_n_0_[57]\,
      I2 => \current_state_reg_n_0_[60]\,
      I3 => \current_state_reg_n_0_[50]\,
      I4 => \current_state[9]_i_12_n_0\,
      O => \current_state[38]_i_9_n_0\
    );
\current_state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022E22222"
    )
        port map (
      I0 => \current_state[26]_i_2_n_0\,
      I1 => \current_state_reg_n_0_[84]\,
      I2 => \current_state[3]_i_2_n_0\,
      I3 => \current_state[3]_i_3_n_0\,
      I4 => \current_state[3]_i_4_n_0\,
      I5 => \current_state_reg_n_0_[51]\,
      O => p_1_in(3)
    );
\current_state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \current_state_reg_n_0_[82]\,
      I1 => \after_state_reg_n_0_[3]\,
      I2 => \current_state_reg_n_0_[80]\,
      I3 => \current_state_reg_n_0_[75]\,
      I4 => \current_state[83]_i_5_n_0\,
      O => \current_state[3]_i_2_n_0\
    );
\current_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state[32]_i_5_n_0\,
      I1 => \current_state[3]_i_5_n_0\,
      I2 => \current_state_reg_n_0_[17]\,
      I3 => \current_state_reg_n_0_[16]\,
      I4 => \current_state_reg_n_0_[32]\,
      I5 => \current_state_reg_n_0_[13]\,
      O => \current_state[3]_i_3_n_0\
    );
\current_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \current_state[32]_i_3_n_0\,
      I1 => \current_state[3]_i_6_n_0\,
      I2 => \current_state[3]_i_7_n_0\,
      I3 => \current_state_reg_n_0_[40]\,
      I4 => \current_state_reg_n_0_[33]\,
      I5 => \current_state_reg_n_0_[41]\,
      O => \current_state[3]_i_4_n_0\
    );
\current_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \current_state[3]_i_8_n_0\,
      I1 => \current_state_reg_n_0_[58]\,
      I2 => \current_state_reg_n_0_[34]\,
      I3 => \current_state_reg_n_0_[18]\,
      I4 => \current_state_reg_n_0_[53]\,
      I5 => \current_state[84]_i_38_n_0\,
      O => \current_state[3]_i_5_n_0\
    );
\current_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[42]\,
      I1 => \current_state_reg_n_0_[28]\,
      I2 => \current_state_reg_n_0_[73]\,
      I3 => \current_state_reg_n_0_[69]\,
      I4 => \current_state_reg_n_0_[37]\,
      I5 => \current_state_reg_n_0_[65]\,
      O => \current_state[3]_i_6_n_0\
    );
\current_state[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[44]\,
      I1 => \current_state_reg_n_0_[27]\,
      O => \current_state[3]_i_7_n_0\
    );
\current_state[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[45]\,
      I1 => \current_state_reg_n_0_[49]\,
      I2 => \current_state_reg_n_0_[48]\,
      I3 => \current_state_reg_n_0_[36]\,
      O => \current_state[3]_i_8_n_0\
    );
\current_state[40]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0BBF088"
    )
        port map (
      I0 => \current_state[84]_i_6_n_0\,
      I1 => \after_state_reg_n_0_[40]\,
      I2 => \current_state[84]_i_7_n_0\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state[84]_i_8_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(40)
    );
\current_state[41]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \current_state[41]_i_2_n_0\,
      I1 => \after_state_reg_n_0_[41]\,
      O => p_1_in(41)
    );
\current_state[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \current_state_reg_n_0_[84]\,
      I1 => \current_state_reg_n_0_[82]\,
      I2 => \current_state_reg_n_0_[80]\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state[83]_i_2_n_0\,
      I5 => \current_state[83]_i_4_n_0\,
      O => \current_state[41]_i_2_n_0\
    );
\current_state[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \current_state[83]_i_2_n_0\,
      I1 => \current_state[83]_i_3_n_0\,
      I2 => \after_state_reg_n_0_[42]\,
      I3 => \current_state[83]_i_4_n_0\,
      O => p_1_in(42)
    );
\current_state[43]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0BBF088"
    )
        port map (
      I0 => \current_state[84]_i_6_n_0\,
      I1 => \after_state_reg_n_0_[43]\,
      I2 => \current_state[84]_i_7_n_0\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state[84]_i_8_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(43)
    );
\current_state[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \current_state[83]_i_2_n_0\,
      I1 => \current_state[83]_i_3_n_0\,
      I2 => \after_state_reg_n_0_[44]\,
      I3 => \current_state[83]_i_4_n_0\,
      O => p_1_in(44)
    );
\current_state[45]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0BBF088"
    )
        port map (
      I0 => \current_state[84]_i_6_n_0\,
      I1 => \after_state_reg_n_0_[54]\,
      I2 => \current_state[84]_i_7_n_0\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state[84]_i_8_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(45)
    );
\current_state[46]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => \current_state[84]_i_7_n_0\,
      I1 => \current_state_reg_n_0_[51]\,
      I2 => \current_state[70]_i_2_n_0\,
      I3 => \current_state_reg_n_0_[84]\,
      I4 => \current_state[46]_i_2__0_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(46)
    );
\current_state[46]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFCC43"
    )
        port map (
      I0 => \after_state_reg_n_0_[46]\,
      I1 => \current_state_reg_n_0_[2]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state[70]_i_6_n_0\,
      I5 => \current_state[70]_i_7_n_0\,
      O => \current_state[46]_i_2__0_n_0\
    );
\current_state[48]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0BBF088"
    )
        port map (
      I0 => \current_state[84]_i_6_n_0\,
      I1 => \after_state_reg_n_0_[48]\,
      I2 => \current_state[84]_i_7_n_0\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state[84]_i_8_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(48)
    );
\current_state[49]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0BBF088"
    )
        port map (
      I0 => \current_state[84]_i_6_n_0\,
      I1 => \after_state_reg_n_0_[49]\,
      I2 => \current_state[84]_i_7_n_0\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state[84]_i_8_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(49)
    );
\current_state[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCFCFC0C5C0C0"
    )
        port map (
      I0 => \current_state[70]_i_2_n_0\,
      I1 => \current_state[84]_i_7_n_0\,
      I2 => \current_state_reg_n_0_[51]\,
      I3 => \current_state[70]_i_3_n_0\,
      I4 => \current_state_reg_n_0_[84]\,
      I5 => \current_state[19]_i_3_n_0\,
      O => p_1_in(4)
    );
\current_state[50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \current_state[83]_i_2_n_0\,
      I1 => \current_state[83]_i_3_n_0\,
      I2 => \after_state_reg_n_0_[50]\,
      I3 => \current_state[83]_i_4_n_0\,
      O => p_1_in(50)
    );
\current_state[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \current_state[83]_i_2_n_0\,
      I1 => \current_state[83]_i_3_n_0\,
      I2 => \after_state_reg_n_0_[94]\,
      I3 => \current_state[83]_i_4_n_0\,
      O => p_1_in(51)
    );
\current_state[52]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0BBF088"
    )
        port map (
      I0 => \current_state[84]_i_6_n_0\,
      I1 => \after_state_reg_n_0_[52]\,
      I2 => \current_state[84]_i_7_n_0\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state[84]_i_8_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(52)
    );
\current_state[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0BBF088"
    )
        port map (
      I0 => \current_state[84]_i_6_n_0\,
      I1 => \after_state_reg_n_0_[53]\,
      I2 => \current_state[84]_i_7_n_0\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state[84]_i_8_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(53)
    );
\current_state[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0BBF088"
    )
        port map (
      I0 => \current_state[84]_i_6_n_0\,
      I1 => \after_state_reg_n_0_[57]\,
      I2 => \current_state[84]_i_7_n_0\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state[84]_i_8_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(57)
    );
\current_state[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0BBF088"
    )
        port map (
      I0 => \current_state[84]_i_6_n_0\,
      I1 => \after_state_reg_n_0_[58]\,
      I2 => \current_state[84]_i_7_n_0\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state[84]_i_8_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(58)
    );
\current_state[59]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0BBF088"
    )
        port map (
      I0 => \current_state[84]_i_6_n_0\,
      I1 => \after_state_reg_n_0_[59]\,
      I2 => \current_state[84]_i_7_n_0\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state[84]_i_8_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(59)
    );
\current_state[60]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \current_state[83]_i_2_n_0\,
      I1 => \current_state[83]_i_3_n_0\,
      I2 => \after_state_reg_n_0_[60]\,
      I3 => \current_state[83]_i_4_n_0\,
      O => p_1_in(60)
    );
\current_state[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0BBF088"
    )
        port map (
      I0 => \current_state[84]_i_6_n_0\,
      I1 => \after_state_reg_n_0_[62]\,
      I2 => \current_state[84]_i_7_n_0\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state[84]_i_8_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(62)
    );
\current_state[64]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0BBF088"
    )
        port map (
      I0 => \current_state[84]_i_6_n_0\,
      I1 => \after_state_reg_n_0_[64]\,
      I2 => \current_state[84]_i_7_n_0\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state[84]_i_8_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(64)
    );
\current_state[65]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \current_state[83]_i_2_n_0\,
      I1 => \current_state[83]_i_3_n_0\,
      I2 => \after_state_reg_n_0_[58]\,
      I3 => \current_state[83]_i_4_n_0\,
      O => p_1_in(65)
    );
\current_state[66]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \current_state[83]_i_2_n_0\,
      I1 => \current_state[83]_i_3_n_0\,
      I2 => \after_state_reg_n_0_[66]\,
      I3 => \current_state[83]_i_4_n_0\,
      O => p_1_in(66)
    );
\current_state[68]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \current_state[83]_i_2_n_0\,
      I1 => \current_state[83]_i_3_n_0\,
      I2 => \after_state_reg_n_0_[68]\,
      I3 => \current_state[83]_i_4_n_0\,
      O => p_1_in(68)
    );
\current_state[69]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0BBF088"
    )
        port map (
      I0 => \current_state[84]_i_6_n_0\,
      I1 => \after_state_reg_n_0_[69]\,
      I2 => \current_state[84]_i_7_n_0\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state[84]_i_8_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(69)
    );
\current_state[6]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[35]\,
      I1 => \current_state_reg_n_0_[28]\,
      I2 => \current_state_reg_n_0_[10]\,
      I3 => \current_state_reg_n_0_[8]\,
      I4 => \current_state_reg_n_0_[26]\,
      I5 => \current_state_reg_n_0_[20]\,
      O => \current_state[6]_i_100_n_0\
    );
\current_state[6]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[13]\,
      I1 => \current_state_reg_n_0_[16]\,
      I2 => \current_state_reg_n_0_[35]\,
      I3 => \current_state_reg_n_0_[20]\,
      I4 => \current_state_reg_n_0_[17]\,
      I5 => \current_state_reg_n_0_[12]\,
      O => \current_state[6]_i_101_n_0\
    );
\current_state[6]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \current_state_reg_n_0_[4]\,
      I1 => \current_state_reg_n_0_[6]\,
      I2 => \current_state_reg_n_0_[3]\,
      I3 => \current_state_reg_n_0_[11]\,
      O => \current_state[6]_i_10__0_n_0\
    );
\current_state[6]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A80AA8"
    )
        port map (
      I0 => \current_state[36]_i_3_n_0\,
      I1 => \current_state_reg_n_0_[0]\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \after_state_reg_n_0_[6]\,
      O => \current_state[6]_i_11__0_n_0\
    );
\current_state[6]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0EE"
    )
        port map (
      I0 => \current_state[6]_i_24__0_n_0\,
      I1 => \current_state[6]_i_25__0_n_0\,
      I2 => \current_state[6]_i_26__0_n_0\,
      I3 => \current_state_reg_n_0_[73]\,
      O => \current_state[6]_i_12__0_n_0\
    );
\current_state[6]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBAAAAA808"
    )
        port map (
      I0 => \current_state[6]_i_27__0_n_0\,
      I1 => \current_state[6]_i_28__0_n_0\,
      I2 => \current_state_reg_n_0_[34]\,
      I3 => \current_state[6]_i_29_n_0\,
      I4 => \current_state[6]_i_30__0_n_0\,
      I5 => \current_state[6]_i_31__0_n_0\,
      O => \current_state[6]_i_13__0_n_0\
    );
\current_state[6]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \current_state[6]_i_26__0_n_0\,
      I1 => \current_state_reg_n_0_[73]\,
      I2 => \current_state[6]_i_32__0_n_0\,
      I3 => \current_state[6]_i_33__0_n_0\,
      I4 => \current_state[6]_i_34__0_n_0\,
      O => \current_state[6]_i_14__0_n_0\
    );
\current_state[6]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[6]_i_35__0_n_0\,
      I1 => \current_state[6]_i_36__0_n_0\,
      I2 => \current_state[6]_i_37__0_n_0\,
      I3 => \current_state_reg_n_0_[9]\,
      I4 => \current_state_reg_n_0_[19]\,
      I5 => \current_state[6]_i_38__0_n_0\,
      O => \current_state[6]_i_15__0_n_0\
    );
\current_state[6]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[6]_i_39__0_n_0\,
      I1 => \current_state[6]_i_40__0_n_0\,
      I2 => \current_state[6]_i_41__0_n_0\,
      I3 => \current_state[6]_i_9__0_n_0\,
      I4 => \current_state[6]_i_42__0_n_0\,
      I5 => \current_state[6]_i_43__0_n_0\,
      O => \current_state[6]_i_16__0_n_0\
    );
\current_state[6]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[6]_i_44__0_n_0\,
      I1 => \current_state[6]_i_45__0_n_0\,
      I2 => \current_state[6]_i_20__0_n_0\,
      I3 => \current_state_reg_n_0_[25]\,
      I4 => \current_state_reg_n_0_[9]\,
      I5 => \current_state[6]_i_10__0_n_0\,
      O => \current_state[6]_i_17__0_n_0\
    );
\current_state[6]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \current_state[6]_i_46__0_n_0\,
      I1 => \current_state[6]_i_47__0_n_0\,
      I2 => \current_state[6]_i_48__0_n_0\,
      I3 => \current_state_reg_n_0_[58]\,
      I4 => \current_state_reg_n_0_[53]\,
      I5 => \current_state[6]_i_49__0_n_0\,
      O => \current_state[6]_i_18__0_n_0\
    );
\current_state[6]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[12]\,
      I2 => \current_state_reg_n_0_[60]\,
      I3 => \current_state_reg_n_0_[52]\,
      I4 => \current_state_reg_n_0_[68]\,
      I5 => \current_state_reg_n_0_[57]\,
      O => \current_state[6]_i_19__0_n_0\
    );
\current_state[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBAAABA"
    )
        port map (
      I0 => \current_state[6]_i_2__0_n_0\,
      I1 => \current_state[6]_i_3__0_n_0\,
      I2 => \current_state[6]_i_4__0_n_0\,
      I3 => \current_state_reg_n_0_[80]\,
      I4 => \current_state[6]_i_5__0_n_0\,
      I5 => \after_state[94]_i_4_n_0\,
      O => p_1_in(6)
    );
\current_state[6]_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \current_state_reg_n_0_[0]\,
      I1 => \current_state_reg_n_0_[2]\,
      I2 => \current_state_reg_n_0_[1]\,
      O => \current_state[6]_i_20__0_n_0\
    );
\current_state[6]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \current_state_reg_n_0_[70]\,
      I1 => \current_state_reg_n_0_[66]\,
      I2 => \current_state_reg_n_0_[76]\,
      I3 => \current_state_reg_n_0_[72]\,
      O => \current_state[6]_i_21__0_n_0\
    );
\current_state[6]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => \current_state[27]_i_12__1_n_0\,
      I1 => \current_state_reg_n_0_[65]\,
      I2 => \current_state_reg_n_0_[69]\,
      I3 => \current_state_reg_n_0_[18]\,
      I4 => \current_state_reg_n_0_[21]\,
      I5 => \current_state[6]_i_50__0_n_0\,
      O => \current_state[6]_i_22__0_n_0\
    );
\current_state[6]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \current_state[6]_i_51__0_n_0\,
      I1 => \current_state_reg_n_0_[20]\,
      I2 => \current_state_reg_n_0_[26]\,
      I3 => \current_state[84]_i_35_n_0\,
      I4 => \current_state_reg_n_0_[35]\,
      I5 => \current_state_reg_n_0_[37]\,
      O => \current_state[6]_i_23__0_n_0\
    );
\current_state[6]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \current_state[6]_i_52__0_n_0\,
      I1 => \current_state_reg_n_0_[68]\,
      I2 => temp_res_i_15_n_0,
      I3 => \current_state[6]_i_53__0_n_0\,
      I4 => \current_state_reg_n_0_[70]\,
      I5 => \current_state_reg_n_0_[72]\,
      O => \current_state[6]_i_24__0_n_0\
    );
\current_state[6]_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8AAAAAA"
    )
        port map (
      I0 => \current_state_reg_n_0_[62]\,
      I1 => \current_state[6]_i_34__0_n_0\,
      I2 => \current_state_reg_n_0_[52]\,
      I3 => \current_state_reg_n_0_[50]\,
      I4 => \current_state_reg_n_0_[57]\,
      I5 => \current_state[6]_i_32__0_n_0\,
      O => \current_state[6]_i_25__0_n_0\
    );
\current_state[6]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[6]_i_54__0_n_0\,
      I1 => \current_state[6]_i_42__0_n_0\,
      I2 => \current_state[6]_i_55__0_n_0\,
      I3 => \current_state[6]_i_56__0_n_0\,
      I4 => \current_state[6]_i_57__0_n_0\,
      I5 => \current_state[6]_i_58__0_n_0\,
      O => \current_state[6]_i_26__0_n_0\
    );
\current_state[6]_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDD0DDDD"
    )
        port map (
      I0 => \current_state[6]_i_59_n_0\,
      I1 => temp_res_i_5_n_0,
      I2 => \current_state[6]_i_60_n_0\,
      I3 => \current_state_reg_n_0_[52]\,
      I4 => \current_state_reg_n_0_[50]\,
      I5 => \current_state_reg_n_0_[57]\,
      O => \current_state[6]_i_27__0_n_0\
    );
\current_state[6]_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEE2"
    )
        port map (
      I0 => \current_state[6]_i_61_n_0\,
      I1 => \current_state_reg_n_0_[33]\,
      I2 => \current_state[6]_i_62_n_0\,
      I3 => \current_state[27]_i_29__0_n_0\,
      I4 => \current_state[6]_i_63_n_0\,
      O => \current_state[6]_i_28__0_n_0\
    );
\current_state[6]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEE2"
    )
        port map (
      I0 => \current_state[6]_i_64_n_0\,
      I1 => \current_state_reg_n_0_[26]\,
      I2 => \current_state_reg_n_0_[35]\,
      I3 => \current_state[6]_i_65_n_0\,
      I4 => \current_state[6]_i_66_n_0\,
      O => \current_state[6]_i_29_n_0\
    );
\current_state[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \current_state_reg_n_0_[51]\,
      I1 => \current_state[6]_i_6__0_n_0\,
      I2 => \current_state[6]_i_7__0_n_0\,
      I3 => \current_state[6]_i_8__0_n_0\,
      I4 => \current_state[6]_i_9__0_n_0\,
      I5 => \current_state[6]_i_10__0_n_0\,
      O => \current_state[6]_i_2__0_n_0\
    );
\current_state[6]_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state_reg_n_0_[49]\,
      I1 => \current_state_reg_n_0_[45]\,
      I2 => \current_state_reg_n_0_[58]\,
      I3 => \current_state_reg_n_0_[53]\,
      I4 => \current_state_reg_n_0_[43]\,
      I5 => \current_state_reg_n_0_[60]\,
      O => \current_state[6]_i_30__0_n_0\
    );
\current_state[6]_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEE0000FEEEFEEE"
    )
        port map (
      I0 => \current_state_reg_n_0_[57]\,
      I1 => \current_state_reg_n_0_[52]\,
      I2 => \current_state_reg_n_0_[50]\,
      I3 => \current_state[6]_i_60_n_0\,
      I4 => temp_res_i_5_n_0,
      I5 => \current_state[6]_i_59_n_0\,
      O => \current_state[6]_i_31__0_n_0\
    );
\current_state[6]_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \current_state[6]_i_67_n_0\,
      I1 => \current_state[6]_i_68_n_0\,
      I2 => \current_state_reg_n_0_[36]\,
      I3 => \current_state_reg_n_0_[41]\,
      O => \current_state[6]_i_32__0_n_0\
    );
\current_state[6]_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \current_state[6]_i_24__0_n_0\,
      I1 => \current_state_reg_n_0_[50]\,
      I2 => \current_state_reg_n_0_[62]\,
      I3 => \current_state_reg_n_0_[52]\,
      I4 => \current_state_reg_n_0_[57]\,
      O => \current_state[6]_i_33__0_n_0\
    );
\current_state[6]_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \current_state_reg_n_0_[25]\,
      I1 => \current_state_reg_n_0_[9]\,
      I2 => \current_state_reg_n_0_[19]\,
      I3 => \current_state[6]_i_69_n_0\,
      I4 => \current_state[6]_i_70_n_0\,
      I5 => \current_state[6]_i_71_n_0\,
      O => \current_state[6]_i_34__0_n_0\
    );
\current_state[6]_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \current_state[6]_i_72_n_0\,
      I1 => \current_state[6]_i_73_n_0\,
      I2 => \current_state[24]_i_17__0_n_0\,
      I3 => \current_state_reg_n_0_[8]\,
      I4 => \current_state_reg_n_0_[18]\,
      I5 => \current_state[24]_i_24__0_n_0\,
      O => \current_state[6]_i_35__0_n_0\
    );
\current_state[6]_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[12]\,
      I2 => \current_state_reg_n_0_[60]\,
      I3 => \current_state_reg_n_0_[52]\,
      I4 => \current_state_reg_n_0_[57]\,
      I5 => \current_state_reg_n_0_[68]\,
      O => \current_state[6]_i_36__0_n_0\
    );
\current_state[6]_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[59]\,
      I1 => \current_state_reg_n_0_[50]\,
      I2 => \current_state_reg_n_0_[83]\,
      I3 => \current_state_reg_n_0_[72]\,
      I4 => \current_state_reg_n_0_[66]\,
      I5 => \current_state_reg_n_0_[70]\,
      O => \current_state[6]_i_37__0_n_0\
    );
\current_state[6]_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \current_state[6]_i_42__0_n_0\,
      I1 => \current_state[6]_i_74_n_0\,
      I2 => \current_state_reg_n_0_[36]\,
      I3 => \current_state_reg_n_0_[48]\,
      I4 => \after_state[94]_i_30_n_0\,
      I5 => \current_state_reg_n_0_[25]\,
      O => \current_state[6]_i_38__0_n_0\
    );
\current_state[6]_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \current_state[6]_i_75_n_0\,
      I1 => \current_state[6]_i_76_n_0\,
      I2 => \current_state_reg_n_0_[42]\,
      I3 => \current_state_reg_n_0_[44]\,
      I4 => \current_state[6]_i_77_n_0\,
      I5 => \current_state[24]_i_23__0_n_0\,
      O => \current_state[6]_i_39__0_n_0\
    );
\current_state[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \current_state_reg_n_0_[51]\,
      I1 => \current_state[82]_i_4_n_0\,
      I2 => \current_state[6]_i_11__0_n_0\,
      O => \current_state[6]_i_3__0_n_0\
    );
\current_state[6]_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \current_state[6]_i_78_n_0\,
      I1 => \current_state_reg_n_0_[65]\,
      I2 => \current_state_reg_n_0_[24]\,
      I3 => \current_state_reg_n_0_[73]\,
      I4 => \current_state_reg_n_0_[69]\,
      I5 => \current_state[26]_i_25_n_0\,
      O => \current_state[6]_i_40__0_n_0\
    );
\current_state[6]_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[52]\,
      I1 => \current_state_reg_n_0_[57]\,
      I2 => \current_state[84]_i_27_n_0\,
      I3 => \current_state_reg_n_0_[12]\,
      I4 => \current_state_reg_n_0_[68]\,
      I5 => \current_state[6]_i_79_n_0\,
      O => \current_state[6]_i_41__0_n_0\
    );
\current_state[6]_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFB"
    )
        port map (
      I0 => \current_state[6]_i_10__0_n_0\,
      I1 => \current_state_reg_n_0_[1]\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[0]\,
      O => \current_state[6]_i_42__0_n_0\
    );
\current_state[6]_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \current_state_reg_n_0_[49]\,
      I1 => \current_state_reg_n_0_[45]\,
      I2 => \current_state_reg_n_0_[36]\,
      I3 => \current_state_reg_n_0_[46]\,
      I4 => \current_state_reg_n_0_[48]\,
      I5 => \current_state[6]_i_80_n_0\,
      O => \current_state[6]_i_43__0_n_0\
    );
\current_state[6]_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[19]\,
      I1 => \current_state_reg_n_0_[49]\,
      I2 => \current_state_reg_n_0_[46]\,
      I3 => \current_state_reg_n_0_[48]\,
      I4 => \current_state_reg_n_0_[36]\,
      I5 => \current_state_reg_n_0_[45]\,
      O => \current_state[6]_i_44__0_n_0\
    );
\current_state[6]_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[43]\,
      I1 => \current_state_reg_n_0_[34]\,
      I2 => \current_state_reg_n_0_[17]\,
      I3 => \current_state_reg_n_0_[13]\,
      I4 => \current_state_reg_n_0_[32]\,
      I5 => \current_state_reg_n_0_[16]\,
      O => \current_state[6]_i_45__0_n_0\
    );
\current_state[6]_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[6]_i_81_n_0\,
      I1 => \current_state[26]_i_12_n_0\,
      I2 => \current_state_reg_n_0_[83]\,
      I3 => \current_state_reg_n_0_[76]\,
      I4 => \current_state_reg_n_0_[59]\,
      I5 => \current_state_reg_n_0_[66]\,
      O => \current_state[6]_i_46__0_n_0\
    );
\current_state[6]_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \current_state[6]_i_82_n_0\,
      I1 => \current_state_reg_n_0_[24]\,
      I2 => \current_state_reg_n_0_[65]\,
      I3 => \current_state_reg_n_0_[69]\,
      I4 => \current_state_reg_n_0_[73]\,
      I5 => \current_state[26]_i_25_n_0\,
      O => \current_state[6]_i_47__0_n_0\
    );
\current_state[6]_i_48__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \current_state_reg_n_0_[62]\,
      I1 => \current_state_reg_n_0_[64]\,
      I2 => \current_state_reg_n_0_[40]\,
      I3 => \current_state_reg_n_0_[41]\,
      O => \current_state[6]_i_48__0_n_0\
    );
\current_state[6]_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[27]\,
      I1 => \current_state_reg_n_0_[33]\,
      I2 => \current_state_reg_n_0_[37]\,
      I3 => \current_state_reg_n_0_[28]\,
      I4 => \current_state_reg_n_0_[44]\,
      I5 => \current_state_reg_n_0_[42]\,
      O => \current_state[6]_i_49__0_n_0\
    );
\current_state[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \current_state[6]_i_12__0_n_0\,
      I1 => \current_state[6]_i_13__0_n_0\,
      I2 => \current_state[6]_i_14__0_n_0\,
      I3 => \current_state_reg_n_0_[76]\,
      I4 => \current_state[6]_i_15__0_n_0\,
      I5 => \after_state[94]_i_7_n_0\,
      O => \current_state[6]_i_4__0_n_0\
    );
\current_state[6]_i_50__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[81]\,
      I1 => \current_state_reg_n_0_[73]\,
      I2 => \current_state_reg_n_0_[82]\,
      I3 => \current_state_reg_n_0_[84]\,
      I4 => \current_state_reg_n_0_[75]\,
      I5 => \current_state_reg_n_0_[77]\,
      O => \current_state[6]_i_50__0_n_0\
    );
\current_state[6]_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[33]\,
      I1 => \current_state_reg_n_0_[40]\,
      I2 => \current_state_reg_n_0_[28]\,
      I3 => \current_state_reg_n_0_[42]\,
      I4 => \current_state_reg_n_0_[27]\,
      I5 => \current_state_reg_n_0_[44]\,
      O => \current_state[6]_i_51__0_n_0\
    );
\current_state[6]_i_52__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[59]\,
      I1 => \current_state_reg_n_0_[66]\,
      O => \current_state[6]_i_52__0_n_0\
    );
\current_state[6]_i_53__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \current_state_reg_n_0_[65]\,
      I1 => \current_state_reg_n_0_[69]\,
      O => \current_state[6]_i_53__0_n_0\
    );
\current_state[6]_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state[6]_i_83_n_0\,
      I1 => \current_state_reg_n_0_[43]\,
      I2 => \current_state_reg_n_0_[34]\,
      I3 => \current_state_reg_n_0_[16]\,
      I4 => \current_state_reg_n_0_[32]\,
      I5 => \current_state[26]_i_27_n_0\,
      O => \current_state[6]_i_54__0_n_0\
    );
\current_state[6]_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \current_state_reg_n_0_[33]\,
      I1 => \current_state_reg_n_0_[40]\,
      I2 => \current_state_reg_n_0_[28]\,
      I3 => \current_state_reg_n_0_[42]\,
      I4 => \current_state_reg_n_0_[27]\,
      I5 => \current_state_reg_n_0_[44]\,
      O => \current_state[6]_i_55__0_n_0\
    );
\current_state[6]_i_56__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[58]\,
      I1 => \current_state_reg_n_0_[83]\,
      I2 => \current_state_reg_n_0_[62]\,
      I3 => \current_state_reg_n_0_[41]\,
      I4 => \current_state_reg_n_0_[53]\,
      I5 => \current_state_reg_n_0_[64]\,
      O => \current_state[6]_i_56__0_n_0\
    );
\current_state[6]_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[26]\,
      I1 => \current_state_reg_n_0_[20]\,
      I2 => \current_state[6]_i_84_n_0\,
      I3 => \current_state_reg_n_0_[37]\,
      I4 => \current_state_reg_n_0_[35]\,
      I5 => \current_state[6]_i_85_n_0\,
      O => \current_state[6]_i_57__0_n_0\
    );
\current_state[6]_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[12]\,
      I1 => \current_state_reg_n_0_[68]\,
      I2 => \current_state[24]_i_16__0_n_0\,
      I3 => \current_state_reg_n_0_[17]\,
      I4 => \current_state_reg_n_0_[13]\,
      I5 => \current_state[6]_i_86_n_0\,
      O => \current_state[6]_i_58__0_n_0\
    );
\current_state[6]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => temp_res_i_2_n_0,
      I1 => temp_res_i_4_n_0,
      I2 => \current_state_reg_n_0_[52]\,
      I3 => \current_state_reg_n_0_[50]\,
      I4 => \current_state_reg_n_0_[57]\,
      O => \current_state[6]_i_59_n_0\
    );
\current_state[6]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE2FFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state[6]_i_16__0_n_0\,
      I1 => \current_state_reg_n_0_[81]\,
      I2 => \current_state[6]_i_17__0_n_0\,
      I3 => \current_state[6]_i_18__0_n_0\,
      I4 => \current_state_reg_n_0_[75]\,
      I5 => \current_state_reg_n_0_[77]\,
      O => \current_state[6]_i_5__0_n_0\
    );
\current_state[6]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \current_state_reg_n_0_[19]\,
      I1 => \current_state_reg_n_0_[9]\,
      I2 => \current_state_reg_n_0_[25]\,
      I3 => \current_state[6]_i_67_n_0\,
      I4 => \current_state[6]_i_87_n_0\,
      I5 => \current_state[6]_i_71_n_0\,
      O => \current_state[6]_i_60_n_0\
    );
\current_state[6]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => temp_res_i_6_n_0,
      I1 => \current_state_reg_n_0_[19]\,
      I2 => \current_state_reg_n_0_[9]\,
      I3 => \current_state[6]_i_88_n_0\,
      I4 => \current_state[6]_i_89_n_0\,
      I5 => \current_state[6]_i_90_n_0\,
      O => \current_state[6]_i_61_n_0\
    );
\current_state[6]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state[27]_i_26__0_n_0\,
      I1 => \current_state_reg_n_0_[44]\,
      I2 => \current_state_reg_n_0_[27]\,
      I3 => \current_state_reg_n_0_[28]\,
      I4 => \current_state_reg_n_0_[41]\,
      I5 => \current_state_reg_n_0_[42]\,
      O => \current_state[6]_i_62_n_0\
    );
\current_state[6]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \current_state_reg_n_0_[46]\,
      I1 => \current_state_reg_n_0_[48]\,
      I2 => \current_state_reg_n_0_[37]\,
      I3 => \current_state_reg_n_0_[36]\,
      O => \current_state[6]_i_63_n_0\
    );
\current_state[6]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFBFFFFFBFF"
    )
        port map (
      I0 => \current_state[6]_i_91_n_0\,
      I1 => \current_state[6]_i_92_n_0\,
      I2 => \current_state[6]_i_93_n_0\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[2]\,
      I5 => \current_state_reg_n_0_[0]\,
      O => \current_state[6]_i_64_n_0\
    );
\current_state[6]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \current_state[27]_i_20__0_n_0\,
      I1 => temp_res_i_6_n_0,
      I2 => \current_state_reg_n_0_[21]\,
      I3 => \current_state_reg_n_0_[24]\,
      I4 => \current_state_reg_n_0_[38]\,
      I5 => temp_res_i_10_n_0,
      O => \current_state[6]_i_65_n_0\
    );
\current_state[6]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \current_state_reg_n_0_[36]\,
      I1 => \current_state[6]_i_94_n_0\,
      I2 => temp_vdd_i_6_n_0,
      I3 => \current_state[24]_i_21_n_0\,
      I4 => \current_state[6]_i_77_n_0\,
      I5 => temp_vdd_i_5_n_0,
      O => \current_state[6]_i_66_n_0\
    );
\current_state[6]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \current_state[27]_i_16__1_n_0\,
      I1 => \current_state_reg_n_0_[3]\,
      I2 => \current_state_reg_n_0_[32]\,
      I3 => \current_state[24]_i_25__0_n_0\,
      I4 => \current_state[16]_i_13_n_0\,
      I5 => \current_state[24]_i_24__0_n_0\,
      O => \current_state[6]_i_67_n_0\
    );
\current_state[6]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[27]\,
      I1 => \current_state_reg_n_0_[33]\,
      I2 => \current_state_reg_n_0_[28]\,
      I3 => \current_state_reg_n_0_[37]\,
      I4 => \current_state_reg_n_0_[42]\,
      I5 => \current_state_reg_n_0_[44]\,
      O => \current_state[6]_i_68_n_0\
    );
\current_state[6]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[45]\,
      I1 => \current_state_reg_n_0_[49]\,
      I2 => \current_state_reg_n_0_[43]\,
      I3 => \current_state_reg_n_0_[34]\,
      I4 => \current_state_reg_n_0_[46]\,
      I5 => \current_state_reg_n_0_[48]\,
      O => \current_state[6]_i_69_n_0\
    );
\current_state[6]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[34]\,
      I1 => \current_state_reg_n_0_[32]\,
      I2 => \current_state[33]_i_12_n_0\,
      I3 => \current_state_reg_n_0_[43]\,
      I4 => \current_state_reg_n_0_[46]\,
      I5 => \current_state[6]_i_19__0_n_0\,
      O => \current_state[6]_i_6__0_n_0\
    );
\current_state[6]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[60]\,
      I1 => \current_state_reg_n_0_[58]\,
      I2 => \current_state_reg_n_0_[35]\,
      I3 => \current_state_reg_n_0_[26]\,
      I4 => \current_state_reg_n_0_[53]\,
      I5 => \current_state_reg_n_0_[40]\,
      O => \current_state[6]_i_70_n_0\
    );
\current_state[6]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \current_state[6]_i_95_n_0\,
      I1 => \current_state_reg_n_0_[21]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[4]\,
      I4 => \current_state_reg_n_0_[11]\,
      I5 => \current_state_reg_n_0_[6]\,
      O => \current_state[6]_i_71_n_0\
    );
\current_state[6]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[62]\,
      I1 => \current_state_reg_n_0_[64]\,
      I2 => temp_vdd_i_6_n_0,
      I3 => \current_state_reg_n_0_[53]\,
      I4 => \current_state_reg_n_0_[58]\,
      I5 => \current_state[6]_i_96_n_0\,
      O => \current_state[6]_i_72_n_0\
    );
\current_state[6]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[38]\,
      I1 => \current_state_reg_n_0_[21]\,
      I2 => \current_state_reg_n_0_[73]\,
      I3 => \current_state_reg_n_0_[69]\,
      I4 => \current_state_reg_n_0_[24]\,
      I5 => \current_state_reg_n_0_[65]\,
      O => \current_state[6]_i_73_n_0\
    );
\current_state[6]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[43]\,
      I1 => \current_state_reg_n_0_[46]\,
      I2 => \current_state_reg_n_0_[16]\,
      I3 => \current_state_reg_n_0_[13]\,
      I4 => \current_state_reg_n_0_[34]\,
      I5 => \current_state_reg_n_0_[32]\,
      O => \current_state[6]_i_74_n_0\
    );
\current_state[6]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \current_state_reg_n_0_[62]\,
      I1 => \current_state_reg_n_0_[64]\,
      I2 => \current_state_reg_n_0_[40]\,
      I3 => \current_state_reg_n_0_[41]\,
      O => \current_state[6]_i_75_n_0\
    );
\current_state[6]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \current_state_reg_n_0_[58]\,
      I1 => \current_state_reg_n_0_[53]\,
      O => \current_state[6]_i_76_n_0\
    );
\current_state[6]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[28]\,
      I1 => \current_state_reg_n_0_[37]\,
      O => \current_state[6]_i_77_n_0\
    );
\current_state[6]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[26]\,
      I1 => \current_state_reg_n_0_[35]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[18]\,
      I4 => \current_state_reg_n_0_[10]\,
      I5 => \current_state_reg_n_0_[20]\,
      O => \current_state[6]_i_78_n_0\
    );
\current_state[6]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[66]\,
      I1 => \current_state_reg_n_0_[59]\,
      I2 => \current_state_reg_n_0_[76]\,
      I3 => \current_state_reg_n_0_[83]\,
      I4 => \current_state_reg_n_0_[72]\,
      I5 => \current_state_reg_n_0_[70]\,
      O => \current_state[6]_i_79_n_0\
    );
\current_state[6]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \current_state[6]_i_20__0_n_0\,
      I1 => \current_state_reg_n_0_[80]\,
      I2 => \current_state_reg_n_0_[45]\,
      I3 => \current_state_reg_n_0_[49]\,
      I4 => \current_state_reg_n_0_[36]\,
      I5 => \current_state_reg_n_0_[48]\,
      O => \current_state[6]_i_7__0_n_0\
    );
\current_state[6]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[34]\,
      I1 => \current_state_reg_n_0_[43]\,
      I2 => \current_state_reg_n_0_[17]\,
      I3 => \current_state_reg_n_0_[13]\,
      I4 => \current_state_reg_n_0_[32]\,
      I5 => \current_state_reg_n_0_[16]\,
      O => \current_state[6]_i_80_n_0\
    );
\current_state[6]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[12]\,
      I1 => \current_state_reg_n_0_[68]\,
      I2 => \current_state_reg_n_0_[60]\,
      I3 => \current_state_reg_n_0_[50]\,
      I4 => \current_state_reg_n_0_[52]\,
      I5 => \current_state_reg_n_0_[57]\,
      O => \current_state[6]_i_81_n_0\
    );
\current_state[6]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[26]\,
      I1 => \current_state_reg_n_0_[35]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[18]\,
      I4 => \current_state_reg_n_0_[20]\,
      I5 => \current_state_reg_n_0_[10]\,
      O => \current_state[6]_i_82_n_0\
    );
\current_state[6]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[9]\,
      I1 => \current_state_reg_n_0_[25]\,
      I2 => \current_state_reg_n_0_[36]\,
      I3 => \current_state_reg_n_0_[45]\,
      I4 => \current_state_reg_n_0_[49]\,
      I5 => \current_state_reg_n_0_[19]\,
      O => \current_state[6]_i_83_n_0\
    );
\current_state[6]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[8]\,
      O => \current_state[6]_i_84_n_0\
    );
\current_state[6]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[21]\,
      I1 => \current_state_reg_n_0_[18]\,
      I2 => \current_state_reg_n_0_[65]\,
      I3 => \current_state_reg_n_0_[69]\,
      I4 => \current_state_reg_n_0_[24]\,
      I5 => \current_state_reg_n_0_[38]\,
      O => \current_state[6]_i_85_n_0\
    );
\current_state[6]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[50]\,
      I1 => \current_state_reg_n_0_[60]\,
      I2 => \current_state_reg_n_0_[70]\,
      I3 => \current_state_reg_n_0_[72]\,
      I4 => \current_state_reg_n_0_[59]\,
      I5 => \current_state_reg_n_0_[66]\,
      O => \current_state[6]_i_86_n_0\
    );
\current_state[6]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \current_state[6]_i_97_n_0\,
      I1 => \current_state_reg_n_0_[49]\,
      I2 => \current_state_reg_n_0_[45]\,
      I3 => \current_state[9]_i_17_n_0\,
      I4 => \current_state[6]_i_98_n_0\,
      I5 => \current_state[6]_i_99_n_0\,
      O => \current_state[6]_i_87_n_0\
    );
\current_state[6]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state[6]_i_100_n_0\,
      I1 => \current_state[27]_i_12__1_n_0\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[18]\,
      I5 => \current_state_reg_n_0_[21]\,
      O => \current_state[6]_i_88_n_0\
    );
\current_state[6]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[3]\,
      I1 => \current_state_reg_n_0_[25]\,
      I2 => \current_state_reg_n_0_[13]\,
      I3 => \current_state_reg_n_0_[17]\,
      I4 => \current_state_reg_n_0_[16]\,
      I5 => \current_state_reg_n_0_[32]\,
      O => \current_state[6]_i_89_n_0\
    );
\current_state[6]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \current_state[84]_i_33_n_0\,
      I1 => \current_state_reg_n_0_[59]\,
      I2 => \current_state_reg_n_0_[50]\,
      I3 => \current_state[6]_i_21__0_n_0\,
      I4 => \current_state[6]_i_22__0_n_0\,
      I5 => \current_state[6]_i_23__0_n_0\,
      O => \current_state[6]_i_8__0_n_0\
    );
\current_state[6]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[41]\,
      I1 => \current_state_reg_n_0_[12]\,
      I2 => \current_state_reg_n_0_[44]\,
      I3 => \current_state_reg_n_0_[42]\,
      I4 => \current_state_reg_n_0_[40]\,
      I5 => \current_state_reg_n_0_[27]\,
      O => \current_state[6]_i_90_n_0\
    );
\current_state[6]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \current_state[6]_i_101_n_0\,
      I1 => \current_state_reg_n_0_[21]\,
      I2 => \current_state_reg_n_0_[18]\,
      I3 => \current_state[27]_i_12__1_n_0\,
      I4 => \current_state_reg_n_0_[8]\,
      I5 => \current_state_reg_n_0_[10]\,
      O => \current_state[6]_i_91_n_0\
    );
\current_state[6]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \current_state_reg_n_0_[25]\,
      I1 => \current_state_reg_n_0_[9]\,
      O => \current_state[6]_i_92_n_0\
    );
\current_state[6]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[19]\,
      I1 => \current_state_reg_n_0_[6]\,
      I2 => \current_state_reg_n_0_[3]\,
      I3 => \current_state_reg_n_0_[32]\,
      I4 => \current_state_reg_n_0_[11]\,
      I5 => \current_state_reg_n_0_[4]\,
      O => \current_state[6]_i_93_n_0\
    );
\current_state[6]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \current_state_reg_n_0_[48]\,
      I1 => \current_state_reg_n_0_[46]\,
      O => \current_state[6]_i_94_n_0\
    );
\current_state[6]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[24]\,
      I1 => \current_state_reg_n_0_[38]\,
      O => \current_state[6]_i_95_n_0\
    );
\current_state[6]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[27]\,
      I1 => \current_state_reg_n_0_[33]\,
      I2 => \current_state_reg_n_0_[28]\,
      I3 => \current_state_reg_n_0_[37]\,
      I4 => \current_state_reg_n_0_[44]\,
      I5 => \current_state_reg_n_0_[42]\,
      O => \current_state[6]_i_96_n_0\
    );
\current_state[6]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[36]\,
      I1 => \current_state_reg_n_0_[48]\,
      I2 => \current_state_reg_n_0_[34]\,
      I3 => \current_state_reg_n_0_[60]\,
      I4 => \current_state_reg_n_0_[46]\,
      I5 => \current_state_reg_n_0_[43]\,
      O => \current_state[6]_i_97_n_0\
    );
\current_state[6]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[58]\,
      I1 => \current_state_reg_n_0_[53]\,
      O => \current_state[6]_i_98_n_0\
    );
\current_state[6]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \current_state_reg_n_0_[40]\,
      I1 => \current_state_reg_n_0_[41]\,
      I2 => \current_state_reg_n_0_[33]\,
      I3 => \current_state_reg_n_0_[27]\,
      O => \current_state[6]_i_99_n_0\
    );
\current_state[6]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \current_state_reg_n_0_[19]\,
      I1 => \current_state_reg_n_0_[9]\,
      I2 => \current_state_reg_n_0_[25]\,
      O => \current_state[6]_i_9__0_n_0\
    );
\current_state[70]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[20]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[38]\,
      I3 => \current_state_reg_n_0_[21]\,
      I4 => \current_state_reg_n_0_[18]\,
      I5 => \current_state_reg_n_0_[8]\,
      O => \current_state[70]_i_10_n_0\
    );
\current_state[70]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \current_state_reg_n_0_[34]\,
      I1 => \current_state_reg_n_0_[43]\,
      I2 => \current_state_reg_n_0_[37]\,
      I3 => \current_state_reg_n_0_[44]\,
      I4 => \current_state_reg_n_0_[72]\,
      I5 => \current_state_reg_n_0_[33]\,
      O => \current_state[70]_i_11_n_0\
    );
\current_state[70]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[50]\,
      I1 => \current_state_reg_n_0_[60]\,
      I2 => \current_state_reg_n_0_[83]\,
      I3 => \current_state_reg_n_0_[70]\,
      I4 => \current_state_reg_n_0_[66]\,
      I5 => \current_state_reg_n_0_[59]\,
      O => \current_state[70]_i_12_n_0\
    );
\current_state[70]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[27]\,
      I1 => \current_state_reg_n_0_[42]\,
      I2 => \current_state_reg_n_0_[26]\,
      I3 => \current_state_reg_n_0_[24]\,
      I4 => \current_state_reg_n_0_[28]\,
      I5 => \current_state_reg_n_0_[35]\,
      O => \current_state[70]_i_13_n_0\
    );
\current_state[70]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[53]\,
      I1 => \current_state_reg_n_0_[58]\,
      I2 => \current_state_reg_n_0_[41]\,
      I3 => \current_state_reg_n_0_[40]\,
      I4 => \current_state_reg_n_0_[64]\,
      I5 => \current_state_reg_n_0_[62]\,
      O => \current_state[70]_i_14_n_0\
    );
\current_state[70]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => \current_state[84]_i_7_n_0\,
      I1 => \current_state_reg_n_0_[51]\,
      I2 => \current_state[70]_i_2_n_0\,
      I3 => \current_state_reg_n_0_[84]\,
      I4 => \current_state[70]_i_3_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(70)
    );
\current_state[70]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state[70]_i_4_n_0\,
      I1 => \current_state_reg_n_0_[80]\,
      I2 => \current_state_reg_n_0_[68]\,
      I3 => \current_state_reg_n_0_[65]\,
      I4 => \current_state_reg_n_0_[76]\,
      I5 => \current_state[70]_i_5_n_0\,
      O => \current_state[70]_i_2_n_0\
    );
\current_state[70]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFCC43"
    )
        port map (
      I0 => \after_state_reg_n_0_[78]\,
      I1 => \current_state_reg_n_0_[2]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state[70]_i_6_n_0\,
      I5 => \current_state[70]_i_7_n_0\,
      O => \current_state[70]_i_3_n_0\
    );
\current_state[70]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \current_state_reg_n_0_[69]\,
      I1 => \current_state_reg_n_0_[73]\,
      I2 => \current_state_reg_n_0_[82]\,
      I3 => \current_state_reg_n_0_[75]\,
      I4 => \current_state_reg_n_0_[77]\,
      I5 => \current_state_reg_n_0_[81]\,
      O => \current_state[70]_i_4_n_0\
    );
\current_state[70]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \current_state[70]_i_8_n_0\,
      I1 => \current_state[70]_i_9_n_0\,
      I2 => \current_state[82]_i_5_n_0\,
      I3 => \current_state_reg_n_0_[25]\,
      I4 => \current_state[70]_i_10_n_0\,
      I5 => \current_state[70]_i_11_n_0\,
      O => \current_state[70]_i_5_n_0\
    );
\current_state[70]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[32]\,
      I1 => \current_state_reg_n_0_[45]\,
      O => \current_state[70]_i_6_n_0\
    );
\current_state[70]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[70]_i_12_n_0\,
      I1 => \current_state[33]_i_12_n_0\,
      I2 => \current_state[83]_i_6_n_0\,
      I3 => \current_state[1]_i_12_n_0\,
      I4 => \current_state[70]_i_13_n_0\,
      I5 => \current_state[70]_i_14_n_0\,
      O => \current_state[70]_i_7_n_0\
    );
\current_state[70]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[3]\,
      I1 => \current_state_reg_n_0_[11]\,
      I2 => \current_state_reg_n_0_[48]\,
      I3 => \current_state_reg_n_0_[46]\,
      I4 => \current_state_reg_n_0_[49]\,
      I5 => \current_state_reg_n_0_[36]\,
      O => \current_state[70]_i_8_n_0\
    );
\current_state[70]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[6]\,
      I1 => \current_state_reg_n_0_[4]\,
      O => \current_state[70]_i_9_n_0\
    );
\current_state[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \current_state[83]_i_2_n_0\,
      I1 => \current_state[83]_i_3_n_0\,
      I2 => \after_state_reg_n_0_[67]\,
      I3 => \current_state[83]_i_4_n_0\,
      O => p_1_in(72)
    );
\current_state[73]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0BBF088"
    )
        port map (
      I0 => \current_state[84]_i_6_n_0\,
      I1 => \after_state_reg_n_0_[66]\,
      I2 => \current_state[84]_i_7_n_0\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state[84]_i_8_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(73)
    );
\current_state[75]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \current_state[83]_i_2_n_0\,
      I1 => \current_state[83]_i_3_n_0\,
      I2 => \after_state_reg_n_0_[75]\,
      I3 => \current_state[83]_i_4_n_0\,
      O => p_1_in(75)
    );
\current_state[76]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0BBF088"
    )
        port map (
      I0 => \current_state[84]_i_6_n_0\,
      I1 => \after_state_reg_n_0_[76]\,
      I2 => \current_state[84]_i_7_n_0\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state[84]_i_8_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(76)
    );
\current_state[77]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0BBF088"
    )
        port map (
      I0 => \current_state[84]_i_6_n_0\,
      I1 => \after_state_reg_n_0_[86]\,
      I2 => \current_state[84]_i_7_n_0\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state[84]_i_8_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(77)
    );
\current_state[80]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \current_state[83]_i_2_n_0\,
      I1 => \current_state[83]_i_3_n_0\,
      I2 => \after_state_reg_n_0_[86]\,
      I3 => \current_state[83]_i_4_n_0\,
      O => p_1_in(80)
    );
\current_state[81]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \current_state[83]_i_2_n_0\,
      I1 => \current_state[83]_i_3_n_0\,
      I2 => \after_state_reg_n_0_[81]\,
      I3 => \current_state[83]_i_4_n_0\,
      O => p_1_in(81)
    );
\current_state[82]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[35]\,
      I1 => \current_state_reg_n_0_[37]\,
      O => \current_state[82]_i_10_n_0\
    );
\current_state[82]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[8]\,
      O => \current_state[82]_i_11_n_0\
    );
\current_state[82]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \current_state_reg_n_0_[33]\,
      I1 => \current_state_reg_n_0_[40]\,
      I2 => \current_state_reg_n_0_[28]\,
      I3 => \current_state_reg_n_0_[42]\,
      I4 => \current_state_reg_n_0_[27]\,
      I5 => \current_state_reg_n_0_[44]\,
      O => \current_state[82]_i_12_n_0\
    );
\current_state[82]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B888888"
    )
        port map (
      I0 => \current_state[84]_i_7_n_0\,
      I1 => \current_state_reg_n_0_[51]\,
      I2 => \current_state[82]_i_2__0_n_0\,
      I3 => \current_state[82]_i_3_n_0\,
      I4 => \current_state[82]_i_4_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(82)
    );
\current_state[82]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \current_state_reg_n_0_[4]\,
      I1 => \current_state_reg_n_0_[6]\,
      I2 => \current_state_reg_n_0_[11]\,
      I3 => \current_state_reg_n_0_[3]\,
      I4 => \current_state[82]_i_5_n_0\,
      I5 => \current_state_reg_n_0_[25]\,
      O => \current_state[82]_i_2__0_n_0\
    );
\current_state[82]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002222000000000"
    )
        port map (
      I0 => \current_state[84]_i_24_n_0\,
      I1 => \current_state_reg_n_0_[80]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[2]\,
      I5 => \current_state[84]_i_26_n_0\,
      O => \current_state[82]_i_3_n_0\
    );
\current_state[82]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \current_state[82]_i_6_n_0\,
      I1 => \current_state_reg_n_0_[50]\,
      I2 => \current_state_reg_n_0_[59]\,
      I3 => \current_state[82]_i_7_n_0\,
      I4 => \current_state[82]_i_8_n_0\,
      I5 => \current_state[82]_i_9_n_0\,
      O => \current_state[82]_i_4_n_0\
    );
\current_state[82]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \current_state_reg_n_0_[9]\,
      I1 => \current_state_reg_n_0_[19]\,
      O => \current_state[82]_i_5_n_0\
    );
\current_state[82]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[83]\,
      I1 => \current_state_reg_n_0_[58]\,
      I2 => \current_state_reg_n_0_[62]\,
      I3 => \current_state_reg_n_0_[41]\,
      I4 => \current_state_reg_n_0_[64]\,
      I5 => \current_state_reg_n_0_[53]\,
      O => \current_state[82]_i_6_n_0\
    );
\current_state[82]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[72]\,
      I1 => \current_state_reg_n_0_[76]\,
      O => \current_state[82]_i_7_n_0\
    );
\current_state[82]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[66]\,
      I1 => \current_state_reg_n_0_[70]\,
      O => \current_state[82]_i_8_n_0\
    );
\current_state[82]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \current_state[82]_i_10_n_0\,
      I1 => \current_state[82]_i_11_n_0\,
      I2 => \current_state_reg_n_0_[20]\,
      I3 => \current_state_reg_n_0_[26]\,
      I4 => \current_state[82]_i_12_n_0\,
      I5 => \current_state[16]_i_7_n_0\,
      O => \current_state[82]_i_9_n_0\
    );
\current_state[83]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \current_state[83]_i_2_n_0\,
      I1 => \current_state[83]_i_3_n_0\,
      I2 => \after_state_reg_n_0_[74]\,
      I3 => \current_state[83]_i_4_n_0\,
      O => p_1_in(83)
    );
\current_state[83]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \current_state[3]_i_4_n_0\,
      I1 => \current_state_reg_n_0_[75]\,
      O => \current_state[83]_i_2_n_0\
    );
\current_state[83]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \current_state_reg_n_0_[84]\,
      I1 => \current_state_reg_n_0_[82]\,
      I2 => \current_state_reg_n_0_[80]\,
      I3 => \current_state_reg_n_0_[51]\,
      O => \current_state[83]_i_3_n_0\
    );
\current_state[83]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state[3]_i_3_n_0\,
      I1 => \current_state[83]_i_5_n_0\,
      O => \current_state[83]_i_4_n_0\
    );
\current_state[83]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[83]_i_6_n_0\,
      I1 => \current_state_reg_n_0_[68]\,
      I2 => \current_state[83]_i_7_n_0\,
      I3 => \current_state[84]_i_27_n_0\,
      I4 => \current_state[26]_i_12_n_0\,
      I5 => \current_state[83]_i_8_n_0\,
      O => \current_state[83]_i_5_n_0\
    );
\current_state[83]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \current_state_reg_n_0_[57]\,
      I1 => \current_state_reg_n_0_[52]\,
      O => \current_state[83]_i_6_n_0\
    );
\current_state[83]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[76]\,
      I1 => \current_state_reg_n_0_[83]\,
      I2 => \current_state_reg_n_0_[81]\,
      I3 => \current_state_reg_n_0_[77]\,
      I4 => \current_state_reg_n_0_[64]\,
      I5 => \current_state_reg_n_0_[62]\,
      O => \current_state[83]_i_7_n_0\
    );
\current_state[83]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[66]\,
      I1 => \current_state_reg_n_0_[59]\,
      O => \current_state[83]_i_8_n_0\
    );
\current_state[84]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state_reg_n_0_[48]\,
      I1 => \current_state_reg_n_0_[36]\,
      I2 => \current_state_reg_n_0_[34]\,
      I3 => \current_state_reg_n_0_[68]\,
      I4 => \current_state_reg_n_0_[46]\,
      I5 => \current_state_reg_n_0_[43]\,
      O => \current_state[84]_i_10_n_0\
    );
\current_state[84]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state_reg_n_0_[62]\,
      I1 => \current_state_reg_n_0_[64]\,
      I2 => \current_state_reg_n_0_[37]\,
      I3 => \current_state_reg_n_0_[65]\,
      I4 => \current_state_reg_n_0_[33]\,
      I5 => \current_state_reg_n_0_[44]\,
      O => \current_state[84]_i_11_n_0\
    );
\current_state[84]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state_reg_n_0_[73]\,
      I1 => \current_state_reg_n_0_[69]\,
      I2 => \current_state_reg_n_0_[75]\,
      I3 => \current_state_reg_n_0_[82]\,
      I4 => \current_state_reg_n_0_[81]\,
      I5 => \current_state_reg_n_0_[77]\,
      O => \current_state[84]_i_12_n_0\
    );
\current_state[84]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[84]_i_27_n_0\,
      I1 => \current_state_reg_n_0_[66]\,
      I2 => \current_state_reg_n_0_[59]\,
      I3 => \current_state_reg_n_0_[57]\,
      I4 => \current_state_reg_n_0_[52]\,
      I5 => \current_state[84]_i_28_n_0\,
      O => \current_state[84]_i_13_n_0\
    );
\current_state[84]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \current_state[84]_i_29_n_0\,
      I1 => \current_state_reg_n_0_[27]\,
      I2 => \current_state_reg_n_0_[28]\,
      I3 => \current_state_reg_n_0_[41]\,
      I4 => \current_state_reg_n_0_[42]\,
      I5 => \current_state[84]_i_30_n_0\,
      O => \current_state[84]_i_14_n_0\
    );
\current_state[84]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[25]\,
      I1 => \current_state_reg_n_0_[11]\,
      I2 => \current_state_reg_n_0_[6]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[4]\,
      I5 => \current_state[84]_i_31_n_0\,
      O => \current_state[84]_i_15_n_0\
    );
\current_state[84]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => \current_state[82]_i_8_n_0\,
      I1 => \current_state_reg_n_0_[76]\,
      I2 => \current_state_reg_n_0_[72]\,
      I3 => \current_state_reg_n_0_[50]\,
      I4 => \current_state_reg_n_0_[59]\,
      I5 => \current_state[84]_i_33_n_0\,
      O => \current_state[84]_i_17_n_0\
    );
\current_state[84]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[21]\,
      I1 => \current_state_reg_n_0_[18]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[65]\,
      I4 => \current_state_reg_n_0_[38]\,
      I5 => \current_state_reg_n_0_[24]\,
      O => \current_state[84]_i_18_n_0\
    );
\current_state[84]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[73]\,
      I1 => \current_state_reg_n_0_[69]\,
      I2 => \current_state_reg_n_0_[75]\,
      I3 => \current_state_reg_n_0_[82]\,
      I4 => \current_state_reg_n_0_[81]\,
      I5 => \current_state_reg_n_0_[77]\,
      O => \current_state[84]_i_19_n_0\
    );
\current_state[84]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \current_state[84]_i_34_n_0\,
      I1 => \current_state_reg_n_0_[20]\,
      I2 => \current_state_reg_n_0_[26]\,
      I3 => \current_state[84]_i_35_n_0\,
      I4 => \current_state_reg_n_0_[35]\,
      I5 => \current_state_reg_n_0_[37]\,
      O => \current_state[84]_i_20_n_0\
    );
\current_state[84]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \current_state[84]_i_36_n_0\,
      I1 => \current_state[84]_i_37_n_0\,
      I2 => \current_state[84]_i_38_n_0\,
      I3 => \current_state[33]_i_12_n_0\,
      I4 => \current_state_reg_n_0_[32]\,
      I5 => \current_state_reg_n_0_[34]\,
      O => \current_state[84]_i_21_n_0\
    );
\current_state[84]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7F7F7F7F7FF"
    )
        port map (
      I0 => \current_state_reg_n_0_[11]\,
      I1 => \current_state_reg_n_0_[4]\,
      I2 => \current_state_reg_n_0_[6]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state_reg_n_0_[0]\,
      I5 => \current_state_reg_n_0_[1]\,
      O => \current_state[84]_i_22_n_0\
    );
\current_state[84]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010101000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[80]\,
      I1 => \current_state_reg_n_0_[25]\,
      I2 => \current_state[84]_i_24_n_0\,
      I3 => \current_state_reg_n_0_[1]\,
      I4 => \current_state_reg_n_0_[2]\,
      I5 => \current_state[84]_i_26_n_0\,
      O => \current_state[84]_i_23_n_0\
    );
\current_state[84]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \current_state_reg_n_0_[49]\,
      I1 => \current_state_reg_n_0_[45]\,
      I2 => \current_state_reg_n_0_[36]\,
      I3 => \current_state_reg_n_0_[48]\,
      O => \current_state[84]_i_24_n_0\
    );
\current_state[84]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \current_state_reg_n_0_[0]\,
      I1 => \current_state_reg_n_0_[1]\,
      I2 => \current_state_reg_n_0_[2]\,
      O => \current_state[84]_i_25_n_0\
    );
\current_state[84]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \current_state[1]_i_13_n_0\,
      I1 => \current_state[33]_i_12_n_0\,
      I2 => \current_state[84]_i_38_n_0\,
      I3 => \current_state[84]_i_39_n_0\,
      I4 => \current_state[84]_i_40_n_0\,
      I5 => \current_state[1]_i_12_n_0\,
      O => \current_state[84]_i_26_n_0\
    );
\current_state[84]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[60]\,
      I1 => \current_state_reg_n_0_[50]\,
      O => \current_state[84]_i_27_n_0\
    );
\current_state[84]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state_reg_n_0_[72]\,
      I1 => \current_state_reg_n_0_[70]\,
      I2 => \current_state_reg_n_0_[58]\,
      I3 => \current_state_reg_n_0_[53]\,
      I4 => \current_state_reg_n_0_[76]\,
      I5 => \current_state_reg_n_0_[83]\,
      O => \current_state[84]_i_28_n_0\
    );
\current_state[84]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[24]_i_17__0_n_0\,
      I1 => \current_state_reg_n_0_[40]\,
      I2 => \current_state_reg_n_0_[19]\,
      I3 => \current_state_reg_n_0_[9]\,
      I4 => \current_state_reg_n_0_[25]\,
      I5 => \current_state[24]_i_14__0_n_0\,
      O => \current_state[84]_i_29_n_0\
    );
\current_state[84]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0BBF088"
    )
        port map (
      I0 => \current_state[84]_i_6_n_0\,
      I1 => \after_state_reg_n_0_[94]\,
      I2 => \current_state[84]_i_7_n_0\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state[84]_i_8_n_0\,
      I5 => \current_state[84]_i_9_n_0\,
      O => p_1_in(84)
    );
\current_state[84]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \current_state[84]_i_10_n_0\,
      I1 => \current_state_reg_n_0_[80]\,
      I2 => temp_vbat_i_8_n_0,
      I3 => \current_state[84]_i_11_n_0\,
      I4 => \current_state[84]_i_12_n_0\,
      I5 => \current_state[84]_i_13_n_0\,
      O => \current_state[84]_i_3_n_0\
    );
\current_state[84]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \current_state[84]_i_41_n_0\,
      I1 => \current_state_reg_n_0_[18]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state[33]_i_19_n_0\,
      I4 => \current_state_reg_n_0_[20]\,
      I5 => \current_state_reg_n_0_[10]\,
      O => \current_state[84]_i_30_n_0\
    );
\current_state[84]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[84]_i_42_n_0\,
      I1 => \current_state[82]_i_5_n_0\,
      I2 => \current_state[33]_i_12_n_0\,
      I3 => \current_state_reg_n_0_[3]\,
      I4 => \current_state_reg_n_0_[32]\,
      I5 => \current_state[84]_i_43_n_0\,
      O => \current_state[84]_i_31_n_0\
    );
\current_state[84]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[58]\,
      I1 => \current_state_reg_n_0_[83]\,
      I2 => \current_state_reg_n_0_[41]\,
      I3 => \current_state_reg_n_0_[62]\,
      I4 => \current_state_reg_n_0_[53]\,
      I5 => \current_state_reg_n_0_[64]\,
      O => \current_state[84]_i_33_n_0\
    );
\current_state[84]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[40]\,
      I1 => \current_state_reg_n_0_[33]\,
      I2 => \current_state_reg_n_0_[42]\,
      I3 => \current_state_reg_n_0_[28]\,
      I4 => \current_state_reg_n_0_[44]\,
      I5 => \current_state_reg_n_0_[27]\,
      O => \current_state[84]_i_34_n_0\
    );
\current_state[84]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[8]\,
      I1 => \current_state_reg_n_0_[10]\,
      O => \current_state[84]_i_35_n_0\
    );
\current_state[84]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \current_state[82]_i_5_n_0\,
      I1 => \current_state_reg_n_0_[4]\,
      I2 => \current_state_reg_n_0_[6]\,
      I3 => \current_state_reg_n_0_[80]\,
      I4 => \current_state_reg_n_0_[25]\,
      I5 => \current_state[84]_i_44_n_0\,
      O => \current_state[84]_i_36_n_0\
    );
\current_state[84]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[12]\,
      I2 => \current_state_reg_n_0_[60]\,
      I3 => \current_state_reg_n_0_[52]\,
      I4 => \current_state_reg_n_0_[68]\,
      I5 => \current_state_reg_n_0_[57]\,
      O => \current_state[84]_i_37_n_0\
    );
\current_state[84]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \current_state_reg_n_0_[46]\,
      I1 => \current_state_reg_n_0_[43]\,
      O => \current_state[84]_i_38_n_0\
    );
\current_state[84]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \current_state_reg_n_0_[57]\,
      I1 => \current_state_reg_n_0_[68]\,
      O => \current_state[84]_i_39_n_0\
    );
\current_state[84]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \current_state_reg_n_0_[52]\,
      I1 => \current_state_reg_n_0_[60]\,
      O => \current_state[84]_i_40_n_0\
    );
\current_state[84]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[32]\,
      I1 => \current_state_reg_n_0_[3]\,
      I2 => \current_state_reg_n_0_[17]\,
      I3 => \current_state_reg_n_0_[12]\,
      I4 => \current_state_reg_n_0_[16]\,
      I5 => \current_state_reg_n_0_[13]\,
      O => \current_state[84]_i_41_n_0\
    );
\current_state[84]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[12]\,
      I2 => \current_state_reg_n_0_[27]\,
      I3 => \current_state_reg_n_0_[42]\,
      I4 => \current_state_reg_n_0_[41]\,
      I5 => \current_state_reg_n_0_[40]\,
      O => \current_state[84]_i_42_n_0\
    );
\current_state[84]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state[84]_i_45_n_0\,
      I1 => \current_state_reg_n_0_[24]\,
      I2 => \current_state_reg_n_0_[38]\,
      I3 => \current_state[33]_i_19_n_0\,
      I4 => \current_state_reg_n_0_[18]\,
      I5 => \current_state_reg_n_0_[21]\,
      O => \current_state[84]_i_43_n_0\
    );
\current_state[84]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[11]\,
      I1 => \current_state_reg_n_0_[3]\,
      I2 => \current_state_reg_n_0_[36]\,
      I3 => \current_state_reg_n_0_[48]\,
      I4 => \current_state_reg_n_0_[49]\,
      I5 => \current_state_reg_n_0_[45]\,
      O => \current_state[84]_i_44_n_0\
    );
\current_state[84]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[35]\,
      I1 => \current_state_reg_n_0_[28]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[10]\,
      I4 => \current_state_reg_n_0_[20]\,
      I5 => \current_state_reg_n_0_[26]\,
      O => \current_state[84]_i_45_n_0\
    );
\current_state[84]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[3]\,
      I1 => \current_state_reg_n_0_[9]\,
      I2 => \current_state_reg_n_0_[19]\,
      I3 => \current_state[84]_i_22_n_0\,
      I4 => \current_state[82]_i_4_n_0\,
      I5 => \current_state[84]_i_23_n_0\,
      O => \current_state[84]_i_6_n_0\
    );
\current_state[84]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \after_state[94]_i_14_n_0\,
      I1 => \after_state[94]_i_13_n_0\,
      I2 => \current_state_reg_n_0_[84]\,
      O => \current_state[84]_i_7_n_0\
    );
\current_state[84]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \current_state[82]_i_4_n_0\,
      I1 => \current_state[84]_i_24_n_0\,
      I2 => \current_state_reg_n_0_[80]\,
      I3 => \current_state[84]_i_25_n_0\,
      I4 => \current_state[84]_i_26_n_0\,
      I5 => \current_state[82]_i_2__0_n_0\,
      O => \current_state[84]_i_8_n_0\
    );
\current_state[84]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00E2"
    )
        port map (
      I0 => \after_state[94]_i_11_n_0\,
      I1 => \after_state[21]_i_4_n_0\,
      I2 => \after_state[94]_i_8_n_0\,
      I3 => \after_state[94]_i_7_n_0\,
      I4 => \current_state_reg_n_0_[80]\,
      I5 => \current_state[9]_i_3_n_0\,
      O => \current_state[84]_i_9_n_0\
    );
\current_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
        port map (
      I0 => \current_state[26]_i_2_n_0\,
      I1 => \current_state_reg_n_0_[84]\,
      I2 => \current_state[26]_i_3_n_0\,
      I3 => \current_state[8]_i_2__0_n_0\,
      I4 => \current_state[26]_i_5_n_0\,
      I5 => \current_state_reg_n_0_[51]\,
      O => p_1_in(8)
    );
\current_state[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \current_state[26]_i_13_n_0\,
      I1 => \current_state[26]_i_14_n_0\,
      I2 => \current_state_reg_n_0_[82]\,
      I3 => \after_state_reg_n_0_[8]\,
      I4 => \current_state[26]_i_15_n_0\,
      I5 => \current_state[26]_i_16_n_0\,
      O => \current_state[8]_i_2__0_n_0\
    );
\current_state[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \current_state[9]_i_15_n_0\,
      I1 => \current_state_reg_n_0_[45]\,
      I2 => \current_state_reg_n_0_[49]\,
      I3 => \current_state[9]_i_16_n_0\,
      I4 => \after_state[94]_i_40_n_0\,
      I5 => \after_state[94]_i_41_n_0\,
      O => \current_state[9]_i_10_n_0\
    );
\current_state[9]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \current_state_reg_n_0_[50]\,
      I1 => \current_state_reg_n_0_[60]\,
      O => \current_state[9]_i_11_n_0\
    );
\current_state[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFFFF"
    )
        port map (
      I0 => \after_state[94]_i_42_n_0\,
      I1 => temp_vdd_i_10_n_0,
      I2 => temp_vdd_i_5_n_0,
      I3 => \current_state_reg_n_0_[41]\,
      I4 => \current_state_reg_n_0_[40]\,
      I5 => \current_state[9]_i_17_n_0\,
      O => \current_state[9]_i_12_n_0\
    );
\current_state[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => \temp_spi_data[7]_i_10_n_0\,
      I1 => \current_state[9]_i_18_n_0\,
      I2 => \current_state_reg_n_0_[36]\,
      I3 => \current_state_reg_n_0_[48]\,
      I4 => \current_state_reg_n_0_[46]\,
      I5 => \current_state[33]_i_20_n_0\,
      O => \current_state[9]_i_13_n_0\
    );
\current_state[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \current_state_reg_n_0_[43]\,
      I1 => \current_state_reg_n_0_[45]\,
      I2 => \current_state_reg_n_0_[53]\,
      I3 => \current_state_reg_n_0_[58]\,
      I4 => \current_state_reg_n_0_[50]\,
      I5 => \current_state_reg_n_0_[60]\,
      O => \current_state[9]_i_14_n_0\
    );
\current_state[9]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \current_state_reg_n_0_[36]\,
      I1 => \current_state_reg_n_0_[48]\,
      O => \current_state[9]_i_15_n_0\
    );
\current_state[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \current_state_reg_n_0_[46]\,
      I1 => \current_state_reg_n_0_[43]\,
      I2 => \current_state_reg_n_0_[18]\,
      I3 => \current_state_reg_n_0_[53]\,
      I4 => \current_state_reg_n_0_[34]\,
      I5 => \current_state_reg_n_0_[58]\,
      O => \current_state[9]_i_16_n_0\
    );
\current_state[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[42]\,
      I1 => \current_state_reg_n_0_[44]\,
      I2 => \current_state_reg_n_0_[35]\,
      I3 => \current_state_reg_n_0_[26]\,
      I4 => \current_state_reg_n_0_[28]\,
      I5 => \current_state_reg_n_0_[37]\,
      O => \current_state[9]_i_17_n_0\
    );
\current_state[9]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \after_state[94]_i_45_n_0\,
      I1 => \current_state_reg_n_0_[19]\,
      I2 => \current_state_reg_n_0_[9]\,
      I3 => \current_state_reg_n_0_[25]\,
      I4 => \current_state[9]_i_19_n_0\,
      O => \current_state[9]_i_18_n_0\
    );
\current_state[9]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \current_state_reg_n_0_[6]\,
      I1 => \current_state_reg_n_0_[11]\,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[4]\,
      O => \current_state[9]_i_19_n_0\
    );
\current_state[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB8B8"
    )
        port map (
      I0 => \current_state[84]_i_7_n_0\,
      I1 => \current_state_reg_n_0_[51]\,
      I2 => \current_state[9]_i_2_n_0\,
      I3 => \current_state[9]_i_3_n_0\,
      I4 => \current_state_reg_n_0_[80]\,
      I5 => \current_state[9]_i_4_n_0\,
      O => p_1_in(9)
    );
\current_state[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8AA000000000"
    )
        port map (
      I0 => \current_state[36]_i_3_n_0\,
      I1 => \after_state_reg_n_0_[9]\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[0]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state[82]_i_4_n_0\,
      O => \current_state[9]_i_2_n_0\
    );
\current_state[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7F00"
    )
        port map (
      I0 => \after_state_reg[94]_i_12_n_0\,
      I1 => \current_state_reg_n_0_[75]\,
      I2 => \current_state_reg_n_0_[77]\,
      I3 => \current_state_reg_n_0_[80]\,
      I4 => \current_state_reg_n_0_[82]\,
      I5 => \current_state_reg_n_0_[84]\,
      O => \current_state[9]_i_3_n_0\
    );
\current_state[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAE02A2"
    )
        port map (
      I0 => \current_state[9]_i_5_n_0\,
      I1 => \current_state[9]_i_6_n_0\,
      I2 => \current_state[9]_i_7_n_0\,
      I3 => \current_state[9]_i_8_n_0\,
      I4 => \after_state[94]_i_8_n_0\,
      I5 => \after_state[94]_i_7_n_0\,
      O => \current_state[9]_i_4_n_0\
    );
\current_state[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \after_state[94]_i_15_n_0\,
      I1 => \current_state_reg_n_0_[76]\,
      I2 => \current_state_reg_n_0_[73]\,
      I3 => \temp_spi_data[7]_i_5_n_0\,
      O => \current_state[9]_i_5_n_0\
    );
\current_state[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B88888"
    )
        port map (
      I0 => \current_state[9]_i_9_n_0\,
      I1 => \current_state_reg_n_0_[62]\,
      I2 => \current_state[9]_i_10_n_0\,
      I3 => \current_state[24]_i_16__0_n_0\,
      I4 => \current_state[9]_i_11_n_0\,
      I5 => \current_state[9]_i_12_n_0\,
      O => \current_state[9]_i_6_n_0\
    );
\current_state[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => \current_state[9]_i_13_n_0\,
      I1 => \current_state_reg_n_0_[34]\,
      I2 => \current_state[9]_i_14_n_0\,
      I3 => \current_state[1]_i_5_n_0\,
      I4 => \current_state_reg_n_0_[49]\,
      O => \current_state[9]_i_7_n_0\
    );
\current_state[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
        port map (
      I0 => \current_state[9]_i_9_n_0\,
      I1 => \current_state_reg_n_0_[62]\,
      I2 => \current_state_reg_n_0_[52]\,
      I3 => \current_state_reg_n_0_[57]\,
      O => \current_state[9]_i_8_n_0\
    );
\current_state[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[52]\,
      I1 => \current_state_reg_n_0_[57]\,
      I2 => \current_state_reg_n_0_[60]\,
      I3 => \current_state_reg_n_0_[50]\,
      I4 => \after_state[94]_i_17_n_0\,
      I5 => \after_state[94]_i_19_n_0\,
      O => \current_state[9]_i_9_n_0\
    );
\current_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(0),
      Q => \current_state_reg_n_0_[0]\,
      S => RST
    );
\current_state_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(10),
      Q => \current_state_reg_n_0_[10]\,
      S => RST
    );
\current_state_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(11),
      Q => \current_state_reg_n_0_[11]\,
      S => RST
    );
\current_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(12),
      Q => \current_state_reg_n_0_[12]\,
      R => RST
    );
\current_state_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(13),
      Q => \current_state_reg_n_0_[13]\,
      S => RST
    );
\current_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(16),
      Q => \current_state_reg_n_0_[16]\,
      R => RST
    );
\current_state_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \current_state[16]_i_9_n_0\,
      I1 => \current_state[16]_i_10_n_0\,
      O => \current_state_reg[16]_i_3_n_0\,
      S => \after_state_reg_n_0_[16]\
    );
\current_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(17),
      Q => \current_state_reg_n_0_[17]\,
      R => RST
    );
\current_state_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(18),
      Q => \current_state_reg_n_0_[18]\,
      S => RST
    );
\current_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(19),
      Q => \current_state_reg_n_0_[19]\,
      R => RST
    );
\current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(1),
      Q => \current_state_reg_n_0_[1]\,
      R => RST
    );
\current_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(20),
      Q => \current_state_reg_n_0_[20]\,
      R => RST
    );
\current_state_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(21),
      Q => \current_state_reg_n_0_[21]\,
      S => RST
    );
\current_state_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(24),
      Q => \current_state_reg_n_0_[24]\,
      S => RST
    );
\current_state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(25),
      Q => \current_state_reg_n_0_[25]\,
      R => RST
    );
\current_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(26),
      Q => \current_state_reg_n_0_[26]\,
      R => RST
    );
\current_state_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(27),
      Q => \current_state_reg_n_0_[27]\,
      S => RST
    );
\current_state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(28),
      Q => \current_state_reg_n_0_[28]\,
      R => RST
    );
\current_state_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(2),
      Q => \current_state_reg_n_0_[2]\,
      S => RST
    );
\current_state_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(32),
      Q => \current_state_reg_n_0_[32]\,
      R => RST
    );
\current_state_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(33),
      Q => \current_state_reg_n_0_[33]\,
      R => RST
    );
\current_state_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(34),
      Q => \current_state_reg_n_0_[34]\,
      R => RST
    );
\current_state_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(35),
      Q => \current_state_reg_n_0_[35]\,
      R => RST
    );
\current_state_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(36),
      Q => \current_state_reg_n_0_[36]\,
      R => RST
    );
\current_state_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(37),
      Q => \current_state_reg_n_0_[37]\,
      R => RST
    );
\current_state_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(38),
      Q => \current_state_reg_n_0_[38]\,
      R => RST
    );
\current_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(3),
      Q => \current_state_reg_n_0_[3]\,
      R => RST
    );
\current_state_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(40),
      Q => \current_state_reg_n_0_[40]\,
      R => RST
    );
\current_state_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(41),
      Q => \current_state_reg_n_0_[41]\,
      R => RST
    );
\current_state_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(42),
      Q => \current_state_reg_n_0_[42]\,
      R => RST
    );
\current_state_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(43),
      Q => \current_state_reg_n_0_[43]\,
      R => RST
    );
\current_state_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(44),
      Q => \current_state_reg_n_0_[44]\,
      R => RST
    );
\current_state_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(45),
      Q => \current_state_reg_n_0_[45]\,
      R => RST
    );
\current_state_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(46),
      Q => \current_state_reg_n_0_[46]\,
      R => RST
    );
\current_state_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(48),
      Q => \current_state_reg_n_0_[48]\,
      R => RST
    );
\current_state_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(49),
      Q => \current_state_reg_n_0_[49]\,
      R => RST
    );
\current_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(4),
      Q => \current_state_reg_n_0_[4]\,
      R => RST
    );
\current_state_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(50),
      Q => \current_state_reg_n_0_[50]\,
      R => RST
    );
\current_state_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(51),
      Q => \current_state_reg_n_0_[51]\,
      R => RST
    );
\current_state_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(52),
      Q => \current_state_reg_n_0_[52]\,
      R => RST
    );
\current_state_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(53),
      Q => \current_state_reg_n_0_[53]\,
      R => RST
    );
\current_state_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(57),
      Q => \current_state_reg_n_0_[57]\,
      R => RST
    );
\current_state_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(58),
      Q => \current_state_reg_n_0_[58]\,
      R => RST
    );
\current_state_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(59),
      Q => \current_state_reg_n_0_[59]\,
      R => RST
    );
\current_state_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(60),
      Q => \current_state_reg_n_0_[60]\,
      R => RST
    );
\current_state_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(62),
      Q => \current_state_reg_n_0_[62]\,
      R => RST
    );
\current_state_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(64),
      Q => \current_state_reg_n_0_[64]\,
      R => RST
    );
\current_state_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(65),
      Q => \current_state_reg_n_0_[65]\,
      R => RST
    );
\current_state_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(66),
      Q => \current_state_reg_n_0_[66]\,
      R => RST
    );
\current_state_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(68),
      Q => \current_state_reg_n_0_[68]\,
      R => RST
    );
\current_state_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(69),
      Q => \current_state_reg_n_0_[69]\,
      R => RST
    );
\current_state_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(6),
      Q => \current_state_reg_n_0_[6]\,
      S => RST
    );
\current_state_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(70),
      Q => \current_state_reg_n_0_[70]\,
      R => RST
    );
\current_state_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(72),
      Q => \current_state_reg_n_0_[72]\,
      R => RST
    );
\current_state_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(73),
      Q => \current_state_reg_n_0_[73]\,
      R => RST
    );
\current_state_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(75),
      Q => \current_state_reg_n_0_[75]\,
      R => RST
    );
\current_state_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(76),
      Q => \current_state_reg_n_0_[76]\,
      R => RST
    );
\current_state_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(77),
      Q => \current_state_reg_n_0_[77]\,
      R => RST
    );
\current_state_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(80),
      Q => \current_state_reg_n_0_[80]\,
      R => RST
    );
\current_state_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(81),
      Q => \current_state_reg_n_0_[81]\,
      R => RST
    );
\current_state_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(82),
      Q => \current_state_reg_n_0_[82]\,
      R => RST
    );
\current_state_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(83),
      Q => \current_state_reg_n_0_[83]\,
      R => RST
    );
\current_state_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(84),
      Q => \current_state_reg_n_0_[84]\,
      R => RST
    );
\current_state_reg[84]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \current_state[84]_i_14_n_0\,
      I1 => \current_state[84]_i_15_n_0\,
      O => \current_state_reg[84]_i_4_n_0\,
      S => \out\(0)
    );
\current_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(8),
      Q => \current_state_reg_n_0_[8]\,
      R => RST
    );
\current_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => SPI_COMP_n_2,
      D => p_1_in(9),
      Q => \current_state_reg_n_0_[9]\,
      R => RST
    );
\temp_delay_en_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF00800000"
    )
        port map (
      I0 => \temp_delay_en_i_2__0_n_0\,
      I1 => \current_state[26]_i_3_n_0\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state[26]_i_5_n_0\,
      I5 => temp_delay_en_reg_n_0,
      O => \temp_delay_en_i_1__0_n_0\
    );
\temp_delay_en_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \current_state[26]_i_13_n_0\,
      I1 => temp_spi_en_i_8_n_0,
      I2 => \current_state_reg_n_0_[0]\,
      I3 => \current_state_reg_n_0_[24]\,
      I4 => \current_state[26]_i_14_n_0\,
      I5 => \current_state[27]_i_11__1_n_0\,
      O => \temp_delay_en_i_2__0_n_0\
    );
temp_delay_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \temp_delay_en_i_1__0_n_0\,
      Q => temp_delay_en_reg_n_0,
      R => '0'
    );
temp_fin_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => \out\(0),
      I1 => \current_state_reg_n_0_[80]\,
      I2 => temp_fin_i_2_n_0,
      I3 => temp_fin_i_3_n_0,
      I4 => temp_fin_i_4_n_0,
      I5 => \^init_done\,
      O => temp_fin_i_1_n_0
    );
temp_fin_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \current_state_reg_n_0_[6]\,
      I1 => \current_state_reg_n_0_[11]\,
      I2 => \current_state_reg_n_0_[4]\,
      I3 => \current_state_reg_n_0_[0]\,
      O => temp_fin_i_2_n_0
    );
temp_fin_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => temp_fin_i_5_n_0,
      I1 => temp_vbat_i_9_n_0,
      I2 => temp_vbat_i_12_n_0,
      I3 => \current_state[33]_i_19_n_0\,
      I4 => temp_vbat_i_11_n_0,
      I5 => temp_fin_i_6_n_0,
      O => temp_fin_i_3_n_0
    );
temp_fin_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => temp_fin_i_7_n_0,
      I1 => temp_vbat_i_10_n_0,
      I2 => \current_state[33]_i_12_n_0\,
      I3 => \current_state_reg_n_0_[68]\,
      I4 => \current_state_reg_n_0_[57]\,
      I5 => \current_state[1]_i_12_n_0\,
      O => temp_fin_i_4_n_0
    );
temp_fin_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \current_state_reg_n_0_[41]\,
      I1 => \current_state_reg_n_0_[62]\,
      I2 => \current_state_reg_n_0_[44]\,
      I3 => \current_state_reg_n_0_[27]\,
      I4 => \current_state_reg_n_0_[40]\,
      I5 => \current_state_reg_n_0_[33]\,
      O => temp_fin_i_5_n_0
    );
temp_fin_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[35]\,
      I1 => \current_state_reg_n_0_[37]\,
      I2 => \current_state_reg_n_0_[20]\,
      I3 => \current_state_reg_n_0_[26]\,
      I4 => \current_state[1]_i_21_n_0\,
      I5 => temp_fin_i_8_n_0,
      O => temp_fin_i_6_n_0
    );
temp_fin_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[3]\,
      I1 => \current_state_reg_n_0_[19]\,
      I2 => temp_vbat_i_8_n_0,
      I3 => \current_state_reg_n_0_[9]\,
      I4 => \current_state_reg_n_0_[25]\,
      I5 => temp_fin_i_9_n_0,
      O => temp_fin_i_7_n_0
    );
temp_fin_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[8]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[24]\,
      I3 => \current_state_reg_n_0_[38]\,
      I4 => \current_state_reg_n_0_[21]\,
      I5 => \current_state_reg_n_0_[18]\,
      O => temp_fin_i_8_n_0
    );
temp_fin_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \current_state_reg_n_0_[36]\,
      I1 => \current_state_reg_n_0_[48]\,
      I2 => \current_state_reg_n_0_[34]\,
      I3 => \current_state_reg_n_0_[32]\,
      I4 => \current_state_reg_n_0_[43]\,
      I5 => \current_state_reg_n_0_[46]\,
      O => temp_fin_i_9_n_0
    );
temp_fin_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => temp_fin_i_1_n_0,
      Q => \^init_done\,
      R => '0'
    );
temp_res_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => temp_res_i_2_n_0,
      I1 => temp_res_i_3_n_0,
      I2 => temp_res_i_4_n_0,
      I3 => temp_res_i_5_n_0,
      I4 => RST,
      O => temp_res_i_1_n_0
    );
temp_res_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \current_state_reg_n_0_[9]\,
      I1 => \current_state_reg_n_0_[19]\,
      I2 => \current_state_reg_n_0_[25]\,
      O => temp_res_i_10_n_0
    );
temp_res_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[35]\,
      I1 => \current_state_reg_n_0_[26]\,
      O => temp_res_i_11_n_0
    );
temp_res_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[12]\,
      I2 => \current_state_reg_n_0_[20]\,
      I3 => \current_state_reg_n_0_[3]\,
      I4 => \current_state_reg_n_0_[8]\,
      I5 => temp_res_i_17_n_0,
      O => temp_res_i_12_n_0
    );
temp_res_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[44]\,
      I1 => \current_state_reg_n_0_[27]\,
      I2 => \current_state_reg_n_0_[37]\,
      I3 => \current_state_reg_n_0_[18]\,
      I4 => \current_state_reg_n_0_[28]\,
      I5 => \current_state_reg_n_0_[42]\,
      O => temp_res_i_13_n_0
    );
temp_res_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[32]\,
      I1 => \current_state_reg_n_0_[16]\,
      I2 => \current_state_reg_n_0_[41]\,
      I3 => \current_state_reg_n_0_[33]\,
      I4 => \current_state_reg_n_0_[13]\,
      I5 => \current_state_reg_n_0_[17]\,
      O => temp_res_i_14_n_0
    );
temp_res_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[83]\,
      I1 => \current_state_reg_n_0_[64]\,
      O => temp_res_i_15_n_0
    );
temp_res_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state_reg_n_0_[77]\,
      I1 => \current_state_reg_n_0_[81]\,
      I2 => \current_state_reg_n_0_[84]\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state_reg_n_0_[75]\,
      I5 => \current_state_reg_n_0_[82]\,
      O => temp_res_i_16_n_0
    );
temp_res_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \current_state_reg_n_0_[2]\,
      I1 => \current_state_reg_n_0_[1]\,
      O => temp_res_i_17_n_0
    );
temp_res_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => temp_res_i_6_n_0,
      I1 => temp_res_i_7_n_0,
      I2 => \current_state_reg_n_0_[45]\,
      I3 => \current_state_reg_n_0_[48]\,
      I4 => \current_state_reg_n_0_[49]\,
      O => temp_res_i_2_n_0
    );
temp_res_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => temp_res_i_8_n_0,
      I1 => \current_state_reg_n_0_[68]\,
      I2 => \current_state_reg_n_0_[80]\,
      I3 => \current_state_reg_n_0_[52]\,
      I4 => \current_state_reg_n_0_[57]\,
      I5 => temp_res_i_9_n_0,
      O => temp_res_i_3_n_0
    );
temp_res_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => temp_res_i_10_n_0,
      I1 => \current_state_reg_n_0_[40]\,
      I2 => \current_state_reg_n_0_[53]\,
      I3 => temp_res_i_11_n_0,
      I4 => \current_state_reg_n_0_[60]\,
      I5 => \current_state_reg_n_0_[58]\,
      O => temp_res_i_4_n_0
    );
temp_res_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \current_state_reg_n_0_[36]\,
      I1 => temp_res_i_12_n_0,
      I2 => temp_res_i_13_n_0,
      I3 => temp_res_i_14_n_0,
      O => temp_res_i_5_n_0
    );
temp_res_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \current_state_reg_n_0_[11]\,
      I1 => \current_state_reg_n_0_[6]\,
      I2 => \current_state_reg_n_0_[4]\,
      I3 => \current_state_reg_n_0_[0]\,
      O => temp_res_i_6_n_0
    );
temp_res_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[46]\,
      I1 => \current_state_reg_n_0_[43]\,
      I2 => \current_state_reg_n_0_[38]\,
      I3 => \current_state_reg_n_0_[24]\,
      I4 => \current_state_reg_n_0_[34]\,
      I5 => \current_state_reg_n_0_[21]\,
      O => temp_res_i_7_n_0
    );
temp_res_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state_reg_n_0_[59]\,
      I1 => \current_state_reg_n_0_[50]\,
      I2 => \current_state_reg_n_0_[72]\,
      I3 => \current_state_reg_n_0_[76]\,
      I4 => \current_state_reg_n_0_[66]\,
      I5 => \current_state_reg_n_0_[70]\,
      O => temp_res_i_8_n_0
    );
temp_res_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state_reg_n_0_[65]\,
      I1 => \current_state_reg_n_0_[62]\,
      I2 => \current_state_reg_n_0_[73]\,
      I3 => \current_state_reg_n_0_[69]\,
      I4 => temp_res_i_15_n_0,
      I5 => temp_res_i_16_n_0,
      O => temp_res_i_9_n_0
    );
temp_res_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => temp_res_i_1_n_0,
      Q => RES,
      R => '0'
    );
\temp_spi_data[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0FF00FFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[2]\,
      I1 => \current_state_reg_n_0_[3]\,
      I2 => \current_state_reg_n_0_[10]\,
      I3 => \current_state_reg_n_0_[6]\,
      I4 => \current_state_reg_n_0_[9]\,
      I5 => \current_state_reg_n_0_[1]\,
      O => \temp_spi_data[0]_i_1__0_n_0\
    );
\temp_spi_data[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F400FFF4F40000"
    )
        port map (
      I0 => \current_state_reg_n_0_[8]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[6]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[9]\,
      O => \temp_spi_data[1]_i_1__0_n_0\
    );
\temp_spi_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FFFFFF8F"
    )
        port map (
      I0 => \current_state_reg_n_0_[1]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[17]\,
      I3 => \current_state_reg_n_0_[6]\,
      I4 => \current_state_reg_n_0_[2]\,
      I5 => \current_state_reg_n_0_[8]\,
      O => \temp_spi_data[2]_i_1_n_0\
    );
\temp_spi_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F044F0BB"
    )
        port map (
      I0 => \current_state_reg_n_0_[8]\,
      I1 => \current_state_reg_n_0_[17]\,
      I2 => \current_state_reg_n_0_[2]\,
      I3 => \current_state_reg_n_0_[6]\,
      I4 => \current_state_reg_n_0_[1]\,
      O => \temp_spi_data[3]_i_1_n_0\
    );
\temp_spi_data[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A530"
    )
        port map (
      I0 => \current_state_reg_n_0_[17]\,
      I1 => \current_state_reg_n_0_[6]\,
      I2 => \current_state_reg_n_0_[8]\,
      I3 => \current_state_reg_n_0_[1]\,
      O => \temp_spi_data[4]_i_1__0_n_0\
    );
\temp_spi_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF404"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[17]\,
      I2 => \current_state_reg_n_0_[1]\,
      I3 => \current_state_reg_n_0_[8]\,
      I4 => \current_state_reg_n_0_[2]\,
      I5 => \current_state_reg_n_0_[6]\,
      O => \temp_spi_data[5]_i_1_n_0\
    );
\temp_spi_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040F0F0F04040000"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[17]\,
      I2 => \current_state_reg_n_0_[6]\,
      I3 => \current_state_reg_n_0_[9]\,
      I4 => \current_state_reg_n_0_[1]\,
      I5 => \current_state_reg_n_0_[8]\,
      O => \temp_spi_data[6]_i_1_n_0\
    );
\temp_spi_data[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[33]\,
      I1 => \current_state_reg_n_0_[41]\,
      I2 => \current_state_reg_n_0_[40]\,
      I3 => \temp_spi_data[7]_i_17_n_0\,
      I4 => \current_state_reg_n_0_[37]\,
      I5 => \temp_spi_data[7]_i_18_n_0\,
      O => \temp_spi_data[7]_i_10_n_0\
    );
\temp_spi_data[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[4]\,
      I1 => \current_state_reg_n_0_[0]\,
      I2 => \current_state_reg_n_0_[11]\,
      I3 => \current_state_reg_n_0_[6]\,
      I4 => \current_state_reg_n_0_[25]\,
      I5 => temp_vbat_i_13_n_0,
      O => \temp_spi_data[7]_i_11_n_0\
    );
\temp_spi_data[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => temp_vbat_i_4_n_0,
      I1 => temp_vbat_i_8_n_0,
      I2 => \temp_spi_data[7]_i_19_n_0\,
      I3 => \current_state[33]_i_29_n_0\,
      I4 => \current_state_reg_n_0_[32]\,
      I5 => \current_state_reg_n_0_[13]\,
      O => \temp_spi_data[7]_i_12_n_0\
    );
\temp_spi_data[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[66]\,
      I1 => \current_state_reg_n_0_[70]\,
      O => \temp_spi_data[7]_i_13_n_0\
    );
\temp_spi_data[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \current_state_reg_n_0_[83]\,
      I1 => \current_state_reg_n_0_[72]\,
      I2 => \current_state_reg_n_0_[65]\,
      I3 => \current_state_reg_n_0_[69]\,
      I4 => \current_state_reg_n_0_[62]\,
      I5 => \current_state_reg_n_0_[64]\,
      O => \temp_spi_data[7]_i_14_n_0\
    );
\temp_spi_data[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[44]\,
      I1 => \current_state_reg_n_0_[42]\,
      O => \temp_spi_data[7]_i_15_n_0\
    );
\temp_spi_data[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \temp_spi_data[7]_i_20_n_0\,
      I1 => \current_state[26]_i_25_n_0\,
      I2 => \current_state_reg_n_0_[35]\,
      I3 => \current_state_reg_n_0_[24]\,
      I4 => \current_state_reg_n_0_[18]\,
      I5 => \current_state_reg_n_0_[8]\,
      O => \temp_spi_data[7]_i_16_n_0\
    );
\temp_spi_data[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[27]\,
      I1 => \current_state_reg_n_0_[44]\,
      I2 => \current_state_reg_n_0_[28]\,
      I3 => \current_state_reg_n_0_[42]\,
      O => \temp_spi_data[7]_i_17_n_0\
    );
\temp_spi_data[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \temp_spi_data[7]_i_21_n_0\,
      I1 => \current_state_reg_n_0_[38]\,
      I2 => \current_state_reg_n_0_[24]\,
      I3 => \temp_spi_data[7]_i_22_n_0\,
      I4 => \current_state_reg_n_0_[8]\,
      I5 => \current_state_reg_n_0_[21]\,
      O => \temp_spi_data[7]_i_18_n_0\
    );
\temp_spi_data[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \current_state_reg_n_0_[34]\,
      I1 => \current_state_reg_n_0_[43]\,
      I2 => \current_state_reg_n_0_[53]\,
      I3 => \current_state_reg_n_0_[18]\,
      I4 => \current_state_reg_n_0_[58]\,
      I5 => \current_state_reg_n_0_[60]\,
      O => \temp_spi_data[7]_i_19_n_0\
    );
\temp_spi_data[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF540054"
    )
        port map (
      I0 => \after_state[94]_i_4_n_0\,
      I1 => \temp_spi_data[7]_i_3_n_0\,
      I2 => \temp_spi_data[7]_i_4_n_0\,
      I3 => \current_state_reg_n_0_[51]\,
      I4 => \current_state[84]_i_7_n_0\,
      I5 => RST,
      O => \temp_spi_data[7]_i_1__0_n_0\
    );
\temp_spi_data[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB0FFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[8]\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[17]\,
      I3 => \current_state_reg_n_0_[2]\,
      I4 => \current_state_reg_n_0_[1]\,
      O => \temp_spi_data[7]_i_2_n_0\
    );
\temp_spi_data[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[27]\,
      I1 => \current_state_reg_n_0_[28]\,
      I2 => \current_state_reg_n_0_[20]\,
      I3 => \current_state_reg_n_0_[10]\,
      I4 => \current_state_reg_n_0_[37]\,
      I5 => \current_state_reg_n_0_[26]\,
      O => \temp_spi_data[7]_i_20_n_0\
    );
\temp_spi_data[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[12]\,
      I1 => \current_state_reg_n_0_[3]\,
      I2 => \current_state_reg_n_0_[20]\,
      I3 => \current_state_reg_n_0_[10]\,
      I4 => \current_state_reg_n_0_[35]\,
      I5 => \current_state_reg_n_0_[26]\,
      O => \temp_spi_data[7]_i_21_n_0\
    );
\temp_spi_data[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \current_state_reg_n_0_[1]\,
      I1 => \current_state_reg_n_0_[2]\,
      O => \temp_spi_data[7]_i_22_n_0\
    );
\temp_spi_data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFB888"
    )
        port map (
      I0 => \temp_spi_data[7]_i_5_n_0\,
      I1 => \current_state_reg_n_0_[73]\,
      I2 => \temp_spi_data[7]_i_6_n_0\,
      I3 => \temp_spi_data[7]_i_7_n_0\,
      I4 => \current_state_reg_n_0_[76]\,
      I5 => \temp_spi_data[7]_i_8_n_0\,
      O => \temp_spi_data[7]_i_3_n_0\
    );
\temp_spi_data[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \after_state_reg[94]_i_12_n_0\,
      I1 => \current_state_reg_n_0_[80]\,
      I2 => \current_state_reg_n_0_[77]\,
      I3 => \current_state_reg_n_0_[75]\,
      O => \temp_spi_data[7]_i_4_n_0\
    );
\temp_spi_data[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \after_state[94]_i_25_n_0\,
      I1 => \temp_spi_data[7]_i_9_n_0\,
      I2 => \current_state[19]_i_8_n_0\,
      O => \temp_spi_data[7]_i_5_n_0\
    );
\temp_spi_data[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202F20202020"
    )
        port map (
      I0 => \after_state[94]_i_23_n_0\,
      I1 => \current_state_reg_n_0_[60]\,
      I2 => \current_state_reg_n_0_[50]\,
      I3 => \temp_spi_data[7]_i_10_n_0\,
      I4 => \temp_spi_data[7]_i_11_n_0\,
      I5 => \temp_spi_data[7]_i_12_n_0\,
      O => \temp_spi_data[7]_i_6_n_0\
    );
\temp_spi_data[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[59]\,
      I1 => \current_state_reg_n_0_[52]\,
      I2 => \temp_spi_data[7]_i_13_n_0\,
      I3 => \current_state_reg_n_0_[68]\,
      I4 => \current_state_reg_n_0_[57]\,
      I5 => \temp_spi_data[7]_i_14_n_0\,
      O => \temp_spi_data[7]_i_7_n_0\
    );
\temp_spi_data[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => \after_state[94]_i_15_n_0\,
      I1 => \current_state_reg_n_0_[76]\,
      I2 => \current_state_reg_n_0_[80]\,
      I3 => \current_state_reg_n_0_[77]\,
      I4 => \current_state_reg_n_0_[81]\,
      I5 => \current_state_reg_n_0_[75]\,
      O => \temp_spi_data[7]_i_8_n_0\
    );
\temp_spi_data[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFFFFFF"
    )
        port map (
      I0 => \after_state[94]_i_31_n_0\,
      I1 => \temp_spi_data[7]_i_15_n_0\,
      I2 => \current_state_reg_n_0_[40]\,
      I3 => \current_state_reg_n_0_[33]\,
      I4 => \current_state_reg_n_0_[41]\,
      I5 => \temp_spi_data[7]_i_16_n_0\,
      O => \temp_spi_data[7]_i_9_n_0\
    );
\temp_spi_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \temp_spi_data[7]_i_1__0_n_0\,
      D => \temp_spi_data[0]_i_1__0_n_0\,
      Q => \temp_spi_data_reg_n_0_[0]\,
      R => '0'
    );
\temp_spi_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \temp_spi_data[7]_i_1__0_n_0\,
      D => \temp_spi_data[1]_i_1__0_n_0\,
      Q => \temp_spi_data_reg_n_0_[1]\,
      R => '0'
    );
\temp_spi_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \temp_spi_data[7]_i_1__0_n_0\,
      D => \temp_spi_data[2]_i_1_n_0\,
      Q => \temp_spi_data_reg_n_0_[2]\,
      R => '0'
    );
\temp_spi_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \temp_spi_data[7]_i_1__0_n_0\,
      D => \temp_spi_data[3]_i_1_n_0\,
      Q => \temp_spi_data_reg_n_0_[3]\,
      R => '0'
    );
\temp_spi_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \temp_spi_data[7]_i_1__0_n_0\,
      D => \temp_spi_data[4]_i_1__0_n_0\,
      Q => \temp_spi_data_reg_n_0_[4]\,
      R => '0'
    );
\temp_spi_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \temp_spi_data[7]_i_1__0_n_0\,
      D => \temp_spi_data[5]_i_1_n_0\,
      Q => \temp_spi_data_reg_n_0_[5]\,
      R => '0'
    );
\temp_spi_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \temp_spi_data[7]_i_1__0_n_0\,
      D => \temp_spi_data[6]_i_1_n_0\,
      Q => \temp_spi_data_reg_n_0_[6]\,
      R => '0'
    );
\temp_spi_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \temp_spi_data[7]_i_1__0_n_0\,
      D => \temp_spi_data[7]_i_2_n_0\,
      Q => \temp_spi_data_reg_n_0_[7]\,
      R => '0'
    );
\temp_spi_en_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF40000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[2]\,
      I1 => temp_spi_en_i_2_n_0,
      I2 => temp_spi_en_i_3_n_0,
      I3 => temp_spi_en_i_4_n_0,
      I4 => temp_spi_en_i_5_n_0,
      I5 => temp_spi_en_reg_n_0,
      O => \temp_spi_en_i_1__0_n_0\
    );
temp_spi_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \current_state[82]_i_5_n_0\,
      I1 => \current_state_reg_n_0_[25]\,
      I2 => \current_state_reg_n_0_[80]\,
      I3 => temp_spi_en_i_6_n_0,
      I4 => \current_state[32]_i_13_n_0\,
      I5 => temp_spi_en_i_7_n_0,
      O => temp_spi_en_i_2_n_0
    );
temp_spi_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \current_state[16]_i_5_n_0\,
      I1 => \current_state_reg_n_0_[18]\,
      I2 => \current_state_reg_n_0_[21]\,
      I3 => \current_state[27]_i_12__1_n_0\,
      I4 => \current_state_reg_n_0_[10]\,
      I5 => \current_state_reg_n_0_[8]\,
      O => temp_spi_en_i_3_n_0
    );
temp_spi_en_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[65]\,
      I1 => \current_state_reg_n_0_[69]\,
      I2 => \current_state_reg_n_0_[81]\,
      I3 => \current_state_reg_n_0_[73]\,
      I4 => \current_state[1]_i_8_n_0\,
      I5 => temp_spi_en_i_8_n_0,
      O => temp_spi_en_i_4_n_0
    );
temp_spi_en_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => temp_spi_en_i_9_n_0,
      I1 => \current_state_reg_n_0_[53]\,
      I2 => \current_state_reg_n_0_[64]\,
      I3 => \current_state_reg_n_0_[76]\,
      I4 => \current_state_reg_n_0_[72]\,
      I5 => \current_state[16]_i_6_n_0\,
      O => temp_spi_en_i_5_n_0
    );
temp_spi_en_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \current_state_reg_n_0_[16]\,
      I1 => \current_state_reg_n_0_[13]\,
      I2 => \current_state_reg_n_0_[57]\,
      I3 => \current_state_reg_n_0_[68]\,
      I4 => \current_state_reg_n_0_[17]\,
      I5 => \current_state_reg_n_0_[12]\,
      O => temp_spi_en_i_6_n_0
    );
temp_spi_en_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[3]\,
      I1 => \current_state_reg_n_0_[11]\,
      I2 => \after_state[94]_i_30_n_0\,
      I3 => \current_state_reg_n_0_[4]\,
      I4 => \current_state_reg_n_0_[6]\,
      I5 => \current_state[16]_i_11_n_0\,
      O => temp_spi_en_i_7_n_0
    );
temp_spi_en_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \current_state_reg_n_0_[75]\,
      I1 => \current_state_reg_n_0_[77]\,
      I2 => \current_state_reg_n_0_[51]\,
      I3 => RST,
      I4 => \current_state_reg_n_0_[82]\,
      I5 => \current_state_reg_n_0_[84]\,
      O => temp_spi_en_i_8_n_0
    );
temp_spi_en_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[83]\,
      I1 => \current_state_reg_n_0_[58]\,
      O => temp_spi_en_i_9_n_0
    );
temp_spi_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \temp_spi_en_i_1__0_n_0\,
      Q => temp_spi_en_reg_n_0,
      R => '0'
    );
temp_vbat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA2A"
    )
        port map (
      I0 => \^vbat\,
      I1 => temp_vbat_i_2_n_0,
      I2 => temp_vbat_i_3_n_0,
      I3 => temp_vbat_i_4_n_0,
      I4 => temp_vbat_i_5_n_0,
      I5 => temp_vbat_i_6_n_0,
      O => temp_vbat_i_1_n_0
    );
temp_vbat_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \current_state_reg_n_0_[60]\,
      I1 => \current_state_reg_n_0_[52]\,
      I2 => \current_state_reg_n_0_[70]\,
      I3 => \current_state_reg_n_0_[66]\,
      I4 => \current_state_reg_n_0_[59]\,
      I5 => \current_state_reg_n_0_[50]\,
      O => temp_vbat_i_10_n_0
    );
temp_vbat_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \current_state_reg_n_0_[75]\,
      I1 => \current_state_reg_n_0_[77]\,
      I2 => \current_state_reg_n_0_[51]\,
      I3 => RST,
      I4 => \current_state_reg_n_0_[82]\,
      I5 => \current_state_reg_n_0_[84]\,
      O => temp_vbat_i_11_n_0
    );
temp_vbat_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \current_state_reg_n_0_[69]\,
      I1 => \current_state_reg_n_0_[65]\,
      I2 => \current_state_reg_n_0_[81]\,
      I3 => \current_state_reg_n_0_[73]\,
      O => temp_vbat_i_12_n_0
    );
temp_vbat_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[19]\,
      I1 => \current_state_reg_n_0_[9]\,
      O => temp_vbat_i_13_n_0
    );
temp_vbat_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[27]\,
      I1 => \current_state_reg_n_0_[44]\,
      I2 => \current_state_reg_n_0_[28]\,
      I3 => \current_state_reg_n_0_[42]\,
      O => temp_vbat_i_14_n_0
    );
temp_vbat_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \current_state[32]_i_9_n_0\,
      I1 => \current_state_reg_n_0_[10]\,
      I2 => \current_state_reg_n_0_[12]\,
      I3 => \current_state_reg_n_0_[20]\,
      I4 => temp_vdd_i_8_n_0,
      O => temp_vbat_i_15_n_0
    );
temp_vbat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => temp_vbat_i_7_n_0,
      I1 => \current_state_reg_n_0_[34]\,
      I2 => \current_state_reg_n_0_[43]\,
      I3 => \current_state_reg_n_0_[57]\,
      I4 => \current_state_reg_n_0_[68]\,
      I5 => temp_vbat_i_8_n_0,
      O => temp_vbat_i_2_n_0
    );
temp_vbat_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => temp_vbat_i_9_n_0,
      I1 => temp_vbat_i_10_n_0,
      I2 => temp_vbat_i_11_n_0,
      I3 => \current_state_reg_n_0_[62]\,
      I4 => \current_state_reg_n_0_[18]\,
      I5 => temp_vbat_i_12_n_0,
      O => temp_vbat_i_3_n_0
    );
temp_vbat_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \current_state_reg_n_0_[36]\,
      I1 => \current_state_reg_n_0_[48]\,
      I2 => \current_state_reg_n_0_[46]\,
      O => temp_vbat_i_4_n_0
    );
temp_vbat_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[4]\,
      I1 => \current_state_reg_n_0_[0]\,
      I2 => \current_state_reg_n_0_[11]\,
      I3 => \current_state_reg_n_0_[6]\,
      I4 => temp_vbat_i_13_n_0,
      I5 => \current_state_reg_n_0_[25]\,
      O => temp_vbat_i_5_n_0
    );
temp_vbat_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[33]\,
      I1 => \current_state_reg_n_0_[40]\,
      I2 => \current_state_reg_n_0_[41]\,
      I3 => temp_vbat_i_14_n_0,
      I4 => \current_state_reg_n_0_[37]\,
      I5 => temp_vbat_i_15_n_0,
      O => temp_vbat_i_6_n_0
    );
temp_vbat_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \current_state_reg_n_0_[32]\,
      I1 => \current_state_reg_n_0_[13]\,
      I2 => \current_state_reg_n_0_[80]\,
      I3 => \current_state_reg_n_0_[16]\,
      I4 => \current_state_reg_n_0_[17]\,
      O => temp_vbat_i_7_n_0
    );
temp_vbat_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \current_state_reg_n_0_[49]\,
      I1 => \current_state_reg_n_0_[45]\,
      O => temp_vbat_i_8_n_0
    );
temp_vbat_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \current_state_reg_n_0_[72]\,
      I1 => \current_state_reg_n_0_[76]\,
      I2 => \current_state_reg_n_0_[53]\,
      I3 => \current_state_reg_n_0_[64]\,
      I4 => \current_state_reg_n_0_[83]\,
      I5 => \current_state_reg_n_0_[58]\,
      O => temp_vbat_i_9_n_0
    );
temp_vbat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => temp_vbat_i_1_n_0,
      Q => \^vbat\,
      R => '0'
    );
temp_vdd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA2A"
    )
        port map (
      I0 => \^vdd\,
      I1 => temp_vdd_i_2_n_0,
      I2 => temp_vbat_i_3_n_0,
      I3 => temp_vdd_i_3_n_0,
      I4 => temp_vbat_i_5_n_0,
      I5 => temp_vdd_i_4_n_0,
      O => temp_vdd_i_1_n_0
    );
temp_vdd_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \current_state_reg_n_0_[10]\,
      I1 => \current_state_reg_n_0_[12]\,
      I2 => \current_state_reg_n_0_[20]\,
      O => temp_vdd_i_10_n_0
    );
temp_vdd_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => temp_vbat_i_7_n_0,
      I1 => \current_state_reg_n_0_[43]\,
      I2 => \current_state_reg_n_0_[34]\,
      I3 => \current_state_reg_n_0_[57]\,
      I4 => \current_state_reg_n_0_[68]\,
      I5 => temp_vbat_i_8_n_0,
      O => temp_vdd_i_2_n_0
    );
temp_vdd_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \current_state_reg_n_0_[36]\,
      I1 => \current_state_reg_n_0_[46]\,
      I2 => \current_state_reg_n_0_[48]\,
      O => temp_vdd_i_3_n_0
    );
temp_vdd_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => temp_vdd_i_5_n_0,
      I1 => temp_vdd_i_6_n_0,
      I2 => temp_vdd_i_7_n_0,
      I3 => temp_vdd_i_8_n_0,
      I4 => temp_vdd_i_9_n_0,
      I5 => temp_vdd_i_10_n_0,
      O => temp_vdd_i_4_n_0
    );
temp_vdd_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \current_state_reg_n_0_[27]\,
      I1 => \current_state_reg_n_0_[33]\,
      O => temp_vdd_i_5_n_0
    );
temp_vdd_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state_reg_n_0_[41]\,
      I1 => \current_state_reg_n_0_[40]\,
      O => temp_vdd_i_6_n_0
    );
temp_vdd_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[42]\,
      I1 => \current_state_reg_n_0_[44]\,
      I2 => \current_state_reg_n_0_[35]\,
      I3 => \current_state_reg_n_0_[26]\,
      I4 => \current_state_reg_n_0_[28]\,
      I5 => \current_state_reg_n_0_[37]\,
      O => temp_vdd_i_7_n_0
    );
temp_vdd_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \current_state_reg_n_0_[1]\,
      I1 => \current_state_reg_n_0_[2]\,
      I2 => \current_state_reg_n_0_[3]\,
      I3 => \current_state_reg_n_0_[8]\,
      O => temp_vdd_i_8_n_0
    );
temp_vdd_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \current_state_reg_n_0_[21]\,
      I1 => \current_state_reg_n_0_[24]\,
      I2 => \current_state_reg_n_0_[38]\,
      O => temp_vdd_i_9_n_0
    );
temp_vdd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => temp_vdd_i_1_n_0,
      Q => \^vdd\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity partA_OLED_ip_0_1_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of partA_OLED_ip_0_1_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end partA_OLED_ip_0_1_blk_mem_gen_prim_width;

architecture STRUCTURE of partA_OLED_ip_0_1_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.partA_OLED_ip_0_1_blk_mem_gen_prim_wrapper_init
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity partA_OLED_ip_0_1_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of partA_OLED_ip_0_1_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end partA_OLED_ip_0_1_blk_mem_gen_generic_cstr;

architecture STRUCTURE of partA_OLED_ip_0_1_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.partA_OLED_ip_0_1_blk_mem_gen_prim_width
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity partA_OLED_ip_0_1_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of partA_OLED_ip_0_1_blk_mem_gen_top : entity is "blk_mem_gen_top";
end partA_OLED_ip_0_1_blk_mem_gen_top;

architecture STRUCTURE of partA_OLED_ip_0_1_blk_mem_gen_top is
begin
\valid.cstr\: entity work.partA_OLED_ip_0_1_blk_mem_gen_generic_cstr
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity partA_OLED_ip_0_1_blk_mem_gen_v8_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of partA_OLED_ip_0_1_blk_mem_gen_v8_2_synth : entity is "blk_mem_gen_v8_2_synth";
end partA_OLED_ip_0_1_blk_mem_gen_v8_2_synth;

architecture STRUCTURE of partA_OLED_ip_0_1_blk_mem_gen_v8_2_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.partA_OLED_ip_0_1_blk_mem_gen_top
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity partA_OLED_ip_0_1_blk_mem_gen_v8_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is "Estimated Power for IP     :     1.2196 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is "charLib.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is "charLib.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 2048;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of partA_OLED_ip_0_1_blk_mem_gen_v8_2 : entity is "blk_mem_gen_v8_2";
end partA_OLED_ip_0_1_blk_mem_gen_v8_2;

architecture STRUCTURE of partA_OLED_ip_0_1_blk_mem_gen_v8_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.partA_OLED_ip_0_1_blk_mem_gen_v8_2_synth
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity partA_OLED_ip_0_1_charLib is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of partA_OLED_ip_0_1_charLib : entity is "charLib,blk_mem_gen_v8_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of partA_OLED_ip_0_1_charLib : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of partA_OLED_ip_0_1_charLib : entity is "charLib";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of partA_OLED_ip_0_1_charLib : entity is "blk_mem_gen_v8_2,Vivado 2015.1";
  attribute core_generation_info : string;
  attribute core_generation_info of partA_OLED_ip_0_1_charLib : entity is "charLib,blk_mem_gen_v8_2,{x_ipProduct=Vivado 2015.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.2,x_ipCoreRevision=5,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=zynq,C_XDEVICEFAMILY=zynq,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=0,C_ENABLE_32BIT_ADDRESS=0,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=3,C_BYTE_SIZE=9,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME=charLib.mif,C_INIT_FILE=charLib.mem,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_HAS_RSTA=0,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A=WRITE_FIRST,C_WRITE_WIDTH_A=8,C_READ_WIDTH_A=8,C_WRITE_DEPTH_A=2048,C_READ_DEPTH_A=2048,C_ADDRA_WIDTH=11,C_HAS_RSTB=0,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=8,C_READ_WIDTH_B=8,C_WRITE_DEPTH_B=2048,C_READ_DEPTH_B=2048,C_ADDRB_WIDTH=11,C_HAS_MEM_OUTPUT_REGS_A=0,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_USE_URAM=0,C_EN_RDADDRA_CHG=0,C_EN_RDADDRB_CHG=0,C_EN_DEEPSLEEP_PIN=0,C_EN_SHUTDOWN_PIN=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=0,C_COUNT_18K_BRAM=1,C_EST_POWER_SUMMARY=Estimated Power for IP     _     1.2196 mW}";
end partA_OLED_ip_0_1_charLib;

architecture STRUCTURE of partA_OLED_ip_0_1_charLib is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     1.2196 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "charLib.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "charLib.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2048;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.partA_OLED_ip_0_1_blk_mem_gen_v8_2
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10) => '0',
      addrb(9) => '0',
      addrb(8) => '0',
      addrb(7) => '0',
      addrb(6) => '0',
      addrb(5) => '0',
      addrb(4) => '0',
      addrb(3) => '0',
      addrb(2) => '0',
      addrb(1) => '0',
      addrb(0) => '0',
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7) => '0',
      dina(6) => '0',
      dina(5) => '0',
      dina(4) => '0',
      dina(3) => '0',
      dina(2) => '0',
      dina(1) => '0',
      dina(0) => '0',
      dinb(7) => '0',
      dinb(6) => '0',
      dinb(5) => '0',
      dinb(4) => '0',
      dinb(3) => '0',
      dinb(2) => '0',
      dinb(1) => '0',
      dinb(0) => '0',
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => '0',
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31) => '0',
      s_axi_araddr(30) => '0',
      s_axi_araddr(29) => '0',
      s_axi_araddr(28) => '0',
      s_axi_araddr(27) => '0',
      s_axi_araddr(26) => '0',
      s_axi_araddr(25) => '0',
      s_axi_araddr(24) => '0',
      s_axi_araddr(23) => '0',
      s_axi_araddr(22) => '0',
      s_axi_araddr(21) => '0',
      s_axi_araddr(20) => '0',
      s_axi_araddr(19) => '0',
      s_axi_araddr(18) => '0',
      s_axi_araddr(17) => '0',
      s_axi_araddr(16) => '0',
      s_axi_araddr(15) => '0',
      s_axi_araddr(14) => '0',
      s_axi_araddr(13) => '0',
      s_axi_araddr(12) => '0',
      s_axi_araddr(11) => '0',
      s_axi_araddr(10) => '0',
      s_axi_araddr(9) => '0',
      s_axi_araddr(8) => '0',
      s_axi_araddr(7) => '0',
      s_axi_araddr(6) => '0',
      s_axi_araddr(5) => '0',
      s_axi_araddr(4) => '0',
      s_axi_araddr(3) => '0',
      s_axi_araddr(2) => '0',
      s_axi_araddr(1) => '0',
      s_axi_araddr(0) => '0',
      s_axi_arburst(1) => '0',
      s_axi_arburst(0) => '0',
      s_axi_arid(3) => '0',
      s_axi_arid(2) => '0',
      s_axi_arid(1) => '0',
      s_axi_arid(0) => '0',
      s_axi_arlen(7) => '0',
      s_axi_arlen(6) => '0',
      s_axi_arlen(5) => '0',
      s_axi_arlen(4) => '0',
      s_axi_arlen(3) => '0',
      s_axi_arlen(2) => '0',
      s_axi_arlen(1) => '0',
      s_axi_arlen(0) => '0',
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2) => '0',
      s_axi_arsize(1) => '0',
      s_axi_arsize(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31) => '0',
      s_axi_awaddr(30) => '0',
      s_axi_awaddr(29) => '0',
      s_axi_awaddr(28) => '0',
      s_axi_awaddr(27) => '0',
      s_axi_awaddr(26) => '0',
      s_axi_awaddr(25) => '0',
      s_axi_awaddr(24) => '0',
      s_axi_awaddr(23) => '0',
      s_axi_awaddr(22) => '0',
      s_axi_awaddr(21) => '0',
      s_axi_awaddr(20) => '0',
      s_axi_awaddr(19) => '0',
      s_axi_awaddr(18) => '0',
      s_axi_awaddr(17) => '0',
      s_axi_awaddr(16) => '0',
      s_axi_awaddr(15) => '0',
      s_axi_awaddr(14) => '0',
      s_axi_awaddr(13) => '0',
      s_axi_awaddr(12) => '0',
      s_axi_awaddr(11) => '0',
      s_axi_awaddr(10) => '0',
      s_axi_awaddr(9) => '0',
      s_axi_awaddr(8) => '0',
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6) => '0',
      s_axi_awaddr(5) => '0',
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3) => '0',
      s_axi_awaddr(2) => '0',
      s_axi_awaddr(1) => '0',
      s_axi_awaddr(0) => '0',
      s_axi_awburst(1) => '0',
      s_axi_awburst(0) => '0',
      s_axi_awid(3) => '0',
      s_axi_awid(2) => '0',
      s_axi_awid(1) => '0',
      s_axi_awid(0) => '0',
      s_axi_awlen(7) => '0',
      s_axi_awlen(6) => '0',
      s_axi_awlen(5) => '0',
      s_axi_awlen(4) => '0',
      s_axi_awlen(3) => '0',
      s_axi_awlen(2) => '0',
      s_axi_awlen(1) => '0',
      s_axi_awlen(0) => '0',
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2) => '0',
      s_axi_awsize(1) => '0',
      s_axi_awsize(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7) => '0',
      s_axi_wdata(6) => '0',
      s_axi_wdata(5) => '0',
      s_axi_wdata(4) => '0',
      s_axi_wdata(3) => '0',
      s_axi_wdata(2) => '0',
      s_axi_wdata(1) => '0',
      s_axi_wdata(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity partA_OLED_ip_0_1_OledEX is
  port (
    DC : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    example_sdo : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    init_done : in STD_LOGIC;
    CLK : in STD_LOGIC;
    ram_data : in STD_LOGIC_VECTOR ( 511 downto 0 );
    RST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of partA_OLED_ip_0_1_OledEX : entity is "OledEX";
end partA_OLED_ip_0_1_OledEX;

architecture STRUCTURE of partA_OLED_ip_0_1_OledEX is
  signal DELAY_COMP_n_0 : STD_LOGIC;
  signal DELAY_COMP_n_1 : STD_LOGIC;
  signal DELAY_COMP_n_2 : STD_LOGIC;
  signal DELAY_COMP_n_3 : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_7_n_0\ : STD_LOGIC;
  signal SPI_COMP_n_1 : STD_LOGIC;
  signal after_char_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \after_char_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \after_char_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \after_page_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \after_page_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \after_page_state[24]_i_1_n_0\ : STD_LOGIC;
  signal \after_page_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \after_page_state[45]_i_1_n_0\ : STD_LOGIC;
  signal \after_page_state[45]_i_2_n_0\ : STD_LOGIC;
  signal \after_page_state[45]_i_3_n_0\ : STD_LOGIC;
  signal \after_page_state[45]_i_4_n_0\ : STD_LOGIC;
  signal \after_page_state[45]_i_5_n_0\ : STD_LOGIC;
  signal \after_page_state[45]_i_6_n_0\ : STD_LOGIC;
  signal \after_page_state[45]_i_7_n_0\ : STD_LOGIC;
  signal \after_page_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \after_page_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \after_page_state_reg_n_0_[24]\ : STD_LOGIC;
  signal \after_page_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \after_page_state_reg_n_0_[33]\ : STD_LOGIC;
  signal \after_page_state_reg_n_0_[45]\ : STD_LOGIC;
  signal \after_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[10]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[12]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[13]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[17]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[18]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[19]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[20]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[24]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[26]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[27]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[32]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[33]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[34]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[35]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[36]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[40]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[41]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[42]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[43]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \after_state[45]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[46]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[48]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[50]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[52]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[56]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[62]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[64]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[65]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[66]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[70]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_10_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_11_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_12_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_13_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_14_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_15_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_16_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_17_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_18_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_19_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_1_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_20_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_21_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_22_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_23_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_24_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_2_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_3_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_4_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_5_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_6_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_7_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_8_n_0\ : STD_LOGIC;
  signal \after_state[88]_i_9_n_0\ : STD_LOGIC;
  signal \after_state[8]_i_1_n_0\ : STD_LOGIC;
  signal \after_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[13]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[17]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[18]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[19]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[20]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[21]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[24]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[26]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[27]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[32]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[33]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[34]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[35]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[36]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[37]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[40]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[41]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[42]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[43]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[44]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[45]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[46]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[48]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[50]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[52]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[56]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[62]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[64]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[65]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[66]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[70]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[88]\ : STD_LOGIC;
  signal \after_state_reg_n_0_[8]\ : STD_LOGIC;
  signal current_screen : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen[1][2][7]_i_10_n_0\ : STD_LOGIC;
  signal \current_screen[1][2][7]_i_11_n_0\ : STD_LOGIC;
  signal \current_screen[1][2][7]_i_12_n_0\ : STD_LOGIC;
  signal \current_screen[1][2][7]_i_13_n_0\ : STD_LOGIC;
  signal \current_screen[1][2][7]_i_1_n_0\ : STD_LOGIC;
  signal \current_screen[1][2][7]_i_2_n_0\ : STD_LOGIC;
  signal \current_screen[1][2][7]_i_3_n_0\ : STD_LOGIC;
  signal \current_screen[1][2][7]_i_4_n_0\ : STD_LOGIC;
  signal \current_screen[1][2][7]_i_5_n_0\ : STD_LOGIC;
  signal \current_screen[1][2][7]_i_6_n_0\ : STD_LOGIC;
  signal \current_screen[1][2][7]_i_7_n_0\ : STD_LOGIC;
  signal \current_screen[1][2][7]_i_8_n_0\ : STD_LOGIC;
  signal \current_screen[1][2][7]_i_9_n_0\ : STD_LOGIC;
  signal \current_screen_reg[0][0]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[0][10]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[0][11]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[0][12]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[0][13]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[0][14]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[0][15]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[0][1]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[0][2]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[0][3]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[0][4]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[0][5]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[0][6]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[0][7]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[0][8]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[0][9]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[1][0]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[1][10]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[1][11]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[1][12]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[1][13]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[1][14]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[1][15]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[1][1]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[1][2]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[1][3]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[1][4]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[1][5]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[1][6]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[1][7]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[1][8]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[1][9]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[2][0]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[2][10]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[2][12]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[2][13]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[2][14]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[2][15]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[2][1]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[2][3]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[2][4]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[2][5]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[2][6]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[2][7]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[2][8]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[2][9]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[3][0]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[3][10]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[3][12]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[3][13]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[3][14]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[3][15]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[3][1]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[3][3]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[3][4]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[3][5]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[3][6]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[3][7]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[3][8]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg[3][9]__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \current_screen_reg_n_0_[2][11][0]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[2][11][1]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[2][11][2]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[2][11][3]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[2][11][4]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[2][11][5]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[2][11][6]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[2][11][7]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[2][2][0]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[2][2][1]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[2][2][2]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[2][2][3]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[2][2][4]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[2][2][5]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[2][2][6]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[2][2][7]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[3][11][0]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[3][11][1]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[3][11][2]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[3][11][3]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[3][11][4]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[3][11][5]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[3][11][6]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[3][11][7]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[3][2][0]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[3][2][1]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[3][2][2]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[3][2][3]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[3][2][4]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[3][2][5]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[3][2][6]\ : STD_LOGIC;
  signal \current_screen_reg_n_0_[3][2][7]\ : STD_LOGIC;
  signal current_state : STD_LOGIC_VECTOR ( 88 downto 0 );
  signal \current_state[0]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_13_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_14_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_15_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_16_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_17_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_18_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_19_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_20_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_21_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_22_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_23_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_24_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_25_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_26_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_27_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_28_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_29_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_30_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[0]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[10]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[10]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[10]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[10]_i_13_n_0\ : STD_LOGIC;
  signal \current_state[10]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[10]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[10]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[10]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[10]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[10]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[10]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[10]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[10]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[11]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[12]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[13]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[13]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \current_state[13]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[13]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[13]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[13]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[13]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[13]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[13]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[13]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \current_state[17]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_13_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_14_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_15_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_16_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_17_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_18_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_19_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_20_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_21_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_22_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_23_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_24_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_25_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_26_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[18]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[19]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \current_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[20]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[20]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[21]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[21]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[21]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[21]_i_13_n_0\ : STD_LOGIC;
  signal \current_state[21]_i_14_n_0\ : STD_LOGIC;
  signal \current_state[21]_i_15_n_0\ : STD_LOGIC;
  signal \current_state[21]_i_16_n_0\ : STD_LOGIC;
  signal \current_state[21]_i_17_n_0\ : STD_LOGIC;
  signal \current_state[21]_i_18_n_0\ : STD_LOGIC;
  signal \current_state[21]_i_19_n_0\ : STD_LOGIC;
  signal \current_state[21]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[21]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[21]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[21]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[21]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[21]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[21]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[21]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[21]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_13_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_14_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_15_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_16_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_17_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_18_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_19_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_20_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_21__0_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_22_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_23_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_24_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_25_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_26_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_27_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_28_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_29_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_30_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_31_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_32_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_33_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_34_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_35_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_36_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_37_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_38_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[24]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[26]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_13_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_14_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_15__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_16_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_17_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_18_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_19_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_20_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_21_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_22_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_23_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_24_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_25_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_26_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_27_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_28_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_29_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_30_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_31_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_32_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_33_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_34_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_35_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_36_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_37_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_38_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_7__0_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[27]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[28]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[29]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_13_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_14_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_15_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_16_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_17_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_18_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_19_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_20_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_21_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_22_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_23_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_24_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_25_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_26_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_27_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_28_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_29_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_30_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_31_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_32_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_33_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_34_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_35_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_36_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_37_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_38_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_39_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_40_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_41_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_42_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_43_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_44_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[2]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \current_state[32]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_2__0_n_0\ : STD_LOGIC;
  signal \current_state[33]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[34]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[35]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[36]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[36]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[36]_i_3__0_n_0\ : STD_LOGIC;
  signal \current_state[36]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[36]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[36]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[36]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[36]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[36]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[38]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[40]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[41]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[42]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[42]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[43]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[44]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[44]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[45]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[45]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[45]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[45]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[46]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[46]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[46]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[48]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[49]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[50]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[52]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[53]_i_1__0_n_0\ : STD_LOGIC;
  signal \current_state[56]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[56]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[57]_i_1__0_n_0\ : STD_LOGIC;
  signal \current_state[57]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[59]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[60]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[60]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[60]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[60]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[60]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[60]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[60]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[60]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[60]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[60]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[60]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[60]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[62]_i_1__0_n_0\ : STD_LOGIC;
  signal \current_state[62]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[62]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[64]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[65]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[65]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[66]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[68]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[69]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_13_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_14_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_15_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_16_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_17_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_18_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_19_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_20_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_21_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_22_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_23_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_24_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_25_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_26_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_27_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_28_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_29__0_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_30_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_31_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_32_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_33_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_34_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_35_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_36_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_37_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_38_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_39_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_40_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_41_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_42_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_43_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_44_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_45_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_46_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_47_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_48_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_49_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_50_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_51_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_52_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_53_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_54_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_55_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_56_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_57_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_58_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_7_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[6]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[70]_i_1_n_0\ : STD_LOGIC;
  signal \current_state[82]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[84]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_10_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_11_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_12_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_13_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_14_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_15_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_16_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_18_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_19_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_21_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_22_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_23_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_24_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_25_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_27_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_28_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_29_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_30_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_31_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_32_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_3_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_4_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_5_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_6_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_8_n_0\ : STD_LOGIC;
  signal \current_state[88]_i_9_n_0\ : STD_LOGIC;
  signal \current_state[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \current_state[8]_i_2_n_0\ : STD_LOGIC;
  signal \current_state[9]_i_1_n_0\ : STD_LOGIC;
  signal \current_state_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data12 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data13 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data14 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data15 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal example_dc : STD_LOGIC;
  signal \temp_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_addr[10]_i_1_n_0\ : STD_LOGIC;
  signal \temp_addr[10]_i_2_n_0\ : STD_LOGIC;
  signal \temp_addr[10]_i_3_n_0\ : STD_LOGIC;
  signal \temp_addr[10]_i_4_n_0\ : STD_LOGIC;
  signal \temp_addr[10]_i_5_n_0\ : STD_LOGIC;
  signal \temp_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \temp_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \temp_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \temp_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \temp_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \temp_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \temp_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \temp_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \temp_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \temp_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \temp_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal temp_char : STD_LOGIC;
  signal \temp_char[0]_i_18_n_0\ : STD_LOGIC;
  signal \temp_char[0]_i_19_n_0\ : STD_LOGIC;
  signal \temp_char[0]_i_20_n_0\ : STD_LOGIC;
  signal \temp_char[0]_i_22_n_0\ : STD_LOGIC;
  signal \temp_char[0]_i_23_n_0\ : STD_LOGIC;
  signal \temp_char[0]_i_24_n_0\ : STD_LOGIC;
  signal \temp_char[0]_i_25_n_0\ : STD_LOGIC;
  signal \temp_char[0]_i_26_n_0\ : STD_LOGIC;
  signal \temp_char[0]_i_27_n_0\ : STD_LOGIC;
  signal \temp_char[0]_i_28_n_0\ : STD_LOGIC;
  signal \temp_char[1]_i_18_n_0\ : STD_LOGIC;
  signal \temp_char[1]_i_19_n_0\ : STD_LOGIC;
  signal \temp_char[1]_i_20_n_0\ : STD_LOGIC;
  signal \temp_char[1]_i_22_n_0\ : STD_LOGIC;
  signal \temp_char[1]_i_23_n_0\ : STD_LOGIC;
  signal \temp_char[1]_i_24_n_0\ : STD_LOGIC;
  signal \temp_char[1]_i_25_n_0\ : STD_LOGIC;
  signal \temp_char[1]_i_26_n_0\ : STD_LOGIC;
  signal \temp_char[1]_i_27_n_0\ : STD_LOGIC;
  signal \temp_char[1]_i_28_n_0\ : STD_LOGIC;
  signal \temp_char[2]_i_18_n_0\ : STD_LOGIC;
  signal \temp_char[2]_i_19_n_0\ : STD_LOGIC;
  signal \temp_char[2]_i_20_n_0\ : STD_LOGIC;
  signal \temp_char[2]_i_22_n_0\ : STD_LOGIC;
  signal \temp_char[2]_i_23_n_0\ : STD_LOGIC;
  signal \temp_char[2]_i_24_n_0\ : STD_LOGIC;
  signal \temp_char[2]_i_25_n_0\ : STD_LOGIC;
  signal \temp_char[2]_i_26_n_0\ : STD_LOGIC;
  signal \temp_char[2]_i_27_n_0\ : STD_LOGIC;
  signal \temp_char[2]_i_28_n_0\ : STD_LOGIC;
  signal \temp_char[3]_i_18_n_0\ : STD_LOGIC;
  signal \temp_char[3]_i_19_n_0\ : STD_LOGIC;
  signal \temp_char[3]_i_20_n_0\ : STD_LOGIC;
  signal \temp_char[3]_i_22_n_0\ : STD_LOGIC;
  signal \temp_char[3]_i_23_n_0\ : STD_LOGIC;
  signal \temp_char[3]_i_24_n_0\ : STD_LOGIC;
  signal \temp_char[3]_i_25_n_0\ : STD_LOGIC;
  signal \temp_char[3]_i_26_n_0\ : STD_LOGIC;
  signal \temp_char[3]_i_27_n_0\ : STD_LOGIC;
  signal \temp_char[3]_i_28_n_0\ : STD_LOGIC;
  signal \temp_char[4]_i_18_n_0\ : STD_LOGIC;
  signal \temp_char[4]_i_19_n_0\ : STD_LOGIC;
  signal \temp_char[4]_i_20_n_0\ : STD_LOGIC;
  signal \temp_char[4]_i_22_n_0\ : STD_LOGIC;
  signal \temp_char[4]_i_23_n_0\ : STD_LOGIC;
  signal \temp_char[4]_i_24_n_0\ : STD_LOGIC;
  signal \temp_char[4]_i_25_n_0\ : STD_LOGIC;
  signal \temp_char[4]_i_26_n_0\ : STD_LOGIC;
  signal \temp_char[4]_i_27_n_0\ : STD_LOGIC;
  signal \temp_char[4]_i_28_n_0\ : STD_LOGIC;
  signal \temp_char[5]_i_18_n_0\ : STD_LOGIC;
  signal \temp_char[5]_i_19_n_0\ : STD_LOGIC;
  signal \temp_char[5]_i_20_n_0\ : STD_LOGIC;
  signal \temp_char[5]_i_22_n_0\ : STD_LOGIC;
  signal \temp_char[5]_i_23_n_0\ : STD_LOGIC;
  signal \temp_char[5]_i_24_n_0\ : STD_LOGIC;
  signal \temp_char[5]_i_25_n_0\ : STD_LOGIC;
  signal \temp_char[5]_i_26_n_0\ : STD_LOGIC;
  signal \temp_char[5]_i_27_n_0\ : STD_LOGIC;
  signal \temp_char[5]_i_28_n_0\ : STD_LOGIC;
  signal \temp_char[6]_i_18_n_0\ : STD_LOGIC;
  signal \temp_char[6]_i_19_n_0\ : STD_LOGIC;
  signal \temp_char[6]_i_20_n_0\ : STD_LOGIC;
  signal \temp_char[6]_i_22_n_0\ : STD_LOGIC;
  signal \temp_char[6]_i_23_n_0\ : STD_LOGIC;
  signal \temp_char[6]_i_24_n_0\ : STD_LOGIC;
  signal \temp_char[6]_i_25_n_0\ : STD_LOGIC;
  signal \temp_char[6]_i_26_n_0\ : STD_LOGIC;
  signal \temp_char[6]_i_27_n_0\ : STD_LOGIC;
  signal \temp_char[6]_i_28_n_0\ : STD_LOGIC;
  signal \temp_char[7]_i_10_n_0\ : STD_LOGIC;
  signal \temp_char[7]_i_11_n_0\ : STD_LOGIC;
  signal \temp_char[7]_i_24_n_0\ : STD_LOGIC;
  signal \temp_char[7]_i_25_n_0\ : STD_LOGIC;
  signal \temp_char[7]_i_26_n_0\ : STD_LOGIC;
  signal \temp_char[7]_i_28_n_0\ : STD_LOGIC;
  signal \temp_char[7]_i_29_n_0\ : STD_LOGIC;
  signal \temp_char[7]_i_30_n_0\ : STD_LOGIC;
  signal \temp_char[7]_i_31_n_0\ : STD_LOGIC;
  signal \temp_char[7]_i_32_n_0\ : STD_LOGIC;
  signal \temp_char[7]_i_33_n_0\ : STD_LOGIC;
  signal \temp_char[7]_i_34_n_0\ : STD_LOGIC;
  signal \temp_char[7]_i_3_n_0\ : STD_LOGIC;
  signal \temp_char[7]_i_4_n_0\ : STD_LOGIC;
  signal \temp_char[7]_i_9_n_0\ : STD_LOGIC;
  signal \temp_char_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \temp_char_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \temp_char_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \temp_char_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \temp_char_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \temp_char_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \temp_char_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \temp_char_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \temp_char_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \temp_char_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \temp_char_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \temp_char_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \temp_char_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \temp_char_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \temp_char_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \temp_char_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \temp_char_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \temp_char_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \temp_char_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \temp_char_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \temp_char_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \temp_char_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \temp_char_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \temp_char_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \temp_char_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \temp_char_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \temp_char_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \temp_char_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \temp_char_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \temp_char_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \temp_char_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \temp_char_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \temp_char_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \temp_char_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \temp_char_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \temp_char_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \temp_char_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \temp_char_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \temp_char_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \temp_char_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \temp_char_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \temp_char_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \temp_char_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \temp_char_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \temp_char_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \temp_char_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \temp_char_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \temp_char_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \temp_char_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \temp_char_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \temp_char_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \temp_char_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \temp_char_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \temp_char_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \temp_char_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \temp_char_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \temp_char_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \temp_char_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \temp_char_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \temp_char_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \temp_char_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \temp_char_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \temp_char_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \temp_char_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \temp_char_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \temp_char_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \temp_char_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \temp_char_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \temp_char_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \temp_char_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \temp_char_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \temp_char_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \temp_char_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \temp_char_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \temp_char_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \temp_char_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \temp_char_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_char_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_char_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_char_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_char_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_char_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \temp_char_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \temp_char_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \temp_char_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \temp_char_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \temp_char_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \temp_char_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \temp_char_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \temp_char_reg[7]_i_17_n_0\ : STD_LOGIC;
  signal \temp_char_reg[7]_i_18_n_0\ : STD_LOGIC;
  signal \temp_char_reg[7]_i_19_n_0\ : STD_LOGIC;
  signal \temp_char_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \temp_char_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \temp_char_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \temp_char_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \temp_char_reg_n_0_[0]\ : STD_LOGIC;
  signal \temp_char_reg_n_0_[1]\ : STD_LOGIC;
  signal \temp_char_reg_n_0_[2]\ : STD_LOGIC;
  signal \temp_char_reg_n_0_[3]\ : STD_LOGIC;
  signal \temp_char_reg_n_0_[4]\ : STD_LOGIC;
  signal \temp_char_reg_n_0_[5]\ : STD_LOGIC;
  signal \temp_char_reg_n_0_[6]\ : STD_LOGIC;
  signal \temp_char_reg_n_0_[7]\ : STD_LOGIC;
  signal temp_dc_i_1_n_0 : STD_LOGIC;
  signal temp_dc_i_2_n_0 : STD_LOGIC;
  signal temp_delay_en : STD_LOGIC;
  signal temp_delay_en_i_1_n_0 : STD_LOGIC;
  signal temp_delay_en_i_2_n_0 : STD_LOGIC;
  signal temp_delay_en_reg_n_0 : STD_LOGIC;
  signal temp_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_index : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \temp_index[0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_index[1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_index[2]_i_1_n_0\ : STD_LOGIC;
  signal \temp_index[3]_i_1_n_0\ : STD_LOGIC;
  signal \temp_index[3]_i_2_n_0\ : STD_LOGIC;
  signal \temp_index[3]_i_3_n_0\ : STD_LOGIC;
  signal \temp_page[0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_page[1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_page_reg_n_0_[0]\ : STD_LOGIC;
  signal \temp_page_reg_n_0_[1]\ : STD_LOGIC;
  signal \temp_spi_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \temp_spi_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \temp_spi_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \temp_spi_data[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_spi_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \temp_spi_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \temp_spi_data[5]_i_4_n_0\ : STD_LOGIC;
  signal \temp_spi_data[5]_i_5_n_0\ : STD_LOGIC;
  signal \temp_spi_data[5]_i_6_n_0\ : STD_LOGIC;
  signal \temp_spi_data[5]_i_7_n_0\ : STD_LOGIC;
  signal \temp_spi_data[5]_i_8_n_0\ : STD_LOGIC;
  signal \temp_spi_data[5]_i_9_n_0\ : STD_LOGIC;
  signal \temp_spi_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \temp_spi_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \temp_spi_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \temp_spi_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \temp_spi_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \temp_spi_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \temp_spi_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \temp_spi_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \temp_spi_data_reg_n_0_[7]\ : STD_LOGIC;
  signal temp_spi_en_i_1_n_0 : STD_LOGIC;
  signal temp_spi_en_reg_n_0 : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of CHAR_LIB_COMP : label is "charLib,blk_mem_gen_v8_2,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of CHAR_LIB_COMP : label is "charLib,blk_mem_gen_v8_2,{x_ipProduct=Vivado 2015.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.2,x_ipCoreRevision=5,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=zynq,C_XDEVICEFAMILY=zynq,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=0,C_ENABLE_32BIT_ADDRESS=0,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=3,C_BYTE_SIZE=9,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME=charLib.mif,C_INIT_FILE=charLib.mem,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_HAS_RSTA=0,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A=WRITE_FIRST,C_WRITE_WIDTH_A=8,C_READ_WIDTH_A=8,C_WRITE_DEPTH_A=2048,C_READ_DEPTH_A=2048,C_ADDRA_WIDTH=11,C_HAS_RSTB=0,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=8,C_READ_WIDTH_B=8,C_WRITE_DEPTH_B=2048,C_READ_DEPTH_B=2048,C_ADDRB_WIDTH=11,C_HAS_MEM_OUTPUT_REGS_A=0,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_USE_URAM=0,C_EN_RDADDRA_CHG=0,C_EN_RDADDRB_CHG=0,C_EN_DEEPSLEEP_PIN=0,C_EN_SHUTDOWN_PIN=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=0,C_COUNT_18K_BRAM=1,C_EST_POWER_SUMMARY=Estimated Power for IP     _     1.2196 mW}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of CHAR_LIB_COMP : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of CHAR_LIB_COMP : label is "blk_mem_gen_v8_2,Vivado 2015.1";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \after_char_state[0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \after_char_state[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \after_page_state[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \after_page_state[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \after_page_state[24]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \after_page_state[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \after_page_state[45]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \after_page_state[45]_i_6\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \after_state[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \after_state[10]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \after_state[12]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \after_state[13]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \after_state[17]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \after_state[18]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \after_state[19]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \after_state[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \after_state[20]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \after_state[21]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \after_state[24]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \after_state[26]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \after_state[27]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \after_state[32]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \after_state[33]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \after_state[35]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \after_state[36]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \after_state[37]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \after_state[44]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \after_state[45]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \after_state[46]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \after_state[48]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \after_state[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \after_state[50]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \after_state[52]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \after_state[56]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \after_state[62]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \after_state[64]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \after_state[65]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \after_state[66]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \after_state[6]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \after_state[88]_i_11\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \after_state[88]_i_12\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \after_state[88]_i_15\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \after_state[88]_i_16\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \after_state[88]_i_18\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \after_state[88]_i_19\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \after_state[88]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \after_state[88]_i_20\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \after_state[88]_i_21\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \after_state[88]_i_22\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \after_state[88]_i_23\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \after_state[88]_i_24\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \after_state[88]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \after_state[8]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \current_screen[1][2][7]_i_10\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \current_screen[1][2][7]_i_11\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \current_screen[1][2][7]_i_12\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \current_screen[1][2][7]_i_13\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \current_screen[1][2][7]_i_6\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \current_screen[1][2][7]_i_7\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \current_state[0]_i_10\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \current_state[0]_i_11\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \current_state[0]_i_12\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \current_state[0]_i_13\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \current_state[0]_i_15\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \current_state[0]_i_20\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \current_state[0]_i_21\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \current_state[0]_i_22\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \current_state[0]_i_24\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \current_state[0]_i_27\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \current_state[0]_i_28\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \current_state[0]_i_29\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \current_state[0]_i_30\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \current_state[0]_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \current_state[10]_i_12\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \current_state[10]_i_5\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \current_state[10]_i_8\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \current_state[11]_i_12\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \current_state[11]_i_4\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \current_state[11]_i_7\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \current_state[11]_i_9\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \current_state[13]_i_10\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \current_state[13]_i_11\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \current_state[13]_i_6\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \current_state[13]_i_9\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \current_state[17]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \current_state[18]_i_12\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \current_state[18]_i_13\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \current_state[18]_i_14\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \current_state[18]_i_15\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \current_state[18]_i_17\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \current_state[18]_i_19\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \current_state[18]_i_20\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \current_state[18]_i_21\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \current_state[18]_i_23\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \current_state[18]_i_25\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \current_state[19]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \current_state[1]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \current_state[20]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \current_state[21]_i_10\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \current_state[21]_i_12\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \current_state[21]_i_14\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \current_state[21]_i_15\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \current_state[21]_i_16\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \current_state[21]_i_17\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \current_state[21]_i_19\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \current_state[21]_i_8\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \current_state[24]_i_17\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \current_state[24]_i_18\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \current_state[24]_i_19\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \current_state[24]_i_20\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \current_state[24]_i_21__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \current_state[24]_i_22\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \current_state[24]_i_25\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \current_state[24]_i_29\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \current_state[24]_i_32\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \current_state[24]_i_33\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \current_state[24]_i_34\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \current_state[24]_i_37\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \current_state[24]_i_38\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \current_state[27]_i_10\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \current_state[27]_i_11\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \current_state[27]_i_13\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \current_state[27]_i_15__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \current_state[27]_i_16\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \current_state[27]_i_17\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \current_state[27]_i_25\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \current_state[27]_i_28\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \current_state[27]_i_29\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \current_state[27]_i_30\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \current_state[27]_i_33\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \current_state[27]_i_38\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \current_state[29]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \current_state[2]_i_16\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \current_state[2]_i_22\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \current_state[2]_i_24\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \current_state[2]_i_25\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \current_state[2]_i_30\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \current_state[2]_i_33\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \current_state[2]_i_36\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \current_state[2]_i_38\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \current_state[2]_i_39\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \current_state[2]_i_42\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \current_state[32]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \current_state[33]_i_2__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \current_state[33]_i_3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \current_state[34]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \current_state[36]_i_3__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \current_state[36]_i_5\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \current_state[36]_i_6\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \current_state[36]_i_9\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \current_state[38]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \current_state[38]_i_3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \current_state[42]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \current_state[42]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \current_state[43]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \current_state[44]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \current_state[45]_i_3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \current_state[45]_i_4\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \current_state[46]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \current_state[46]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \current_state[49]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \current_state[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \current_state[4]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \current_state[56]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \current_state[57]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \current_state[59]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \current_state[60]_i_10\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \current_state[60]_i_11\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \current_state[60]_i_7\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \current_state[60]_i_9\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \current_state[62]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \current_state[64]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \current_state[65]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \current_state[65]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \current_state[66]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \current_state[69]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \current_state[6]_i_29__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \current_state[6]_i_33\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \current_state[6]_i_44\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \current_state[6]_i_46\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \current_state[6]_i_48\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \current_state[6]_i_49\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \current_state[6]_i_50\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \current_state[6]_i_52\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \current_state[6]_i_53\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \current_state[6]_i_54\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \current_state[6]_i_56\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \current_state[6]_i_57\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \current_state[6]_i_58\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \current_state[70]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \current_state[82]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \current_state[84]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \current_state[88]_i_10\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \current_state[88]_i_12\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \current_state[88]_i_13\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \current_state[88]_i_19\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \current_state[88]_i_22\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \current_state[88]_i_23\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \current_state[88]_i_25\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \current_state[88]_i_27\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \current_state[88]_i_29\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \current_state[88]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \current_state[88]_i_30\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \current_state[88]_i_31\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \current_state[88]_i_32\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \current_state[88]_i_8\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \temp_addr[0]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \temp_addr[10]_i_4\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \temp_addr[10]_i_5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \temp_addr[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \temp_addr[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \temp_char[7]_i_10\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \temp_char[7]_i_11\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \temp_char[7]_i_3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of temp_dc_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of temp_dc_i_2 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \temp_index[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \temp_index[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \temp_index[3]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \temp_index[3]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \temp_page[0]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \temp_page[1]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \temp_spi_data[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \temp_spi_data[4]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \temp_spi_data[5]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \temp_spi_data[5]_i_3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \temp_spi_data[5]_i_7\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of temp_spi_en_i_1 : label is "soft_lutpair117";
begin
CHAR_LIB_COMP: entity work.partA_OLED_ip_0_1_charLib
     port map (
      addra(10) => \temp_addr_reg_n_0_[10]\,
      addra(9) => \temp_addr_reg_n_0_[9]\,
      addra(8) => \temp_addr_reg_n_0_[8]\,
      addra(7) => \temp_addr_reg_n_0_[7]\,
      addra(6) => \temp_addr_reg_n_0_[6]\,
      addra(5) => \temp_addr_reg_n_0_[5]\,
      addra(4) => \temp_addr_reg_n_0_[4]\,
      addra(3) => \temp_addr_reg_n_0_[3]\,
      addra(2) => \temp_addr_reg_n_0_[2]\,
      addra(1) => \temp_addr_reg_n_0_[1]\,
      addra(0) => \temp_addr_reg_n_0_[0]\,
      clka => CLK,
      douta(7 downto 0) => temp_dout(7 downto 0)
    );
DC_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => example_dc,
      I1 => \out\(1),
      O => DC
    );
DELAY_COMP: entity work.partA_OLED_ip_0_1_Delay_0
     port map (
      CLK => CLK,
      \FSM_sequential_current_state_reg[1]\ => SPI_COMP_n_1,
      RST => RST,
      \after_page_state_reg[1]\ => \current_state[88]_i_8_n_0\,
      current_state(1) => current_state(19),
      current_state(0) => current_state(0),
      \current_state_reg[13]\ => \current_state[88]_i_19_n_0\,
      \current_state_reg[16]\ => DELAY_COMP_n_0,
      \current_state_reg[16]_0\ => DELAY_COMP_n_3,
      \current_state_reg[16]_1\ => \current_state[57]_i_2_n_0\,
      \current_state_reg[16]_2\ => \temp_spi_data[5]_i_1__0_n_0\,
      \current_state_reg[17]\ => DELAY_COMP_n_2,
      \current_state_reg[1]\ => \current_state[88]_i_25_n_0\,
      \current_state_reg[1]_0\ => \current_state[62]_i_2_n_0\,
      \current_state_reg[2]\ => \current_state[88]_i_18_n_0\,
      \current_state_reg[36]\ => \current_state[88]_i_4_n_0\,
      \current_state_reg[3]\ => \current_state[88]_i_3_n_0\,
      \current_state_reg[49]\ => \current_state[60]_i_2_n_0\,
      \current_state_reg[52]\ => \current_state[88]_i_5_n_0\,
      \current_state_reg[57]\ => \current_state[88]_i_6_n_0\,
      \current_state_reg[64]\ => DELAY_COMP_n_1,
      temp_delay_en_reg => temp_delay_en_reg_n_0
    );
\FSM_onehot_current_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(3),
      I2 => \out\(1),
      I3 => init_done,
      I4 => \FSM_onehot_current_state[3]_i_3_n_0\,
      I5 => \FSM_onehot_current_state[3]_i_4_n_0\,
      O => E(0)
    );
\FSM_onehot_current_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => current_state(50),
      I1 => current_state(56),
      I2 => current_state(32),
      I3 => current_state(2),
      I4 => \current_state[88]_i_11_n_0\,
      I5 => \after_page_state[45]_i_7_n_0\,
      O => \FSM_onehot_current_state[3]_i_3_n_0\
    );
\FSM_onehot_current_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_onehot_current_state[3]_i_5_n_0\,
      I1 => \FSM_onehot_current_state[3]_i_6_n_0\,
      I2 => current_state(16),
      I3 => \current_state[13]_i_8_n_0\,
      I4 => current_state(19),
      I5 => current_state(34),
      O => \FSM_onehot_current_state[3]_i_4_n_0\
    );
\FSM_onehot_current_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \current_state[60]_i_8_n_0\,
      I1 => \after_state[88]_i_22_n_0\,
      I2 => current_state(52),
      I3 => current_state(17),
      I4 => current_state(3),
      I5 => current_state(21),
      O => \FSM_onehot_current_state[3]_i_5_n_0\
    );
\FSM_onehot_current_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \current_state[2]_i_36_n_0\,
      I1 => \current_state[13]_i_9_n_0\,
      I2 => \current_state[13]_i_11_n_0\,
      I3 => \FSM_onehot_current_state[3]_i_7_n_0\,
      I4 => current_state(9),
      I5 => current_state(49),
      O => \FSM_onehot_current_state[3]_i_6_n_0\
    );
\FSM_onehot_current_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => current_state(24),
      I1 => current_state(8),
      I2 => \out\(2),
      I3 => current_state(36),
      I4 => current_state(26),
      I5 => current_state(29),
      O => \FSM_onehot_current_state[3]_i_7_n_0\
    );
SPI_COMP: entity work.partA_OLED_ip_0_1_SpiCtrl_1
     port map (
      CLK => CLK,
      Q(0) => Q(0),
      RST => RST,
      current_state(0) => current_state(2),
      \current_state_reg[0]\ => \current_state[88]_i_27_n_0\,
      \current_state_reg[16]\ => SPI_COMP_n_1,
      \current_state_reg[28]\ => \current_state[88]_i_28_n_0\,
      example_sdo => example_sdo,
      \temp_spi_data_reg[2]\ => \temp_spi_data_reg_n_0_[2]\,
      \temp_spi_data_reg[3]\ => \temp_spi_data_reg_n_0_[3]\,
      \temp_spi_data_reg[5]\(3) => \temp_spi_data_reg_n_0_[5]\,
      \temp_spi_data_reg[5]\(2) => \temp_spi_data_reg_n_0_[4]\,
      \temp_spi_data_reg[5]\(1) => \temp_spi_data_reg_n_0_[1]\,
      \temp_spi_data_reg[5]\(0) => \temp_spi_data_reg_n_0_[0]\,
      \temp_spi_data_reg[6]\ => \temp_spi_data_reg_n_0_[6]\,
      \temp_spi_data_reg[7]\ => \temp_spi_data_reg_n_0_[7]\,
      temp_spi_en_reg => temp_spi_en_reg_n_0
    );
\after_char_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => temp_index(1),
      I1 => temp_index(0),
      I2 => temp_index(2),
      I3 => temp_index(3),
      O => after_char_state(0)
    );
\after_char_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => temp_index(3),
      I1 => temp_index(2),
      I2 => temp_index(0),
      I3 => temp_index(1),
      O => after_char_state(2)
    );
\after_char_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => temp_char,
      D => after_char_state(0),
      Q => \after_char_state_reg_n_0_[0]\,
      R => '0'
    );
\after_char_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => temp_char,
      D => after_char_state(2),
      Q => \after_char_state_reg_n_0_[2]\,
      R => '0'
    );
\after_page_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \temp_page_reg_n_0_[0]\,
      I1 => \temp_page_reg_n_0_[1]\,
      I2 => current_state(88),
      O => \after_page_state[0]_i_1_n_0\
    );
\after_page_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => current_state(88),
      I1 => \temp_page_reg_n_0_[0]\,
      I2 => \temp_page_reg_n_0_[1]\,
      O => \after_page_state[1]_i_1_n_0\
    );
\after_page_state[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \temp_page_reg_n_0_[1]\,
      I1 => \temp_page_reg_n_0_[0]\,
      I2 => current_state(88),
      O => \after_page_state[24]_i_1_n_0\
    );
\after_page_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => current_state(88),
      I1 => \temp_page_reg_n_0_[1]\,
      I2 => \temp_page_reg_n_0_[0]\,
      O => \after_page_state[2]_i_1_n_0\
    );
\after_page_state[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => \temp_index[3]_i_1_n_0\,
      I1 => \after_page_state[45]_i_3_n_0\,
      I2 => \after_page_state[45]_i_4_n_0\,
      I3 => \current_state[13]_i_4_n_0\,
      I4 => \out\(2),
      O => \after_page_state[45]_i_1_n_0\
    );
\after_page_state[45]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => current_state(88),
      O => \after_page_state[45]_i_2_n_0\
    );
\after_page_state[45]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \after_page_state[45]_i_5_n_0\,
      I1 => \after_page_state[45]_i_6_n_0\,
      I2 => current_state(29),
      I3 => current_state(26),
      I4 => \current_state[21]_i_10_n_0\,
      I5 => \after_page_state[45]_i_7_n_0\,
      O => \after_page_state[45]_i_3_n_0\
    );
\after_page_state[45]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => current_state(18),
      I1 => current_state(42),
      I2 => \current_state[18]_i_14_n_0\,
      I3 => current_state(16),
      I4 => current_state(34),
      I5 => \current_state[13]_i_7_n_0\,
      O => \after_page_state[45]_i_4_n_0\
    );
\after_page_state[45]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(21),
      I2 => current_state(8),
      I3 => current_state(24),
      I4 => current_state(36),
      I5 => current_state(19),
      O => \after_page_state[45]_i_5_n_0\
    );
\after_page_state[45]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => current_state(44),
      I1 => current_state(88),
      I2 => current_state(57),
      I3 => current_state(59),
      O => \after_page_state[45]_i_6_n_0\
    );
\after_page_state[45]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => current_state(53),
      I1 => current_state(62),
      I2 => \current_state[10]_i_5_n_0\,
      I3 => \current_state[24]_i_17_n_0\,
      I4 => current_state(33),
      I5 => current_state(38),
      O => \after_page_state[45]_i_7_n_0\
    );
\after_page_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_page_state[45]_i_1_n_0\,
      D => \after_page_state[0]_i_1_n_0\,
      Q => \after_page_state_reg_n_0_[0]\,
      R => '0'
    );
\after_page_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_page_state[45]_i_1_n_0\,
      D => \after_page_state[1]_i_1_n_0\,
      Q => \after_page_state_reg_n_0_[1]\,
      R => '0'
    );
\after_page_state_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_page_state[45]_i_1_n_0\,
      D => \after_page_state[24]_i_1_n_0\,
      Q => \after_page_state_reg_n_0_[24]\,
      R => '0'
    );
\after_page_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_page_state[45]_i_1_n_0\,
      D => \after_page_state[2]_i_1_n_0\,
      Q => \after_page_state_reg_n_0_[2]\,
      R => '0'
    );
\after_page_state_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_page_state[45]_i_1_n_0\,
      D => current_state(88),
      Q => \after_page_state_reg_n_0_[33]\,
      R => '0'
    );
\after_page_state_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_page_state[45]_i_1_n_0\,
      D => \after_page_state[45]_i_2_n_0\,
      Q => \after_page_state_reg_n_0_[45]\,
      R => '0'
    );
\after_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777770"
    )
        port map (
      I0 => current_state(4),
      I1 => current_state(0),
      I2 => temp_delay_en,
      I3 => current_state(2),
      I4 => \after_char_state_reg_n_0_[0]\,
      O => \after_state[0]_i_1_n_0\
    );
\after_state[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(4),
      I2 => current_state(10),
      O => \after_state[10]_i_1_n_0\
    );
\after_state[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => current_state(10),
      I1 => current_state(3),
      I2 => current_state(2),
      O => \after_state[12]_i_1_n_0\
    );
\after_state[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEFFEEFE"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(0),
      I2 => temp_delay_en,
      I3 => current_state(10),
      I4 => \after_char_state_reg_n_0_[2]\,
      O => \after_state[13]_i_1_n_0\
    );
\after_state[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440FFF"
    )
        port map (
      I0 => current_state(2),
      I1 => \after_char_state_reg_n_0_[0]\,
      I2 => current_state(9),
      I3 => current_state(4),
      I4 => current_state(3),
      O => \after_state[17]_i_1_n_0\
    );
\after_state[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8C8C8C"
    )
        port map (
      I0 => \after_char_state_reg_n_0_[2]\,
      I1 => current_state(3),
      I2 => current_state(4),
      I3 => current_state(9),
      I4 => current_state(10),
      O => \after_state[18]_i_1_n_0\
    );
\after_state[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F222"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(4),
      I2 => current_state(9),
      I3 => current_state(10),
      I4 => temp_delay_en,
      O => \after_state[19]_i_1_n_0\
    );
\after_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF88F0"
    )
        port map (
      I0 => current_state(9),
      I1 => current_state(4),
      I2 => current_state(3),
      I3 => current_state(0),
      I4 => temp_delay_en,
      O => \after_state[1]_i_1_n_0\
    );
\after_state[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACA0A0A0"
    )
        port map (
      I0 => current_state(69),
      I1 => current_state(70),
      I2 => temp_delay_en,
      I3 => current_state(3),
      I4 => \after_char_state_reg_n_0_[0]\,
      O => \after_state[20]_i_1_n_0\
    );
\after_state[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(4),
      I2 => temp_delay_en,
      O => \after_state[21]_i_1__0_n_0\
    );
\after_state[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => \after_char_state_reg_n_0_[0]\,
      I1 => current_state(3),
      I2 => current_state(4),
      I3 => current_state(10),
      O => \after_state[24]_i_1_n_0\
    );
\after_state[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => current_state(10),
      I1 => current_state(9),
      I2 => current_state(4),
      I3 => current_state(3),
      O => \after_state[26]_i_1_n_0\
    );
\after_state[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => current_state(10),
      I1 => current_state(3),
      O => \after_state[27]_i_1_n_0\
    );
\after_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"737762666A6E6A6E"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(0),
      I2 => temp_delay_en,
      I3 => current_state(70),
      I4 => \after_char_state_reg_n_0_[2]\,
      I5 => current_state(3),
      O => \after_state[2]_i_1_n_0\
    );
\after_state[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(2),
      I2 => temp_delay_en,
      I3 => current_state(10),
      O => \after_state[32]_i_1_n_0\
    );
\after_state[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F3"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(3),
      I2 => \after_char_state_reg_n_0_[2]\,
      I3 => current_state(10),
      I4 => temp_delay_en,
      O => \after_state[33]_i_1_n_0\
    );
\after_state[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3222333330003000"
    )
        port map (
      I0 => \after_char_state_reg_n_0_[0]\,
      I1 => temp_delay_en,
      I2 => current_state(10),
      I3 => current_state(9),
      I4 => current_state(4),
      I5 => current_state(3),
      O => \after_state[34]_i_1_n_0\
    );
\after_state[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => temp_delay_en,
      I1 => current_state(10),
      I2 => current_state(9),
      I3 => current_state(2),
      O => \after_state[35]_i_1_n_0\
    );
\after_state[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => temp_delay_en,
      I1 => current_state(69),
      O => \after_state[36]_i_1_n_0\
    );
\after_state[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => temp_delay_en,
      I1 => current_state(3),
      I2 => current_state(10),
      O => \after_state[37]_i_1__0_n_0\
    );
\after_state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA82C3C3AA020303"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(3),
      I2 => current_state(4),
      I3 => current_state(2),
      I4 => temp_delay_en,
      I5 => \after_char_state_reg_n_0_[2]\,
      O => \after_state[3]_i_1__0_n_0\
    );
\after_state[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3222333330003000"
    )
        port map (
      I0 => \after_char_state_reg_n_0_[2]\,
      I1 => temp_delay_en,
      I2 => current_state(10),
      I3 => current_state(9),
      I4 => current_state(4),
      I5 => current_state(3),
      O => \after_state[40]_i_1_n_0\
    );
\after_state[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF080000AA08"
    )
        port map (
      I0 => current_state(10),
      I1 => current_state(9),
      I2 => current_state(2),
      I3 => current_state(3),
      I4 => temp_delay_en,
      I5 => \after_char_state_reg_n_0_[2]\,
      O => \after_state[41]_i_1_n_0\
    );
\after_state[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F00003F1500003F"
    )
        port map (
      I0 => current_state(3),
      I1 => temp_delay_en,
      I2 => current_state(10),
      I3 => current_state(4),
      I4 => current_state(9),
      I5 => \after_char_state_reg_n_0_[0]\,
      O => \after_state[42]_i_1_n_0\
    );
\after_state[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAA0808"
    )
        port map (
      I0 => current_state(10),
      I1 => current_state(9),
      I2 => current_state(2),
      I3 => \after_char_state_reg_n_0_[0]\,
      I4 => current_state(3),
      I5 => temp_delay_en,
      O => \after_state[43]_i_1_n_0\
    );
\after_state[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4055"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(3),
      I2 => \after_char_state_reg_n_0_[2]\,
      I3 => current_state(9),
      O => \after_state[44]_i_1__0_n_0\
    );
\after_state[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3FFF2"
    )
        port map (
      I0 => \after_char_state_reg_n_0_[0]\,
      I1 => current_state(10),
      I2 => current_state(2),
      I3 => current_state(0),
      I4 => temp_delay_en,
      O => \after_state[45]_i_1_n_0\
    );
\after_state[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(2),
      I2 => current_state(10),
      O => \after_state[46]_i_1_n_0\
    );
\after_state[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0040"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(9),
      I2 => current_state(10),
      I3 => temp_delay_en,
      I4 => current_state(3),
      O => \after_state[48]_i_1_n_0\
    );
\after_state[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => temp_delay_en,
      I1 => current_state(10),
      I2 => current_state(3),
      I3 => current_state(4),
      O => \after_state[4]_i_1_n_0\
    );
\after_state[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D5D5D5"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(4),
      I2 => \after_char_state_reg_n_0_[2]\,
      I3 => current_state(10),
      I4 => current_state(9),
      O => \after_state[50]_i_1_n_0\
    );
\after_state[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => current_state(4),
      I1 => current_state(3),
      O => \after_state[52]_i_1_n_0\
    );
\after_state[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(10),
      I2 => current_state(9),
      O => \after_state[56]_i_1_n_0\
    );
\after_state[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BCBCBC"
    )
        port map (
      I0 => \after_char_state_reg_n_0_[2]\,
      I1 => current_state(4),
      I2 => current_state(3),
      I3 => current_state(10),
      I4 => temp_delay_en,
      O => \after_state[62]_i_1_n_0\
    );
\after_state[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"404F"
    )
        port map (
      I0 => current_state(2),
      I1 => \after_char_state_reg_n_0_[2]\,
      I2 => current_state(3),
      I3 => current_state(10),
      O => \after_state[64]_i_1_n_0\
    );
\after_state[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000077"
    )
        port map (
      I0 => temp_delay_en,
      I1 => current_state(10),
      I2 => current_state(3),
      I3 => current_state(4),
      I4 => current_state(9),
      O => \after_state[65]_i_1_n_0\
    );
\after_state[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F040"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(9),
      I2 => current_state(10),
      I3 => current_state(3),
      I4 => temp_delay_en,
      O => \after_state[66]_i_1_n_0\
    );
\after_state[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE6E6E6"
    )
        port map (
      I0 => current_state(9),
      I1 => current_state(4),
      I2 => current_state(3),
      I3 => current_state(10),
      I4 => temp_delay_en,
      O => \after_state[6]_i_1_n_0\
    );
\after_state[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D0D0D0000F0F0F"
    )
        port map (
      I0 => current_state(3),
      I1 => \after_char_state_reg_n_0_[2]\,
      I2 => current_state(4),
      I3 => current_state(10),
      I4 => temp_delay_en,
      I5 => current_state(9),
      O => \after_state[70]_i_1_n_0\
    );
\after_state[88]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \after_state[88]_i_3_n_0\,
      I1 => \after_state[88]_i_4_n_0\,
      I2 => \after_state[88]_i_5_n_0\,
      I3 => \temp_addr[10]_i_1_n_0\,
      I4 => \after_state[88]_i_6_n_0\,
      O => \after_state[88]_i_1_n_0\
    );
\after_state[88]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \after_state[88]_i_21_n_0\,
      I1 => \after_state[88]_i_22_n_0\,
      I2 => current_state(24),
      I3 => current_state(8),
      I4 => \current_state[0]_i_24_n_0\,
      I5 => current_state(18),
      O => \after_state[88]_i_10_n_0\
    );
\after_state[88]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => current_state(52),
      I1 => current_state(17),
      I2 => current_state(26),
      I3 => current_state(2),
      O => \after_state[88]_i_11_n_0\
    );
\after_state[88]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => current_state(12),
      I1 => current_state(35),
      O => \after_state[88]_i_12_n_0\
    );
\after_state[88]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => current_state(65),
      I1 => current_state(42),
      I2 => current_state(66),
      I3 => current_state(62),
      I4 => current_state(36),
      I5 => \after_state[88]_i_23_n_0\,
      O => \after_state[88]_i_13_n_0\
    );
\after_state[88]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => current_state(34),
      I1 => current_state(19),
      I2 => \current_state[21]_i_17_n_0\,
      I3 => \current_state[21]_i_13_n_0\,
      I4 => current_state(50),
      I5 => \after_state[88]_i_24_n_0\,
      O => \after_state[88]_i_14_n_0\
    );
\after_state[88]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => temp_delay_en,
      I1 => current_state(2),
      O => \after_state[88]_i_15_n_0\
    );
\after_state[88]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(11),
      O => \after_state[88]_i_16_n_0\
    );
\after_state[88]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \current_state[6]_i_25_n_0\,
      I1 => \current_state[0]_i_13_n_0\,
      I2 => current_state(18),
      I3 => current_state(62),
      I4 => current_state(53),
      I5 => \current_state[21]_i_10_n_0\,
      O => \after_state[88]_i_17_n_0\
    );
\after_state[88]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => current_state(19),
      I1 => current_state(36),
      O => \after_state[88]_i_18_n_0\
    );
\after_state[88]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => current_state(26),
      I1 => current_state(29),
      I2 => current_state(28),
      O => \after_state[88]_i_19_n_0\
    );
\after_state[88]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \after_char_state_reg_n_0_[2]\,
      I1 => current_state(3),
      I2 => current_state(70),
      O => \after_state[88]_i_2_n_0\
    );
\after_state[88]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => current_state(33),
      I1 => current_state(32),
      O => \after_state[88]_i_20_n_0\
    );
\after_state[88]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => current_state(29),
      I1 => current_state(60),
      I2 => current_state(41),
      I3 => current_state(28),
      O => \after_state[88]_i_21_n_0\
    );
\after_state[88]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => current_state(11),
      I1 => current_state(27),
      I2 => current_state(59),
      I3 => current_state(57),
      O => \after_state[88]_i_22_n_0\
    );
\after_state[88]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010100"
    )
        port map (
      I0 => current_state(64),
      I1 => current_state(84),
      I2 => current_state(53),
      I3 => current_state(0),
      I4 => temp_delay_en,
      O => \after_state[88]_i_23_n_0\
    );
\after_state[88]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => current_state(10),
      I1 => current_state(68),
      I2 => current_state(38),
      I3 => current_state(56),
      O => \after_state[88]_i_24_n_0\
    );
\after_state[88]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \current_state[36]_i_7_n_0\,
      I1 => \after_state[88]_i_7_n_0\,
      I2 => \temp_spi_data[5]_i_4_n_0\,
      I3 => current_state(49),
      I4 => current_state(9),
      O => \after_state[88]_i_3_n_0\
    );
\after_state[88]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \after_state[88]_i_8_n_0\,
      I1 => \after_state[88]_i_9_n_0\,
      I2 => \current_state[13]_i_8_n_0\,
      I3 => \current_state[88]_i_12_n_0\,
      I4 => current_state(16),
      I5 => \current_state[60]_i_6_n_0\,
      O => \after_state[88]_i_4_n_0\
    );
\after_state[88]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \after_state[88]_i_10_n_0\,
      I1 => \after_state[88]_i_11_n_0\,
      I2 => \after_state[88]_i_12_n_0\,
      I3 => \after_state[88]_i_13_n_0\,
      I4 => \after_state[88]_i_14_n_0\,
      I5 => \current_state[88]_i_24_n_0\,
      O => \after_state[88]_i_5_n_0\
    );
\after_state[88]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \current_state[21]_i_15_n_0\,
      I1 => \after_state[88]_i_8_n_0\,
      I2 => \after_state[88]_i_15_n_0\,
      I3 => \after_state[88]_i_16_n_0\,
      I4 => \after_state[88]_i_17_n_0\,
      I5 => temp_delay_en_i_2_n_0,
      O => \after_state[88]_i_6_n_0\
    );
\after_state[88]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[60]_i_4_n_0\,
      I1 => \current_state[0]_i_24_n_0\,
      I2 => \after_state[88]_i_18_n_0\,
      I3 => current_state(41),
      I4 => current_state(60),
      I5 => \after_state[88]_i_19_n_0\,
      O => \after_state[88]_i_7_n_0\
    );
\after_state[88]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \current_screen[1][2][7]_i_5_n_0\,
      I1 => \after_state[88]_i_20_n_0\,
      I2 => current_state(12),
      I3 => current_state(35),
      I4 => current_state(66),
      I5 => current_state(65),
      O => \after_state[88]_i_8_n_0\
    );
\after_state[88]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => current_state(34),
      I1 => current_state(19),
      I2 => \current_state[88]_i_30_n_0\,
      I3 => \current_state[27]_i_29_n_0\,
      I4 => \current_state[60]_i_11_n_0\,
      I5 => \current_state[60]_i_9_n_0\,
      O => \after_state[88]_i_9_n_0\
    );
\after_state[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440FFF"
    )
        port map (
      I0 => current_state(2),
      I1 => \after_char_state_reg_n_0_[2]\,
      I2 => current_state(9),
      I3 => current_state(4),
      I4 => current_state(3),
      O => \after_state[8]_i_1_n_0\
    );
\after_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[0]_i_1_n_0\,
      Q => \after_state_reg_n_0_[0]\,
      R => '0'
    );
\after_state_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[10]_i_1_n_0\,
      Q => \after_state_reg_n_0_[10]\,
      R => '0'
    );
\after_state_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[12]_i_1_n_0\,
      Q => \after_state_reg_n_0_[12]\,
      R => '0'
    );
\after_state_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[13]_i_1_n_0\,
      Q => \after_state_reg_n_0_[13]\,
      R => '0'
    );
\after_state_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[17]_i_1_n_0\,
      Q => \after_state_reg_n_0_[17]\,
      R => '0'
    );
\after_state_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[18]_i_1_n_0\,
      Q => \after_state_reg_n_0_[18]\,
      R => '0'
    );
\after_state_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[19]_i_1_n_0\,
      Q => \after_state_reg_n_0_[19]\,
      R => '0'
    );
\after_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[1]_i_1_n_0\,
      Q => \after_state_reg_n_0_[1]\,
      R => '0'
    );
\after_state_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[20]_i_1_n_0\,
      Q => \after_state_reg_n_0_[20]\,
      R => '0'
    );
\after_state_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[21]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[21]\,
      R => '0'
    );
\after_state_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[24]_i_1_n_0\,
      Q => \after_state_reg_n_0_[24]\,
      R => '0'
    );
\after_state_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[26]_i_1_n_0\,
      Q => \after_state_reg_n_0_[26]\,
      R => '0'
    );
\after_state_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[27]_i_1_n_0\,
      Q => \after_state_reg_n_0_[27]\,
      R => '0'
    );
\after_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[2]_i_1_n_0\,
      Q => \after_state_reg_n_0_[2]\,
      R => '0'
    );
\after_state_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[32]_i_1_n_0\,
      Q => \after_state_reg_n_0_[32]\,
      R => '0'
    );
\after_state_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[33]_i_1_n_0\,
      Q => \after_state_reg_n_0_[33]\,
      R => '0'
    );
\after_state_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[34]_i_1_n_0\,
      Q => \after_state_reg_n_0_[34]\,
      R => '0'
    );
\after_state_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[35]_i_1_n_0\,
      Q => \after_state_reg_n_0_[35]\,
      R => '0'
    );
\after_state_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[36]_i_1_n_0\,
      Q => \after_state_reg_n_0_[36]\,
      R => '0'
    );
\after_state_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[37]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[37]\,
      R => '0'
    );
\after_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[3]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[3]\,
      R => '0'
    );
\after_state_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[40]_i_1_n_0\,
      Q => \after_state_reg_n_0_[40]\,
      R => '0'
    );
\after_state_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[41]_i_1_n_0\,
      Q => \after_state_reg_n_0_[41]\,
      R => '0'
    );
\after_state_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[42]_i_1_n_0\,
      Q => \after_state_reg_n_0_[42]\,
      R => '0'
    );
\after_state_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[43]_i_1_n_0\,
      Q => \after_state_reg_n_0_[43]\,
      R => '0'
    );
\after_state_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[44]_i_1__0_n_0\,
      Q => \after_state_reg_n_0_[44]\,
      R => '0'
    );
\after_state_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[45]_i_1_n_0\,
      Q => \after_state_reg_n_0_[45]\,
      R => '0'
    );
\after_state_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[46]_i_1_n_0\,
      Q => \after_state_reg_n_0_[46]\,
      R => '0'
    );
\after_state_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[48]_i_1_n_0\,
      Q => \after_state_reg_n_0_[48]\,
      R => '0'
    );
\after_state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[4]_i_1_n_0\,
      Q => \after_state_reg_n_0_[4]\,
      R => '0'
    );
\after_state_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[50]_i_1_n_0\,
      Q => \after_state_reg_n_0_[50]\,
      R => '0'
    );
\after_state_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[52]_i_1_n_0\,
      Q => \after_state_reg_n_0_[52]\,
      R => '0'
    );
\after_state_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[56]_i_1_n_0\,
      Q => \after_state_reg_n_0_[56]\,
      R => '0'
    );
\after_state_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[62]_i_1_n_0\,
      Q => \after_state_reg_n_0_[62]\,
      R => '0'
    );
\after_state_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[64]_i_1_n_0\,
      Q => \after_state_reg_n_0_[64]\,
      R => '0'
    );
\after_state_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[65]_i_1_n_0\,
      Q => \after_state_reg_n_0_[65]\,
      R => '0'
    );
\after_state_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[66]_i_1_n_0\,
      Q => \after_state_reg_n_0_[66]\,
      R => '0'
    );
\after_state_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[6]_i_1_n_0\,
      Q => \after_state_reg_n_0_[6]\,
      R => '0'
    );
\after_state_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[70]_i_1_n_0\,
      Q => \after_state_reg_n_0_[70]\,
      R => '0'
    );
\after_state_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[88]_i_2_n_0\,
      Q => \after_state_reg_n_0_[88]\,
      R => '0'
    );
\after_state_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_state[88]_i_1_n_0\,
      D => \after_state[8]_i_1_n_0\,
      Q => \after_state_reg_n_0_[8]\,
      R => '0'
    );
\current_screen[1][2][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \current_screen[1][2][7]_i_2_n_0\,
      I1 => \current_screen[1][2][7]_i_3_n_0\,
      I2 => \current_screen[1][2][7]_i_4_n_0\,
      I3 => \current_state[0]_i_4_n_0\,
      I4 => \current_screen[1][2][7]_i_5_n_0\,
      O => \current_screen[1][2][7]_i_1_n_0\
    );
\current_screen[1][2][7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => current_state(62),
      I1 => current_state(53),
      I2 => current_state(56),
      I3 => current_state(18),
      O => \current_screen[1][2][7]_i_10_n_0\
    );
\current_screen[1][2][7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => current_state(52),
      I1 => current_state(17),
      O => \current_screen[1][2][7]_i_11_n_0\
    );
\current_screen[1][2][7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => current_state(69),
      I1 => current_state(70),
      O => \current_screen[1][2][7]_i_12_n_0\
    );
\current_screen[1][2][7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => current_state(64),
      I1 => current_state(84),
      O => \current_screen[1][2][7]_i_13_n_0\
    );
\current_screen[1][2][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \current_screen[1][2][7]_i_6_n_0\,
      I1 => \current_screen[1][2][7]_i_7_n_0\,
      I2 => \current_screen[1][2][7]_i_8_n_0\,
      I3 => \current_screen[1][2][7]_i_9_n_0\,
      I4 => current_state(35),
      I5 => current_state(12),
      O => \current_screen[1][2][7]_i_2_n_0\
    );
\current_screen[1][2][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => current_state(48),
      I1 => current_state(40),
      I2 => \current_screen[1][2][7]_i_10_n_0\,
      I3 => current_state(42),
      I4 => temp_delay_en,
      I5 => current_state(0),
      O => \current_screen[1][2][7]_i_3_n_0\
    );
\current_screen[1][2][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \current_screen[1][2][7]_i_11_n_0\,
      I1 => current_state(26),
      I2 => current_state(28),
      I3 => current_state(29),
      I4 => current_state(60),
      I5 => current_state(41),
      O => \current_screen[1][2][7]_i_4_n_0\
    );
\current_screen[1][2][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => current_state(9),
      I1 => current_state(49),
      I2 => current_state(43),
      I3 => current_state(82),
      I4 => \current_screen[1][2][7]_i_12_n_0\,
      I5 => \current_screen[1][2][7]_i_13_n_0\,
      O => \current_screen[1][2][7]_i_5_n_0\
    );
\current_screen[1][2][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => current_state(32),
      I1 => current_state(45),
      I2 => current_state(46),
      I3 => current_state(33),
      I4 => current_state(37),
      O => \current_screen[1][2][7]_i_6_n_0\
    );
\current_screen[1][2][7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => current_state(16),
      I1 => current_state(34),
      O => \current_screen[1][2][7]_i_7_n_0\
    );
\current_screen[1][2][7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => current_state(24),
      I1 => current_state(3),
      I2 => current_state(21),
      I3 => current_state(50),
      I4 => current_state(19),
      I5 => current_state(36),
      O => \current_screen[1][2][7]_i_8_n_0\
    );
\current_screen[1][2][7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => current_state(10),
      I1 => current_state(68),
      I2 => current_state(88),
      I3 => current_state(65),
      I4 => current_state(66),
      I5 => current_state(38),
      O => \current_screen[1][2][7]_i_9_n_0\
    );
\current_screen_reg[0][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(0),
      Q => \current_screen_reg[0][0]__0\(0),
      R => '0'
    );
\current_screen_reg[0][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(1),
      Q => \current_screen_reg[0][0]__0\(1),
      R => '0'
    );
\current_screen_reg[0][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(2),
      Q => \current_screen_reg[0][0]__0\(2),
      R => '0'
    );
\current_screen_reg[0][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(3),
      Q => \current_screen_reg[0][0]__0\(3),
      R => '0'
    );
\current_screen_reg[0][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(4),
      Q => \current_screen_reg[0][0]__0\(4),
      R => '0'
    );
\current_screen_reg[0][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(5),
      Q => \current_screen_reg[0][0]__0\(5),
      R => '0'
    );
\current_screen_reg[0][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(6),
      Q => \current_screen_reg[0][0]__0\(6),
      R => '0'
    );
\current_screen_reg[0][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(7),
      Q => \current_screen_reg[0][0]__0\(7),
      R => '0'
    );
\current_screen_reg[0][10][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(80),
      Q => \current_screen_reg[0][10]__0\(0),
      R => '0'
    );
\current_screen_reg[0][10][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(81),
      Q => \current_screen_reg[0][10]__0\(1),
      R => '0'
    );
\current_screen_reg[0][10][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(82),
      Q => \current_screen_reg[0][10]__0\(2),
      R => '0'
    );
\current_screen_reg[0][10][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(83),
      Q => \current_screen_reg[0][10]__0\(3),
      R => '0'
    );
\current_screen_reg[0][10][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(84),
      Q => \current_screen_reg[0][10]__0\(4),
      R => '0'
    );
\current_screen_reg[0][10][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(85),
      Q => \current_screen_reg[0][10]__0\(5),
      R => '0'
    );
\current_screen_reg[0][10][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(86),
      Q => \current_screen_reg[0][10]__0\(6),
      R => '0'
    );
\current_screen_reg[0][10][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(87),
      Q => \current_screen_reg[0][10]__0\(7),
      R => '0'
    );
\current_screen_reg[0][11][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(88),
      Q => \current_screen_reg[0][11]__0\(0),
      R => '0'
    );
\current_screen_reg[0][11][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(89),
      Q => \current_screen_reg[0][11]__0\(1),
      R => '0'
    );
\current_screen_reg[0][11][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(90),
      Q => \current_screen_reg[0][11]__0\(2),
      R => '0'
    );
\current_screen_reg[0][11][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(91),
      Q => \current_screen_reg[0][11]__0\(3),
      R => '0'
    );
\current_screen_reg[0][11][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(92),
      Q => \current_screen_reg[0][11]__0\(4),
      R => '0'
    );
\current_screen_reg[0][11][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(93),
      Q => \current_screen_reg[0][11]__0\(5),
      R => '0'
    );
\current_screen_reg[0][11][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(94),
      Q => \current_screen_reg[0][11]__0\(6),
      R => '0'
    );
\current_screen_reg[0][11][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(95),
      Q => \current_screen_reg[0][11]__0\(7),
      R => '0'
    );
\current_screen_reg[0][12][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(96),
      Q => \current_screen_reg[0][12]__0\(0),
      R => '0'
    );
\current_screen_reg[0][12][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(97),
      Q => \current_screen_reg[0][12]__0\(1),
      R => '0'
    );
\current_screen_reg[0][12][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(98),
      Q => \current_screen_reg[0][12]__0\(2),
      R => '0'
    );
\current_screen_reg[0][12][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(99),
      Q => \current_screen_reg[0][12]__0\(3),
      R => '0'
    );
\current_screen_reg[0][12][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(100),
      Q => \current_screen_reg[0][12]__0\(4),
      R => '0'
    );
\current_screen_reg[0][12][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(101),
      Q => \current_screen_reg[0][12]__0\(5),
      R => '0'
    );
\current_screen_reg[0][12][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(102),
      Q => \current_screen_reg[0][12]__0\(6),
      R => '0'
    );
\current_screen_reg[0][12][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(103),
      Q => \current_screen_reg[0][12]__0\(7),
      R => '0'
    );
\current_screen_reg[0][13][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(104),
      Q => \current_screen_reg[0][13]__0\(0),
      R => '0'
    );
\current_screen_reg[0][13][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(105),
      Q => \current_screen_reg[0][13]__0\(1),
      R => '0'
    );
\current_screen_reg[0][13][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(106),
      Q => \current_screen_reg[0][13]__0\(2),
      R => '0'
    );
\current_screen_reg[0][13][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(107),
      Q => \current_screen_reg[0][13]__0\(3),
      R => '0'
    );
\current_screen_reg[0][13][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(108),
      Q => \current_screen_reg[0][13]__0\(4),
      R => '0'
    );
\current_screen_reg[0][13][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(109),
      Q => \current_screen_reg[0][13]__0\(5),
      R => '0'
    );
\current_screen_reg[0][13][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(110),
      Q => \current_screen_reg[0][13]__0\(6),
      R => '0'
    );
\current_screen_reg[0][13][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(111),
      Q => \current_screen_reg[0][13]__0\(7),
      R => '0'
    );
\current_screen_reg[0][14][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(112),
      Q => \current_screen_reg[0][14]__0\(0),
      R => '0'
    );
\current_screen_reg[0][14][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(113),
      Q => \current_screen_reg[0][14]__0\(1),
      R => '0'
    );
\current_screen_reg[0][14][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(114),
      Q => \current_screen_reg[0][14]__0\(2),
      R => '0'
    );
\current_screen_reg[0][14][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(115),
      Q => \current_screen_reg[0][14]__0\(3),
      R => '0'
    );
\current_screen_reg[0][14][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(116),
      Q => \current_screen_reg[0][14]__0\(4),
      R => '0'
    );
\current_screen_reg[0][14][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(117),
      Q => \current_screen_reg[0][14]__0\(5),
      R => '0'
    );
\current_screen_reg[0][14][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(118),
      Q => \current_screen_reg[0][14]__0\(6),
      R => '0'
    );
\current_screen_reg[0][14][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(119),
      Q => \current_screen_reg[0][14]__0\(7),
      R => '0'
    );
\current_screen_reg[0][15][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(120),
      Q => \current_screen_reg[0][15]__0\(0),
      R => '0'
    );
\current_screen_reg[0][15][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(121),
      Q => \current_screen_reg[0][15]__0\(1),
      R => '0'
    );
\current_screen_reg[0][15][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(122),
      Q => \current_screen_reg[0][15]__0\(2),
      R => '0'
    );
\current_screen_reg[0][15][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(123),
      Q => \current_screen_reg[0][15]__0\(3),
      R => '0'
    );
\current_screen_reg[0][15][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(124),
      Q => \current_screen_reg[0][15]__0\(4),
      R => '0'
    );
\current_screen_reg[0][15][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(125),
      Q => \current_screen_reg[0][15]__0\(5),
      R => '0'
    );
\current_screen_reg[0][15][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(126),
      Q => \current_screen_reg[0][15]__0\(6),
      R => '0'
    );
\current_screen_reg[0][15][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(127),
      Q => \current_screen_reg[0][15]__0\(7),
      R => '0'
    );
\current_screen_reg[0][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(8),
      Q => \current_screen_reg[0][1]__0\(0),
      R => '0'
    );
\current_screen_reg[0][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(9),
      Q => \current_screen_reg[0][1]__0\(1),
      R => '0'
    );
\current_screen_reg[0][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(10),
      Q => \current_screen_reg[0][1]__0\(2),
      R => '0'
    );
\current_screen_reg[0][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(11),
      Q => \current_screen_reg[0][1]__0\(3),
      R => '0'
    );
\current_screen_reg[0][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(12),
      Q => \current_screen_reg[0][1]__0\(4),
      R => '0'
    );
\current_screen_reg[0][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(13),
      Q => \current_screen_reg[0][1]__0\(5),
      R => '0'
    );
\current_screen_reg[0][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(14),
      Q => \current_screen_reg[0][1]__0\(6),
      R => '0'
    );
\current_screen_reg[0][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(15),
      Q => \current_screen_reg[0][1]__0\(7),
      R => '0'
    );
\current_screen_reg[0][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(16),
      Q => \current_screen_reg[0][2]__0\(0),
      R => '0'
    );
\current_screen_reg[0][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(17),
      Q => \current_screen_reg[0][2]__0\(1),
      R => '0'
    );
\current_screen_reg[0][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(18),
      Q => \current_screen_reg[0][2]__0\(2),
      R => '0'
    );
\current_screen_reg[0][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(19),
      Q => \current_screen_reg[0][2]__0\(3),
      R => '0'
    );
\current_screen_reg[0][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(20),
      Q => \current_screen_reg[0][2]__0\(4),
      R => '0'
    );
\current_screen_reg[0][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(21),
      Q => \current_screen_reg[0][2]__0\(5),
      R => '0'
    );
\current_screen_reg[0][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(22),
      Q => \current_screen_reg[0][2]__0\(6),
      R => '0'
    );
\current_screen_reg[0][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(23),
      Q => \current_screen_reg[0][2]__0\(7),
      R => '0'
    );
\current_screen_reg[0][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(24),
      Q => \current_screen_reg[0][3]__0\(0),
      R => '0'
    );
\current_screen_reg[0][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(25),
      Q => \current_screen_reg[0][3]__0\(1),
      R => '0'
    );
\current_screen_reg[0][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(26),
      Q => \current_screen_reg[0][3]__0\(2),
      R => '0'
    );
\current_screen_reg[0][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(27),
      Q => \current_screen_reg[0][3]__0\(3),
      R => '0'
    );
\current_screen_reg[0][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(28),
      Q => \current_screen_reg[0][3]__0\(4),
      R => '0'
    );
\current_screen_reg[0][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(29),
      Q => \current_screen_reg[0][3]__0\(5),
      R => '0'
    );
\current_screen_reg[0][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(30),
      Q => \current_screen_reg[0][3]__0\(6),
      R => '0'
    );
\current_screen_reg[0][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(31),
      Q => \current_screen_reg[0][3]__0\(7),
      R => '0'
    );
\current_screen_reg[0][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(32),
      Q => \current_screen_reg[0][4]__0\(0),
      R => '0'
    );
\current_screen_reg[0][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(33),
      Q => \current_screen_reg[0][4]__0\(1),
      R => '0'
    );
\current_screen_reg[0][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(34),
      Q => \current_screen_reg[0][4]__0\(2),
      R => '0'
    );
\current_screen_reg[0][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(35),
      Q => \current_screen_reg[0][4]__0\(3),
      R => '0'
    );
\current_screen_reg[0][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(36),
      Q => \current_screen_reg[0][4]__0\(4),
      R => '0'
    );
\current_screen_reg[0][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(37),
      Q => \current_screen_reg[0][4]__0\(5),
      R => '0'
    );
\current_screen_reg[0][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(38),
      Q => \current_screen_reg[0][4]__0\(6),
      R => '0'
    );
\current_screen_reg[0][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(39),
      Q => \current_screen_reg[0][4]__0\(7),
      R => '0'
    );
\current_screen_reg[0][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(40),
      Q => \current_screen_reg[0][5]__0\(0),
      R => '0'
    );
\current_screen_reg[0][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(41),
      Q => \current_screen_reg[0][5]__0\(1),
      R => '0'
    );
\current_screen_reg[0][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(42),
      Q => \current_screen_reg[0][5]__0\(2),
      R => '0'
    );
\current_screen_reg[0][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(43),
      Q => \current_screen_reg[0][5]__0\(3),
      R => '0'
    );
\current_screen_reg[0][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(44),
      Q => \current_screen_reg[0][5]__0\(4),
      R => '0'
    );
\current_screen_reg[0][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(45),
      Q => \current_screen_reg[0][5]__0\(5),
      R => '0'
    );
\current_screen_reg[0][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(46),
      Q => \current_screen_reg[0][5]__0\(6),
      R => '0'
    );
\current_screen_reg[0][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(47),
      Q => \current_screen_reg[0][5]__0\(7),
      R => '0'
    );
\current_screen_reg[0][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(48),
      Q => \current_screen_reg[0][6]__0\(0),
      R => '0'
    );
\current_screen_reg[0][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(49),
      Q => \current_screen_reg[0][6]__0\(1),
      R => '0'
    );
\current_screen_reg[0][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(50),
      Q => \current_screen_reg[0][6]__0\(2),
      R => '0'
    );
\current_screen_reg[0][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(51),
      Q => \current_screen_reg[0][6]__0\(3),
      R => '0'
    );
\current_screen_reg[0][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(52),
      Q => \current_screen_reg[0][6]__0\(4),
      R => '0'
    );
\current_screen_reg[0][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(53),
      Q => \current_screen_reg[0][6]__0\(5),
      R => '0'
    );
\current_screen_reg[0][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(54),
      Q => \current_screen_reg[0][6]__0\(6),
      R => '0'
    );
\current_screen_reg[0][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(55),
      Q => \current_screen_reg[0][6]__0\(7),
      R => '0'
    );
\current_screen_reg[0][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(56),
      Q => \current_screen_reg[0][7]__0\(0),
      R => '0'
    );
\current_screen_reg[0][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(57),
      Q => \current_screen_reg[0][7]__0\(1),
      R => '0'
    );
\current_screen_reg[0][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(58),
      Q => \current_screen_reg[0][7]__0\(2),
      R => '0'
    );
\current_screen_reg[0][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(59),
      Q => \current_screen_reg[0][7]__0\(3),
      R => '0'
    );
\current_screen_reg[0][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(60),
      Q => \current_screen_reg[0][7]__0\(4),
      R => '0'
    );
\current_screen_reg[0][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(61),
      Q => \current_screen_reg[0][7]__0\(5),
      R => '0'
    );
\current_screen_reg[0][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(62),
      Q => \current_screen_reg[0][7]__0\(6),
      R => '0'
    );
\current_screen_reg[0][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(63),
      Q => \current_screen_reg[0][7]__0\(7),
      R => '0'
    );
\current_screen_reg[0][8][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(64),
      Q => \current_screen_reg[0][8]__0\(0),
      R => '0'
    );
\current_screen_reg[0][8][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(65),
      Q => \current_screen_reg[0][8]__0\(1),
      R => '0'
    );
\current_screen_reg[0][8][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(66),
      Q => \current_screen_reg[0][8]__0\(2),
      R => '0'
    );
\current_screen_reg[0][8][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(67),
      Q => \current_screen_reg[0][8]__0\(3),
      R => '0'
    );
\current_screen_reg[0][8][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(68),
      Q => \current_screen_reg[0][8]__0\(4),
      R => '0'
    );
\current_screen_reg[0][8][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(69),
      Q => \current_screen_reg[0][8]__0\(5),
      R => '0'
    );
\current_screen_reg[0][8][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(70),
      Q => \current_screen_reg[0][8]__0\(6),
      R => '0'
    );
\current_screen_reg[0][8][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(71),
      Q => \current_screen_reg[0][8]__0\(7),
      R => '0'
    );
\current_screen_reg[0][9][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(72),
      Q => \current_screen_reg[0][9]__0\(0),
      R => '0'
    );
\current_screen_reg[0][9][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(73),
      Q => \current_screen_reg[0][9]__0\(1),
      R => '0'
    );
\current_screen_reg[0][9][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(74),
      Q => \current_screen_reg[0][9]__0\(2),
      R => '0'
    );
\current_screen_reg[0][9][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(75),
      Q => \current_screen_reg[0][9]__0\(3),
      R => '0'
    );
\current_screen_reg[0][9][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(76),
      Q => \current_screen_reg[0][9]__0\(4),
      R => '0'
    );
\current_screen_reg[0][9][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(77),
      Q => \current_screen_reg[0][9]__0\(5),
      R => '0'
    );
\current_screen_reg[0][9][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(78),
      Q => \current_screen_reg[0][9]__0\(6),
      R => '0'
    );
\current_screen_reg[0][9][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(79),
      Q => \current_screen_reg[0][9]__0\(7),
      R => '0'
    );
\current_screen_reg[1][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(128),
      Q => \current_screen_reg[1][0]__0\(0),
      R => '0'
    );
\current_screen_reg[1][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(129),
      Q => \current_screen_reg[1][0]__0\(1),
      R => '0'
    );
\current_screen_reg[1][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(130),
      Q => \current_screen_reg[1][0]__0\(2),
      R => '0'
    );
\current_screen_reg[1][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(131),
      Q => \current_screen_reg[1][0]__0\(3),
      R => '0'
    );
\current_screen_reg[1][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(132),
      Q => \current_screen_reg[1][0]__0\(4),
      R => '0'
    );
\current_screen_reg[1][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(133),
      Q => \current_screen_reg[1][0]__0\(5),
      R => '0'
    );
\current_screen_reg[1][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(134),
      Q => \current_screen_reg[1][0]__0\(6),
      R => '0'
    );
\current_screen_reg[1][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(135),
      Q => \current_screen_reg[1][0]__0\(7),
      R => '0'
    );
\current_screen_reg[1][10][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(208),
      Q => \current_screen_reg[1][10]__0\(0),
      R => '0'
    );
\current_screen_reg[1][10][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(209),
      Q => \current_screen_reg[1][10]__0\(1),
      R => '0'
    );
\current_screen_reg[1][10][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(210),
      Q => \current_screen_reg[1][10]__0\(2),
      R => '0'
    );
\current_screen_reg[1][10][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(211),
      Q => \current_screen_reg[1][10]__0\(3),
      R => '0'
    );
\current_screen_reg[1][10][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(212),
      Q => \current_screen_reg[1][10]__0\(4),
      R => '0'
    );
\current_screen_reg[1][10][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(213),
      Q => \current_screen_reg[1][10]__0\(5),
      R => '0'
    );
\current_screen_reg[1][10][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(214),
      Q => \current_screen_reg[1][10]__0\(6),
      R => '0'
    );
\current_screen_reg[1][10][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(215),
      Q => \current_screen_reg[1][10]__0\(7),
      R => '0'
    );
\current_screen_reg[1][11][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(216),
      Q => \current_screen_reg[1][11]__0\(0),
      R => '0'
    );
\current_screen_reg[1][11][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(217),
      Q => \current_screen_reg[1][11]__0\(1),
      R => '0'
    );
\current_screen_reg[1][11][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(218),
      Q => \current_screen_reg[1][11]__0\(2),
      R => '0'
    );
\current_screen_reg[1][11][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(219),
      Q => \current_screen_reg[1][11]__0\(3),
      R => '0'
    );
\current_screen_reg[1][11][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(220),
      Q => \current_screen_reg[1][11]__0\(4),
      R => '0'
    );
\current_screen_reg[1][11][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(221),
      Q => \current_screen_reg[1][11]__0\(5),
      R => '0'
    );
\current_screen_reg[1][11][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(222),
      Q => \current_screen_reg[1][11]__0\(6),
      R => '0'
    );
\current_screen_reg[1][11][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(223),
      Q => \current_screen_reg[1][11]__0\(7),
      R => '0'
    );
\current_screen_reg[1][12][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(224),
      Q => \current_screen_reg[1][12]__0\(0),
      R => '0'
    );
\current_screen_reg[1][12][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(225),
      Q => \current_screen_reg[1][12]__0\(1),
      R => '0'
    );
\current_screen_reg[1][12][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(226),
      Q => \current_screen_reg[1][12]__0\(2),
      R => '0'
    );
\current_screen_reg[1][12][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(227),
      Q => \current_screen_reg[1][12]__0\(3),
      R => '0'
    );
\current_screen_reg[1][12][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(228),
      Q => \current_screen_reg[1][12]__0\(4),
      R => '0'
    );
\current_screen_reg[1][12][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(229),
      Q => \current_screen_reg[1][12]__0\(5),
      R => '0'
    );
\current_screen_reg[1][12][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(230),
      Q => \current_screen_reg[1][12]__0\(6),
      R => '0'
    );
\current_screen_reg[1][12][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(231),
      Q => \current_screen_reg[1][12]__0\(7),
      R => '0'
    );
\current_screen_reg[1][13][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(232),
      Q => \current_screen_reg[1][13]__0\(0),
      R => '0'
    );
\current_screen_reg[1][13][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(233),
      Q => \current_screen_reg[1][13]__0\(1),
      R => '0'
    );
\current_screen_reg[1][13][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(234),
      Q => \current_screen_reg[1][13]__0\(2),
      R => '0'
    );
\current_screen_reg[1][13][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(235),
      Q => \current_screen_reg[1][13]__0\(3),
      R => '0'
    );
\current_screen_reg[1][13][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(236),
      Q => \current_screen_reg[1][13]__0\(4),
      R => '0'
    );
\current_screen_reg[1][13][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(237),
      Q => \current_screen_reg[1][13]__0\(5),
      R => '0'
    );
\current_screen_reg[1][13][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(238),
      Q => \current_screen_reg[1][13]__0\(6),
      R => '0'
    );
\current_screen_reg[1][13][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(239),
      Q => \current_screen_reg[1][13]__0\(7),
      R => '0'
    );
\current_screen_reg[1][14][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(240),
      Q => \current_screen_reg[1][14]__0\(0),
      R => '0'
    );
\current_screen_reg[1][14][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(241),
      Q => \current_screen_reg[1][14]__0\(1),
      R => '0'
    );
\current_screen_reg[1][14][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(242),
      Q => \current_screen_reg[1][14]__0\(2),
      R => '0'
    );
\current_screen_reg[1][14][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(243),
      Q => \current_screen_reg[1][14]__0\(3),
      R => '0'
    );
\current_screen_reg[1][14][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(244),
      Q => \current_screen_reg[1][14]__0\(4),
      R => '0'
    );
\current_screen_reg[1][14][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(245),
      Q => \current_screen_reg[1][14]__0\(5),
      R => '0'
    );
\current_screen_reg[1][14][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(246),
      Q => \current_screen_reg[1][14]__0\(6),
      R => '0'
    );
\current_screen_reg[1][14][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(247),
      Q => \current_screen_reg[1][14]__0\(7),
      R => '0'
    );
\current_screen_reg[1][15][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(248),
      Q => \current_screen_reg[1][15]__0\(0),
      R => '0'
    );
\current_screen_reg[1][15][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(249),
      Q => \current_screen_reg[1][15]__0\(1),
      R => '0'
    );
\current_screen_reg[1][15][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(250),
      Q => \current_screen_reg[1][15]__0\(2),
      R => '0'
    );
\current_screen_reg[1][15][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(251),
      Q => \current_screen_reg[1][15]__0\(3),
      R => '0'
    );
\current_screen_reg[1][15][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(252),
      Q => \current_screen_reg[1][15]__0\(4),
      R => '0'
    );
\current_screen_reg[1][15][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(253),
      Q => \current_screen_reg[1][15]__0\(5),
      R => '0'
    );
\current_screen_reg[1][15][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(254),
      Q => \current_screen_reg[1][15]__0\(6),
      R => '0'
    );
\current_screen_reg[1][15][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(255),
      Q => \current_screen_reg[1][15]__0\(7),
      R => '0'
    );
\current_screen_reg[1][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(136),
      Q => \current_screen_reg[1][1]__0\(0),
      R => '0'
    );
\current_screen_reg[1][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(137),
      Q => \current_screen_reg[1][1]__0\(1),
      R => '0'
    );
\current_screen_reg[1][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(138),
      Q => \current_screen_reg[1][1]__0\(2),
      R => '0'
    );
\current_screen_reg[1][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(139),
      Q => \current_screen_reg[1][1]__0\(3),
      R => '0'
    );
\current_screen_reg[1][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(140),
      Q => \current_screen_reg[1][1]__0\(4),
      R => '0'
    );
\current_screen_reg[1][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(141),
      Q => \current_screen_reg[1][1]__0\(5),
      R => '0'
    );
\current_screen_reg[1][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(142),
      Q => \current_screen_reg[1][1]__0\(6),
      R => '0'
    );
\current_screen_reg[1][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(143),
      Q => \current_screen_reg[1][1]__0\(7),
      R => '0'
    );
\current_screen_reg[1][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(144),
      Q => \current_screen_reg[1][2]__0\(0),
      R => '0'
    );
\current_screen_reg[1][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(145),
      Q => \current_screen_reg[1][2]__0\(1),
      R => '0'
    );
\current_screen_reg[1][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(146),
      Q => \current_screen_reg[1][2]__0\(2),
      R => '0'
    );
\current_screen_reg[1][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(147),
      Q => \current_screen_reg[1][2]__0\(3),
      R => '0'
    );
\current_screen_reg[1][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(148),
      Q => \current_screen_reg[1][2]__0\(4),
      R => '0'
    );
\current_screen_reg[1][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(149),
      Q => \current_screen_reg[1][2]__0\(5),
      R => '0'
    );
\current_screen_reg[1][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(150),
      Q => \current_screen_reg[1][2]__0\(6),
      R => '0'
    );
\current_screen_reg[1][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(151),
      Q => \current_screen_reg[1][2]__0\(7),
      R => '0'
    );
\current_screen_reg[1][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(152),
      Q => \current_screen_reg[1][3]__0\(0),
      R => '0'
    );
\current_screen_reg[1][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(153),
      Q => \current_screen_reg[1][3]__0\(1),
      R => '0'
    );
\current_screen_reg[1][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(154),
      Q => \current_screen_reg[1][3]__0\(2),
      R => '0'
    );
\current_screen_reg[1][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(155),
      Q => \current_screen_reg[1][3]__0\(3),
      R => '0'
    );
\current_screen_reg[1][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(156),
      Q => \current_screen_reg[1][3]__0\(4),
      R => '0'
    );
\current_screen_reg[1][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(157),
      Q => \current_screen_reg[1][3]__0\(5),
      R => '0'
    );
\current_screen_reg[1][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(158),
      Q => \current_screen_reg[1][3]__0\(6),
      R => '0'
    );
\current_screen_reg[1][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(159),
      Q => \current_screen_reg[1][3]__0\(7),
      R => '0'
    );
\current_screen_reg[1][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(160),
      Q => \current_screen_reg[1][4]__0\(0),
      R => '0'
    );
\current_screen_reg[1][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(161),
      Q => \current_screen_reg[1][4]__0\(1),
      R => '0'
    );
\current_screen_reg[1][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(162),
      Q => \current_screen_reg[1][4]__0\(2),
      R => '0'
    );
\current_screen_reg[1][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(163),
      Q => \current_screen_reg[1][4]__0\(3),
      R => '0'
    );
\current_screen_reg[1][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(164),
      Q => \current_screen_reg[1][4]__0\(4),
      R => '0'
    );
\current_screen_reg[1][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(165),
      Q => \current_screen_reg[1][4]__0\(5),
      R => '0'
    );
\current_screen_reg[1][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(166),
      Q => \current_screen_reg[1][4]__0\(6),
      R => '0'
    );
\current_screen_reg[1][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(167),
      Q => \current_screen_reg[1][4]__0\(7),
      R => '0'
    );
\current_screen_reg[1][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(168),
      Q => \current_screen_reg[1][5]__0\(0),
      R => '0'
    );
\current_screen_reg[1][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(169),
      Q => \current_screen_reg[1][5]__0\(1),
      R => '0'
    );
\current_screen_reg[1][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(170),
      Q => \current_screen_reg[1][5]__0\(2),
      R => '0'
    );
\current_screen_reg[1][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(171),
      Q => \current_screen_reg[1][5]__0\(3),
      R => '0'
    );
\current_screen_reg[1][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(172),
      Q => \current_screen_reg[1][5]__0\(4),
      R => '0'
    );
\current_screen_reg[1][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(173),
      Q => \current_screen_reg[1][5]__0\(5),
      R => '0'
    );
\current_screen_reg[1][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(174),
      Q => \current_screen_reg[1][5]__0\(6),
      R => '0'
    );
\current_screen_reg[1][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(175),
      Q => \current_screen_reg[1][5]__0\(7),
      R => '0'
    );
\current_screen_reg[1][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(176),
      Q => \current_screen_reg[1][6]__0\(0),
      R => '0'
    );
\current_screen_reg[1][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(177),
      Q => \current_screen_reg[1][6]__0\(1),
      R => '0'
    );
\current_screen_reg[1][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(178),
      Q => \current_screen_reg[1][6]__0\(2),
      R => '0'
    );
\current_screen_reg[1][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(179),
      Q => \current_screen_reg[1][6]__0\(3),
      R => '0'
    );
\current_screen_reg[1][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(180),
      Q => \current_screen_reg[1][6]__0\(4),
      R => '0'
    );
\current_screen_reg[1][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(181),
      Q => \current_screen_reg[1][6]__0\(5),
      R => '0'
    );
\current_screen_reg[1][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(182),
      Q => \current_screen_reg[1][6]__0\(6),
      R => '0'
    );
\current_screen_reg[1][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(183),
      Q => \current_screen_reg[1][6]__0\(7),
      R => '0'
    );
\current_screen_reg[1][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(184),
      Q => \current_screen_reg[1][7]__0\(0),
      R => '0'
    );
\current_screen_reg[1][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(185),
      Q => \current_screen_reg[1][7]__0\(1),
      R => '0'
    );
\current_screen_reg[1][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(186),
      Q => \current_screen_reg[1][7]__0\(2),
      R => '0'
    );
\current_screen_reg[1][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(187),
      Q => \current_screen_reg[1][7]__0\(3),
      R => '0'
    );
\current_screen_reg[1][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(188),
      Q => \current_screen_reg[1][7]__0\(4),
      R => '0'
    );
\current_screen_reg[1][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(189),
      Q => \current_screen_reg[1][7]__0\(5),
      R => '0'
    );
\current_screen_reg[1][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(190),
      Q => \current_screen_reg[1][7]__0\(6),
      R => '0'
    );
\current_screen_reg[1][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(191),
      Q => \current_screen_reg[1][7]__0\(7),
      R => '0'
    );
\current_screen_reg[1][8][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(192),
      Q => \current_screen_reg[1][8]__0\(0),
      R => '0'
    );
\current_screen_reg[1][8][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(193),
      Q => \current_screen_reg[1][8]__0\(1),
      R => '0'
    );
\current_screen_reg[1][8][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(194),
      Q => \current_screen_reg[1][8]__0\(2),
      R => '0'
    );
\current_screen_reg[1][8][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(195),
      Q => \current_screen_reg[1][8]__0\(3),
      R => '0'
    );
\current_screen_reg[1][8][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(196),
      Q => \current_screen_reg[1][8]__0\(4),
      R => '0'
    );
\current_screen_reg[1][8][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(197),
      Q => \current_screen_reg[1][8]__0\(5),
      R => '0'
    );
\current_screen_reg[1][8][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(198),
      Q => \current_screen_reg[1][8]__0\(6),
      R => '0'
    );
\current_screen_reg[1][8][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(199),
      Q => \current_screen_reg[1][8]__0\(7),
      R => '0'
    );
\current_screen_reg[1][9][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(200),
      Q => \current_screen_reg[1][9]__0\(0),
      R => '0'
    );
\current_screen_reg[1][9][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(201),
      Q => \current_screen_reg[1][9]__0\(1),
      R => '0'
    );
\current_screen_reg[1][9][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(202),
      Q => \current_screen_reg[1][9]__0\(2),
      R => '0'
    );
\current_screen_reg[1][9][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(203),
      Q => \current_screen_reg[1][9]__0\(3),
      R => '0'
    );
\current_screen_reg[1][9][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(204),
      Q => \current_screen_reg[1][9]__0\(4),
      R => '0'
    );
\current_screen_reg[1][9][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(205),
      Q => \current_screen_reg[1][9]__0\(5),
      R => '0'
    );
\current_screen_reg[1][9][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(206),
      Q => \current_screen_reg[1][9]__0\(6),
      R => '0'
    );
\current_screen_reg[1][9][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(207),
      Q => \current_screen_reg[1][9]__0\(7),
      R => '0'
    );
\current_screen_reg[2][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(256),
      Q => \current_screen_reg[2][0]__0\(0),
      R => '0'
    );
\current_screen_reg[2][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(257),
      Q => \current_screen_reg[2][0]__0\(1),
      R => '0'
    );
\current_screen_reg[2][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(258),
      Q => \current_screen_reg[2][0]__0\(2),
      R => '0'
    );
\current_screen_reg[2][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(259),
      Q => \current_screen_reg[2][0]__0\(3),
      R => '0'
    );
\current_screen_reg[2][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(260),
      Q => \current_screen_reg[2][0]__0\(4),
      R => '0'
    );
\current_screen_reg[2][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(261),
      Q => \current_screen_reg[2][0]__0\(5),
      R => '0'
    );
\current_screen_reg[2][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(262),
      Q => \current_screen_reg[2][0]__0\(6),
      R => '0'
    );
\current_screen_reg[2][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(263),
      Q => \current_screen_reg[2][0]__0\(7),
      R => '0'
    );
\current_screen_reg[2][10][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(336),
      Q => \current_screen_reg[2][10]__0\(0),
      R => '0'
    );
\current_screen_reg[2][10][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(337),
      Q => \current_screen_reg[2][10]__0\(1),
      R => '0'
    );
\current_screen_reg[2][10][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(338),
      Q => \current_screen_reg[2][10]__0\(2),
      R => '0'
    );
\current_screen_reg[2][10][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(339),
      Q => \current_screen_reg[2][10]__0\(3),
      R => '0'
    );
\current_screen_reg[2][10][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(340),
      Q => \current_screen_reg[2][10]__0\(4),
      R => '0'
    );
\current_screen_reg[2][10][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(341),
      Q => \current_screen_reg[2][10]__0\(5),
      R => '0'
    );
\current_screen_reg[2][10][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(342),
      Q => \current_screen_reg[2][10]__0\(6),
      R => '0'
    );
\current_screen_reg[2][10][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(343),
      Q => \current_screen_reg[2][10]__0\(7),
      R => '0'
    );
\current_screen_reg[2][11][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(344),
      Q => \current_screen_reg_n_0_[2][11][0]\,
      R => '0'
    );
\current_screen_reg[2][11][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(345),
      Q => \current_screen_reg_n_0_[2][11][1]\,
      R => '0'
    );
\current_screen_reg[2][11][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(346),
      Q => \current_screen_reg_n_0_[2][11][2]\,
      R => '0'
    );
\current_screen_reg[2][11][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(347),
      Q => \current_screen_reg_n_0_[2][11][3]\,
      R => '0'
    );
\current_screen_reg[2][11][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(348),
      Q => \current_screen_reg_n_0_[2][11][4]\,
      R => '0'
    );
\current_screen_reg[2][11][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(349),
      Q => \current_screen_reg_n_0_[2][11][5]\,
      R => '0'
    );
\current_screen_reg[2][11][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(350),
      Q => \current_screen_reg_n_0_[2][11][6]\,
      R => '0'
    );
\current_screen_reg[2][11][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(351),
      Q => \current_screen_reg_n_0_[2][11][7]\,
      R => '0'
    );
\current_screen_reg[2][12][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(352),
      Q => \current_screen_reg[2][12]__0\(0),
      R => '0'
    );
\current_screen_reg[2][12][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(353),
      Q => \current_screen_reg[2][12]__0\(1),
      R => '0'
    );
\current_screen_reg[2][12][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(354),
      Q => \current_screen_reg[2][12]__0\(2),
      R => '0'
    );
\current_screen_reg[2][12][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(355),
      Q => \current_screen_reg[2][12]__0\(3),
      R => '0'
    );
\current_screen_reg[2][12][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(356),
      Q => \current_screen_reg[2][12]__0\(4),
      R => '0'
    );
\current_screen_reg[2][12][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(357),
      Q => \current_screen_reg[2][12]__0\(5),
      R => '0'
    );
\current_screen_reg[2][12][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(358),
      Q => \current_screen_reg[2][12]__0\(6),
      R => '0'
    );
\current_screen_reg[2][12][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(359),
      Q => \current_screen_reg[2][12]__0\(7),
      R => '0'
    );
\current_screen_reg[2][13][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(360),
      Q => \current_screen_reg[2][13]__0\(0),
      R => '0'
    );
\current_screen_reg[2][13][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(361),
      Q => \current_screen_reg[2][13]__0\(1),
      R => '0'
    );
\current_screen_reg[2][13][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(362),
      Q => \current_screen_reg[2][13]__0\(2),
      R => '0'
    );
\current_screen_reg[2][13][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(363),
      Q => \current_screen_reg[2][13]__0\(3),
      R => '0'
    );
\current_screen_reg[2][13][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(364),
      Q => \current_screen_reg[2][13]__0\(4),
      R => '0'
    );
\current_screen_reg[2][13][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(365),
      Q => \current_screen_reg[2][13]__0\(5),
      R => '0'
    );
\current_screen_reg[2][13][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(366),
      Q => \current_screen_reg[2][13]__0\(6),
      R => '0'
    );
\current_screen_reg[2][13][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(367),
      Q => \current_screen_reg[2][13]__0\(7),
      R => '0'
    );
\current_screen_reg[2][14][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(368),
      Q => \current_screen_reg[2][14]__0\(0),
      R => '0'
    );
\current_screen_reg[2][14][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(369),
      Q => \current_screen_reg[2][14]__0\(1),
      R => '0'
    );
\current_screen_reg[2][14][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(370),
      Q => \current_screen_reg[2][14]__0\(2),
      R => '0'
    );
\current_screen_reg[2][14][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(371),
      Q => \current_screen_reg[2][14]__0\(3),
      R => '0'
    );
\current_screen_reg[2][14][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(372),
      Q => \current_screen_reg[2][14]__0\(4),
      R => '0'
    );
\current_screen_reg[2][14][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(373),
      Q => \current_screen_reg[2][14]__0\(5),
      R => '0'
    );
\current_screen_reg[2][14][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(374),
      Q => \current_screen_reg[2][14]__0\(6),
      R => '0'
    );
\current_screen_reg[2][14][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(375),
      Q => \current_screen_reg[2][14]__0\(7),
      R => '0'
    );
\current_screen_reg[2][15][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(376),
      Q => \current_screen_reg[2][15]__0\(0),
      R => '0'
    );
\current_screen_reg[2][15][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(377),
      Q => \current_screen_reg[2][15]__0\(1),
      R => '0'
    );
\current_screen_reg[2][15][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(378),
      Q => \current_screen_reg[2][15]__0\(2),
      R => '0'
    );
\current_screen_reg[2][15][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(379),
      Q => \current_screen_reg[2][15]__0\(3),
      R => '0'
    );
\current_screen_reg[2][15][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(380),
      Q => \current_screen_reg[2][15]__0\(4),
      R => '0'
    );
\current_screen_reg[2][15][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(381),
      Q => \current_screen_reg[2][15]__0\(5),
      R => '0'
    );
\current_screen_reg[2][15][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(382),
      Q => \current_screen_reg[2][15]__0\(6),
      R => '0'
    );
\current_screen_reg[2][15][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(383),
      Q => \current_screen_reg[2][15]__0\(7),
      R => '0'
    );
\current_screen_reg[2][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(264),
      Q => \current_screen_reg[2][1]__0\(0),
      R => '0'
    );
\current_screen_reg[2][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(265),
      Q => \current_screen_reg[2][1]__0\(1),
      R => '0'
    );
\current_screen_reg[2][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(266),
      Q => \current_screen_reg[2][1]__0\(2),
      R => '0'
    );
\current_screen_reg[2][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(267),
      Q => \current_screen_reg[2][1]__0\(3),
      R => '0'
    );
\current_screen_reg[2][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(268),
      Q => \current_screen_reg[2][1]__0\(4),
      R => '0'
    );
\current_screen_reg[2][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(269),
      Q => \current_screen_reg[2][1]__0\(5),
      R => '0'
    );
\current_screen_reg[2][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(270),
      Q => \current_screen_reg[2][1]__0\(6),
      R => '0'
    );
\current_screen_reg[2][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(271),
      Q => \current_screen_reg[2][1]__0\(7),
      R => '0'
    );
\current_screen_reg[2][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(272),
      Q => \current_screen_reg_n_0_[2][2][0]\,
      R => '0'
    );
\current_screen_reg[2][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(273),
      Q => \current_screen_reg_n_0_[2][2][1]\,
      R => '0'
    );
\current_screen_reg[2][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(274),
      Q => \current_screen_reg_n_0_[2][2][2]\,
      R => '0'
    );
\current_screen_reg[2][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(275),
      Q => \current_screen_reg_n_0_[2][2][3]\,
      R => '0'
    );
\current_screen_reg[2][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(276),
      Q => \current_screen_reg_n_0_[2][2][4]\,
      R => '0'
    );
\current_screen_reg[2][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(277),
      Q => \current_screen_reg_n_0_[2][2][5]\,
      R => '0'
    );
\current_screen_reg[2][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(278),
      Q => \current_screen_reg_n_0_[2][2][6]\,
      R => '0'
    );
\current_screen_reg[2][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(279),
      Q => \current_screen_reg_n_0_[2][2][7]\,
      R => '0'
    );
\current_screen_reg[2][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(280),
      Q => \current_screen_reg[2][3]__0\(0),
      R => '0'
    );
\current_screen_reg[2][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(281),
      Q => \current_screen_reg[2][3]__0\(1),
      R => '0'
    );
\current_screen_reg[2][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(282),
      Q => \current_screen_reg[2][3]__0\(2),
      R => '0'
    );
\current_screen_reg[2][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(283),
      Q => \current_screen_reg[2][3]__0\(3),
      R => '0'
    );
\current_screen_reg[2][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(284),
      Q => \current_screen_reg[2][3]__0\(4),
      R => '0'
    );
\current_screen_reg[2][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(285),
      Q => \current_screen_reg[2][3]__0\(5),
      R => '0'
    );
\current_screen_reg[2][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(286),
      Q => \current_screen_reg[2][3]__0\(6),
      R => '0'
    );
\current_screen_reg[2][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(287),
      Q => \current_screen_reg[2][3]__0\(7),
      R => '0'
    );
\current_screen_reg[2][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(288),
      Q => \current_screen_reg[2][4]__0\(0),
      R => '0'
    );
\current_screen_reg[2][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(289),
      Q => \current_screen_reg[2][4]__0\(1),
      R => '0'
    );
\current_screen_reg[2][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(290),
      Q => \current_screen_reg[2][4]__0\(2),
      R => '0'
    );
\current_screen_reg[2][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(291),
      Q => \current_screen_reg[2][4]__0\(3),
      R => '0'
    );
\current_screen_reg[2][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(292),
      Q => \current_screen_reg[2][4]__0\(4),
      R => '0'
    );
\current_screen_reg[2][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(293),
      Q => \current_screen_reg[2][4]__0\(5),
      R => '0'
    );
\current_screen_reg[2][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(294),
      Q => \current_screen_reg[2][4]__0\(6),
      R => '0'
    );
\current_screen_reg[2][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(295),
      Q => \current_screen_reg[2][4]__0\(7),
      R => '0'
    );
\current_screen_reg[2][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(296),
      Q => \current_screen_reg[2][5]__0\(0),
      R => '0'
    );
\current_screen_reg[2][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(297),
      Q => \current_screen_reg[2][5]__0\(1),
      R => '0'
    );
\current_screen_reg[2][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(298),
      Q => \current_screen_reg[2][5]__0\(2),
      R => '0'
    );
\current_screen_reg[2][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(299),
      Q => \current_screen_reg[2][5]__0\(3),
      R => '0'
    );
\current_screen_reg[2][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(300),
      Q => \current_screen_reg[2][5]__0\(4),
      R => '0'
    );
\current_screen_reg[2][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(301),
      Q => \current_screen_reg[2][5]__0\(5),
      R => '0'
    );
\current_screen_reg[2][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(302),
      Q => \current_screen_reg[2][5]__0\(6),
      R => '0'
    );
\current_screen_reg[2][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(303),
      Q => \current_screen_reg[2][5]__0\(7),
      R => '0'
    );
\current_screen_reg[2][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(304),
      Q => \current_screen_reg[2][6]__0\(0),
      R => '0'
    );
\current_screen_reg[2][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(305),
      Q => \current_screen_reg[2][6]__0\(1),
      R => '0'
    );
\current_screen_reg[2][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(306),
      Q => \current_screen_reg[2][6]__0\(2),
      R => '0'
    );
\current_screen_reg[2][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(307),
      Q => \current_screen_reg[2][6]__0\(3),
      R => '0'
    );
\current_screen_reg[2][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(308),
      Q => \current_screen_reg[2][6]__0\(4),
      R => '0'
    );
\current_screen_reg[2][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(309),
      Q => \current_screen_reg[2][6]__0\(5),
      R => '0'
    );
\current_screen_reg[2][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(310),
      Q => \current_screen_reg[2][6]__0\(6),
      R => '0'
    );
\current_screen_reg[2][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(311),
      Q => \current_screen_reg[2][6]__0\(7),
      R => '0'
    );
\current_screen_reg[2][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(312),
      Q => \current_screen_reg[2][7]__0\(0),
      R => '0'
    );
\current_screen_reg[2][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(313),
      Q => \current_screen_reg[2][7]__0\(1),
      R => '0'
    );
\current_screen_reg[2][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(314),
      Q => \current_screen_reg[2][7]__0\(2),
      R => '0'
    );
\current_screen_reg[2][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(315),
      Q => \current_screen_reg[2][7]__0\(3),
      R => '0'
    );
\current_screen_reg[2][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(316),
      Q => \current_screen_reg[2][7]__0\(4),
      R => '0'
    );
\current_screen_reg[2][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(317),
      Q => \current_screen_reg[2][7]__0\(5),
      R => '0'
    );
\current_screen_reg[2][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(318),
      Q => \current_screen_reg[2][7]__0\(6),
      R => '0'
    );
\current_screen_reg[2][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(319),
      Q => \current_screen_reg[2][7]__0\(7),
      R => '0'
    );
\current_screen_reg[2][8][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(320),
      Q => \current_screen_reg[2][8]__0\(0),
      R => '0'
    );
\current_screen_reg[2][8][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(321),
      Q => \current_screen_reg[2][8]__0\(1),
      R => '0'
    );
\current_screen_reg[2][8][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(322),
      Q => \current_screen_reg[2][8]__0\(2),
      R => '0'
    );
\current_screen_reg[2][8][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(323),
      Q => \current_screen_reg[2][8]__0\(3),
      R => '0'
    );
\current_screen_reg[2][8][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(324),
      Q => \current_screen_reg[2][8]__0\(4),
      R => '0'
    );
\current_screen_reg[2][8][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(325),
      Q => \current_screen_reg[2][8]__0\(5),
      R => '0'
    );
\current_screen_reg[2][8][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(326),
      Q => \current_screen_reg[2][8]__0\(6),
      R => '0'
    );
\current_screen_reg[2][8][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(327),
      Q => \current_screen_reg[2][8]__0\(7),
      R => '0'
    );
\current_screen_reg[2][9][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(328),
      Q => \current_screen_reg[2][9]__0\(0),
      R => '0'
    );
\current_screen_reg[2][9][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(329),
      Q => \current_screen_reg[2][9]__0\(1),
      R => '0'
    );
\current_screen_reg[2][9][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(330),
      Q => \current_screen_reg[2][9]__0\(2),
      R => '0'
    );
\current_screen_reg[2][9][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(331),
      Q => \current_screen_reg[2][9]__0\(3),
      R => '0'
    );
\current_screen_reg[2][9][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(332),
      Q => \current_screen_reg[2][9]__0\(4),
      R => '0'
    );
\current_screen_reg[2][9][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(333),
      Q => \current_screen_reg[2][9]__0\(5),
      R => '0'
    );
\current_screen_reg[2][9][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(334),
      Q => \current_screen_reg[2][9]__0\(6),
      R => '0'
    );
\current_screen_reg[2][9][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(335),
      Q => \current_screen_reg[2][9]__0\(7),
      R => '0'
    );
\current_screen_reg[3][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(384),
      Q => \current_screen_reg[3][0]__0\(0),
      R => '0'
    );
\current_screen_reg[3][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(385),
      Q => \current_screen_reg[3][0]__0\(1),
      R => '0'
    );
\current_screen_reg[3][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(386),
      Q => \current_screen_reg[3][0]__0\(2),
      R => '0'
    );
\current_screen_reg[3][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(387),
      Q => \current_screen_reg[3][0]__0\(3),
      R => '0'
    );
\current_screen_reg[3][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(388),
      Q => \current_screen_reg[3][0]__0\(4),
      R => '0'
    );
\current_screen_reg[3][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(389),
      Q => \current_screen_reg[3][0]__0\(5),
      R => '0'
    );
\current_screen_reg[3][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(390),
      Q => \current_screen_reg[3][0]__0\(6),
      R => '0'
    );
\current_screen_reg[3][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(391),
      Q => \current_screen_reg[3][0]__0\(7),
      R => '0'
    );
\current_screen_reg[3][10][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(464),
      Q => \current_screen_reg[3][10]__0\(0),
      R => '0'
    );
\current_screen_reg[3][10][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(465),
      Q => \current_screen_reg[3][10]__0\(1),
      R => '0'
    );
\current_screen_reg[3][10][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(466),
      Q => \current_screen_reg[3][10]__0\(2),
      R => '0'
    );
\current_screen_reg[3][10][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(467),
      Q => \current_screen_reg[3][10]__0\(3),
      R => '0'
    );
\current_screen_reg[3][10][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(468),
      Q => \current_screen_reg[3][10]__0\(4),
      R => '0'
    );
\current_screen_reg[3][10][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(469),
      Q => \current_screen_reg[3][10]__0\(5),
      R => '0'
    );
\current_screen_reg[3][10][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(470),
      Q => \current_screen_reg[3][10]__0\(6),
      R => '0'
    );
\current_screen_reg[3][10][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(471),
      Q => \current_screen_reg[3][10]__0\(7),
      R => '0'
    );
\current_screen_reg[3][11][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(472),
      Q => \current_screen_reg_n_0_[3][11][0]\,
      R => '0'
    );
\current_screen_reg[3][11][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(473),
      Q => \current_screen_reg_n_0_[3][11][1]\,
      R => '0'
    );
\current_screen_reg[3][11][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(474),
      Q => \current_screen_reg_n_0_[3][11][2]\,
      R => '0'
    );
\current_screen_reg[3][11][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(475),
      Q => \current_screen_reg_n_0_[3][11][3]\,
      R => '0'
    );
\current_screen_reg[3][11][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(476),
      Q => \current_screen_reg_n_0_[3][11][4]\,
      R => '0'
    );
\current_screen_reg[3][11][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(477),
      Q => \current_screen_reg_n_0_[3][11][5]\,
      R => '0'
    );
\current_screen_reg[3][11][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(478),
      Q => \current_screen_reg_n_0_[3][11][6]\,
      R => '0'
    );
\current_screen_reg[3][11][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(479),
      Q => \current_screen_reg_n_0_[3][11][7]\,
      R => '0'
    );
\current_screen_reg[3][12][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(480),
      Q => \current_screen_reg[3][12]__0\(0),
      R => '0'
    );
\current_screen_reg[3][12][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(481),
      Q => \current_screen_reg[3][12]__0\(1),
      R => '0'
    );
\current_screen_reg[3][12][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(482),
      Q => \current_screen_reg[3][12]__0\(2),
      R => '0'
    );
\current_screen_reg[3][12][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(483),
      Q => \current_screen_reg[3][12]__0\(3),
      R => '0'
    );
\current_screen_reg[3][12][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(484),
      Q => \current_screen_reg[3][12]__0\(4),
      R => '0'
    );
\current_screen_reg[3][12][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(485),
      Q => \current_screen_reg[3][12]__0\(5),
      R => '0'
    );
\current_screen_reg[3][12][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(486),
      Q => \current_screen_reg[3][12]__0\(6),
      R => '0'
    );
\current_screen_reg[3][12][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(487),
      Q => \current_screen_reg[3][12]__0\(7),
      R => '0'
    );
\current_screen_reg[3][13][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(488),
      Q => \current_screen_reg[3][13]__0\(0),
      R => '0'
    );
\current_screen_reg[3][13][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(489),
      Q => \current_screen_reg[3][13]__0\(1),
      R => '0'
    );
\current_screen_reg[3][13][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(490),
      Q => \current_screen_reg[3][13]__0\(2),
      R => '0'
    );
\current_screen_reg[3][13][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(491),
      Q => \current_screen_reg[3][13]__0\(3),
      R => '0'
    );
\current_screen_reg[3][13][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(492),
      Q => \current_screen_reg[3][13]__0\(4),
      R => '0'
    );
\current_screen_reg[3][13][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(493),
      Q => \current_screen_reg[3][13]__0\(5),
      R => '0'
    );
\current_screen_reg[3][13][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(494),
      Q => \current_screen_reg[3][13]__0\(6),
      R => '0'
    );
\current_screen_reg[3][13][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(495),
      Q => \current_screen_reg[3][13]__0\(7),
      R => '0'
    );
\current_screen_reg[3][14][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(496),
      Q => \current_screen_reg[3][14]__0\(0),
      R => '0'
    );
\current_screen_reg[3][14][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(497),
      Q => \current_screen_reg[3][14]__0\(1),
      R => '0'
    );
\current_screen_reg[3][14][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(498),
      Q => \current_screen_reg[3][14]__0\(2),
      R => '0'
    );
\current_screen_reg[3][14][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(499),
      Q => \current_screen_reg[3][14]__0\(3),
      R => '0'
    );
\current_screen_reg[3][14][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(500),
      Q => \current_screen_reg[3][14]__0\(4),
      R => '0'
    );
\current_screen_reg[3][14][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(501),
      Q => \current_screen_reg[3][14]__0\(5),
      R => '0'
    );
\current_screen_reg[3][14][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(502),
      Q => \current_screen_reg[3][14]__0\(6),
      R => '0'
    );
\current_screen_reg[3][14][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(503),
      Q => \current_screen_reg[3][14]__0\(7),
      R => '0'
    );
\current_screen_reg[3][15][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(504),
      Q => \current_screen_reg[3][15]__0\(0),
      R => '0'
    );
\current_screen_reg[3][15][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(505),
      Q => \current_screen_reg[3][15]__0\(1),
      R => '0'
    );
\current_screen_reg[3][15][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(506),
      Q => \current_screen_reg[3][15]__0\(2),
      R => '0'
    );
\current_screen_reg[3][15][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(507),
      Q => \current_screen_reg[3][15]__0\(3),
      R => '0'
    );
\current_screen_reg[3][15][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(508),
      Q => \current_screen_reg[3][15]__0\(4),
      R => '0'
    );
\current_screen_reg[3][15][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(509),
      Q => \current_screen_reg[3][15]__0\(5),
      R => '0'
    );
\current_screen_reg[3][15][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(510),
      Q => \current_screen_reg[3][15]__0\(6),
      R => '0'
    );
\current_screen_reg[3][15][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(511),
      Q => \current_screen_reg[3][15]__0\(7),
      R => '0'
    );
\current_screen_reg[3][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(392),
      Q => \current_screen_reg[3][1]__0\(0),
      R => '0'
    );
\current_screen_reg[3][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(393),
      Q => \current_screen_reg[3][1]__0\(1),
      R => '0'
    );
\current_screen_reg[3][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(394),
      Q => \current_screen_reg[3][1]__0\(2),
      R => '0'
    );
\current_screen_reg[3][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(395),
      Q => \current_screen_reg[3][1]__0\(3),
      R => '0'
    );
\current_screen_reg[3][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(396),
      Q => \current_screen_reg[3][1]__0\(4),
      R => '0'
    );
\current_screen_reg[3][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(397),
      Q => \current_screen_reg[3][1]__0\(5),
      R => '0'
    );
\current_screen_reg[3][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(398),
      Q => \current_screen_reg[3][1]__0\(6),
      R => '0'
    );
\current_screen_reg[3][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(399),
      Q => \current_screen_reg[3][1]__0\(7),
      R => '0'
    );
\current_screen_reg[3][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(400),
      Q => \current_screen_reg_n_0_[3][2][0]\,
      R => '0'
    );
\current_screen_reg[3][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(401),
      Q => \current_screen_reg_n_0_[3][2][1]\,
      R => '0'
    );
\current_screen_reg[3][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(402),
      Q => \current_screen_reg_n_0_[3][2][2]\,
      R => '0'
    );
\current_screen_reg[3][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(403),
      Q => \current_screen_reg_n_0_[3][2][3]\,
      R => '0'
    );
\current_screen_reg[3][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(404),
      Q => \current_screen_reg_n_0_[3][2][4]\,
      R => '0'
    );
\current_screen_reg[3][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(405),
      Q => \current_screen_reg_n_0_[3][2][5]\,
      R => '0'
    );
\current_screen_reg[3][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(406),
      Q => \current_screen_reg_n_0_[3][2][6]\,
      R => '0'
    );
\current_screen_reg[3][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(407),
      Q => \current_screen_reg_n_0_[3][2][7]\,
      R => '0'
    );
\current_screen_reg[3][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(408),
      Q => \current_screen_reg[3][3]__0\(0),
      R => '0'
    );
\current_screen_reg[3][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(409),
      Q => \current_screen_reg[3][3]__0\(1),
      R => '0'
    );
\current_screen_reg[3][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(410),
      Q => \current_screen_reg[3][3]__0\(2),
      R => '0'
    );
\current_screen_reg[3][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(411),
      Q => \current_screen_reg[3][3]__0\(3),
      R => '0'
    );
\current_screen_reg[3][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(412),
      Q => \current_screen_reg[3][3]__0\(4),
      R => '0'
    );
\current_screen_reg[3][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(413),
      Q => \current_screen_reg[3][3]__0\(5),
      R => '0'
    );
\current_screen_reg[3][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(414),
      Q => \current_screen_reg[3][3]__0\(6),
      R => '0'
    );
\current_screen_reg[3][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(415),
      Q => \current_screen_reg[3][3]__0\(7),
      R => '0'
    );
\current_screen_reg[3][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(416),
      Q => \current_screen_reg[3][4]__0\(0),
      R => '0'
    );
\current_screen_reg[3][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(417),
      Q => \current_screen_reg[3][4]__0\(1),
      R => '0'
    );
\current_screen_reg[3][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(418),
      Q => \current_screen_reg[3][4]__0\(2),
      R => '0'
    );
\current_screen_reg[3][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(419),
      Q => \current_screen_reg[3][4]__0\(3),
      R => '0'
    );
\current_screen_reg[3][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(420),
      Q => \current_screen_reg[3][4]__0\(4),
      R => '0'
    );
\current_screen_reg[3][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(421),
      Q => \current_screen_reg[3][4]__0\(5),
      R => '0'
    );
\current_screen_reg[3][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(422),
      Q => \current_screen_reg[3][4]__0\(6),
      R => '0'
    );
\current_screen_reg[3][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(423),
      Q => \current_screen_reg[3][4]__0\(7),
      R => '0'
    );
\current_screen_reg[3][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(424),
      Q => \current_screen_reg[3][5]__0\(0),
      R => '0'
    );
\current_screen_reg[3][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(425),
      Q => \current_screen_reg[3][5]__0\(1),
      R => '0'
    );
\current_screen_reg[3][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(426),
      Q => \current_screen_reg[3][5]__0\(2),
      R => '0'
    );
\current_screen_reg[3][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(427),
      Q => \current_screen_reg[3][5]__0\(3),
      R => '0'
    );
\current_screen_reg[3][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(428),
      Q => \current_screen_reg[3][5]__0\(4),
      R => '0'
    );
\current_screen_reg[3][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(429),
      Q => \current_screen_reg[3][5]__0\(5),
      R => '0'
    );
\current_screen_reg[3][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(430),
      Q => \current_screen_reg[3][5]__0\(6),
      R => '0'
    );
\current_screen_reg[3][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(431),
      Q => \current_screen_reg[3][5]__0\(7),
      R => '0'
    );
\current_screen_reg[3][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(432),
      Q => \current_screen_reg[3][6]__0\(0),
      R => '0'
    );
\current_screen_reg[3][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(433),
      Q => \current_screen_reg[3][6]__0\(1),
      R => '0'
    );
\current_screen_reg[3][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(434),
      Q => \current_screen_reg[3][6]__0\(2),
      R => '0'
    );
\current_screen_reg[3][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(435),
      Q => \current_screen_reg[3][6]__0\(3),
      R => '0'
    );
\current_screen_reg[3][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(436),
      Q => \current_screen_reg[3][6]__0\(4),
      R => '0'
    );
\current_screen_reg[3][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(437),
      Q => \current_screen_reg[3][6]__0\(5),
      R => '0'
    );
\current_screen_reg[3][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(438),
      Q => \current_screen_reg[3][6]__0\(6),
      R => '0'
    );
\current_screen_reg[3][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(439),
      Q => \current_screen_reg[3][6]__0\(7),
      R => '0'
    );
\current_screen_reg[3][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(440),
      Q => \current_screen_reg[3][7]__0\(0),
      R => '0'
    );
\current_screen_reg[3][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(441),
      Q => \current_screen_reg[3][7]__0\(1),
      R => '0'
    );
\current_screen_reg[3][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(442),
      Q => \current_screen_reg[3][7]__0\(2),
      R => '0'
    );
\current_screen_reg[3][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(443),
      Q => \current_screen_reg[3][7]__0\(3),
      R => '0'
    );
\current_screen_reg[3][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(444),
      Q => \current_screen_reg[3][7]__0\(4),
      R => '0'
    );
\current_screen_reg[3][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(445),
      Q => \current_screen_reg[3][7]__0\(5),
      R => '0'
    );
\current_screen_reg[3][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(446),
      Q => \current_screen_reg[3][7]__0\(6),
      R => '0'
    );
\current_screen_reg[3][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(447),
      Q => \current_screen_reg[3][7]__0\(7),
      R => '0'
    );
\current_screen_reg[3][8][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(448),
      Q => \current_screen_reg[3][8]__0\(0),
      R => '0'
    );
\current_screen_reg[3][8][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(449),
      Q => \current_screen_reg[3][8]__0\(1),
      R => '0'
    );
\current_screen_reg[3][8][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(450),
      Q => \current_screen_reg[3][8]__0\(2),
      R => '0'
    );
\current_screen_reg[3][8][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(451),
      Q => \current_screen_reg[3][8]__0\(3),
      R => '0'
    );
\current_screen_reg[3][8][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(452),
      Q => \current_screen_reg[3][8]__0\(4),
      R => '0'
    );
\current_screen_reg[3][8][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(453),
      Q => \current_screen_reg[3][8]__0\(5),
      R => '0'
    );
\current_screen_reg[3][8][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(454),
      Q => \current_screen_reg[3][8]__0\(6),
      R => '0'
    );
\current_screen_reg[3][8][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(455),
      Q => \current_screen_reg[3][8]__0\(7),
      R => '0'
    );
\current_screen_reg[3][9][0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(456),
      Q => \current_screen_reg[3][9]__0\(0),
      R => '0'
    );
\current_screen_reg[3][9][1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(457),
      Q => \current_screen_reg[3][9]__0\(1),
      R => '0'
    );
\current_screen_reg[3][9][2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(458),
      Q => \current_screen_reg[3][9]__0\(2),
      R => '0'
    );
\current_screen_reg[3][9][3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(459),
      Q => \current_screen_reg[3][9]__0\(3),
      R => '0'
    );
\current_screen_reg[3][9][4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(460),
      Q => \current_screen_reg[3][9]__0\(4),
      R => '0'
    );
\current_screen_reg[3][9][5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(461),
      Q => \current_screen_reg[3][9]__0\(5),
      R => '0'
    );
\current_screen_reg[3][9][6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(462),
      Q => \current_screen_reg[3][9]__0\(6),
      R => '0'
    );
\current_screen_reg[3][9][7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \current_screen[1][2][7]_i_1_n_0\,
      D => ram_data(463),
      Q => \current_screen_reg[3][9]__0\(7),
      R => '0'
    );
\current_state[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => current_state(19),
      I1 => current_state(36),
      O => \current_state[0]_i_10_n_0\
    );
\current_state[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => current_state(56),
      I1 => current_state(18),
      I2 => current_state(50),
      O => \current_state[0]_i_11_n_0\
    );
\current_state[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => current_state(8),
      I1 => current_state(2),
      I2 => current_state(44),
      O => \current_state[0]_i_12_n_0\
    );
\current_state[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => current_state(27),
      I1 => current_state(57),
      I2 => current_state(59),
      O => \current_state[0]_i_13_n_0\
    );
\current_state[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFFEAEAEAEA"
    )
        port map (
      I0 => \current_state[0]_i_25_n_0\,
      I1 => current_state(32),
      I2 => current_state(4),
      I3 => current_state(36),
      I4 => \current_state[88]_i_29_n_0\,
      I5 => temp_delay_en,
      O => \current_state[0]_i_14_n_0\
    );
\current_state[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => temp_delay_en,
      I1 => current_state(4),
      O => \current_state[0]_i_15_n_0\
    );
\current_state[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
        port map (
      I0 => \current_state[0]_i_26_n_0\,
      I1 => \current_state[88]_i_30_n_0\,
      I2 => current_state(12),
      I3 => \current_screen[1][2][7]_i_9_n_0\,
      I4 => current_state(2),
      I5 => temp_delay_en,
      O => \current_state[0]_i_16_n_0\
    );
\current_state[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5FFD5FFFFFFD5"
    )
        port map (
      I0 => \current_state[0]_i_27_n_0\,
      I1 => \current_state[0]_i_28_n_0\,
      I2 => \current_state[0]_i_15_n_0\,
      I3 => \current_state[0]_i_29_n_0\,
      I4 => current_state(9),
      I5 => current_state(0),
      O => \current_state[0]_i_17_n_0\
    );
\current_state[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002A00"
    )
        port map (
      I0 => \current_state[10]_i_8_n_0\,
      I1 => \after_state_reg_n_0_[0]\,
      I2 => current_state(2),
      I3 => current_state(48),
      I4 => current_state(8),
      I5 => \current_state[88]_i_23_n_0\,
      O => \current_state[0]_i_18_n_0\
    );
\current_state[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFFFFFFAFA"
    )
        port map (
      I0 => \current_state[0]_i_30_n_0\,
      I1 => \current_state[27]_i_11_n_0\,
      I2 => current_state(19),
      I3 => \current_state[13]_i_8_n_0\,
      I4 => current_state(16),
      I5 => current_state(40),
      O => \current_state[0]_i_19_n_0\
    );
\current_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAFE"
    )
        port map (
      I0 => \current_state_reg[0]_i_2_n_0\,
      I1 => \current_state[0]_i_3_n_0\,
      I2 => \current_state[0]_i_4_n_0\,
      I3 => \current_state[0]_i_5_n_0\,
      I4 => \current_state[0]_i_6_n_0\,
      I5 => \current_state[0]_i_7_n_0\,
      O => \current_state[0]_i_1__2_n_0\
    );
\current_state[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(4),
      O => \current_state[0]_i_20_n_0\
    );
\current_state[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => current_state(82),
      I1 => current_state(34),
      I2 => current_state(43),
      O => \current_state[0]_i_21_n_0\
    );
\current_state[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => current_state(70),
      I1 => current_state(69),
      I2 => current_state(84),
      I3 => current_state(64),
      O => \current_state[0]_i_22_n_0\
    );
\current_state[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \temp_char[7]_i_10_n_0\,
      I1 => current_state(48),
      I2 => current_state(26),
      I3 => current_state(17),
      I4 => current_state(53),
      I5 => current_state(62),
      O => \current_state[0]_i_23_n_0\
    );
\current_state[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(21),
      O => \current_state[0]_i_24_n_0\
    );
\current_state[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF444444444"
    )
        port map (
      I0 => current_state(49),
      I1 => current_state(52),
      I2 => \after_page_state_reg_n_0_[0]\,
      I3 => current_state(45),
      I4 => current_state(46),
      I5 => \current_state[18]_i_21_n_0\,
      O => \current_state[0]_i_25_n_0\
    );
\current_state[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF3F3FAAAA0000"
    )
        port map (
      I0 => current_state(35),
      I1 => current_state(62),
      I2 => current_state(53),
      I3 => current_state(19),
      I4 => current_state(0),
      I5 => current_state(4),
      O => \current_state[0]_i_26_n_0\
    );
\current_state[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0FD"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(33),
      I2 => current_state(19),
      I3 => current_state(49),
      O => \current_state[0]_i_27_n_0\
    );
\current_state[0]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => current_state(21),
      I1 => current_state(3),
      I2 => current_state(36),
      O => \current_state[0]_i_28_n_0\
    );
\current_state[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => current_state(52),
      I1 => current_state(19),
      O => \current_state[0]_i_29_n_0\
    );
\current_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \current_state[0]_i_10_n_0\,
      I1 => \current_state[0]_i_11_n_0\,
      I2 => current_state(48),
      I3 => current_state(35),
      I4 => current_state(0),
      I5 => \current_state[27]_i_11_n_0\,
      O => \current_state[0]_i_3_n_0\
    );
\current_state[0]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(13),
      I2 => current_state(20),
      I3 => temp_delay_en,
      I4 => current_state(37),
      O => \current_state[0]_i_30_n_0\
    );
\current_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \current_state[13]_i_8_n_0\,
      I1 => current_state(4),
      I2 => current_state(11),
      I3 => current_state(6),
      I4 => \current_state[0]_i_12_n_0\,
      I5 => \current_state[0]_i_13_n_0\,
      O => \current_state[0]_i_4_n_0\
    );
\current_state[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => current_state(44),
      I1 => current_state(18),
      I2 => current_state(0),
      I3 => current_state(50),
      I4 => current_state(56),
      O => \current_state[0]_i_5_n_0\
    );
\current_state[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFA"
    )
        port map (
      I0 => \current_state[0]_i_14_n_0\,
      I1 => current_state(24),
      I2 => \current_state[0]_i_15_n_0\,
      I3 => current_state(42),
      I4 => \current_state[0]_i_16_n_0\,
      I5 => \current_state[0]_i_17_n_0\,
      O => \current_state[0]_i_6_n_0\
    );
\current_state[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDFFFDFFFDCFC"
    )
        port map (
      I0 => \current_state[0]_i_18_n_0\,
      I1 => \current_state[0]_i_19_n_0\,
      I2 => \current_state[0]_i_20_n_0\,
      I3 => current_state(36),
      I4 => \current_state[0]_i_21_n_0\,
      I5 => \current_state[0]_i_22_n_0\,
      O => \current_state[0]_i_7_n_0\
    );
\current_state[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFEFFFEFFFEF"
    )
        port map (
      I0 => \current_state[0]_i_23_n_0\,
      I1 => \current_state[60]_i_7_n_0\,
      I2 => temp_delay_en,
      I3 => current_state(19),
      I4 => current_state(8),
      I5 => current_state(2),
      O => \current_state[0]_i_8_n_0\
    );
\current_state[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4FFFFFFFFFF"
    )
        port map (
      I0 => \current_state[2]_i_16_n_0\,
      I1 => current_state(0),
      I2 => current_state(26),
      I3 => current_state(17),
      I4 => \current_state[0]_i_24_n_0\,
      I5 => current_state(24),
      O => \current_state[0]_i_9_n_0\
    );
\current_state[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \current_state[10]_i_2_n_0\,
      I1 => \current_state[10]_i_3_n_0\,
      I2 => \current_state[10]_i_4_n_0\,
      I3 => current_state(2),
      I4 => \current_state[10]_i_5_n_0\,
      I5 => \current_state[10]_i_6_n_0\,
      O => \current_state[10]_i_1_n_0\
    );
\current_state[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => current_state(46),
      I1 => current_state(37),
      I2 => current_state(16),
      I3 => current_state(48),
      I4 => current_state(40),
      I5 => \current_state[13]_i_8_n_0\,
      O => \current_state[10]_i_10_n_0\
    );
\current_state[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[21]_i_12_n_0\,
      I1 => \current_state[27]_i_10_n_0\,
      I2 => current_state(35),
      I3 => current_state(12),
      I4 => current_state(66),
      I5 => current_state(65),
      O => \current_state[10]_i_11_n_0\
    );
\current_state[10]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => current_state(70),
      I1 => current_state(69),
      I2 => current_state(64),
      I3 => current_state(84),
      I4 => current_state(26),
      O => \current_state[10]_i_12_n_0\
    );
\current_state[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \temp_addr[10]_i_4_n_0\,
      I1 => \temp_char[7]_i_10_n_0\,
      I2 => current_state(44),
      I3 => current_state(0),
      I4 => current_state(8),
      I5 => \current_state[21]_i_10_n_0\,
      O => \current_state[10]_i_13_n_0\
    );
\current_state[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \current_state[10]_i_7_n_0\,
      I1 => current_state(59),
      I2 => current_state(36),
      I3 => \current_state[21]_i_7_n_0\,
      I4 => \current_state[10]_i_8_n_0\,
      I5 => \current_state[10]_i_9_n_0\,
      O => \current_state[10]_i_2_n_0\
    );
\current_state[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \current_state[10]_i_10_n_0\,
      I1 => current_state(38),
      I2 => current_state(56),
      I3 => \current_state[13]_i_9_n_0\,
      I4 => \current_state[10]_i_11_n_0\,
      I5 => \current_state[10]_i_12_n_0\,
      O => \current_state[10]_i_3_n_0\
    );
\current_state[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAFFFFFFAAFF"
    )
        port map (
      I0 => \current_state[18]_i_15_n_0\,
      I1 => \after_state_reg_n_0_[10]\,
      I2 => current_state(17),
      I3 => current_state(29),
      I4 => current_state(0),
      I5 => current_state(19),
      O => \current_state[10]_i_4_n_0\
    );
\current_state[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => current_state(4),
      I1 => current_state(0),
      O => \current_state[10]_i_5_n_0\
    );
\current_state[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5555FFFD5555"
    )
        port map (
      I0 => current_state(21),
      I1 => current_state(44),
      I2 => current_state(88),
      I3 => current_state(3),
      I4 => current_state(0),
      I5 => \current_state[13]_i_11_n_0\,
      O => \current_state[10]_i_6_n_0\
    );
\current_state[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => \temp_char[7]_i_9_n_0\,
      I1 => \current_state[10]_i_13_n_0\,
      I2 => current_state(60),
      I3 => current_state(41),
      I4 => current_state(28),
      I5 => \current_state[0]_i_21_n_0\,
      O => \current_state[10]_i_7_n_0\
    );
\current_state[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => current_state(6),
      I1 => current_state(34),
      I2 => current_state(57),
      I3 => current_state(11),
      I4 => current_state(27),
      O => \current_state[10]_i_8_n_0\
    );
\current_state[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => current_state(9),
      I1 => current_state(49),
      I2 => current_state(8),
      I3 => current_state(0),
      I4 => current_state(32),
      I5 => current_state(45),
      O => \current_state[10]_i_9_n_0\
    );
\current_state[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAE0E0E0"
    )
        port map (
      I0 => current_state(6),
      I1 => \after_state_reg_n_0_[66]\,
      I2 => current_state(19),
      I3 => current_state(4),
      I4 => temp_delay_en,
      I5 => \current_state[11]_i_12_n_0\,
      O => \current_state[11]_i_10_n_0\
    );
\current_state[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888FFF8FFF8FFF8F"
    )
        port map (
      I0 => current_state(35),
      I1 => \current_state[88]_i_25_n_0\,
      I2 => current_state(38),
      I3 => \current_state[0]_i_15_n_0\,
      I4 => current_state(11),
      I5 => current_state(2),
      O => \current_state[11]_i_11_n_0\
    );
\current_state[11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D800"
    )
        port map (
      I0 => temp_delay_en,
      I1 => current_state(4),
      I2 => current_state(2),
      I3 => current_state(3),
      O => \current_state[11]_i_12_n_0\
    );
\current_state[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \current_state[24]_i_2_n_0\,
      I1 => \current_state[11]_i_2_n_0\,
      I2 => \current_state[11]_i_3_n_0\,
      I3 => \current_state[27]_i_6_n_0\,
      I4 => \current_state[24]_i_4_n_0\,
      O => \current_state[11]_i_1__0_n_0\
    );
\current_state[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF05FF0DFFFFFF0D"
    )
        port map (
      I0 => \current_state[10]_i_5_n_0\,
      I1 => current_state(6),
      I2 => \current_state[11]_i_4_n_0\,
      I3 => \current_state[27]_i_5_n_0\,
      I4 => temp_delay_en,
      I5 => \current_state[24]_i_7_n_0\,
      O => \current_state[11]_i_2_n_0\
    );
\current_state[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFEFF"
    )
        port map (
      I0 => \current_state[11]_i_5_n_0\,
      I1 => \current_state[10]_i_6_n_0\,
      I2 => \current_state[11]_i_6_n_0\,
      I3 => \current_state[11]_i_7_n_0\,
      I4 => temp_delay_en,
      I5 => \current_state[11]_i_8_n_0\,
      O => \current_state[11]_i_3_n_0\
    );
\current_state[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => current_state(16),
      I1 => current_state(24),
      I2 => current_state(64),
      I3 => current_state(70),
      O => \current_state[11]_i_4_n_0\
    );
\current_state[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAB00"
    )
        port map (
      I0 => current_state(11),
      I1 => current_state(33),
      I2 => current_state(17),
      I3 => temp_delay_en,
      I4 => \current_state[11]_i_9_n_0\,
      O => \current_state[11]_i_5_n_0\
    );
\current_state[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \current_state[11]_i_10_n_0\,
      I1 => current_state(4),
      I2 => \current_state[88]_i_30_n_0\,
      I3 => current_state(66),
      I4 => \current_state[11]_i_11_n_0\,
      O => \current_state[11]_i_6_n_0\
    );
\current_state[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => current_state(6),
      I1 => current_state(0),
      I2 => current_state(35),
      I3 => current_state(17),
      O => \current_state[11]_i_7_n_0\
    );
\current_state[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0C000E000C00"
    )
        port map (
      I0 => current_state(2),
      I1 => \current_state[36]_i_9_n_0\,
      I2 => current_state(4),
      I3 => current_state(0),
      I4 => temp_delay_en,
      I5 => current_state(24),
      O => \current_state[11]_i_8_n_0\
    );
\current_state[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4474"
    )
        port map (
      I0 => current_state(82),
      I1 => current_state(19),
      I2 => current_state(36),
      I3 => temp_delay_en,
      O => \current_state[11]_i_9_n_0\
    );
\current_state[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1000"
    )
        port map (
      I0 => \current_state[88]_i_9_n_0\,
      I1 => \current_state[88]_i_10_n_0\,
      I2 => \after_state_reg_n_0_[12]\,
      I3 => current_state(2),
      I4 => \current_state[36]_i_3__0_n_0\,
      I5 => temp_char,
      O => \current_state[12]_i_1_n_0\
    );
\current_state[13]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => current_state(50),
      I1 => current_state(56),
      I2 => current_state(32),
      I3 => current_state(2),
      O => \current_state[13]_i_10_n_0\
    );
\current_state[13]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => current_state(28),
      I1 => current_state(60),
      I2 => current_state(41),
      O => \current_state[13]_i_11_n_0\
    );
\current_state[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEF0"
    )
        port map (
      I0 => \after_state_reg_n_0_[13]\,
      I1 => \current_state[88]_i_5_n_0\,
      I2 => \current_state[13]_i_2_n_0\,
      I3 => current_state(19),
      I4 => \current_state[13]_i_3_n_0\,
      I5 => \current_state[13]_i_4_n_0\,
      O => \current_state[13]_i_1__0_n_0\
    );
\current_state[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFEFEFEFFFF"
    )
        port map (
      I0 => \current_state[88]_i_3_n_0\,
      I1 => \current_state[13]_i_5_n_0\,
      I2 => \current_state[18]_i_13_n_0\,
      I3 => current_state(4),
      I4 => current_state(19),
      I5 => current_state(6),
      O => \current_state[13]_i_2_n_0\
    );
\current_state[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[13]_i_6_n_0\,
      I1 => current_state(38),
      I2 => current_state(29),
      I3 => current_state(16),
      I4 => current_state(34),
      I5 => \current_state[13]_i_7_n_0\,
      O => \current_state[13]_i_3_n_0\
    );
\current_state[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \current_state[13]_i_8_n_0\,
      I1 => current_state(27),
      I2 => current_state(11),
      I3 => \current_state[13]_i_9_n_0\,
      I4 => \current_state[13]_i_10_n_0\,
      I5 => \current_state[13]_i_11_n_0\,
      O => \current_state[13]_i_4_n_0\
    );
\current_state[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFFFFFFF"
    )
        port map (
      I0 => current_state(19),
      I1 => current_state(36),
      I2 => current_state(26),
      I3 => current_state(33),
      I4 => temp_delay_en,
      I5 => current_state(0),
      O => \current_state[13]_i_5_n_0\
    );
\current_state[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => current_state(62),
      I1 => current_state(53),
      I2 => current_state(52),
      I3 => current_state(17),
      O => \current_state[13]_i_6_n_0\
    );
\current_state[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_screen[1][2][7]_i_5_n_0\,
      I1 => current_state(37),
      I2 => current_state(40),
      I3 => current_state(48),
      I4 => current_state(46),
      I5 => current_state(45),
      O => \current_state[13]_i_7_n_0\
    );
\current_state[13]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => current_state(20),
      I1 => current_state(13),
      O => \current_state[13]_i_8_n_0\
    );
\current_state[13]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => current_state(68),
      I1 => current_state(10),
      O => \current_state[13]_i_9_n_0\
    );
\current_state[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \after_state_reg_n_0_[70]\,
      I1 => \current_state[65]_i_2_n_0\,
      I2 => \current_state[33]_i_2__0_n_0\,
      I3 => \current_state[45]_i_3_n_0\,
      I4 => \current_screen[1][2][7]_i_1_n_0\,
      I5 => temp_char,
      O => \current_state[16]_i_1__0_n_0\
    );
\current_state[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \current_state[45]_i_4_n_0\,
      I1 => \current_state[65]_i_2_n_0\,
      I2 => \after_state_reg_n_0_[17]\,
      O => \current_state[17]_i_1_n_0\
    );
\current_state[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888AAAAA888A888"
    )
        port map (
      I0 => current_state(0),
      I1 => \current_state[27]_i_36_n_0\,
      I2 => current_state(2),
      I3 => temp_delay_en,
      I4 => current_state(17),
      I5 => current_state(46),
      O => \current_state[18]_i_10_n_0\
    );
\current_state[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45FFFF45"
    )
        port map (
      I0 => temp_delay_en,
      I1 => current_state(32),
      I2 => current_state(2),
      I3 => current_state(9),
      I4 => current_state(19),
      I5 => \current_state[18]_i_24_n_0\,
      O => \current_state[18]_i_11_n_0\
    );
\current_state[18]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088AAAA"
    )
        port map (
      I0 => temp_delay_en,
      I1 => current_state(17),
      I2 => current_state(18),
      I3 => current_state(42),
      I4 => current_state(32),
      O => \current_state[18]_i_12_n_0\
    );
\current_state[18]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"77FC"
    )
        port map (
      I0 => current_state(36),
      I1 => current_state(19),
      I2 => current_state(59),
      I3 => current_state(57),
      O => \current_state[18]_i_13_n_0\
    );
\current_state[18]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => current_state(12),
      I1 => current_state(35),
      I2 => current_state(65),
      I3 => current_state(66),
      O => \current_state[18]_i_14_n_0\
    );
\current_state[18]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0BF"
    )
        port map (
      I0 => current_state(50),
      I1 => current_state(24),
      I2 => current_state(0),
      I3 => temp_delay_en,
      O => \current_state[18]_i_15_n_0\
    );
\current_state[18]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEEEEEEEEE"
    )
        port map (
      I0 => \current_state[13]_i_9_n_0\,
      I1 => current_state(56),
      I2 => current_state(27),
      I3 => \current_state[18]_i_25_n_0\,
      I4 => \after_page_state_reg_n_0_[1]\,
      I5 => temp_delay_en,
      O => \current_state[18]_i_16_n_0\
    );
\current_state[18]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => current_state(17),
      I1 => current_state(40),
      O => \current_state[18]_i_17_n_0\
    );
\current_state[18]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFFFFFFFF"
    )
        port map (
      I0 => current_state(34),
      I1 => current_state(48),
      I2 => current_state(43),
      I3 => temp_delay_en,
      I4 => current_state(36),
      I5 => current_state(17),
      O => \current_state[18]_i_18_n_0\
    );
\current_state[18]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => current_state(11),
      I1 => current_state(27),
      O => \current_state[18]_i_19_n_0\
    );
\current_state[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEFE"
    )
        port map (
      I0 => \current_state[18]_i_2_n_0\,
      I1 => \current_state[18]_i_3_n_0\,
      I2 => \current_state[18]_i_4_n_0\,
      I3 => \current_state[18]_i_5_n_0\,
      I4 => current_state(19),
      I5 => \current_state[18]_i_6_n_0\,
      O => \current_state[18]_i_1__0_n_0\
    );
\current_state[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF1F1F1FF"
    )
        port map (
      I0 => temp_delay_en,
      I1 => \current_state[18]_i_7_n_0\,
      I2 => \current_state[18]_i_8_n_0\,
      I3 => current_state(0),
      I4 => \current_state[18]_i_9_n_0\,
      I5 => \current_state[18]_i_10_n_0\,
      O => \current_state[18]_i_2_n_0\
    );
\current_state[18]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => current_state(69),
      I1 => current_state(70),
      O => \current_state[18]_i_20_n_0\
    );
\current_state[18]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(19),
      O => \current_state[18]_i_21_n_0\
    );
\current_state[18]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => current_state(36),
      I1 => current_state(60),
      I2 => current_state(88),
      I3 => current_state(3),
      I4 => current_state(28),
      I5 => current_state(41),
      O => \current_state[18]_i_22_n_0\
    );
\current_state[18]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => current_state(26),
      I1 => current_state(84),
      I2 => current_state(64),
      O => \current_state[18]_i_23_n_0\
    );
\current_state[18]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3131FF31"
    )
        port map (
      I0 => current_state(6),
      I1 => current_state(19),
      I2 => current_state(4),
      I3 => current_state(45),
      I4 => current_state(17),
      I5 => \current_state[18]_i_26_n_0\,
      O => \current_state[18]_i_24_n_0\
    );
\current_state[18]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(17),
      O => \current_state[18]_i_25_n_0\
    );
\current_state[18]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFF3F2A3FFF3FFF"
    )
        port map (
      I0 => current_state(19),
      I1 => current_state(29),
      I2 => current_state(38),
      I3 => temp_delay_en,
      I4 => current_state(42),
      I5 => current_state(18),
      O => \current_state[18]_i_26_n_0\
    );
\current_state[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEFFFE"
    )
        port map (
      I0 => \current_state[24]_i_12_n_0\,
      I1 => \current_state[10]_i_6_n_0\,
      I2 => current_state(29),
      I3 => current_state(38),
      I4 => \current_state[24]_i_20_n_0\,
      I5 => \current_state[27]_i_25_n_0\,
      O => \current_state[18]_i_3_n_0\
    );
\current_state[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[18]_i_11_n_0\,
      I1 => \current_state[18]_i_12_n_0\,
      I2 => \current_state[18]_i_13_n_0\,
      I3 => \current_state[18]_i_14_n_0\,
      I4 => \current_state[18]_i_15_n_0\,
      I5 => \current_state[18]_i_16_n_0\,
      O => \current_state[18]_i_4_n_0\
    );
\current_state[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \after_state_reg_n_0_[18]\,
      I1 => current_state(16),
      I2 => current_state(59),
      I3 => \current_state[18]_i_17_n_0\,
      I4 => current_state(64),
      I5 => current_state(84),
      O => \current_state[18]_i_5_n_0\
    );
\current_state[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFFFFEEEEFFF0"
    )
        port map (
      I0 => \current_state[18]_i_18_n_0\,
      I1 => \current_state[27]_i_11_n_0\,
      I2 => current_state(17),
      I3 => \current_state[27]_i_13_n_0\,
      I4 => current_state(49),
      I5 => \current_state[27]_i_10_n_0\,
      O => \current_state[18]_i_6_n_0\
    );
\current_state[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000D"
    )
        port map (
      I0 => current_state(17),
      I1 => current_state(19),
      I2 => current_state(26),
      I3 => current_state(33),
      I4 => \current_state[13]_i_8_n_0\,
      I5 => \current_state[18]_i_19_n_0\,
      O => \current_state[18]_i_7_n_0\
    );
\current_state[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFFFFFAFFFFCF"
    )
        port map (
      I0 => \current_state[18]_i_20_n_0\,
      I1 => \current_state[0]_i_22_n_0\,
      I2 => \current_state[18]_i_21_n_0\,
      I3 => current_state(53),
      I4 => current_state(62),
      I5 => current_state(16),
      O => \current_state[18]_i_8_n_0\
    );
\current_state[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \current_state[0]_i_12_n_0\,
      I1 => \current_state[10]_i_10_n_0\,
      I2 => \current_state[18]_i_22_n_0\,
      I3 => current_state(24),
      I4 => current_state(17),
      I5 => \current_state[18]_i_23_n_0\,
      O => \current_state[18]_i_9_n_0\
    );
\current_state[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \current_state[65]_i_2_n_0\,
      I1 => \after_state_reg_n_0_[19]\,
      I2 => \current_state[36]_i_3__0_n_0\,
      I3 => \temp_addr[10]_i_1_n_0\,
      O => \current_state[19]_i_1_n_0\
    );
\current_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF45"
    )
        port map (
      I0 => \current_state[65]_i_2_n_0\,
      I1 => \after_state_reg_n_0_[1]\,
      I2 => current_state(2),
      I3 => \current_state[60]_i_2_n_0\,
      I4 => \current_state[1]_i_2_n_0\,
      I5 => \current_state[88]_i_8_n_0\,
      O => \current_state[1]_i_1__0_n_0\
    );
\current_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \after_state[88]_i_6_n_0\,
      I1 => \current_state[13]_i_4_n_0\,
      I2 => \after_page_state[45]_i_3_n_0\,
      I3 => \after_page_state[45]_i_4_n_0\,
      O => \current_state[1]_i_2_n_0\
    );
\current_state[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \current_state[20]_i_2_n_0\,
      I1 => \current_state[88]_i_9_n_0\,
      I2 => \current_state[88]_i_10_n_0\,
      I3 => \after_state_reg_n_0_[20]\,
      I4 => current_state(2),
      O => \current_state[20]_i_1_n_0\
    );
\current_state[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \after_page_state[45]_i_4_n_0\,
      I1 => \after_page_state[45]_i_3_n_0\,
      I2 => \current_state[13]_i_4_n_0\,
      O => \current_state[20]_i_2_n_0\
    );
\current_state[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF54FFFFFFFF"
    )
        port map (
      I0 => \current_state[21]_i_2_n_0\,
      I1 => \current_state[21]_i_3_n_0\,
      I2 => \current_state[21]_i_4_n_0\,
      I3 => \current_state[21]_i_5_n_0\,
      I4 => \current_state[27]_i_4_n_0\,
      I5 => \current_state[21]_i_6_n_0\,
      O => \current_state[21]_i_1_n_0\
    );
\current_state[21]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => current_state(17),
      I1 => current_state(52),
      O => \current_state[21]_i_10_n_0\
    );
\current_state[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3A3F3F3F3F3F"
    )
        port map (
      I0 => current_state(36),
      I1 => current_state(34),
      I2 => current_state(19),
      I3 => current_state(56),
      I4 => current_state(18),
      I5 => current_state(50),
      O => \current_state[21]_i_11_n_0\
    );
\current_state[21]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => current_state(53),
      I1 => current_state(62),
      O => \current_state[21]_i_12_n_0\
    );
\current_state[21]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => current_state(88),
      I1 => current_state(44),
      O => \current_state[21]_i_13_n_0\
    );
\current_state[21]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8FFFF"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(2),
      I2 => current_state(0),
      I3 => temp_delay_en,
      I4 => current_state(21),
      O => \current_state[21]_i_14_n_0\
    );
\current_state[21]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => current_state(16),
      I1 => current_state(20),
      I2 => current_state(13),
      I3 => \current_state[88]_i_30_n_0\,
      I4 => current_state(26),
      O => \current_state[21]_i_15_n_0\
    );
\current_state[21]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => current_state(66),
      I1 => current_state(38),
      O => \current_state[21]_i_16_n_0\
    );
\current_state[21]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => current_state(6),
      I1 => current_state(4),
      O => \current_state[21]_i_17_n_0\
    );
\current_state[21]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => current_state(35),
      I1 => current_state(8),
      I2 => \current_state[21]_i_19_n_0\,
      I3 => current_state(70),
      I4 => current_state(64),
      I5 => current_state(27),
      O => \current_state[21]_i_18_n_0\
    );
\current_state[21]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => current_state(9),
      I1 => current_state(49),
      O => \current_state[21]_i_19_n_0\
    );
\current_state[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \current_state[21]_i_7_n_0\,
      I1 => current_state(19),
      I2 => current_state(37),
      I3 => current_state(48),
      I4 => \after_state_reg_n_0_[21]\,
      I5 => \current_state[21]_i_8_n_0\,
      O => \current_state[21]_i_2_n_0\
    );
\current_state[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => current_state(10),
      I1 => current_state(68),
      I2 => current_state(65),
      I3 => current_state(12),
      I4 => current_state(32),
      I5 => \current_state[24]_i_18_n_0\,
      O => \current_state[21]_i_3_n_0\
    );
\current_state[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \current_state[27]_i_13_n_0\,
      I1 => \current_state[21]_i_9_n_0\,
      I2 => current_state(82),
      I3 => current_state(33),
      I4 => current_state(19),
      I5 => \current_state[21]_i_10_n_0\,
      O => \current_state[21]_i_4_n_0\
    );
\current_state[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFEFE"
    )
        port map (
      I0 => \current_state[21]_i_11_n_0\,
      I1 => \current_state[21]_i_12_n_0\,
      I2 => \current_state[21]_i_13_n_0\,
      I3 => current_state(0),
      I4 => current_state(19),
      I5 => \current_state[21]_i_14_n_0\,
      O => \current_state[21]_i_5_n_0\
    );
\current_state[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \current_state[21]_i_15_n_0\,
      I1 => \current_state[21]_i_16_n_0\,
      I2 => current_state(46),
      I3 => current_state(45),
      I4 => \current_state[21]_i_17_n_0\,
      I5 => \current_state[21]_i_18_n_0\,
      O => \current_state[21]_i_6_n_0\
    );
\current_state[21]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => current_state(52),
      I1 => temp_delay_en,
      I2 => current_state(43),
      I3 => current_state(82),
      I4 => current_state(33),
      O => \current_state[21]_i_7_n_0\
    );
\current_state[21]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => current_state(10),
      I1 => current_state(68),
      I2 => current_state(12),
      I3 => current_state(65),
      O => \current_state[21]_i_8_n_0\
    );
\current_state[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => current_state(48),
      I1 => current_state(40),
      I2 => current_state(37),
      I3 => current_state(84),
      I4 => current_state(69),
      I5 => current_state(11),
      O => \current_state[21]_i_9_n_0\
    );
\current_state[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000001"
    )
        port map (
      I0 => current_state(88),
      I1 => current_state(69),
      I2 => current_state(84),
      I3 => current_state(40),
      I4 => current_state(48),
      I5 => current_state(0),
      O => \current_state[24]_i_10_n_0\
    );
\current_state[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA2AAA"
    )
        port map (
      I0 => \current_state[10]_i_5_n_0\,
      I1 => current_state(62),
      I2 => current_state(53),
      I3 => current_state(46),
      I4 => current_state(26),
      I5 => \current_state[13]_i_8_n_0\,
      O => \current_state[24]_i_11_n_0\
    );
\current_state[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1F11"
    )
        port map (
      I0 => current_state(50),
      I1 => current_state(0),
      I2 => current_state(19),
      I3 => current_state(82),
      I4 => \current_state[24]_i_25_n_0\,
      I5 => \current_state[24]_i_26_n_0\,
      O => \current_state[24]_i_12_n_0\
    );
\current_state[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \current_state[24]_i_27_n_0\,
      I1 => \current_state[24]_i_28_n_0\,
      I2 => current_state(11),
      I3 => current_state(19),
      I4 => current_state(35),
      I5 => \current_state[24]_i_17_n_0\,
      O => \current_state[24]_i_13_n_0\
    );
\current_state[24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFA8"
    )
        port map (
      I0 => \current_state[13]_i_11_n_0\,
      I1 => current_state(4),
      I2 => current_state(0),
      I3 => \current_state[24]_i_29_n_0\,
      I4 => \current_state[24]_i_30_n_0\,
      I5 => \current_state[24]_i_31_n_0\,
      O => \current_state[24]_i_14_n_0\
    );
\current_state[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33AF33AF33AF33AA"
    )
        port map (
      I0 => current_state(56),
      I1 => current_state(45),
      I2 => current_state(0),
      I3 => current_state(4),
      I4 => \current_state[24]_i_32_n_0\,
      I5 => \current_state[24]_i_33_n_0\,
      O => \current_state[24]_i_15_n_0\
    );
\current_state[24]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808888888"
    )
        port map (
      I0 => current_state(4),
      I1 => temp_delay_en,
      I2 => current_state(65),
      I3 => current_state(42),
      I4 => current_state(68),
      I5 => \current_state[0]_i_11_n_0\,
      O => \current_state[24]_i_16_n_0\
    );
\current_state[24]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_state(6),
      I1 => temp_delay_en,
      O => \current_state[24]_i_17_n_0\
    );
\current_state[24]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => current_state(24),
      I1 => current_state(42),
      O => \current_state[24]_i_18_n_0\
    );
\current_state[24]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => current_state(12),
      I1 => current_state(65),
      I2 => current_state(68),
      I3 => current_state(10),
      O => \current_state[24]_i_19_n_0\
    );
\current_state[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \current_state[24]_i_2_n_0\,
      I1 => \current_state[24]_i_3_n_0\,
      I2 => \current_state[24]_i_4_n_0\,
      I3 => \current_state[24]_i_5_n_0\,
      I4 => \current_state[24]_i_6_n_0\,
      I5 => \current_state[24]_i_7_n_0\,
      O => \current_state[24]_i_1__2_n_0\
    );
\current_state[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEE"
    )
        port map (
      I0 => \current_state[24]_i_8_n_0\,
      I1 => \current_state[24]_i_9_n_0\,
      I2 => \current_state[24]_i_10_n_0\,
      I3 => current_state(4),
      I4 => \current_state[24]_i_11_n_0\,
      I5 => \current_state[24]_i_12_n_0\,
      O => \current_state[24]_i_2_n_0\
    );
\current_state[24]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => temp_delay_en,
      I1 => current_state(19),
      O => \current_state[24]_i_20_n_0\
    );
\current_state[24]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => current_state(13),
      I1 => current_state(20),
      O => \current_state[24]_i_21__0_n_0\
    );
\current_state[24]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444444"
    )
        port map (
      I0 => current_state(0),
      I1 => temp_delay_en,
      I2 => current_state(64),
      I3 => current_state(70),
      I4 => current_state(16),
      O => \current_state[24]_i_22_n_0\
    );
\current_state[24]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF44444444"
    )
        port map (
      I0 => current_state(6),
      I1 => current_state(44),
      I2 => current_state(37),
      I3 => current_state(69),
      I4 => current_state(84),
      I5 => \current_state[24]_i_34_n_0\,
      O => \current_state[24]_i_23_n_0\
    );
\current_state[24]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02CE0202"
    )
        port map (
      I0 => current_state(37),
      I1 => current_state(6),
      I2 => current_state(0),
      I3 => temp_delay_en,
      I4 => current_state(32),
      I5 => \current_state[24]_i_35_n_0\,
      O => \current_state[24]_i_24_n_0\
    );
\current_state[24]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => current_state(26),
      I1 => current_state(17),
      I2 => current_state(8),
      I3 => current_state(0),
      O => \current_state[24]_i_25_n_0\
    );
\current_state[24]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFEAFFEAEAEA"
    )
        port map (
      I0 => \current_state[0]_i_29_n_0\,
      I1 => \current_state[18]_i_21_n_0\,
      I2 => current_state(40),
      I3 => \current_state[18]_i_25_n_0\,
      I4 => current_state(48),
      I5 => current_state(37),
      O => \current_state[24]_i_26_n_0\
    );
\current_state[24]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF111"
    )
        port map (
      I0 => current_state(17),
      I1 => current_state(33),
      I2 => current_state(19),
      I3 => \after_state_reg_n_0_[24]\,
      I4 => \current_state[21]_i_16_n_0\,
      I5 => \current_state[11]_i_9_n_0\,
      O => \current_state[24]_i_27_n_0\
    );
\current_state[24]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF007500750075"
    )
        port map (
      I0 => \current_state[36]_i_6_n_0\,
      I1 => current_state(17),
      I2 => \after_page_state_reg_n_0_[24]\,
      I3 => \current_state[10]_i_5_n_0\,
      I4 => current_state(6),
      I5 => current_state(27),
      O => \current_state[24]_i_28_n_0\
    );
\current_state[24]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE00FFFF"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(88),
      I2 => current_state(44),
      I3 => current_state(0),
      I4 => current_state(21),
      O => \current_state[24]_i_29_n_0\
    );
\current_state[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEEFFEEEEEEFE"
    )
        port map (
      I0 => \current_state[24]_i_13_n_0\,
      I1 => \current_state[24]_i_14_n_0\,
      I2 => \current_state[21]_i_3_n_0\,
      I3 => current_state(6),
      I4 => current_state(0),
      I5 => \current_state[27]_i_21_n_0\,
      O => \current_state[24]_i_3_n_0\
    );
\current_state[24]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAABABBBBAABA"
    )
        port map (
      I0 => \current_state[24]_i_36_n_0\,
      I1 => current_state(19),
      I2 => current_state(0),
      I3 => current_state(32),
      I4 => \current_state[0]_i_11_n_0\,
      I5 => temp_delay_en,
      O => \current_state[24]_i_30_n_0\
    );
\current_state[24]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000BF00"
    )
        port map (
      I0 => current_state(16),
      I1 => current_state(17),
      I2 => current_state(35),
      I3 => current_state(6),
      I4 => temp_delay_en,
      I5 => \current_state[24]_i_37_n_0\,
      O => \current_state[24]_i_31_n_0\
    );
\current_state[24]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => current_state(28),
      I1 => current_state(41),
      I2 => current_state(60),
      O => \current_state[24]_i_32_n_0\
    );
\current_state[24]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => current_state(88),
      I1 => current_state(3),
      O => \current_state[24]_i_33_n_0\
    );
\current_state[24]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(4),
      O => \current_state[24]_i_34_n_0\
    );
\current_state[24]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000151500FF1515"
    )
        port map (
      I0 => current_state(4),
      I1 => current_state(48),
      I2 => current_state(40),
      I3 => \current_state[24]_i_38_n_0\,
      I4 => current_state(0),
      I5 => current_state(19),
      O => \current_state[24]_i_35_n_0\
    );
\current_state[24]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE0E0E0E"
    )
        port map (
      I0 => current_state(62),
      I1 => current_state(53),
      I2 => \current_state[10]_i_5_n_0\,
      I3 => current_state(24),
      I4 => temp_delay_en,
      I5 => \current_state[11]_i_12_n_0\,
      O => \current_state[24]_i_36_n_0\
    );
\current_state[24]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => current_state(4),
      I1 => temp_delay_en,
      I2 => current_state(17),
      I3 => current_state(12),
      I4 => current_state(10),
      O => \current_state[24]_i_37_n_0\
    );
\current_state[24]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => current_state(84),
      I1 => current_state(69),
      O => \current_state[24]_i_38_n_0\
    );
\current_state[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \current_state[27]_i_2__1_n_0\,
      I1 => \current_state[27]_i_3_n_0\,
      I2 => \current_state[24]_i_15_n_0\,
      I3 => \current_state[27]_i_4_n_0\,
      O => \current_state[24]_i_4_n_0\
    );
\current_state[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBAAFBFBFBFB"
    )
        port map (
      I0 => \current_state[24]_i_16_n_0\,
      I1 => \current_state[10]_i_5_n_0\,
      I2 => \current_state[24]_i_17_n_0\,
      I3 => current_state(70),
      I4 => current_state(64),
      I5 => current_state(24),
      O => \current_state[24]_i_5_n_0\
    );
\current_state[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0000AAA8"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(17),
      I2 => \current_state[24]_i_18_n_0\,
      I3 => \current_state[24]_i_19_n_0\,
      I4 => \current_state[24]_i_20_n_0\,
      I5 => \current_state[24]_i_17_n_0\,
      O => \current_state[24]_i_6_n_0\
    );
\current_state[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0000AA80"
    )
        port map (
      I0 => current_state(29),
      I1 => current_state(26),
      I2 => current_state(36),
      I3 => current_state(17),
      I4 => \current_state[24]_i_21__0_n_0\,
      I5 => \current_state[10]_i_5_n_0\,
      O => \current_state[24]_i_7_n_0\
    );
\current_state[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBBAABA"
    )
        port map (
      I0 => \current_state[24]_i_22_n_0\,
      I1 => \current_state[10]_i_5_n_0\,
      I2 => current_state(46),
      I3 => current_state(17),
      I4 => current_state(50),
      I5 => \current_state[24]_i_23_n_0\,
      O => \current_state[24]_i_8_n_0\
    );
\current_state[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF222222F2"
    )
        port map (
      I0 => current_state(36),
      I1 => current_state(0),
      I2 => current_state(45),
      I3 => current_state(4),
      I4 => current_state(17),
      I5 => \current_state[24]_i_24_n_0\,
      O => \current_state[24]_i_9_n_0\
    );
\current_state[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1000"
    )
        port map (
      I0 => \current_state[88]_i_9_n_0\,
      I1 => \current_state[88]_i_10_n_0\,
      I2 => \after_state_reg_n_0_[26]\,
      I3 => current_state(2),
      I4 => \current_state[60]_i_2_n_0\,
      I5 => \temp_addr[10]_i_1_n_0\,
      O => \current_state[26]_i_1_n_0\
    );
\current_state[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => current_state(42),
      I1 => current_state(18),
      O => \current_state[27]_i_10_n_0\
    );
\current_state[27]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => current_state(37),
      I1 => current_state(33),
      I2 => current_state(46),
      I3 => current_state(45),
      O => \current_state[27]_i_11_n_0\
    );
\current_state[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80FF808080FF"
    )
        port map (
      I0 => temp_delay_en,
      I1 => current_state(36),
      I2 => \current_state[27]_i_28_n_0\,
      I3 => current_state(16),
      I4 => current_state(6),
      I5 => current_state(9),
      O => \current_state[27]_i_12_n_0\
    );
\current_state[27]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => current_state(43),
      I1 => current_state(34),
      O => \current_state[27]_i_13_n_0\
    );
\current_state[27]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => current_state(69),
      I1 => current_state(84),
      I2 => current_state(11),
      I3 => current_state(59),
      I4 => \current_state[13]_i_10_n_0\,
      I5 => \current_state[27]_i_29_n_0\,
      O => \current_state[27]_i_14_n_0\
    );
\current_state[27]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(2),
      I2 => temp_delay_en,
      I3 => current_state(0),
      O => \current_state[27]_i_15__0_n_0\
    );
\current_state[27]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => current_state(33),
      I1 => current_state(38),
      O => \current_state[27]_i_16_n_0\
    );
\current_state[27]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(6),
      O => \current_state[27]_i_17_n_0\
    );
\current_state[27]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D00000DDD0DD"
    )
        port map (
      I0 => current_state(33),
      I1 => \current_state[21]_i_3_n_0\,
      I2 => current_state(4),
      I3 => current_state(0),
      I4 => current_state(19),
      I5 => current_state(6),
      O => \current_state[27]_i_18_n_0\
    );
\current_state[27]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440444444"
    )
        port map (
      I0 => current_state(19),
      I1 => current_state(4),
      I2 => current_state(18),
      I3 => current_state(56),
      I4 => current_state(50),
      I5 => current_state(11),
      O => \current_state[27]_i_19_n_0\
    );
\current_state[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[27]_i_2__1_n_0\,
      I1 => \current_state[27]_i_3_n_0\,
      I2 => \current_state[27]_i_4_n_0\,
      I3 => \current_state[27]_i_5_n_0\,
      I4 => \current_state[27]_i_6_n_0\,
      I5 => \current_state[27]_i_7__0_n_0\,
      O => \current_state[27]_i_1__1_n_0\
    );
\current_state[27]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F775555"
    )
        port map (
      I0 => \current_state[27]_i_30_n_0\,
      I1 => current_state(27),
      I2 => current_state(19),
      I3 => current_state(17),
      I4 => current_state(0),
      I5 => temp_delay_en,
      O => \current_state[27]_i_20_n_0\
    );
\current_state[27]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => current_state(27),
      I1 => current_state(64),
      I2 => current_state(70),
      I3 => current_state(9),
      I4 => current_state(49),
      I5 => current_state(8),
      O => \current_state[27]_i_21_n_0\
    );
\current_state[27]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFFFEFFFE"
    )
        port map (
      I0 => \current_state[27]_i_31_n_0\,
      I1 => \current_state[27]_i_32_n_0\,
      I2 => \current_state[27]_i_33_n_0\,
      I3 => \current_state[0]_i_15_n_0\,
      I4 => current_state(32),
      I5 => current_state(2),
      O => \current_state[27]_i_22_n_0\
    );
\current_state[27]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAABFAAFFFFBFAA"
    )
        port map (
      I0 => \current_state[21]_i_14_n_0\,
      I1 => current_state(45),
      I2 => current_state(46),
      I3 => current_state(4),
      I4 => current_state(37),
      I5 => current_state(17),
      O => \current_state[27]_i_23_n_0\
    );
\current_state[27]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF888F"
    )
        port map (
      I0 => current_state(19),
      I1 => \after_state_reg_n_0_[27]\,
      I2 => current_state(0),
      I3 => current_state(4),
      I4 => \current_state[27]_i_34_n_0\,
      I5 => \current_state[27]_i_35_n_0\,
      O => \current_state[27]_i_24_n_0\
    );
\current_state[27]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => current_state(19),
      I1 => current_state(6),
      I2 => current_state(4),
      I3 => \current_state[11]_i_5_n_0\,
      O => \current_state[27]_i_25_n_0\
    );
\current_state[27]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000111"
    )
        port map (
      I0 => current_state(56),
      I1 => current_state(50),
      I2 => current_state(2),
      I3 => temp_delay_en,
      I4 => \current_state[36]_i_9_n_0\,
      I5 => \current_state[27]_i_36_n_0\,
      O => \current_state[27]_i_26_n_0\
    );
\current_state[27]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFF0000"
    )
        port map (
      I0 => current_state(65),
      I1 => current_state(12),
      I2 => current_state(68),
      I3 => current_state(10),
      I4 => current_state(6),
      I5 => current_state(19),
      O => \current_state[27]_i_27_n_0\
    );
\current_state[27]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => current_state(17),
      I1 => current_state(4),
      O => \current_state[27]_i_28_n_0\
    );
\current_state[27]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => current_state(18),
      I1 => current_state(42),
      I2 => current_state(24),
      I3 => current_state(17),
      I4 => current_state(40),
      O => \current_state[27]_i_29_n_0\
    );
\current_state[27]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEFEEEFEEEE"
    )
        port map (
      I0 => \current_state[27]_i_8_n_0\,
      I1 => \current_state[27]_i_9_n_0\,
      I2 => current_state(4),
      I3 => current_state(17),
      I4 => \current_state[27]_i_10_n_0\,
      I5 => current_state(49),
      O => \current_state[27]_i_2__1_n_0\
    );
\current_state[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFEFEECCCC"
    )
        port map (
      I0 => \current_state[27]_i_11_n_0\,
      I1 => \current_state[27]_i_12_n_0\,
      I2 => current_state(49),
      I3 => current_state(0),
      I4 => current_state(17),
      I5 => \current_state[27]_i_13_n_0\,
      O => \current_state[27]_i_3_n_0\
    );
\current_state[27]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => current_state(26),
      I1 => current_state(13),
      I2 => current_state(20),
      O => \current_state[27]_i_30_n_0\
    );
\current_state[27]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF66F6F6F6"
    )
        port map (
      I0 => current_state(52),
      I1 => current_state(19),
      I2 => current_state(48),
      I3 => current_state(17),
      I4 => current_state(0),
      I5 => \current_state[27]_i_37_n_0\,
      O => \current_state[27]_i_31_n_0\
    );
\current_state[27]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \current_state[0]_i_15_n_0\,
      I1 => current_state(11),
      I2 => \current_state[24]_i_25_n_0\,
      I3 => current_state(88),
      I4 => current_state(66),
      I5 => \current_state[13]_i_11_n_0\,
      O => \current_state[27]_i_32_n_0\
    );
\current_state[27]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2A2A2A"
    )
        port map (
      I0 => current_state(4),
      I1 => current_state(53),
      I2 => current_state(62),
      I3 => current_state(35),
      I4 => current_state(0),
      O => \current_state[27]_i_33_n_0\
    );
\current_state[27]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444F444F4444"
    )
        port map (
      I0 => \current_state[11]_i_4_n_0\,
      I1 => current_state(6),
      I2 => current_state(17),
      I3 => current_state(4),
      I4 => current_state(46),
      I5 => current_state(45),
      O => \current_state[27]_i_34_n_0\
    );
\current_state[27]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF3F2A2A2A2A"
    )
        port map (
      I0 => temp_delay_en,
      I1 => current_state(29),
      I2 => current_state(38),
      I3 => current_state(26),
      I4 => \current_state[13]_i_8_n_0\,
      I5 => current_state(4),
      O => \current_state[27]_i_35_n_0\
    );
\current_state[27]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8AAA8AAA8AAA"
    )
        port map (
      I0 => temp_delay_en,
      I1 => current_state(13),
      I2 => current_state(20),
      I3 => current_state(17),
      I4 => current_state(36),
      I5 => current_state(26),
      O => \current_state[27]_i_36_n_0\
    );
\current_state[27]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFFFFFF3F"
    )
        port map (
      I0 => current_state(44),
      I1 => current_state(35),
      I2 => current_state(17),
      I3 => \current_state[27]_i_38_n_0\,
      I4 => current_state(32),
      I5 => \current_state[27]_i_17_n_0\,
      O => \current_state[27]_i_37_n_0\
    );
\current_state[27]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => current_state(19),
      I1 => current_state(40),
      I2 => current_state(82),
      I3 => current_state(84),
      I4 => current_state(69),
      O => \current_state[27]_i_38_n_0\
    );
\current_state[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F7FFFF0"
    )
        port map (
      I0 => \current_state[27]_i_14_n_0\,
      I1 => current_state(36),
      I2 => current_state(19),
      I3 => current_state(59),
      I4 => current_state(57),
      I5 => \current_state[27]_i_15__0_n_0\,
      O => \current_state[27]_i_4_n_0\
    );
\current_state[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF0FEF000000EE"
    )
        port map (
      I0 => current_state(29),
      I1 => \current_state[27]_i_16_n_0\,
      I2 => \current_state[27]_i_17_n_0\,
      I3 => current_state(4),
      I4 => temp_delay_en,
      I5 => current_state(27),
      O => \current_state[27]_i_5_n_0\
    );
\current_state[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFFFEFE"
    )
        port map (
      I0 => \current_state[27]_i_18_n_0\,
      I1 => \current_state[27]_i_19_n_0\,
      I2 => \current_state[27]_i_20_n_0\,
      I3 => current_state(6),
      I4 => \current_state[27]_i_21_n_0\,
      I5 => current_state(35),
      O => \current_state[27]_i_6_n_0\
    );
\current_state[27]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFFFF"
    )
        port map (
      I0 => \current_state[27]_i_22_n_0\,
      I1 => \current_state[27]_i_23_n_0\,
      I2 => \current_state[27]_i_24_n_0\,
      I3 => \current_state[27]_i_25_n_0\,
      I4 => current_state(4),
      I5 => \current_state[27]_i_26_n_0\,
      O => \current_state[27]_i_7__0_n_0\
    );
\current_state[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABABABAAA"
    )
        port map (
      I0 => \current_state[18]_i_12_n_0\,
      I1 => current_state(0),
      I2 => current_state(6),
      I3 => \current_state[0]_i_12_n_0\,
      I4 => current_state(49),
      I5 => current_state(42),
      O => \current_state[27]_i_8_n_0\
    );
\current_state[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08888888"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(17),
      I2 => current_state(43),
      I3 => current_state(48),
      I4 => current_state(34),
      I5 => \current_state[27]_i_27_n_0\,
      O => \current_state[27]_i_9_n_0\
    );
\current_state[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAEA"
    )
        port map (
      I0 => \current_state[36]_i_2_n_0\,
      I1 => current_state(2),
      I2 => \after_state_reg_n_0_[41]\,
      I3 => \current_state[88]_i_10_n_0\,
      I4 => \current_state[88]_i_9_n_0\,
      I5 => \current_state[88]_i_8_n_0\,
      O => \current_state[28]_i_1_n_0\
    );
\current_state[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \temp_addr[10]_i_1_n_0\,
      I1 => \temp_spi_data[5]_i_1__0_n_0\,
      I2 => \current_state[38]_i_2_n_0\,
      O => \current_state[29]_i_1_n_0\
    );
\current_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[6]_i_2_n_0\,
      I1 => \current_state[2]_i_2_n_0\,
      I2 => \current_state[2]_i_3_n_0\,
      I3 => \current_state[2]_i_4_n_0\,
      I4 => \current_state[2]_i_5_n_0\,
      I5 => \current_state[2]_i_6_n_0\,
      O => \current_state[2]_i_1_n_0\
    );
\current_state[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF02"
    )
        port map (
      I0 => current_state(33),
      I1 => current_state(12),
      I2 => temp_delay_en,
      I3 => \current_state[2]_i_27_n_0\,
      I4 => \current_state[2]_i_28_n_0\,
      I5 => \current_state[2]_i_29_n_0\,
      O => \current_state[2]_i_10_n_0\
    );
\current_state[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF570357FF"
    )
        port map (
      I0 => current_state(18),
      I1 => current_state(4),
      I2 => current_state(6),
      I3 => temp_delay_en,
      I4 => current_state(0),
      I5 => \current_state[2]_i_30_n_0\,
      O => \current_state[2]_i_11_n_0\
    );
\current_state[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAAFEFE"
    )
        port map (
      I0 => \current_state[2]_i_31_n_0\,
      I1 => current_state(44),
      I2 => current_state(88),
      I3 => current_state(0),
      I4 => current_state(2),
      I5 => \current_state[2]_i_32_n_0\,
      O => \current_state[2]_i_12_n_0\
    );
\current_state[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFFFAFFF8F8888"
    )
        port map (
      I0 => current_state(34),
      I1 => \current_state[2]_i_33_n_0\,
      I2 => current_state(33),
      I3 => current_state(49),
      I4 => current_state(12),
      I5 => \current_state[6]_i_46_n_0\,
      O => \current_state[2]_i_13_n_0\
    );
\current_state[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEAEEAAA"
    )
        port map (
      I0 => \current_state[2]_i_34_n_0\,
      I1 => \current_state[88]_i_6_n_0\,
      I2 => current_state(2),
      I3 => current_state(4),
      I4 => current_state(17),
      I5 => \current_state[2]_i_35_n_0\,
      O => \current_state[2]_i_14_n_0\
    );
\current_state[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808080808A808"
    )
        port map (
      I0 => \current_state[6]_i_45_n_0\,
      I1 => current_state(19),
      I2 => current_state(0),
      I3 => current_state(11),
      I4 => current_state(17),
      I5 => current_state(2),
      O => \current_state[2]_i_15_n_0\
    );
\current_state[2]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => current_state(9),
      I1 => current_state(69),
      I2 => current_state(70),
      I3 => current_state(43),
      I4 => current_state(82),
      O => \current_state[2]_i_16_n_0\
    );
\current_state[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FBFF"
    )
        port map (
      I0 => \current_state[2]_i_36_n_0\,
      I1 => current_state(11),
      I2 => current_state(19),
      I3 => current_state(0),
      I4 => current_state(38),
      I5 => \current_state[2]_i_37_n_0\,
      O => \current_state[2]_i_17_n_0\
    );
\current_state[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808888888"
    )
        port map (
      I0 => current_state(4),
      I1 => current_state(2),
      I2 => current_state(43),
      I3 => current_state(82),
      I4 => current_state(59),
      I5 => \current_state[21]_i_12_n_0\,
      O => \current_state[2]_i_18_n_0\
    );
\current_state[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700FFFFF700F700"
    )
        port map (
      I0 => current_state(28),
      I1 => current_state(41),
      I2 => \current_state[2]_i_38_n_0\,
      I3 => \current_state[2]_i_33_n_0\,
      I4 => \current_state[2]_i_39_n_0\,
      I5 => current_state(8),
      O => \current_state[2]_i_19_n_0\
    );
\current_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[2]_i_7_n_0\,
      I1 => \current_state[2]_i_8_n_0\,
      I2 => \current_state[2]_i_9_n_0\,
      I3 => \current_state[2]_i_10_n_0\,
      I4 => \current_state[2]_i_11_n_0\,
      I5 => \current_state[2]_i_12_n_0\,
      O => \current_state[2]_i_2_n_0\
    );
\current_state[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040404040404"
    )
        port map (
      I0 => \current_state[2]_i_40_n_0\,
      I1 => current_state(11),
      I2 => current_state(19),
      I3 => \current_state[2]_i_41_n_0\,
      I4 => temp_delay_en,
      I5 => current_state(0),
      O => \current_state[2]_i_20_n_0\
    );
\current_state[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0800"
    )
        port map (
      I0 => \current_state[88]_i_14_n_0\,
      I1 => current_state(28),
      I2 => current_state(24),
      I3 => current_state(42),
      I4 => \current_state[24]_i_20_n_0\,
      I5 => \current_state[6]_i_5_n_0\,
      O => \current_state[2]_i_21_n_0\
    );
\current_state[2]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => current_state(36),
      I1 => current_state(19),
      I2 => current_state(52),
      I3 => current_state(45),
      I4 => current_state(2),
      O => \current_state[2]_i_22_n_0\
    );
\current_state[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4FFFFFFF"
    )
        port map (
      I0 => \current_state[2]_i_16_n_0\,
      I1 => current_state(0),
      I2 => current_state(40),
      I3 => current_state(48),
      I4 => current_state(62),
      I5 => \current_state[6]_i_4_n_0\,
      O => \current_state[2]_i_23_n_0\
    );
\current_state[2]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => current_state(27),
      I1 => current_state(53),
      I2 => current_state(57),
      O => \current_state[2]_i_24_n_0\
    );
\current_state[2]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_state(19),
      I1 => current_state(0),
      O => \current_state[2]_i_25_n_0\
    );
\current_state[2]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => current_state(12),
      I1 => current_state(42),
      I2 => current_state(24),
      O => \current_state[2]_i_26_n_0\
    );
\current_state[2]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50700070"
    )
        port map (
      I0 => current_state(40),
      I1 => current_state(8),
      I2 => current_state(2),
      I3 => current_state(11),
      I4 => current_state(19),
      O => \current_state[2]_i_27_n_0\
    );
\current_state[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004444FFF04444"
    )
        port map (
      I0 => current_state(2),
      I1 => \current_screen[1][2][7]_i_13_n_0\,
      I2 => current_state(70),
      I3 => \current_state[2]_i_42_n_0\,
      I4 => current_state(0),
      I5 => current_state(19),
      O => \current_state[2]_i_28_n_0\
    );
\current_state[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010101010F010101"
    )
        port map (
      I0 => current_state(36),
      I1 => current_state(11),
      I2 => current_state(2),
      I3 => current_state(27),
      I4 => current_state(0),
      I5 => current_state(17),
      O => \current_state[2]_i_29_n_0\
    );
\current_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF80F0"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(42),
      I2 => current_state(11),
      I3 => current_state(24),
      I4 => \current_state[2]_i_13_n_0\,
      I5 => \current_state[2]_i_14_n_0\,
      O => \current_state[2]_i_3_n_0\
    );
\current_state[2]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => current_state(56),
      I1 => current_state(10),
      I2 => current_state(68),
      O => \current_state[2]_i_30_n_0\
    );
\current_state[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => current_state(17),
      I1 => current_state(0),
      I2 => current_state(84),
      I3 => current_state(64),
      I4 => current_state(53),
      I5 => current_state(57),
      O => \current_state[2]_i_31_n_0\
    );
\current_state[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEEEEEEEEEEE"
    )
        port map (
      I0 => \current_state[2]_i_43_n_0\,
      I1 => \current_state[6]_i_37_n_0\,
      I2 => current_state(60),
      I3 => current_state(41),
      I4 => current_state(2),
      I5 => current_state(0),
      O => \current_state[2]_i_32_n_0\
    );
\current_state[2]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(0),
      O => \current_state[2]_i_33_n_0\
    );
\current_state[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555551555555"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(48),
      I2 => current_state(52),
      I3 => current_state(60),
      I4 => current_state(62),
      I5 => current_state(36),
      O => \current_state[2]_i_34_n_0\
    );
\current_state[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEFFFFFFAE"
    )
        port map (
      I0 => \current_state[2]_i_44_n_0\,
      I1 => \current_state[2]_i_33_n_0\,
      I2 => current_state(44),
      I3 => current_state(26),
      I4 => current_state(29),
      I5 => \current_state[24]_i_20_n_0\,
      O => \current_state[2]_i_35_n_0\
    );
\current_state[2]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => current_state(45),
      I1 => current_state(46),
      I2 => current_state(48),
      I3 => current_state(40),
      I4 => current_state(37),
      O => \current_state[2]_i_36_n_0\
    );
\current_state[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080AA80AA80AA"
    )
        port map (
      I0 => current_state(19),
      I1 => \current_state[88]_i_12_n_0\,
      I2 => current_state(2),
      I3 => current_state(12),
      I4 => current_state(49),
      I5 => current_state(16),
      O => \current_state[2]_i_37_n_0\
    );
\current_state[2]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => \current_state[6]_i_49_n_0\,
      I1 => current_state(88),
      I2 => current_state(3),
      I3 => current_state(9),
      I4 => current_state(49),
      O => \current_state[2]_i_38_n_0\
    );
\current_state[2]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => current_state(19),
      I1 => current_state(11),
      I2 => current_state(0),
      O => \current_state[2]_i_39_n_0\
    );
\current_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEFEE"
    )
        port map (
      I0 => \current_state[6]_i_21_n_0\,
      I1 => \current_state[2]_i_15_n_0\,
      I2 => current_state(0),
      I3 => current_state(19),
      I4 => \current_state[2]_i_16_n_0\,
      I5 => \current_state[2]_i_17_n_0\,
      O => \current_state[2]_i_4_n_0\
    );
\current_state[2]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000057"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(38),
      I2 => \current_screen[1][2][7]_i_7_n_0\,
      I3 => current_state(9),
      I4 => current_state(49),
      I5 => current_state(52),
      O => \current_state[2]_i_40_n_0\
    );
\current_state[2]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => current_state(16),
      I1 => current_state(2),
      I2 => \after_page_state_reg_n_0_[2]\,
      I3 => current_state(26),
      I4 => current_state(13),
      I5 => current_state(20),
      O => \current_state[2]_i_41_n_0\
    );
\current_state[2]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => current_state(62),
      I1 => current_state(69),
      O => \current_state[2]_i_42_n_0\
    );
\current_state[2]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8A8A8A8A8A8A8A"
    )
        port map (
      I0 => current_state(4),
      I1 => current_state(3),
      I2 => current_state(21),
      I3 => current_state(2),
      I4 => current_state(11),
      I5 => current_state(28),
      O => \current_state[2]_i_43_n_0\
    );
\current_state[2]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454545454FF5454"
    )
        port map (
      I0 => current_state(4),
      I1 => current_state(59),
      I2 => current_state(57),
      I3 => current_state(2),
      I4 => current_state(17),
      I5 => current_state(53),
      O => \current_state[2]_i_44_n_0\
    );
\current_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => \current_state[10]_i_12_n_0\,
      I1 => \current_state[10]_i_5_n_0\,
      I2 => current_state(2),
      I3 => \current_state[2]_i_18_n_0\,
      I4 => \current_state[2]_i_19_n_0\,
      I5 => \current_state[2]_i_20_n_0\,
      O => \current_state[2]_i_5_n_0\
    );
\current_state[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11311131DDFD1131"
    )
        port map (
      I0 => \current_state[2]_i_21_n_0\,
      I1 => current_state(11),
      I2 => current_state(0),
      I3 => \current_state[2]_i_22_n_0\,
      I4 => \current_state[2]_i_23_n_0\,
      I5 => current_state(2),
      O => \current_state[2]_i_6_n_0\
    );
\current_state[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB00FFFFAB00AB00"
    )
        port map (
      I0 => current_state(42),
      I1 => current_state(27),
      I2 => current_state(2),
      I3 => current_state(17),
      I4 => \current_state[2]_i_24_n_0\,
      I5 => \current_state[2]_i_25_n_0\,
      O => \current_state[2]_i_7_n_0\
    );
\current_state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00FFFFBF000000"
    )
        port map (
      I0 => \after_state_reg_n_0_[2]\,
      I1 => current_state(9),
      I2 => current_state(48),
      I3 => current_state(4),
      I4 => current_state(2),
      I5 => \current_state[24]_i_25_n_0\,
      O => \current_state[2]_i_8_n_0\
    );
\current_state[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"585858585858FF58"
    )
        port map (
      I0 => current_state(11),
      I1 => current_state(2),
      I2 => current_state(27),
      I3 => current_state(19),
      I4 => current_state(4),
      I5 => \current_state[2]_i_26_n_0\,
      O => \current_state[2]_i_9_n_0\
    );
\current_state[32]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0008"
    )
        port map (
      I0 => current_state(2),
      I1 => \after_state_reg_n_0_[32]\,
      I2 => \current_state[88]_i_10_n_0\,
      I3 => \current_state[88]_i_9_n_0\,
      I4 => \current_state[33]_i_2__0_n_0\,
      I5 => \current_state[32]_i_2_n_0\,
      O => \current_state[32]_i_1__0_n_0\
    );
\current_state[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => temp_char,
      I1 => \current_screen[1][2][7]_i_1_n_0\,
      I2 => \current_state[20]_i_2_n_0\,
      I3 => \temp_addr[10]_i_1_n_0\,
      O => \current_state[32]_i_2_n_0\
    );
\current_state[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1000"
    )
        port map (
      I0 => \current_state[88]_i_9_n_0\,
      I1 => \current_state[88]_i_10_n_0\,
      I2 => \after_state_reg_n_0_[33]\,
      I3 => current_state(2),
      I4 => \current_state[33]_i_2__0_n_0\,
      I5 => \current_state[33]_i_3_n_0\,
      O => \current_state[33]_i_1_n_0\
    );
\current_state[33]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \current_state[88]_i_21_n_0\,
      I1 => \after_page_state_reg_n_0_[33]\,
      I2 => \after_page_state[45]_i_4_n_0\,
      O => \current_state[33]_i_2__0_n_0\
    );
\current_state[33]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_screen[1][2][7]_i_1_n_0\,
      I1 => temp_char,
      O => \current_state[33]_i_3_n_0\
    );
\current_state[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \current_state[65]_i_2_n_0\,
      I1 => \after_state_reg_n_0_[34]\,
      I2 => \current_state[36]_i_3__0_n_0\,
      I3 => \current_state[46]_i_3_n_0\,
      O => \current_state[34]_i_1_n_0\
    );
\current_state[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \current_state[56]_i_2_n_0\,
      I1 => \current_state[88]_i_9_n_0\,
      I2 => \current_state[88]_i_10_n_0\,
      I3 => \after_state_reg_n_0_[35]\,
      I4 => current_state(2),
      O => \current_state[35]_i_1_n_0\
    );
\current_state[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFE"
    )
        port map (
      I0 => \current_state[57]_i_2_n_0\,
      I1 => \current_state[62]_i_2_n_0\,
      I2 => \current_state[36]_i_2_n_0\,
      I3 => \current_state[36]_i_3__0_n_0\,
      I4 => \after_state_reg_n_0_[36]\,
      I5 => \current_state[65]_i_2_n_0\,
      O => \current_state[36]_i_1_n_0\
    );
\current_state[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \current_state[36]_i_4_n_0\,
      I1 => \current_state[36]_i_5_n_0\,
      I2 => \current_state[36]_i_6_n_0\,
      I3 => \current_state[36]_i_7_n_0\,
      I4 => \current_state[60]_i_3_n_0\,
      I5 => \current_screen[1][2][7]_i_4_n_0\,
      O => \current_state[36]_i_2_n_0\
    );
\current_state[36]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \current_state[88]_i_21_n_0\,
      I1 => \after_page_state_reg_n_0_[0]\,
      I2 => \after_page_state[45]_i_4_n_0\,
      O => \current_state[36]_i_3__0_n_0\
    );
\current_state[36]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \current_state[88]_i_29_n_0\,
      I1 => current_state(36),
      I2 => current_state(19),
      I3 => current_state(48),
      I4 => current_state(43),
      I5 => \current_state[36]_i_8_n_0\,
      O => \current_state[36]_i_4_n_0\
    );
\current_state[36]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => current_state(40),
      I1 => current_state(82),
      O => \current_state[36]_i_5_n_0\
    );
\current_state[36]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(16),
      O => \current_state[36]_i_6_n_0\
    );
\current_state[36]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \current_state[36]_i_9_n_0\,
      I1 => \current_state[10]_i_5_n_0\,
      I2 => current_state(34),
      I3 => current_state(18),
      I4 => \current_state[60]_i_12_n_0\,
      I5 => \temp_char[7]_i_10_n_0\,
      O => \current_state[36]_i_7_n_0\
    );
\current_state[36]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => current_state(20),
      I1 => current_state(13),
      I2 => temp_delay_en,
      I3 => \current_state[18]_i_14_n_0\,
      I4 => \current_state[0]_i_22_n_0\,
      I5 => current_state(42),
      O => \current_state[36]_i_8_n_0\
    );
\current_state[36]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => current_state(53),
      I1 => current_state(62),
      O => \current_state[36]_i_9_n_0\
    );
\current_state[37]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF2"
    )
        port map (
      I0 => \after_state_reg_n_0_[37]\,
      I1 => \current_state[65]_i_2_n_0\,
      I2 => \temp_addr[10]_i_1_n_0\,
      I3 => \current_state[44]_i_2_n_0\,
      I4 => \current_state[46]_i_3_n_0\,
      O => \current_state[37]_i_1__0_n_0\
    );
\current_state[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \current_state[60]_i_2_n_0\,
      I1 => \current_state[45]_i_3_n_0\,
      I2 => \temp_spi_data[5]_i_1__0_n_0\,
      I3 => \current_state[38]_i_2_n_0\,
      O => \current_state[38]_i_1_n_0\
    );
\current_state[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \current_state[65]_i_2_n_0\,
      I1 => \current_state[1]_i_2_n_0\,
      I2 => temp_char,
      I3 => \current_screen[1][2][7]_i_1_n_0\,
      I4 => \current_state[38]_i_3_n_0\,
      I5 => temp_dc_i_2_n_0,
      O => \current_state[38]_i_2_n_0\
    );
\current_state[38]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => temp_delay_en,
      I1 => current_state(2),
      I2 => temp_delay_en_i_2_n_0,
      I3 => \current_state[88]_i_9_n_0\,
      O => \current_state[38]_i_3_n_0\
    );
\current_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1000"
    )
        port map (
      I0 => \current_state[88]_i_9_n_0\,
      I1 => \current_state[88]_i_10_n_0\,
      I2 => \after_state_reg_n_0_[3]\,
      I3 => current_state(2),
      I4 => \current_state[88]_i_8_n_0\,
      I5 => \temp_addr[10]_i_1_n_0\,
      O => \current_state[3]_i_1_n_0\
    );
\current_state[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \current_state[65]_i_2_n_0\,
      I1 => \after_state_reg_n_0_[40]\,
      I2 => \current_state[45]_i_3_n_0\,
      I3 => \current_state[88]_i_8_n_0\,
      O => \current_state[40]_i_1_n_0\
    );
\current_state[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \current_state[88]_i_8_n_0\,
      I1 => \current_state[88]_i_9_n_0\,
      I2 => \current_state[88]_i_10_n_0\,
      I3 => \after_state_reg_n_0_[41]\,
      I4 => current_state(2),
      O => \current_state[41]_i_1_n_0\
    );
\current_state[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \current_state[42]_i_2_n_0\,
      I1 => \current_state[88]_i_9_n_0\,
      I2 => \current_state[88]_i_10_n_0\,
      I3 => \after_state_reg_n_0_[42]\,
      I4 => current_state(2),
      O => \current_state[42]_i_1_n_0\
    );
\current_state[42]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => temp_char,
      I1 => \temp_addr[10]_i_1_n_0\,
      I2 => \current_state[36]_i_2_n_0\,
      I3 => \current_state[20]_i_2_n_0\,
      O => \current_state[42]_i_2_n_0\
    );
\current_state[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \current_state[20]_i_2_n_0\,
      I1 => \current_state[65]_i_2_n_0\,
      I2 => \after_state_reg_n_0_[43]\,
      O => \current_state[43]_i_1_n_0\
    );
\current_state[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \current_state[44]_i_2_n_0\,
      I1 => \current_state[88]_i_9_n_0\,
      I2 => \current_state[88]_i_10_n_0\,
      I3 => \after_state_reg_n_0_[44]\,
      I4 => current_state(2),
      O => \current_state[44]_i_1_n_0\
    );
\current_state[44]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ECCC"
    )
        port map (
      I0 => \current_state[88]_i_21_n_0\,
      I1 => \current_screen[1][2][7]_i_1_n_0\,
      I2 => \after_page_state[45]_i_4_n_0\,
      I3 => \after_page_state_reg_n_0_[2]\,
      O => \current_state[44]_i_2_n_0\
    );
\current_state[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFE"
    )
        port map (
      I0 => \current_state[57]_i_2_n_0\,
      I1 => \current_state[45]_i_2_n_0\,
      I2 => \current_state[45]_i_3_n_0\,
      I3 => \current_state[45]_i_4_n_0\,
      I4 => \after_state_reg_n_0_[45]\,
      I5 => \current_state[65]_i_2_n_0\,
      O => \current_state[45]_i_1_n_0\
    );
\current_state[45]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \current_state[62]_i_2_n_0\,
      I1 => \current_state[60]_i_2_n_0\,
      I2 => temp_char,
      O => \current_state[45]_i_2_n_0\
    );
\current_state[45]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state[36]_i_2_n_0\,
      I1 => \temp_addr[10]_i_1_n_0\,
      O => \current_state[45]_i_3_n_0\
    );
\current_state[45]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \current_state[88]_i_21_n_0\,
      I1 => \after_page_state[45]_i_4_n_0\,
      I2 => \after_page_state_reg_n_0_[45]\,
      I3 => \current_state[20]_i_2_n_0\,
      O => \current_state[45]_i_4_n_0\
    );
\current_state[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[62]_i_3_n_0\,
      I1 => \temp_spi_data[5]_i_1__0_n_0\,
      I2 => \current_state[62]_i_2_n_0\,
      I3 => \current_state[46]_i_2_n_0\,
      I4 => \temp_addr[10]_i_1_n_0\,
      I5 => \current_state[46]_i_3_n_0\,
      O => \current_state[46]_i_1_n_0\
    );
\current_state[46]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \after_state_reg_n_0_[46]\,
      I1 => \current_state[65]_i_2_n_0\,
      O => \current_state[46]_i_2_n_0\
    );
\current_state[46]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state[36]_i_2_n_0\,
      I1 => \current_state[20]_i_2_n_0\,
      O => \current_state[46]_i_3_n_0\
    );
\current_state[48]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \current_state[65]_i_2_n_0\,
      I1 => \after_state_reg_n_0_[48]\,
      I2 => \current_state[46]_i_3_n_0\,
      I3 => \current_state[88]_i_8_n_0\,
      O => \current_state[48]_i_2_n_0\
    );
\current_state[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \current_state[42]_i_2_n_0\,
      I1 => \current_state[65]_i_2_n_0\,
      I2 => \after_state_reg_n_0_[42]\,
      O => \current_state[49]_i_1_n_0\
    );
\current_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \current_state[57]_i_2_n_0\,
      I1 => \current_state[62]_i_2_n_0\,
      I2 => \current_state[60]_i_2_n_0\,
      I3 => temp_char,
      I4 => \current_state[4]_i_2_n_0\,
      O => \current_state[4]_i_1_n_0\
    );
\current_state[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \current_state[88]_i_21_n_0\,
      I1 => \after_page_state[45]_i_4_n_0\,
      I2 => \after_page_state_reg_n_0_[24]\,
      I3 => \current_state[65]_i_2_n_0\,
      I4 => \after_state_reg_n_0_[4]\,
      O => \current_state[4]_i_2_n_0\
    );
\current_state[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \current_state[62]_i_3_n_0\,
      I1 => \current_state[88]_i_9_n_0\,
      I2 => \current_state[88]_i_10_n_0\,
      I3 => \after_state_reg_n_0_[50]\,
      I4 => current_state(2),
      O => \current_state[50]_i_1_n_0\
    );
\current_state[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \current_state[65]_i_2_n_0\,
      I1 => \after_state_reg_n_0_[52]\,
      I2 => \current_state[45]_i_3_n_0\,
      O => \current_state[52]_i_1_n_0\
    );
\current_state[53]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFEE"
    )
        port map (
      I0 => \temp_spi_data[5]_i_1__0_n_0\,
      I1 => \current_state[62]_i_2_n_0\,
      I2 => \current_state[65]_i_2_n_0\,
      I3 => \after_state_reg_n_0_[50]\,
      I4 => \current_state[62]_i_3_n_0\,
      O => \current_state[53]_i_1__0_n_0\
    );
\current_state[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1000"
    )
        port map (
      I0 => \current_state[88]_i_9_n_0\,
      I1 => \current_state[88]_i_10_n_0\,
      I2 => \after_state_reg_n_0_[56]\,
      I3 => current_state(2),
      I4 => \current_state[56]_i_2_n_0\,
      I5 => temp_char,
      O => \current_state[56]_i_1_n_0\
    );
\current_state[56]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \after_page_state_reg_n_0_[45]\,
      I1 => \after_page_state[45]_i_4_n_0\,
      I2 => \current_state[88]_i_21_n_0\,
      O => \current_state[56]_i_2_n_0\
    );
\current_state[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \current_state[60]_i_2_n_0\,
      I1 => \current_state[62]_i_2_n_0\,
      I2 => \current_state[57]_i_2_n_0\,
      O => \current_state[57]_i_1__0_n_0\
    );
\current_state[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAEAAAA"
    )
        port map (
      I0 => \after_state[88]_i_4_n_0\,
      I1 => \temp_spi_data[5]_i_3_n_0\,
      I2 => \current_screen[1][2][7]_i_5_n_0\,
      I3 => \temp_spi_data[5]_i_4_n_0\,
      I4 => \temp_spi_data[5]_i_5_n_0\,
      I5 => \temp_spi_data[5]_i_6_n_0\,
      O => \current_state[57]_i_2_n_0\
    );
\current_state[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \temp_spi_data[5]_i_1__0_n_0\,
      I1 => \current_state[62]_i_2_n_0\,
      O => \current_state[59]_i_1_n_0\
    );
\current_state[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEEEEEEEEEE"
    )
        port map (
      I0 => \current_state[60]_i_2_n_0\,
      I1 => \current_state[88]_i_8_n_0\,
      I2 => \current_state[88]_i_9_n_0\,
      I3 => \current_state[88]_i_10_n_0\,
      I4 => \after_state_reg_n_0_[41]\,
      I5 => current_state(2),
      O => \current_state[60]_i_1_n_0\
    );
\current_state[60]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => current_state(40),
      I1 => current_state(16),
      I2 => current_state(13),
      I3 => current_state(20),
      O => \current_state[60]_i_10_n_0\
    );
\current_state[60]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => current_state(26),
      I1 => current_state(48),
      I2 => current_state(36),
      I3 => current_state(3),
      I4 => current_state(21),
      O => \current_state[60]_i_11_n_0\
    );
\current_state[60]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => current_state(50),
      I1 => \current_state[21]_i_13_n_0\,
      I2 => current_state(56),
      I3 => current_state(38),
      I4 => current_state(68),
      I5 => current_state(10),
      O => \current_state[60]_i_12_n_0\
    );
\current_state[60]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \current_state[60]_i_3_n_0\,
      I1 => \current_state[60]_i_4_n_0\,
      I2 => \current_state[60]_i_5_n_0\,
      I3 => \current_state[60]_i_6_n_0\,
      O => \current_state[60]_i_2_n_0\
    );
\current_state[60]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => current_state(49),
      I1 => \current_state[60]_i_7_n_0\,
      I2 => current_state(33),
      I3 => current_state(37),
      I4 => current_state(45),
      I5 => current_state(46),
      O => \current_state[60]_i_3_n_0\
    );
\current_state[60]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \current_state[60]_i_8_n_0\,
      I1 => \current_state[60]_i_9_n_0\,
      I2 => current_state(24),
      I3 => current_state(42),
      I4 => current_state(17),
      I5 => \current_state[18]_i_14_n_0\,
      O => \current_state[60]_i_4_n_0\
    );
\current_state[60]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => current_state(18),
      I1 => \current_state[88]_i_30_n_0\,
      I2 => current_state(19),
      I3 => current_state(34),
      I4 => \current_state[60]_i_10_n_0\,
      I5 => \current_state[60]_i_11_n_0\,
      O => \current_state[60]_i_5_n_0\
    );
\current_state[60]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \current_state[60]_i_12_n_0\,
      I1 => \temp_char[7]_i_10_n_0\,
      I2 => current_state(0),
      I3 => current_state(4),
      I4 => current_state(62),
      I5 => current_state(53),
      O => \current_state[60]_i_6_n_0\
    );
\current_state[60]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => current_state(9),
      I1 => current_state(32),
      O => \current_state[60]_i_7_n_0\
    );
\current_state[60]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => current_state(64),
      I1 => current_state(84),
      I2 => current_state(69),
      I3 => current_state(70),
      I4 => current_state(82),
      I5 => current_state(43),
      O => \current_state[60]_i_8_n_0\
    );
\current_state[60]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => current_state(8),
      I1 => current_state(2),
      I2 => current_state(52),
      I3 => temp_delay_en,
      O => \current_state[60]_i_9_n_0\
    );
\current_state[62]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFEE"
    )
        port map (
      I0 => \temp_spi_data[5]_i_1__0_n_0\,
      I1 => \current_state[62]_i_2_n_0\,
      I2 => \current_state[65]_i_2_n_0\,
      I3 => \after_state_reg_n_0_[62]\,
      I4 => \current_state[62]_i_3_n_0\,
      O => \current_state[62]_i_1__0_n_0\
    );
\current_state[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00044440"
    )
        port map (
      I0 => \current_state[88]_i_9_n_0\,
      I1 => temp_delay_en_i_2_n_0,
      I2 => temp_delay_en,
      I3 => current_state(0),
      I4 => current_state(2),
      I5 => \after_state[88]_i_6_n_0\,
      O => \current_state[62]_i_2_n_0\
    );
\current_state[62]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFCFCFC"
    )
        port map (
      I0 => \current_state[88]_i_21_n_0\,
      I1 => \current_state[60]_i_2_n_0\,
      I2 => temp_char,
      I3 => \after_page_state_reg_n_0_[2]\,
      I4 => \after_page_state[45]_i_4_n_0\,
      I5 => \current_screen[1][2][7]_i_1_n_0\,
      O => \current_state[62]_i_3_n_0\
    );
\current_state[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => temp_char,
      I1 => \current_state[65]_i_2_n_0\,
      I2 => \after_state_reg_n_0_[64]\,
      O => \current_state[64]_i_1_n_0\
    );
\current_state[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \after_state_reg_n_0_[65]\,
      I1 => \current_state[65]_i_2_n_0\,
      I2 => temp_char,
      I3 => current_state(2),
      O => \current_state[65]_i_1_n_0\
    );
\current_state[65]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \current_state[88]_i_10_n_0\,
      I1 => \current_state[88]_i_9_n_0\,
      O => \current_state[65]_i_2_n_0\
    );
\current_state[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \after_state_reg_n_0_[66]\,
      I1 => current_state(2),
      I2 => \current_state[88]_i_10_n_0\,
      I3 => \current_state[88]_i_9_n_0\,
      O => \current_state[66]_i_1_n_0\
    );
\current_state[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => temp_char,
      I1 => \current_state[88]_i_9_n_0\,
      I2 => \current_state[88]_i_10_n_0\,
      I3 => \after_state_reg_n_0_[27]\,
      I4 => current_state(2),
      O => \current_state[68]_i_1_n_0\
    );
\current_state[69]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \after_state_reg_n_0_[41]\,
      I1 => \current_state[65]_i_2_n_0\,
      O => \current_state[69]_i_1_n_0\
    );
\current_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \current_state[6]_i_2_n_0\,
      I1 => \current_state[6]_i_3_n_0\,
      I2 => \current_state[6]_i_4_n_0\,
      I3 => current_state(11),
      I4 => \current_state[6]_i_5_n_0\,
      I5 => \current_state[6]_i_6_n_0\,
      O => \current_state[6]_i_1_n_0\
    );
\current_state[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAFEAAAA"
    )
        port map (
      I0 => \current_state[6]_i_33_n_0\,
      I1 => current_state(60),
      I2 => current_state(41),
      I3 => current_state(11),
      I4 => current_state(0),
      I5 => \current_state[6]_i_34_n_0\,
      O => \current_state[6]_i_10_n_0\
    );
\current_state[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5554"
    )
        port map (
      I0 => \current_state[10]_i_5_n_0\,
      I1 => current_state(53),
      I2 => current_state(84),
      I3 => current_state(64),
      I4 => \current_state[6]_i_35_n_0\,
      I5 => \current_state[6]_i_36_n_0\,
      O => \current_state[6]_i_11_n_0\
    );
\current_state[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00FD"
    )
        port map (
      I0 => current_state(28),
      I1 => current_state(29),
      I2 => current_state(26),
      I3 => \current_state[24]_i_20_n_0\,
      I4 => \current_state[6]_i_37_n_0\,
      I5 => \current_state[6]_i_38_n_0\,
      O => \current_state[6]_i_12_n_0\
    );
\current_state[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF111011101110"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(17),
      I2 => current_state(64),
      I3 => current_state(84),
      I4 => current_state(19),
      I5 => \current_state[13]_i_8_n_0\,
      O => \current_state[6]_i_13_n_0\
    );
\current_state[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2AFA2AFA2AFA"
    )
        port map (
      I0 => \current_state[21]_i_13_n_0\,
      I1 => temp_delay_en,
      I2 => current_state(2),
      I3 => current_state(0),
      I4 => current_state(69),
      I5 => current_state(70),
      O => \current_state[6]_i_14_n_0\
    );
\current_state[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => current_state(42),
      I1 => current_state(17),
      I2 => current_state(0),
      I3 => \after_state_reg_n_0_[6]\,
      I4 => current_state(2),
      I5 => current_state(4),
      O => \current_state[6]_i_15_n_0\
    );
\current_state[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404FFFFFF04"
    )
        port map (
      I0 => current_state(19),
      I1 => current_state(9),
      I2 => current_state(0),
      I3 => current_state(2),
      I4 => current_state(11),
      I5 => current_state(40),
      O => \current_state[6]_i_16_n_0\
    );
\current_state[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEE"
    )
        port map (
      I0 => \current_state[6]_i_39_n_0\,
      I1 => \current_state[6]_i_40_n_0\,
      I2 => \current_state[2]_i_22_n_0\,
      I3 => current_state(0),
      I4 => \current_state[6]_i_41_n_0\,
      I5 => \current_state[6]_i_42_n_0\,
      O => \current_state[6]_i_17_n_0\
    );
\current_state[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBBBBBBBBBBBBB"
    )
        port map (
      I0 => \current_state[6]_i_43_n_0\,
      I1 => \current_state[6]_i_44_n_0\,
      I2 => current_state(53),
      I3 => current_state(57),
      I4 => current_state(11),
      I5 => current_state(27),
      O => \current_state[6]_i_18_n_0\
    );
\current_state[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5D005D5D000000"
    )
        port map (
      I0 => \current_state[2]_i_16_n_0\,
      I1 => \current_state[6]_i_45_n_0\,
      I2 => current_state(17),
      I3 => current_state(0),
      I4 => current_state(11),
      I5 => current_state(19),
      O => \current_state[6]_i_19_n_0\
    );
\current_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEEF"
    )
        port map (
      I0 => \current_state[6]_i_7_n_0\,
      I1 => \current_state[6]_i_8_n_0\,
      I2 => current_state(19),
      I3 => \current_state[6]_i_9_n_0\,
      I4 => \current_state[6]_i_10_n_0\,
      I5 => \current_state[6]_i_11_n_0\,
      O => \current_state[6]_i_2_n_0\
    );
\current_state[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => current_state(17),
      I1 => current_state(19),
      I2 => \current_state[6]_i_46_n_0\,
      I3 => current_state(27),
      I4 => current_state(53),
      I5 => current_state(57),
      O => \current_state[6]_i_20_n_0\
    );
\current_state[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \current_state[13]_i_11_n_0\,
      I1 => current_state(17),
      I2 => current_state(29),
      I3 => temp_delay_en,
      I4 => current_state(0),
      I5 => current_state(2),
      O => \current_state[6]_i_21_n_0\
    );
\current_state[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF808080FF80"
    )
        port map (
      I0 => temp_delay_en,
      I1 => \current_state[18]_i_21_n_0\,
      I2 => \current_state[6]_i_47_n_0\,
      I3 => \current_state[0]_i_13_n_0\,
      I4 => current_state(4),
      I5 => \current_state[6]_i_48_n_0\,
      O => \current_state[6]_i_22_n_0\
    );
\current_state[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFDFF"
    )
        port map (
      I0 => \current_state[18]_i_22_n_0\,
      I1 => \current_state[6]_i_49_n_0\,
      I2 => current_state(34),
      I3 => current_state(44),
      I4 => current_state(52),
      I5 => \current_state[6]_i_50_n_0\,
      O => \current_state[6]_i_23_n_0\
    );
\current_state[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF04"
    )
        port map (
      I0 => current_state(18),
      I1 => current_state(12),
      I2 => current_state(26),
      I3 => temp_delay_en,
      I4 => \current_state[60]_i_7_n_0\,
      I5 => current_state(28),
      O => \current_state[6]_i_24_n_0\
    );
\current_state[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => current_state(40),
      I1 => current_state(48),
      I2 => current_state(37),
      I3 => current_state(42),
      I4 => current_state(46),
      I5 => current_state(45),
      O => \current_state[6]_i_25_n_0\
    );
\current_state[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404440"
    )
        port map (
      I0 => current_state(4),
      I1 => current_state(19),
      I2 => \current_state[60]_i_11_n_0\,
      I3 => \current_state[60]_i_7_n_0\,
      I4 => current_state(12),
      I5 => current_state(34),
      O => \current_state[6]_i_26_n_0\
    );
\current_state[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005D005D5D5D5D"
    )
        port map (
      I0 => current_state(12),
      I1 => current_state(17),
      I2 => current_state(16),
      I3 => current_state(18),
      I4 => current_state(28),
      I5 => current_state(19),
      O => \current_state[6]_i_27_n_0\
    );
\current_state[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEFFFFFFAE"
    )
        port map (
      I0 => \current_state[6]_i_51_n_0\,
      I1 => current_state(19),
      I2 => current_state(29),
      I3 => \current_state[6]_i_46_n_0\,
      I4 => current_state(12),
      I5 => current_state(24),
      O => \current_state[6]_i_28_n_0\
    );
\current_state[6]_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => current_state(13),
      I1 => current_state(20),
      I2 => current_state(16),
      O => \current_state[6]_i_29__0_n_0\
    );
\current_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[6]_i_12_n_0\,
      I1 => \current_state[6]_i_13_n_0\,
      I2 => \current_state[6]_i_14_n_0\,
      I3 => \current_state[6]_i_15_n_0\,
      I4 => \current_state[6]_i_16_n_0\,
      I5 => \current_state[6]_i_17_n_0\,
      O => \current_state[6]_i_3_n_0\
    );
\current_state[6]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FEFEFEFEFEFE"
    )
        port map (
      I0 => current_state(65),
      I1 => current_state(66),
      I2 => current_state(35),
      I3 => current_state(17),
      I4 => current_state(11),
      I5 => current_state(19),
      O => \current_state[6]_i_30_n_0\
    );
\current_state[6]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1FFFFFFFFFFFFFF"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(27),
      I2 => current_state(42),
      I3 => current_state(50),
      I4 => current_state(8),
      I5 => current_state(53),
      O => \current_state[6]_i_31_n_0\
    );
\current_state[6]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFEFFFFFFFF"
    )
        port map (
      I0 => current_state(28),
      I1 => current_state(41),
      I2 => current_state(70),
      I3 => current_state(69),
      I4 => current_state(2),
      I5 => current_state(21),
      O => \current_state[6]_i_32_n_0\
    );
\current_state[6]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"040F0404"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(33),
      I2 => current_state(2),
      I3 => current_state(17),
      I4 => current_state(52),
      O => \current_state[6]_i_33_n_0\
    );
\current_state[6]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF444444F4"
    )
        port map (
      I0 => current_state(17),
      I1 => current_state(59),
      I2 => current_state(32),
      I3 => current_state(19),
      I4 => temp_delay_en,
      I5 => \current_state[6]_i_52_n_0\,
      O => \current_state[6]_i_34_n_0\
    );
\current_state[6]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FFFCFC5454FCFC"
    )
        port map (
      I0 => current_state(19),
      I1 => current_state(43),
      I2 => current_state(82),
      I3 => current_state(17),
      I4 => current_state(11),
      I5 => current_state(36),
      O => \current_state[6]_i_35_n_0\
    );
\current_state[6]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF010F0FFF01010"
    )
        port map (
      I0 => \current_state[6]_i_53_n_0\,
      I1 => current_state(11),
      I2 => current_state(0),
      I3 => current_state(19),
      I4 => current_state(50),
      I5 => current_state(3),
      O => \current_state[6]_i_36_n_0\
    );
\current_state[6]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD0FFD0D0D0D0"
    )
        port map (
      I0 => current_state(34),
      I1 => current_state(6),
      I2 => current_state(4),
      I3 => current_state(18),
      I4 => current_state(32),
      I5 => current_state(11),
      O => \current_state[6]_i_37_n_0\
    );
\current_state[6]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4FFF4F44444444"
    )
        port map (
      I0 => \current_state[6]_i_54_n_0\,
      I1 => \current_state[18]_i_23_n_0\,
      I2 => current_state(8),
      I3 => \current_state[24]_i_18_n_0\,
      I4 => current_state(12),
      I5 => \current_state[0]_i_15_n_0\,
      O => \current_state[6]_i_38_n_0\
    );
\current_state[6]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8880FF80"
    )
        port map (
      I0 => current_state(8),
      I1 => current_state(0),
      I2 => current_state(4),
      I3 => temp_delay_en,
      I4 => \current_state[0]_i_27_n_0\,
      I5 => \current_state[6]_i_55_n_0\,
      O => \current_state[6]_i_39_n_0\
    );
\current_state[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFF7FFF7FFF"
    )
        port map (
      I0 => current_state(37),
      I1 => current_state(46),
      I2 => current_state(45),
      I3 => current_state(17),
      I4 => current_state(60),
      I5 => current_state(26),
      O => \current_state[6]_i_4_n_0\
    );
\current_state[6]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7000000F7F700F7"
    )
        port map (
      I0 => current_state(16),
      I1 => current_state(49),
      I2 => current_state(33),
      I3 => temp_delay_en,
      I4 => current_state(19),
      I5 => current_state(12),
      O => \current_state[6]_i_40_n_0\
    );
\current_state[6]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF8A"
    )
        port map (
      I0 => current_state(12),
      I1 => current_state(49),
      I2 => current_state(33),
      I3 => \current_state[6]_i_56_n_0\,
      I4 => \temp_spi_data[5]_i_7_n_0\,
      I5 => \current_state[6]_i_57_n_0\,
      O => \current_state[6]_i_41_n_0\
    );
\current_state[6]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF20FF20FF20"
    )
        port map (
      I0 => current_state(19),
      I1 => current_state(0),
      I2 => current_state(8),
      I3 => \current_state[6]_i_58_n_0\,
      I4 => current_state(59),
      I5 => current_state(36),
      O => \current_state[6]_i_42_n_0\
    );
\current_state[6]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055505540555555"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(26),
      I2 => current_state(17),
      I3 => \current_state[88]_i_25_n_0\,
      I4 => current_state(36),
      I5 => current_state(11),
      O => \current_state[6]_i_43_n_0\
    );
\current_state[6]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => current_state(17),
      I1 => current_state(4),
      I2 => current_state(2),
      O => \current_state[6]_i_44_n_0\
    );
\current_state[6]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => current_state(66),
      I1 => current_state(42),
      I2 => current_state(65),
      I3 => current_state(35),
      I4 => current_state(41),
      I5 => current_state(28),
      O => \current_state[6]_i_45_n_0\
    );
\current_state[6]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => temp_delay_en,
      I1 => current_state(0),
      O => \current_state[6]_i_46_n_0\
    );
\current_state[6]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => current_state(34),
      I1 => current_state(16),
      I2 => \after_page_state_reg_n_0_[2]\,
      I3 => current_state(26),
      I4 => current_state(13),
      I5 => current_state(20),
      O => \current_state[6]_i_47_n_0\
    );
\current_state[6]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => current_state(21),
      I1 => current_state(3),
      I2 => current_state(24),
      O => \current_state[6]_i_48_n_0\
    );
\current_state[6]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => current_state(32),
      I1 => current_state(33),
      I2 => current_state(24),
      I3 => current_state(45),
      O => \current_state[6]_i_49_n_0\
    );
\current_state[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FFFFFF45454545"
    )
        port map (
      I0 => \current_state[24]_i_20_n_0\,
      I1 => current_state(18),
      I2 => current_state(34),
      I3 => current_state(46),
      I4 => current_state(37),
      I5 => current_state(2),
      O => \current_state[6]_i_5_n_0\
    );
\current_state[6]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => temp_delay_en,
      I1 => current_state(2),
      O => \current_state[6]_i_50_n_0\
    );
\current_state[6]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008888F0F0F8FF"
    )
        port map (
      I0 => current_state(17),
      I1 => \current_state[88]_i_23_n_0\,
      I2 => \current_state[13]_i_8_n_0\,
      I3 => current_state(16),
      I4 => current_state(2),
      I5 => temp_delay_en,
      O => \current_state[6]_i_51_n_0\
    );
\current_state[6]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0D0FFD0"
    )
        port map (
      I0 => current_state(34),
      I1 => current_state(11),
      I2 => current_state(12),
      I3 => current_state(17),
      I4 => current_state(52),
      O => \current_state[6]_i_52_n_0\
    );
\current_state[6]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => current_state(70),
      I1 => current_state(69),
      I2 => current_state(62),
      O => \current_state[6]_i_53_n_0\
    );
\current_state[6]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(0),
      I2 => current_state(4),
      O => \current_state[6]_i_54_n_0\
    );
\current_state[6]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5151F3FF51FFF3FF"
    )
        port map (
      I0 => current_state(62),
      I1 => current_state(0),
      I2 => current_state(11),
      I3 => \current_state[24]_i_20_n_0\,
      I4 => current_state(48),
      I5 => current_state(9),
      O => \current_state[6]_i_55_n_0\
    );
\current_state[6]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F11"
    )
        port map (
      I0 => current_state(6),
      I1 => current_state(4),
      I2 => current_state(18),
      I3 => temp_delay_en,
      O => \current_state[6]_i_56_n_0\
    );
\current_state[6]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_state(17),
      I1 => current_state(19),
      O => \current_state[6]_i_57_n_0\
    );
\current_state[6]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => current_state(2),
      I1 => current_state(4),
      O => \current_state[6]_i_58_n_0\
    );
\current_state[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[6]_i_18_n_0\,
      I1 => \current_state[6]_i_19_n_0\,
      I2 => \current_state[6]_i_20_n_0\,
      I3 => \current_state[6]_i_21_n_0\,
      I4 => \current_state[6]_i_22_n_0\,
      I5 => \current_state[6]_i_23_n_0\,
      O => \current_state[6]_i_6_n_0\
    );
\current_state[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF000D"
    )
        port map (
      I0 => \current_state[6]_i_24_n_0\,
      I1 => \current_state[6]_i_25_n_0\,
      I2 => current_state(2),
      I3 => current_state(11),
      I4 => \current_state[6]_i_26_n_0\,
      O => \current_state[6]_i_7_n_0\
    );
\current_state[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF4F4"
    )
        port map (
      I0 => \current_state[6]_i_27_n_0\,
      I1 => current_state(2),
      I2 => \current_state[6]_i_28_n_0\,
      I3 => current_state(0),
      I4 => \current_state[6]_i_29__0_n_0\,
      I5 => \current_state[6]_i_30_n_0\,
      O => \current_state[6]_i_8_n_0\
    );
\current_state[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00F2"
    )
        port map (
      I0 => current_state(57),
      I1 => current_state(29),
      I2 => current_state(2),
      I3 => \current_state[6]_i_31_n_0\,
      I4 => current_state(0),
      I5 => \current_state[6]_i_32_n_0\,
      O => \current_state[6]_i_9_n_0\
    );
\current_state[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \current_state[65]_i_2_n_0\,
      I1 => \after_state_reg_n_0_[70]\,
      I2 => temp_char,
      O => \current_state[70]_i_1_n_0\
    );
\current_state[82]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \after_state_reg_n_0_[66]\,
      I1 => \current_state[65]_i_2_n_0\,
      O => \current_state[82]_i_2_n_0\
    );
\current_state[84]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \after_state_reg_n_0_[88]\,
      I1 => \current_state[65]_i_2_n_0\,
      O => \current_state[84]_i_2_n_0\
    );
\current_state[88]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => temp_delay_en_i_2_n_0,
      I1 => temp_delay_en,
      I2 => current_state(0),
      O => \current_state[88]_i_10_n_0\
    );
\current_state[88]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \current_state[21]_i_13_n_0\,
      I1 => \current_state[27]_i_10_n_0\,
      I2 => current_state(35),
      I3 => current_state(12),
      I4 => current_state(66),
      I5 => current_state(65),
      O => \current_state[88]_i_11_n_0\
    );
\current_state[88]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => current_state(45),
      I1 => current_state(46),
      I2 => current_state(37),
      O => \current_state[88]_i_12_n_0\
    );
\current_state[88]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => current_state(82),
      I1 => current_state(43),
      I2 => current_state(70),
      I3 => current_state(69),
      O => \current_state[88]_i_13_n_0\
    );
\current_state[88]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => current_state(49),
      I1 => current_state(16),
      I2 => current_state(9),
      I3 => current_state(48),
      O => \current_state[88]_i_14_n_0\
    );
\current_state[88]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => current_state(59),
      I1 => current_state(64),
      I2 => current_state(84),
      I3 => current_state(34),
      I4 => current_state(6),
      I5 => current_state(4),
      O => \current_state[88]_i_15_n_0\
    );
\current_state[88]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => current_state(62),
      I1 => current_state(53),
      I2 => current_state(17),
      I3 => current_state(40),
      I4 => current_state(29),
      I5 => current_state(38),
      O => \current_state[88]_i_16_n_0\
    );
\current_state[88]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF9"
    )
        port map (
      I0 => current_state(2),
      I1 => temp_delay_en,
      I2 => current_state(26),
      I3 => current_state(33),
      I4 => current_state(56),
      I5 => current_state(50),
      O => \current_state[88]_i_18_n_0\
    );
\current_state[88]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => current_state(13),
      I1 => current_state(20),
      I2 => current_state(27),
      I3 => current_state(11),
      O => \current_state[88]_i_19_n_0\
    );
\current_state[88]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \current_state[88]_i_8_n_0\,
      I1 => \current_state[88]_i_9_n_0\,
      I2 => \current_state[88]_i_10_n_0\,
      I3 => \after_state_reg_n_0_[88]\,
      I4 => current_state(2),
      O => \current_state[88]_i_2_n_0\
    );
\current_state[88]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \current_state[60]_i_6_n_0\,
      I1 => \current_state[88]_i_29_n_0\,
      I2 => \current_state[88]_i_30_n_0\,
      I3 => temp_delay_en,
      I4 => \current_state[24]_i_21__0_n_0\,
      I5 => \current_state[88]_i_31_n_0\,
      O => \current_state[88]_i_21_n_0\
    );
\current_state[88]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => current_state(26),
      I1 => current_state(60),
      I2 => current_state(41),
      I3 => current_state(28),
      I4 => current_state(29),
      O => \current_state[88]_i_22_n_0\
    );
\current_state[88]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => current_state(84),
      I1 => current_state(64),
      I2 => current_state(59),
      O => \current_state[88]_i_23_n_0\
    );
\current_state[88]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \current_state[27]_i_11_n_0\,
      I1 => current_state(32),
      I2 => current_state(49),
      I3 => current_state(9),
      I4 => \current_state[88]_i_13_n_0\,
      I5 => \current_state[88]_i_32_n_0\,
      O => \current_state[88]_i_24_n_0\
    );
\current_state[88]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => temp_delay_en,
      I1 => current_state(0),
      O => \current_state[88]_i_25_n_0\
    );
\current_state[88]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => current_state(0),
      I1 => \out\(2),
      I2 => current_state(6),
      I3 => temp_delay_en,
      I4 => current_state(4),
      O => \current_state[88]_i_27_n_0\
    );
\current_state[88]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => current_state(28),
      I1 => current_state(60),
      I2 => current_state(41),
      I3 => current_state(68),
      I4 => current_state(10),
      I5 => current_state(32),
      O => \current_state[88]_i_28_n_0\
    );
\current_state[88]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => current_state(24),
      I1 => current_state(8),
      I2 => current_state(21),
      I3 => current_state(3),
      O => \current_state[88]_i_29_n_0\
    );
\current_state[88]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => current_state(3),
      I1 => current_state(21),
      I2 => current_state(8),
      I3 => current_state(24),
      I4 => \current_state[88]_i_11_n_0\,
      O => \current_state[88]_i_3_n_0\
    );
\current_state[88]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => current_state(29),
      I1 => current_state(28),
      I2 => current_state(41),
      I3 => current_state(60),
      O => \current_state[88]_i_30_n_0\
    );
\current_state[88]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \after_state[88]_i_11_n_0\,
      I1 => current_state(19),
      I2 => current_state(36),
      I3 => current_state(33),
      I4 => current_state(32),
      O => \current_state[88]_i_31_n_0\
    );
\current_state[88]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => current_state(16),
      I1 => current_state(20),
      I2 => current_state(13),
      I3 => current_state(40),
      I4 => current_state(48),
      O => \current_state[88]_i_32_n_0\
    );
\current_state[88]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \current_state[13]_i_3_n_0\,
      I1 => current_state(36),
      I2 => current_state(19),
      I3 => current_state(0),
      I4 => current_state(59),
      I5 => current_state(57),
      O => \current_state[88]_i_4_n_0\
    );
\current_state[88]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \current_state[88]_i_12_n_0\,
      I1 => current_state(52),
      I2 => \current_state[88]_i_13_n_0\,
      I3 => \current_state[88]_i_14_n_0\,
      I4 => \current_state[88]_i_15_n_0\,
      I5 => \current_state[88]_i_16_n_0\,
      O => \current_state[88]_i_5_n_0\
    );
\current_state[88]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => current_state(57),
      I1 => current_state(36),
      O => \current_state[88]_i_6_n_0\
    );
\current_state[88]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \current_state[88]_i_21_n_0\,
      I1 => \after_page_state[45]_i_4_n_0\,
      I2 => \after_page_state_reg_n_0_[1]\,
      I3 => \current_screen[1][2][7]_i_1_n_0\,
      O => \current_state[88]_i_8_n_0\
    );
\current_state[88]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBFFFFF"
    )
        port map (
      I0 => \current_state[88]_i_22_n_0\,
      I1 => current_state(17),
      I2 => current_state(52),
      I3 => \current_state[88]_i_23_n_0\,
      I4 => \temp_spi_data[5]_i_3_n_0\,
      I5 => \current_state[88]_i_24_n_0\,
      O => \current_state[88]_i_9_n_0\
    );
\current_state[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \current_state[8]_i_2_n_0\,
      I1 => \current_state[44]_i_2_n_0\,
      I2 => \current_state[45]_i_3_n_0\,
      O => \current_state[8]_i_1__0_n_0\
    );
\current_state[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \current_state[60]_i_2_n_0\,
      I1 => \current_state[88]_i_9_n_0\,
      I2 => \current_state[88]_i_10_n_0\,
      I3 => \after_state_reg_n_0_[8]\,
      I4 => current_state(2),
      O => \current_state[8]_i_2_n_0\
    );
\current_state[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \after_state_reg_n_0_[65]\,
      I1 => \current_state[65]_i_2_n_0\,
      I2 => temp_char,
      I3 => \current_state[57]_i_2_n_0\,
      I4 => \current_state[62]_i_2_n_0\,
      I5 => \current_state[36]_i_2_n_0\,
      O => \current_state[9]_i_1_n_0\
    );
\current_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[0]_i_1__2_n_0\,
      Q => current_state(0),
      R => '0'
    );
\current_state_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \current_state[0]_i_8_n_0\,
      I1 => \current_state[0]_i_9_n_0\,
      O => \current_state_reg[0]_i_2_n_0\,
      S => current_state(4)
    );
\current_state_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[10]_i_1_n_0\,
      Q => current_state(10),
      R => '0'
    );
\current_state_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[11]_i_1__0_n_0\,
      Q => current_state(11),
      R => '0'
    );
\current_state_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[12]_i_1_n_0\,
      Q => current_state(12),
      R => '0'
    );
\current_state_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[13]_i_1__0_n_0\,
      Q => current_state(13),
      R => '0'
    );
\current_state_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[16]_i_1__0_n_0\,
      Q => current_state(16),
      S => DELAY_COMP_n_3
    );
\current_state_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[17]_i_1_n_0\,
      Q => current_state(17),
      S => DELAY_COMP_n_2
    );
\current_state_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[18]_i_1__0_n_0\,
      Q => current_state(18),
      R => '0'
    );
\current_state_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[19]_i_1_n_0\,
      Q => current_state(19),
      S => DELAY_COMP_n_2
    );
\current_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[1]_i_1__0_n_0\,
      Q => temp_delay_en,
      R => '0'
    );
\current_state_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[20]_i_1_n_0\,
      Q => current_state(20),
      R => '0'
    );
\current_state_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[21]_i_1_n_0\,
      Q => current_state(21),
      R => '0'
    );
\current_state_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[24]_i_1__2_n_0\,
      Q => current_state(24),
      R => '0'
    );
\current_state_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[26]_i_1_n_0\,
      Q => current_state(26),
      R => '0'
    );
\current_state_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[27]_i_1__1_n_0\,
      Q => current_state(27),
      R => '0'
    );
\current_state_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[28]_i_1_n_0\,
      Q => current_state(28),
      R => '0'
    );
\current_state_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[29]_i_1_n_0\,
      Q => current_state(29),
      R => '0'
    );
\current_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[2]_i_1_n_0\,
      Q => current_state(2),
      R => '0'
    );
\current_state_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[32]_i_1__0_n_0\,
      Q => current_state(32),
      R => '0'
    );
\current_state_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[33]_i_1_n_0\,
      Q => current_state(33),
      R => '0'
    );
\current_state_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[34]_i_1_n_0\,
      Q => current_state(34),
      S => DELAY_COMP_n_3
    );
\current_state_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[35]_i_1_n_0\,
      Q => current_state(35),
      R => '0'
    );
\current_state_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[36]_i_1_n_0\,
      Q => current_state(36),
      R => '0'
    );
\current_state_reg[37]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[37]_i_1__0_n_0\,
      Q => current_state(37),
      S => DELAY_COMP_n_3
    );
\current_state_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[38]_i_1_n_0\,
      Q => current_state(38),
      R => '0'
    );
\current_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[3]_i_1_n_0\,
      Q => current_state(3),
      R => '0'
    );
\current_state_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[40]_i_1_n_0\,
      Q => current_state(40),
      S => DELAY_COMP_n_3
    );
\current_state_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[41]_i_1_n_0\,
      Q => current_state(41),
      R => '0'
    );
\current_state_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[42]_i_1_n_0\,
      Q => current_state(42),
      R => '0'
    );
\current_state_reg[43]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[43]_i_1_n_0\,
      Q => current_state(43),
      S => DELAY_COMP_n_2
    );
\current_state_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[44]_i_1_n_0\,
      Q => current_state(44),
      R => '0'
    );
\current_state_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[45]_i_1_n_0\,
      Q => current_state(45),
      R => '0'
    );
\current_state_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[46]_i_1_n_0\,
      Q => current_state(46),
      R => '0'
    );
\current_state_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[48]_i_2_n_0\,
      Q => current_state(48),
      S => DELAY_COMP_n_3
    );
\current_state_reg[49]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[49]_i_1_n_0\,
      Q => current_state(49),
      S => DELAY_COMP_n_2
    );
\current_state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[4]_i_1_n_0\,
      Q => current_state(4),
      R => '0'
    );
\current_state_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[50]_i_1_n_0\,
      Q => current_state(50),
      R => '0'
    );
\current_state_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[52]_i_1_n_0\,
      Q => current_state(52),
      S => DELAY_COMP_n_2
    );
\current_state_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[53]_i_1__0_n_0\,
      Q => current_state(53),
      R => '0'
    );
\current_state_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[56]_i_1_n_0\,
      Q => current_state(56),
      R => '0'
    );
\current_state_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[57]_i_1__0_n_0\,
      Q => current_state(57),
      R => '0'
    );
\current_state_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[59]_i_1_n_0\,
      Q => current_state(59),
      R => '0'
    );
\current_state_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[60]_i_1_n_0\,
      Q => current_state(60),
      R => '0'
    );
\current_state_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[62]_i_1__0_n_0\,
      Q => current_state(62),
      R => '0'
    );
\current_state_reg[64]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[64]_i_1_n_0\,
      Q => current_state(64),
      S => DELAY_COMP_n_1
    );
\current_state_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[65]_i_1_n_0\,
      Q => current_state(65),
      R => '0'
    );
\current_state_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[66]_i_1_n_0\,
      Q => current_state(66),
      R => '0'
    );
\current_state_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[68]_i_1_n_0\,
      Q => current_state(68),
      R => '0'
    );
\current_state_reg[69]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[69]_i_1_n_0\,
      Q => current_state(69),
      S => DELAY_COMP_n_1
    );
\current_state_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[6]_i_1_n_0\,
      Q => current_state(6),
      R => '0'
    );
\current_state_reg[70]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[70]_i_1_n_0\,
      Q => current_state(70),
      S => DELAY_COMP_n_1
    );
\current_state_reg[82]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[82]_i_2_n_0\,
      Q => current_state(82),
      S => DELAY_COMP_n_2
    );
\current_state_reg[84]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[84]_i_2_n_0\,
      Q => current_state(84),
      S => DELAY_COMP_n_1
    );
\current_state_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[88]_i_2_n_0\,
      Q => current_state(88),
      R => '0'
    );
\current_state_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[8]_i_1__0_n_0\,
      Q => current_state(8),
      R => '0'
    );
\current_state_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => DELAY_COMP_n_0,
      D => \current_state[9]_i_1_n_0\,
      Q => current_state(9),
      R => '0'
    );
\temp_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => current_state(0),
      O => \temp_addr[0]_i_1_n_0\
    );
\temp_addr[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \temp_addr[10]_i_2_n_0\,
      I1 => \current_state[21]_i_6_n_0\,
      I2 => \current_state[21]_i_3_n_0\,
      I3 => current_state(33),
      I4 => \temp_addr[10]_i_3_n_0\,
      O => \temp_addr[10]_i_1_n_0\
    );
\temp_addr[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => current_state(43),
      I1 => current_state(34),
      I2 => current_state(82),
      I3 => \current_state[21]_i_10_n_0\,
      I4 => current_state(21),
      I5 => \temp_addr[10]_i_4_n_0\,
      O => \temp_addr[10]_i_2_n_0\
    );
\temp_addr[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404040440"
    )
        port map (
      I0 => \current_screen[1][2][7]_i_10_n_0\,
      I1 => \temp_addr[10]_i_5_n_0\,
      I2 => current_state(3),
      I3 => current_state(2),
      I4 => current_state(0),
      I5 => temp_delay_en,
      O => \temp_addr[10]_i_3_n_0\
    );
\temp_addr[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => current_state(36),
      I1 => current_state(19),
      I2 => current_state(50),
      O => \temp_addr[10]_i_4_n_0\
    );
\temp_addr[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \current_state[21]_i_9_n_0\,
      I1 => current_state(59),
      I2 => current_state(57),
      I3 => current_state(88),
      I4 => current_state(44),
      O => \temp_addr[10]_i_5_n_0\
    );
\temp_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => temp_delay_en,
      I1 => current_state(0),
      O => \temp_addr[1]_i_1_n_0\
    );
\temp_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => temp_delay_en,
      I1 => current_state(0),
      I2 => current_state(2),
      O => \temp_addr[2]_i_1_n_0\
    );
\temp_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \temp_addr[10]_i_1_n_0\,
      D => \temp_addr[0]_i_1_n_0\,
      Q => \temp_addr_reg_n_0_[0]\,
      R => '0'
    );
\temp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \temp_addr[10]_i_1_n_0\,
      D => \temp_char_reg_n_0_[7]\,
      Q => \temp_addr_reg_n_0_[10]\,
      R => '0'
    );
\temp_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \temp_addr[10]_i_1_n_0\,
      D => \temp_addr[1]_i_1_n_0\,
      Q => \temp_addr_reg_n_0_[1]\,
      R => '0'
    );
\temp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \temp_addr[10]_i_1_n_0\,
      D => \temp_addr[2]_i_1_n_0\,
      Q => \temp_addr_reg_n_0_[2]\,
      R => '0'
    );
\temp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \temp_addr[10]_i_1_n_0\,
      D => \temp_char_reg_n_0_[0]\,
      Q => \temp_addr_reg_n_0_[3]\,
      R => '0'
    );
\temp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \temp_addr[10]_i_1_n_0\,
      D => \temp_char_reg_n_0_[1]\,
      Q => \temp_addr_reg_n_0_[4]\,
      R => '0'
    );
\temp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \temp_addr[10]_i_1_n_0\,
      D => \temp_char_reg_n_0_[2]\,
      Q => \temp_addr_reg_n_0_[5]\,
      R => '0'
    );
\temp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \temp_addr[10]_i_1_n_0\,
      D => \temp_char_reg_n_0_[3]\,
      Q => \temp_addr_reg_n_0_[6]\,
      R => '0'
    );
\temp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \temp_addr[10]_i_1_n_0\,
      D => \temp_char_reg_n_0_[4]\,
      Q => \temp_addr_reg_n_0_[7]\,
      R => '0'
    );
\temp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \temp_addr[10]_i_1_n_0\,
      D => \temp_char_reg_n_0_[5]\,
      Q => \temp_addr_reg_n_0_[8]\,
      R => '0'
    );
\temp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \temp_addr[10]_i_1_n_0\,
      D => \temp_char_reg_n_0_[6]\,
      Q => \temp_addr_reg_n_0_[9]\,
      R => '0'
    );
\temp_char[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \temp_char_reg[0]_i_2_n_0\,
      I1 => \temp_char_reg[0]_i_3_n_0\,
      I2 => temp_index(3),
      I3 => \temp_char_reg[0]_i_4_n_0\,
      I4 => temp_index(2),
      I5 => \temp_char_reg[0]_i_5_n_0\,
      O => current_screen(0)
    );
\temp_char[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][12]__0\(0),
      I1 => \current_screen_reg[1][12]__0\(0),
      I2 => \current_screen_reg[2][12]__0\(0),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][12]__0\(0),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data12(0)
    );
\temp_char[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][13]__0\(0),
      I1 => \current_screen_reg[1][13]__0\(0),
      I2 => \current_screen_reg[2][13]__0\(0),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][13]__0\(0),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data13(0)
    );
\temp_char[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][14]__0\(0),
      I1 => \current_screen_reg[1][14]__0\(0),
      I2 => \current_screen_reg[2][14]__0\(0),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][14]__0\(0),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data14(0)
    );
\temp_char[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][15]__0\(0),
      I1 => \current_screen_reg[1][15]__0\(0),
      I2 => \current_screen_reg[2][15]__0\(0),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][15]__0\(0),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data15(0)
    );
\temp_char[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][8]__0\(0),
      I1 => \current_screen_reg[1][8]__0\(0),
      I2 => \current_screen_reg[2][8]__0\(0),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][8]__0\(0),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[0]_i_18_n_0\
    );
\temp_char[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][9]__0\(0),
      I1 => \current_screen_reg[1][9]__0\(0),
      I2 => \current_screen_reg[2][9]__0\(0),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][9]__0\(0),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[0]_i_19_n_0\
    );
\temp_char[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][10]__0\(0),
      I1 => \current_screen_reg[1][10]__0\(0),
      I2 => \current_screen_reg[2][10]__0\(0),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][10]__0\(0),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[0]_i_20_n_0\
    );
\temp_char[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg_n_0_[3][11][0]\,
      I1 => \current_screen_reg[1][11]__0\(0),
      I2 => \current_screen_reg_n_0_[2][11][0]\,
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][11]__0\(0),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data11(0)
    );
\temp_char[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][4]__0\(0),
      I1 => \current_screen_reg[1][4]__0\(0),
      I2 => \current_screen_reg[2][4]__0\(0),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][4]__0\(0),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[0]_i_22_n_0\
    );
\temp_char[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][5]__0\(0),
      I1 => \current_screen_reg[1][5]__0\(0),
      I2 => \current_screen_reg[2][5]__0\(0),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][5]__0\(0),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[0]_i_23_n_0\
    );
\temp_char[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][6]__0\(0),
      I1 => \current_screen_reg[1][6]__0\(0),
      I2 => \current_screen_reg[2][6]__0\(0),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][6]__0\(0),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[0]_i_24_n_0\
    );
\temp_char[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][7]__0\(0),
      I1 => \current_screen_reg[1][7]__0\(0),
      I2 => \current_screen_reg[2][7]__0\(0),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][7]__0\(0),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[0]_i_25_n_0\
    );
\temp_char[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][0]__0\(0),
      I1 => \current_screen_reg[1][0]__0\(0),
      I2 => \current_screen_reg[2][0]__0\(0),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][0]__0\(0),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[0]_i_26_n_0\
    );
\temp_char[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][1]__0\(0),
      I1 => \current_screen_reg[1][1]__0\(0),
      I2 => \current_screen_reg[2][1]__0\(0),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][1]__0\(0),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[0]_i_27_n_0\
    );
\temp_char[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AACCAACC"
    )
        port map (
      I0 => \current_screen_reg[1][2]__0\(0),
      I1 => \current_screen_reg[0][2]__0\(0),
      I2 => \current_screen_reg_n_0_[3][2][0]\,
      I3 => \temp_page_reg_n_0_[0]\,
      I4 => \current_screen_reg_n_0_[2][2][0]\,
      I5 => \temp_page_reg_n_0_[1]\,
      O => \temp_char[0]_i_28_n_0\
    );
\temp_char[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][3]__0\(0),
      I1 => \current_screen_reg[1][3]__0\(0),
      I2 => \current_screen_reg[2][3]__0\(0),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][3]__0\(0),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data3(0)
    );
\temp_char[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \temp_char_reg[1]_i_2_n_0\,
      I1 => \temp_char_reg[1]_i_3_n_0\,
      I2 => temp_index(3),
      I3 => \temp_char_reg[1]_i_4_n_0\,
      I4 => temp_index(2),
      I5 => \temp_char_reg[1]_i_5_n_0\,
      O => current_screen(1)
    );
\temp_char[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][12]__0\(1),
      I1 => \current_screen_reg[1][12]__0\(1),
      I2 => \current_screen_reg[2][12]__0\(1),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][12]__0\(1),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data12(1)
    );
\temp_char[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][13]__0\(1),
      I1 => \current_screen_reg[1][13]__0\(1),
      I2 => \current_screen_reg[2][13]__0\(1),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][13]__0\(1),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data13(1)
    );
\temp_char[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][14]__0\(1),
      I1 => \current_screen_reg[1][14]__0\(1),
      I2 => \current_screen_reg[2][14]__0\(1),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][14]__0\(1),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data14(1)
    );
\temp_char[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][15]__0\(1),
      I1 => \current_screen_reg[1][15]__0\(1),
      I2 => \current_screen_reg[2][15]__0\(1),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][15]__0\(1),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data15(1)
    );
\temp_char[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][8]__0\(1),
      I1 => \current_screen_reg[1][8]__0\(1),
      I2 => \current_screen_reg[2][8]__0\(1),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][8]__0\(1),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[1]_i_18_n_0\
    );
\temp_char[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][9]__0\(1),
      I1 => \current_screen_reg[1][9]__0\(1),
      I2 => \current_screen_reg[2][9]__0\(1),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][9]__0\(1),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[1]_i_19_n_0\
    );
\temp_char[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][10]__0\(1),
      I1 => \current_screen_reg[1][10]__0\(1),
      I2 => \current_screen_reg[2][10]__0\(1),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][10]__0\(1),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[1]_i_20_n_0\
    );
\temp_char[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg_n_0_[3][11][1]\,
      I1 => \current_screen_reg[1][11]__0\(1),
      I2 => \current_screen_reg_n_0_[2][11][1]\,
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][11]__0\(1),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data11(1)
    );
\temp_char[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][4]__0\(1),
      I1 => \current_screen_reg[1][4]__0\(1),
      I2 => \current_screen_reg[2][4]__0\(1),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][4]__0\(1),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[1]_i_22_n_0\
    );
\temp_char[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][5]__0\(1),
      I1 => \current_screen_reg[1][5]__0\(1),
      I2 => \current_screen_reg[2][5]__0\(1),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][5]__0\(1),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[1]_i_23_n_0\
    );
\temp_char[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][6]__0\(1),
      I1 => \current_screen_reg[1][6]__0\(1),
      I2 => \current_screen_reg[2][6]__0\(1),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][6]__0\(1),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[1]_i_24_n_0\
    );
\temp_char[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][7]__0\(1),
      I1 => \current_screen_reg[1][7]__0\(1),
      I2 => \current_screen_reg[2][7]__0\(1),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][7]__0\(1),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[1]_i_25_n_0\
    );
\temp_char[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][0]__0\(1),
      I1 => \current_screen_reg[1][0]__0\(1),
      I2 => \current_screen_reg[2][0]__0\(1),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][0]__0\(1),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[1]_i_26_n_0\
    );
\temp_char[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][1]__0\(1),
      I1 => \current_screen_reg[1][1]__0\(1),
      I2 => \current_screen_reg[2][1]__0\(1),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][1]__0\(1),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[1]_i_27_n_0\
    );
\temp_char[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AACCAACC"
    )
        port map (
      I0 => \current_screen_reg[1][2]__0\(1),
      I1 => \current_screen_reg[0][2]__0\(1),
      I2 => \current_screen_reg_n_0_[3][2][1]\,
      I3 => \temp_page_reg_n_0_[0]\,
      I4 => \current_screen_reg_n_0_[2][2][1]\,
      I5 => \temp_page_reg_n_0_[1]\,
      O => \temp_char[1]_i_28_n_0\
    );
\temp_char[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][3]__0\(1),
      I1 => \current_screen_reg[1][3]__0\(1),
      I2 => \current_screen_reg[2][3]__0\(1),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][3]__0\(1),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data3(1)
    );
\temp_char[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \temp_char_reg[2]_i_2_n_0\,
      I1 => \temp_char_reg[2]_i_3_n_0\,
      I2 => temp_index(3),
      I3 => \temp_char_reg[2]_i_4_n_0\,
      I4 => temp_index(2),
      I5 => \temp_char_reg[2]_i_5_n_0\,
      O => current_screen(2)
    );
\temp_char[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][12]__0\(2),
      I1 => \current_screen_reg[1][12]__0\(2),
      I2 => \current_screen_reg[2][12]__0\(2),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][12]__0\(2),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data12(2)
    );
\temp_char[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][13]__0\(2),
      I1 => \current_screen_reg[1][13]__0\(2),
      I2 => \current_screen_reg[2][13]__0\(2),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][13]__0\(2),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data13(2)
    );
\temp_char[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][14]__0\(2),
      I1 => \current_screen_reg[1][14]__0\(2),
      I2 => \current_screen_reg[2][14]__0\(2),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][14]__0\(2),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data14(2)
    );
\temp_char[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][15]__0\(2),
      I1 => \current_screen_reg[1][15]__0\(2),
      I2 => \current_screen_reg[2][15]__0\(2),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][15]__0\(2),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data15(2)
    );
\temp_char[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][8]__0\(2),
      I1 => \current_screen_reg[1][8]__0\(2),
      I2 => \current_screen_reg[2][8]__0\(2),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][8]__0\(2),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[2]_i_18_n_0\
    );
\temp_char[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][9]__0\(2),
      I1 => \current_screen_reg[1][9]__0\(2),
      I2 => \current_screen_reg[2][9]__0\(2),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][9]__0\(2),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[2]_i_19_n_0\
    );
\temp_char[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][10]__0\(2),
      I1 => \current_screen_reg[1][10]__0\(2),
      I2 => \current_screen_reg[2][10]__0\(2),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][10]__0\(2),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[2]_i_20_n_0\
    );
\temp_char[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg_n_0_[3][11][2]\,
      I1 => \current_screen_reg[1][11]__0\(2),
      I2 => \current_screen_reg_n_0_[2][11][2]\,
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][11]__0\(2),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data11(2)
    );
\temp_char[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][4]__0\(2),
      I1 => \current_screen_reg[1][4]__0\(2),
      I2 => \current_screen_reg[2][4]__0\(2),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][4]__0\(2),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[2]_i_22_n_0\
    );
\temp_char[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][5]__0\(2),
      I1 => \current_screen_reg[1][5]__0\(2),
      I2 => \current_screen_reg[2][5]__0\(2),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][5]__0\(2),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[2]_i_23_n_0\
    );
\temp_char[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][6]__0\(2),
      I1 => \current_screen_reg[1][6]__0\(2),
      I2 => \current_screen_reg[2][6]__0\(2),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][6]__0\(2),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[2]_i_24_n_0\
    );
\temp_char[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][7]__0\(2),
      I1 => \current_screen_reg[1][7]__0\(2),
      I2 => \current_screen_reg[2][7]__0\(2),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][7]__0\(2),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[2]_i_25_n_0\
    );
\temp_char[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][0]__0\(2),
      I1 => \current_screen_reg[1][0]__0\(2),
      I2 => \current_screen_reg[2][0]__0\(2),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][0]__0\(2),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[2]_i_26_n_0\
    );
\temp_char[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][1]__0\(2),
      I1 => \current_screen_reg[1][1]__0\(2),
      I2 => \current_screen_reg[2][1]__0\(2),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][1]__0\(2),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[2]_i_27_n_0\
    );
\temp_char[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \current_screen_reg_n_0_[3][2][2]\,
      I1 => \current_screen_reg[1][2]__0\(2),
      I2 => \temp_page_reg_n_0_[0]\,
      I3 => \current_screen_reg_n_0_[2][2][2]\,
      I4 => \temp_page_reg_n_0_[1]\,
      I5 => \current_screen_reg[0][2]__0\(2),
      O => \temp_char[2]_i_28_n_0\
    );
\temp_char[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][3]__0\(2),
      I1 => \current_screen_reg[1][3]__0\(2),
      I2 => \current_screen_reg[2][3]__0\(2),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][3]__0\(2),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data3(2)
    );
\temp_char[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \temp_char_reg[3]_i_2_n_0\,
      I1 => \temp_char_reg[3]_i_3_n_0\,
      I2 => temp_index(3),
      I3 => \temp_char_reg[3]_i_4_n_0\,
      I4 => temp_index(2),
      I5 => \temp_char_reg[3]_i_5_n_0\,
      O => current_screen(3)
    );
\temp_char[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][12]__0\(3),
      I1 => \current_screen_reg[1][12]__0\(3),
      I2 => \current_screen_reg[2][12]__0\(3),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][12]__0\(3),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data12(3)
    );
\temp_char[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][13]__0\(3),
      I1 => \current_screen_reg[1][13]__0\(3),
      I2 => \current_screen_reg[2][13]__0\(3),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][13]__0\(3),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data13(3)
    );
\temp_char[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][14]__0\(3),
      I1 => \current_screen_reg[1][14]__0\(3),
      I2 => \current_screen_reg[2][14]__0\(3),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][14]__0\(3),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data14(3)
    );
\temp_char[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][15]__0\(3),
      I1 => \current_screen_reg[1][15]__0\(3),
      I2 => \current_screen_reg[2][15]__0\(3),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][15]__0\(3),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data15(3)
    );
\temp_char[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][8]__0\(3),
      I1 => \current_screen_reg[1][8]__0\(3),
      I2 => \current_screen_reg[2][8]__0\(3),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][8]__0\(3),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[3]_i_18_n_0\
    );
\temp_char[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][9]__0\(3),
      I1 => \current_screen_reg[1][9]__0\(3),
      I2 => \current_screen_reg[2][9]__0\(3),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][9]__0\(3),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[3]_i_19_n_0\
    );
\temp_char[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][10]__0\(3),
      I1 => \current_screen_reg[1][10]__0\(3),
      I2 => \current_screen_reg[2][10]__0\(3),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][10]__0\(3),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[3]_i_20_n_0\
    );
\temp_char[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg_n_0_[3][11][3]\,
      I1 => \current_screen_reg[1][11]__0\(3),
      I2 => \current_screen_reg_n_0_[2][11][3]\,
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][11]__0\(3),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data11(3)
    );
\temp_char[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][4]__0\(3),
      I1 => \current_screen_reg[1][4]__0\(3),
      I2 => \current_screen_reg[2][4]__0\(3),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][4]__0\(3),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[3]_i_22_n_0\
    );
\temp_char[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][5]__0\(3),
      I1 => \current_screen_reg[1][5]__0\(3),
      I2 => \current_screen_reg[2][5]__0\(3),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][5]__0\(3),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[3]_i_23_n_0\
    );
\temp_char[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][6]__0\(3),
      I1 => \current_screen_reg[1][6]__0\(3),
      I2 => \current_screen_reg[2][6]__0\(3),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][6]__0\(3),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[3]_i_24_n_0\
    );
\temp_char[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][7]__0\(3),
      I1 => \current_screen_reg[1][7]__0\(3),
      I2 => \current_screen_reg[2][7]__0\(3),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][7]__0\(3),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[3]_i_25_n_0\
    );
\temp_char[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][0]__0\(3),
      I1 => \current_screen_reg[1][0]__0\(3),
      I2 => \current_screen_reg[2][0]__0\(3),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][0]__0\(3),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[3]_i_26_n_0\
    );
\temp_char[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][1]__0\(3),
      I1 => \current_screen_reg[1][1]__0\(3),
      I2 => \current_screen_reg[2][1]__0\(3),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][1]__0\(3),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[3]_i_27_n_0\
    );
\temp_char[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCAAF000CCAAF0"
    )
        port map (
      I0 => \current_screen_reg[1][2]__0\(3),
      I1 => \current_screen_reg_n_0_[2][2][3]\,
      I2 => \current_screen_reg[0][2]__0\(3),
      I3 => \temp_page_reg_n_0_[0]\,
      I4 => \temp_page_reg_n_0_[1]\,
      I5 => \current_screen_reg_n_0_[3][2][3]\,
      O => \temp_char[3]_i_28_n_0\
    );
\temp_char[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][3]__0\(3),
      I1 => \current_screen_reg[1][3]__0\(3),
      I2 => \current_screen_reg[2][3]__0\(3),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][3]__0\(3),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data3(3)
    );
\temp_char[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \temp_char_reg[4]_i_2_n_0\,
      I1 => \temp_char_reg[4]_i_3_n_0\,
      I2 => temp_index(3),
      I3 => \temp_char_reg[4]_i_4_n_0\,
      I4 => temp_index(2),
      I5 => \temp_char_reg[4]_i_5_n_0\,
      O => current_screen(4)
    );
\temp_char[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][12]__0\(4),
      I1 => \current_screen_reg[1][12]__0\(4),
      I2 => \current_screen_reg[2][12]__0\(4),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][12]__0\(4),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data12(4)
    );
\temp_char[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][13]__0\(4),
      I1 => \current_screen_reg[1][13]__0\(4),
      I2 => \current_screen_reg[2][13]__0\(4),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][13]__0\(4),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data13(4)
    );
\temp_char[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][14]__0\(4),
      I1 => \current_screen_reg[1][14]__0\(4),
      I2 => \current_screen_reg[2][14]__0\(4),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][14]__0\(4),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data14(4)
    );
\temp_char[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][15]__0\(4),
      I1 => \current_screen_reg[1][15]__0\(4),
      I2 => \current_screen_reg[2][15]__0\(4),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][15]__0\(4),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data15(4)
    );
\temp_char[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][8]__0\(4),
      I1 => \current_screen_reg[1][8]__0\(4),
      I2 => \current_screen_reg[2][8]__0\(4),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][8]__0\(4),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[4]_i_18_n_0\
    );
\temp_char[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][9]__0\(4),
      I1 => \current_screen_reg[1][9]__0\(4),
      I2 => \current_screen_reg[2][9]__0\(4),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][9]__0\(4),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[4]_i_19_n_0\
    );
\temp_char[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][10]__0\(4),
      I1 => \current_screen_reg[1][10]__0\(4),
      I2 => \current_screen_reg[2][10]__0\(4),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][10]__0\(4),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[4]_i_20_n_0\
    );
\temp_char[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg_n_0_[3][11][4]\,
      I1 => \current_screen_reg[1][11]__0\(4),
      I2 => \current_screen_reg_n_0_[2][11][4]\,
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][11]__0\(4),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data11(4)
    );
\temp_char[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][4]__0\(4),
      I1 => \current_screen_reg[1][4]__0\(4),
      I2 => \current_screen_reg[2][4]__0\(4),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][4]__0\(4),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[4]_i_22_n_0\
    );
\temp_char[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][5]__0\(4),
      I1 => \current_screen_reg[1][5]__0\(4),
      I2 => \current_screen_reg[2][5]__0\(4),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][5]__0\(4),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[4]_i_23_n_0\
    );
\temp_char[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][6]__0\(4),
      I1 => \current_screen_reg[1][6]__0\(4),
      I2 => \current_screen_reg[2][6]__0\(4),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][6]__0\(4),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[4]_i_24_n_0\
    );
\temp_char[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][7]__0\(4),
      I1 => \current_screen_reg[1][7]__0\(4),
      I2 => \current_screen_reg[2][7]__0\(4),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][7]__0\(4),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[4]_i_25_n_0\
    );
\temp_char[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][0]__0\(4),
      I1 => \current_screen_reg[1][0]__0\(4),
      I2 => \current_screen_reg[2][0]__0\(4),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][0]__0\(4),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[4]_i_26_n_0\
    );
\temp_char[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][1]__0\(4),
      I1 => \current_screen_reg[1][1]__0\(4),
      I2 => \current_screen_reg[2][1]__0\(4),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][1]__0\(4),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[4]_i_27_n_0\
    );
\temp_char[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \current_screen_reg_n_0_[3][2][4]\,
      I1 => \current_screen_reg_n_0_[2][2][4]\,
      I2 => \temp_page_reg_n_0_[1]\,
      I3 => \current_screen_reg[1][2]__0\(4),
      I4 => \temp_page_reg_n_0_[0]\,
      I5 => \current_screen_reg[0][2]__0\(4),
      O => \temp_char[4]_i_28_n_0\
    );
\temp_char[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][3]__0\(4),
      I1 => \current_screen_reg[1][3]__0\(4),
      I2 => \current_screen_reg[2][3]__0\(4),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][3]__0\(4),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data3(4)
    );
\temp_char[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \temp_char_reg[5]_i_2_n_0\,
      I1 => \temp_char_reg[5]_i_3_n_0\,
      I2 => temp_index(3),
      I3 => \temp_char_reg[5]_i_4_n_0\,
      I4 => temp_index(2),
      I5 => \temp_char_reg[5]_i_5_n_0\,
      O => current_screen(5)
    );
\temp_char[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][12]__0\(5),
      I1 => \current_screen_reg[1][12]__0\(5),
      I2 => \current_screen_reg[2][12]__0\(5),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][12]__0\(5),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data12(5)
    );
\temp_char[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][13]__0\(5),
      I1 => \current_screen_reg[1][13]__0\(5),
      I2 => \current_screen_reg[2][13]__0\(5),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][13]__0\(5),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data13(5)
    );
\temp_char[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][14]__0\(5),
      I1 => \current_screen_reg[1][14]__0\(5),
      I2 => \current_screen_reg[2][14]__0\(5),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][14]__0\(5),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data14(5)
    );
\temp_char[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][15]__0\(5),
      I1 => \current_screen_reg[1][15]__0\(5),
      I2 => \current_screen_reg[2][15]__0\(5),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][15]__0\(5),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data15(5)
    );
\temp_char[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][8]__0\(5),
      I1 => \current_screen_reg[1][8]__0\(5),
      I2 => \current_screen_reg[2][8]__0\(5),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][8]__0\(5),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[5]_i_18_n_0\
    );
\temp_char[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][9]__0\(5),
      I1 => \current_screen_reg[1][9]__0\(5),
      I2 => \current_screen_reg[2][9]__0\(5),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][9]__0\(5),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[5]_i_19_n_0\
    );
\temp_char[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][10]__0\(5),
      I1 => \current_screen_reg[1][10]__0\(5),
      I2 => \current_screen_reg[2][10]__0\(5),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][10]__0\(5),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[5]_i_20_n_0\
    );
\temp_char[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg_n_0_[3][11][5]\,
      I1 => \current_screen_reg[1][11]__0\(5),
      I2 => \current_screen_reg_n_0_[2][11][5]\,
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][11]__0\(5),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data11(5)
    );
\temp_char[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][4]__0\(5),
      I1 => \current_screen_reg[1][4]__0\(5),
      I2 => \current_screen_reg[2][4]__0\(5),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][4]__0\(5),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[5]_i_22_n_0\
    );
\temp_char[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][5]__0\(5),
      I1 => \current_screen_reg[1][5]__0\(5),
      I2 => \current_screen_reg[2][5]__0\(5),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][5]__0\(5),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[5]_i_23_n_0\
    );
\temp_char[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][6]__0\(5),
      I1 => \current_screen_reg[1][6]__0\(5),
      I2 => \current_screen_reg[2][6]__0\(5),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][6]__0\(5),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[5]_i_24_n_0\
    );
\temp_char[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][7]__0\(5),
      I1 => \current_screen_reg[1][7]__0\(5),
      I2 => \current_screen_reg[2][7]__0\(5),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][7]__0\(5),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[5]_i_25_n_0\
    );
\temp_char[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][0]__0\(5),
      I1 => \current_screen_reg[1][0]__0\(5),
      I2 => \current_screen_reg[2][0]__0\(5),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][0]__0\(5),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[5]_i_26_n_0\
    );
\temp_char[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][1]__0\(5),
      I1 => \current_screen_reg[1][1]__0\(5),
      I2 => \current_screen_reg[2][1]__0\(5),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][1]__0\(5),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[5]_i_27_n_0\
    );
\temp_char[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AACCAACC"
    )
        port map (
      I0 => \current_screen_reg[1][2]__0\(5),
      I1 => \current_screen_reg[0][2]__0\(5),
      I2 => \current_screen_reg_n_0_[3][2][5]\,
      I3 => \temp_page_reg_n_0_[0]\,
      I4 => \current_screen_reg_n_0_[2][2][5]\,
      I5 => \temp_page_reg_n_0_[1]\,
      O => \temp_char[5]_i_28_n_0\
    );
\temp_char[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][3]__0\(5),
      I1 => \current_screen_reg[1][3]__0\(5),
      I2 => \current_screen_reg[2][3]__0\(5),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][3]__0\(5),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data3(5)
    );
\temp_char[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \temp_char_reg[6]_i_2_n_0\,
      I1 => \temp_char_reg[6]_i_3_n_0\,
      I2 => temp_index(3),
      I3 => \temp_char_reg[6]_i_4_n_0\,
      I4 => temp_index(2),
      I5 => \temp_char_reg[6]_i_5_n_0\,
      O => current_screen(6)
    );
\temp_char[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][12]__0\(6),
      I1 => \current_screen_reg[1][12]__0\(6),
      I2 => \current_screen_reg[2][12]__0\(6),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][12]__0\(6),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data12(6)
    );
\temp_char[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][13]__0\(6),
      I1 => \current_screen_reg[1][13]__0\(6),
      I2 => \current_screen_reg[2][13]__0\(6),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][13]__0\(6),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data13(6)
    );
\temp_char[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][14]__0\(6),
      I1 => \current_screen_reg[1][14]__0\(6),
      I2 => \current_screen_reg[2][14]__0\(6),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][14]__0\(6),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data14(6)
    );
\temp_char[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][15]__0\(6),
      I1 => \current_screen_reg[1][15]__0\(6),
      I2 => \current_screen_reg[2][15]__0\(6),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][15]__0\(6),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data15(6)
    );
\temp_char[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][8]__0\(6),
      I1 => \current_screen_reg[1][8]__0\(6),
      I2 => \current_screen_reg[2][8]__0\(6),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][8]__0\(6),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[6]_i_18_n_0\
    );
\temp_char[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][9]__0\(6),
      I1 => \current_screen_reg[1][9]__0\(6),
      I2 => \current_screen_reg[2][9]__0\(6),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][9]__0\(6),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[6]_i_19_n_0\
    );
\temp_char[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][10]__0\(6),
      I1 => \current_screen_reg[1][10]__0\(6),
      I2 => \current_screen_reg[2][10]__0\(6),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][10]__0\(6),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[6]_i_20_n_0\
    );
\temp_char[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg_n_0_[3][11][6]\,
      I1 => \current_screen_reg[1][11]__0\(6),
      I2 => \current_screen_reg_n_0_[2][11][6]\,
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][11]__0\(6),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data11(6)
    );
\temp_char[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][4]__0\(6),
      I1 => \current_screen_reg[1][4]__0\(6),
      I2 => \current_screen_reg[2][4]__0\(6),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][4]__0\(6),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[6]_i_22_n_0\
    );
\temp_char[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][5]__0\(6),
      I1 => \current_screen_reg[1][5]__0\(6),
      I2 => \current_screen_reg[2][5]__0\(6),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][5]__0\(6),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[6]_i_23_n_0\
    );
\temp_char[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][6]__0\(6),
      I1 => \current_screen_reg[1][6]__0\(6),
      I2 => \current_screen_reg[2][6]__0\(6),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][6]__0\(6),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[6]_i_24_n_0\
    );
\temp_char[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][7]__0\(6),
      I1 => \current_screen_reg[1][7]__0\(6),
      I2 => \current_screen_reg[2][7]__0\(6),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][7]__0\(6),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[6]_i_25_n_0\
    );
\temp_char[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][0]__0\(6),
      I1 => \current_screen_reg[1][0]__0\(6),
      I2 => \current_screen_reg[2][0]__0\(6),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][0]__0\(6),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[6]_i_26_n_0\
    );
\temp_char[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][1]__0\(6),
      I1 => \current_screen_reg[1][1]__0\(6),
      I2 => \current_screen_reg[2][1]__0\(6),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][1]__0\(6),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[6]_i_27_n_0\
    );
\temp_char[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \current_screen_reg_n_0_[3][2][6]\,
      I1 => \current_screen_reg[1][2]__0\(6),
      I2 => \temp_page_reg_n_0_[0]\,
      I3 => \current_screen_reg_n_0_[2][2][6]\,
      I4 => \temp_page_reg_n_0_[1]\,
      I5 => \current_screen_reg[0][2]__0\(6),
      O => \temp_char[6]_i_28_n_0\
    );
\temp_char[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][3]__0\(6),
      I1 => \current_screen_reg[1][3]__0\(6),
      I2 => \current_screen_reg[2][3]__0\(6),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][3]__0\(6),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data3(6)
    );
\temp_char[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \current_state[10]_i_3_n_0\,
      I1 => \temp_char[7]_i_3_n_0\,
      I2 => \temp_char[7]_i_4_n_0\,
      O => temp_char
    );
\temp_char[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => current_state(59),
      I1 => current_state(57),
      I2 => current_state(27),
      I3 => current_state(6),
      I4 => current_state(11),
      O => \temp_char[7]_i_10_n_0\
    );
\temp_char[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => temp_delay_en,
      I1 => current_state(0),
      O => \temp_char[7]_i_11_n_0\
    );
\temp_char[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \temp_char_reg[7]_i_5_n_0\,
      I1 => \temp_char_reg[7]_i_6_n_0\,
      I2 => temp_index(3),
      I3 => \temp_char_reg[7]_i_7_n_0\,
      I4 => temp_index(2),
      I5 => \temp_char_reg[7]_i_8_n_0\,
      O => current_screen(7)
    );
\temp_char[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][12]__0\(7),
      I1 => \current_screen_reg[1][12]__0\(7),
      I2 => \current_screen_reg[2][12]__0\(7),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][12]__0\(7),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data12(7)
    );
\temp_char[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][13]__0\(7),
      I1 => \current_screen_reg[1][13]__0\(7),
      I2 => \current_screen_reg[2][13]__0\(7),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][13]__0\(7),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data13(7)
    );
\temp_char[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][14]__0\(7),
      I1 => \current_screen_reg[1][14]__0\(7),
      I2 => \current_screen_reg[2][14]__0\(7),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][14]__0\(7),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data14(7)
    );
\temp_char[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][15]__0\(7),
      I1 => \current_screen_reg[1][15]__0\(7),
      I2 => \current_screen_reg[2][15]__0\(7),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][15]__0\(7),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data15(7)
    );
\temp_char[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][8]__0\(7),
      I1 => \current_screen_reg[1][8]__0\(7),
      I2 => \current_screen_reg[2][8]__0\(7),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][8]__0\(7),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[7]_i_24_n_0\
    );
\temp_char[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][9]__0\(7),
      I1 => \current_screen_reg[1][9]__0\(7),
      I2 => \current_screen_reg[2][9]__0\(7),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][9]__0\(7),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[7]_i_25_n_0\
    );
\temp_char[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][10]__0\(7),
      I1 => \current_screen_reg[1][10]__0\(7),
      I2 => \current_screen_reg[2][10]__0\(7),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][10]__0\(7),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[7]_i_26_n_0\
    );
\temp_char[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg_n_0_[3][11][7]\,
      I1 => \current_screen_reg[1][11]__0\(7),
      I2 => \current_screen_reg_n_0_[2][11][7]\,
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][11]__0\(7),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data11(7)
    );
\temp_char[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][4]__0\(7),
      I1 => \current_screen_reg[1][4]__0\(7),
      I2 => \current_screen_reg[2][4]__0\(7),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][4]__0\(7),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[7]_i_28_n_0\
    );
\temp_char[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][5]__0\(7),
      I1 => \current_screen_reg[1][5]__0\(7),
      I2 => \current_screen_reg[2][5]__0\(7),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][5]__0\(7),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[7]_i_29_n_0\
    );
\temp_char[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \temp_char[7]_i_9_n_0\,
      I1 => current_state(8),
      I2 => current_state(2),
      I3 => current_state(44),
      I4 => \temp_char[7]_i_10_n_0\,
      O => \temp_char[7]_i_3_n_0\
    );
\temp_char[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][6]__0\(7),
      I1 => \current_screen_reg[1][6]__0\(7),
      I2 => \current_screen_reg[2][6]__0\(7),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][6]__0\(7),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[7]_i_30_n_0\
    );
\temp_char[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][7]__0\(7),
      I1 => \current_screen_reg[1][7]__0\(7),
      I2 => \current_screen_reg[2][7]__0\(7),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][7]__0\(7),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[7]_i_31_n_0\
    );
\temp_char[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][0]__0\(7),
      I1 => \current_screen_reg[1][0]__0\(7),
      I2 => \current_screen_reg[2][0]__0\(7),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][0]__0\(7),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[7]_i_32_n_0\
    );
\temp_char[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][1]__0\(7),
      I1 => \current_screen_reg[1][1]__0\(7),
      I2 => \current_screen_reg[2][1]__0\(7),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][1]__0\(7),
      I5 => \temp_page_reg_n_0_[0]\,
      O => \temp_char[7]_i_33_n_0\
    );
\temp_char[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \current_screen_reg_n_0_[3][2][7]\,
      I1 => \current_screen_reg[1][2]__0\(7),
      I2 => \temp_page_reg_n_0_[0]\,
      I3 => \current_screen_reg_n_0_[2][2][7]\,
      I4 => \temp_page_reg_n_0_[1]\,
      I5 => \current_screen_reg[0][2]__0\(7),
      O => \temp_char[7]_i_34_n_0\
    );
\temp_char[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \current_screen_reg[3][3]__0\(7),
      I1 => \current_screen_reg[1][3]__0\(7),
      I2 => \current_screen_reg[2][3]__0\(7),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => \current_screen_reg[0][3]__0\(7),
      I5 => \temp_page_reg_n_0_[0]\,
      O => data3(7)
    );
\temp_char[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \temp_char[7]_i_11_n_0\,
      I1 => current_state(29),
      I2 => current_state(60),
      I3 => current_state(41),
      I4 => current_state(28),
      I5 => \temp_addr[10]_i_2_n_0\,
      O => \temp_char[7]_i_4_n_0\
    );
\temp_char[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => current_state(4),
      I1 => current_state(49),
      I2 => current_state(9),
      I3 => current_state(3),
      I4 => current_state(88),
      I5 => \current_state[6]_i_49_n_0\,
      O => \temp_char[7]_i_9_n_0\
    );
\temp_char_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => temp_char,
      D => current_screen(0),
      Q => \temp_char_reg_n_0_[0]\,
      R => '0'
    );
\temp_char_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[0]_i_22_n_0\,
      I1 => \temp_char[0]_i_23_n_0\,
      O => \temp_char_reg[0]_i_10_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[0]_i_24_n_0\,
      I1 => \temp_char[0]_i_25_n_0\,
      O => \temp_char_reg[0]_i_11_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[0]_i_26_n_0\,
      I1 => \temp_char[0]_i_27_n_0\,
      O => \temp_char_reg[0]_i_12_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[0]_i_28_n_0\,
      I1 => data3(0),
      O => \temp_char_reg[0]_i_13_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[0]_i_6_n_0\,
      I1 => \temp_char_reg[0]_i_7_n_0\,
      O => \temp_char_reg[0]_i_2_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[0]_i_8_n_0\,
      I1 => \temp_char_reg[0]_i_9_n_0\,
      O => \temp_char_reg[0]_i_3_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[0]_i_10_n_0\,
      I1 => \temp_char_reg[0]_i_11_n_0\,
      O => \temp_char_reg[0]_i_4_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[0]_i_12_n_0\,
      I1 => \temp_char_reg[0]_i_13_n_0\,
      O => \temp_char_reg[0]_i_5_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => data12(0),
      I1 => data13(0),
      O => \temp_char_reg[0]_i_6_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => data14(0),
      I1 => data15(0),
      O => \temp_char_reg[0]_i_7_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[0]_i_18_n_0\,
      I1 => \temp_char[0]_i_19_n_0\,
      O => \temp_char_reg[0]_i_8_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[0]_i_20_n_0\,
      I1 => data11(0),
      O => \temp_char_reg[0]_i_9_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => temp_char,
      D => current_screen(1),
      Q => \temp_char_reg_n_0_[1]\,
      R => '0'
    );
\temp_char_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[1]_i_22_n_0\,
      I1 => \temp_char[1]_i_23_n_0\,
      O => \temp_char_reg[1]_i_10_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[1]_i_24_n_0\,
      I1 => \temp_char[1]_i_25_n_0\,
      O => \temp_char_reg[1]_i_11_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[1]_i_26_n_0\,
      I1 => \temp_char[1]_i_27_n_0\,
      O => \temp_char_reg[1]_i_12_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[1]_i_28_n_0\,
      I1 => data3(1),
      O => \temp_char_reg[1]_i_13_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[1]_i_6_n_0\,
      I1 => \temp_char_reg[1]_i_7_n_0\,
      O => \temp_char_reg[1]_i_2_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[1]_i_8_n_0\,
      I1 => \temp_char_reg[1]_i_9_n_0\,
      O => \temp_char_reg[1]_i_3_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[1]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[1]_i_10_n_0\,
      I1 => \temp_char_reg[1]_i_11_n_0\,
      O => \temp_char_reg[1]_i_4_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[1]_i_12_n_0\,
      I1 => \temp_char_reg[1]_i_13_n_0\,
      O => \temp_char_reg[1]_i_5_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => data12(1),
      I1 => data13(1),
      O => \temp_char_reg[1]_i_6_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => data14(1),
      I1 => data15(1),
      O => \temp_char_reg[1]_i_7_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[1]_i_18_n_0\,
      I1 => \temp_char[1]_i_19_n_0\,
      O => \temp_char_reg[1]_i_8_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[1]_i_20_n_0\,
      I1 => data11(1),
      O => \temp_char_reg[1]_i_9_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => temp_char,
      D => current_screen(2),
      Q => \temp_char_reg_n_0_[2]\,
      R => '0'
    );
\temp_char_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[2]_i_22_n_0\,
      I1 => \temp_char[2]_i_23_n_0\,
      O => \temp_char_reg[2]_i_10_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[2]_i_24_n_0\,
      I1 => \temp_char[2]_i_25_n_0\,
      O => \temp_char_reg[2]_i_11_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[2]_i_26_n_0\,
      I1 => \temp_char[2]_i_27_n_0\,
      O => \temp_char_reg[2]_i_12_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[2]_i_28_n_0\,
      I1 => data3(2),
      O => \temp_char_reg[2]_i_13_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[2]_i_6_n_0\,
      I1 => \temp_char_reg[2]_i_7_n_0\,
      O => \temp_char_reg[2]_i_2_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[2]_i_8_n_0\,
      I1 => \temp_char_reg[2]_i_9_n_0\,
      O => \temp_char_reg[2]_i_3_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[2]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[2]_i_10_n_0\,
      I1 => \temp_char_reg[2]_i_11_n_0\,
      O => \temp_char_reg[2]_i_4_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[2]_i_12_n_0\,
      I1 => \temp_char_reg[2]_i_13_n_0\,
      O => \temp_char_reg[2]_i_5_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => data12(2),
      I1 => data13(2),
      O => \temp_char_reg[2]_i_6_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => data14(2),
      I1 => data15(2),
      O => \temp_char_reg[2]_i_7_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[2]_i_18_n_0\,
      I1 => \temp_char[2]_i_19_n_0\,
      O => \temp_char_reg[2]_i_8_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[2]_i_20_n_0\,
      I1 => data11(2),
      O => \temp_char_reg[2]_i_9_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => temp_char,
      D => current_screen(3),
      Q => \temp_char_reg_n_0_[3]\,
      R => '0'
    );
\temp_char_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[3]_i_22_n_0\,
      I1 => \temp_char[3]_i_23_n_0\,
      O => \temp_char_reg[3]_i_10_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[3]_i_24_n_0\,
      I1 => \temp_char[3]_i_25_n_0\,
      O => \temp_char_reg[3]_i_11_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[3]_i_26_n_0\,
      I1 => \temp_char[3]_i_27_n_0\,
      O => \temp_char_reg[3]_i_12_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[3]_i_28_n_0\,
      I1 => data3(3),
      O => \temp_char_reg[3]_i_13_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[3]_i_6_n_0\,
      I1 => \temp_char_reg[3]_i_7_n_0\,
      O => \temp_char_reg[3]_i_2_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[3]_i_8_n_0\,
      I1 => \temp_char_reg[3]_i_9_n_0\,
      O => \temp_char_reg[3]_i_3_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[3]_i_10_n_0\,
      I1 => \temp_char_reg[3]_i_11_n_0\,
      O => \temp_char_reg[3]_i_4_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[3]_i_12_n_0\,
      I1 => \temp_char_reg[3]_i_13_n_0\,
      O => \temp_char_reg[3]_i_5_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => data12(3),
      I1 => data13(3),
      O => \temp_char_reg[3]_i_6_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => data14(3),
      I1 => data15(3),
      O => \temp_char_reg[3]_i_7_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[3]_i_18_n_0\,
      I1 => \temp_char[3]_i_19_n_0\,
      O => \temp_char_reg[3]_i_8_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[3]_i_20_n_0\,
      I1 => data11(3),
      O => \temp_char_reg[3]_i_9_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => temp_char,
      D => current_screen(4),
      Q => \temp_char_reg_n_0_[4]\,
      R => '0'
    );
\temp_char_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[4]_i_22_n_0\,
      I1 => \temp_char[4]_i_23_n_0\,
      O => \temp_char_reg[4]_i_10_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[4]_i_24_n_0\,
      I1 => \temp_char[4]_i_25_n_0\,
      O => \temp_char_reg[4]_i_11_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[4]_i_26_n_0\,
      I1 => \temp_char[4]_i_27_n_0\,
      O => \temp_char_reg[4]_i_12_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[4]_i_28_n_0\,
      I1 => data3(4),
      O => \temp_char_reg[4]_i_13_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[4]_i_6_n_0\,
      I1 => \temp_char_reg[4]_i_7_n_0\,
      O => \temp_char_reg[4]_i_2_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[4]_i_8_n_0\,
      I1 => \temp_char_reg[4]_i_9_n_0\,
      O => \temp_char_reg[4]_i_3_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[4]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[4]_i_10_n_0\,
      I1 => \temp_char_reg[4]_i_11_n_0\,
      O => \temp_char_reg[4]_i_4_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[4]_i_12_n_0\,
      I1 => \temp_char_reg[4]_i_13_n_0\,
      O => \temp_char_reg[4]_i_5_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => data12(4),
      I1 => data13(4),
      O => \temp_char_reg[4]_i_6_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => data14(4),
      I1 => data15(4),
      O => \temp_char_reg[4]_i_7_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[4]_i_18_n_0\,
      I1 => \temp_char[4]_i_19_n_0\,
      O => \temp_char_reg[4]_i_8_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[4]_i_20_n_0\,
      I1 => data11(4),
      O => \temp_char_reg[4]_i_9_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => temp_char,
      D => current_screen(5),
      Q => \temp_char_reg_n_0_[5]\,
      R => '0'
    );
\temp_char_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[5]_i_22_n_0\,
      I1 => \temp_char[5]_i_23_n_0\,
      O => \temp_char_reg[5]_i_10_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[5]_i_24_n_0\,
      I1 => \temp_char[5]_i_25_n_0\,
      O => \temp_char_reg[5]_i_11_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[5]_i_26_n_0\,
      I1 => \temp_char[5]_i_27_n_0\,
      O => \temp_char_reg[5]_i_12_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[5]_i_28_n_0\,
      I1 => data3(5),
      O => \temp_char_reg[5]_i_13_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[5]_i_6_n_0\,
      I1 => \temp_char_reg[5]_i_7_n_0\,
      O => \temp_char_reg[5]_i_2_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[5]_i_8_n_0\,
      I1 => \temp_char_reg[5]_i_9_n_0\,
      O => \temp_char_reg[5]_i_3_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[5]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[5]_i_10_n_0\,
      I1 => \temp_char_reg[5]_i_11_n_0\,
      O => \temp_char_reg[5]_i_4_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[5]_i_12_n_0\,
      I1 => \temp_char_reg[5]_i_13_n_0\,
      O => \temp_char_reg[5]_i_5_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => data12(5),
      I1 => data13(5),
      O => \temp_char_reg[5]_i_6_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => data14(5),
      I1 => data15(5),
      O => \temp_char_reg[5]_i_7_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[5]_i_18_n_0\,
      I1 => \temp_char[5]_i_19_n_0\,
      O => \temp_char_reg[5]_i_8_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[5]_i_20_n_0\,
      I1 => data11(5),
      O => \temp_char_reg[5]_i_9_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => temp_char,
      D => current_screen(6),
      Q => \temp_char_reg_n_0_[6]\,
      R => '0'
    );
\temp_char_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[6]_i_22_n_0\,
      I1 => \temp_char[6]_i_23_n_0\,
      O => \temp_char_reg[6]_i_10_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[6]_i_24_n_0\,
      I1 => \temp_char[6]_i_25_n_0\,
      O => \temp_char_reg[6]_i_11_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[6]_i_26_n_0\,
      I1 => \temp_char[6]_i_27_n_0\,
      O => \temp_char_reg[6]_i_12_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[6]_i_28_n_0\,
      I1 => data3(6),
      O => \temp_char_reg[6]_i_13_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[6]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[6]_i_6_n_0\,
      I1 => \temp_char_reg[6]_i_7_n_0\,
      O => \temp_char_reg[6]_i_2_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[6]_i_8_n_0\,
      I1 => \temp_char_reg[6]_i_9_n_0\,
      O => \temp_char_reg[6]_i_3_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[6]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[6]_i_10_n_0\,
      I1 => \temp_char_reg[6]_i_11_n_0\,
      O => \temp_char_reg[6]_i_4_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[6]_i_12_n_0\,
      I1 => \temp_char_reg[6]_i_13_n_0\,
      O => \temp_char_reg[6]_i_5_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => data12(6),
      I1 => data13(6),
      O => \temp_char_reg[6]_i_6_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => data14(6),
      I1 => data15(6),
      O => \temp_char_reg[6]_i_7_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[6]_i_18_n_0\,
      I1 => \temp_char[6]_i_19_n_0\,
      O => \temp_char_reg[6]_i_8_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[6]_i_20_n_0\,
      I1 => data11(6),
      O => \temp_char_reg[6]_i_9_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => temp_char,
      D => current_screen(7),
      Q => \temp_char_reg_n_0_[7]\,
      R => '0'
    );
\temp_char_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => data12(7),
      I1 => data13(7),
      O => \temp_char_reg[7]_i_12_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => data14(7),
      I1 => data15(7),
      O => \temp_char_reg[7]_i_13_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[7]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[7]_i_24_n_0\,
      I1 => \temp_char[7]_i_25_n_0\,
      O => \temp_char_reg[7]_i_14_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[7]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[7]_i_26_n_0\,
      I1 => data11(7),
      O => \temp_char_reg[7]_i_15_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[7]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[7]_i_28_n_0\,
      I1 => \temp_char[7]_i_29_n_0\,
      O => \temp_char_reg[7]_i_16_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[7]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[7]_i_30_n_0\,
      I1 => \temp_char[7]_i_31_n_0\,
      O => \temp_char_reg[7]_i_17_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[7]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[7]_i_32_n_0\,
      I1 => \temp_char[7]_i_33_n_0\,
      O => \temp_char_reg[7]_i_18_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[7]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_char[7]_i_34_n_0\,
      I1 => data3(7),
      O => \temp_char_reg[7]_i_19_n_0\,
      S => temp_index(0)
    );
\temp_char_reg[7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[7]_i_12_n_0\,
      I1 => \temp_char_reg[7]_i_13_n_0\,
      O => \temp_char_reg[7]_i_5_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[7]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[7]_i_14_n_0\,
      I1 => \temp_char_reg[7]_i_15_n_0\,
      O => \temp_char_reg[7]_i_6_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[7]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[7]_i_16_n_0\,
      I1 => \temp_char_reg[7]_i_17_n_0\,
      O => \temp_char_reg[7]_i_7_n_0\,
      S => temp_index(1)
    );
\temp_char_reg[7]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \temp_char_reg[7]_i_18_n_0\,
      I1 => \temp_char_reg[7]_i_19_n_0\,
      O => \temp_char_reg[7]_i_8_n_0\,
      S => temp_index(1)
    );
temp_dc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7545"
    )
        port map (
      I0 => current_state(46),
      I1 => \current_state[36]_i_2_n_0\,
      I2 => temp_dc_i_2_n_0,
      I3 => example_dc,
      O => temp_dc_i_1_n_0
    );
temp_dc_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \after_page_state[45]_i_4_n_0\,
      I1 => \current_state[88]_i_21_n_0\,
      O => temp_dc_i_2_n_0
    );
temp_dc_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_dc_i_1_n_0,
      Q => example_dc,
      R => '0'
    );
temp_delay_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF04000000"
    )
        port map (
      I0 => \current_state[88]_i_9_n_0\,
      I1 => temp_delay_en_i_2_n_0,
      I2 => current_state(2),
      I3 => temp_delay_en,
      I4 => current_state(0),
      I5 => temp_delay_en_reg_n_0,
      O => temp_delay_en_i_1_n_0
    );
temp_delay_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \after_state[88]_i_14_n_0\,
      I1 => current_state(36),
      I2 => current_state(24),
      I3 => current_state(8),
      I4 => current_state(21),
      I5 => current_state(3),
      O => temp_delay_en_i_2_n_0
    );
temp_delay_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_delay_en_i_1_n_0,
      Q => temp_delay_en_reg_n_0,
      R => '0'
    );
\temp_index[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => temp_index(0),
      O => \temp_index[0]_i_1_n_0\
    );
\temp_index[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => temp_index(0),
      I1 => temp_index(1),
      O => \temp_index[1]_i_1_n_0\
    );
\temp_index[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => temp_index(0),
      I1 => temp_index(1),
      I2 => temp_index(2),
      O => \temp_index[2]_i_1_n_0\
    );
\temp_index[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \current_state[10]_i_3_n_0\,
      I1 => temp_index(3),
      I2 => temp_index(2),
      I3 => \temp_index[3]_i_3_n_0\,
      I4 => \temp_char[7]_i_4_n_0\,
      I5 => \temp_char[7]_i_3_n_0\,
      O => \temp_index[3]_i_1_n_0\
    );
\temp_index[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => temp_index(1),
      I1 => temp_index(0),
      I2 => temp_index(2),
      I3 => temp_index(3),
      O => \temp_index[3]_i_2_n_0\
    );
\temp_index[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => temp_index(1),
      I1 => temp_index(0),
      O => \temp_index[3]_i_3_n_0\
    );
\temp_index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => temp_char,
      D => \temp_index[0]_i_1_n_0\,
      Q => temp_index(0),
      R => \temp_index[3]_i_1_n_0\
    );
\temp_index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => temp_char,
      D => \temp_index[1]_i_1_n_0\,
      Q => temp_index(1),
      R => \temp_index[3]_i_1_n_0\
    );
\temp_index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => temp_char,
      D => \temp_index[2]_i_1_n_0\,
      Q => temp_index(2),
      R => \temp_index[3]_i_1_n_0\
    );
\temp_index_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => temp_char,
      D => \temp_index[3]_i_2_n_0\,
      Q => temp_index(3),
      R => \temp_index[3]_i_1_n_0\
    );
\temp_page[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => current_state(88),
      I1 => \temp_page_reg_n_0_[0]\,
      O => \temp_page[0]_i_1_n_0\
    );
\temp_page[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => current_state(88),
      I1 => \temp_page_reg_n_0_[1]\,
      I2 => \temp_page_reg_n_0_[0]\,
      O => \temp_page[1]_i_1_n_0\
    );
\temp_page_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_page_state[45]_i_1_n_0\,
      D => \temp_page[0]_i_1_n_0\,
      Q => \temp_page_reg_n_0_[0]\,
      R => '0'
    );
\temp_page_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \after_page_state[45]_i_1_n_0\,
      D => \temp_page[1]_i_1_n_0\,
      Q => \temp_page_reg_n_0_[1]\,
      R => '0'
    );
\temp_spi_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080B08"
    )
        port map (
      I0 => temp_dout(0),
      I1 => current_state(62),
      I2 => current_state(69),
      I3 => \temp_page_reg_n_0_[0]\,
      I4 => current_state(21),
      O => \temp_spi_data[0]_i_1_n_0\
    );
\temp_spi_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0B0B08"
    )
        port map (
      I0 => temp_dout(1),
      I1 => current_state(62),
      I2 => current_state(69),
      I3 => \temp_page_reg_n_0_[1]\,
      I4 => current_state(21),
      O => \temp_spi_data[1]_i_1_n_0\
    );
\temp_spi_data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7444"
    )
        port map (
      I0 => current_state(0),
      I1 => current_state(69),
      I2 => current_state(62),
      I3 => temp_dout(4),
      O => \temp_spi_data[4]_i_1_n_0\
    );
\temp_spi_data[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAEAAAA"
    )
        port map (
      I0 => \after_state[88]_i_4_n_0\,
      I1 => \temp_spi_data[5]_i_3_n_0\,
      I2 => \current_screen[1][2][7]_i_5_n_0\,
      I3 => \temp_spi_data[5]_i_4_n_0\,
      I4 => \temp_spi_data[5]_i_5_n_0\,
      I5 => \temp_spi_data[5]_i_6_n_0\,
      O => \temp_spi_data[5]_i_1__0_n_0\
    );
\temp_spi_data[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => temp_dout(5),
      I1 => current_state(62),
      I2 => current_state(69),
      I3 => current_state(21),
      O => \temp_spi_data[5]_i_2_n_0\
    );
\temp_spi_data[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \current_state[10]_i_11_n_0\,
      I1 => current_state(57),
      I2 => current_state(11),
      I3 => current_state(27),
      O => \temp_spi_data[5]_i_3_n_0\
    );
\temp_spi_data[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => current_state(48),
      I1 => current_state(40),
      I2 => \current_state[13]_i_8_n_0\,
      I3 => current_state(16),
      I4 => \current_state[27]_i_11_n_0\,
      I5 => current_state(32),
      O => \temp_spi_data[5]_i_4_n_0\
    );
\temp_spi_data[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \after_state[88]_i_11_n_0\,
      I1 => \temp_spi_data[5]_i_7_n_0\,
      I2 => \temp_spi_data[5]_i_8_n_0\,
      I3 => current_state(0),
      I4 => temp_delay_en,
      I5 => \current_screen[1][2][7]_i_8_n_0\,
      O => \temp_spi_data[5]_i_5_n_0\
    );
\temp_spi_data[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABAAAAAAA"
    )
        port map (
      I0 => \after_state[88]_i_5_n_0\,
      I1 => \after_state[88]_i_7_n_0\,
      I2 => \current_state[36]_i_7_n_0\,
      I3 => current_state(9),
      I4 => current_state(49),
      I5 => \temp_spi_data[5]_i_4_n_0\,
      O => \temp_spi_data[5]_i_6_n_0\
    );
\temp_spi_data[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => current_state(38),
      I1 => current_state(56),
      I2 => current_state(10),
      I3 => current_state(68),
      O => \temp_spi_data[5]_i_7_n_0\
    );
\temp_spi_data[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => current_state(4),
      I1 => current_state(6),
      I2 => current_state(34),
      I3 => current_state(41),
      I4 => current_state(28),
      I5 => \temp_spi_data[5]_i_9_n_0\,
      O => \temp_spi_data[5]_i_8_n_0\
    );
\temp_spi_data[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => current_state(60),
      I1 => current_state(29),
      I2 => current_state(8),
      I3 => current_state(59),
      I4 => current_state(44),
      I5 => current_state(88),
      O => \temp_spi_data[5]_i_9_n_0\
    );
\temp_spi_data[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => current_state(62),
      I1 => current_state(69),
      I2 => \temp_spi_data[5]_i_1__0_n_0\,
      O => \temp_spi_data[7]_i_1_n_0\
    );
\temp_spi_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \temp_spi_data[5]_i_1__0_n_0\,
      D => \temp_spi_data[0]_i_1_n_0\,
      Q => \temp_spi_data_reg_n_0_[0]\,
      R => '0'
    );
\temp_spi_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \temp_spi_data[5]_i_1__0_n_0\,
      D => \temp_spi_data[1]_i_1_n_0\,
      Q => \temp_spi_data_reg_n_0_[1]\,
      R => '0'
    );
\temp_spi_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \temp_spi_data[5]_i_1__0_n_0\,
      D => temp_dout(2),
      Q => \temp_spi_data_reg_n_0_[2]\,
      R => \temp_spi_data[7]_i_1_n_0\
    );
\temp_spi_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \temp_spi_data[5]_i_1__0_n_0\,
      D => temp_dout(3),
      Q => \temp_spi_data_reg_n_0_[3]\,
      R => \temp_spi_data[7]_i_1_n_0\
    );
\temp_spi_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \temp_spi_data[5]_i_1__0_n_0\,
      D => \temp_spi_data[4]_i_1_n_0\,
      Q => \temp_spi_data_reg_n_0_[4]\,
      R => '0'
    );
\temp_spi_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \temp_spi_data[5]_i_1__0_n_0\,
      D => \temp_spi_data[5]_i_2_n_0\,
      Q => \temp_spi_data_reg_n_0_[5]\,
      R => '0'
    );
\temp_spi_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \temp_spi_data[5]_i_1__0_n_0\,
      D => temp_dout(6),
      Q => \temp_spi_data_reg_n_0_[6]\,
      R => \temp_spi_data[7]_i_1_n_0\
    );
\temp_spi_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \temp_spi_data[5]_i_1__0_n_0\,
      D => temp_dout(7),
      Q => \temp_spi_data_reg_n_0_[7]\,
      R => \temp_spi_data[7]_i_1_n_0\
    );
temp_spi_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => temp_spi_en_reg_n_0,
      I1 => \current_state[65]_i_2_n_0\,
      I2 => current_state(2),
      O => temp_spi_en_i_1_n_0
    );
temp_spi_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => temp_spi_en_i_1_n_0,
      Q => temp_spi_en_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity partA_OLED_ip_0_1_OLED_ip is
  port (
    VBAT : out STD_LOGIC;
    VDD : out STD_LOGIC;
    DC : out STD_LOGIC;
    RES : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    SDIN : out STD_LOGIC;
    RST : in STD_LOGIC;
    CLK : in STD_LOGIC;
    ram_data : in STD_LOGIC_VECTOR ( 511 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of partA_OLED_ip_0_1_OLED_ip : entity is "OLED_ip";
end partA_OLED_ip_0_1_OLED_ip;

architecture STRUCTURE of partA_OLED_ip_0_1_OLED_ip is
  signal Example_n_1 : STD_LOGIC;
  signal \FSM_onehot_current_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_current_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_current_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_current_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_current_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_current_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_current_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_current_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_current_state_reg_n_0_[3]\ : signal is "yes";
  signal \SPI_COMP/counter_reg__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal example_sdo : STD_LOGIC;
  signal init_done : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_current_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_current_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_current_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_current_state_reg[3]\ : label is "yes";
begin
Example: entity work.partA_OLED_ip_0_1_OledEX
     port map (
      CLK => CLK,
      DC => DC,
      E(0) => Example_n_1,
      Q(0) => \SPI_COMP/counter_reg__0\(4),
      RST => RST,
      example_sdo => example_sdo,
      init_done => init_done,
      \out\(3) => \FSM_onehot_current_state_reg_n_0_[3]\,
      \out\(2) => \FSM_onehot_current_state_reg_n_0_[2]\,
      \out\(1) => \FSM_onehot_current_state_reg_n_0_[1]\,
      \out\(0) => \FSM_onehot_current_state_reg_n_0_[0]\,
      ram_data(511 downto 0) => ram_data(511 downto 0)
    );
\FSM_onehot_current_state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_current_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_current_state_reg_n_0_[3]\,
      O => \FSM_onehot_current_state[3]_i_2_n_0\
    );
\FSM_onehot_current_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => Example_n_1,
      D => '0',
      Q => \FSM_onehot_current_state_reg_n_0_[0]\,
      S => RST
    );
\FSM_onehot_current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Example_n_1,
      D => \FSM_onehot_current_state_reg_n_0_[0]\,
      Q => \FSM_onehot_current_state_reg_n_0_[1]\,
      R => RST
    );
\FSM_onehot_current_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Example_n_1,
      D => \FSM_onehot_current_state_reg_n_0_[1]\,
      Q => \FSM_onehot_current_state_reg_n_0_[2]\,
      R => RST
    );
\FSM_onehot_current_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => Example_n_1,
      D => \FSM_onehot_current_state[3]_i_2_n_0\,
      Q => \FSM_onehot_current_state_reg_n_0_[3]\,
      R => RST
    );
Init: entity work.partA_OLED_ip_0_1_OledInit
     port map (
      CLK => CLK,
      Q(0) => \SPI_COMP/counter_reg__0\(4),
      RES => RES,
      RST => RST,
      SCLK => SCLK,
      SDIN => SDIN,
      VBAT => VBAT,
      VDD => VDD,
      example_sdo => example_sdo,
      init_done => init_done,
      \out\(0) => \FSM_onehot_current_state_reg_n_0_[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity partA_OLED_ip_0_1 is
  port (
    CLK : in STD_LOGIC;
    RST : in STD_LOGIC;
    SDIN : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    DC : out STD_LOGIC;
    RES : out STD_LOGIC;
    VBAT : out STD_LOGIC;
    VDD : out STD_LOGIC;
    ram_data : in STD_LOGIC_VECTOR ( 511 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of partA_OLED_ip_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of partA_OLED_ip_0_1 : entity is "partA_OLED_ip_0_1,OLED_ip,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of partA_OLED_ip_0_1 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of partA_OLED_ip_0_1 : entity is "OLED_ip,Vivado 2015.1";
end partA_OLED_ip_0_1;

architecture STRUCTURE of partA_OLED_ip_0_1 is
begin
inst: entity work.partA_OLED_ip_0_1_OLED_ip
     port map (
      CLK => CLK,
      DC => DC,
      RES => RES,
      RST => RST,
      SCLK => SCLK,
      SDIN => SDIN,
      VBAT => VBAT,
      VDD => VDD,
      ram_data(511 downto 0) => ram_data(511 downto 0)
    );
end STRUCTURE;
