# Generated by Yosys 0.56+186 (git sha1 51eaaffe0, clang++ 18.1.8 -fPIC -O3)
autoidx 14
attribute \keep 1
attribute \hdlname "place_holder_2"
attribute \top 1
attribute \src "test_2_formal.v:26.1-48.10"
module \place_holder_2
  attribute \src "test_2_formal.v:32.3-39.6"
  wire width 32 $0\out[31:0]
  attribute \src "test_2_formal.v:37.14-37.21"
  wire width 32 $add$test_2_formal.v:37$2_Y
  attribute \src "test_2_formal.v:44.7-44.28"
  wire $assert$test_2_formal.v:44$5_EN
  attribute \src "test_2_formal.v:44.15-44.27"
  wire $eq$test_2_formal.v:44$7_Y
  attribute \src "test_2_formal.v:44.15-44.22"
  wire width 32 $mod$test_2_formal.v:44$6_Y
  attribute \src "test_2_formal.v:27.10-27.13"
  wire input 1 \CLK
  attribute \src "test_2_formal.v:28.10-28.13"
  wire input 2 \RST
  attribute \src "test_2_formal.v:29.21-29.24"
  wire width 32 output 3 \out
  attribute \src "test_2_formal.v:37.14-37.21"
  cell $add $add$test_2_formal.v:37$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \out
    connect \B 2'10
    connect \Y $add$test_2_formal.v:37$2_Y
  end
  attribute \src "test_2_formal.v:44.15-44.27"
  cell $logic_not $eq$test_2_formal.v:44$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $mod$test_2_formal.v:44$6_Y
    connect \Y $eq$test_2_formal.v:44$7_Y
  end
  attribute \src "test_2_formal.v:44.15-44.22"
  cell $mod $mod$test_2_formal.v:44$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \out
    connect \B 2'10
    connect \Y $mod$test_2_formal.v:44$6_Y
  end
  attribute \src "test_2_formal.v:32.3-39.6"
  cell $dff $procdff$13
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 32
    connect \CLK \CLK
    connect \D $0\out[31:0]
    connect \Q \out
  end
  attribute \full_case 1
  attribute \src "test_2_formal.v:33.9-33.12|test_2_formal.v:33.5-38.8"
  cell $mux $procmux$11
    parameter \WIDTH 32
    connect \A $add$test_2_formal.v:37$2_Y
    connect \B 0
    connect \S \RST
    connect \Y $0\out[31:0]
  end
  attribute \src "test_2_formal.v:43.9-43.13|test_2_formal.v:43.5-45.8"
  cell $mux $procmux$8
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \RST
    connect \Y $assert$test_2_formal.v:44$5_EN
  end
  attribute \hdlname "_witness_ check_assert_test_2_formal_v_44_5"
  attribute \src "test_2_formal.v:44.7-44.28"
  cell $check \_witness_.check_assert_test_2_formal_v_44_5
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 1
    parameter \TRG_POLARITY 1'1
    parameter \TRG_WIDTH 1
    connect \A $eq$test_2_formal.v:44$7_Y
    connect \ARGS { }
    connect \EN $assert$test_2_formal.v:44$5_EN
    connect \TRG \CLK
  end
end
