FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: (BSD-3-Clause OR GPL-2.0-only) */
/* Copyright(c) 2014 - 2020 Intel Corporation */
#ifndef __ICP_QAT_FW_LOADER_HANDLE_H__
#define __ICP_QAT_FW_LOADER_HANDLE_H__
#include "icp_qat_uclo.h"

struct icp_qat_fw_loader_ae_data {
	unsigned int state;
/* bench 11367.4.0 febf815645be */
/* bench 11367.4.1 421a04f5083a */
/* bench 11367.4.2 4903064bd298 */
/* bench 11367.4.3 8bb01b53a50a */
/* bench 11367.4.4 9445af4a0028 */
/* bench 11367.4.5 a1f62fb764d9 */
/* bench 11367.4.6 aa1eff0417f8 */
	unsigned int live_ctx_mask;
};

struct icp_qat_fw_loader_hal_handle {
	struct icp_qat_fw_loader_ae_data aes[ICP_QAT_UCLO_MAX_AE];
/* bench 6242.0.0 9d9cfb77c40b */
/* bench 6242.0.1 9765e09ac533 */
/* bench 6242.0.2 180bbfa7528d */
/* bench 6242.0.3 50373eb719bc */
/* bench 6242.0.4 f1b50cc81cfb */
/* bench 6242.0.5 56762096a923 */
/* bench 6242.0.6 36f10377e1a7 */
/* bench 6242.0.7 9b4decf8433b */
/* bench 6242.0.8 d8133c091a6f */
	unsigned int admin_ae_mask;
	unsigned int slice_mask;
	unsigned int revision_id;
	unsigned int ae_max_num;
	unsigned int upc_mask;
	unsigned int max_ustore;
};

struct icp_qat_fw_loader_chip_info {
	bool sram_visible;
	bool nn;
	bool lm2lm3;
	u32 lm_size;
	u32 icp_rst_csr;
	u32 icp_rst_mask;
	u32 glb_clk_enable_csr;
	u32 misc_ctl_csr;
	u32 wakeup_event_val;
	bool fw_auth;
	bool css_3k;
	bool tgroup_share_ustore;
	u32 fcu_ctl_csr;
	u32 fcu_sts_csr;
	u32 fcu_dram_addr_hi;
	u32 fcu_dram_addr_lo;
	u32 fcu_loaded_ae_csr;
	u8 fcu_loaded_ae_pos;
};

struct icp_qat_fw_loader_handle {
	struct icp_qat_fw_loader_hal_handle *hal_handle;
	struct icp_qat_fw_loader_chip_info *chip_info;
	struct pci_dev *pci_dev;
	void *obj_handle;
/* bench 7019.3.0 710b54e0e279 */
/* bench 7019.3.1 ec68b476fcd1 */
/* bench 7019.3.2 759e4c9841b0 */
/* bench 7019.3.3 0fece7f598fa */
/* bench 7019.3.4 b38df4d71b02 */
/* bench 7019.3.5 0ece8a063535 */
/* bench 7019.3.6 eb5969a8d4f7 */
/* bench 7019.3.7 6a7aa0009284 */
/* bench 7019.3.8 0b6937df4270 */
	void __iomem *hal_sram_addr_v;
	void __iomem *hal_cap_g_ctl_csr_addr_v;
	void __iomem *hal_cap_ae_xfer_csr_addr_v;
	void __iomem *hal_cap_ae_local_csr_addr_v;
	void __iomem *hal_ep_csr_addr_v;
};

struct icp_firml_dram_desc {
	void __iomem *dram_base_addr;
	void *dram_base_addr_v;
	dma_addr_t dram_bus_addr;
	u64 dram_size;
};
#endif
/* bench 13935.4.0 6e26db5a0c6c */
/* bench 13935.4.1 c8e505d678e0 */
/* bench 13935.4.2 4a82397e3243 */
/* bench 13935.4.3 5e15c88e76c3 */
/* bench 13935.4.4 cb50ca965802 */
/* bench 13935.4.5 a862b565d48f */
/* bench 13935.4.6 ed80cdd2675a */
/* bench 13935.4.7 ae621c01f9af */
/* bench 13935.4.8 70007f66a129 */
