Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Sep 22 15:45:22 2018
| Host             : Jay running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.694        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.548        |
| Device Static (W)        | 0.145        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.5         |
| Junction Temperature (C) | 44.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |        3 |       --- |             --- |
| Slice Logic             |     0.004 |     5113 |       --- |             --- |
|   LUT as Logic          |     0.004 |     1494 |     53200 |            2.81 |
|   Register              |    <0.001 |     2699 |    106400 |            2.54 |
|   CARRY4                |    <0.001 |       36 |     13300 |            0.27 |
|   F7/F8 Muxes           |    <0.001 |      130 |     53200 |            0.24 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register |    <0.001 |       62 |     17400 |            0.36 |
|   Others                |     0.000 |      241 |       --- |             --- |
| Signals                 |     0.005 |     4224 |       --- |             --- |
| Block RAM               |     0.002 |        8 |       140 |            5.71 |
| I/O                     |     0.003 |       13 |       200 |            6.50 |
| PS7                     |     1.529 |        1 |       --- |             --- |
| Static Power            |     0.145 |          |           |                 |
| Total                   |     1.694 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.031 |       0.016 |      0.015 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.748 |       0.718 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+------------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                 | Constraint (ns) |
+------------+------------------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------+-----------+
| Name                                                                          | Power (W) |
+-------------------------------------------------------------------------------+-----------+
| top                                                                           |     1.548 |
|   P1                                                                          |     0.004 |
|     Example                                                                   |     0.003 |
|       CHAR_LIB_COMP                                                           |    <0.001 |
|         U0                                                                    |    <0.001 |
|           inst_blk_mem_gen                                                    |    <0.001 |
|             gnativebmg.native_blk_mem_gen                                     |    <0.001 |
|               valid.cstr                                                      |    <0.001 |
|                 ramloop[0].ram.r                                              |    <0.001 |
|                   prim_init.ram                                               |    <0.001 |
|       DELAY_COMP                                                              |    <0.001 |
|       SPI_COMP                                                                |    <0.001 |
|     Init                                                                      |    <0.001 |
|       DELAY_COMP                                                              |    <0.001 |
|       SPI_COMP                                                                |    <0.001 |
|   design_1_i                                                                  |     1.541 |
|     design_1_i                                                                |     1.541 |
|       axi_gpio_0                                                              |    <0.001 |
|         U0                                                                    |    <0.001 |
|           AXI_LITE_IPIF_I                                                     |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                |    <0.001 |
|               I_DECODER                                                       |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|           gpio_core_1                                                         |    <0.001 |
|             Dual.INPUT_DOUBLE_REGS4                                           |    <0.001 |
|       blk_mem_gen_0                                                           |     0.002 |
|         U0                                                                    |     0.002 |
|           inst_blk_mem_gen                                                    |     0.002 |
|             gnbram.gnativebmg.native_blk_mem_gen                              |     0.002 |
|               valid.cstr                                                      |     0.002 |
|                 ramloop[0].ram.r                                              |    <0.001 |
|                   prim_init.ram                                               |    <0.001 |
|                 ramloop[1].ram.r                                              |    <0.001 |
|                   prim_init.ram                                               |    <0.001 |
|                 ramloop[2].ram.r                                              |    <0.001 |
|                   prim_init.ram                                               |    <0.001 |
|                 ramloop[3].ram.r                                              |    <0.001 |
|                   prim_init.ram                                               |    <0.001 |
|                 ramloop[4].ram.r                                              |    <0.001 |
|                   prim_init.ram                                               |    <0.001 |
|                 ramloop[5].ram.r                                              |    <0.001 |
|                   prim_init.ram                                               |    <0.001 |
|                 ramloop[6].ram.r                                              |    <0.001 |
|                   prim_init.ram                                               |    <0.001 |
|                 ramloop[7].ram.r                                              |    <0.001 |
|                   prim_init.ram                                               |    <0.001 |
|       processing_system7_0                                                    |     1.530 |
|         inst                                                                  |     1.530 |
|       ps7_0_axi_periph                                                        |     0.005 |
|         s00_couplers                                                          |     0.005 |
|           auto_pc                                                             |     0.005 |
|             inst                                                              |     0.005 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.005 |
|                 RD.ar_channel_0                                               |    <0.001 |
|                   ar_cmd_fsm_0                                                |    <0.001 |
|                   cmd_translator_0                                            |    <0.001 |
|                     incr_cmd_0                                                |    <0.001 |
|                     wrap_cmd_0                                                |    <0.001 |
|                 RD.r_channel_0                                                |    <0.001 |
|                   rd_data_fifo_0                                              |    <0.001 |
|                   transaction_fifo_0                                          |    <0.001 |
|                 SI_REG                                                        |     0.001 |
|                   ar.ar_pipe                                                  |    <0.001 |
|                   aw.aw_pipe                                                  |    <0.001 |
|                   b.b_pipe                                                    |    <0.001 |
|                   r.r_pipe                                                    |    <0.001 |
|                 WR.aw_channel_0                                               |    <0.001 |
|                   aw_cmd_fsm_0                                                |    <0.001 |
|                   cmd_translator_0                                            |    <0.001 |
|                     incr_cmd_0                                                |    <0.001 |
|                     wrap_cmd_0                                                |    <0.001 |
|                 WR.b_channel_0                                                |    <0.001 |
|                   bid_fifo_0                                                  |    <0.001 |
|                   bresp_fifo_0                                                |    <0.001 |
|         xbar                                                                  |    <0.001 |
|           inst                                                                |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                          |    <0.001 |
|               addr_arbiter_inst                                               |    <0.001 |
|               gen_decerr.decerr_slave_inst                                    |    <0.001 |
|               reg_slice_r                                                     |    <0.001 |
|               splitter_ar                                                     |    <0.001 |
|               splitter_aw                                                     |    <0.001 |
|       pspl_0                                                                  |     0.002 |
|         inst                                                                  |     0.002 |
|           pspl_v1_0_S00_AXI_inst                                              |     0.002 |
|       rst_ps7_0_100M                                                          |    <0.001 |
|         U0                                                                    |    <0.001 |
|           EXT_LPF                                                             |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                         |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                         |    <0.001 |
|           SEQ                                                                 |    <0.001 |
|             SEQ_COUNTER                                                       |    <0.001 |
|   w1                                                                          |    <0.001 |
+-------------------------------------------------------------------------------+-----------+


