Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\FPGA_FILE\MY_UART\unnamed.qsys --block-symbol-file --output-directory=E:\FPGA_FILE\MY_UART\unnamed --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading MY_UART/unnamed.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\FPGA_FILE\MY_UART\unnamed.qsys --synthesis=VERILOG --output-directory=E:\FPGA_FILE\MY_UART\unnamed\synthesis --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading MY_UART/unnamed.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unnamed: Generating unnamed "unnamed" for QUARTUS_SYNTH
Info: rs232_0: Starting Generation of RS232 UART
Info: rs232_0: "unnamed" instantiated altera_up_avalon_rs232 "rs232_0"
Info: rst_controller: "unnamed" instantiated altera_reset_controller "rst_controller"
Info: unnamed: Done "unnamed" with 3 modules, 9 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
