 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Wed Dec 12 16:43:12 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: CLOCK_r_REG854_S32
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: CLOCK_r_REG395_S26
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLOCK (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  CLOCK_r_REG854_S32/CK (DFFRS_X1)         0.00 #     0.00 r
  CLOCK_r_REG854_S32/Q (DFFRS_X1)          0.10       0.10 f
  U8117/ZN (OAI22_X1)                      0.05       0.15 r
  U2514/ZN (AND2_X1)                       0.05       0.20 r
  U2512/ZN (NOR2_X1)                       0.02       0.22 f
  U8059/ZN (AOI22_X1)                      0.05       0.27 r
  DP/mult_225/U722/S (FA_X1)               0.12       0.39 f
  U1401/ZN (OAI21_X1)                      0.04       0.43 r
  U1402/ZN (NAND2_X1)                      0.04       0.47 f
  DP/mult_225/U710/S (FA_X1)               0.14       0.60 r
  DP/mult_225/U709/S (FA_X1)               0.11       0.71 f
  U1459/ZN (NOR2_X1)                       0.04       0.75 r
  U1460/ZN (OAI21_X1)                      0.04       0.79 f
  U1570/ZN (AOI21_X1)                      0.06       0.85 r
  U1571/ZN (OAI21_X1)                      0.04       0.88 f
  U326/ZN (INV_X1)                         0.07       0.96 r
  U332/ZN (OAI21_X1)                       0.04       1.00 f
  CLOCK_r_REG395_S26/D (DFFR_X1)           0.01       1.01 f
  data arrival time                                   1.01

  clock CLOCK (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       -0.07      -0.07
  CLOCK_r_REG395_S26/CK (DFFR_X1)          0.00      -0.07 r
  library setup time                      -0.04      -0.11
  data required time                                 -0.11
  -----------------------------------------------------------
  data required time                                 -0.11
  data arrival time                                  -1.01
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.12


1
