 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s1238
Version: M-2016.12-SP1
Date   : Mon Mar  6 15:57:10 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: G11 (input port clocked by ideal_clock1)
  Endpoint: DFF_12/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G11 (in)                                 0.00       2.00 r
  U411/Y (NBUFFX2_RVT)                     0.20       2.20 r
  U489/Y (AND2X1_RVT)                      4.37       6.57 r
  U445/Y (AND2X1_RVT)                      0.06       6.63 r
  U488/Y (NAND2X0_RVT)                     0.04       6.67 f
  U513/Y (AND2X1_RVT)                      0.07       6.74 f
  U487/Y (AND3X1_RVT)                      0.12       6.86 f
  U558/Y (NAND2X0_RVT)                     0.12       6.99 r
  U324/Y (INVX1_RVT)                       0.50       7.49 f
  U446/Y (NBUFFX2_RVT)                     0.11       7.60 f
  U574/Y (AO22X1_RVT)                      0.18       7.78 f
  U339/Y (NAND3X0_RVT)                     0.05       7.83 r
  U575/Y (AND2X1_RVT)                      0.12       7.95 r
  DFF_12/q_reg/RSTB (DFFSSRX1_RVT)         0.02       7.97 r
  data arrival time                                   7.97

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_12/q_reg/CLK (DFFSSRX1_RVT)          0.00      10.35 r
  library setup time                      -0.11      10.24
  data required time                                 10.24
  -----------------------------------------------------------
  data required time                                 10.24
  data arrival time                                  -7.97
  -----------------------------------------------------------
  slack (MET)                                         2.27


  Startpoint: G8 (input port clocked by ideal_clock1)
  Endpoint: DFF_16/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G8 (in)                                  0.00       2.00 f
  U507/Y (INVX1_RVT)                       3.65       5.65 r
  U525/Y (NAND3X0_RVT)                     0.51       6.16 f
  U311/Y (INVX0_RVT)                       0.18       6.35 r
  U468/Y (AO21X1_RVT)                      0.21       6.56 r
  U527/Y (NAND2X0_RVT)                     0.28       6.84 f
  U308/Y (INVX0_RVT)                       0.08       6.92 r
  U419/Y (AND2X1_RVT)                      0.06       6.99 r
  U404/Y (AOI21X1_RVT)                     0.10       7.09 f
  U300/Y (OAI21X1_RVT)                     0.10       7.19 r
  U406/Y (OA21X1_RVT)                      0.08       7.27 r
  U405/Y (AND2X1_RVT)                      0.11       7.38 r
  U412/Y (AO21X1_RVT)                      0.10       7.49 r
  U380/Y (NAND2X0_RVT)                     0.10       7.59 f
  U379/Y (NAND2X0_RVT)                     0.19       7.77 r
  DFF_16/q_reg/D (DFFX1_RVT)               0.05       7.83 r
  data arrival time                                   7.83

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_16/q_reg/CLK (DFFX1_RVT)             0.00      10.35 r
  library setup time                      -0.06      10.29
  data required time                                 10.29
  -----------------------------------------------------------
  data required time                                 10.29
  data arrival time                                  -7.83
  -----------------------------------------------------------
  slack (MET)                                         2.47


  Startpoint: G4 (input port clocked by ideal_clock1)
  Endpoint: DFF_5/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G4 (in)                                  0.00       2.00 f
  U314/Y (INVX0_RVT)                       1.32       3.32 r
  U372/Y (NOR2X0_RVT)                      3.00       6.32 f
  U402/Y (INVX1_RVT)                       0.10       6.42 r
  U434/Y (AND2X1_RVT)                      0.69       7.12 r
  U349/Y (OA22X1_RVT)                      0.07       7.19 r
  U396/Y (NAND2X0_RVT)                     0.04       7.23 f
  U395/Y (AO22X1_RVT)                      0.09       7.33 f
  U394/Y (NAND2X0_RVT)                     0.10       7.43 r
  U422/Y (NBUFFX2_RVT)                     0.12       7.54 r
  U627/Y (NAND2X0_RVT)                     0.27       7.81 f
  DFF_5/q_reg/D (DFFX1_RVT)                0.01       7.82 f
  data arrival time                                   7.82

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_5/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.03      10.32
  data required time                                 10.32
  -----------------------------------------------------------
  data required time                                 10.32
  data arrival time                                  -7.82
  -----------------------------------------------------------
  slack (MET)                                         2.49


  Startpoint: G5 (input port clocked by ideal_clock1)
  Endpoint: DFF_17/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G5 (in)                                  0.00       2.00 f
  U428/Y (INVX1_RVT)                       2.40       4.40 r
  U439/Y (NBUFFX2_RVT)                     1.83       6.23 r
  U494/Y (OA22X1_RVT)                      1.30       7.54 r
  U580/Y (NAND3X0_RVT)                     0.10       7.63 f
  U582/Y (AND2X1_RVT)                      0.07       7.71 f
  U460/Y (OA21X1_RVT)                      0.07       7.77 f
  DFF_17/q_reg/D (DFFX1_RVT)               0.01       7.79 f
  data arrival time                                   7.79

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_17/q_reg/CLK (DFFX1_RVT)             0.00      10.35 r
  library setup time                      -0.02      10.33
  data required time                                 10.33
  -----------------------------------------------------------
  data required time                                 10.33
  data arrival time                                  -7.79
  -----------------------------------------------------------
  slack (MET)                                         2.54


  Startpoint: G6 (input port clocked by ideal_clock1)
  Endpoint: DFF_13/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G6 (in)                                  0.00       2.00 r
  U374/Y (NBUFFX2_RVT)                     2.75       4.75 r
  U430/Y (INVX1_RVT)                       0.51       5.27 f
  U302/Y (NAND4X1_RVT)                     2.28       7.55 r
  U568/Y (AND2X1_RVT)                      0.06       7.61 r
  U569/Y (OA21X1_RVT)                      0.07       7.68 r
  DFF_13/q_reg/D (DFFX1_RVT)               0.01       7.69 r
  data arrival time                                   7.69

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_13/q_reg/CLK (DFFX1_RVT)             0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -7.69
  -----------------------------------------------------------
  slack (MET)                                         2.61


  Startpoint: G6 (input port clocked by ideal_clock1)
  Endpoint: DFF_11/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G6 (in)                                  0.00       2.00 r
  U374/Y (NBUFFX2_RVT)                     2.75       4.75 r
  U430/Y (INVX1_RVT)                       0.51       5.27 f
  U502/Y (OA21X1_RVT)                      2.23       7.50 f
  U501/Y (OA21X1_RVT)                      0.07       7.56 f
  U481/Y (OA21X1_RVT)                      0.07       7.63 f
  U480/Y (OR2X1_RVT)                       0.06       7.70 f
  DFF_11/q_reg/D (DFFX1_RVT)               0.01       7.71 f
  data arrival time                                   7.71

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_11/q_reg/CLK (DFFX1_RVT)             0.00      10.35 r
  library setup time                      -0.02      10.33
  data required time                                 10.33
  -----------------------------------------------------------
  data required time                                 10.33
  data arrival time                                  -7.71
  -----------------------------------------------------------
  slack (MET)                                         2.62


  Startpoint: G5 (input port clocked by ideal_clock1)
  Endpoint: DFF_14/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G5 (in)                                  0.00       2.00 f
  U428/Y (INVX1_RVT)                       2.40       4.40 r
  U439/Y (NBUFFX2_RVT)                     1.83       6.23 r
  U630/Y (NAND2X0_RVT)                     1.27       7.50 f
  U632/Y (OA221X1_RVT)                     0.10       7.60 f
  U633/Y (OA221X1_RVT)                     0.08       7.68 f
  DFF_14/q_reg/D (DFFX1_RVT)               0.01       7.69 f
  data arrival time                                   7.69

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_14/q_reg/CLK (DFFX1_RVT)             0.00      10.35 r
  library setup time                      -0.03      10.32
  data required time                                 10.32
  -----------------------------------------------------------
  data required time                                 10.32
  data arrival time                                  -7.69
  -----------------------------------------------------------
  slack (MET)                                         2.62


  Startpoint: G5 (input port clocked by ideal_clock1)
  Endpoint: DFF_15/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G5 (in)                                  0.00       2.00 f
  U428/Y (INVX1_RVT)                       2.40       4.40 r
  U439/Y (NBUFFX2_RVT)                     1.83       6.23 r
  U348/Y (NAND3X0_RVT)                     1.29       7.52 f
  U571/Y (AND2X1_RVT)                      0.08       7.59 f
  U572/Y (OA21X1_RVT)                      0.07       7.66 f
  DFF_15/q_reg/D (DFFX1_RVT)               0.01       7.67 f
  data arrival time                                   7.67

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_15/q_reg/CLK (DFFX1_RVT)             0.00      10.35 r
  library setup time                      -0.03      10.32
  data required time                                 10.32
  -----------------------------------------------------------
  data required time                                 10.32
  data arrival time                                  -7.67
  -----------------------------------------------------------
  slack (MET)                                         2.65


  Startpoint: G5 (input port clocked by ideal_clock1)
  Endpoint: DFF_0/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G5 (in)                                  0.00       2.00 f
  U428/Y (INVX1_RVT)                       2.40       4.40 r
  U439/Y (NBUFFX2_RVT)                     1.83       6.23 r
  U624/Y (AO221X1_RVT)                     1.32       7.55 r
  U625/Y (OA22X1_RVT)                      0.08       7.63 r
  DFF_0/q_reg/D (DFFX1_RVT)                0.01       7.64 r
  data arrival time                                   7.64

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_0/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -7.64
  -----------------------------------------------------------
  slack (MET)                                         2.66


  Startpoint: G6 (input port clocked by ideal_clock1)
  Endpoint: DFF_8/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G6 (in)                                  0.00       2.00 r
  U374/Y (NBUFFX2_RVT)                     2.75       4.75 r
  U430/Y (INVX1_RVT)                       0.51       5.27 f
  U570/Y (NAND2X0_RVT)                     2.20       7.47 r
  U634/Y (AND2X1_RVT)                      0.12       7.58 r
  DFF_8/q_reg/D (DFFX1_RVT)                0.01       7.60 r
  data arrival time                                   7.60

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_8/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -7.60
  -----------------------------------------------------------
  slack (MET)                                         2.71


  Startpoint: G5 (input port clocked by ideal_clock1)
  Endpoint: DFF_7/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G5 (in)                                  0.00       2.00 f
  U428/Y (INVX1_RVT)                       2.40       4.40 r
  U439/Y (NBUFFX2_RVT)                     1.83       6.23 r
  U628/Y (NAND2X0_RVT)                     1.27       7.50 f
  U629/Y (NAND2X0_RVT)                     0.05       7.55 r
  DFF_7/q_reg/D (DFFX1_RVT)                0.01       7.56 r
  data arrival time                                   7.56

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_7/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.06      10.29
  data required time                                 10.29
  -----------------------------------------------------------
  data required time                                 10.29
  data arrival time                                  -7.56
  -----------------------------------------------------------
  slack (MET)                                         2.73


  Startpoint: G6 (input port clocked by ideal_clock1)
  Endpoint: DFF_6/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G6 (in)                                  0.00       2.00 f
  U374/Y (NBUFFX2_RVT)                     2.66       4.66 f
  U430/Y (INVX1_RVT)                       0.50       5.17 r
  U431/Y (AO22X1_RVT)                      2.28       7.45 r
  DFF_6/q_reg/D (DFFX1_RVT)                0.01       7.46 r
  data arrival time                                   7.46

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_6/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -7.46
  -----------------------------------------------------------
  slack (MET)                                         2.84


  Startpoint: G8 (input port clocked by ideal_clock1)
  Endpoint: DFF_4/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G8 (in)                                  0.00       2.00 r
  U522/Y (NAND2X0_RVT)                     3.74       5.74 f
  U367/Y (INVX1_RVT)                       0.51       6.25 r
  U458/Y (AOI22X1_RVT)                     0.15       6.39 f
  U333/Y (OAI21X1_RVT)                     0.12       6.51 r
  U626/Y (NAND3X0_RVT)                     0.48       6.99 f
  U449/Y (OA22X1_RVT)                      0.10       7.09 f
  DFF_4/q_reg/D (DFFX1_RVT)                0.01       7.10 f
  data arrival time                                   7.10

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_4/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.03      10.32
  data required time                                 10.32
  -----------------------------------------------------------
  data required time                                 10.32
  data arrival time                                  -7.10
  -----------------------------------------------------------
  slack (MET)                                         3.23


  Startpoint: G4 (input port clocked by ideal_clock1)
  Endpoint: DFF_3/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G4 (in)                                  0.00       2.00 f
  U314/Y (INVX0_RVT)                       1.32       3.32 r
  U438/Y (NOR2X0_RVT)                      2.99       6.31 f
  U432/Y (NAND2X0_RVT)                     0.07       6.38 r
  U309/Y (INVX0_RVT)                       0.31       6.69 f
  U382/Y (NBUFFX2_RVT)                     0.18       6.87 f
  U635/Y (OA22X1_RVT)                      0.13       7.01 f
  U636/Y (NAND3X0_RVT)                     0.05       7.05 r
  DFF_3/q_reg/D (DFFX1_RVT)                0.01       7.06 r
  data arrival time                                   7.06

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_3/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -7.06
  -----------------------------------------------------------
  slack (MET)                                         3.23


  Startpoint: G11 (input port clocked by ideal_clock1)
  Endpoint: DFF_1/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G11 (in)                                 0.00       2.00 r
  U411/Y (NBUFFX2_RVT)                     0.20       2.20 r
  U554/Y (NAND2X0_RVT)                     4.36       6.56 f
  U637/Y (NAND2X0_RVT)                     0.20       6.76 r
  DFF_1/q_reg/D (DFFX1_RVT)                0.01       6.77 r
  data arrival time                                   6.77

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -6.77
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: G2 (input port clocked by ideal_clock1)
  Endpoint: DFF_10/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G2 (in)                                  0.00       2.00 r
  U408/Y (NBUFFX2_RVT)                     0.20       2.20 r
  U482/Y (MUX21X1_RVT)                     4.53       6.73 r
  DFF_10/q_reg/D (DFFX1_RVT)               0.01       6.74 r
  data arrival time                                   6.74

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_10/q_reg/CLK (DFFX1_RVT)             0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -6.74
  -----------------------------------------------------------
  slack (MET)                                         3.56


  Startpoint: G9 (input port clocked by ideal_clock1)
  Endpoint: DFF_2/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G9 (in)                                  0.00       2.00 f
  U338/Y (INVX1_RVT)                       1.73       3.73 r
  U447/Y (NBUFFX2_RVT)                     0.73       4.46 r
  U366/Y (INVX1_RVT)                       0.49       4.95 f
  U638/Y (NAND2X0_RVT)                     1.66       6.61 r
  U301/Y (AO22X2_RVT)                      0.11       6.72 r
  DFF_2/q_reg/D (DFFX1_RVT)                0.01       6.73 r
  data arrival time                                   6.73

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_2/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -6.73
  -----------------------------------------------------------
  slack (MET)                                         3.56


  Startpoint: G0 (input port clocked by ideal_clock1)
  Endpoint: DFF_9/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G0 (in)                                  0.00       2.00 f
  U517/Y (INVX1_RVT)                       3.64       5.64 r
  U518/Y (AND4X1_RVT)                      0.99       6.63 r
  DFF_9/q_reg/D (DFFX1_RVT)                0.05       6.68 r
  data arrival time                                   6.68

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_9/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -6.68
  -----------------------------------------------------------
  slack (MET)                                         3.62


  Startpoint: G8 (input port clocked by ideal_clock1)
  Endpoint: DFF_12/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G8 (in)                                  0.00       2.00 f
  U535/Y (NAND2X0_RVT)                     3.68       5.68 r
  U466/Y (AO21X1_RVT)                      0.48       6.16 r
  DFF_12/q_reg/D (DFFSSRX1_RVT)            0.06       6.22 r
  data arrival time                                   6.22

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_12/q_reg/CLK (DFFSSRX1_RVT)          0.00      10.35 r
  library setup time                      -0.14      10.21
  data required time                                 10.21
  -----------------------------------------------------------
  data required time                                 10.21
  data arrival time                                  -6.22
  -----------------------------------------------------------
  slack (MET)                                         3.99


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s1238
Version: M-2016.12-SP1
Date   : Mon Mar  6 15:57:10 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_12/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  U503/Y (AND2X1_RVT)                      0.30       0.89 r
  U500/Y (NAND2X0_RVT)                     0.05       0.94 f
  U452/Y (AO21X1_RVT)                      0.20       1.14 f
  U451/Y (NAND2X0_RVT)                     0.05       1.19 r
  U487/Y (AND3X1_RVT)                      0.13       1.32 r
  U558/Y (NAND2X0_RVT)                     0.12       1.44 f
  U324/Y (INVX1_RVT)                       0.50       1.93 r
  U446/Y (NBUFFX2_RVT)                     0.11       2.05 r
  U574/Y (AO22X1_RVT)                      0.19       2.24 r
  U339/Y (NAND3X0_RVT)                     0.07       2.31 f
  U575/Y (AND2X1_RVT)                      0.13       2.44 f
  DFF_12/q_reg/RSTB (DFFSSRX1_RVT)         0.02       2.46 f
  data arrival time                                   2.46

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_12/q_reg/CLK (DFFSSRX1_RVT)          0.00      10.35 r
  library setup time                      -0.08      10.27
  data required time                                 10.27
  -----------------------------------------------------------
  data required time                                 10.27
  data arrival time                                  -2.46
  -----------------------------------------------------------
  slack (MET)                                         7.81


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_5/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  U458/Y (AOI22X1_RVT)                     0.33       0.92 f
  U333/Y (OAI21X1_RVT)                     0.12       1.03 r
  U471/Y (AND2X1_RVT)                      0.48       1.51 r
  U395/Y (AO22X1_RVT)                      0.09       1.60 r
  U394/Y (NAND2X0_RVT)                     0.10       1.70 f
  U422/Y (NBUFFX2_RVT)                     0.11       1.82 f
  U627/Y (NAND2X0_RVT)                     0.27       2.08 r
  DFF_5/q_reg/D (DFFX1_RVT)                0.01       2.10 r
  data arrival time                                   2.10

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_5/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.06      10.29
  data required time                                 10.29
  -----------------------------------------------------------
  data required time                                 10.29
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (MET)                                         8.19


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_16/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  U458/Y (AOI22X1_RVT)                     0.33       0.92 f
  U333/Y (OAI21X1_RVT)                     0.12       1.03 r
  U523/Y (NAND2X0_RVT)                     0.47       1.50 f
  U485/Y (AND2X1_RVT)                      0.11       1.62 f
  U412/Y (AO21X1_RVT)                      0.13       1.75 f
  U380/Y (NAND2X0_RVT)                     0.10       1.85 r
  U379/Y (NAND2X0_RVT)                     0.19       2.03 f
  DFF_16/q_reg/D (DFFX1_RVT)               0.05       2.09 f
  data arrival time                                   2.09

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_16/q_reg/CLK (DFFX1_RVT)             0.00      10.35 r
  library setup time                      -0.04      10.31
  data required time                                 10.31
  -----------------------------------------------------------
  data required time                                 10.31
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (MET)                                         8.23


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_4/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  U458/Y (AOI22X1_RVT)                     0.33       0.92 f
  U333/Y (OAI21X1_RVT)                     0.12       1.03 r
  U626/Y (NAND3X0_RVT)                     0.48       1.51 f
  U449/Y (OA22X1_RVT)                      0.10       1.61 f
  DFF_4/q_reg/D (DFFX1_RVT)                0.01       1.62 f
  data arrival time                                   1.62

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_4/q_reg/CLK (DFFX1_RVT)              0.00      10.35 r
  library setup time                      -0.03      10.32
  data required time                                 10.32
  -----------------------------------------------------------
  data required time                                 10.32
  data arrival time                                  -1.62
  -----------------------------------------------------------
  slack (MET)                                         8.70


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_11/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.20       0.60 f
  U503/Y (AND2X1_RVT)                      0.28       0.88 f
  U500/Y (NAND2X0_RVT)                     0.06       0.94 r
  U502/Y (OA21X1_RVT)                      0.18       1.12 r
  U501/Y (OA21X1_RVT)                      0.07       1.19 r
  U481/Y (OA21X1_RVT)                      0.07       1.26 r
  U480/Y (OR2X1_RVT)                       0.07       1.33 r
  DFF_11/q_reg/D (DFFX1_RVT)               0.01       1.34 r
  data arrival time                                   1.34

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_11/q_reg/CLK (DFFX1_RVT)             0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (MET)                                         8.97


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_17/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  U581/Y (NAND2X0_RVT)                     0.28       0.87 f
  U455/Y (NAND3X0_RVT)                     0.05       0.92 r
  U582/Y (AND2X1_RVT)                      0.07       0.99 r
  U460/Y (OA21X1_RVT)                      0.07       1.06 r
  DFF_17/q_reg/D (DFFX1_RVT)               0.01       1.07 r
  data arrival time                                   1.07

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_17/q_reg/CLK (DFFX1_RVT)             0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -1.07
  -----------------------------------------------------------
  slack (MET)                                         9.23


  Startpoint: DFF_5/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_12/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_5/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_5/q_reg/Q (DFFX1_RVT)                0.19       0.59 f
  DFF_12/q_reg/SETB (DFFSSRX1_RVT)         0.13       0.72 f
  data arrival time                                   0.72

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_12/q_reg/CLK (DFFSSRX1_RVT)          0.00      10.35 r
  library setup time                      -0.17      10.18
  data required time                                 10.18
  -----------------------------------------------------------
  data required time                                 10.18
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         9.46


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s1238
Version: M-2016.12-SP1
Date   : Mon Mar  6 15:57:10 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G542 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  U503/Y (AND2X1_RVT)                      0.30       0.89 r
  U500/Y (NAND2X0_RVT)                     0.05       0.94 f
  U452/Y (AO21X1_RVT)                      0.20       1.14 f
  U451/Y (NAND2X0_RVT)                     0.05       1.19 r
  U487/Y (AND3X1_RVT)                      0.13       1.32 r
  U558/Y (NAND2X0_RVT)                     0.12       1.44 f
  U324/Y (INVX1_RVT)                       0.50       1.93 r
  U446/Y (NBUFFX2_RVT)                     0.11       2.05 r
  U574/Y (AO22X1_RVT)                      0.19       2.24 r
  U339/Y (NAND3X0_RVT)                     0.07       2.31 f
  U642/Y (NAND3X0_RVT)                     0.10       2.41 r
  G542 (out)                               0.01       2.42 r
  data arrival time                                   2.42

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -2.42
  -----------------------------------------------------------
  slack (MET)                                         5.53


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G551 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.20       0.60 f
  U503/Y (AND2X1_RVT)                      0.28       0.88 f
  U500/Y (NAND2X0_RVT)                     0.06       0.94 r
  U452/Y (AO21X1_RVT)                      0.20       1.14 r
  U451/Y (NAND2X0_RVT)                     0.05       1.19 f
  U487/Y (AND3X1_RVT)                      0.13       1.31 f
  U558/Y (NAND2X0_RVT)                     0.12       1.44 r
  U324/Y (INVX1_RVT)                       0.50       1.94 f
  U469/Y (NBUFFX2_RVT)                     0.11       2.05 f
  U470/Y (NBUFFX2_RVT)                     0.10       2.15 f
  U621/Y (NAND3X0_RVT)                     0.17       2.32 r
  U623/Y (NAND4X0_RVT)                     0.07       2.39 f
  G551 (out)                               0.01       2.40 f
  data arrival time                                   2.40

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -2.40
  -----------------------------------------------------------
  slack (MET)                                         5.55


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G530 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  U503/Y (AND2X1_RVT)                      0.30       0.89 r
  U500/Y (NAND2X0_RVT)                     0.05       0.94 f
  U452/Y (AO21X1_RVT)                      0.20       1.14 f
  U451/Y (NAND2X0_RVT)                     0.05       1.19 r
  U487/Y (AND3X1_RVT)                      0.13       1.32 r
  U558/Y (NAND2X0_RVT)                     0.12       1.44 f
  U324/Y (INVX1_RVT)                       0.50       1.93 r
  U469/Y (NBUFFX2_RVT)                     0.11       2.05 r
  U323/Y (NBUFFX2_RVT)                     0.10       2.15 r
  U595/Y (NAND3X0_RVT)                     0.17       2.32 f
  U596/Y (NAND2X0_RVT)                     0.05       2.38 r
  G530 (out)                               0.01       2.39 r
  data arrival time                                   2.39

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -2.39
  -----------------------------------------------------------
  slack (MET)                                         5.56


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G550 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  U503/Y (AND2X1_RVT)                      0.30       0.89 r
  U500/Y (NAND2X0_RVT)                     0.05       0.94 f
  U452/Y (AO21X1_RVT)                      0.20       1.14 f
  U451/Y (NAND2X0_RVT)                     0.05       1.19 r
  U487/Y (AND3X1_RVT)                      0.13       1.32 r
  U558/Y (NAND2X0_RVT)                     0.12       1.44 f
  U324/Y (INVX1_RVT)                       0.50       1.93 r
  U446/Y (NBUFFX2_RVT)                     0.11       2.05 r
  U584/Y (NAND3X0_RVT)                     0.17       2.22 f
  U585/Y (OA22X1_RVT)                      0.09       2.31 f
  U590/Y (NAND2X0_RVT)                     0.05       2.35 r
  G550 (out)                               0.01       2.36 r
  data arrival time                                   2.36

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                         5.59


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G532 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  U458/Y (AOI22X1_RVT)                     0.33       0.92 f
  U333/Y (OAI21X1_RVT)                     0.12       1.03 r
  U523/Y (NAND2X0_RVT)                     0.47       1.50 f
  U485/Y (AND2X1_RVT)                      0.11       1.62 f
  U414/Y (AND2X1_RVT)                      0.10       1.72 f
  U413/Y (NAND2X0_RVT)                     0.05       1.77 r
  U330/Y (OR2X1_RVT)                       0.13       1.90 r
  U597/Y (AO221X1_RVT)                     0.32       2.22 r
  U486/Y (AND3X1_RVT)                      0.08       2.31 r
  U492/Y (NAND2X0_RVT)                     0.04       2.35 f
  G532 (out)                               0.01       2.36 f
  data arrival time                                   2.36

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -2.36
  -----------------------------------------------------------
  slack (MET)                                         5.59


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G547 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  U503/Y (AND2X1_RVT)                      0.30       0.89 r
  U500/Y (NAND2X0_RVT)                     0.05       0.94 f
  U452/Y (AO21X1_RVT)                      0.20       1.14 f
  U451/Y (NAND2X0_RVT)                     0.05       1.19 r
  U487/Y (AND3X1_RVT)                      0.13       1.32 r
  U558/Y (NAND2X0_RVT)                     0.12       1.44 f
  U324/Y (INVX1_RVT)                       0.50       1.93 r
  U469/Y (NBUFFX2_RVT)                     0.11       2.05 r
  U470/Y (NBUFFX2_RVT)                     0.10       2.15 r
  U609/Y (AO22X1_RVT)                      0.19       2.34 r
  G547 (out)                               0.01       2.35 r
  data arrival time                                   2.35

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -2.35
  -----------------------------------------------------------
  slack (MET)                                         5.60


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G537 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  U458/Y (AOI22X1_RVT)                     0.33       0.92 f
  U333/Y (OAI21X1_RVT)                     0.12       1.03 r
  U523/Y (NAND2X0_RVT)                     0.47       1.50 f
  U485/Y (AND2X1_RVT)                      0.11       1.62 f
  U414/Y (AND2X1_RVT)                      0.10       1.72 f
  U413/Y (NAND2X0_RVT)                     0.05       1.77 r
  U330/Y (OR2X1_RVT)                       0.13       1.90 r
  U553/Y (AO21X1_RVT)                      0.29       2.20 r
  U556/Y (AND2X1_RVT)                      0.06       2.26 r
  U557/Y (NAND4X0_RVT)                     0.07       2.33 f
  G537 (out)                               0.01       2.34 f
  data arrival time                                   2.34

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -2.34
  -----------------------------------------------------------
  slack (MET)                                         5.61


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G535 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  U458/Y (AOI22X1_RVT)                     0.33       0.92 f
  U333/Y (OAI21X1_RVT)                     0.12       1.03 r
  U523/Y (NAND2X0_RVT)                     0.47       1.50 f
  U485/Y (AND2X1_RVT)                      0.11       1.62 f
  U414/Y (AND2X1_RVT)                      0.10       1.72 f
  U413/Y (NAND2X0_RVT)                     0.05       1.77 r
  U330/Y (OR2X1_RVT)                       0.13       1.90 r
  U490/Y (OA22X1_RVT)                      0.31       2.21 r
  U410/Y (NAND3X0_RVT)                     0.06       2.27 f
  G535 (out)                               0.01       2.27 f
  data arrival time                                   2.27

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -2.27
  -----------------------------------------------------------
  slack (MET)                                         5.68


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G549 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  U458/Y (AOI22X1_RVT)                     0.33       0.92 f
  U333/Y (OAI21X1_RVT)                     0.12       1.03 r
  U471/Y (AND2X1_RVT)                      0.48       1.51 r
  U395/Y (AO22X1_RVT)                      0.09       1.60 r
  U394/Y (NAND2X0_RVT)                     0.10       1.70 f
  U422/Y (NBUFFX2_RVT)                     0.11       1.82 f
  U401/Y (OR3X1_RVT)                       0.31       2.13 f
  U616/Y (NAND4X0_RVT)                     0.05       2.18 r
  G549 (out)                               0.01       2.18 r
  data arrival time                                   2.18

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -2.18
  -----------------------------------------------------------
  slack (MET)                                         5.77


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G552 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  U458/Y (AOI22X1_RVT)                     0.33       0.92 f
  U333/Y (OAI21X1_RVT)                     0.12       1.03 r
  U471/Y (AND2X1_RVT)                      0.48       1.51 r
  U395/Y (AO22X1_RVT)                      0.09       1.60 r
  U394/Y (NAND2X0_RVT)                     0.10       1.70 f
  U422/Y (NBUFFX2_RVT)                     0.11       1.82 f
  U566/Y (OAI222X1_RVT)                    0.33       2.15 r
  G552 (out)                               0.01       2.16 r
  data arrival time                                   2.16

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -2.16
  -----------------------------------------------------------
  slack (MET)                                         5.79


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G548 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.20       0.60 f
  U503/Y (AND2X1_RVT)                      0.28       0.88 f
  U500/Y (NAND2X0_RVT)                     0.06       0.94 r
  U452/Y (AO21X1_RVT)                      0.20       1.14 r
  U451/Y (NAND2X0_RVT)                     0.05       1.19 f
  U487/Y (AND3X1_RVT)                      0.13       1.31 f
  U558/Y (NAND2X0_RVT)                     0.12       1.44 r
  U290/Y (OAI22X1_RVT)                     0.58       2.01 f
  G548 (out)                               0.01       2.02 f
  data arrival time                                   2.02

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (MET)                                         5.93


  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G539 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  U458/Y (AOI22X1_RVT)                     0.33       0.92 f
  U333/Y (OAI21X1_RVT)                     0.12       1.03 r
  U471/Y (AND2X1_RVT)                      0.48       1.51 r
  U395/Y (AO22X1_RVT)                      0.09       1.60 r
  U340/Y (OR2X1_RVT)                       0.11       1.71 r
  U299/Y (OAI22X1_RVT)                     0.09       1.81 f
  G539 (out)                               0.01       1.82 f
  data arrival time                                   1.82

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                         6.13


  Startpoint: DFF_16/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G45 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_16/q_reg/CLK (DFFX1_RVT)             0.00       0.40 r
  DFF_16/q_reg/Q (DFFX1_RVT)               0.19       0.59 f
  G45 (out)                                0.01       0.59 f
  data arrival time                                   0.59

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         7.36


  Startpoint: DFF_12/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: G546 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_12/q_reg/CLK (DFFSSRX1_RVT)          0.00       0.40 r
  DFF_12/q_reg/QN (DFFSSRX1_RVT)           0.15       0.55 f
  G546 (out)                               0.01       0.56 f
  data arrival time                                   0.56

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         7.39


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s1238
Version: M-2016.12-SP1
Date   : Mon Mar  6 15:57:10 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: G11 (input port clocked by ideal_clock1)
  Endpoint: G551 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G11 (in)                                 0.00       2.00 r
  U411/Y (NBUFFX2_RVT)                     0.20       2.20 r
  U489/Y (AND2X1_RVT)                      4.37       6.57 r
  U445/Y (AND2X1_RVT)                      0.06       6.63 r
  U488/Y (NAND2X0_RVT)                     0.04       6.67 f
  U513/Y (AND2X1_RVT)                      0.07       6.74 f
  U487/Y (AND3X1_RVT)                      0.12       6.86 f
  U558/Y (NAND2X0_RVT)                     0.12       6.99 r
  U324/Y (INVX1_RVT)                       0.50       7.49 f
  U469/Y (NBUFFX2_RVT)                     0.11       7.60 f
  U470/Y (NBUFFX2_RVT)                     0.10       7.70 f
  U621/Y (NAND3X0_RVT)                     0.17       7.87 r
  U623/Y (NAND4X0_RVT)                     0.07       7.94 f
  G551 (out)                               0.01       7.95 f
  data arrival time                                   7.95

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.95
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: G8 (input port clocked by ideal_clock1)
  Endpoint: G532 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G8 (in)                                  0.00       2.00 r
  U507/Y (INVX1_RVT)                       3.70       5.70 f
  U525/Y (NAND3X0_RVT)                     0.48       6.18 r
  U311/Y (INVX0_RVT)                       0.16       6.34 f
  U468/Y (AO21X1_RVT)                      0.20       6.54 f
  U527/Y (NAND2X0_RVT)                     0.27       6.82 r
  U325/Y (OA22X1_RVT)                      0.14       6.96 r
  U341/Y (AND2X1_RVT)                      0.07       7.03 r
  U384/Y (OAI22X1_RVT)                     0.09       7.11 f
  U383/Y (OR2X1_RVT)                       0.07       7.19 f
  U413/Y (NAND2X0_RVT)                     0.17       7.36 r
  U330/Y (OR2X1_RVT)                       0.13       7.49 r
  U597/Y (AO221X1_RVT)                     0.32       7.80 r
  U486/Y (AND3X1_RVT)                      0.08       7.89 r
  U492/Y (NAND2X0_RVT)                     0.04       7.93 f
  G532 (out)                               0.01       7.94 f
  data arrival time                                   7.94

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.94
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: G11 (input port clocked by ideal_clock1)
  Endpoint: G542 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G11 (in)                                 0.00       2.00 r
  U411/Y (NBUFFX2_RVT)                     0.20       2.20 r
  U489/Y (AND2X1_RVT)                      4.37       6.57 r
  U445/Y (AND2X1_RVT)                      0.06       6.63 r
  U488/Y (NAND2X0_RVT)                     0.04       6.67 f
  U513/Y (AND2X1_RVT)                      0.07       6.74 f
  U487/Y (AND3X1_RVT)                      0.12       6.86 f
  U558/Y (NAND2X0_RVT)                     0.12       6.99 r
  U324/Y (INVX1_RVT)                       0.50       7.49 f
  U469/Y (NBUFFX2_RVT)                     0.11       7.60 f
  U470/Y (NBUFFX2_RVT)                     0.10       7.70 f
  U389/Y (NAND3X0_RVT)                     0.16       7.87 r
  U642/Y (NAND3X0_RVT)                     0.06       7.93 f
  G542 (out)                               0.01       7.94 f
  data arrival time                                   7.94

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.94
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: G8 (input port clocked by ideal_clock1)
  Endpoint: G537 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G8 (in)                                  0.00       2.00 f
  U507/Y (INVX1_RVT)                       3.65       5.65 r
  U525/Y (NAND3X0_RVT)                     0.51       6.16 f
  U311/Y (INVX0_RVT)                       0.18       6.35 r
  U468/Y (AO21X1_RVT)                      0.21       6.56 r
  U527/Y (NAND2X0_RVT)                     0.28       6.84 f
  U308/Y (INVX0_RVT)                       0.08       6.92 r
  U419/Y (AND2X1_RVT)                      0.06       6.99 r
  U404/Y (AOI21X1_RVT)                     0.10       7.09 f
  U300/Y (OAI21X1_RVT)                     0.10       7.19 r
  U406/Y (OA21X1_RVT)                      0.08       7.27 r
  U405/Y (AND2X1_RVT)                      0.11       7.38 r
  U412/Y (AO21X1_RVT)                      0.10       7.49 r
  U380/Y (NAND2X0_RVT)                     0.10       7.59 f
  U379/Y (NAND2X0_RVT)                     0.19       7.77 r
  U417/Y (NAND2X0_RVT)                     0.09       7.87 f
  U557/Y (NAND4X0_RVT)                     0.05       7.92 r
  G537 (out)                               0.01       7.93 r
  data arrival time                                   7.93

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.93
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: G4 (input port clocked by ideal_clock1)
  Endpoint: G549 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G4 (in)                                  0.00       2.00 f
  U314/Y (INVX0_RVT)                       1.32       3.32 r
  U372/Y (NOR2X0_RVT)                      3.00       6.32 f
  U402/Y (INVX1_RVT)                       0.10       6.42 r
  U434/Y (AND2X1_RVT)                      0.69       7.12 r
  U349/Y (OA22X1_RVT)                      0.07       7.19 r
  U396/Y (NAND2X0_RVT)                     0.04       7.23 f
  U395/Y (AO22X1_RVT)                      0.09       7.33 f
  U394/Y (NAND2X0_RVT)                     0.10       7.43 r
  U422/Y (NBUFFX2_RVT)                     0.12       7.54 r
  U401/Y (OR3X1_RVT)                       0.30       7.85 r
  U616/Y (NAND4X0_RVT)                     0.06       7.91 f
  G549 (out)                               0.01       7.92 f
  data arrival time                                   7.92

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.92
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: G11 (input port clocked by ideal_clock1)
  Endpoint: G530 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G11 (in)                                 0.00       2.00 r
  U411/Y (NBUFFX2_RVT)                     0.20       2.20 r
  U489/Y (AND2X1_RVT)                      4.37       6.57 r
  U445/Y (AND2X1_RVT)                      0.06       6.63 r
  U488/Y (NAND2X0_RVT)                     0.04       6.67 f
  U513/Y (AND2X1_RVT)                      0.07       6.74 f
  U487/Y (AND3X1_RVT)                      0.12       6.86 f
  U558/Y (NAND2X0_RVT)                     0.12       6.99 r
  U324/Y (INVX1_RVT)                       0.50       7.49 f
  U469/Y (NBUFFX2_RVT)                     0.11       7.60 f
  U323/Y (NBUFFX2_RVT)                     0.10       7.70 f
  U595/Y (NAND3X0_RVT)                     0.16       7.86 r
  U596/Y (NAND2X0_RVT)                     0.04       7.91 f
  G530 (out)                               0.01       7.91 f
  data arrival time                                   7.91

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.91
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: G8 (input port clocked by ideal_clock1)
  Endpoint: G535 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G8 (in)                                  0.00       2.00 r
  U507/Y (INVX1_RVT)                       3.70       5.70 f
  U525/Y (NAND3X0_RVT)                     0.48       6.18 r
  U311/Y (INVX0_RVT)                       0.16       6.34 f
  U468/Y (AO21X1_RVT)                      0.20       6.54 f
  U527/Y (NAND2X0_RVT)                     0.27       6.82 r
  U308/Y (INVX0_RVT)                       0.08       6.90 f
  U419/Y (AND2X1_RVT)                      0.06       6.96 f
  U404/Y (AOI21X1_RVT)                     0.11       7.07 r
  U300/Y (OAI21X1_RVT)                     0.11       7.17 f
  U406/Y (OA21X1_RVT)                      0.08       7.26 f
  U405/Y (AND2X1_RVT)                      0.11       7.37 f
  U412/Y (AO21X1_RVT)                      0.10       7.47 f
  U380/Y (NAND2X0_RVT)                     0.10       7.57 r
  U416/Y (OA21X1_RVT)                      0.22       7.79 r
  U426/Y (AND2X1_RVT)                      0.06       7.85 r
  U410/Y (NAND3X0_RVT)                     0.06       7.90 f
  G535 (out)                               0.01       7.91 f
  data arrival time                                   7.91

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.91
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: G11 (input port clocked by ideal_clock1)
  Endpoint: G550 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G11 (in)                                 0.00       2.00 r
  U411/Y (NBUFFX2_RVT)                     0.20       2.20 r
  U489/Y (AND2X1_RVT)                      4.37       6.57 r
  U445/Y (AND2X1_RVT)                      0.06       6.63 r
  U488/Y (NAND2X0_RVT)                     0.04       6.67 f
  U513/Y (AND2X1_RVT)                      0.07       6.74 f
  U487/Y (AND3X1_RVT)                      0.12       6.86 f
  U558/Y (NAND2X0_RVT)                     0.12       6.99 r
  U324/Y (INVX1_RVT)                       0.50       7.49 f
  U446/Y (NBUFFX2_RVT)                     0.11       7.60 f
  U583/Y (NAND2X0_RVT)                     0.16       7.76 r
  U585/Y (OA22X1_RVT)                      0.09       7.85 r
  U590/Y (NAND2X0_RVT)                     0.04       7.89 f
  G550 (out)                               0.01       7.90 f
  data arrival time                                   7.90

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.90
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: G11 (input port clocked by ideal_clock1)
  Endpoint: G547 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G11 (in)                                 0.00       2.00 r
  U411/Y (NBUFFX2_RVT)                     0.20       2.20 r
  U489/Y (AND2X1_RVT)                      4.37       6.57 r
  U445/Y (AND2X1_RVT)                      0.06       6.63 r
  U488/Y (NAND2X0_RVT)                     0.04       6.67 f
  U513/Y (AND2X1_RVT)                      0.07       6.74 f
  U487/Y (AND3X1_RVT)                      0.12       6.86 f
  U558/Y (NAND2X0_RVT)                     0.12       6.99 r
  U324/Y (INVX1_RVT)                       0.50       7.49 f
  U469/Y (NBUFFX2_RVT)                     0.11       7.60 f
  U470/Y (NBUFFX2_RVT)                     0.10       7.70 f
  U609/Y (AO22X1_RVT)                      0.18       7.89 f
  G547 (out)                               0.01       7.90 f
  data arrival time                                   7.90

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.90
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: G4 (input port clocked by ideal_clock1)
  Endpoint: G552 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G4 (in)                                  0.00       2.00 f
  U314/Y (INVX0_RVT)                       1.32       3.32 r
  U372/Y (NOR2X0_RVT)                      3.00       6.32 f
  U402/Y (INVX1_RVT)                       0.10       6.42 r
  U434/Y (AND2X1_RVT)                      0.69       7.12 r
  U349/Y (OA22X1_RVT)                      0.07       7.19 r
  U396/Y (NAND2X0_RVT)                     0.04       7.23 f
  U395/Y (AO22X1_RVT)                      0.09       7.33 f
  U394/Y (NAND2X0_RVT)                     0.10       7.43 r
  U422/Y (NBUFFX2_RVT)                     0.12       7.54 r
  U566/Y (OAI222X1_RVT)                    0.33       7.88 f
  G552 (out)                               0.01       7.88 f
  data arrival time                                   7.88

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.88
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: G11 (input port clocked by ideal_clock1)
  Endpoint: G548 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  G11 (in)                                 0.00       2.00 r
  U411/Y (NBUFFX2_RVT)                     0.20       2.20 r
  U489/Y (AND2X1_RVT)                      4.37       6.57 r
  U445/Y (AND2X1_RVT)                      0.06       6.63 r
  U488/Y (NAND2X0_RVT)                     0.04       6.67 f
  U513/Y (AND2X1_RVT)                      0.07       6.74 f
  U487/Y (AND3X1_RVT)                      0.12       6.86 f
  U558/Y (NAND2X0_RVT)                     0.12       6.99 r
  U290/Y (OAI22X1_RVT)                     0.58       7.56 f
  G548 (out)                               0.01       7.57 f
  data arrival time                                   7.57

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.57
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: G4 (input port clocked by ideal_clock1)
  Endpoint: G539 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  G4 (in)                                  0.00       2.00 f
  U314/Y (INVX0_RVT)                       1.32       3.32 r
  U372/Y (NOR2X0_RVT)                      3.00       6.32 f
  U402/Y (INVX1_RVT)                       0.10       6.42 r
  U434/Y (AND2X1_RVT)                      0.69       7.12 r
  U349/Y (OA22X1_RVT)                      0.07       7.19 r
  U396/Y (NAND2X0_RVT)                     0.04       7.23 f
  U395/Y (AO22X1_RVT)                      0.09       7.33 f
  U340/Y (OR2X1_RVT)                       0.11       7.43 f
  U299/Y (OAI22X1_RVT)                     0.10       7.53 r
  G539 (out)                               0.01       7.54 r
  data arrival time                                   7.54

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.54
  -----------------------------------------------------------
  slack (MET)                                         0.41


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : s1238
Version: M-2016.12-SP1
Date   : Mon Mar  6 15:57:10 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_12/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  U503/Y (AND2X1_RVT)                      0.30       0.89 r
  U500/Y (NAND2X0_RVT)                     0.05       0.94 f
  U452/Y (AO21X1_RVT)                      0.20       1.14 f
  U451/Y (NAND2X0_RVT)                     0.05       1.19 r
  U487/Y (AND3X1_RVT)                      0.13       1.32 r
  U558/Y (NAND2X0_RVT)                     0.12       1.44 f
  U324/Y (INVX1_RVT)                       0.50       1.93 r
  U446/Y (NBUFFX2_RVT)                     0.11       2.05 r
  U574/Y (AO22X1_RVT)                      0.19       2.24 r
  U339/Y (NAND3X0_RVT)                     0.07       2.31 f
  U575/Y (AND2X1_RVT)                      0.13       2.44 f
  DFF_12/q_reg/RSTB (DFFSSRX1_RVT)         0.02       2.46 f
  data arrival time                                   2.46

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_12/q_reg/CLK (DFFSSRX1_RVT)          0.00      10.35 r
  library setup time                      -0.08      10.27
  data required time                                 10.27
  -----------------------------------------------------------
  data required time                                 10.27
  data arrival time                                  -2.46
  -----------------------------------------------------------
  slack (MET)                                         7.81


1
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : s1238
Version: M-2016.12-SP1
Date   : Mon Mar  6 15:57:10 2023
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_5/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_12/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s1238              8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_5/q_reg/CLK (DFFX1_RVT)              0.00       0.40 r
  DFF_5/q_reg/Q (DFFX1_RVT)                0.19       0.59 r
  DFF_12/q_reg/SETB (DFFSSRX1_RVT)         0.11       0.70 r
  data arrival time                                   0.70

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  clock uncertainty                        0.05       0.45
  DFF_12/q_reg/CLK (DFFSSRX1_RVT)          0.00       0.45 r
  library hold time                       -0.02       0.43
  data required time                                  0.43
  -----------------------------------------------------------
  data required time                                  0.43
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.27


1
