ncverilog: 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Sep 30, 2022 at 19:41:08 CST
ncverilog
	+access+r
	./tb_verilog/tb.sv
	Rsa256Core.sv
	RsaPrep.sv
	RsaMont.sv
Recompiling... reason: file './Rsa256Core.sv' is newer than expected.
	expected: Fri Sep 30 19:40:25 2022
	actual:   Fri Sep 30 19:41:04 2022
file: ./tb_verilog/tb.sv
			$fread(encrypted_data, fp_e);
			     |
ncvlog: *W,NOSYST (./tb_verilog/tb.sv,37|8): System function '$fread' invoked as a task. Return value will be ignored.
			$fread(golden, fp_d);
			     |
ncvlog: *W,NOSYST (./tb_verilog/tb.sv,38|8): System function '$fread' invoked as a task. Return value will be ignored.
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	.i_a(const_a),
	           |
ncelab: *W,CUVMPW (./Rsa256Core.sv,44|12): port sizes differ in port connection (257/256).
	.i_k(const_k),
	           |
ncelab: *W,CUVMPW (./Rsa256Core.sv,47|12): port sizes differ in port connection (9/8).
	.o_m(o_a_pow_w),
	   |
ncelab: *E,ICDPAV (./Rsa256Core.sv,59|4): Illegal combination of driver and procedural assignment to variable o_a_pow_w detected (procedural assignment found in always block at line 77 in file ./Rsa256Core.sv).
	.o_m(t_w),
	   |
ncelab: *E,ICDPAV (./Rsa256Core.sv,70|4): Illegal combination of driver and procedural assignment to variable t_w detected (procedural assignment found in always block at line 77 in file ./Rsa256Core.sv).
	.o_output_ready(prep_finished_w)
	              |
ncelab: *E,ICDPAV (./Rsa256Core.sv,49|15): Illegal combination of driver and procedural assignment to variable prep_finished_w detected (procedural assignment found in always block at line 77 in file ./Rsa256Core.sv).
	.o_output_ready(mont_finished_m_w)
	              |
ncelab: *E,ICDPAV (./Rsa256Core.sv,60|15): Illegal combination of driver and procedural assignment to variable mont_finished_m_w detected (procedural assignment found in always block at line 77 in file ./Rsa256Core.sv).
	.o_output_ready(mont_finished_t_w)
	              |
ncelab: *E,ICDPAV (./Rsa256Core.sv,71|15): Illegal combination of driver and procedural assignment to variable mont_finished_t_w detected (procedural assignment found in always block at line 77 in file ./Rsa256Core.sv).
    .state(state_w),
         |
ncelab: *E,ICDPAV (./RsaMont.sv,32|9): Illegal combination of driver and procedural assignment to variable state_w detected (procedural assignment found in always block at line 37 in file ./RsaMont.sv).
always_ff @(posedge i_clk or negedge i_rst) begin
        |
ncelab: *E,MULAXX (./RsaMont.sv,88|8): Multiple drivers to always_ff output variable counter_r detected.
always_ff @(posedge i_clk or negedge i_rst) begin
        |
ncelab: *E,MULAXX (./RsaMont.sv,88|8): Multiple drivers to always_ff output variable counter_r detected.
always_ff @(posedge i_clk or negedge i_rst) begin
        |
ncelab: *E,MULAXX (./RsaMont.sv,88|8): Multiple drivers to always_ff output variable counter_r detected.
always_ff @(posedge i_clk or negedge i_rst) begin
        |
ncelab: *E,MULAXX (./RsaMont.sv,88|8): Multiple drivers to always_ff output variable counter_r detected.
always_ff @(posedge i_clk or negedge i_rst) begin
        |
ncelab: *E,MULAXX (./RsaMont.sv,88|8): Multiple drivers to always_ff output variable counter_r detected.
always_ff @(posedge i_clk or negedge i_rst) begin
        |
ncelab: *E,MULAXX (./RsaMont.sv,88|8): Multiple drivers to always_ff output variable counter_r detected.
always_ff @(posedge i_clk or negedge i_rst) begin
        |
ncelab: *E,MULAXX (./RsaMont.sv,88|8): Multiple drivers to always_ff output variable counter_r detected.
always_ff @(posedge i_clk or negedge i_rst) begin
        |
ncelab: *E,MULAXX (./RsaMont.sv,88|8): Multiple drivers to always_ff output variable counter_r detected.
    .m_out(m_w)
         |
ncelab: *E,ICDPAV (./RsaMont.sv,33|9): Illegal combination of driver and procedural assignment to variable m_w detected (procedural assignment found in always block at line 37 in file ./RsaMont.sv).
    .state(state_w),
         |
ncelab: *E,ICDPAV (./RsaMont.sv,32|9): Illegal combination of driver and procedural assignment to variable state_w detected (procedural assignment found in always block at line 37 in file ./RsaMont.sv).
always_ff @(posedge i_clk or negedge i_rst) begin
        |
ncelab: *E,MULAXX (./RsaMont.sv,88|8): Multiple drivers to always_ff output variable counter_r detected.
always_ff @(posedge i_clk or negedge i_rst) begin
        |
ncelab: *E,MULAXX (./RsaMont.sv,88|8): Multiple drivers to always_ff output variable counter_r detected.
always_ff @(posedge i_clk or negedge i_rst) begin
        |
ncelab: *E,MULAXX (./RsaMont.sv,88|8): Multiple drivers to always_ff output variable counter_r detected.
always_ff @(posedge i_clk or negedge i_rst) begin
        |
ncelab: *E,MULAXX (./RsaMont.sv,88|8): Multiple drivers to always_ff output variable counter_r detected.
always_ff @(posedge i_clk or negedge i_rst) begin
        |
ncelab: *E,MULAXX (./RsaMont.sv,88|8): Multiple drivers to always_ff output variable counter_r detected.
always_ff @(posedge i_clk or negedge i_rst) begin
        |
ncelab: *E,MULAXX (./RsaMont.sv,88|8): Multiple drivers to always_ff output variable counter_r detected.
always_ff @(posedge i_clk or negedge i_rst) begin
        |
ncelab: *E,MULAXX (./RsaMont.sv,88|8): Multiple drivers to always_ff output variable counter_r detected.
always_ff @(posedge i_clk or negedge i_rst) begin
        |
ncelab: *E,MULAXX (./RsaMont.sv,88|8): Multiple drivers to always_ff output variable counter_r detected.
    .m_out(m_w)
         |
ncelab: *E,ICDPAV (./RsaMont.sv,33|9): Illegal combination of driver and procedural assignment to variable m_w detected (procedural assignment found in always block at line 37 in file ./RsaMont.sv).
ncverilog: *E,ELBERR: Error during elaboration (status 1), exiting.
TOOL:	ncverilog	15.20-s084: Exiting on Sep 30, 2022 at 19:41:08 CST  (total: 00:00:00)
