INFO-FLOW: Workspace F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol opened at Mon Jun 17 21:37:01 +0100 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xck26-sfvc784-2lv-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2lv-c 
Execute       create_platform xck26-sfvc784-2lv-c -board  
DBG:HLSDevice: Trying to load device library: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 1.51 sec.
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.632 sec.
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_config.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_config.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_config.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_zoneplate.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_zoneplate.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_video.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_video.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_opencv.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_opencv.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_fast.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_haar.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_harris.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_histogram.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_hough.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgbase.h' to the project
Command     add_files done; 0.473 sec.
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgproc.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_io.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_stereobm.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_types.h' to the project
Execute     add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-1510] Running: add_files -cflags  -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_undistort.h' to the project
Execute     create_clock -period 6.734 -name ap_clk 
INFO: [HLS 200-1510] Running: create_clock -period 6.734 -name ap_clk 
Execute       ap_set_clock -name ap_clk -period 6.734 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 6.734ns.
Execute     config_schedule -verbose 
INFO: [HLS 200-1510] Running: config_schedule -verbose 
WARNING: [HLS 200-484] The 'config_schedule -verbose' command is deprecated and will be removed in a future release.
Execute     config_rtl -module_prefix design_1_v_tpg_0_0_ 
INFO: [HLS 200-1510] Running: config_rtl -module_prefix design_1_v_tpg_0_0_ 
Execute     config_export -vendor xilinx.com -library ip -version 8.2 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 8.2 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 227.371 MB.
Execute         set_directive_top v_tpg -name=v_tpg 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file '../../project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp as C++
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp -foptimization-record-file=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json -E -If:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -If:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=6.734 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/autopilot -I F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp {-hls-platform-db-name=F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp.clang.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 2.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp {-hls-platform-db-name=F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/clang.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/clang.err.log
WARNING: [HLS 207-5543] extra token before variable expression is ignored (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:428:33)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/.systemc_flag -fix-errors F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.378 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp std=gnu++14 -target fpga  -directive=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/all.directive.json -fix-errors F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.871 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang-tidy.loop-label.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 9.505 sec.
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp -If:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -If:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=6.734 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/autopilot -I F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.bc {-hls-platform-db-name=F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'ovrlayId' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:313:21)
WARNING: [HLS 207-5292] unused parameter 'maskId' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:313:35)
WARNING: [HLS 207-5292] unused parameter 'crossHairX' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:313:82)
WARNING: [HLS 207-5292] unused parameter 'crossHairY' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:314:8)
WARNING: [HLS 207-5292] unused parameter 'boxSize' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:315:33)
WARNING: [HLS 207-5292] unused parameter 'boxColorR' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:315:47)
WARNING: [HLS 207-5292] unused parameter 'boxColorG' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:315:63)
WARNING: [HLS 207-5292] unused parameter 'boxColorB' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:315:79)
WARNING: [HLS 207-5292] unused parameter 'ZplateHorContStart' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:545:23)
WARNING: [HLS 207-5292] unused parameter 'ZplateHorContDelta' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:545:48)
WARNING: [HLS 207-5292] unused parameter 'ZplateVerContStart' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:545:73)
WARNING: [HLS 207-5292] unused parameter 'ZplateVerContDelta' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:546:8)
WARNING: [HLS 207-5292] unused parameter 'dpDynamicRange' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:546:32)
WARNING: [HLS 207-5292] unused parameter 'dpYUVCoef' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:546:52)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 30.142 seconds; current allocated memory: 248.043 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -args  "F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.g.bc"  
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.g.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -args F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -args F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.623 sec.
Execute         run_link_or_opt -opt -out F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -args F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=v_tpg -reflow-float-conversion 
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=v_tpg -reflow-float-conversion -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.796 sec.
Execute         run_link_or_opt -out F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -args F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -args F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=v_tpg 
INFO-FLOW: run_clang exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=v_tpg -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc > F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=v_tpg -mllvm -hls-db-dir -mllvm F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -hls-top-function-prefix=design_1_v_tpg_0_0_ -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=6.734 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.818 -x ir F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c 2> F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,509 Compile/Link F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,509 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,224 Unroll/Inline (step 1) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,224 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,673 Unroll/Inline (step 2) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,673 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,667 Unroll/Inline (step 3) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,667 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,562 Unroll/Inline (step 4) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,562 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,491 Array/Struct (step 1) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,491 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,416 Array/Struct (step 2) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,416 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,420 Array/Struct (step 3) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,420 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,496 Array/Struct (step 4) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,496 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,563 Array/Struct (step 5) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,563 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,570 Performance (step 1) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,570 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,443 Performance (step 2) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,443 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,124 Performance (step 3) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,124 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,124 Performance (step 4) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,124 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,116 HW Transforms (step 1) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,116 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,133 HW Transforms (step 2) F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,133 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<30, ap_uint<10> >(ap_uint<30>, int, int, ap_uint<10>&)' into 'void hls::AXIGetBitFields<30, ap_uint<10> >(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<10>&)' (f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h:85:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:826:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<30, ap_uint<10> >(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<10>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:879:7)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<30, ap_uint<10> >(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<10>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:878:7)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<30, ap_uint<10> >(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<10>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:877:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternSolidBlack(unsigned short, unsigned char)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1195:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1237:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1371:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1399:13)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1439:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1553:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPRBS(unsigned short, unsigned char)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1825:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:553:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:923:18)
INFO: [HLS 214-377] Adding 'ref.tmp40' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703:14)
INFO: [HLS 214-377] Adding 'ref.tmp38' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697:14)
INFO: [HLS 214-377] Adding 'ref.tmp32' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673:14)
INFO: [HLS 214-377] Adding 'ref.tmp30' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665:14)
INFO: [HLS 214-377] Adding 'ref.tmp26' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649:14)
INFO: [HLS 214-377] Adding 'ref.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:587:14)
INFO: [HLS 214-377] Adding 'ref.tmp12' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:595:14)
INFO: [HLS 214-377] Adding 'ref.tmp14' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:603:14)
INFO: [HLS 214-377] Adding 'ref.tmp16' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:611:14)
INFO: [HLS 214-377] Adding 'ref.tmp18' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:619:14)
INFO: [HLS 214-377] Adding 'ref.tmp20' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:627:14)
INFO: [HLS 214-377] Adding 'ref.tmp22' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:635:14)
INFO: [HLS 214-377] Adding 'ref.tmp24' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:643:14)
INFO: [HLS 214-377] Adding 'ref.tmp28' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:659:14)
INFO: [HLS 214-377] Adding 'ref.tmp34' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:683:14)
INFO: [HLS 214-377] Adding 'ref.tmp36' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691:14)
INFO: [HLS 214-377] Adding 'ref.tmp42' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:709:14)
INFO: [HLS 214-377] Adding 'ref.tmp44' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:716:14)
INFO: [HLS 214-377] Adding 'ref.tmp46' into disaggregation list because there's array-partition pragma applied on the struct field (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723:14)
INFO: [HLS 214-377] Adding 'pix' into disaggregation list because there's array-partition pragma applied on the struct field (f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'outpix' into disaggregation list because there's array-partition pragma applied on the struct field (f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-210] Disaggregating variable 'pix' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:826:18)
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp46'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp44'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp42'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp40'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp38'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp36'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp34'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp32'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp30'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp28'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp26'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp24'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp22'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp20'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp18'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp16'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp14'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp12'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp'
INFO: [HLS 214-210] Disaggregating variable 'pix' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:553:18)
INFO: [HLS 214-210] Disaggregating variable 'outpix' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:923:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1011_3' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1011:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1013_4' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1013:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_734_3' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:734:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1833_1' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1833:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1578_1' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1578:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1465_1' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1465:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1396_1' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1396:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1243_1' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1243:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1196_1' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1196:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_869_1' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:869:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_871_2' is marked as complete unroll implied by the pipeline pragma (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:871:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1011_3' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1011:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:921:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1013_4' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1013:24) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:921:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_734_3' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:734:23) in function 'tpgBackground' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1833_1' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1833:21) in function 'tpgPRBS' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1824:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1578_1' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1578:21) in function 'tpgPatternCheckerBoard' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1552:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1465_1' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1465:21) in function 'tpgPatternCrossHatch' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1438:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1396_1' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1396:21) in function 'tpgPatternTartanColorBars' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1370:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1243_1' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1243:21) in function 'tpgPatternColorBars' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1196_1' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1196:21) in function 'tpgPatternSolidBlack' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1194:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_869_1' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:869:23) in function 'AXIvideo2MultiPixStream' completely with a factor of 1 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:823:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_871_2' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:871:24) in function 'AXIvideo2MultiPixStream' completely with a factor of 3 (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:823:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPRBS(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-248] Applying array_partition to 'outpix': Complete partitioning on dimension 1. (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552:18)
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp12': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp14': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp16': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp18': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp20': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp22': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp24': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp28': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp32': Complete partitioning on dimension 1. (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1439:18)
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp34': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp36': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp42': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp44': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp46': Complete partitioning on dimension 1.
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ovrlayYUV' with compact=bit mode in 30-bits (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:325:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcYUV' with compact=bit mode in 30-bits (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:322:22)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723:14)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:716:14)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:709:14)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691:14)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:683:14)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:659:14)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:643:14)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:635:14)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:627:14)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:619:14)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:611:14)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:603:14)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:595:14)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:587:14)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.923 seconds; current allocated memory: 249.625 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 249.691 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top v_tpg -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.0.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 256.137 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.2.prechk.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 259.883 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.g.1.bc to F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1920 for loop 'VITIS_LOOP_981_2' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1920) < AVE (= 32767)) for loop 'VITIS_LOOP_981_2' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1080 for loop 'VITIS_LOOP_979_1' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1080) < AVE (= 32767)) for loop 'VITIS_LOOP_979_1' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1920 for loop 'loop_width' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825:31) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1920) < AVE (= 32767)) for loop 'loop_width' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825:31) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1080 for loop 'loop_height' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825:31) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1080) < AVE (= 32767)) for loop 'loop_height' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825:31) in function 'AXIvideo2MultiPixStream'.
INFO: [XFORM 203-102] Partitioning array 'xCount.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount' automatically.
INFO: [XFORM 203-102] Partitioning array 'xBar' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpgHlsDataFlow' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:342:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'AXIvideo2MultiPixStream'
	 'tpgBackground'
	 'MultiPixStream2AXIvideo'.
Command           transform done; 1.895 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.1.tmp.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1260:27) to (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1268:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1415:28) to (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1429:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1596:36) to (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1610:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1008:12) to (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1038:8) in function 'MultiPixStream2AXIvideo'... converting 13 basic blocks.
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.058 seconds; current allocated memory: 286.613 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.2.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.311 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.3.bc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1449] Process tpgBackground has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 0.124 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 388.910 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.704 sec.
Command       elaborate done; 48.786 sec.
Execute       ap_eval exec zip -j F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
Execute         ap_set_top_model v_tpg 
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
Execute         get_model_list v_tpg -filter all-wo-channel -topdown 
Execute         preproc_iomode -model v_tpg 
Execute         preproc_iomode -model v_tpgHlsDataFlow 
Execute         preproc_iomode -model MultiPixStream2AXIvideo 
Execute         preproc_iomode -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
Execute         preproc_iomode -model tpgBackground 
Execute         preproc_iomode -model tpgBackground_Pipeline_VITIS_LOOP_565_2 
Execute         preproc_iomode -model reg<ap_uint<10> > 
Execute         preproc_iomode -model AXIvideo2MultiPixStream 
Execute         preproc_iomode -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         preproc_iomode -model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         preproc_iomode -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         preproc_iomode -model entry_proc 
Execute         preproc_iomode -model reg<unsigned short> 
Execute         get_model_list v_tpg -filter all-wo-channel 
INFO-FLOW: Model list for configure: {reg<unsigned short>} entry_proc AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream {reg<ap_uint<10> >} tpgBackground_Pipeline_VITIS_LOOP_565_2 tpgBackground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO-FLOW: Configuring Module : reg<unsigned short> ...
Execute         set_default_model reg<unsigned short> 
Execute         apply_spec_resource_limit reg<unsigned short> 
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream_Pipeline_loop_width ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO-FLOW: Configuring Module : AXIvideo2MultiPixStream ...
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         apply_spec_resource_limit AXIvideo2MultiPixStream 
INFO-FLOW: Configuring Module : reg<ap_uint<10> > ...
Execute         set_default_model reg<ap_uint<10> > 
Execute         apply_spec_resource_limit reg<ap_uint<10> > 
INFO-FLOW: Configuring Module : tpgBackground_Pipeline_VITIS_LOOP_565_2 ...
Execute         set_default_model tpgBackground_Pipeline_VITIS_LOOP_565_2 
Execute         apply_spec_resource_limit tpgBackground_Pipeline_VITIS_LOOP_565_2 
INFO-FLOW: Configuring Module : tpgBackground ...
Execute         set_default_model tpgBackground 
Execute         apply_spec_resource_limit tpgBackground 
INFO-FLOW: Configuring Module : MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 ...
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
Execute         apply_spec_resource_limit MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
INFO-FLOW: Configuring Module : MultiPixStream2AXIvideo ...
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         apply_spec_resource_limit MultiPixStream2AXIvideo 
INFO-FLOW: Configuring Module : v_tpgHlsDataFlow ...
Execute         set_default_model v_tpgHlsDataFlow 
Execute         apply_spec_resource_limit v_tpgHlsDataFlow 
INFO-FLOW: Configuring Module : v_tpg ...
Execute         set_default_model v_tpg 
Execute         apply_spec_resource_limit v_tpg 
INFO-FLOW: Model list for preprocess: {reg<unsigned short>} entry_proc AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream {reg<ap_uint<10> >} tpgBackground_Pipeline_VITIS_LOOP_565_2 tpgBackground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO-FLOW: Preprocessing Module: reg<unsigned short> ...
Execute         set_default_model reg<unsigned short> 
Execute         cdfg_preprocess -model reg<unsigned short> 
Execute         rtl_gen_preprocess reg<unsigned short> 
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream_Pipeline_loop_width ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol ...
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO-FLOW: Preprocessing Module: AXIvideo2MultiPixStream ...
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         cdfg_preprocess -model AXIvideo2MultiPixStream 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream 
INFO-FLOW: Preprocessing Module: reg<ap_uint<10> > ...
Execute         set_default_model reg<ap_uint<10> > 
Execute         cdfg_preprocess -model reg<ap_uint<10> > 
Execute         rtl_gen_preprocess reg<ap_uint<10> > 
INFO-FLOW: Preprocessing Module: tpgBackground_Pipeline_VITIS_LOOP_565_2 ...
Execute         set_default_model tpgBackground_Pipeline_VITIS_LOOP_565_2 
Execute         cdfg_preprocess -model tpgBackground_Pipeline_VITIS_LOOP_565_2 
Execute         rtl_gen_preprocess tpgBackground_Pipeline_VITIS_LOOP_565_2 
INFO-FLOW: Preprocessing Module: tpgBackground ...
Execute         set_default_model tpgBackground 
Execute         cdfg_preprocess -model tpgBackground 
Execute         rtl_gen_preprocess tpgBackground 
INFO-FLOW: Preprocessing Module: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 ...
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
Execute         cdfg_preprocess -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
INFO-FLOW: Preprocessing Module: MultiPixStream2AXIvideo ...
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         cdfg_preprocess -model MultiPixStream2AXIvideo 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo 
INFO-FLOW: Preprocessing Module: v_tpgHlsDataFlow ...
Execute         set_default_model v_tpgHlsDataFlow 
Execute         cdfg_preprocess -model v_tpgHlsDataFlow 
Execute         rtl_gen_preprocess v_tpgHlsDataFlow 
INFO-FLOW: Preprocessing Module: v_tpg ...
Execute         set_default_model v_tpg 
Execute         cdfg_preprocess -model v_tpg 
Execute         rtl_gen_preprocess v_tpg 
INFO-FLOW: Model list for synthesis: {reg<unsigned short>} entry_proc AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream {reg<ap_uint<10> >} tpgBackground_Pipeline_VITIS_LOOP_565_2 tpgBackground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reg<unsigned short> 
Execute         schedule -model reg<unsigned short> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.261 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 392.785 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.sched.adb -f 
INFO-FLOW: Finish scheduling reg<unsigned short>.
Execute         set_default_model reg<unsigned short> 
Execute         bind -model reg<unsigned short> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 393.887 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.bind.adb -f 
INFO-FLOW: Finish binding reg<unsigned short>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.251 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 394.008 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 394.043 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         schedule -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.281 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 394.711 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         bind -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 394.879 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         schedule -model AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.336 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 395.480 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream_Pipeline_loop_width.
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         bind -model AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 395.500 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream_Pipeline_loop_width.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         schedule -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 395.738 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.
Execute         set_default_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         bind -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 395.750 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         schedule -model AXIvideo2MultiPixStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.306 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 396.672 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2MultiPixStream.
Execute         set_default_model AXIvideo2MultiPixStream 
Execute         bind -model AXIvideo2MultiPixStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 396.891 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2MultiPixStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reg<ap_uint<10> > 
Execute         schedule -model reg<ap_uint<10> > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<ap_uint<10> >'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.316 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 397.055 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.sched.adb -f 
INFO-FLOW: Finish scheduling reg<ap_uint<10> >.
Execute         set_default_model reg<ap_uint<10> > 
Execute         bind -model reg<ap_uint<10> > 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 397.055 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.bind.adb -f 
INFO-FLOW: Finish binding reg<ap_uint<10> >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground_Pipeline_VITIS_LOOP_565_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tpgBackground_Pipeline_VITIS_LOOP_565_2 
Execute         schedule -model tpgBackground_Pipeline_VITIS_LOOP_565_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_565_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_565_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.067 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 403.289 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.sched.adb -f 
INFO-FLOW: Finish scheduling tpgBackground_Pipeline_VITIS_LOOP_565_2.
Execute         set_default_model tpgBackground_Pipeline_VITIS_LOOP_565_2 
Execute         bind -model tpgBackground_Pipeline_VITIS_LOOP_565_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 404.098 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.bind.adb -f 
INFO-FLOW: Finish binding tpgBackground_Pipeline_VITIS_LOOP_565_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model tpgBackground 
Execute         schedule -model tpgBackground 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.383 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.525 seconds; current allocated memory: 404.328 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.sched.adb -f 
INFO-FLOW: Finish scheduling tpgBackground.
Execute         set_default_model tpgBackground 
Execute         bind -model tpgBackground 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 404.477 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.bind.adb -f 
INFO-FLOW: Finish binding tpgBackground.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
Execute         schedule -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_981_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_981_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.368 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 404.672 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.
Execute         set_default_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
Execute         bind -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 404.723 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         schedule -model MultiPixStream2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.625 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.681 seconds; current allocated memory: 405.098 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling MultiPixStream2AXIvideo.
Execute         set_default_model MultiPixStream2AXIvideo 
Execute         bind -model MultiPixStream2AXIvideo 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 405.207 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding MultiPixStream2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_tpgHlsDataFlow 
Execute         schedule -model v_tpgHlsDataFlow 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_MultiPixStream2AXIvideo_U0 (from entry_proc_U0 to MultiPixStream2AXIvideo_U0) to 3 to improve performance and/or avoid deadlocks.
Command         schedule done; 0.39 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 405.293 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.sched.adb -f 
INFO-FLOW: Finish scheduling v_tpgHlsDataFlow.
Execute         set_default_model v_tpgHlsDataFlow 
Execute         bind -model v_tpgHlsDataFlow 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 405.562 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.bind.adb -f 
INFO-FLOW: Finish binding v_tpgHlsDataFlow.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model v_tpg 
Execute         schedule -model v_tpg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Port Stage constriants ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 406.148 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.sched.adb -f 
INFO-FLOW: Finish scheduling v_tpg.
Execute         set_default_model v_tpg 
Execute         bind -model v_tpg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 406.473 MB.
Execute         syn_report -verbosereport -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.bind.adb -f 
INFO-FLOW: Finish binding v_tpg.
Execute         get_model_list v_tpg -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess reg<unsigned short> 
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         rtl_gen_preprocess AXIvideo2MultiPixStream 
Execute         rtl_gen_preprocess reg<ap_uint<10> > 
Execute         rtl_gen_preprocess tpgBackground_Pipeline_VITIS_LOOP_565_2 
Execute         rtl_gen_preprocess tpgBackground 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
Execute         rtl_gen_preprocess MultiPixStream2AXIvideo 
Execute         rtl_gen_preprocess v_tpgHlsDataFlow 
Execute         rtl_gen_preprocess v_tpg 
INFO-FLOW: Model list for RTL generation: {reg<unsigned short>} entry_proc AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream {reg<ap_uint<10> >} tpgBackground_Pipeline_VITIS_LOOP_565_2 tpgBackground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model reg<unsigned short> -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reg_unsigned_short_s' pipeline 'reg<unsigned short>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 407.906 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl reg<unsigned short> -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_reg_unsigned_short_s 
Execute         gen_rtl reg<unsigned short> -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s 
Execute         syn_report -csynth -model reg<unsigned short> -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/reg_unsigned_short_s_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model reg<unsigned short> -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/reg_unsigned_short_s_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model reg<unsigned short> -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model reg<unsigned short> -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.adb 
Execute         db_write -model reg<unsigned short> -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reg<unsigned short> -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 409.176 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_entry_proc 
Execute         syn_report -csynth -model entry_proc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/entry_proc_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model entry_proc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/entry_proc_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model entry_proc -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model entry_proc -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 409.609 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.adb 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream_Pipeline_loop_width -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 410.605 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_width -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_width -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream_Pipeline_loop_width -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_width_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream_Pipeline_loop_width -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_width_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream_Pipeline_loop_width -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_width -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.adb 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_width -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream_Pipeline_loop_width -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 411.910 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         gen_rtl AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.adb 
Execute         db_write -model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model AXIvideo2MultiPixStream -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 413.160 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl AXIvideo2MultiPixStream -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream 
Execute         gen_rtl AXIvideo2MultiPixStream -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream 
Execute         syn_report -csynth -model AXIvideo2MultiPixStream -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model AXIvideo2MultiPixStream -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/AXIvideo2MultiPixStream_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model AXIvideo2MultiPixStream -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model AXIvideo2MultiPixStream -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.adb 
Execute         db_write -model AXIvideo2MultiPixStream -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info AXIvideo2MultiPixStream -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model reg<ap_uint<10> > -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reg_ap_uint_10_s' pipeline 'reg<ap_uint<10> >' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 414.242 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl reg<ap_uint<10> > -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_reg_ap_uint_10_s 
Execute         gen_rtl reg<ap_uint<10> > -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s 
Execute         syn_report -csynth -model reg<ap_uint<10> > -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/reg_ap_uint_10_s_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model reg<ap_uint<10> > -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/reg_ap_uint_10_s_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model reg<ap_uint<10> > -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model reg<ap_uint<10> > -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.adb 
Execute         db_write -model reg<ap_uint<10> > -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info reg<ap_uint<10> > -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground_Pipeline_VITIS_LOOP_565_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model tpgBackground_Pipeline_VITIS_LOOP_565_2 -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'xBar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rSerie' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgBackground_Pipeline_VITIS_LOOP_565_2' pipeline 'VITIS_LOOP_565_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_10_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground_Pipeline_VITIS_LOOP_565_2'.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R' using auto ROMs.
Command         create_rtl_model done; 0.416 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 419.422 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl tpgBackground_Pipeline_VITIS_LOOP_565_2 -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 
Execute         gen_rtl tpgBackground_Pipeline_VITIS_LOOP_565_2 -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 
Execute         syn_report -csynth -model tpgBackground_Pipeline_VITIS_LOOP_565_2 -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/tpgBackground_Pipeline_VITIS_LOOP_565_2_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model tpgBackground_Pipeline_VITIS_LOOP_565_2 -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/tpgBackground_Pipeline_VITIS_LOOP_565_2_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model tpgBackground_Pipeline_VITIS_LOOP_565_2 -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model tpgBackground_Pipeline_VITIS_LOOP_565_2 -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.adb 
Execute         db_write -model tpgBackground_Pipeline_VITIS_LOOP_565_2 -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info tpgBackground_Pipeline_VITIS_LOOP_565_2 -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model tpgBackground -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'hBarSel_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
Command         create_rtl_model done; 0.106 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.706 seconds; current allocated memory: 429.027 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl tpgBackground -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_tpgBackground 
Execute         gen_rtl tpgBackground -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_tpgBackground 
Execute         syn_report -csynth -model tpgBackground -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/tpgBackground_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model tpgBackground -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/tpgBackground_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model tpgBackground -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model tpgBackground -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.adb 
Execute         db_write -model tpgBackground -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info tpgBackground -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'sparsemux_7_2_10_1_1' is changed to 'sparsemux_7_2_10_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_10_1_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 430.840 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
Execute         gen_rtl MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
Execute         syn_report -csynth -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.adb 
Execute         db_write -model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MultiPixStream2AXIvideo -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'fidStored' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 432.660 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl MultiPixStream2AXIvideo -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_MultiPixStream2AXIvideo 
Execute         gen_rtl MultiPixStream2AXIvideo -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo 
Execute         syn_report -csynth -model MultiPixStream2AXIvideo -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model MultiPixStream2AXIvideo -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/MultiPixStream2AXIvideo_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model MultiPixStream2AXIvideo -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model MultiPixStream2AXIvideo -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.adb 
Execute         db_write -model MultiPixStream2AXIvideo -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MultiPixStream2AXIvideo -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_tpgHlsDataFlow -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpgHlsDataFlow'.
INFO: [RTMG 210-285] Implementing FIFO 'field_id_val8_c_U(design_1_v_tpg_0_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fid_in_val9_c_U(design_1_v_tpg_0_0_fifo_w1_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'passthruStartX_val10_c_U(design_1_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'passthruStartY_val11_c_U(design_1_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'passthruEndX_val12_c_U(design_1_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'passthruEndY_val13_c_U(design_1_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndId_val16_c_U(design_1_v_tpg_0_0_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'motionSpeed_val17_c_U(design_1_v_tpg_0_0_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_U(design_1_v_tpg_0_0_fifo_w30_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_val4_c3_U(design_1_v_tpg_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_val7_c4_U(design_1_v_tpg_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'enableInput_val15_c_U(design_1_v_tpg_0_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'colorFormat_val20_c5_U(design_1_v_tpg_0_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_U(design_1_v_tpg_0_0_fifo_w30_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_val4_c_U(design_1_v_tpg_0_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_val7_c_U(design_1_v_tpg_0_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'colorFormat_val20_c_U(design_1_v_tpg_0_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvideo_U0_U(design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0)' using Shift Registers.
Command         create_rtl_model done; 0.306 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 435.105 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_tpgHlsDataFlow -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_v_tpgHlsDataFlow 
Execute         gen_rtl v_tpgHlsDataFlow -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_v_tpgHlsDataFlow 
Execute         syn_report -csynth -model v_tpgHlsDataFlow -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/v_tpgHlsDataFlow_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model v_tpgHlsDataFlow -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/v_tpgHlsDataFlow_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model v_tpgHlsDataFlow -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model v_tpgHlsDataFlow -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.adb 
Execute         db_write -model v_tpgHlsDataFlow -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_tpgHlsDataFlow -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model v_tpg -top_prefix design_1_v_tpg_0_0_ -sub_prefix design_1_v_tpg_0_0_ -mg_file F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/field_id' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruStartX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruStartY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruEndX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruEndY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/enableInput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bck_motion_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'fid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 's' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'enableInput', 'passthruStartX', 'passthruStartY', 'passthruEndX', 'passthruEndY', 'dpDynamicRange', 'dpYUVCoef', 'field_id', 'bck_motion_en' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
Command         create_rtl_model done; 1.316 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.453 seconds; current allocated memory: 437.113 MB.
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         gen_rtl v_tpg -istop -style xilinx -f -lang vhdl -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/vhdl/design_1_v_tpg_0_0_v_tpg 
Execute         gen_rtl v_tpg -istop -style xilinx -f -lang vlog -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/verilog/design_1_v_tpg_0_0_v_tpg 
Execute         syn_report -csynth -model v_tpg -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/v_tpg_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model v_tpg -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/v_tpg_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model v_tpg -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model v_tpg -f -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.adb 
Execute         db_write -model v_tpg -bindview -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info v_tpg -p F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg 
Execute         export_constraint_db -f -tool general -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.constraint.tcl 
Execute         syn_report -designview -model v_tpg -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.design.xml 
Execute         syn_report -csynthDesign -model v_tpg -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth.rpt -MHOut F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -wcfg -model v_tpg -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model v_tpg -o F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.protoinst 
Execute         sc_get_clocks v_tpg 
Execute         sc_get_portdomain v_tpg 
INFO-FLOW: Model list for RTL component generation: {reg<unsigned short>} entry_proc AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream {reg<ap_uint<10> >} tpgBackground_Pipeline_VITIS_LOOP_565_2 tpgBackground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO-FLOW: Handling components in module [reg_unsigned_short_s] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.compgen.tcl 
INFO-FLOW: Found component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_Pipeline_loop_width] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.compgen.tcl 
INFO-FLOW: Found component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.compgen.tcl 
INFO-FLOW: Found component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AXIvideo2MultiPixStream] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.compgen.tcl 
INFO-FLOW: Handling components in module [reg_ap_uint_10_s] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.compgen.tcl 
INFO-FLOW: Handling components in module [tpgBackground_Pipeline_VITIS_LOOP_565_2] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.compgen.tcl 
INFO-FLOW: Found component design_1_v_tpg_0_0_sparsemux_7_2_10_1_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_sparsemux_7_2_10_1_1
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R.
INFO-FLOW: Append model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R
INFO-FLOW: Found component design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tpgBackground] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.compgen.tcl 
INFO-FLOW: Handling components in module [MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.compgen.tcl 
INFO-FLOW: Found component design_1_v_tpg_0_0_sparsemux_7_2_11_1_1.
INFO-FLOW: Append model design_1_v_tpg_0_0_sparsemux_7_2_11_1_1
INFO-FLOW: Found component design_1_v_tpg_0_0_sparsemux_7_2_10_1_1_x.
INFO-FLOW: Append model design_1_v_tpg_0_0_sparsemux_7_2_10_1_1_x
INFO-FLOW: Handling components in module [MultiPixStream2AXIvideo] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [v_tpgHlsDataFlow] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.compgen.tcl 
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w16_d4_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w16_d4_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w1_d4_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w1_d4_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w16_d3_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w16_d3_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w16_d3_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w16_d3_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w16_d3_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w16_d3_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w16_d3_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w16_d3_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w8_d3_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w8_d3_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w8_d3_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w8_d3_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w30_d16_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w30_d16_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w16_d2_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w16_d2_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w16_d2_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w8_d2_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w8_d2_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w8_d2_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w8_d2_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w30_d16_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w30_d16_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w11_d2_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w11_d2_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w11_d2_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w11_d2_S
INFO-FLOW: Found component design_1_v_tpg_0_0_fifo_w8_d2_S.
INFO-FLOW: Append model design_1_v_tpg_0_0_fifo_w8_d2_S
INFO-FLOW: Found component design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.
INFO-FLOW: Append model design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
INFO-FLOW: Handling components in module [v_tpg] ... 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.tcl 
INFO-FLOW: Found component design_1_v_tpg_0_0_CTRL_s_axi.
INFO-FLOW: Append model design_1_v_tpg_0_0_CTRL_s_axi
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Found component design_1_v_tpg_0_0_regslice_both.
INFO-FLOW: Append model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: Append model reg_unsigned_short_s
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO-FLOW: Append model AXIvideo2MultiPixStream_Pipeline_loop_width
INFO-FLOW: Append model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO-FLOW: Append model AXIvideo2MultiPixStream
INFO-FLOW: Append model reg_ap_uint_10_s
INFO-FLOW: Append model tpgBackground_Pipeline_VITIS_LOOP_565_2
INFO-FLOW: Append model tpgBackground
INFO-FLOW: Append model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2
INFO-FLOW: Append model MultiPixStream2AXIvideo
INFO-FLOW: Append model v_tpgHlsDataFlow
INFO-FLOW: Append model v_tpg
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init design_1_v_tpg_0_0_sparsemux_7_2_10_1_1 design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init design_1_v_tpg_0_0_sparsemux_7_2_11_1_1 design_1_v_tpg_0_0_sparsemux_7_2_10_1_1_x design_1_v_tpg_0_0_fifo_w16_d4_S design_1_v_tpg_0_0_fifo_w1_d4_S design_1_v_tpg_0_0_fifo_w16_d3_S design_1_v_tpg_0_0_fifo_w16_d3_S design_1_v_tpg_0_0_fifo_w16_d3_S design_1_v_tpg_0_0_fifo_w16_d3_S design_1_v_tpg_0_0_fifo_w8_d3_S design_1_v_tpg_0_0_fifo_w8_d3_S design_1_v_tpg_0_0_fifo_w30_d16_S design_1_v_tpg_0_0_fifo_w16_d2_S design_1_v_tpg_0_0_fifo_w16_d2_S design_1_v_tpg_0_0_fifo_w8_d2_S design_1_v_tpg_0_0_fifo_w8_d2_S design_1_v_tpg_0_0_fifo_w30_d16_S design_1_v_tpg_0_0_fifo_w11_d2_S design_1_v_tpg_0_0_fifo_w11_d2_S design_1_v_tpg_0_0_fifo_w8_d2_S design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0 design_1_v_tpg_0_0_CTRL_s_axi design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both design_1_v_tpg_0_0_regslice_both reg_unsigned_short_s entry_proc AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start AXIvideo2MultiPixStream_Pipeline_loop_width AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol AXIvideo2MultiPixStream reg_ap_uint_10_s tpgBackground_Pipeline_VITIS_LOOP_565_2 tpgBackground MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 MultiPixStream2AXIvideo v_tpgHlsDataFlow v_tpg
INFO-FLOW: Generating F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model design_1_v_tpg_0_0_sparsemux_7_2_10_1_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R
INFO-FLOW: To file: write model design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model design_1_v_tpg_0_0_sparsemux_7_2_11_1_1
INFO-FLOW: To file: write model design_1_v_tpg_0_0_sparsemux_7_2_10_1_1_x
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w16_d4_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w1_d4_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w16_d3_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w16_d3_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w16_d3_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w16_d3_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w8_d3_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w8_d3_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w30_d16_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w16_d2_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w8_d2_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w8_d2_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w30_d16_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w11_d2_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w11_d2_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_fifo_w8_d2_S
INFO-FLOW: To file: write model design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
INFO-FLOW: To file: write model design_1_v_tpg_0_0_CTRL_s_axi
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model design_1_v_tpg_0_0_regslice_both
INFO-FLOW: To file: write model reg_unsigned_short_s
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_Pipeline_loop_width
INFO-FLOW: To file: write model AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO-FLOW: To file: write model AXIvideo2MultiPixStream
INFO-FLOW: To file: write model reg_ap_uint_10_s
INFO-FLOW: To file: write model tpgBackground_Pipeline_VITIS_LOOP_565_2
INFO-FLOW: To file: write model tpgBackground
INFO-FLOW: To file: write model MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2
INFO-FLOW: To file: write model MultiPixStream2AXIvideo
INFO-FLOW: To file: write model v_tpgHlsDataFlow
INFO-FLOW: To file: write model v_tpg
INFO-FLOW: Generating F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=6.734 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/vhdl' dstVlogDir='F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/vlog' tclDir='F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db' modelList='design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_sparsemux_7_2_10_1_1
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_sparsemux_7_2_11_1_1
design_1_v_tpg_0_0_sparsemux_7_2_10_1_1_x
design_1_v_tpg_0_0_fifo_w16_d4_S
design_1_v_tpg_0_0_fifo_w1_d4_S
design_1_v_tpg_0_0_fifo_w16_d3_S
design_1_v_tpg_0_0_fifo_w16_d3_S
design_1_v_tpg_0_0_fifo_w16_d3_S
design_1_v_tpg_0_0_fifo_w16_d3_S
design_1_v_tpg_0_0_fifo_w8_d3_S
design_1_v_tpg_0_0_fifo_w8_d3_S
design_1_v_tpg_0_0_fifo_w30_d16_S
design_1_v_tpg_0_0_fifo_w16_d2_S
design_1_v_tpg_0_0_fifo_w16_d2_S
design_1_v_tpg_0_0_fifo_w8_d2_S
design_1_v_tpg_0_0_fifo_w8_d2_S
design_1_v_tpg_0_0_fifo_w30_d16_S
design_1_v_tpg_0_0_fifo_w11_d2_S
design_1_v_tpg_0_0_fifo_w11_d2_S
design_1_v_tpg_0_0_fifo_w8_d2_S
design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
design_1_v_tpg_0_0_CTRL_s_axi
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
reg_unsigned_short_s
entry_proc
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_Pipeline_loop_width
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream
reg_ap_uint_10_s
tpgBackground_Pipeline_VITIS_LOOP_565_2
tpgBackground
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2
MultiPixStream2AXIvideo
v_tpgHlsDataFlow
v_tpg
' expOnly='0'
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.compgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.tcl 
Execute           source ./design_1_v_tpg_0_0_CTRL.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.783 seconds; current allocated memory: 440.633 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='design_1_v_tpg_0_0_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name reg_unsigned_short_s
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
INFO-FLOW: No bind nodes found for module_name AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
INFO-FLOW: No bind nodes found for module_name reg_ap_uint_10_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_sparsemux_7_2_10_1_1
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_sparsemux_7_2_11_1_1
design_1_v_tpg_0_0_sparsemux_7_2_10_1_1_x
design_1_v_tpg_0_0_fifo_w16_d4_S
design_1_v_tpg_0_0_fifo_w1_d4_S
design_1_v_tpg_0_0_fifo_w16_d3_S
design_1_v_tpg_0_0_fifo_w16_d3_S
design_1_v_tpg_0_0_fifo_w16_d3_S
design_1_v_tpg_0_0_fifo_w16_d3_S
design_1_v_tpg_0_0_fifo_w8_d3_S
design_1_v_tpg_0_0_fifo_w8_d3_S
design_1_v_tpg_0_0_fifo_w30_d16_S
design_1_v_tpg_0_0_fifo_w16_d2_S
design_1_v_tpg_0_0_fifo_w16_d2_S
design_1_v_tpg_0_0_fifo_w8_d2_S
design_1_v_tpg_0_0_fifo_w8_d2_S
design_1_v_tpg_0_0_fifo_w30_d16_S
design_1_v_tpg_0_0_fifo_w11_d2_S
design_1_v_tpg_0_0_fifo_w11_d2_S
design_1_v_tpg_0_0_fifo_w8_d2_S
design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
design_1_v_tpg_0_0_CTRL_s_axi
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
reg_unsigned_short_s
entry_proc
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_Pipeline_loop_width
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream
reg_ap_uint_10_s
tpgBackground_Pipeline_VITIS_LOOP_565_2
tpgBackground
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2
MultiPixStream2AXIvideo
v_tpgHlsDataFlow
v_tpg
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/top-io-be.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.constraint.tcl 
Execute         sc_get_clocks v_tpg 
Execute         source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME CTRL_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME CTRL DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST v_tpg MODULE2INSTS {v_tpg v_tpg reg_unsigned_short_s {grp_reg_unsigned_short_s_fu_469 grp_reg_unsigned_short_s_fu_274 grp_reg_unsigned_short_s_fu_280} v_tpgHlsDataFlow grp_v_tpgHlsDataFlow_fu_349 AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202 AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251 entry_proc entry_proc_U0 tpgBackground tpgBackground_U0 tpgBackground_Pipeline_VITIS_LOOP_565_2 grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_302 reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_2139 MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_167} INST2MODULE {v_tpg v_tpg grp_reg_unsigned_short_s_fu_469 reg_unsigned_short_s grp_v_tpgHlsDataFlow_fu_349 v_tpgHlsDataFlow AXIvideo2MultiPixStream_U0 AXIvideo2MultiPixStream grp_reg_unsigned_short_s_fu_274 reg_unsigned_short_s grp_reg_unsigned_short_s_fu_280 reg_unsigned_short_s grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222 AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251 AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol entry_proc_U0 entry_proc tpgBackground_U0 tpgBackground grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_302 tpgBackground_Pipeline_VITIS_LOOP_565_2 grp_reg_ap_uint_10_s_fu_2139 reg_ap_uint_10_s MultiPixStream2AXIvideo_U0 MultiPixStream2AXIvideo grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_167 MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2} INSTDATA {v_tpg {DEPTH 1 CHILDREN {grp_reg_unsigned_short_s_fu_469 grp_v_tpgHlsDataFlow_fu_349}} grp_reg_unsigned_short_s_fu_469 {DEPTH 2 CHILDREN {}} grp_v_tpgHlsDataFlow_fu_349 {DEPTH 2 CHILDREN {AXIvideo2MultiPixStream_U0 entry_proc_U0 tpgBackground_U0 MultiPixStream2AXIvideo_U0}} AXIvideo2MultiPixStream_U0 {DEPTH 3 CHILDREN {grp_reg_unsigned_short_s_fu_274 grp_reg_unsigned_short_s_fu_280 grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202 grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222 grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251}} grp_reg_unsigned_short_s_fu_274 {DEPTH 4 CHILDREN {}} grp_reg_unsigned_short_s_fu_280 {DEPTH 4 CHILDREN {}} grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_202 {DEPTH 4 CHILDREN {}} grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_222 {DEPTH 4 CHILDREN {}} grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_251 {DEPTH 4 CHILDREN {}} entry_proc_U0 {DEPTH 3 CHILDREN {}} tpgBackground_U0 {DEPTH 3 CHILDREN grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_302} grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_302 {DEPTH 4 CHILDREN grp_reg_ap_uint_10_s_fu_2139} grp_reg_ap_uint_10_s_fu_2139 {DEPTH 5 CHILDREN {}} MultiPixStream2AXIvideo_U0 {DEPTH 3 CHILDREN grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_167} grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_167 {DEPTH 4 CHILDREN {}}} MODULEDATA {AXIvideo2MultiPixStream_Pipeline_loop_width {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln850_fu_215_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850 VARIABLE icmp_ln850 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_4_fu_221_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850 VARIABLE j_4 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln854_fu_227_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:854 VARIABLE or_ln854 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln880_fu_280_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:880 VARIABLE select_ln880 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln880_1_fu_297_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:880 VARIABLE select_ln880_1 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln880_2_fu_304_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:880 VARIABLE select_ln880_2 LOOP loop_width BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln834_fu_286_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:834 VARIABLE icmp_ln834 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME cmp10402_fu_313_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:828 VARIABLE cmp10402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cond_fu_300_p2 SOURCE {} VARIABLE cond LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln897_fu_318_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897 VARIABLE xor_ln897 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln845_fu_327_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845 VARIABLE icmp_ln845 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_332_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:845 VARIABLE i_4 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln897_fu_360_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897 VARIABLE select_ln897 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln897_fu_342_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:897 VARIABLE and_ln897 LOOP loop_height BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} tpgBackground_Pipeline_VITIS_LOOP_565_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln565_fu_1451_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565 VARIABLE icmp_ln565 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln565_fu_1457_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565 VARIABLE add_ln565 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_81_fu_1483_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736 VARIABLE empty_81 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_1362_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207 VARIABLE select_ln1207_13 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_1362_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207 VARIABLE select_ln1207_12 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_1362_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207 VARIABLE select_ln1207_11 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln1839_fu_2302_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1839 VARIABLE xor_ln1839 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln1846_fu_2338_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1846 VARIABLE xor_ln1846 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln1853_fu_2374_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1853 VARIABLE xor_ln1853 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln1862_fu_2406_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862 VARIABLE and_ln1862 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME outpix_29_fu_2446_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862 VARIABLE outpix_29 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln1563_fu_1510_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1563 VARIABLE or_ln1563 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1563_fu_1516_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1563 VARIABLE icmp_ln1563 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln1568_fu_1530_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1568 VARIABLE icmp_ln1568 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln1568_fu_1536_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1568 VARIABLE and_ln1568 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1575_fu_1552_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575 VARIABLE add_ln1575 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1570_fu_1570_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1570 VARIABLE add_ln1570 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln1586_fu_1604_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1586 VARIABLE icmp_ln1586 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1592_fu_1610_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592 VARIABLE sub_ln1592 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1593_fu_1622_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1593 VARIABLE add_ln1593 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1588_fu_1644_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1588 VARIABLE add_ln1588 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tBarSel_fu_2118_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1596 VARIABLE tBarSel LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME outpix_15_fu_2687_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1600 VARIABLE outpix_15 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_1369_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1603 VARIABLE icmp_ln1603 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME grp_fu_1374_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1603 VARIABLE icmp_ln1603_1 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln565_2_fu_2486_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565 VARIABLE xor_ln565_2 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln565_2_fu_2491_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565 VARIABLE and_ln565_2 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln565_2_fu_2497_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565 VARIABLE or_ln565_2 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_10_1_1_U72 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1604 VARIABLE outpix_33 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_1362_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207 VARIABLE select_ln1207_10 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_1362_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207 VARIABLE select_ln1207_9 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln1449_fu_1674_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1449 VARIABLE and_ln1449 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1454_fu_1688_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1454 VARIABLE icmp_ln1454 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln1454_fu_1694_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1454 VARIABLE and_ln1454 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1461_fu_1700_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1461 VARIABLE add_ln1461 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1473_fu_1724_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1473 VARIABLE icmp_ln1473 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln1478_fu_2511_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1478 VARIABLE icmp_ln1478 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1483_fu_2517_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1483 VARIABLE icmp_ln1483 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1490_fu_2523_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1490 VARIABLE sub_ln1490 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1480_fu_2541_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1480 VARIABLE add_ln1480 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln1494_fu_2565_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1494 VARIABLE or_ln1494 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_1379_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1519 VARIABLE select_ln1519 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_1379_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1504 VARIABLE select_ln1504 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln1381_fu_1730_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1381 VARIABLE or_ln1381 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1381_fu_1736_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1381 VARIABLE icmp_ln1381 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln1386_fu_1750_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1386 VARIABLE icmp_ln1386 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln1386_fu_1756_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1386 VARIABLE and_ln1386 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1393_fu_1768_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393 VARIABLE add_ln1393 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1388_fu_1790_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1388 VARIABLE add_ln1388 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln1405_fu_1824_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1405 VARIABLE icmp_ln1405 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1411_fu_1830_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1411 VARIABLE sub_ln1411 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1412_fu_1842_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412 VARIABLE add_ln1412 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1407_fu_1864_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1407 VARIABLE add_ln1407 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln1415_fu_2186_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1415 VARIABLE or_ln1415 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME outpix_14_fu_2737_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1419 VARIABLE outpix_14 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_1369_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1422 VARIABLE icmp_ln1422 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME grp_fu_1374_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1422 VARIABLE icmp_ln1422_1 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln565_1_fu_2591_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565 VARIABLE xor_ln565_1 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln565_1_fu_2596_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565 VARIABLE and_ln565_1 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln565_1_fu_2602_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565 VARIABLE or_ln565_1 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_10_1_1_U73 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1423 VARIABLE outpix_32 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_1362_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207 VARIABLE select_ln1207_8 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1250_fu_1902_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1250 VARIABLE add_ln1250 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln1250_fu_1908_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1250 VARIABLE icmp_ln1250 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1252_fu_1914_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1252 VARIABLE add_ln1252 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1256_fu_1920_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1256 VARIABLE sub_ln1256 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1257_fu_1932_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257 VARIABLE add_ln1257 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME outpix_12_fu_2612_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1260 VARIABLE outpix_12 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME grp_fu_1369_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1262 VARIABLE icmp_ln1262 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME grp_fu_1374_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1262 VARIABLE icmp_ln1262_1 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln565_fu_2623_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565 VARIABLE xor_ln565 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln565_fu_2628_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565 VARIABLE and_ln565 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln565_fu_2634_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565 VARIABLE or_ln565 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_10_1_1_U71 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1263 VARIABLE outpix_31 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_1362_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207 VARIABLE select_ln1207_7 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_1362_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207 VARIABLE select_ln1207_6 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_1362_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207 VARIABLE select_ln1207_5 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_1362_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207 VARIABLE select_ln1207_4 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_1362_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207 VARIABLE select_ln1207_3 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_1362_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207 VARIABLE select_ln1207_2 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_1362_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207 VARIABLE select_ln1207_1 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_1362_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207 VARIABLE select_ln1207 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln736_fu_1978_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736 VARIABLE icmp_ln736 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln736_1_fu_1984_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736 VARIABLE icmp_ln736_1 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln736_1_fu_1990_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736 VARIABLE xor_ln736_1 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln736_2_fu_1996_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736 VARIABLE icmp_ln736_2 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln736_2_fu_2002_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736 VARIABLE xor_ln736_2 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln736_fu_2008_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736 VARIABLE and_ln736 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln736_1_fu_2014_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736 VARIABLE and_ln736_1 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln736_fu_2020_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736 VARIABLE xor_ln736 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln736_fu_2026_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736 VARIABLE or_ln736 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME outpix_36_fu_2783_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736 VARIABLE outpix_36 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME outpix_35_fu_2790_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736 VARIABLE outpix_35 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME outpix_34_fu_2797_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736 VARIABLE outpix_34 LOOP VITIS_LOOP_565_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME blkYuv_U SOURCE {} VARIABLE blkYuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {10 3 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME tpgBarSelRgb_r_U SOURCE {} VARIABLE tpgBarSelRgb_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 8 1} STORAGEUSAGE rom_2p DISPNAME {bind_storage rom_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME tpgBarSelYuv_y_U SOURCE {} VARIABLE tpgBarSelYuv_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {10 8 1} STORAGEUSAGE rom_2p DISPNAME {bind_storage rom_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME tpgBarSelRgb_g_U SOURCE {} VARIABLE tpgBarSelRgb_g LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 8 1} STORAGEUSAGE rom_2p DISPNAME {bind_storage rom_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME tpgBarSelYuv_u_U SOURCE {} VARIABLE tpgBarSelYuv_u LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {10 8 1} STORAGEUSAGE rom_2p DISPNAME {bind_storage rom_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME tpgBarSelYuv_v_U SOURCE {} VARIABLE tpgBarSelYuv_v LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {10 8 1} STORAGEUSAGE rom_2p DISPNAME {bind_storage rom_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME tpgBarSelRgb_b_U SOURCE {} VARIABLE tpgBarSelRgb_b LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 8 1} STORAGEUSAGE rom_2p DISPNAME {bind_storage rom_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgTartanBarArray_U SOURCE {} VARIABLE tpgTartanBarArray LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME whiYuv_U SOURCE {} VARIABLE whiYuv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {10 3 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME blkYuv_1_U SOURCE {} VARIABLE blkYuv_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {10 3 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME tpgCheckerBoardArray_U SOURCE {} VARIABLE tpgCheckerBoardArray LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} tpgBackground {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME cmp8_fu_409_p2 SOURCE {} VARIABLE cmp8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i_fu_427_p2 SOURCE {} VARIABLE add_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp33_i_fu_447_p2 SOURCE {} VARIABLE cmp33_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add2_i_fu_453_p2 SOURCE {} VARIABLE add2_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME barWidthMinSamples_fu_469_p2 SOURCE {} VARIABLE barWidthMinSamples LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add5_i_fu_483_p2 SOURCE {} VARIABLE add5_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_fu_499_p2 SOURCE {} VARIABLE icmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_i_i_fu_519_p2 SOURCE {} VARIABLE sub_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub35_i_fu_525_p2 SOURCE {} VARIABLE sub35_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME conv2_i_i15_i_fu_531_p3 SOURCE {} VARIABLE conv2_i_i15_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME conv2_i_i_i295_fu_539_p3 SOURCE {} VARIABLE conv2_i_i_i295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub10_i_fu_547_p2 SOURCE {} VARIABLE sub10_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln563_fu_618_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563 VARIABLE icmp_ln563 LOOP VITIS_LOOP_563_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln563_fu_623_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563 VARIABLE add_ln563 LOOP VITIS_LOOP_563_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME ult_fu_642_p2 SOURCE {} VARIABLE ult LOOP VITIS_LOOP_563_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME rev_fu_676_p2 SOURCE {} VARIABLE rev LOOP VITIS_LOOP_563_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp_i_fu_682_p2 SOURCE {} VARIABLE cmp_i LOOP VITIS_LOOP_563_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp11_i_fu_647_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:563 VARIABLE cmp11_i LOOP VITIS_LOOP_563_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln750_fu_664_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:750 VARIABLE add_ln750 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln981_fu_293_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:981 VARIABLE icmp_ln981 LOOP VITIS_LOOP_981_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_298_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:981 VARIABLE j_2 LOOP VITIS_LOOP_981_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME axi_last_fu_308_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:994 VARIABLE axi_last LOOP VITIS_LOOP_981_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME counter SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1005 VARIABLE add_ln1005 LOOP VITIS_LOOP_981_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1020_fu_390_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1020 VARIABLE icmp_ln1020 LOOP VITIS_LOOP_981_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1020_1_fu_395_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1020 VARIABLE icmp_ln1020_1 LOOP VITIS_LOOP_981_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_11_1_1_U143 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1029 VARIABLE axi_data_2 LOOP VITIS_LOOP_981_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_10_1_1_x_U144 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1008 VARIABLE tmp LOOP VITIS_LOOP_981_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_10_1_1_x_U145 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1008 VARIABLE tmp_1 LOOP VITIS_LOOP_981_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME fid_toggle_1_fu_497_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1053 VARIABLE fid_toggle_1 LOOP VITIS_LOOP_981_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} MultiPixStream2AXIvideo {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_211_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:928 VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln979_fu_217_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979 VARIABLE icmp_ln979 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln979_1_fu_240_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979 VARIABLE icmp_ln979_1 LOOP VITIS_LOOP_979_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_245_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979 VARIABLE i_2 LOOP VITIS_LOOP_979_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln979_fu_251_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:979 VARIABLE and_ln979 LOOP VITIS_LOOP_979_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} v_tpgHlsDataFlow {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME field_id_val8_c_U SOURCE :0 VARIABLE field_id_val8_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fid_in_val9_c_U SOURCE :0 VARIABLE fid_in_val9_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {1 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME passthruStartX_val10_c_U SOURCE :0 VARIABLE passthruStartX_val10_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME passthruStartY_val11_c_U SOURCE :0 VARIABLE passthruStartY_val11_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME passthruEndX_val12_c_U SOURCE :0 VARIABLE passthruEndX_val12_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME passthruEndY_val13_c_U SOURCE :0 VARIABLE passthruEndY_val13_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bckgndId_val16_c_U SOURCE :0 VARIABLE bckgndId_val16_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {8 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME motionSpeed_val17_c_U SOURCE :0 VARIABLE motionSpeed_val17_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {8 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME srcYUV_U SOURCE :0 VARIABLE srcYUV LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {30 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME height_val4_c3_U SOURCE :0 VARIABLE height_val4_c3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME width_val7_c4_U SOURCE :0 VARIABLE width_val7_c4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME enableInput_val15_c_U SOURCE :0 VARIABLE enableInput_val15_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME colorFormat_val20_c5_U SOURCE :0 VARIABLE colorFormat_val20_c5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ovrlayYUV_U SOURCE :0 VARIABLE ovrlayYUV LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {30 16 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME height_val4_c_U SOURCE :0 VARIABLE height_val4_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {11 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME width_val7_c_U SOURCE :0 VARIABLE width_val7_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {11 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME colorFormat_val20_c_U SOURCE :0 VARIABLE colorFormat_val20_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} v_tpg {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln500_fu_475_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:500 VARIABLE icmp_ln500 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln502_fu_485_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:502 VARIABLE add_ln502 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln503_fu_491_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503 VARIABLE icmp_ln503 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln505_fu_511_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505 VARIABLE icmp_ln505 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln507_fu_517_p2 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:507 VARIABLE add_ln507 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln505_fu_523_p3 SOURCE F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:505 VARIABLE select_ln505 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} reg_unsigned_short_s {AREA {DSP 0 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start {AREA {DSP 0 BRAM 0 URAM 0}} AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol {AREA {DSP 0 BRAM 0 URAM 0}} reg_ap_uint_10_s {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.4 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.982 seconds; current allocated memory: 451.367 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix design_1_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix design_1_v_tpg_0_0_.
Execute         syn_report -model v_tpg -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 207.15 MHz
Command       autosyn done; 17.126 sec.
Command     csynth_design done; 66.077 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:06; Allocated memory: 226.336 MB.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -vendor xilinx.com -library ip -version 8.2
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=v_tpg xml_exists=0
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to design_1_v_tpg_0_0_v_tpg
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=42
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=63 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_sparsemux_7_2_10_1_1
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R
design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
design_1_v_tpg_0_0_sparsemux_7_2_11_1_1
design_1_v_tpg_0_0_sparsemux_7_2_10_1_1_x
design_1_v_tpg_0_0_fifo_w16_d4_S
design_1_v_tpg_0_0_fifo_w1_d4_S
design_1_v_tpg_0_0_fifo_w16_d3_S
design_1_v_tpg_0_0_fifo_w16_d3_S
design_1_v_tpg_0_0_fifo_w16_d3_S
design_1_v_tpg_0_0_fifo_w16_d3_S
design_1_v_tpg_0_0_fifo_w8_d3_S
design_1_v_tpg_0_0_fifo_w8_d3_S
design_1_v_tpg_0_0_fifo_w30_d16_S
design_1_v_tpg_0_0_fifo_w16_d2_S
design_1_v_tpg_0_0_fifo_w16_d2_S
design_1_v_tpg_0_0_fifo_w8_d2_S
design_1_v_tpg_0_0_fifo_w8_d2_S
design_1_v_tpg_0_0_fifo_w30_d16_S
design_1_v_tpg_0_0_fifo_w11_d2_S
design_1_v_tpg_0_0_fifo_w11_d2_S
design_1_v_tpg_0_0_fifo_w8_d2_S
design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
design_1_v_tpg_0_0_CTRL_s_axi
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
design_1_v_tpg_0_0_regslice_both
reg_unsigned_short_s
entry_proc
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
AXIvideo2MultiPixStream_Pipeline_loop_width
AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
AXIvideo2MultiPixStream
reg_ap_uint_10_s
tpgBackground_Pipeline_VITIS_LOOP_565_2
tpgBackground
MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2
MultiPixStream2AXIvideo
v_tpgHlsDataFlow
v_tpg
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/top-io-be.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.rtl_wrap.cfg.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.compgen.dataonly.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_unsigned_short_s.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_width.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/AXIvideo2MultiPixStream.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/reg_ap_uint_10_s.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground_Pipeline_VITIS_LOOP_565_2.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/tpgBackground.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/MultiPixStream2AXIvideo.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpgHlsDataFlow.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.constraint.tcl 
Execute       sc_get_clocks v_tpg 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.constraint.tcl 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/global.setting.tcl 
Execute       source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source F:/Tools/Xilinx-2024.1/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/impl/ip/pack.bat
Execute       send_msg_by_id INFO @200-802@%s prj/sol/impl/export.zip 
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
Command     export_design done; 19.881 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:19; Allocated memory: 6.492 MB.
Execute     cleanup_all 
