var searchIndex = JSON.parse('{\
"gejmboj":{"doc":"","t":[5],"n":["main"],"q":["gejmboj"],"d":[""],"i":[0],"f":[[[]]],"p":[]},\
"gejmboj_cpu":{"doc":"","t":[0,0,14,0,0,0,0,3,3,12,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,4,13,13,13,13,11,11,11,11,11,11,11,11,11,11,11,11,12,12,12,12,13,13,13,13,4,13,4,6,13,13,13,13,13,13,13,0,0,0,11,11,11,11,0,5,11,11,11,11,11,11,11,11,11,11,11,0,0,0,11,11,0,11,11,11,11,11,11,12,12,12,12,12,12,12,12,13,13,4,13,13,11,11,11,11,11,11,11,11,11,11,11,11,12,12,12,12,13,13,13,13,13,13,4,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,11,11,11,11,11,11,11,11,11,11,11,11,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,13,4,13,13,11,11,5,11,11,11,11,11,11,11,11,11,11,12,12,12,13,13,4,13,13,13,13,13,13,13,13,13,11,11,11,11,11,11,11,11,11,11,11,11,12,12,12,12,12,12,12,12,12,12,12,13,13,13,4,13,13,11,11,11,11,11,11,11,11,11,11,11,11,12,12,12,12,12,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,13,4,11,11,11,11,11,11,11,11,11,11,11,11,12,12,12,12,12,12,12,12,12,12,12,13,13,13,13,13,4,13,13,11,11,11,11,11,11,11,11,11,11,11,13,13,13,13,13,13,13,13,4,13,13,13,13,11,11,5,11,11,11,11,11,11,11,11,11,11,12,12,12,12,12,12,12,12,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,13,13,13,13,13,13,13,4,13,13,13,13,13,17,17,17,17,12,3,12,13,4,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11],"n":["cpu","errors","instruction_group","instructions","macros","memory","registers","CPU","CpuFlags","IME","IME_scheduled","borrow","borrow","borrow_mut","borrow_mut","eq","fmt","from","from","into","into","ne","new","new","tick","try_from","try_from","try_into","try_into","type_id","type_id","CpuError","Error","SingleRegisterParseError","UnknownInstruction","UnsupportedSingleRegister","borrow","borrow_mut","eq","fmt","fmt","from","into","ne","to_string","try_from","try_into","type_id","0","0","0","0","ALU16Bit","ALU8Bit","Bit","Carry","Condition","ControlFlow","Instruction","InstructionResult","Load16Bit","Load8Bit","Misc","NoCarry","NotZero","RotateShift","Zero","alu_16bit","alu_8bit","bit","borrow","borrow","borrow_mut","borrow_mut","control_flow","decode","eq","eq","execute","fmt","fmt","from","from","into","into","is_fulfilled","length","load_16bit","load_8bit","misc","ne","parse","rotate_shift","try_from","try_from","try_into","try_into","type_id","type_id","0","0","0","0","0","0","0","0","ADD_HL","ADD_SP","ALU16Bit","DEC","INC","borrow","borrow_mut","eq","execute","fmt","from","into","length","ne","try_from","try_into","type_id","0","0","0","0","ADC","ADC_HL","ADC_N","ADD","ADD_HL","ADD_N","ALU8Bit","AND","AND_HL","AND_N","CP","CP_HL","CP_N","DEC","DEC_HL","INC","INC_HL","OR","OR_HL","OR_N","SBC","SBC_HL","SBC_N","SUB","SUB_HL","SUB_N","XOR","XOR_HL","XOR_N","borrow","borrow_mut","eq","execute","fmt","from","into","length","ne","try_from","try_into","type_id","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","BIT","Bit","RES","SET","borrow","borrow_mut","decode","eq","execute","fmt","from","into","length","ne","try_from","try_into","type_id","0","0","0","CALL","CALLC","ControlFlow","JP","JPC","JP_HL","JR","JRC","RET","RETC","RETI","RST","borrow","borrow_mut","eq","execute","fmt","from","into","length","ne","try_from","try_into","type_id","0","0","0","0","0","0","0","0","1","1","1","LD","LD_FROM_SP","LD_HL_TO_SP","Load16Bit","POP","PUSH","borrow","borrow_mut","eq","execute","fmt","from","into","length","ne","try_from","try_into","type_id","0","0","0","0","1","LD","LDH_C_FROM_A","LDH_C_TO_A","LDH_FROM_A","LDH_TO_A","LD_A_FROM_HL_DEC","LD_A_FROM_HL_INC","LD_A_TO_BC","LD_A_TO_DE","LD_A_TO_HL_DEC","LD_A_TO_HL_INC","LD_BC_TO_A","LD_DE_TO_A","LD_FROM_A","LD_FROM_HL","LD_N","LD_N_TO_HL","LD_TO_A","LD_TO_HL","Load8Bit","borrow","borrow_mut","eq","execute","fmt","from","into","length","ne","try_from","try_into","type_id","0","0","0","0","0","0","0","0","0","1","1","CCF","CPL","DAA","DI","EI","Misc","NOP","SCF","borrow","borrow_mut","eq","execute","fmt","from","into","length","try_from","try_into","type_id","RL","RLA","RLC","RLCA","RR","RRA","RRC","RRCA","RotateShift","SLA","SRA","SRL","SWAP","borrow","borrow_mut","decode","eq","execute","fmt","from","into","length","ne","try_from","try_into","type_id","0","0","0","0","0","0","0","0","Memory","borrow","borrow_mut","fmt","from","get","get_u16","into","new","set","set_u16","to_string","try_from","try_into","type_id","A","AF","B","BC","C","D","DE","DoubleRegister","E","F","H","HL","L","MASK_FLAG_CARRY","MASK_FLAG_HALF_CARRY","MASK_FLAG_NEGATIVE","MASK_FLAG_ZERO","PC","Registers","SP","SP","SingleRegister","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","clone","clone_into","decrement_sp","eq","eq","fmt","fmt","fmt","from","from","from","from","from","get_double","get_flags","get_single","increment_sp","into","into","into","is_carry","is_half_carry","is_negative","is_zero","new","set_carry","set_double","set_flags","set_half_carry","set_negative","set_single","set_zero","to_owned","to_string","try_from","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id"],"q":["gejmboj_cpu","","","","","","","gejmboj_cpu::cpu","","","","","","","","","","","","","","","","","","","","","","","","gejmboj_cpu::errors","","","","","","","","","","","","","","","","","gejmboj_cpu::errors::CpuError","","","","gejmboj_cpu::instructions","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","gejmboj_cpu::instructions::Instruction","","","","","","","","gejmboj_cpu::instructions::alu_16bit","","","","","","","","","","","","","","","","","gejmboj_cpu::instructions::alu_16bit::ALU16Bit","","","","gejmboj_cpu::instructions::alu_8bit","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","gejmboj_cpu::instructions::alu_8bit::ALU8Bit","","","","","","","","","","","","","","","","","","gejmboj_cpu::instructions::bit","","","","","","","","","","","","","","","","","gejmboj_cpu::instructions::bit::Bit","","","gejmboj_cpu::instructions::control_flow","","","","","","","","","","","","","","","","","","","","","","","","gejmboj_cpu::instructions::control_flow::ControlFlow","","","","","","","","","","","gejmboj_cpu::instructions::load_16bit","","","","","","","","","","","","","","","","","","gejmboj_cpu::instructions::load_16bit::Load16Bit","","","","","gejmboj_cpu::instructions::load_8bit","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","gejmboj_cpu::instructions::load_8bit::Load8Bit","","","","","","","","","","","gejmboj_cpu::instructions::misc","","","","","","","","","","","","","","","","","","","gejmboj_cpu::instructions::rotate_shift","","","","","","","","","","","","","","","","","","","","","","","","","","gejmboj_cpu::instructions::rotate_shift::RotateShift","","","","","","","","gejmboj_cpu::memory","","","","","","","","","","","","","","","gejmboj_cpu::registers","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","",""],"d":["Sharp SM83 CPU implementation","Gejmboj CPU related errors","Macro to define a group of instructions","Sharp SM83 instruction set","Macros used within this crate","Memory implementation","Sharp SM83 register","","","Interrupt Master Enable","If true at the start of a machine cycle IME should be …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Return either the number of consumed machine cycles, or a …","","","","","","","","","","","","","","","","Decode an operation code into an <code>Instruction</code>.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Add contents of <code>DoubleRegister</code> to <code>HL</code>","Add contents of <code>u8</code> operand to <code>SP</code>","16-bit ALU instructions","Decrement contents of <code>DoubleRegister</code> by 1.","Increment contents of <code>DoubleRegister</code> by 1.","","","","","","","","","","","","","","","","","Add value of <code>SingleRegister</code> and the Carry flag to <code>A</code>","Add value of <code>(HL)</code> and Carry to <code>A</code>","Add value of <code>operand</code> and Carry to <code>A</code>","Add value of <code>SingleRegister</code> to <code>A</code>","Add value of <code>(HL)</code> to <code>A</code>","Add value of <code>operand</code> to <code>A</code>","8-bit ALU (math) instructions","Logical AND between register and <code>A</code>","Logical AND between <code>(HL)</code> and <code>A</code>","Logical AND between <code>operand</code> and <code>A</code>","Compare register and <code>A</code>","Compare <code>(HL)</code> and <code>A</code>","Compare <code>operand</code> and <code>A</code>","Decrement <code>SingleRegister</code> by 1","Decrement <code>HL</code> by 1","Increment <code>SingleRegister</code> by 1","Increment <code>HL</code> by 1","Logical OR between register and <code>A</code>","Logical OR between <code>(HL)</code> and <code>A</code>","Logical OR between <code>operand</code> and <code>A</code>","Subtract value of <code>SingleRegister</code> and Carry from A","Subtract value of <code>(HL)</code> and Carry from A","Subtract value of <code>operand</code> and Carry from A","Subtract value of <code>SingleRegister</code> from A","Subtract value of <code>(HL)</code> from A","Subtract value of <code>operand</code> from A","Logical XOR between register and <code>A</code>","Logical XOR between <code>(HL)</code> and <code>A</code>","Logical XOR between <code>operand</code> and <code>A</code>","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Copies the complement of the contents of the specified bit …","Bit operations","Resets the specified bit to 0 in <code>m</code>.","Sets the specified bit to 1 in <code>m</code>.","","","Decodes the <code>operand</code> into a <code>Bit</code> instruction.","","","","","","","","","","","","","","Unconditional call of the function at operand address.","Conditional function call.","Program control flow instructions","Unconditional jump to location specified by 16-bit operand.","Conditional jump to location specified by 16-bit operand.","Unconditional jump to location specified by register HL","Unconditional jump to location at current + offset (-129 …","Conditional jump to relative address specified by offset …","Unconditional return from function.","Conditionally return from function.","Unconditional return from a function which enables …","Unconditional function call to the RESET address defined …","","","","","","","","","","","","","","","","","","","","","","","","Loads 16-bit data into 16-bit register","Loads value from SP into address","Loads data from HL into SP","16-bit load instructions.","Pop data from stack memory to 16-bit register","Push data from 16-bit register to stack memory","","","","","","","","","","","","","","","","","","Loads data from register <code>r2</code> into <code>r1</code>.","Load data from A into the address at <code>0xFF00</code> + register C","Load data to A from the address at <code>0xFF00</code> + register C","Load data from A into the address at <code>0xFF00</code> + <code>operand</code>","Load data to A from the address at <code>0xFF00</code> + <code>operand</code>","Load data to A from the address at HL, value at HL is …","Load data to A from the address at HL, value at HL is …","Load A into into address pointed to by BC","Load A into into address pointed to by DE","Load data to address at HL from A, HL is decremented after …","Load data to address at HL from A, HL is incremented after …","Load data at address pointed to by BC into A","Load data at address pointed to by DE into A","Load data in A into address at <code>address</code>","Loads data pointed to by HL into <code>r</code>.","Loads <code>operand</code> into register <code>r</code>.","Load the value of <code>operand</code> into the location pointed to by …","Load data at <code>address</code> into A","Loads data in <code>r</code> into location pointed to by HL.","8 Bit load instructions.","","","","","","","","","","","","","","","","","","","","","","","","Flips the carry flag (C) and clears the negative (N) and …","Flips all bits in the A register and sets the negative (N) …","Decimal Adjust Accumulator (DAA)","Disable interrupt handling","Schedules interrupt handling to be enabled after the next …","Miscelleneous instructions","No operation","Sets the carry flag (C) and clears the negative (N) and …","","","","","","","","","","","","Rotates contents of <code>m</code> to the left.","Rotates contents of register A to the left. C is put in A0 …","Rotates contents of <code>m</code> to the left.","Rotate contents of register A to the left. Bit 7 is placed …","Rotates contents of <code>m</code> to the right.","Rotates contents of register A to the right. C is put in A7…","Rotates contents of <code>m</code> to the right.","Rotate contents of register A to the right. Bit 0 is …","Bit rotate and shift instructions.","Shifts the contents of <code>m</code> to the left.","Shifts the contents of <code>m</code> to the right.","Shifts the contents of <code>m</code> to the right.","Swaps the high and low nibble of <code>m</code>.","","","Decodes the <code>operand</code> into a <code>RotateShift</code> instruction.","","","","","","","","","","","","","","","","","","","","","","","","Gets a <code>u8</code> value from memory.","Gets a <code>u16</code> value from memory.","","","Sets a <code>u8</code> value in memory.","Sets a <code>u16</code> value in memory.","","","","","","","","","","","","Represents a 16-bit general purpose register.","","","","","","","","","","","","","","Represents an 8-bit general purpose register.","","","","","","","","","Decrements the SP by 2 and returns new SP value.","","","","","","","","","","","Gets value from a double 16-bit register","Returns the value of the flag register <code>F</code>.","Gets the current value of a <code>SingleRegister</code>.","Increments the SP by 2 and returns new SP value.","","","","Returns <code>true</code> if the carry flag is set.","Returns <code>true</code> if the half carry flag is set.","Returns <code>true</code> if the negative flag is set.","Returns <code>true</code> if the zero flag is set.","","Convenience function to set or reset the carry flag.","Sets value of a double 16-bit register","Sets the value of the flag register <code>F</code>.","Convenience function to set or reset the half-carry flag.","Convenience function to set or reset the negative flag.","Sets the value of a <code>SingleRegister</code>.","Convenience function to set or reset the zero flag.","","","","","","","","","","","",""],"i":[0,0,0,0,0,0,0,0,0,1,1,2,1,2,1,1,1,2,1,2,1,1,2,1,2,2,1,2,1,2,1,0,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,4,5,6,7,8,8,8,9,0,8,0,0,8,8,8,9,9,8,9,0,0,0,8,9,8,9,0,0,8,9,8,8,9,8,9,8,9,9,8,0,0,0,8,9,0,8,9,8,9,8,9,10,11,12,13,14,15,16,17,18,18,0,18,18,18,18,18,18,18,18,18,18,18,18,18,18,19,20,21,22,23,23,23,23,23,23,0,23,23,23,23,23,23,23,23,23,23,23,23,23,23,23,23,23,23,23,23,23,23,23,23,23,23,23,23,23,23,23,23,23,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,0,42,42,42,42,0,42,42,42,42,42,42,42,42,42,42,43,44,45,46,46,0,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,46,47,48,49,50,51,52,53,54,48,50,52,55,55,55,0,55,55,55,55,55,55,55,55,55,55,55,55,55,55,56,57,58,59,56,60,60,60,60,60,60,60,60,60,60,60,60,60,60,60,60,60,60,60,0,60,60,60,60,60,60,60,60,60,60,60,60,61,62,63,64,65,66,67,68,69,61,64,70,70,70,70,70,0,70,70,70,70,70,70,70,70,70,70,70,70,70,71,71,71,71,71,71,71,71,0,71,71,71,71,71,71,0,71,71,71,71,71,71,71,71,71,71,72,73,74,75,76,77,78,79,0,80,80,80,80,80,80,80,80,80,80,80,80,80,80,81,82,81,82,81,81,82,0,81,81,81,82,81,0,0,0,0,83,0,83,82,0,83,81,82,83,81,82,81,81,83,81,82,83,81,82,83,81,81,82,82,83,83,83,83,83,81,82,83,83,83,83,83,83,83,83,83,83,83,83,81,83,83,81,81,82,83,81,82,83,81,82],"f":[null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[["cpuflags",3]],["bool",15]],[[["formatter",3]],["result",6]],[[]],[[]],[[]],[[]],[[["cpuflags",3]],["bool",15]],[[]],[[]],[[["registers",3],["memory",3]],["result",4,[["cpuerror",4]]]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],null,null,null,null,null,[[]],[[]],[[["cpuerror",4]],["bool",15]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[]],[[]],[[["cpuerror",4]],["bool",15]],[[],["string",3]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],null,[[["u8",15],["u16",15],["memory",3]],["result",4,[["instruction",4],["cpuerror",4]]]],[[["instruction",4]],["bool",15]],[[["condition",4]],["bool",15]],[[["registers",3],["memory",3],["cpuflags",3]],["instructionresult",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[]],[[]],[[]],[[]],[[["registers",3]],["bool",15]],[[],["u16",15]],null,null,null,[[["instruction",4]],["bool",15]],[[["u8",15],["u8",15]],["result",4,[["cpuerror",4]]]],null,[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[["alu16bit",4]],["bool",15]],[[["registers",3],["memory",3],["cpuflags",3]],["instructionresult",6]],[[["formatter",3]],["result",6]],[[]],[[]],[[],["u16",15]],[[["alu16bit",4]],["bool",15]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[["alu8bit",4]],["bool",15]],[[["registers",3],["memory",3],["cpuflags",3]],["instructionresult",6]],[[["formatter",3]],["result",6]],[[]],[[]],[[],["u16",15]],[[["alu8bit",4]],["bool",15]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[["u8",15]],["result",4,[["bit",4],["cpuerror",4]]]],[[["bit",4]],["bool",15]],[[["registers",3],["memory",3],["cpuflags",3]],["instructionresult",6]],[[["formatter",3]],["result",6]],[[]],[[]],[[],["u16",15]],[[["bit",4]],["bool",15]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[["controlflow",4]],["bool",15]],[[["registers",3],["memory",3],["cpuflags",3]],["instructionresult",6]],[[["formatter",3]],["result",6]],[[]],[[]],[[],["u16",15]],[[["controlflow",4]],["bool",15]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[["load16bit",4]],["bool",15]],[[["registers",3],["memory",3],["cpuflags",3]],["instructionresult",6]],[[["formatter",3]],["result",6]],[[]],[[]],[[],["u16",15]],[[["load16bit",4]],["bool",15]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[["load8bit",4]],["bool",15]],[[["registers",3],["memory",3],["cpuflags",3]],["instructionresult",6]],[[["formatter",3]],["result",6]],[[]],[[]],[[],["u16",15]],[[["load8bit",4]],["bool",15]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[["misc",4]],["bool",15]],[[["registers",3],["memory",3],["cpuflags",3]],["instructionresult",6]],[[["formatter",3]],["result",6]],[[]],[[]],[[],["u16",15]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[["u8",15]],["result",4,[["rotateshift",4],["cpuerror",4]]]],[[["rotateshift",4]],["bool",15]],[[["registers",3],["memory",3],["cpuflags",3]],["instructionresult",6]],[[["formatter",3]],["result",6]],[[]],[[]],[[],["u16",15]],[[["rotateshift",4]],["bool",15]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,[[]],[[]],[[["formatter",3]],["result",4,[["error",3]]]],[[]],[[["usize",15]],["u8",15]],[[["usize",15]],["u16",15]],[[]],[[]],[[["usize",15],["u8",15]]],[[["usize",15],["u16",15]]],[[],["string",3]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[],["singleregister",4]],[[]],[[],["u16",15]],[[["singleregister",4]],["bool",15]],[[["doubleregister",4]],["bool",15]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[]],[[]],[[]],[[]],[[]],[[["doubleregister",4]],["u16",15]],[[],["u8",15]],[[["singleregister",4]],["u8",15]],[[],["u16",15]],[[]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[]],[[["bool",15]]],[[["doubleregister",4],["u16",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["singleregister",4],["u8",15]]],[[["bool",15]]],[[]],[[],["string",3]],[[],["result",4]],[[["u8",15]],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]]],"p":[[3,"CpuFlags"],[3,"CPU"],[4,"CpuError"],[13,"Error"],[13,"UnsupportedSingleRegister"],[13,"UnknownInstruction"],[13,"SingleRegisterParseError"],[4,"Instruction"],[4,"Condition"],[13,"ALU16Bit"],[13,"ALU8Bit"],[13,"Bit"],[13,"ControlFlow"],[13,"Load8Bit"],[13,"Load16Bit"],[13,"Misc"],[13,"RotateShift"],[4,"ALU16Bit"],[13,"ADD_HL"],[13,"ADD_SP"],[13,"INC"],[13,"DEC"],[4,"ALU8Bit"],[13,"ADD"],[13,"ADD_N"],[13,"ADC"],[13,"ADC_N"],[13,"SUB"],[13,"SUB_N"],[13,"SBC"],[13,"SBC_N"],[13,"AND"],[13,"AND_N"],[13,"OR"],[13,"OR_N"],[13,"XOR"],[13,"XOR_N"],[13,"CP"],[13,"CP_N"],[13,"INC"],[13,"DEC"],[4,"Bit"],[13,"BIT"],[13,"SET"],[13,"RES"],[4,"ControlFlow"],[13,"JP"],[13,"JPC"],[13,"JR"],[13,"JRC"],[13,"CALL"],[13,"CALLC"],[13,"RETC"],[13,"RST"],[4,"Load16Bit"],[13,"LD"],[13,"LD_FROM_SP"],[13,"PUSH"],[13,"POP"],[4,"Load8Bit"],[13,"LD"],[13,"LD_FROM_HL"],[13,"LD_TO_HL"],[13,"LD_N"],[13,"LD_N_TO_HL"],[13,"LD_TO_A"],[13,"LD_FROM_A"],[13,"LDH_TO_A"],[13,"LDH_FROM_A"],[4,"Misc"],[4,"RotateShift"],[13,"RLC"],[13,"RL"],[13,"RRC"],[13,"RR"],[13,"SLA"],[13,"SRA"],[13,"SRL"],[13,"SWAP"],[3,"Memory"],[4,"SingleRegister"],[4,"DoubleRegister"],[3,"Registers"]]}\
}');
if (window.initSearch) {window.initSearch(searchIndex)};