//
// Generated by LLVM NVPTX Back-End
//

.version 8.3
.target sm_86
.address_size 64

	// .globl	chunk_scaled_dot_kkt_fwd_kernel
.extern .shared .align 16 .b8 global_smem[];

.visible .entry chunk_scaled_dot_kkt_fwd_kernel(
	.param .u64 chunk_scaled_dot_kkt_fwd_kernel_param_0,
	.param .u64 chunk_scaled_dot_kkt_fwd_kernel_param_1,
	.param .u64 chunk_scaled_dot_kkt_fwd_kernel_param_2,
	.param .u64 chunk_scaled_dot_kkt_fwd_kernel_param_3,
	.param .u64 chunk_scaled_dot_kkt_fwd_kernel_param_4,
	.param .u32 chunk_scaled_dot_kkt_fwd_kernel_param_5
)
.maxntid 64, 1, 1
{
	.reg .pred 	%p<143>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<843>;
	.reg .f32 	%f<867>;
	.reg .b64 	%rd<197>;
	.loc	1 30 0
$L__func_begin0:
	.loc	1 30 0

	ld.param.u64 	%rd12, [chunk_scaled_dot_kkt_fwd_kernel_param_2];
	ld.param.u64 	%rd34, [chunk_scaled_dot_kkt_fwd_kernel_param_0];
	ld.param.u64 	%rd35, [chunk_scaled_dot_kkt_fwd_kernel_param_1];
$L__tmp0:
	.loc	1 45 30
	// begin inline asm
	mov.u32 %r31, %ctaid.x;
	// end inline asm
	.loc	1 45 48
	// begin inline asm
	mov.u32 %r32, %ctaid.y;
	// end inline asm
	.loc	1 46 33
	shr.s32 	%r72, %r32, 31;
	shr.u32 	%r73, %r72, 28;
	add.s32 	%r74, %r32, %r73;
	and.b32  	%r75, %r74, -16;
	sub.s32 	%r76, %r32, %r75;
	ld.param.u64 	%rd36, [chunk_scaled_dot_kkt_fwd_kernel_param_3];
	.loc	1 48 49
	shl.b32 	%r77, %r31, 1;
	ld.param.u64 	%rd37, [chunk_scaled_dot_kkt_fwd_kernel_param_4];
	.loc	1 48 43
	mul.wide.s32 	%rd38, %r77, 4;
	add.s64 	%rd13, %rd37, %rd38;
	mov.pred 	%p2, -1;
	.loc	1 48 27
	// begin inline asm
	mov.u32 %r33, 0x0;
	@%p2 ld.global.b32 { %r33 }, [ %rd13 + 0 ];
	// end inline asm
	.loc	1 48 100
	add.s64 	%rd14, %rd13, 4;
	.loc	1 48 74
	// begin inline asm
	mov.u32 %r34, 0x0;
	@%p2 ld.global.b32 { %r34 }, [ %rd14 + 0 ];
	// end inline asm
	.loc	1 49 40
	mul.wide.s32 	%rd39, %r33, 4;
	add.s64 	%rd15, %rd36, %rd39;
	.loc	1 49 27
	// begin inline asm
	mov.u32 %r35, 0x0;
	@%p2 ld.global.b32 { %r35 }, [ %rd15 + 0 ];
	// end inline asm
	.loc	1 49 86
	add.s64 	%rd16, %rd15, 4;
	.loc	1 49 67
	// begin inline asm
	mov.u32 %r36, 0x0;
	@%p2 ld.global.b32 { %r36 }, [ %rd16 + 0 ];
	// end inline asm
	.loc	1 50 18
	sub.s32 	%r78, %r36, %r35;
	.loc	1 53 16
	shl.b32 	%r79, %r34, 6;
	.loc	1 53 34
	mov.u32 	%r1, %tid.x;
	and.b32  	%r2, %r1, 31;
	shr.u32 	%r3, %r1, 5;
	shl.b32 	%r80, %r1, 3;
	and.b32  	%r4, %r80, 56;
	and.b32  	%r5, %r1, 63;
	.loc	1 56 39
	shl.b32 	%r81, %r35, 4;
	.loc	1 56 35
	mul.wide.s32 	%rd40, %r81, 2;
	add.s64 	%rd41, %rd35, %rd40;
	.loc	1 56 43
	mul.wide.s32 	%rd42, %r76, 2;
	add.s64 	%rd43, %rd41, %rd42;
	.loc	1 56 80
	cvt.s64.s32 	%rd1, %r78;
	cvt.s64.s32 	%rd2, %r79;
	cvt.u64.u32 	%rd44, %r4;
	cvt.u64.u32 	%rd45, %r5;
	.loc	1 57 18
	or.b64  	%rd46, %rd2, %rd45;
	shl.b64 	%rd47, %rd46, 5;
	add.s64 	%rd17, %rd43, %rd47;
	setp.gt.s64 	%p24, %rd46, -1;
	setp.lt.s64 	%p25, %rd46, %rd1;
	and.pred  	%p6, %p24, %p25;
	// begin inline asm
	mov.u16 %rs1, 0x0;
	@%p6 ld.global.b16 { %rs1 }, [ %rd17 + 0 ];
	// end inline asm
	.loc	1 61 45
	add.s32 	%r6, %r81, %r76;
	.loc	1 61 52
	shl.b32 	%r82, %r6, 7;
	.loc	1 61 36
	mul.wide.s32 	%rd48, %r82, 2;
	add.s64 	%rd3, %rd34, %rd48;
	.loc	1 53 34
	bfe.u32 	%r83, %r1, 3, 3;
	or.b32  	%r84, %r83, 8;
	or.b32  	%r85, %r83, 16;
	or.b32  	%r86, %r83, 24;
	or.b32  	%r87, %r83, 32;
	or.b32  	%r88, %r83, 40;
	or.b32  	%r89, %r83, 48;
	or.b32  	%r90, %r83, 56;
	cvt.u64.u32 	%rd49, %r83;
	cvt.u64.u32 	%rd50, %r84;
	cvt.u64.u32 	%rd51, %r85;
	cvt.u64.u32 	%rd52, %r86;
	cvt.u64.u32 	%rd53, %r87;
	cvt.u64.u32 	%rd54, %r88;
	cvt.u64.u32 	%rd55, %r89;
	cvt.u64.u32 	%rd56, %r90;
	.loc	1 57 18
	or.b64  	%rd57, %rd2, %rd56;
	or.b64  	%rd58, %rd2, %rd55;
	or.b64  	%rd59, %rd2, %rd54;
	or.b64  	%rd60, %rd2, %rd53;
	or.b64  	%rd61, %rd2, %rd52;
	or.b64  	%rd62, %rd2, %rd51;
	or.b64  	%rd63, %rd2, %rd50;
	or.b64  	%rd64, %rd2, %rd49;
	.loc	1 62 22
	shl.b64 	%rd4, %rd64, 11;
	shl.b64 	%rd5, %rd63, 11;
	shl.b64 	%rd6, %rd62, 11;
	shl.b64 	%rd7, %rd61, 11;
	shl.b64 	%rd8, %rd60, 11;
	shl.b64 	%rd9, %rd59, 11;
	shl.b64 	%rd10, %rd58, 11;
	shl.b64 	%rd11, %rd57, 11;
	setp.gt.s64 	%p26, %rd57, -1;
	setp.gt.s64 	%p27, %rd58, -1;
	setp.gt.s64 	%p28, %rd59, -1;
	setp.gt.s64 	%p29, %rd60, -1;
	setp.gt.s64 	%p30, %rd61, -1;
	setp.gt.s64 	%p31, %rd62, -1;
	setp.gt.s64 	%p32, %rd63, -1;
	setp.gt.s64 	%p33, %rd64, -1;
	setp.lt.s64 	%p34, %rd64, %rd1;
	setp.lt.s64 	%p35, %rd63, %rd1;
	setp.lt.s64 	%p36, %rd62, %rd1;
	setp.lt.s64 	%p37, %rd61, %rd1;
	setp.lt.s64 	%p38, %rd60, %rd1;
	setp.lt.s64 	%p39, %rd59, %rd1;
	setp.lt.s64 	%p40, %rd58, %rd1;
	setp.lt.s64 	%p41, %rd57, %rd1;
	or.b64  	%rd65, %rd4, %rd44;
	or.b64  	%rd66, %rd5, %rd44;
	or.b64  	%rd67, %rd6, %rd44;
	or.b64  	%rd68, %rd7, %rd44;
	or.b64  	%rd69, %rd8, %rd44;
	or.b64  	%rd70, %rd9, %rd44;
	or.b64  	%rd71, %rd10, %rd44;
	or.b64  	%rd72, %rd11, %rd44;
	shl.b64 	%rd73, %rd65, 1;
	add.s64 	%rd18, %rd3, %rd73;
	shl.b64 	%rd74, %rd66, 1;
	add.s64 	%rd19, %rd3, %rd74;
	shl.b64 	%rd75, %rd67, 1;
	add.s64 	%rd20, %rd3, %rd75;
	shl.b64 	%rd76, %rd68, 1;
	add.s64 	%rd21, %rd3, %rd76;
	shl.b64 	%rd77, %rd69, 1;
	add.s64 	%rd22, %rd3, %rd77;
	shl.b64 	%rd78, %rd70, 1;
	add.s64 	%rd23, %rd3, %rd78;
	shl.b64 	%rd79, %rd71, 1;
	add.s64 	%rd24, %rd3, %rd79;
	shl.b64 	%rd80, %rd72, 1;
	add.s64 	%rd25, %rd3, %rd80;
	shl.b32 	%r91, %r83, 6;
	xor.b32  	%r92, %r80, %r1;
	and.b32  	%r93, %r92, 56;
	or.b32  	%r7, %r91, %r93;
	shl.b32 	%r94, %r7, 1;
	mov.u32 	%r69, global_smem;
	add.s32 	%r37, %r69, %r94;
	shl.b32 	%r95, %r84, 6;
	or.b32  	%r8, %r95, %r93;
	shl.b32 	%r96, %r8, 1;
	add.s32 	%r39, %r69, %r96;
	shl.b32 	%r97, %r85, 6;
	or.b32  	%r9, %r97, %r93;
	shl.b32 	%r98, %r9, 1;
	add.s32 	%r41, %r69, %r98;
	shl.b32 	%r99, %r86, 6;
	or.b32  	%r10, %r99, %r93;
	shl.b32 	%r100, %r10, 1;
	add.s32 	%r43, %r69, %r100;
	shl.b32 	%r101, %r87, 6;
	or.b32  	%r11, %r101, %r93;
	shl.b32 	%r102, %r11, 1;
	add.s32 	%r45, %r69, %r102;
	shl.b32 	%r103, %r88, 6;
	or.b32  	%r12, %r103, %r93;
	shl.b32 	%r104, %r12, 1;
	add.s32 	%r47, %r69, %r104;
	shl.b32 	%r105, %r89, 6;
	or.b32  	%r13, %r105, %r93;
	shl.b32 	%r106, %r13, 1;
	add.s32 	%r49, %r69, %r106;
	shl.b32 	%r107, %r90, 6;
	or.b32  	%r14, %r107, %r93;
	shl.b32 	%r108, %r14, 1;
	add.s32 	%r51, %r69, %r108;
	selp.b32 	%r109, 16, 0, %p34;
	selp.b32 	%r54, %r109, 0, %p33;
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r37 + 0 ], [ %rd18 + 0 ], 0x10, %r54;
	// end inline asm
	selp.b32 	%r110, 16, 0, %p35;
	selp.b32 	%r56, %r110, 0, %p32;
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r39 + 0 ], [ %rd19 + 0 ], 0x10, %r56;
	// end inline asm
	selp.b32 	%r111, 16, 0, %p36;
	selp.b32 	%r58, %r111, 0, %p31;
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r41 + 0 ], [ %rd20 + 0 ], 0x10, %r58;
	// end inline asm
	selp.b32 	%r112, 16, 0, %p37;
	selp.b32 	%r60, %r112, 0, %p30;
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r43 + 0 ], [ %rd21 + 0 ], 0x10, %r60;
	// end inline asm
	selp.b32 	%r113, 16, 0, %p38;
	selp.b32 	%r62, %r113, 0, %p29;
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r45 + 0 ], [ %rd22 + 0 ], 0x10, %r62;
	// end inline asm
	selp.b32 	%r114, 16, 0, %p39;
	selp.b32 	%r64, %r114, 0, %p28;
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r47 + 0 ], [ %rd23 + 0 ], 0x10, %r64;
	// end inline asm
	selp.b32 	%r115, 16, 0, %p40;
	selp.b32 	%r66, %r115, 0, %p27;
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r49 + 0 ], [ %rd24 + 0 ], 0x10, %r66;
	// end inline asm
	selp.b32 	%r116, 16, 0, %p41;
	selp.b32 	%r68, %r116, 0, %p26;
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r51 + 0 ], [ %rd25 + 0 ], 0x10, %r68;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	add.s64 	%rd26, %rd18, 128;
	add.s64 	%rd27, %rd19, 128;
	add.s64 	%rd28, %rd20, 128;
	add.s64 	%rd29, %rd21, 128;
	add.s64 	%rd30, %rd22, 128;
	add.s64 	%rd31, %rd23, 128;
	add.s64 	%rd32, %rd24, 128;
	add.s64 	%rd33, %rd25, 128;
	bar.sync 	0;
	add.s32 	%r117, %r69, 8192;
	add.s32 	%r53, %r117, %r94;
	add.s32 	%r55, %r117, %r96;
	add.s32 	%r57, %r117, %r98;
	add.s32 	%r59, %r117, %r100;
	add.s32 	%r61, %r117, %r102;
	add.s32 	%r63, %r117, %r104;
	add.s32 	%r65, %r117, %r106;
	add.s32 	%r67, %r117, %r108;
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r53 + 0 ], [ %rd26 + 0 ], 0x10, %r54;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r55 + 0 ], [ %rd27 + 0 ], 0x10, %r56;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r57 + 0 ], [ %rd28 + 0 ], 0x10, %r58;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r59 + 0 ], [ %rd29 + 0 ], 0x10, %r60;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r61 + 0 ], [ %rd30 + 0 ], 0x10, %r62;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r63 + 0 ], [ %rd31 + 0 ], 0x10, %r64;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r65 + 0 ], [ %rd32 + 0 ], 0x10, %r66;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r67 + 0 ], [ %rd33 + 0 ], 0x10, %r68;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	// begin inline asm
	cp.async.wait_group 0x1;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r118, %r1, 7;
	bfe.u32 	%r119, %r1, 3, 1;
	bfe.u32 	%r15, %r1, 4, 1;
	shr.u32 	%r120, %r1, 4;
	and.b32  	%r121, %r120, 2;
	or.b32  	%r122, %r121, %r119;
	or.b32  	%r123, %r15, 2;
	or.b32  	%r124, %r15, 4;
	or.b32  	%r125, %r15, 6;
	or.b32  	%r126, %r119, 2;
	or.b32  	%r127, %r119, 4;
	or.b32  	%r128, %r119, 6;
	xor.b32  	%r129, %r15, %r118;
	shl.b32 	%r130, %r122, 9;
	shl.b32 	%r131, %r118, 6;
	or.b32  	%r132, %r130, %r131;
	shl.b32 	%r133, %r129, 3;
	or.b32  	%r16, %r133, %r132;
	xor.b32  	%r134, %r123, %r118;
	shl.b32 	%r135, %r134, 3;
	or.b32  	%r17, %r135, %r132;
	xor.b32  	%r136, %r124, %r118;
	shl.b32 	%r137, %r136, 3;
	or.b32  	%r18, %r137, %r132;
	xor.b32  	%r138, %r125, %r118;
	shl.b32 	%r139, %r138, 3;
	or.b32  	%r19, %r139, %r132;
	xor.b32  	%r140, %r119, %r118;
	shl.b32 	%r141, %r15, 9;
	or.b32  	%r142, %r141, %r131;
	shl.b32 	%r143, %r140, 3;
	or.b32  	%r20, %r143, %r142;
	xor.b32  	%r144, %r126, %r118;
	shl.b32 	%r145, %r144, 3;
	or.b32  	%r21, %r145, %r142;
	xor.b32  	%r146, %r127, %r118;
	shl.b32 	%r147, %r146, 3;
	or.b32  	%r22, %r147, %r142;
	xor.b32  	%r148, %r128, %r118;
	shl.b32 	%r149, %r148, 3;
	or.b32  	%r23, %r149, %r142;
	mov.f32 	%f803, 0f00000000;
	mov.b32 	%r841, 1;
	mov.b32 	%r655, 0;
	shl.b32 	%r671, %r16, 1;
	shl.b32 	%r672, %r17, 1;
	shl.b32 	%r673, %r18, 1;
	shl.b32 	%r674, %r19, 1;
	shl.b32 	%r675, %r20, 1;
	shl.b32 	%r676, %r21, 1;
	shl.b32 	%r677, %r22, 1;
	shl.b32 	%r678, %r23, 1;
	mov.u32 	%r839, %r69;
	mov.u32 	%r840, %r655;
	mov.f32 	%f804, %f803;
	mov.f32 	%f805, %f803;
	mov.f32 	%f806, %f803;
	mov.f32 	%f807, %f803;
	mov.f32 	%f808, %f803;
	mov.f32 	%f809, %f803;
	mov.f32 	%f810, %f803;
	mov.f32 	%f811, %f803;
	mov.f32 	%f812, %f803;
	mov.f32 	%f813, %f803;
	mov.f32 	%f814, %f803;
	mov.f32 	%f815, %f803;
	mov.f32 	%f816, %f803;
	mov.f32 	%f817, %f803;
	mov.f32 	%f818, %f803;
	mov.f32 	%f819, %f803;
	mov.f32 	%f820, %f803;
	mov.f32 	%f821, %f803;
	mov.f32 	%f822, %f803;
	mov.f32 	%f823, %f803;
	mov.f32 	%f824, %f803;
	mov.f32 	%f825, %f803;
	mov.f32 	%f826, %f803;
	mov.f32 	%f827, %f803;
	mov.f32 	%f828, %f803;
	mov.f32 	%f829, %f803;
	mov.f32 	%f830, %f803;
	mov.f32 	%f831, %f803;
	mov.f32 	%f832, %f803;
	mov.f32 	%f833, %f803;
	mov.f32 	%f834, %f803;
	mov.f32 	%f835, %f803;
	mov.f32 	%f836, %f803;
	mov.f32 	%f837, %f803;
	mov.f32 	%f838, %f803;
	mov.f32 	%f839, %f803;
	mov.f32 	%f840, %f803;
	mov.f32 	%f841, %f803;
	mov.f32 	%f842, %f803;
	mov.f32 	%f843, %f803;
	mov.f32 	%f844, %f803;
	mov.f32 	%f845, %f803;
	mov.f32 	%f846, %f803;
	mov.f32 	%f847, %f803;
	mov.f32 	%f848, %f803;
	mov.f32 	%f849, %f803;
	mov.f32 	%f850, %f803;
	mov.f32 	%f851, %f803;
	mov.f32 	%f852, %f803;
	mov.f32 	%f853, %f803;
	mov.f32 	%f854, %f803;
	mov.f32 	%f855, %f803;
	mov.f32 	%f856, %f803;
	mov.f32 	%f857, %f803;
	mov.f32 	%f858, %f803;
	mov.f32 	%f859, %f803;
	mov.f32 	%f860, %f803;
	mov.f32 	%f861, %f803;
	mov.f32 	%f862, %f803;
	mov.f32 	%f863, %f803;
	mov.f32 	%f864, %f803;
	mov.f32 	%f865, %f803;
	mov.f32 	%f866, %f803;
	mov.pred 	%p142, %p2;
	mov.u32 	%r842, %r655;
$L__BB0_1:
	.loc	1 0 22
	mov.pred 	%p1, %p142;
	.loc	1 62 22
	add.s32 	%r154, %r839, %r671;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r270, %r271, %r272, %r273 }, [ %r154 + 0 ];
	// end inline asm
	add.s32 	%r159, %r839, %r672;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r366, %r367, %r368, %r369 }, [ %r159 + 0 ];
	// end inline asm
	add.s32 	%r164, %r839, %r673;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r462, %r463, %r464, %r465 }, [ %r164 + 0 ];
	// end inline asm
	add.s32 	%r169, %r839, %r674;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r558, %r559, %r560, %r561 }, [ %r169 + 0 ];
	// end inline asm
	add.s32 	%r174, %r154, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r318, %r319, %r320, %r321 }, [ %r174 + 0 ];
	// end inline asm
	add.s32 	%r179, %r159, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r414, %r415, %r416, %r417 }, [ %r179 + 0 ];
	// end inline asm
	add.s32 	%r184, %r164, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r510, %r511, %r512, %r513 }, [ %r184 + 0 ];
	// end inline asm
	add.s32 	%r189, %r169, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r606, %r607, %r608, %r609 }, [ %r189 + 0 ];
	// end inline asm
	.loc	1 63 36
	add.s32 	%r194, %r839, %r675;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r274, %r275, %r280, %r281 }, [ %r194 + 0 ];
	// end inline asm
	add.s32 	%r199, %r839, %r676;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r370, %r371, %r376, %r377 }, [ %r199 + 0 ];
	// end inline asm
	add.s32 	%r204, %r839, %r677;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r466, %r467, %r472, %r473 }, [ %r204 + 0 ];
	// end inline asm
	add.s32 	%r209, %r839, %r678;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r562, %r563, %r568, %r569 }, [ %r209 + 0 ];
	// end inline asm
	add.s32 	%r214, %r194, 2048;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r286, %r287, %r292, %r293 }, [ %r214 + 0 ];
	// end inline asm
	add.s32 	%r219, %r199, 2048;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r382, %r383, %r388, %r389 }, [ %r219 + 0 ];
	// end inline asm
	add.s32 	%r224, %r204, 2048;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r478, %r479, %r484, %r485 }, [ %r224 + 0 ];
	// end inline asm
	add.s32 	%r229, %r209, 2048;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r574, %r575, %r580, %r581 }, [ %r229 + 0 ];
	// end inline asm
	add.s32 	%r234, %r194, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r298, %r299, %r304, %r305 }, [ %r234 + 0 ];
	// end inline asm
	add.s32 	%r239, %r199, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r394, %r395, %r400, %r401 }, [ %r239 + 0 ];
	// end inline asm
	add.s32 	%r244, %r204, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r490, %r491, %r496, %r497 }, [ %r244 + 0 ];
	// end inline asm
	add.s32 	%r249, %r209, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r586, %r587, %r592, %r593 }, [ %r249 + 0 ];
	// end inline asm
	add.s32 	%r254, %r194, 6144;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r310, %r311, %r316, %r317 }, [ %r254 + 0 ];
	// end inline asm
	add.s32 	%r259, %r199, 6144;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r406, %r407, %r412, %r413 }, [ %r259 + 0 ];
	// end inline asm
	add.s32 	%r264, %r204, 6144;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r502, %r503, %r508, %r509 }, [ %r264 + 0 ];
	// end inline asm
	add.s32 	%r269, %r209, 6144;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 { %r598, %r599, %r604, %r605 }, [ %r269 + 0 ];
	// end inline asm
	.loc	1 63 27
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f803, %f804, %f805, %f806 }, { %r270, %r271, %r272, %r273 }, { %r274, %r275 }, { %f803, %f804, %f805, %f806 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f807, %f808, %f809, %f810 }, { %r270, %r271, %r272, %r273 }, { %r280, %r281 }, { %f807, %f808, %f809, %f810 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f811, %f812, %f813, %f814 }, { %r270, %r271, %r272, %r273 }, { %r286, %r287 }, { %f811, %f812, %f813, %f814 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f815, %f816, %f817, %f818 }, { %r270, %r271, %r272, %r273 }, { %r292, %r293 }, { %f815, %f816, %f817, %f818 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f819, %f820, %f821, %f822 }, { %r270, %r271, %r272, %r273 }, { %r298, %r299 }, { %f819, %f820, %f821, %f822 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f823, %f824, %f825, %f826 }, { %r270, %r271, %r272, %r273 }, { %r304, %r305 }, { %f823, %f824, %f825, %f826 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f827, %f828, %f829, %f830 }, { %r270, %r271, %r272, %r273 }, { %r310, %r311 }, { %f827, %f828, %f829, %f830 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f831, %f832, %f833, %f834 }, { %r270, %r271, %r272, %r273 }, { %r316, %r317 }, { %f831, %f832, %f833, %f834 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f835, %f836, %f837, %f838 }, { %r318, %r319, %r320, %r321 }, { %r274, %r275 }, { %f835, %f836, %f837, %f838 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f839, %f840, %f841, %f842 }, { %r318, %r319, %r320, %r321 }, { %r280, %r281 }, { %f839, %f840, %f841, %f842 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f843, %f844, %f845, %f846 }, { %r318, %r319, %r320, %r321 }, { %r286, %r287 }, { %f843, %f844, %f845, %f846 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f847, %f848, %f849, %f850 }, { %r318, %r319, %r320, %r321 }, { %r292, %r293 }, { %f847, %f848, %f849, %f850 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f851, %f852, %f853, %f854 }, { %r318, %r319, %r320, %r321 }, { %r298, %r299 }, { %f851, %f852, %f853, %f854 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f855, %f856, %f857, %f858 }, { %r318, %r319, %r320, %r321 }, { %r304, %r305 }, { %f855, %f856, %f857, %f858 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f859, %f860, %f861, %f862 }, { %r318, %r319, %r320, %r321 }, { %r310, %r311 }, { %f859, %f860, %f861, %f862 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f863, %f864, %f865, %f866 }, { %r318, %r319, %r320, %r321 }, { %r316, %r317 }, { %f863, %f864, %f865, %f866 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f803, %f804, %f805, %f806 }, { %r366, %r367, %r368, %r369 }, { %r370, %r371 }, { %f803, %f804, %f805, %f806 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f807, %f808, %f809, %f810 }, { %r366, %r367, %r368, %r369 }, { %r376, %r377 }, { %f807, %f808, %f809, %f810 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f811, %f812, %f813, %f814 }, { %r366, %r367, %r368, %r369 }, { %r382, %r383 }, { %f811, %f812, %f813, %f814 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f815, %f816, %f817, %f818 }, { %r366, %r367, %r368, %r369 }, { %r388, %r389 }, { %f815, %f816, %f817, %f818 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f819, %f820, %f821, %f822 }, { %r366, %r367, %r368, %r369 }, { %r394, %r395 }, { %f819, %f820, %f821, %f822 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f823, %f824, %f825, %f826 }, { %r366, %r367, %r368, %r369 }, { %r400, %r401 }, { %f823, %f824, %f825, %f826 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f827, %f828, %f829, %f830 }, { %r366, %r367, %r368, %r369 }, { %r406, %r407 }, { %f827, %f828, %f829, %f830 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f831, %f832, %f833, %f834 }, { %r366, %r367, %r368, %r369 }, { %r412, %r413 }, { %f831, %f832, %f833, %f834 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f835, %f836, %f837, %f838 }, { %r414, %r415, %r416, %r417 }, { %r370, %r371 }, { %f835, %f836, %f837, %f838 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f839, %f840, %f841, %f842 }, { %r414, %r415, %r416, %r417 }, { %r376, %r377 }, { %f839, %f840, %f841, %f842 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f843, %f844, %f845, %f846 }, { %r414, %r415, %r416, %r417 }, { %r382, %r383 }, { %f843, %f844, %f845, %f846 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f847, %f848, %f849, %f850 }, { %r414, %r415, %r416, %r417 }, { %r388, %r389 }, { %f847, %f848, %f849, %f850 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f851, %f852, %f853, %f854 }, { %r414, %r415, %r416, %r417 }, { %r394, %r395 }, { %f851, %f852, %f853, %f854 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f855, %f856, %f857, %f858 }, { %r414, %r415, %r416, %r417 }, { %r400, %r401 }, { %f855, %f856, %f857, %f858 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f859, %f860, %f861, %f862 }, { %r414, %r415, %r416, %r417 }, { %r406, %r407 }, { %f859, %f860, %f861, %f862 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f863, %f864, %f865, %f866 }, { %r414, %r415, %r416, %r417 }, { %r412, %r413 }, { %f863, %f864, %f865, %f866 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f803, %f804, %f805, %f806 }, { %r462, %r463, %r464, %r465 }, { %r466, %r467 }, { %f803, %f804, %f805, %f806 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f807, %f808, %f809, %f810 }, { %r462, %r463, %r464, %r465 }, { %r472, %r473 }, { %f807, %f808, %f809, %f810 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f811, %f812, %f813, %f814 }, { %r462, %r463, %r464, %r465 }, { %r478, %r479 }, { %f811, %f812, %f813, %f814 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f815, %f816, %f817, %f818 }, { %r462, %r463, %r464, %r465 }, { %r484, %r485 }, { %f815, %f816, %f817, %f818 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f819, %f820, %f821, %f822 }, { %r462, %r463, %r464, %r465 }, { %r490, %r491 }, { %f819, %f820, %f821, %f822 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f823, %f824, %f825, %f826 }, { %r462, %r463, %r464, %r465 }, { %r496, %r497 }, { %f823, %f824, %f825, %f826 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f827, %f828, %f829, %f830 }, { %r462, %r463, %r464, %r465 }, { %r502, %r503 }, { %f827, %f828, %f829, %f830 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f831, %f832, %f833, %f834 }, { %r462, %r463, %r464, %r465 }, { %r508, %r509 }, { %f831, %f832, %f833, %f834 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f835, %f836, %f837, %f838 }, { %r510, %r511, %r512, %r513 }, { %r466, %r467 }, { %f835, %f836, %f837, %f838 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f839, %f840, %f841, %f842 }, { %r510, %r511, %r512, %r513 }, { %r472, %r473 }, { %f839, %f840, %f841, %f842 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f843, %f844, %f845, %f846 }, { %r510, %r511, %r512, %r513 }, { %r478, %r479 }, { %f843, %f844, %f845, %f846 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f847, %f848, %f849, %f850 }, { %r510, %r511, %r512, %r513 }, { %r484, %r485 }, { %f847, %f848, %f849, %f850 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f851, %f852, %f853, %f854 }, { %r510, %r511, %r512, %r513 }, { %r490, %r491 }, { %f851, %f852, %f853, %f854 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f855, %f856, %f857, %f858 }, { %r510, %r511, %r512, %r513 }, { %r496, %r497 }, { %f855, %f856, %f857, %f858 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f859, %f860, %f861, %f862 }, { %r510, %r511, %r512, %r513 }, { %r502, %r503 }, { %f859, %f860, %f861, %f862 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f863, %f864, %f865, %f866 }, { %r510, %r511, %r512, %r513 }, { %r508, %r509 }, { %f863, %f864, %f865, %f866 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f803, %f804, %f805, %f806 }, { %r558, %r559, %r560, %r561 }, { %r562, %r563 }, { %f803, %f804, %f805, %f806 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f807, %f808, %f809, %f810 }, { %r558, %r559, %r560, %r561 }, { %r568, %r569 }, { %f807, %f808, %f809, %f810 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f811, %f812, %f813, %f814 }, { %r558, %r559, %r560, %r561 }, { %r574, %r575 }, { %f811, %f812, %f813, %f814 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f815, %f816, %f817, %f818 }, { %r558, %r559, %r560, %r561 }, { %r580, %r581 }, { %f815, %f816, %f817, %f818 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f819, %f820, %f821, %f822 }, { %r558, %r559, %r560, %r561 }, { %r586, %r587 }, { %f819, %f820, %f821, %f822 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f823, %f824, %f825, %f826 }, { %r558, %r559, %r560, %r561 }, { %r592, %r593 }, { %f823, %f824, %f825, %f826 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f827, %f828, %f829, %f830 }, { %r558, %r559, %r560, %r561 }, { %r598, %r599 }, { %f827, %f828, %f829, %f830 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f831, %f832, %f833, %f834 }, { %r558, %r559, %r560, %r561 }, { %r604, %r605 }, { %f831, %f832, %f833, %f834 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f835, %f836, %f837, %f838 }, { %r606, %r607, %r608, %r609 }, { %r562, %r563 }, { %f835, %f836, %f837, %f838 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f839, %f840, %f841, %f842 }, { %r606, %r607, %r608, %r609 }, { %r568, %r569 }, { %f839, %f840, %f841, %f842 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f843, %f844, %f845, %f846 }, { %r606, %r607, %r608, %r609 }, { %r574, %r575 }, { %f843, %f844, %f845, %f846 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f847, %f848, %f849, %f850 }, { %r606, %r607, %r608, %r609 }, { %r580, %r581 }, { %f847, %f848, %f849, %f850 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f851, %f852, %f853, %f854 }, { %r606, %r607, %r608, %r609 }, { %r586, %r587 }, { %f851, %f852, %f853, %f854 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f855, %f856, %f857, %f858 }, { %r606, %r607, %r608, %r609 }, { %r592, %r593 }, { %f855, %f856, %f857, %f858 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f859, %f860, %f861, %f862 }, { %r606, %r607, %r608, %r609 }, { %r598, %r599 }, { %f859, %f860, %f861, %f862 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f32.f16.f16.f32 { %f863, %f864, %f865, %f866 }, { %r606, %r607, %r608, %r609 }, { %r604, %r605 }, { %f863, %f864, %f865, %f866 };
	// end inline asm
	.loc	1 60 21
	add.s32 	%r679, %r841, 1;
	setp.lt.s32 	%p51, %r679, 2;
	selp.b32 	%r841, %r679, 0, %p51;
	.loc	1 62 22
	or.b32  	%r680, %r842, %r4;
	cvt.u64.u32 	%rd89, %r680;
	add.s64 	%rd90, %rd4, %rd89;
	shl.b64 	%rd91, %rd90, 1;
	add.s64 	%rd92, %rd3, %rd91;
	add.s64 	%rd81, %rd92, 256;
	add.s64 	%rd93, %rd5, %rd89;
	shl.b64 	%rd94, %rd93, 1;
	add.s64 	%rd95, %rd3, %rd94;
	add.s64 	%rd82, %rd95, 256;
	add.s64 	%rd96, %rd6, %rd89;
	shl.b64 	%rd97, %rd96, 1;
	add.s64 	%rd98, %rd3, %rd97;
	add.s64 	%rd83, %rd98, 256;
	add.s64 	%rd99, %rd7, %rd89;
	shl.b64 	%rd100, %rd99, 1;
	add.s64 	%rd101, %rd3, %rd100;
	add.s64 	%rd84, %rd101, 256;
	add.s64 	%rd102, %rd8, %rd89;
	shl.b64 	%rd103, %rd102, 1;
	add.s64 	%rd104, %rd3, %rd103;
	add.s64 	%rd85, %rd104, 256;
	add.s64 	%rd105, %rd9, %rd89;
	shl.b64 	%rd106, %rd105, 1;
	add.s64 	%rd107, %rd3, %rd106;
	add.s64 	%rd86, %rd107, 256;
	add.s64 	%rd108, %rd10, %rd89;
	shl.b64 	%rd109, %rd108, 1;
	add.s64 	%rd110, %rd3, %rd109;
	add.s64 	%rd87, %rd110, 256;
	add.s64 	%rd111, %rd11, %rd89;
	shl.b64 	%rd112, %rd111, 1;
	add.s64 	%rd113, %rd3, %rd112;
	add.s64 	%rd88, %rd113, 256;
	shl.b32 	%r681, %r841, 13;
	add.s32 	%r683, %r69, %r681;
	bar.sync 	0;
	add.s32 	%r654, %r683, %r94;
	add.s32 	%r656, %r683, %r96;
	add.s32 	%r658, %r683, %r98;
	add.s32 	%r660, %r683, %r100;
	add.s32 	%r662, %r683, %r102;
	add.s32 	%r664, %r683, %r104;
	add.s32 	%r666, %r683, %r106;
	add.s32 	%r668, %r683, %r108;
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r654 + 0 ], [ %rd81 + 0 ], 0x10, %r655;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r656 + 0 ], [ %rd82 + 0 ], 0x10, %r655;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r658 + 0 ], [ %rd83 + 0 ], 0x10, %r655;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r660 + 0 ], [ %rd84 + 0 ], 0x10, %r655;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r662 + 0 ], [ %rd85 + 0 ], 0x10, %r655;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r664 + 0 ], [ %rd86 + 0 ], 0x10, %r655;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r666 + 0 ], [ %rd87 + 0 ], 0x10, %r655;
	// end inline asm
	// begin inline asm
	@%p2 cp.async.cg.shared.global [ %r668 + 0 ], [ %rd88 + 0 ], 0x10, %r655;
	// end inline asm
	// begin inline asm
	cp.async.commit_group ;
	// end inline asm
	.loc	1 60 21
	add.s32 	%r692, %r840, 1;
	setp.lt.s32 	%p52, %r692, 2;
	selp.b32 	%r840, %r692, 0, %p52;
	.loc	1 62 22
	// begin inline asm
	cp.async.wait_group 0x1;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r693, %r840, 13;
	add.s32 	%r839, %r69, %r693;
	mov.b32 	%r842, 64;
	mov.pred 	%p142, 0;
	.loc	1 60 21
	@%p1 bra 	$L__BB0_1;
	.loc	1 0 21
	cvt.u32.u64 	%r758, %rd1;
	cvt.u32.u64 	%r759, %rd2;
	.loc	1 53 34
	shl.b32 	%r760, %r1, 2;
	and.b32  	%r761, %r760, 60;
	shl.b32 	%r762, %r1, 1;
	and.b32  	%r763, %r762, 6;
	or.b32  	%r764, %r763, 57;
	.loc	1 53 21
	or.b32  	%r765, %r759, %r764;
	.loc	1 54 16
	setp.lt.s32 	%p69, %r765, %r758;
	.loc	1 53 34
	or.b32  	%r766, %r763, 56;
	.loc	1 53 21
	or.b32  	%r767, %r759, %r766;
	.loc	1 54 16
	setp.lt.s32 	%p70, %r767, %r758;
	.loc	1 53 34
	or.b32  	%r768, %r763, 49;
	.loc	1 53 21
	or.b32  	%r769, %r759, %r768;
	.loc	1 54 16
	setp.lt.s32 	%p71, %r769, %r758;
	.loc	1 53 34
	or.b32  	%r770, %r763, 48;
	.loc	1 53 21
	or.b32  	%r771, %r759, %r770;
	.loc	1 54 16
	setp.lt.s32 	%p72, %r771, %r758;
	.loc	1 53 34
	or.b32  	%r772, %r763, 41;
	.loc	1 53 21
	or.b32  	%r773, %r759, %r772;
	.loc	1 54 16
	setp.lt.s32 	%p73, %r773, %r758;
	.loc	1 53 34
	or.b32  	%r774, %r763, 40;
	.loc	1 53 21
	or.b32  	%r775, %r759, %r774;
	.loc	1 54 16
	setp.lt.s32 	%p74, %r775, %r758;
	.loc	1 53 34
	or.b32  	%r776, %r763, 33;
	.loc	1 53 21
	or.b32  	%r777, %r759, %r776;
	.loc	1 54 16
	setp.lt.s32 	%p75, %r777, %r758;
	.loc	1 53 21
	or.b32  	%r778, %r763, %r759;
	or.b32  	%r779, %r778, 32;
	.loc	1 54 16
	setp.lt.s32 	%p76, %r779, %r758;
	.loc	1 53 34
	or.b32  	%r780, %r763, 25;
	.loc	1 53 21
	or.b32  	%r781, %r759, %r780;
	.loc	1 54 16
	setp.lt.s32 	%p77, %r781, %r758;
	.loc	1 53 34
	or.b32  	%r782, %r763, 24;
	.loc	1 53 21
	or.b32  	%r783, %r759, %r782;
	.loc	1 54 16
	setp.lt.s32 	%p78, %r783, %r758;
	.loc	1 53 34
	or.b32  	%r784, %r763, 17;
	.loc	1 53 21
	or.b32  	%r785, %r759, %r784;
	.loc	1 54 16
	setp.lt.s32 	%p79, %r785, %r758;
	.loc	1 53 34
	or.b32  	%r786, %r763, 16;
	.loc	1 53 21
	or.b32  	%r787, %r759, %r786;
	.loc	1 54 16
	setp.lt.s32 	%p80, %r787, %r758;
	.loc	1 53 34
	or.b32  	%r788, %r763, 9;
	.loc	1 53 21
	or.b32  	%r789, %r759, %r788;
	.loc	1 54 16
	setp.lt.s32 	%p81, %r789, %r758;
	.loc	1 53 34
	or.b32  	%r790, %r763, 8;
	.loc	1 53 21
	or.b32  	%r791, %r759, %r790;
	.loc	1 54 16
	setp.lt.s32 	%p82, %r791, %r758;
	.loc	1 53 34
	or.b32  	%r792, %r763, 1;
	.loc	1 53 21
	or.b32  	%r793, %r759, %r792;
	.loc	1 54 16
	setp.lt.s32 	%p83, %r793, %r758;
	setp.lt.s32 	%p84, %r778, %r758;
	.loc	1 53 34
	bfe.u32 	%r794, %r1, 2, 3;
	shr.u32 	%r795, %r1, 1;
	and.b32  	%r796, %r795, 16;
	or.b32  	%r797, %r794, %r796;
	or.b32  	%r798, %r797, 40;
	.loc	1 53 21
	or.b32  	%r799, %r759, %r798;
	.loc	1 54 16
	setp.lt.s32 	%p85, %r799, %r758;
	.loc	1 53 34
	or.b32  	%r800, %r797, 32;
	.loc	1 53 21
	or.b32  	%r801, %r759, %r800;
	.loc	1 54 16
	setp.lt.s32 	%p86, %r801, %r758;
	.loc	1 53 34
	or.b32  	%r802, %r797, 8;
	.loc	1 53 21
	or.b32  	%r803, %r759, %r802;
	.loc	1 54 16
	setp.lt.s32 	%p87, %r803, %r758;
	.loc	1 53 21
	or.b32  	%r804, %r759, %r797;
	.loc	1 54 16
	setp.lt.s32 	%p88, %r804, %r758;
	.loc	1 60 21
	// begin inline asm
	cp.async.wait_group 0x0;
	// end inline asm
	bar.sync 	0;
	.loc	1 70 15
	and.b32  	%r805, %r3, 1;
	shl.b32 	%r806, %r5, 1;
	mov.u32 	%r807, global_smem;
	add.s32 	%r808, %r807, %r806;
	st.shared.u16 	[%r808], %rs1;
	bar.sync 	0;
	shr.u32 	%r809, %r2, 2;
	shl.b32 	%r810, %r805, 4;
	or.b32  	%r811, %r810, %r809;
	shl.b32 	%r812, %r811, 1;
	add.s32 	%r813, %r807, %r812;
	ld.shared.b16 	%rs3, [%r813];
	ld.shared.b16 	%rs4, [%r813+16];
	ld.shared.b16 	%rs5, [%r813+64];
	ld.shared.b16 	%rs6, [%r813+80];
	.loc	1 70 11
	cvt.f32.f16 	%f642, %rs3;
	cvt.f32.f16 	%f643, %rs4;
	cvt.f32.f16 	%f644, %rs5;
	cvt.f32.f16 	%f645, %rs6;
	mul.f32 	%f646, %f803, %f642;
	mul.f32 	%f647, %f804, %f642;
	mul.f32 	%f648, %f805, %f643;
	mul.f32 	%f649, %f806, %f643;
	mul.f32 	%f650, %f807, %f642;
	mul.f32 	%f651, %f808, %f642;
	mul.f32 	%f652, %f809, %f643;
	mul.f32 	%f653, %f810, %f643;
	mul.f32 	%f654, %f811, %f642;
	mul.f32 	%f655, %f812, %f642;
	mul.f32 	%f656, %f813, %f643;
	mul.f32 	%f657, %f814, %f643;
	mul.f32 	%f658, %f817, %f643;
	mul.f32 	%f659, %f818, %f643;
	mul.f32 	%f660, %f835, %f644;
	mul.f32 	%f661, %f836, %f644;
	mul.f32 	%f662, %f837, %f645;
	mul.f32 	%f663, %f838, %f645;
	mul.f32 	%f664, %f839, %f644;
	mul.f32 	%f665, %f840, %f644;
	mul.f32 	%f666, %f841, %f645;
	mul.f32 	%f667, %f842, %f645;
	mul.f32 	%f668, %f843, %f644;
	mul.f32 	%f669, %f844, %f644;
	mul.f32 	%f670, %f845, %f645;
	mul.f32 	%f671, %f846, %f645;
	mul.f32 	%f672, %f847, %f644;
	mul.f32 	%f673, %f848, %f644;
	mul.f32 	%f674, %f849, %f645;
	mul.f32 	%f675, %f850, %f645;
	mul.f32 	%f676, %f851, %f644;
	mul.f32 	%f677, %f852, %f644;
	mul.f32 	%f678, %f853, %f645;
	mul.f32 	%f679, %f854, %f645;
	mul.f32 	%f680, %f855, %f644;
	mul.f32 	%f681, %f856, %f644;
	mul.f32 	%f682, %f857, %f645;
	mul.f32 	%f683, %f858, %f645;
	mul.f32 	%f684, %f859, %f644;
	mul.f32 	%f685, %f860, %f644;
	mul.f32 	%f686, %f861, %f645;
	mul.f32 	%f687, %f862, %f645;
	mul.f32 	%f688, %f865, %f645;
	mul.f32 	%f689, %f866, %f645;
	.loc	1 72 26
	setp.gt.u32 	%p89, %r797, %r763;
	setp.gt.u32 	%p90, %r797, %r792;
	setp.gt.u32 	%p91, %r797, %r790;
	setp.gt.u32 	%p92, %r797, %r788;
	setp.gt.u32 	%p93, %r802, %r788;
	setp.gt.u32 	%p94, %r797, %r786;
	setp.gt.u32 	%p95, %r797, %r784;
	setp.gt.u32 	%p96, %r802, %r786;
	setp.gt.u32 	%p97, %r802, %r784;
	setp.gt.u32 	%p98, %r802, %r782;
	setp.gt.u32 	%p99, %r802, %r780;
	setp.gt.u32 	%p100, %r800, %r776;
	setp.gt.u32 	%p101, %r800, %r774;
	setp.gt.u32 	%p102, %r800, %r772;
	setp.gt.u32 	%p103, %r798, %r772;
	setp.gt.u32 	%p104, %r800, %r770;
	setp.gt.u32 	%p105, %r800, %r768;
	setp.gt.u32 	%p106, %r798, %r770;
	setp.gt.u32 	%p107, %r798, %r768;
	setp.gt.u32 	%p108, %r798, %r766;
	setp.gt.u32 	%p109, %r798, %r764;
	.loc	1 73 29
	selp.f32 	%f690, %f646, 0f00000000, %p84;
	selp.f32 	%f691, %f690, 0f00000000, %p89;
	selp.f32 	%f692, %f691, 0f00000000, %p88;
	selp.f32 	%f693, %f647, 0f00000000, %p83;
	selp.f32 	%f694, %f693, 0f00000000, %p90;
	selp.f32 	%f695, %f694, 0f00000000, %p88;
	selp.f32 	%f696, %f648, 0f00000000, %p84;
	selp.f32 	%f697, %f696, 0f00000000, %p87;
	selp.f32 	%f698, %f649, 0f00000000, %p83;
	selp.f32 	%f699, %f698, 0f00000000, %p87;
	selp.f32 	%f700, %f650, 0f00000000, %p82;
	selp.f32 	%f701, %f700, 0f00000000, %p91;
	selp.f32 	%f702, %f701, 0f00000000, %p88;
	selp.f32 	%f703, %f651, 0f00000000, %p81;
	selp.f32 	%f704, %f703, 0f00000000, %p92;
	selp.f32 	%f705, %f704, 0f00000000, %p88;
	selp.f32 	%f706, %f652, 0f00000000, %p82;
	selp.f32 	%f707, %f706, 0f00000000, %p89;
	selp.f32 	%f708, %f707, 0f00000000, %p87;
	selp.f32 	%f709, %f653, 0f00000000, %p81;
	selp.f32 	%f710, %f709, 0f00000000, %p93;
	selp.f32 	%f711, %f710, 0f00000000, %p87;
	selp.f32 	%f712, %f654, 0f00000000, %p80;
	selp.f32 	%f713, %f712, 0f00000000, %p94;
	selp.f32 	%f714, %f713, 0f00000000, %p88;
	selp.f32 	%f715, %f655, 0f00000000, %p79;
	selp.f32 	%f716, %f715, 0f00000000, %p95;
	selp.f32 	%f717, %f716, 0f00000000, %p88;
	selp.f32 	%f718, %f656, 0f00000000, %p80;
	selp.f32 	%f719, %f718, 0f00000000, %p96;
	selp.f32 	%f720, %f719, 0f00000000, %p87;
	selp.f32 	%f721, %f657, 0f00000000, %p79;
	selp.f32 	%f722, %f721, 0f00000000, %p97;
	selp.f32 	%f723, %f722, 0f00000000, %p87;
	selp.f32 	%f724, %f658, 0f00000000, %p78;
	selp.f32 	%f725, %f724, 0f00000000, %p98;
	selp.f32 	%f726, %f725, 0f00000000, %p87;
	selp.f32 	%f727, %f659, 0f00000000, %p77;
	selp.f32 	%f728, %f727, 0f00000000, %p99;
	selp.f32 	%f729, %f728, 0f00000000, %p87;
	selp.f32 	%f730, %f660, 0f00000000, %p84;
	selp.f32 	%f731, %f730, 0f00000000, %p86;
	selp.f32 	%f732, %f661, 0f00000000, %p83;
	selp.f32 	%f733, %f732, 0f00000000, %p86;
	selp.f32 	%f734, %f662, 0f00000000, %p84;
	selp.f32 	%f735, %f734, 0f00000000, %p85;
	selp.f32 	%f736, %f663, 0f00000000, %p83;
	selp.f32 	%f737, %f736, 0f00000000, %p85;
	selp.f32 	%f738, %f664, 0f00000000, %p82;
	selp.f32 	%f739, %f738, 0f00000000, %p86;
	selp.f32 	%f740, %f665, 0f00000000, %p81;
	selp.f32 	%f741, %f740, 0f00000000, %p86;
	selp.f32 	%f742, %f666, 0f00000000, %p82;
	selp.f32 	%f743, %f742, 0f00000000, %p85;
	selp.f32 	%f744, %f667, 0f00000000, %p81;
	selp.f32 	%f745, %f744, 0f00000000, %p85;
	selp.f32 	%f746, %f668, 0f00000000, %p80;
	selp.f32 	%f747, %f746, 0f00000000, %p86;
	selp.f32 	%f748, %f669, 0f00000000, %p79;
	selp.f32 	%f749, %f748, 0f00000000, %p86;
	selp.f32 	%f750, %f670, 0f00000000, %p80;
	selp.f32 	%f751, %f750, 0f00000000, %p85;
	selp.f32 	%f752, %f671, 0f00000000, %p79;
	selp.f32 	%f753, %f752, 0f00000000, %p85;
	selp.f32 	%f754, %f672, 0f00000000, %p78;
	selp.f32 	%f755, %f754, 0f00000000, %p86;
	selp.f32 	%f756, %f673, 0f00000000, %p77;
	selp.f32 	%f757, %f756, 0f00000000, %p86;
	selp.f32 	%f758, %f674, 0f00000000, %p78;
	selp.f32 	%f759, %f758, 0f00000000, %p85;
	selp.f32 	%f760, %f675, 0f00000000, %p77;
	selp.f32 	%f761, %f760, 0f00000000, %p85;
	selp.f32 	%f762, %f676, 0f00000000, %p76;
	selp.f32 	%f763, %f762, 0f00000000, %p89;
	selp.f32 	%f764, %f763, 0f00000000, %p86;
	selp.f32 	%f765, %f677, 0f00000000, %p75;
	selp.f32 	%f766, %f765, 0f00000000, %p100;
	selp.f32 	%f767, %f766, 0f00000000, %p86;
	selp.f32 	%f768, %f678, 0f00000000, %p76;
	selp.f32 	%f769, %f768, 0f00000000, %p85;
	selp.f32 	%f770, %f679, 0f00000000, %p75;
	selp.f32 	%f771, %f770, 0f00000000, %p85;
	selp.f32 	%f772, %f680, 0f00000000, %p74;
	selp.f32 	%f773, %f772, 0f00000000, %p101;
	selp.f32 	%f774, %f773, 0f00000000, %p86;
	selp.f32 	%f775, %f681, 0f00000000, %p73;
	selp.f32 	%f776, %f775, 0f00000000, %p102;
	selp.f32 	%f777, %f776, 0f00000000, %p86;
	selp.f32 	%f778, %f682, 0f00000000, %p74;
	selp.f32 	%f779, %f778, 0f00000000, %p89;
	selp.f32 	%f780, %f779, 0f00000000, %p85;
	selp.f32 	%f781, %f683, 0f00000000, %p73;
	selp.f32 	%f782, %f781, 0f00000000, %p103;
	selp.f32 	%f783, %f782, 0f00000000, %p85;
	selp.f32 	%f784, %f684, 0f00000000, %p72;
	selp.f32 	%f785, %f784, 0f00000000, %p104;
	selp.f32 	%f786, %f785, 0f00000000, %p86;
	selp.f32 	%f787, %f685, 0f00000000, %p71;
	selp.f32 	%f788, %f787, 0f00000000, %p105;
	selp.f32 	%f789, %f788, 0f00000000, %p86;
	selp.f32 	%f790, %f686, 0f00000000, %p72;
	selp.f32 	%f791, %f790, 0f00000000, %p106;
	selp.f32 	%f792, %f791, 0f00000000, %p85;
	selp.f32 	%f793, %f687, 0f00000000, %p71;
	selp.f32 	%f794, %f793, 0f00000000, %p107;
	selp.f32 	%f795, %f794, 0f00000000, %p85;
	selp.f32 	%f796, %f688, 0f00000000, %p70;
	selp.f32 	%f797, %f796, 0f00000000, %p108;
	selp.f32 	%f798, %f797, 0f00000000, %p85;
	selp.f32 	%f799, %f689, 0f00000000, %p69;
	selp.f32 	%f800, %f799, 0f00000000, %p109;
	selp.f32 	%f801, %f800, 0f00000000, %p85;
	.loc	1 74 48
	shl.b32 	%r814, %r6, 6;
	.loc	1 74 32
	mul.wide.s32 	%rd130, %r814, 4;
	add.s64 	%rd131, %rd12, %rd130;
	.loc	1 53 34
	bfe.u32 	%r815, %r1, 4, 2;
	or.b32  	%r816, %r815, 60;
	or.b32  	%r817, %r815, 56;
	or.b32  	%r818, %r815, 52;
	or.b32  	%r819, %r815, 48;
	or.b32  	%r820, %r815, 44;
	or.b32  	%r821, %r815, 40;
	or.b32  	%r822, %r815, 36;
	or.b32  	%r823, %r815, 32;
	or.b32  	%r824, %r815, 28;
	or.b32  	%r825, %r815, 24;
	or.b32  	%r826, %r815, 20;
	or.b32  	%r827, %r815, 16;
	or.b32  	%r828, %r815, 12;
	or.b32  	%r829, %r815, 8;
	or.b32  	%r830, %r815, 4;
	cvt.u64.u32 	%rd132, %r815;
	cvt.u64.u32 	%rd133, %r830;
	cvt.u64.u32 	%rd134, %r829;
	cvt.u64.u32 	%rd135, %r828;
	cvt.u64.u32 	%rd136, %r827;
	cvt.u64.u32 	%rd137, %r826;
	cvt.u64.u32 	%rd138, %r825;
	cvt.u64.u32 	%rd139, %r824;
	cvt.u64.u32 	%rd140, %r823;
	cvt.u64.u32 	%rd141, %r822;
	cvt.u64.u32 	%rd142, %r821;
	cvt.u64.u32 	%rd143, %r820;
	cvt.u64.u32 	%rd144, %r819;
	cvt.u64.u32 	%rd145, %r818;
	cvt.u64.u32 	%rd146, %r817;
	cvt.u64.u32 	%rd147, %r816;
	.loc	1 57 18
	or.b64  	%rd148, %rd2, %rd147;
	or.b64  	%rd149, %rd2, %rd146;
	or.b64  	%rd150, %rd2, %rd145;
	or.b64  	%rd151, %rd2, %rd144;
	or.b64  	%rd152, %rd2, %rd143;
	or.b64  	%rd153, %rd2, %rd142;
	or.b64  	%rd154, %rd2, %rd141;
	or.b64  	%rd155, %rd2, %rd140;
	or.b64  	%rd156, %rd2, %rd139;
	or.b64  	%rd157, %rd2, %rd138;
	or.b64  	%rd158, %rd2, %rd137;
	or.b64  	%rd159, %rd2, %rd136;
	or.b64  	%rd160, %rd2, %rd135;
	or.b64  	%rd161, %rd2, %rd134;
	or.b64  	%rd162, %rd2, %rd133;
	or.b64  	%rd163, %rd2, %rd132;
	.loc	1 75 18
	shl.b64 	%rd164, %rd163, 12;
	mul.wide.u32 	%rd165, %r761, 4;
	or.b64  	%rd166, %rd164, %rd165;
	add.s64 	%rd114, %rd131, %rd166;
	shl.b64 	%rd167, %rd162, 12;
	or.b64  	%rd168, %rd167, %rd165;
	add.s64 	%rd115, %rd131, %rd168;
	shl.b64 	%rd169, %rd161, 12;
	or.b64  	%rd170, %rd169, %rd165;
	add.s64 	%rd116, %rd131, %rd170;
	shl.b64 	%rd171, %rd160, 12;
	or.b64  	%rd172, %rd171, %rd165;
	add.s64 	%rd117, %rd131, %rd172;
	shl.b64 	%rd173, %rd159, 12;
	or.b64  	%rd174, %rd173, %rd165;
	add.s64 	%rd118, %rd131, %rd174;
	shl.b64 	%rd175, %rd158, 12;
	or.b64  	%rd176, %rd175, %rd165;
	add.s64 	%rd119, %rd131, %rd176;
	shl.b64 	%rd177, %rd157, 12;
	or.b64  	%rd178, %rd177, %rd165;
	add.s64 	%rd120, %rd131, %rd178;
	shl.b64 	%rd179, %rd156, 12;
	or.b64  	%rd180, %rd179, %rd165;
	add.s64 	%rd121, %rd131, %rd180;
	shl.b64 	%rd181, %rd155, 12;
	or.b64  	%rd182, %rd181, %rd165;
	add.s64 	%rd122, %rd131, %rd182;
	shl.b64 	%rd183, %rd154, 12;
	or.b64  	%rd184, %rd183, %rd165;
	add.s64 	%rd123, %rd131, %rd184;
	shl.b64 	%rd185, %rd153, 12;
	or.b64  	%rd186, %rd185, %rd165;
	add.s64 	%rd124, %rd131, %rd186;
	shl.b64 	%rd187, %rd152, 12;
	or.b64  	%rd188, %rd187, %rd165;
	add.s64 	%rd125, %rd131, %rd188;
	shl.b64 	%rd189, %rd151, 12;
	or.b64  	%rd190, %rd189, %rd165;
	add.s64 	%rd126, %rd131, %rd190;
	shl.b64 	%rd191, %rd150, 12;
	or.b64  	%rd192, %rd191, %rd165;
	add.s64 	%rd127, %rd131, %rd192;
	shl.b64 	%rd193, %rd149, 12;
	or.b64  	%rd194, %rd193, %rd165;
	add.s64 	%rd128, %rd131, %rd194;
	shl.b64 	%rd195, %rd148, 12;
	or.b64  	%rd196, %rd195, %rd165;
	add.s64 	%rd129, %rd131, %rd196;
	setp.gt.s64 	%p110, %rd148, -1;
	setp.gt.s64 	%p111, %rd149, -1;
	setp.gt.s64 	%p112, %rd150, -1;
	setp.gt.s64 	%p113, %rd151, -1;
	setp.gt.s64 	%p114, %rd152, -1;
	setp.gt.s64 	%p115, %rd153, -1;
	setp.gt.s64 	%p116, %rd154, -1;
	setp.gt.s64 	%p117, %rd155, -1;
	setp.gt.s64 	%p118, %rd156, -1;
	setp.gt.s64 	%p119, %rd157, -1;
	setp.gt.s64 	%p120, %rd158, -1;
	setp.gt.s64 	%p121, %rd159, -1;
	setp.gt.s64 	%p122, %rd160, -1;
	setp.gt.s64 	%p123, %rd161, -1;
	setp.gt.s64 	%p124, %rd162, -1;
	setp.gt.s64 	%p125, %rd163, -1;
	setp.lt.s64 	%p126, %rd163, %rd1;
	setp.lt.s64 	%p127, %rd162, %rd1;
	setp.lt.s64 	%p128, %rd161, %rd1;
	setp.lt.s64 	%p129, %rd160, %rd1;
	setp.lt.s64 	%p130, %rd159, %rd1;
	setp.lt.s64 	%p131, %rd158, %rd1;
	setp.lt.s64 	%p132, %rd157, %rd1;
	setp.lt.s64 	%p133, %rd156, %rd1;
	setp.lt.s64 	%p134, %rd155, %rd1;
	setp.lt.s64 	%p135, %rd154, %rd1;
	setp.lt.s64 	%p136, %rd153, %rd1;
	setp.lt.s64 	%p137, %rd152, %rd1;
	setp.lt.s64 	%p138, %rd151, %rd1;
	setp.lt.s64 	%p139, %rd150, %rd1;
	setp.lt.s64 	%p140, %rd149, %rd1;
	setp.lt.s64 	%p141, %rd148, %rd1;
	and.pred  	%p53, %p125, %p126;
	and.pred  	%p54, %p124, %p127;
	and.pred  	%p55, %p123, %p128;
	and.pred  	%p56, %p122, %p129;
	and.pred  	%p57, %p121, %p130;
	and.pred  	%p58, %p120, %p131;
	and.pred  	%p59, %p119, %p132;
	and.pred  	%p60, %p118, %p133;
	and.pred  	%p61, %p117, %p134;
	and.pred  	%p62, %p116, %p135;
	and.pred  	%p63, %p115, %p136;
	and.pred  	%p64, %p114, %p137;
	and.pred  	%p65, %p113, %p138;
	and.pred  	%p66, %p112, %p139;
	and.pred  	%p67, %p111, %p140;
	and.pred  	%p68, %p110, %p141;
	bar.sync 	0;
	mad.lo.s32 	%r831, %r811, 68, %r763;
	shl.b32 	%r832, %r831, 2;
	add.s32 	%r833, %r807, %r832;
	st.shared.v2.f32 	[%r833], {%f692, %f695};
	st.shared.v2.f32 	[%r833+2176], {%f697, %f699};
	st.shared.v2.f32 	[%r833+32], {%f702, %f705};
	st.shared.v2.f32 	[%r833+2208], {%f708, %f711};
	st.shared.v2.f32 	[%r833+64], {%f714, %f717};
	st.shared.v2.f32 	[%r833+2240], {%f720, %f723};
	mov.f32 	%f802, 0f00000000;
	st.shared.v2.f32 	[%r833+96], {%f802, %f802};
	st.shared.v2.f32 	[%r833+2272], {%f726, %f729};
	st.shared.v2.f32 	[%r833+128], {%f802, %f802};
	st.shared.v2.f32 	[%r833+2304], {%f802, %f802};
	st.shared.v2.f32 	[%r833+160], {%f802, %f802};
	st.shared.v2.f32 	[%r833+2336], {%f802, %f802};
	st.shared.v2.f32 	[%r833+192], {%f802, %f802};
	st.shared.v2.f32 	[%r833+2368], {%f802, %f802};
	st.shared.v2.f32 	[%r833+224], {%f802, %f802};
	st.shared.v2.f32 	[%r833+2400], {%f802, %f802};
	bar.sync 	0;
	shl.b32 	%r834, %r805, 1;
	or.b32  	%r835, %r834, %r15;
	mad.lo.s32 	%r836, %r835, 68, %r761;
	shl.b32 	%r837, %r836, 2;
	add.s32 	%r838, %r807, %r837;
	ld.shared.v4.u32 	{%r694, %r695, %r696, %r697}, [%r838];
	ld.shared.v4.u32 	{%r698, %r699, %r700, %r701}, [%r838+1088];
	ld.shared.v4.u32 	{%r702, %r703, %r704, %r705}, [%r838+2176];
	ld.shared.v4.u32 	{%r706, %r707, %r708, %r709}, [%r838+3264];
	ld.shared.v4.u32 	{%r710, %r711, %r712, %r713}, [%r838+4352];
	ld.shared.v4.u32 	{%r714, %r715, %r716, %r717}, [%r838+5440];
	ld.shared.v4.u32 	{%r718, %r719, %r720, %r721}, [%r838+6528];
	ld.shared.v4.u32 	{%r722, %r723, %r724, %r725}, [%r838+7616];
	bar.sync 	0;
	st.shared.v2.f32 	[%r833], {%f731, %f733};
	st.shared.v2.f32 	[%r833+2176], {%f735, %f737};
	st.shared.v2.f32 	[%r833+32], {%f739, %f741};
	st.shared.v2.f32 	[%r833+2208], {%f743, %f745};
	st.shared.v2.f32 	[%r833+64], {%f747, %f749};
	st.shared.v2.f32 	[%r833+2240], {%f751, %f753};
	st.shared.v2.f32 	[%r833+96], {%f755, %f757};
	st.shared.v2.f32 	[%r833+2272], {%f759, %f761};
	st.shared.v2.f32 	[%r833+128], {%f764, %f767};
	st.shared.v2.f32 	[%r833+2304], {%f769, %f771};
	st.shared.v2.f32 	[%r833+160], {%f774, %f777};
	st.shared.v2.f32 	[%r833+2336], {%f780, %f783};
	st.shared.v2.f32 	[%r833+192], {%f786, %f789};
	st.shared.v2.f32 	[%r833+2368], {%f792, %f795};
	st.shared.v2.f32 	[%r833+224], {%f802, %f802};
	st.shared.v2.f32 	[%r833+2400], {%f798, %f801};
	bar.sync 	0;
	ld.shared.v4.u32 	{%r726, %r727, %r728, %r729}, [%r838];
	ld.shared.v4.u32 	{%r730, %r731, %r732, %r733}, [%r838+1088];
	ld.shared.v4.u32 	{%r734, %r735, %r736, %r737}, [%r838+2176];
	ld.shared.v4.u32 	{%r738, %r739, %r740, %r741}, [%r838+3264];
	ld.shared.v4.u32 	{%r742, %r743, %r744, %r745}, [%r838+4352];
	ld.shared.v4.u32 	{%r746, %r747, %r748, %r749}, [%r838+5440];
	ld.shared.v4.u32 	{%r750, %r751, %r752, %r753}, [%r838+6528];
	ld.shared.v4.u32 	{%r754, %r755, %r756, %r757}, [%r838+7616];
	// begin inline asm
	@%p53 st.global.v4.b32 [ %rd114 + 0 ], { %r694, %r695, %r696, %r697 };
	// end inline asm
	// begin inline asm
	@%p54 st.global.v4.b32 [ %rd115 + 0 ], { %r698, %r699, %r700, %r701 };
	// end inline asm
	// begin inline asm
	@%p55 st.global.v4.b32 [ %rd116 + 0 ], { %r702, %r703, %r704, %r705 };
	// end inline asm
	// begin inline asm
	@%p56 st.global.v4.b32 [ %rd117 + 0 ], { %r706, %r707, %r708, %r709 };
	// end inline asm
	// begin inline asm
	@%p57 st.global.v4.b32 [ %rd118 + 0 ], { %r710, %r711, %r712, %r713 };
	// end inline asm
	// begin inline asm
	@%p58 st.global.v4.b32 [ %rd119 + 0 ], { %r714, %r715, %r716, %r717 };
	// end inline asm
	// begin inline asm
	@%p59 st.global.v4.b32 [ %rd120 + 0 ], { %r718, %r719, %r720, %r721 };
	// end inline asm
	// begin inline asm
	@%p60 st.global.v4.b32 [ %rd121 + 0 ], { %r722, %r723, %r724, %r725 };
	// end inline asm
	// begin inline asm
	@%p61 st.global.v4.b32 [ %rd122 + 0 ], { %r726, %r727, %r728, %r729 };
	// end inline asm
	// begin inline asm
	@%p62 st.global.v4.b32 [ %rd123 + 0 ], { %r730, %r731, %r732, %r733 };
	// end inline asm
	// begin inline asm
	@%p63 st.global.v4.b32 [ %rd124 + 0 ], { %r734, %r735, %r736, %r737 };
	// end inline asm
	// begin inline asm
	@%p64 st.global.v4.b32 [ %rd125 + 0 ], { %r738, %r739, %r740, %r741 };
	// end inline asm
	// begin inline asm
	@%p65 st.global.v4.b32 [ %rd126 + 0 ], { %r742, %r743, %r744, %r745 };
	// end inline asm
	// begin inline asm
	@%p66 st.global.v4.b32 [ %rd127 + 0 ], { %r746, %r747, %r748, %r749 };
	// end inline asm
	// begin inline asm
	@%p67 st.global.v4.b32 [ %rd128 + 0 ], { %r750, %r751, %r752, %r753 };
	// end inline asm
	// begin inline asm
	@%p68 st.global.v4.b32 [ %rd129 + 0 ], { %r754, %r755, %r756, %r757 };
	// end inline asm
	.loc	1 75 4
	ret;
$L__tmp1:
$L__func_end0:

}
	.file	1 "D:\\Users\\Louis\\PycharmProjects\\Master_thesis\\Babilong_Benchmark\\.venv\\Lib\\site-packages\\fla\\ops\\common\\chunk_scaled_dot_kkt.py"
	.section	.debug_abbrev
	{
.b8 1
.b8 17
.b8 0
.b8 37
.b8 8
.b8 19
.b8 5
.b8 3
.b8 8
.b8 16
.b8 6
.b8 27
.b8 8
.b8 17
.b8 1
.b8 18
.b8 1
.b8 0
.b8 0
.b8 0
	}
	.section	.debug_info
	{
.b32 164
.b8 2
.b8 0
.b32 .debug_abbrev
.b8 8
.b8 1
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2
.b8 0
.b8 99
.b8 104
.b8 117
.b8 110
.b8 107
.b8 95
.b8 115
.b8 99
.b8 97
.b8 108
.b8 101
.b8 100
.b8 95
.b8 100
.b8 111
.b8 116
.b8 95
.b8 107
.b8 107
.b8 116
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line
.b8 68
.b8 58
.b8 92
.b8 85
.b8 115
.b8 101
.b8 114
.b8 115
.b8 92
.b8 76
.b8 111
.b8 117
.b8 105
.b8 115
.b8 92
.b8 80
.b8 121
.b8 99
.b8 104
.b8 97
.b8 114
.b8 109
.b8 80
.b8 114
.b8 111
.b8 106
.b8 101
.b8 99
.b8 116
.b8 115
.b8 92
.b8 77
.b8 97
.b8 115
.b8 116
.b8 101
.b8 114
.b8 95
.b8 116
.b8 104
.b8 101
.b8 115
.b8 105
.b8 115
.b8 92
.b8 66
.b8 97
.b8 98
.b8 105
.b8 108
.b8 111
.b8 110
.b8 103
.b8 95
.b8 66
.b8 101
.b8 110
.b8 99
.b8 104
.b8 109
.b8 97
.b8 114
.b8 107
.b8 92
.b8 46
.b8 118
.b8 101
.b8 110
.b8 118
.b8 92
.b8 76
.b8 105
.b8 98
.b8 92
.b8 115
.b8 105
.b8 116
.b8 101
.b8 45
.b8 112
.b8 97
.b8 99
.b8 107
.b8 97
.b8 103
.b8 101
.b8 115
.b8 92
.b8 102
.b8 108
.b8 97
.b8 92
.b8 111
.b8 112
.b8 115
.b8 92
.b8 99
.b8 111
.b8 109
.b8 109
.b8 111
.b8 110
.b8 0
.b64 $L__func_begin0
.b64 $L__func_end0
	}
	.section	.debug_loc	{	}
