

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Sat Nov 30 13:37:42 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.203|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  5617|  44385|  5617|  44385|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |                         |    Latency   |  Iteration |  Initiation Interval  |  Trip  |          |
        |        Loop Name        |  min |  max  |   Latency  |  achieved |   target  |  Count | Pipelined|
        +-------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |- Loop 1                 |  5616|  44384| 702 ~ 2774 |          -|          -| 8 ~ 16 |    no    |
        | + Loop 1.1              |   700|   2772|  100 ~ 198 |          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1          |    98|    196|          14|          -|          -| 7 ~ 14 |    no    |
        |   +++ Loop 1.1.1.1      |    12|     12|           6|          -|          -|       2|    no    |
        |    ++++ Loop 1.1.1.1.1  |     4|      4|           2|          -|          -|       2|    no    |
        +-------------------------+------+-------+------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      0|       0|    278|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    119|
|Register         |        -|      -|     149|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     149|    397|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------------------------------+----------------------------------------------+---------------------+
    |                     Instance                     |                    Module                    |      Expression     |
    +--------------------------------------------------+----------------------------------------------+---------------------+
    |network_ama_addmuladd_9ns_5ns_7ns_5ns_14_1_1_U17  |network_ama_addmuladd_9ns_5ns_7ns_5ns_14_1_1  | (i0 + i1) * i2 + i3 |
    +--------------------------------------------------+----------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_293_p2       |     *    |      0|  0|  41|           6|           8|
    |grp_fu_420_p0        |     +    |      0|  0|  15|           9|           9|
    |in_h_1_fu_349_p2     |     +    |      0|  0|  10|           1|           2|
    |in_w_1_fu_375_p2     |     +    |      0|  0|  10|           1|           2|
    |next_mul3_fu_227_p2  |     +    |      0|  0|  15|           8|           8|
    |next_mul_fu_232_p2   |     +    |      0|  0|  15|           9|           9|
    |out_d_3_fu_246_p2    |     +    |      0|  0|  15|           5|           1|
    |out_h_3_fu_261_p2    |     +    |      0|  0|  13|           4|           1|
    |out_w_3_fu_307_p2    |     +    |      0|  0|  13|           4|           1|
    |tmp_55_fu_329_p2     |     +    |      0|  0|  12|          12|          12|
    |tmp_59_fu_404_p2     |     +    |      0|  0|  19|          14|          14|
    |tmp_62_fu_390_p2     |     +    |      0|  0|  19|          14|          14|
    |tmp_fu_283_p2        |     +    |      0|  0|  15|           8|           8|
    |exitcond1_fu_343_p2  |   icmp   |      0|  0|   9|           2|           3|
    |exitcond2_fu_302_p2  |   icmp   |      0|  0|  11|           5|           5|
    |exitcond3_fu_256_p2  |   icmp   |      0|  0|  11|           5|           5|
    |exitcond4_fu_241_p2  |   icmp   |      0|  0|  11|           6|           6|
    |exitcond_fu_369_p2   |   icmp   |      0|  0|   9|           2|           3|
    |tmp_61_fu_414_p2     |   icmp   |      0|  0|  13|          16|          16|
    |tmp_58_fu_381_p2     |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 278|         132|         128|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  41|          8|    1|          8|
    |in_h_reg_177      |   9|          2|    2|          4|
    |in_w_reg_188      |   9|          2|    2|          4|
    |input_r_address0  |  15|          3|   14|         42|
    |out_d_reg_120     |   9|          2|    5|         10|
    |out_h_reg_155     |   9|          2|    4|          8|
    |out_w_reg_166     |   9|          2|    4|          8|
    |phi_mul2_reg_143  |   9|          2|    8|         16|
    |phi_mul_reg_131   |   9|          2|    9|         18|
    +------------------+----+-----------+-----+-----------+
    |Total             | 119|         25|   49|        118|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   7|   0|    7|          0|
    |in_h_1_reg_524       |   2|   0|    2|          0|
    |in_h_reg_177         |   2|   0|    2|          0|
    |in_w_1_reg_538       |   2|   0|    2|          0|
    |in_w_reg_188         |   2|   0|    2|          0|
    |next_mul3_reg_462    |   8|   0|    8|          0|
    |next_mul_reg_467     |   9|   0|    9|          0|
    |out_d_3_reg_475      |   5|   0|    5|          0|
    |out_d_reg_120        |   5|   0|    5|          0|
    |out_h_3_reg_483      |   4|   0|    4|          0|
    |out_h_reg_155        |   4|   0|    4|          0|
    |out_w_3_reg_501      |   4|   0|    4|          0|
    |out_w_reg_166        |   4|   0|    4|          0|
    |output_addr_reg_511  |  12|   0|   14|          2|
    |phi_mul2_reg_143     |   8|   0|    8|          0|
    |phi_mul_reg_131      |   9|   0|    9|          0|
    |tmp1_reg_493         |  12|   0|   12|          0|
    |tmp_27_reg_516       |   1|   0|    1|          0|
    |tmp_57_reg_529       |  14|   0|   14|          0|
    |tmp_58_reg_543       |   1|   0|    1|          0|
    |tmp_73_cast_reg_447  |   7|   0|   14|          7|
    |tmp_74_cast_reg_452  |   6|   0|    8|          2|
    |tmp_75_cast_reg_457  |   6|   0|   12|          6|
    |tmp_80_cast_reg_488  |   4|   0|    9|          5|
    |tmp_83_cast_reg_506  |   4|   0|   14|         10|
    |tmp_cast_reg_442     |   7|   0|    9|          2|
    +---------------------+----+----+-----+-----------+
    |Total                | 149|   0|  183|         34|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|input_height       |  in |    7|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    6|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    5|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    5|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
|output_r_q0        |  in |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)"   --->   Operation 8 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)"   --->   Operation 9 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)"   --->   Operation 10 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)"   --->   Operation 11 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)"   --->   Operation 12 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_width_cast3 = sext i5 %output_width_read to i6"   --->   Operation 13 'sext' 'output_width_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_height_cast2 = sext i5 %output_height_read to i6"   --->   Operation 14 'sext' 'output_height_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_width_cast = sext i6 %input_width_read to i7"   --->   Operation 15 'sext' 'input_width_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_cast = zext i7 %input_height_read to i9" [layers_c/max_pooling2d.cpp:21]   --->   Operation 16 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_73_cast = zext i7 %input_width_cast to i14"   --->   Operation 17 'zext' 'tmp_73_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_74_cast = zext i6 %output_height_cast2 to i8" [layers_c/max_pooling2d.cpp:21]   --->   Operation 18 'zext' 'tmp_74_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_75_cast = zext i6 %output_width_cast3 to i12"   --->   Operation 19 'zext' 'tmp_75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/max_pooling2d.cpp:14]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%out_d = phi i5 [ 0, %0 ], [ %out_d_3, %.loopexit.loopexit ]"   --->   Operation 21 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]" [layers_c/max_pooling2d.cpp:21]   --->   Operation 22 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i8 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]" [layers_c/max_pooling2d.cpp:21]   --->   Operation 23 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.91ns)   --->   "%next_mul3 = add i8 %phi_mul2, %tmp_74_cast" [layers_c/max_pooling2d.cpp:21]   --->   Operation 24 'add' 'next_mul3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.82ns)   --->   "%next_mul = add i9 %phi_mul, %tmp_cast" [layers_c/max_pooling2d.cpp:21]   --->   Operation 25 'add' 'next_mul' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%out_d_cast = zext i5 %out_d to i6" [layers_c/max_pooling2d.cpp:14]   --->   Operation 26 'zext' 'out_d_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.42ns)   --->   "%exitcond4 = icmp eq i6 %out_d_cast, %output_depth_read" [layers_c/max_pooling2d.cpp:14]   --->   Operation 27 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.78ns)   --->   "%out_d_3 = add i5 %out_d, 1" [layers_c/max_pooling2d.cpp:14]   --->   Operation 29 'add' 'out_d_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %6, label %.preheader7.preheader" [layers_c/max_pooling2d.cpp:14]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader7" [layers_c/max_pooling2d.cpp:15]   --->   Operation 31 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 32 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.08>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%out_h = phi i4 [ %out_h_3, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]"   --->   Operation 33 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%out_h_cast = zext i4 %out_h to i5" [layers_c/max_pooling2d.cpp:15]   --->   Operation 34 'zext' 'out_h_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %out_h_cast, %output_height_read" [layers_c/max_pooling2d.cpp:15]   --->   Operation 35 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 36 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.73ns)   --->   "%out_h_3 = add i4 %out_h, 1" [layers_c/max_pooling2d.cpp:15]   --->   Operation 37 'add' 'out_h_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader6.preheader" [layers_c/max_pooling2d.cpp:15]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_79_cast1 = zext i4 %out_h to i8" [layers_c/max_pooling2d.cpp:21]   --->   Operation 39 'zext' 'tmp_79_cast1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [layers_c/max_pooling2d.cpp:21]   --->   Operation 40 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_80_cast = zext i5 %tmp_s to i9" [layers_c/max_pooling2d.cpp:21]   --->   Operation 41 'zext' 'tmp_80_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.91ns)   --->   "%tmp = add i8 %tmp_79_cast1, %phi_mul2" [layers_c/max_pooling2d.cpp:21]   --->   Operation 42 'add' 'tmp' <Predicate = (!exitcond3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_cast_34 = zext i8 %tmp to i12" [layers_c/max_pooling2d.cpp:21]   --->   Operation 43 'zext' 'tmp_cast_34' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (4.17ns)   --->   "%tmp1 = mul i12 %tmp_75_cast, %tmp_cast_34" [layers_c/max_pooling2d.cpp:21]   --->   Operation 44 'mul' 'tmp1' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.76ns)   --->   "br label %.preheader6" [layers_c/max_pooling2d.cpp:16]   --->   Operation 45 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 46 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%out_w = phi i4 [ 0, %.preheader6.preheader ], [ %out_w_3, %.preheader6.loopexit ]"   --->   Operation 47 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%out_w_cast = zext i4 %out_w to i5" [layers_c/max_pooling2d.cpp:16]   --->   Operation 48 'zext' 'out_w_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %out_w_cast, %output_width_read" [layers_c/max_pooling2d.cpp:16]   --->   Operation 49 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 50 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.73ns)   --->   "%out_w_3 = add i4 %out_w, 1" [layers_c/max_pooling2d.cpp:16]   --->   Operation 51 'add' 'out_w_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader7.loopexit, label %.preheader5.preheader" [layers_c/max_pooling2d.cpp:16]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_82_cast9 = zext i4 %out_w to i12" [layers_c/max_pooling2d.cpp:21]   --->   Operation 53 'zext' 'tmp_82_cast9' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_54 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_w, i1 false)" [layers_c/max_pooling2d.cpp:21]   --->   Operation 54 'bitconcatenate' 'tmp_54' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_83_cast = zext i5 %tmp_54 to i14" [layers_c/max_pooling2d.cpp:21]   --->   Operation 55 'zext' 'tmp_83_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.54ns)   --->   "%tmp_55 = add i12 %tmp_82_cast9, %tmp1" [layers_c/max_pooling2d.cpp:21]   --->   Operation 56 'add' 'tmp_55' <Predicate = (!exitcond2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_56 = zext i12 %tmp_55 to i64" [layers_c/max_pooling2d.cpp:21]   --->   Operation 57 'zext' 'tmp_56' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_56" [layers_c/max_pooling2d.cpp:21]   --->   Operation 58 'getelementptr' 'output_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.76ns)   --->   "br label %.preheader5" [layers_c/max_pooling2d.cpp:17]   --->   Operation 59 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 60 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.20>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%in_h = phi i2 [ 0, %.preheader5.preheader ], [ %in_h_1, %.preheader5.loopexit ]"   --->   Operation 61 'phi' 'in_h' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i2 %in_h to i1" [layers_c/max_pooling2d.cpp:17]   --->   Operation 62 'trunc' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %in_h, -2" [layers_c/max_pooling2d.cpp:17]   --->   Operation 63 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 64 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.56ns)   --->   "%in_h_1 = add i2 1, %in_h" [layers_c/max_pooling2d.cpp:17]   --->   Operation 65 'add' 'in_h_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader6.loopexit, label %.preheader.preheader" [layers_c/max_pooling2d.cpp:17]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_86_cast = zext i2 %in_h to i9" [layers_c/max_pooling2d.cpp:17]   --->   Operation 67 'zext' 'tmp_86_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.82ns)   --->   "%tmp4 = add i9 %phi_mul, %tmp_86_cast" [layers_c/max_pooling2d.cpp:21]   --->   Operation 68 'add' 'tmp4' <Predicate = (!exitcond1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into DSP with root node tmp_57)   --->   "%tmp2 = add i9 %tmp4, %tmp_80_cast" [layers_c/max_pooling2d.cpp:21]   --->   Operation 69 'add' 'tmp2' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into DSP with root node tmp_57)   --->   "%tmp2_cast = zext i9 %tmp2 to i14" [layers_c/max_pooling2d.cpp:21]   --->   Operation 70 'zext' 'tmp2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (3.36ns) (grouped into DSP with root node tmp_57)   --->   "%tmp3 = mul i14 %tmp2_cast, %tmp_73_cast" [layers_c/max_pooling2d.cpp:21]   --->   Operation 71 'mul' 'tmp3' <Predicate = (!exitcond1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_57 = add i14 %tmp3, %tmp_83_cast" [layers_c/max_pooling2d.cpp:21]   --->   Operation 72 'add' 'tmp_57' <Predicate = (!exitcond1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/max_pooling2d.cpp:18]   --->   Operation 73 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 74 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.06>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%in_w = phi i2 [ %in_w_1, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 75 'phi' 'in_w' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i2 %in_w to i1" [layers_c/max_pooling2d.cpp:18]   --->   Operation 76 'trunc' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %in_w, -2" [layers_c/max_pooling2d.cpp:18]   --->   Operation 77 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 78 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.56ns)   --->   "%in_w_1 = add i2 1, %in_w" [layers_c/max_pooling2d.cpp:18]   --->   Operation 79 'add' 'in_w_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader5.loopexit, label %1" [layers_c/max_pooling2d.cpp:18]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.97ns)   --->   "%tmp_58 = or i1 %tmp_28, %tmp_27" [layers_c/max_pooling2d.cpp:19]   --->   Operation 81 'or' 'tmp_58' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %tmp_58, label %3, label %2" [layers_c/max_pooling2d.cpp:19]   --->   Operation 82 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_90_cast = zext i2 %in_w to i14" [layers_c/max_pooling2d.cpp:21]   --->   Operation 83 'zext' 'tmp_90_cast' <Predicate = (!exitcond & !tmp_58)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.81ns)   --->   "%tmp_62 = add i14 %tmp_57, %tmp_90_cast" [layers_c/max_pooling2d.cpp:21]   --->   Operation 84 'add' 'tmp_62' <Predicate = (!exitcond & !tmp_58)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_63 = zext i14 %tmp_62 to i64" [layers_c/max_pooling2d.cpp:21]   --->   Operation 85 'zext' 'tmp_63' <Predicate = (!exitcond & !tmp_58)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_63" [layers_c/max_pooling2d.cpp:21]   --->   Operation 86 'getelementptr' 'input_addr' <Predicate = (!exitcond & !tmp_58)> <Delay = 0.00>
ST_6 : Operation 87 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/max_pooling2d.cpp:21]   --->   Operation 87 'load' 'input_load' <Predicate = (!exitcond & !tmp_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 88 [2/2] (3.25ns)   --->   "%output_load = load i16* %output_addr, align 2" [layers_c/max_pooling2d.cpp:24]   --->   Operation 88 'load' 'output_load' <Predicate = (!exitcond & tmp_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_93_cast = zext i2 %in_w to i14" [layers_c/max_pooling2d.cpp:24]   --->   Operation 89 'zext' 'tmp_93_cast' <Predicate = (!exitcond & tmp_58)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.81ns)   --->   "%tmp_59 = add i14 %tmp_57, %tmp_93_cast" [layers_c/max_pooling2d.cpp:24]   --->   Operation 90 'add' 'tmp_59' <Predicate = (!exitcond & tmp_58)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_60 = zext i14 %tmp_59 to i64" [layers_c/max_pooling2d.cpp:24]   --->   Operation 91 'zext' 'tmp_60' <Predicate = (!exitcond & tmp_58)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_60" [layers_c/max_pooling2d.cpp:24]   --->   Operation 92 'getelementptr' 'input_addr_1' <Predicate = (!exitcond & tmp_58)> <Delay = 0.00>
ST_6 : Operation 93 [2/2] (3.25ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [layers_c/max_pooling2d.cpp:24]   --->   Operation 93 'load' 'input_load_1' <Predicate = (!exitcond & tmp_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 94 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.50>
ST_7 : Operation 95 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/max_pooling2d.cpp:21]   --->   Operation 95 'load' 'input_load' <Predicate = (!tmp_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 96 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %output_addr, align 2" [layers_c/max_pooling2d.cpp:21]   --->   Operation 96 'store' <Predicate = (!tmp_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br label %5" [layers_c/max_pooling2d.cpp:24]   --->   Operation 97 'br' <Predicate = (!tmp_58)> <Delay = 0.00>
ST_7 : Operation 98 [1/2] (3.25ns)   --->   "%output_load = load i16* %output_addr, align 2" [layers_c/max_pooling2d.cpp:24]   --->   Operation 98 'load' 'output_load' <Predicate = (tmp_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 99 [1/2] (3.25ns)   --->   "%input_load_1 = load i16* %input_addr_1, align 2" [layers_c/max_pooling2d.cpp:24]   --->   Operation 99 'load' 'input_load_1' <Predicate = (tmp_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 100 [1/1] (2.42ns)   --->   "%tmp_61 = icmp slt i16 %output_load, %input_load_1" [layers_c/max_pooling2d.cpp:24]   --->   Operation 100 'icmp' 'tmp_61' <Predicate = (tmp_58)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %tmp_61, label %4, label %._crit_edge" [layers_c/max_pooling2d.cpp:24]   --->   Operation 101 'br' <Predicate = (tmp_58)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (3.25ns)   --->   "store i16 %input_load_1, i16* %output_addr, align 2" [layers_c/max_pooling2d.cpp:27]   --->   Operation 102 'store' <Predicate = (tmp_58 & tmp_61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "br label %._crit_edge" [layers_c/max_pooling2d.cpp:30]   --->   Operation 103 'br' <Predicate = (tmp_58 & tmp_61)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 104 'br' <Predicate = (tmp_58)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/max_pooling2d.cpp:18]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read   (read             ) [ 00111111]
output_height_read  (read             ) [ 00111111]
output_depth_read   (read             ) [ 00111111]
input_width_read    (read             ) [ 00000000]
input_height_read   (read             ) [ 00000000]
output_width_cast3  (sext             ) [ 00000000]
output_height_cast2 (sext             ) [ 00000000]
input_width_cast    (sext             ) [ 00000000]
tmp_cast            (zext             ) [ 00111111]
tmp_73_cast         (zext             ) [ 00111111]
tmp_74_cast         (zext             ) [ 00111111]
tmp_75_cast         (zext             ) [ 00111111]
StgValue_20         (br               ) [ 01111111]
out_d               (phi              ) [ 00100000]
phi_mul             (phi              ) [ 00101111]
phi_mul2            (phi              ) [ 00111111]
next_mul3           (add              ) [ 01111111]
next_mul            (add              ) [ 01111111]
out_d_cast          (zext             ) [ 00000000]
exitcond4           (icmp             ) [ 00111111]
empty               (speclooptripcount) [ 00000000]
out_d_3             (add              ) [ 01111111]
StgValue_30         (br               ) [ 00000000]
StgValue_31         (br               ) [ 00111111]
StgValue_32         (ret              ) [ 00000000]
out_h               (phi              ) [ 00010000]
out_h_cast          (zext             ) [ 00000000]
exitcond3           (icmp             ) [ 00111111]
empty_33            (speclooptripcount) [ 00000000]
out_h_3             (add              ) [ 00111111]
StgValue_38         (br               ) [ 00000000]
tmp_79_cast1        (zext             ) [ 00000000]
tmp_s               (bitconcatenate   ) [ 00000000]
tmp_80_cast         (zext             ) [ 00001111]
tmp                 (add              ) [ 00000000]
tmp_cast_34         (zext             ) [ 00000000]
tmp1                (mul              ) [ 00001111]
StgValue_45         (br               ) [ 00111111]
StgValue_46         (br               ) [ 01111111]
out_w               (phi              ) [ 00001000]
out_w_cast          (zext             ) [ 00000000]
exitcond2           (icmp             ) [ 00111111]
empty_35            (speclooptripcount) [ 00000000]
out_w_3             (add              ) [ 00111111]
StgValue_52         (br               ) [ 00000000]
tmp_82_cast9        (zext             ) [ 00000000]
tmp_54              (bitconcatenate   ) [ 00000000]
tmp_83_cast         (zext             ) [ 00000111]
tmp_55              (add              ) [ 00000000]
tmp_56              (zext             ) [ 00000000]
output_addr         (getelementptr    ) [ 00000111]
StgValue_59         (br               ) [ 00111111]
StgValue_60         (br               ) [ 00111111]
in_h                (phi              ) [ 00000100]
tmp_27              (trunc            ) [ 00000011]
exitcond1           (icmp             ) [ 00111111]
empty_36            (speclooptripcount) [ 00000000]
in_h_1              (add              ) [ 00111111]
StgValue_66         (br               ) [ 00000000]
tmp_86_cast         (zext             ) [ 00000000]
tmp4                (add              ) [ 00000000]
tmp2                (add              ) [ 00000000]
tmp2_cast           (zext             ) [ 00000000]
tmp3                (mul              ) [ 00000000]
tmp_57              (add              ) [ 00000011]
StgValue_73         (br               ) [ 00111111]
StgValue_74         (br               ) [ 00111111]
in_w                (phi              ) [ 00000010]
tmp_28              (trunc            ) [ 00000000]
exitcond            (icmp             ) [ 00111111]
empty_37            (speclooptripcount) [ 00000000]
in_w_1              (add              ) [ 00111111]
StgValue_80         (br               ) [ 00000000]
tmp_58              (or               ) [ 00111111]
StgValue_82         (br               ) [ 00000000]
tmp_90_cast         (zext             ) [ 00000000]
tmp_62              (add              ) [ 00000000]
tmp_63              (zext             ) [ 00000000]
input_addr          (getelementptr    ) [ 00000001]
tmp_93_cast         (zext             ) [ 00000000]
tmp_59              (add              ) [ 00000000]
tmp_60              (zext             ) [ 00000000]
input_addr_1        (getelementptr    ) [ 00000001]
StgValue_94         (br               ) [ 00111111]
input_load          (load             ) [ 00000000]
StgValue_96         (store            ) [ 00000000]
StgValue_97         (br               ) [ 00000000]
output_load         (load             ) [ 00000000]
input_load_1        (load             ) [ 00000000]
tmp_61              (icmp             ) [ 00111111]
StgValue_101        (br               ) [ 00000000]
StgValue_102        (store            ) [ 00000000]
StgValue_103        (br               ) [ 00000000]
StgValue_104        (br               ) [ 00000000]
StgValue_105        (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_depth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="output_width_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="5" slack="0"/>
<pin id="58" dir="0" index="1" bw="5" slack="0"/>
<pin id="59" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="output_height_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="5" slack="0"/>
<pin id="64" dir="0" index="1" bw="5" slack="0"/>
<pin id="65" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="output_depth_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="6" slack="0"/>
<pin id="70" dir="0" index="1" bw="6" slack="0"/>
<pin id="71" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_width_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="6" slack="0"/>
<pin id="77" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="input_height_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="7" slack="0"/>
<pin id="82" dir="0" index="1" bw="7" slack="0"/>
<pin id="83" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="output_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="12" slack="0"/>
<pin id="90" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="input_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="14" slack="0"/>
<pin id="97" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="14" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 input_load_1/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="2"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_load/6 StgValue_96/7 StgValue_102/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="input_addr_1_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="14" slack="0"/>
<pin id="115" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/6 "/>
</bind>
</comp>

<comp id="120" class="1005" name="out_d_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="1"/>
<pin id="122" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="out_d_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="phi_mul_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="1"/>
<pin id="133" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="phi_mul_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="9" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="phi_mul2_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="1"/>
<pin id="145" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="phi_mul2_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="out_h_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="1"/>
<pin id="157" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="out_h_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="1" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="166" class="1005" name="out_w_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="1"/>
<pin id="168" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="out_w_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/4 "/>
</bind>
</comp>

<comp id="177" class="1005" name="in_h_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="1"/>
<pin id="179" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_h (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="in_h_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="2" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_h/5 "/>
</bind>
</comp>

<comp id="188" class="1005" name="in_w_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="1"/>
<pin id="190" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_w (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="in_w_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_w/6 "/>
</bind>
</comp>

<comp id="199" class="1004" name="output_width_cast3_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="output_width_cast3/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="output_height_cast2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="output_height_cast2/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="input_width_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="input_width_cast/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="0"/>
<pin id="213" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_73_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="0"/>
<pin id="217" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73_cast/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_74_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_74_cast/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_75_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="0"/>
<pin id="225" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_75_cast/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="next_mul3_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="6" slack="1"/>
<pin id="230" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="next_mul_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="9" slack="0"/>
<pin id="234" dir="0" index="1" bw="7" slack="1"/>
<pin id="235" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="out_d_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_d_cast/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="exitcond4_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="0" index="1" bw="6" slack="1"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="out_d_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_3/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="out_h_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_h_cast/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="exitcond3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="5" slack="2"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="out_h_3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_3/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_79_cast1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_79_cast1/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_s_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_80_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_80_cast/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="1"/>
<pin id="286" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_cast_34_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_34/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="2"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="out_w_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_w_cast/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="exitcond2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="3"/>
<pin id="305" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="out_w_3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_3/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_82_cast9_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_82_cast9/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_54_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_54/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_83_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_83_cast/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_55_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="12" slack="1"/>
<pin id="332" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_55/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_56_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_27_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="2" slack="0"/>
<pin id="341" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="exitcond1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="0" index="1" bw="2" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="in_h_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="2" slack="0"/>
<pin id="352" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_h_1/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_86_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="0"/>
<pin id="357" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_86_cast/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp4_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="3"/>
<pin id="361" dir="0" index="1" bw="2" slack="0"/>
<pin id="362" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_28_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="0"/>
<pin id="367" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="exitcond_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="0" index="1" bw="2" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="in_w_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="2" slack="0"/>
<pin id="378" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_w_1/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_58_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="1"/>
<pin id="384" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_58/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_90_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="2" slack="0"/>
<pin id="388" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_90_cast/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_62_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="14" slack="1"/>
<pin id="392" dir="0" index="1" bw="2" slack="0"/>
<pin id="393" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_62/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_63_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="14" slack="0"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_93_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_93_cast/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_59_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="14" slack="1"/>
<pin id="406" dir="0" index="1" bw="2" slack="0"/>
<pin id="407" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_59/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_60_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="14" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_61_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_61/7 "/>
</bind>
</comp>

<comp id="420" class="1007" name="grp_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="9" slack="0"/>
<pin id="422" dir="0" index="1" bw="5" slack="1"/>
<pin id="423" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="424" dir="0" index="3" bw="5" slack="2147483647"/>
<pin id="425" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="tmp2/5 tmp2_cast/5 tmp3/5 tmp_57/5 "/>
</bind>
</comp>

<comp id="427" class="1005" name="output_width_read_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="3"/>
<pin id="429" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="output_width_read "/>
</bind>
</comp>

<comp id="432" class="1005" name="output_height_read_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="2"/>
<pin id="434" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="output_height_read "/>
</bind>
</comp>

<comp id="437" class="1005" name="output_depth_read_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="6" slack="1"/>
<pin id="439" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_depth_read "/>
</bind>
</comp>

<comp id="442" class="1005" name="tmp_cast_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="9" slack="1"/>
<pin id="444" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_73_cast_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="14" slack="4"/>
<pin id="449" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="tmp_73_cast "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_74_cast_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="1"/>
<pin id="454" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_74_cast "/>
</bind>
</comp>

<comp id="457" class="1005" name="tmp_75_cast_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="12" slack="2"/>
<pin id="459" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_75_cast "/>
</bind>
</comp>

<comp id="462" class="1005" name="next_mul3_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="467" class="1005" name="next_mul_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="9" slack="0"/>
<pin id="469" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="475" class="1005" name="out_d_3_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="0"/>
<pin id="477" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d_3 "/>
</bind>
</comp>

<comp id="483" class="1005" name="out_h_3_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_h_3 "/>
</bind>
</comp>

<comp id="488" class="1005" name="tmp_80_cast_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="9" slack="2"/>
<pin id="490" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_80_cast "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp1_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="12" slack="1"/>
<pin id="495" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="501" class="1005" name="out_w_3_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_w_3 "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_83_cast_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="14" slack="1"/>
<pin id="508" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_83_cast "/>
</bind>
</comp>

<comp id="511" class="1005" name="output_addr_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="14" slack="2"/>
<pin id="513" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="516" class="1005" name="tmp_27_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="524" class="1005" name="in_h_1_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="0"/>
<pin id="526" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="in_h_1 "/>
</bind>
</comp>

<comp id="529" class="1005" name="tmp_57_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="14" slack="1"/>
<pin id="531" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="538" class="1005" name="in_w_1_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="2" slack="0"/>
<pin id="540" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="in_w_1 "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_58_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="547" class="1005" name="input_addr_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="14" slack="1"/>
<pin id="549" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="552" class="1005" name="input_addr_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="14" slack="1"/>
<pin id="554" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="111" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="119"><net_src comp="100" pin="3"/><net_sink comp="106" pin=1"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="147" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="48" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="202"><net_src comp="56" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="62" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="74" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="80" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="207" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="203" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="199" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="147" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="135" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="124" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="124" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="159" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="159" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="159" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="44" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="159" pin="4"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="267" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="143" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="170" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="170" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="42" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="170" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="44" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="170" pin="4"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="46" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="313" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="329" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="342"><net_src comp="181" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="181" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="50" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="54" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="181" pin="4"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="181" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="131" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="192" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="192" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="50" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="54" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="192" pin="4"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="365" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="192" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="390" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="403"><net_src comp="192" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="404" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="418"><net_src comp="106" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="100" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="426"><net_src comp="359" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="56" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="435"><net_src comp="62" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="440"><net_src comp="68" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="445"><net_src comp="211" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="450"><net_src comp="215" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="455"><net_src comp="219" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="460"><net_src comp="223" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="465"><net_src comp="227" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="470"><net_src comp="232" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="478"><net_src comp="246" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="486"><net_src comp="261" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="491"><net_src comp="279" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="496"><net_src comp="293" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="504"><net_src comp="307" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="509"><net_src comp="325" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="514"><net_src comp="86" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="519"><net_src comp="339" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="527"><net_src comp="349" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="532"><net_src comp="420" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="541"><net_src comp="375" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="546"><net_src comp="381" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="93" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="555"><net_src comp="111" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="100" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {7 }
 - Input state : 
	Port: max_pooling2d_fix16 : input_height | {1 }
	Port: max_pooling2d_fix16 : input_width | {1 }
	Port: max_pooling2d_fix16 : input_r | {6 7 }
	Port: max_pooling2d_fix16 : output_depth | {1 }
	Port: max_pooling2d_fix16 : output_height | {1 }
	Port: max_pooling2d_fix16 : output_width | {1 }
	Port: max_pooling2d_fix16 : output_r | {6 7 }
  - Chain level:
	State 1
		tmp_73_cast : 1
		tmp_74_cast : 1
		tmp_75_cast : 1
	State 2
		next_mul3 : 1
		next_mul : 1
		out_d_cast : 1
		exitcond4 : 2
		out_d_3 : 1
		StgValue_30 : 3
	State 3
		out_h_cast : 1
		exitcond3 : 2
		out_h_3 : 1
		StgValue_38 : 3
		tmp_79_cast1 : 1
		tmp_s : 1
		tmp_80_cast : 2
		tmp : 2
		tmp_cast_34 : 3
		tmp1 : 4
	State 4
		out_w_cast : 1
		exitcond2 : 2
		out_w_3 : 1
		StgValue_52 : 3
		tmp_82_cast9 : 1
		tmp_54 : 1
		tmp_83_cast : 2
		tmp_55 : 2
		tmp_56 : 3
		output_addr : 4
	State 5
		tmp_27 : 1
		exitcond1 : 1
		in_h_1 : 1
		StgValue_66 : 2
		tmp_86_cast : 1
		tmp4 : 2
		tmp2 : 3
		tmp2_cast : 4
		tmp3 : 5
		tmp_57 : 6
	State 6
		tmp_28 : 1
		exitcond : 1
		in_w_1 : 1
		StgValue_80 : 2
		tmp_58 : 2
		StgValue_82 : 2
		tmp_90_cast : 1
		tmp_62 : 2
		tmp_63 : 3
		input_addr : 4
		input_load : 5
		tmp_93_cast : 1
		tmp_59 : 2
		tmp_60 : 3
		input_addr_1 : 4
		input_load_1 : 5
	State 7
		StgValue_96 : 1
		tmp_61 : 1
		StgValue_101 : 2
		StgValue_102 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        next_mul3_fu_227       |    0    |    0    |    15   |
|          |        next_mul_fu_232        |    0    |    0    |    15   |
|          |         out_d_3_fu_246        |    0    |    0    |    15   |
|          |         out_h_3_fu_261        |    0    |    0    |    13   |
|          |           tmp_fu_283          |    0    |    0    |    15   |
|    add   |         out_w_3_fu_307        |    0    |    0    |    13   |
|          |         tmp_55_fu_329         |    0    |    0    |    12   |
|          |         in_h_1_fu_349         |    0    |    0    |    10   |
|          |          tmp4_fu_359          |    0    |    0    |    15   |
|          |         in_w_1_fu_375         |    0    |    0    |    10   |
|          |         tmp_62_fu_390         |    0    |    0    |    19   |
|          |         tmp_59_fu_404         |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond4_fu_241       |    0    |    0    |    11   |
|          |        exitcond3_fu_256       |    0    |    0    |    11   |
|   icmp   |        exitcond2_fu_302       |    0    |    0    |    11   |
|          |        exitcond1_fu_343       |    0    |    0    |    8    |
|          |        exitcond_fu_369        |    0    |    0    |    8    |
|          |         tmp_61_fu_414         |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |          tmp1_fu_293          |    0    |    0    |    41   |
|----------|-------------------------------|---------|---------|---------|
|    or    |         tmp_58_fu_381         |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
| addmuladd|           grp_fu_420          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_56 |    0    |    0    |    0    |
|          | output_height_read_read_fu_62 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_68 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_74  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_80 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |   output_width_cast3_fu_199   |    0    |    0    |    0    |
|   sext   |   output_height_cast2_fu_203  |    0    |    0    |    0    |
|          |    input_width_cast_fu_207    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_cast_fu_211        |    0    |    0    |    0    |
|          |       tmp_73_cast_fu_215      |    0    |    0    |    0    |
|          |       tmp_74_cast_fu_219      |    0    |    0    |    0    |
|          |       tmp_75_cast_fu_223      |    0    |    0    |    0    |
|          |       out_d_cast_fu_237       |    0    |    0    |    0    |
|          |       out_h_cast_fu_252       |    0    |    0    |    0    |
|          |      tmp_79_cast1_fu_267      |    0    |    0    |    0    |
|          |       tmp_80_cast_fu_279      |    0    |    0    |    0    |
|   zext   |       tmp_cast_34_fu_289      |    0    |    0    |    0    |
|          |       out_w_cast_fu_298       |    0    |    0    |    0    |
|          |      tmp_82_cast9_fu_313      |    0    |    0    |    0    |
|          |       tmp_83_cast_fu_325      |    0    |    0    |    0    |
|          |         tmp_56_fu_334         |    0    |    0    |    0    |
|          |       tmp_86_cast_fu_355      |    0    |    0    |    0    |
|          |       tmp_90_cast_fu_386      |    0    |    0    |    0    |
|          |         tmp_63_fu_395         |    0    |    0    |    0    |
|          |       tmp_93_cast_fu_400      |    0    |    0    |    0    |
|          |         tmp_60_fu_409         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_s_fu_271         |    0    |    0    |    0    |
|          |         tmp_54_fu_317         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |         tmp_27_fu_339         |    0    |    0    |    0    |
|          |         tmp_28_fu_365         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |   276   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      in_h_1_reg_524      |    2   |
|       in_h_reg_177       |    2   |
|      in_w_1_reg_538      |    2   |
|       in_w_reg_188       |    2   |
|   input_addr_1_reg_552   |   14   |
|    input_addr_reg_547    |   14   |
|     next_mul3_reg_462    |    8   |
|     next_mul_reg_467     |    9   |
|      out_d_3_reg_475     |    5   |
|       out_d_reg_120      |    5   |
|      out_h_3_reg_483     |    4   |
|       out_h_reg_155      |    4   |
|      out_w_3_reg_501     |    4   |
|       out_w_reg_166      |    4   |
|    output_addr_reg_511   |   14   |
| output_depth_read_reg_437|    6   |
|output_height_read_reg_432|    5   |
| output_width_read_reg_427|    5   |
|     phi_mul2_reg_143     |    8   |
|      phi_mul_reg_131     |    9   |
|       tmp1_reg_493       |   12   |
|      tmp_27_reg_516      |    1   |
|      tmp_57_reg_529      |   14   |
|      tmp_58_reg_543      |    1   |
|    tmp_73_cast_reg_447   |   14   |
|    tmp_74_cast_reg_452   |    8   |
|    tmp_75_cast_reg_457   |   12   |
|    tmp_80_cast_reg_488   |    9   |
|    tmp_83_cast_reg_506   |   14   |
|     tmp_cast_reg_442     |    9   |
+--------------------------+--------+
|           Total          |   220  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_100 |  p0  |   4  |  14  |   56   ||    21   |
|  phi_mul_reg_131  |  p0  |   2  |   9  |   18   ||    9    |
|  phi_mul2_reg_143 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_420    |  p1  |   3  |   5  |   15   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   105  || 7.21325 ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   276  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   54   |
|  Register |    -   |    -   |   220  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   220  |   330  |
+-----------+--------+--------+--------+--------+
