
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `GJC7.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v' to AST representation.
Generating RTLIL representation for module `\GJC7'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \GJC7

3.2. Analyzing design hierarchy..
Top module:  \GJC7
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \GJC7

4.17.2. Analyzing design hierarchy..
Top module:  \GJC7
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:20$2 in module GJC7.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\GJC7.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:0$11'.
  Set init value: \DOUT = 36'000000000000000000000000000000000000

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\GJC7.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:0$11'.
Creating decoders for process `\GJC7.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:25$9'.
     1/1: $0\DOUT[35:0]
Creating decoders for process `\GJC7.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:20$2'.
     1/3: $1$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$8
     2/3: $1$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_DATA[35:0]$7
     3/3: $1$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_ADDR[8:0]$6

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\GJC7.\DOUT' using process `\GJC7.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:25$9'.
  created $dff cell `$procdff$23' with positive edge clock.
Creating register for signal `\GJC7.$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_ADDR' using process `\GJC7.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:20$2'.
  created $dff cell `$procdff$24' with positive edge clock.
Creating register for signal `\GJC7.$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_DATA' using process `\GJC7.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:20$2'.
  created $dff cell `$procdff$25' with positive edge clock.
Creating register for signal `\GJC7.$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN' using process `\GJC7.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:20$2'.
  created $dff cell `$procdff$26' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `GJC7.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:0$11'.
Found and cleaned up 1 empty switch in `\GJC7.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:25$9'.
Removing empty process `GJC7.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:25$9'.
Found and cleaned up 1 empty switch in `\GJC7.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:20$2'.
Removing empty process `GJC7.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:20$2'.
Cleaned up 2 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.19. Executing SPLITNETS pass (splitting up multi-bit signals).

4.20. Executing DEMUXMAP pass.

4.21. Executing FLATTEN pass (flatten design).

4.22. Executing DEMUXMAP pass.

4.23. Executing TRIBUF pass.

4.24. Executing TRIBUF pass.

4.25. Executing DEMINOUT pass (demote inout ports to input or output).

4.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 3 unused cells and 15 unused wires.
<suppressed ~4 debug messages>

4.28. Executing CHECK pass (checking for obvious problems).
Checking module GJC7...
Found and reported 0 problems.

4.29. Printing statistics.

=== GJC7 ===

   Number of wires:                 13
   Number of wire bits:            247
   Number of public wires:           8
   Number of public wire bits:      94
   Number of memories:               1
   Number of memory bits:        18432
   Number of processes:              0
   Number of cells:                  7
     $dff                            1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                            4

4.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
    Consolidated identical input bits for $mux cell $procmux$15:
      Old ports: A=36'000000000000000000000000000000000000, B=36'111111111111111111111111111111111111, Y=$0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5
      New ports: A=1'0, B=1'1, Y=$0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0]
      New connections: $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [35:1] = { $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] $0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:22$1_EN[35:0]$5 [0] }
  Optimizing cells in module \GJC7.
Performed a total of 1 changes.

4.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.35. Executing OPT_SHARE pass.

4.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 1

4.39. Executing FSM pass (extract and optimize FSM).

4.39.1. Executing FSM_DETECT pass (finding FSMs in design).

4.39.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.39.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.39.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.39.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.39.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.40. Executing WREDUCE pass (reducing word size of cells).

4.41. Executing PEEPOPT pass (run peephole optimizers).

4.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.48. Executing OPT_SHARE pass.

4.49. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$23 ($dff) from module GJC7 (D = $memrd$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v:27$10_DATA, Q = \DOUT).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.55. Executing OPT_SHARE pass.

4.56. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 2

4.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.60. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.61. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.62. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.64. Executing OPT_SHARE pass.

4.65. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 1

4.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.73. Executing OPT_SHARE pass.

4.74. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.75. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=36, #remove=0, time=0.00 sec.]

4.76. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.77. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 1

4.78. Executing WREDUCE pass (reducing word size of cells).

4.79. Executing PEEPOPT pass (run peephole optimizers).

4.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.81. Executing DEMUXMAP pass.

4.82. Executing SPLITNETS pass (splitting up multi-bit signals).

4.83. Printing statistics.

=== GJC7 ===

   Number of wires:                 12
   Number of wire bits:            211
   Number of public wires:           8
   Number of public wire bits:      94
   Number of memories:               1
   Number of memory bits:        18432
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                            3

4.84. Executing RS_DSP_MULTADD pass.

4.85. Executing WREDUCE pass (reducing word size of cells).

4.86. Executing RS_DSP_MACC pass.

4.87. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.89. Printing statistics.

=== GJC7 ===

   Number of wires:                 12
   Number of wire bits:            211
   Number of public wires:           8
   Number of public wire bits:      94
   Number of memories:               1
   Number of memory bits:        18432
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                            3

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.91. Printing statistics.

=== GJC7 ===

   Number of wires:                 12
   Number of wire bits:            211
   Number of public wires:           8
   Number of public wire bits:      94
   Number of memories:               1
   Number of memory bits:        18432
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                            3

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.95. Executing RS_DSP_SIMD pass.

4.96. Executing TECHMAP pass (map to technology primitives).

4.96.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.96.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.97. Executing TECHMAP pass (map to technology primitives).

4.97.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.97.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.98. Executing rs_pack_dsp_regs pass.

4.99. Executing RS_DSP_IO_REGS pass.

4.100. Executing TECHMAP pass (map to technology primitives).

4.100.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.100.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.101. Executing TECHMAP pass (map to technology primitives).

4.101.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.101.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.102. Printing statistics.

=== GJC7 ===

   Number of wires:                 12
   Number of wire bits:            211
   Number of public wires:           8
   Number of public wire bits:      94
   Number of memories:               1
   Number of memory bits:        18432
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                            3

4.103. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module GJC7:
  created 0 $alu and 0 $macc cells.

4.104. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.105. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.106. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.107. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.108. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.109. Executing OPT_SHARE pass.

4.110. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=1, #solve=0, #remove=0, time=0.00 sec.]

4.111. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.112. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 1

4.113. Printing statistics.

=== GJC7 ===

   Number of wires:                 12
   Number of wire bits:            211
   Number of public wires:           8
   Number of public wire bits:      94
   Number of memories:               1
   Number of memory bits:        18432
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                            3

4.114. Executing MEMORY pass.

4.114.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.114.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.114.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing GJC7.RAM write port 0.

4.114.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.114.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\RAM'[0] in module `\GJC7': merging output FF to cell.

4.114.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 1 unused cells and 37 unused wires.
<suppressed ~2 debug messages>

4.114.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.114.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.114.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.114.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.115. Printing statistics.

=== GJC7 ===

   Number of wires:                 11
   Number of wire bits:            175
   Number of public wires:           8
   Number of public wire bits:      94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mem_v2                         1
     $mux                            3

4.116. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~3 debug messages>

4.117. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.118. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.119. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory GJC7.RAM via $__RS_FACTOR_BRAM36_SDP
<suppressed ~147 debug messages>

4.120. Executing Rs_BRAM_Split pass.

4.121. Executing TECHMAP pass (map to technology primitives).

4.121.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.121.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~30 debug messages>

4.122. Executing TECHMAP pass (map to technology primitives).

4.122.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.122.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.123. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.124. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.
<suppressed ~1 debug messages>

4.125. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.126. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$21.
    dead port 2/2 on $mux $procmux$21.
Removed 2 multiplexer ports.
<suppressed ~3 debug messages>

4.127. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.128. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.129. Executing OPT_SHARE pass.

4.130. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

4.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.133. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.134. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.135. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.136. Executing OPT_SHARE pass.

4.137. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=3, #solve=0, #remove=0, time=0.00 sec.]

4.138. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 2

4.140. Executing PMUXTREE pass.

4.141. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~4 debug messages>

4.142. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.143. Executing TECHMAP pass (map to technology primitives).

4.143.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.143.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.143.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $dff.
No more expansions possible.
<suppressed ~80 debug messages>

4.144. Printing statistics.

=== GJC7 ===

   Number of wires:                 16
   Number of wire bits:            312
   Number of public wires:          10
   Number of public wire bits:     131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                148
     $_DFFE_PN_                     36
     $_DFFE_PP_                      1
     $_DFF_P_                        1
     $_MUX_                        109
     TDP_RAM36K                      1

4.145. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.
<suppressed ~1 debug messages>

4.146. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.147. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.148. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.149. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.150. Executing OPT_SHARE pass.

4.151. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.152. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 1

4.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.
<suppressed ~72 debug messages>

4.155. Executing TECHMAP pass (map to technology primitives).

4.155.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.155.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.156. Printing statistics.

=== GJC7 ===

   Number of wires:                 15
   Number of wire bits:            276
   Number of public wires:          10
   Number of public wire bits:     131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                111
     $_AND_                         36
     $_DFFE_PN_                     36
     $_DFFE_PP_                      1
     $_DFF_P_                        1
     $_MUX_                         36
     TDP_RAM36K                      1

4.157. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.158. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.159. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.160. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.161. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.162. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.163. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 1

4.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.166. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.167. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.168. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.169. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.170. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.171. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 1

4.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.174. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.175. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.176. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.177. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.178. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.179. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=36, #remove=0, time=0.01 sec.]

4.180. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.181. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 1

4.182. Printing statistics.

=== GJC7 ===

   Number of wires:                 14
   Number of wire bits:            240
   Number of public wires:          10
   Number of public wire bits:     131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                111
     $_AND_                         36
     $_DFFE_PN_                     36
     $_DFFE_PP_                      1
     $_DFF_P_                        1
     $_MUX_                         36
     TDP_RAM36K                      1

   Number of Generic REGs:          38

ABC-DFF iteration : 1

4.183. Executing ABC pass (technology mapping using ABC).

4.183.1. Summary of detected clock domains:
  38 cells in clk=\CLKB, en=\RE, arst={ }, srst={ }
  37 cells in clk=\CLKB, en={ }, arst={ }, srst={ }
  36 cells in clk=\CLKB, en=!\RE, arst={ }, srst={ }

  #logic partitions = 3

4.183.2. Extracting gate netlist of module `\GJC7' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLKB, enabled by \RE
Extracted 37 gates and 74 wires to a netlist network with 36 inputs and 37 outputs (dfl=1).

4.183.2.1. Executing ABC.
[Time = 0.05 sec.]

4.183.3. Extracting gate netlist of module `\GJC7' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLKB
Extracted 37 gates and 110 wires to a netlist network with 73 inputs and 37 outputs (dfl=1).

4.183.3.1. Executing ABC.
[Time = 0.06 sec.]

4.183.4. Extracting gate netlist of module `\GJC7' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLKB, enabled by !\RE
Extracted 36 gates and 72 wires to a netlist network with 36 inputs and 36 outputs (dfl=1).

4.183.4.1. Executing ABC.
[Time = 0.04 sec.]

4.184. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.185. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.187. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.189. Executing OPT_SHARE pass.

4.190. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.191. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 0 unused cells and 260 unused wires.
<suppressed ~1 debug messages>

4.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.193. Executing ABC pass (technology mapping using ABC).

4.193.1. Summary of detected clock domains:
  72 cells in clk=\CLKB, en=!\RE, arst={ }, srst={ }
  1 cells in clk=\CLKB, en={ }, arst={ }, srst={ }
  38 cells in clk=\CLKB, en=\RE, arst={ }, srst={ }

  #logic partitions = 3

4.193.2. Extracting gate netlist of module `\GJC7' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLKB, enabled by !\RE
Extracted 72 gates and 109 wires to a netlist network with 37 inputs and 72 outputs (dfl=1).

4.193.2.1. Executing ABC.
[Time = 0.06 sec.]

4.193.3. Extracting gate netlist of module `\GJC7' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLKB, enabled by \RE
Extracted 37 gates and 74 wires to a netlist network with 36 inputs and 37 outputs (dfl=1).

4.193.3.1. Executing ABC.
[Time = 0.04 sec.]

4.193.4. Extracting gate netlist of module `\GJC7' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLKB
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs (dfl=1).

4.193.4.1. Executing ABC.
[Time = 0.04 sec.]

4.194. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.195. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
<suppressed ~108 debug messages>
Removed a total of 36 cells.

4.196. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.197. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.198. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.199. Executing OPT_SHARE pass.

4.200. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.201. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 0 unused cells and 260 unused wires.
<suppressed ~1 debug messages>

4.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.203. Executing ABC pass (technology mapping using ABC).

4.203.1. Summary of detected clock domains:
  37 cells in clk=\CLKB, en={ }, arst={ }, srst={ }
  38 cells in clk=\CLKB, en=\RE, arst={ }, srst={ }
  36 cells in clk=\CLKB, en=!\RE, arst={ }, srst={ }

  #logic partitions = 3

4.203.2. Extracting gate netlist of module `\GJC7' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLKB, enabled by \RE
Extracted 37 gates and 74 wires to a netlist network with 36 inputs and 37 outputs (dfl=2).

4.203.2.1. Executing ABC.
[Time = 0.04 sec.]

4.203.3. Extracting gate netlist of module `\GJC7' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLKB
Extracted 37 gates and 110 wires to a netlist network with 73 inputs and 37 outputs (dfl=2).

4.203.3.1. Executing ABC.
[Time = 0.08 sec.]

4.203.4. Extracting gate netlist of module `\GJC7' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLKB, enabled by !\RE
Extracted 36 gates and 72 wires to a netlist network with 36 inputs and 36 outputs (dfl=2).

4.203.4.1. Executing ABC.
[Time = 0.04 sec.]

4.204. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.205. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.206. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.207. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.208. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.209. Executing OPT_SHARE pass.

4.210. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.211. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 0 unused cells and 331 unused wires.
<suppressed ~1 debug messages>

4.212. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.213. Executing ABC pass (technology mapping using ABC).

4.213.1. Summary of detected clock domains:
  72 cells in clk=\CLKB, en=!\RE, arst={ }, srst={ }
  1 cells in clk=\CLKB, en={ }, arst={ }, srst={ }
  38 cells in clk=\CLKB, en=\RE, arst={ }, srst={ }

  #logic partitions = 3

4.213.2. Extracting gate netlist of module `\GJC7' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLKB, enabled by !\RE
Extracted 72 gates and 109 wires to a netlist network with 37 inputs and 72 outputs (dfl=2).

4.213.2.1. Executing ABC.
[Time = 0.07 sec.]

4.213.3. Extracting gate netlist of module `\GJC7' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLKB, enabled by \RE
Extracted 37 gates and 74 wires to a netlist network with 36 inputs and 37 outputs (dfl=2).

4.213.3.1. Executing ABC.
[Time = 0.05 sec.]

4.213.4. Extracting gate netlist of module `\GJC7' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLKB
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs (dfl=2).

4.213.4.1. Executing ABC.
[Time = 0.04 sec.]

4.214. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.215. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
<suppressed ~108 debug messages>
Removed a total of 36 cells.

4.216. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.217. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.218. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.219. Executing OPT_SHARE pass.

4.220. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.221. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 0 unused cells and 260 unused wires.
<suppressed ~1 debug messages>

4.222. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.223. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          38

ABC-DFF iteration : 1

4.224. Executing ABC pass (technology mapping using ABC).

4.224.1. Summary of detected clock domains:
  38 cells in clk=\CLKB, en=\RE, arst={ }, srst={ }
  37 cells in clk=\CLKB, en={ }, arst={ }, srst={ }
  36 cells in clk=\CLKB, en=!\RE, arst={ }, srst={ }

  #logic partitions = 3

4.224.2. Extracting gate netlist of module `\GJC7' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLKB, enabled by \RE
Extracted 37 gates and 74 wires to a netlist network with 36 inputs and 37 outputs (dfl=1).

4.224.2.1. Executing ABC.
[Time = 0.04 sec.]

4.224.3. Extracting gate netlist of module `\GJC7' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLKB
Extracted 37 gates and 110 wires to a netlist network with 73 inputs and 37 outputs (dfl=1).

4.224.3.1. Executing ABC.
[Time = 0.06 sec.]

4.224.4. Extracting gate netlist of module `\GJC7' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLKB, enabled by !\RE
Extracted 36 gates and 72 wires to a netlist network with 36 inputs and 36 outputs (dfl=1).

4.224.4.1. Executing ABC.
[Time = 0.04 sec.]

4.225. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.226. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.227. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 0 unused cells and 260 unused wires.
<suppressed ~1 debug messages>

4.228. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.229. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.230. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.231. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.232. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.233. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.234. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

4.235. Executing ABC pass (technology mapping using ABC).

4.235.1. Summary of detected clock domains:
  148 cells in clk=\CLKB, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.235.2. Extracting gate netlist of module `\GJC7' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLKB
Extracted 147 gates and 185 wires to a netlist network with 37 inputs and 74 outputs (dfl=1).

4.235.2.1. Executing ABC.
[Time = 0.07 sec.]

4.236. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.237. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.238. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 0 unused cells and 222 unused wires.
<suppressed ~1 debug messages>

4.239. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.240. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.241. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.242. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1460 ($_DFF_P_) from module GJC7 (D = \DOUT [0], Q = $abc$1241$lo00).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1459 ($_DFF_P_) from module GJC7 (D = \DOUT [1], Q = $abc$1241$lo01).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1458 ($_DFF_P_) from module GJC7 (D = \DOUT [2], Q = $abc$1241$lo02).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1457 ($_DFF_P_) from module GJC7 (D = \DOUT [3], Q = $abc$1241$lo03).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1456 ($_DFF_P_) from module GJC7 (D = \DOUT [4], Q = $abc$1241$lo04).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1455 ($_DFF_P_) from module GJC7 (D = \DOUT [5], Q = $abc$1241$lo05).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1454 ($_DFF_P_) from module GJC7 (D = \DOUT [6], Q = $abc$1241$lo06).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1453 ($_DFF_P_) from module GJC7 (D = \DOUT [7], Q = $abc$1241$lo07).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1452 ($_DFF_P_) from module GJC7 (D = \DOUT [8], Q = $abc$1241$lo08).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1451 ($_DFF_P_) from module GJC7 (D = \DOUT [9], Q = $abc$1241$lo09).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1450 ($_DFF_P_) from module GJC7 (D = \DOUT [10], Q = $abc$1241$lo10).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1449 ($_DFF_P_) from module GJC7 (D = \DOUT [11], Q = $abc$1241$lo11).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1448 ($_DFF_P_) from module GJC7 (D = \DOUT [12], Q = $abc$1241$lo12).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1447 ($_DFF_P_) from module GJC7 (D = \DOUT [13], Q = $abc$1241$lo13).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1446 ($_DFF_P_) from module GJC7 (D = \DOUT [14], Q = $abc$1241$lo14).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1445 ($_DFF_P_) from module GJC7 (D = \DOUT [15], Q = $abc$1241$lo15).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1444 ($_DFF_P_) from module GJC7 (D = \DOUT [16], Q = $abc$1241$lo16).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1443 ($_DFF_P_) from module GJC7 (D = \DOUT [17], Q = $abc$1241$lo17).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1442 ($_DFF_P_) from module GJC7 (D = \DOUT [18], Q = $abc$1241$lo18).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1441 ($_DFF_P_) from module GJC7 (D = \DOUT [19], Q = $abc$1241$lo19).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1440 ($_DFF_P_) from module GJC7 (D = \DOUT [20], Q = $abc$1241$lo20).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1439 ($_DFF_P_) from module GJC7 (D = \DOUT [21], Q = $abc$1241$lo21).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1438 ($_DFF_P_) from module GJC7 (D = \DOUT [22], Q = $abc$1241$lo22).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1437 ($_DFF_P_) from module GJC7 (D = \DOUT [23], Q = $abc$1241$lo23).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1436 ($_DFF_P_) from module GJC7 (D = \DOUT [24], Q = $abc$1241$lo24).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1435 ($_DFF_P_) from module GJC7 (D = \DOUT [25], Q = $abc$1241$lo25).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1434 ($_DFF_P_) from module GJC7 (D = \DOUT [26], Q = $abc$1241$lo26).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1433 ($_DFF_P_) from module GJC7 (D = \DOUT [27], Q = $abc$1241$lo27).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1432 ($_DFF_P_) from module GJC7 (D = \DOUT [28], Q = $abc$1241$lo28).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1431 ($_DFF_P_) from module GJC7 (D = \DOUT [29], Q = $abc$1241$lo29).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1430 ($_DFF_P_) from module GJC7 (D = \DOUT [30], Q = $abc$1241$lo30).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1429 ($_DFF_P_) from module GJC7 (D = \DOUT [31], Q = $abc$1241$lo31).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1428 ($_DFF_P_) from module GJC7 (D = \DOUT [32], Q = $abc$1241$lo32).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1427 ($_DFF_P_) from module GJC7 (D = \DOUT [33], Q = $abc$1241$lo33).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1426 ($_DFF_P_) from module GJC7 (D = \DOUT [34], Q = $abc$1241$lo34).
Adding EN signal on $abc$1424$auto$blifparse.cc:377:parse_blif$1425 ($_DFF_P_) from module GJC7 (D = \DOUT [35], Q = $abc$1241$lo35).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.243. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.244. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 36 unused cells and 36 unused wires.
<suppressed ~37 debug messages>

4.245. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

4.246. Executing ABC pass (technology mapping using ABC).

4.246.1. Summary of detected clock domains:
  148 cells in clk=\CLKB, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.246.2. Extracting gate netlist of module `\GJC7' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLKB
Extracted 147 gates and 184 wires to a netlist network with 37 inputs and 74 outputs (dfl=2).

4.246.2.1. Executing ABC.
[Time = 0.08 sec.]

4.247. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.248. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.249. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 0 unused cells and 223 unused wires.
<suppressed ~1 debug messages>

4.250. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.252. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.253. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1755 ($_DFF_P_) from module GJC7 (D = \DOUT [0], Q = $abc$1241$lo00).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1754 ($_DFF_P_) from module GJC7 (D = \DOUT [1], Q = $abc$1241$lo01).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1753 ($_DFF_P_) from module GJC7 (D = \DOUT [2], Q = $abc$1241$lo02).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1752 ($_DFF_P_) from module GJC7 (D = \DOUT [3], Q = $abc$1241$lo03).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1751 ($_DFF_P_) from module GJC7 (D = \DOUT [4], Q = $abc$1241$lo04).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1750 ($_DFF_P_) from module GJC7 (D = \DOUT [5], Q = $abc$1241$lo05).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1749 ($_DFF_P_) from module GJC7 (D = \DOUT [6], Q = $abc$1241$lo06).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1748 ($_DFF_P_) from module GJC7 (D = \DOUT [7], Q = $abc$1241$lo07).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1747 ($_DFF_P_) from module GJC7 (D = \DOUT [8], Q = $abc$1241$lo08).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1746 ($_DFF_P_) from module GJC7 (D = \DOUT [9], Q = $abc$1241$lo09).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1745 ($_DFF_P_) from module GJC7 (D = \DOUT [10], Q = $abc$1241$lo10).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1744 ($_DFF_P_) from module GJC7 (D = \DOUT [11], Q = $abc$1241$lo11).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1743 ($_DFF_P_) from module GJC7 (D = \DOUT [12], Q = $abc$1241$lo12).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1742 ($_DFF_P_) from module GJC7 (D = \DOUT [13], Q = $abc$1241$lo13).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1741 ($_DFF_P_) from module GJC7 (D = \DOUT [14], Q = $abc$1241$lo14).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1740 ($_DFF_P_) from module GJC7 (D = \DOUT [15], Q = $abc$1241$lo15).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1739 ($_DFF_P_) from module GJC7 (D = \DOUT [16], Q = $abc$1241$lo16).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1738 ($_DFF_P_) from module GJC7 (D = \DOUT [17], Q = $abc$1241$lo17).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1737 ($_DFF_P_) from module GJC7 (D = \DOUT [18], Q = $abc$1241$lo18).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1736 ($_DFF_P_) from module GJC7 (D = \DOUT [19], Q = $abc$1241$lo19).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1735 ($_DFF_P_) from module GJC7 (D = \DOUT [20], Q = $abc$1241$lo20).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1734 ($_DFF_P_) from module GJC7 (D = \DOUT [21], Q = $abc$1241$lo21).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1733 ($_DFF_P_) from module GJC7 (D = \DOUT [22], Q = $abc$1241$lo22).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1732 ($_DFF_P_) from module GJC7 (D = \DOUT [23], Q = $abc$1241$lo23).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1731 ($_DFF_P_) from module GJC7 (D = \DOUT [24], Q = $abc$1241$lo24).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1730 ($_DFF_P_) from module GJC7 (D = \DOUT [25], Q = $abc$1241$lo25).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1729 ($_DFF_P_) from module GJC7 (D = \DOUT [26], Q = $abc$1241$lo26).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1728 ($_DFF_P_) from module GJC7 (D = \DOUT [27], Q = $abc$1241$lo27).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1727 ($_DFF_P_) from module GJC7 (D = \DOUT [28], Q = $abc$1241$lo28).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1726 ($_DFF_P_) from module GJC7 (D = \DOUT [29], Q = $abc$1241$lo29).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1725 ($_DFF_P_) from module GJC7 (D = \DOUT [30], Q = $abc$1241$lo30).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1724 ($_DFF_P_) from module GJC7 (D = \DOUT [31], Q = $abc$1241$lo31).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1723 ($_DFF_P_) from module GJC7 (D = \DOUT [32], Q = $abc$1241$lo32).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1722 ($_DFF_P_) from module GJC7 (D = \DOUT [33], Q = $abc$1241$lo33).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1721 ($_DFF_P_) from module GJC7 (D = \DOUT [34], Q = $abc$1241$lo34).
Adding EN signal on $abc$1719$auto$blifparse.cc:377:parse_blif$1720 ($_DFF_P_) from module GJC7 (D = \DOUT [35], Q = $abc$1241$lo35).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.254. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.255. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 36 unused cells and 36 unused wires.
<suppressed ~37 debug messages>

4.256. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

4.257. Executing ABC pass (technology mapping using ABC).

4.257.1. Summary of detected clock domains:
  185 cells in clk=\CLKB, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.257.2. Extracting gate netlist of module `\GJC7' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \CLKB
Extracted 184 gates and 221 wires to a netlist network with 37 inputs and 74 outputs (dfl=2).

4.257.2.1. Executing ABC.
[Time = 0.08 sec.]

4.258. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.259. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.260. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 0 unused cells and 260 unused wires.
<suppressed ~1 debug messages>

4.261. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.262. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.263. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.264. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2087 ($_DFF_P_) from module GJC7 (D = \DOUT [0], Q = $abc$1241$lo00).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2086 ($_DFF_P_) from module GJC7 (D = \DOUT [1], Q = $abc$1241$lo01).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2085 ($_DFF_P_) from module GJC7 (D = \DOUT [2], Q = $abc$1241$lo02).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2084 ($_DFF_P_) from module GJC7 (D = \DOUT [3], Q = $abc$1241$lo03).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2083 ($_DFF_P_) from module GJC7 (D = \DOUT [4], Q = $abc$1241$lo04).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2082 ($_DFF_P_) from module GJC7 (D = \DOUT [5], Q = $abc$1241$lo05).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2081 ($_DFF_P_) from module GJC7 (D = \DOUT [6], Q = $abc$1241$lo06).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2080 ($_DFF_P_) from module GJC7 (D = \DOUT [7], Q = $abc$1241$lo07).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2079 ($_DFF_P_) from module GJC7 (D = \DOUT [8], Q = $abc$1241$lo08).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2078 ($_DFF_P_) from module GJC7 (D = \DOUT [9], Q = $abc$1241$lo09).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2077 ($_DFF_P_) from module GJC7 (D = \DOUT [10], Q = $abc$1241$lo10).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2076 ($_DFF_P_) from module GJC7 (D = \DOUT [11], Q = $abc$1241$lo11).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2075 ($_DFF_P_) from module GJC7 (D = \DOUT [12], Q = $abc$1241$lo12).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2074 ($_DFF_P_) from module GJC7 (D = \DOUT [13], Q = $abc$1241$lo13).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2073 ($_DFF_P_) from module GJC7 (D = \DOUT [14], Q = $abc$1241$lo14).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2072 ($_DFF_P_) from module GJC7 (D = \DOUT [15], Q = $abc$1241$lo15).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2071 ($_DFF_P_) from module GJC7 (D = \DOUT [16], Q = $abc$1241$lo16).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2070 ($_DFF_P_) from module GJC7 (D = \DOUT [17], Q = $abc$1241$lo17).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2069 ($_DFF_P_) from module GJC7 (D = \DOUT [18], Q = $abc$1241$lo18).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2068 ($_DFF_P_) from module GJC7 (D = \DOUT [19], Q = $abc$1241$lo19).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2067 ($_DFF_P_) from module GJC7 (D = \DOUT [20], Q = $abc$1241$lo20).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2066 ($_DFF_P_) from module GJC7 (D = \DOUT [21], Q = $abc$1241$lo21).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2065 ($_DFF_P_) from module GJC7 (D = \DOUT [22], Q = $abc$1241$lo22).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2064 ($_DFF_P_) from module GJC7 (D = \DOUT [23], Q = $abc$1241$lo23).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2063 ($_DFF_P_) from module GJC7 (D = \DOUT [24], Q = $abc$1241$lo24).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2062 ($_DFF_P_) from module GJC7 (D = \DOUT [25], Q = $abc$1241$lo25).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2061 ($_DFF_P_) from module GJC7 (D = \DOUT [26], Q = $abc$1241$lo26).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2060 ($_DFF_P_) from module GJC7 (D = \DOUT [27], Q = $abc$1241$lo27).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2059 ($_DFF_P_) from module GJC7 (D = \DOUT [28], Q = $abc$1241$lo28).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2058 ($_DFF_P_) from module GJC7 (D = \DOUT [29], Q = $abc$1241$lo29).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2057 ($_DFF_P_) from module GJC7 (D = \DOUT [30], Q = $abc$1241$lo30).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2056 ($_DFF_P_) from module GJC7 (D = \DOUT [31], Q = $abc$1241$lo31).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2055 ($_DFF_P_) from module GJC7 (D = \DOUT [32], Q = $abc$1241$lo32).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2054 ($_DFF_P_) from module GJC7 (D = \DOUT [33], Q = $abc$1241$lo33).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2053 ($_DFF_P_) from module GJC7 (D = \DOUT [34], Q = $abc$1241$lo34).
Adding EN signal on $abc$2051$auto$blifparse.cc:377:parse_blif$2052 ($_DFF_P_) from module GJC7 (D = \DOUT [35], Q = $abc$1241$lo35).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.265. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.266. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 36 unused cells and 36 unused wires.
<suppressed ~37 debug messages>

4.267. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.268. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

4.269. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.270. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.271. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.272. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.273. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.274. Executing OPT_SHARE pass.

4.275. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.276. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 1

4.278. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.279. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.280. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.281. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.282. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.283. Executing OPT_SHARE pass.

4.284. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.285. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.286. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 1

4.287. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.288. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.289. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.290. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.291. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.292. Executing OPT_SHARE pass.

4.293. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.294. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=36, #remove=0, time=0.00 sec.]

4.295. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.296. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 1

4.297. Executing BMUXMAP pass.

4.298. Executing DEMUXMAP pass.

4.299. Executing SPLITNETS pass (splitting up multi-bit signals).

4.300. Executing ABC pass (technology mapping using ABC).

4.300.1. Extracting gate netlist of module `\GJC7' to `<abc-temp-dir>/input.blif'..
Extracted 72 gates and 146 wires to a netlist network with 74 inputs and 36 outputs (dfl=1).

4.300.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  74  #Luts =    36  Max Lvl =   1  Avg Lvl =   1.00  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  74  #Luts =    36  Max Lvl =   1  Avg Lvl =   1.00  [   0.08 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  74  #Luts =    36  Max Lvl =   1  Avg Lvl =   1.00  [   0.11 sec. at Pass 2]{map}[6]
DE:   #PIs =  74  #Luts =    36  Max Lvl =   1  Avg Lvl =   1.00  [   0.17 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  74  #Luts =    36  Max Lvl =   1  Avg Lvl =   1.00  [   0.37 sec. at Pass 4]{map}[36]
DE:   #PIs =  74  #Luts =    36  Max Lvl =   1  Avg Lvl =   1.00  [   0.63 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  74  #Luts =    36  Max Lvl =   1  Avg Lvl =   1.00  [   0.50 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  74  #Luts =    36  Max Lvl =   1  Avg Lvl =   1.00  [   0.52 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  74  #Luts =    36  Max Lvl =   1  Avg Lvl =   1.00  [   0.53 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  74  #Luts =    36  Max Lvl =   1  Avg Lvl =   1.00  [   0.47 sec. at Pass 8]{finalMap}[72]
DE:   
DE:   total time =    3.54 sec.
[Time = 5.59 sec.]

4.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.302. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.303. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.304. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.305. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.306. Executing OPT_SHARE pass.

4.307. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.308. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 0 unused cells and 146 unused wires.
<suppressed ~1 debug messages>

4.309. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 1

4.310. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.311. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.312. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.313. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.314. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.315. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.316. Executing OPT_SHARE pass.

4.317. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.318. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.319. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 1

4.320. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.321. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.322. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.323. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.324. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.325. Executing OPT_SHARE pass.

4.326. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=0, #remove=0, time=0.00 sec.]

4.327. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=38, #solve=36, #remove=0, time=0.01 sec.]

4.328. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.329. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 1

4.330. Printing statistics.

=== GJC7 ===

   Number of wires:                 49
   Number of wire bits:            240
   Number of public wires:          10
   Number of public wire bits:     131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 75
     $_DFFE_PN_                     36
     $_DFFE_PP_                      1
     $_DFF_P_                        1
     $lut                           36
     TDP_RAM36K                      1

4.331. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.332. Executing RS_DFFSR_CONV pass.

4.333. Printing statistics.

=== GJC7 ===

   Number of wires:                 49
   Number of wire bits:            240
   Number of public wires:          10
   Number of public wire bits:     131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 75
     $_DFFE_PP0N_                   36
     $_DFFE_PP0P_                    1
     $_DFF_P_                        1
     $lut                           36
     TDP_RAM36K                      1

4.334. Executing TECHMAP pass (map to technology primitives).

4.334.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.334.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.334.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~269 debug messages>

4.335. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.
<suppressed ~433 debug messages>

4.336. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.337. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.338. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
<suppressed ~213 debug messages>
Removed a total of 71 cells.

4.339. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.340. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 0 unused cells and 332 unused wires.
<suppressed ~1 debug messages>

4.341. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.
<suppressed ~36 debug messages>

4.342. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.343. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.344. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.345. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.346. Executing OPT_SHARE pass.

4.347. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.348. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 0 unused cells and 36 unused wires.
<suppressed ~1 debug messages>

4.349. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 1

4.350. Executing TECHMAP pass (map to technology primitives).

4.350.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.350.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.351. Executing ABC pass (technology mapping using ABC).

4.351.1. Extracting gate netlist of module `\GJC7' to `<abc-temp-dir>/input.blif'..
Extracted 73 gates and 149 wires to a netlist network with 75 inputs and 37 outputs (dfl=1).

4.351.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  75  #Luts =    37  Max Lvl =   1  Avg Lvl =   0.97  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  75  #Luts =    37  Max Lvl =   1  Avg Lvl =   0.97  [   0.08 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  75  #Luts =    37  Max Lvl =   1  Avg Lvl =   0.97  [   0.10 sec. at Pass 2]{map}[6]
DE:   #PIs =  75  #Luts =    37  Max Lvl =   1  Avg Lvl =   0.97  [   0.14 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  75  #Luts =    37  Max Lvl =   1  Avg Lvl =   0.97  [   0.21 sec. at Pass 4]{map}[36]
DE:   #PIs =  75  #Luts =    37  Max Lvl =   1  Avg Lvl =   0.97  [   0.55 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  75  #Luts =    37  Max Lvl =   1  Avg Lvl =   0.97  [   0.50 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  75  #Luts =    37  Max Lvl =   1  Avg Lvl =   0.97  [   0.52 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  75  #Luts =    37  Max Lvl =   1  Avg Lvl =   0.97  [   0.51 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  75  #Luts =    37  Max Lvl =   1  Avg Lvl =   0.97  [   0.48 sec. at Pass 8]{finalMap}[72]
DE:   
DE:   total time =    3.23 sec.
[Time = 5.28 sec.]

4.352. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

4.353. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.354. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \GJC7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.355. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \GJC7.
Performed a total of 0 changes.

4.356. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\GJC7'.
Removed a total of 0 cells.

4.357. Executing OPT_SHARE pass.

4.358. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.359. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 0 unused cells and 148 unused wires.
<suppressed ~1 debug messages>

4.360. Executing OPT_EXPR pass (perform const folding).
Optimizing module GJC7.

RUN-OPT ITERATIONS DONE : 1

4.361. Executing HIERARCHY pass (managing design hierarchy).

4.361.1. Analyzing design hierarchy..
Top module:  \GJC7

4.361.2. Analyzing design hierarchy..
Top module:  \GJC7
Removed 0 unused modules.

4.362. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..

4.363. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.364. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-315.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.1-337.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-366.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.1-382.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.1-398.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.1-414.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.1-430.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.1-446.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.1-462.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.1-486.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-510.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-533.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.1-556.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.1-574.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-596.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.1-615.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.1-642.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.1-667.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.1-691.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.1-718.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.1-767.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.1-816.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.1-832.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.1-848.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.1-866.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.1-884.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.1-947.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.1-986.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.1-1021.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.1-1036.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.1-1135.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1174.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.1-1225.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.365. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on GJC7.CLKA[0].
Inserting rs__CLK_BUF on GJC7.CLKB[0].

4.366. Executing TECHMAP pass (map to technology primitives).

4.366.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.366.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~8 debug messages>

4.367. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

4.368. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port GJC7.ADDRA using rs__I_BUF.
Mapping port GJC7.ADDRB using rs__I_BUF.
Mapping port GJC7.CLKA using rs__I_BUF.
Mapping port GJC7.CLKB using rs__I_BUF.
Mapping port GJC7.DIN using rs__I_BUF.
Mapping port GJC7.DOUT using rs__O_BUF.
Mapping port GJC7.RE using rs__I_BUF.
Mapping port GJC7.WE using rs__I_BUF.

4.369. Executing TECHMAP pass (map to technology primitives).

4.369.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.369.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~100 debug messages>

4.370. Printing statistics.

=== GJC7 ===

   Number of wires:                342
   Number of wire bits:            619
   Number of public wires:          10
   Number of public wire bits:     131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                172
     $lut                           37
     CLK_BUF                         2
     DFFRE                          38
     I_BUF                          58
     O_BUF                          36
     TDP_RAM36K                      1

4.371. Executing TECHMAP pass (map to technology primitives).

4.371.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.371.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~66 debug messages>

4.372. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \GJC7..
Removed 0 unused cells and 356 unused wires.
<suppressed ~1 debug messages>

4.373. Executing SPLITNETS pass (splitting up multi-bit signals).

4.374. Executing HIERARCHY pass (managing design hierarchy).

4.374.1. Analyzing design hierarchy..
Top module:  \GJC7

4.374.2. Analyzing design hierarchy..
Top module:  \GJC7
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

4.375. Printing statistics.

=== GJC7 ===

   Number of wires:                 60
   Number of wire bits:            337
   Number of public wires:          10
   Number of public wire bits:     131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                172
     CLK_BUF                         2
     DFFRE                          38
     I_BUF                          58
     LUT1                            1
     LUT4                           36
     O_BUF                          36
     TDP_RAM36K                      1

   Number of LUTs:                  37
   Number of REGs:                  38
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\GJC7'.

5.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

5.2. Executing RTLIL backend.
Output filename: design.rtlil

5.3. Executing SPLITNETS pass (splitting up multi-bit signals).

5.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_GJC7.
<suppressed ~1 debug messages>

5.5. Executing Verilog backend.
Dumping module `\GJC7'.

5.5.1. Executing BLIF backend.

5.5.2. Executing Verilog backend.
Dumping module `\GJC7'.

5.5.2.1. Executing BLIF backend.

5.5.2.2. Executing Verilog backend.
Dumping module `\fabric_GJC7'.

5.5.2.2.1. Executing BLIF backend.

End of script. Logfile hash: 14c29b76ca, CPU: user 1.29s system 0.07s, MEM: 27.35 MB peak
Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 10x abc (181 sec), 0% 1x design_edit (0 sec), ...
