// Seed: 1755585879
module module_0 (
    input  tri  id_0,
    input  tri1 id_1,
    input  tri1 id_2,
    output wor  id_3,
    output tri  id_4
);
  always @(posedge id_0) id_4 -= 1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    inout uwire id_0,
    inout wor id_1,
    output wor id_2,
    input wor id_3,
    input tri1 id_4,
    input supply1 id_5,
    output tri0 id_6
    , id_9,
    output supply1 id_7
);
  assign id_0 = -1'b0;
  wire id_10 = id_4, id_11;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_1,
      id_6,
      id_6
  );
endmodule
