vendor_name = ModelSim
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder2to4.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder3to8.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder2to4.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/decoder3to8.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_8bit.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_8bit.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/FullAdder_1bit.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_1bit.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_32bit.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_8bit.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_8bit.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/ULA_32bit.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SHIFTER.bdf
source_file = 1, REGISTER8bit.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REG.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MAR.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER32bit.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MDR.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/PC.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR_extensor.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SP.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV_init.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPP.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPP_init.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/TOS.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/OPC.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/H.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MBR.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MDR.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/PC.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/SP.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/CPP.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/LV.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.qip
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.vhd
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM.mif
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM_TEST.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/RAM_TEST.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/BANK_REGS.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/REGISTER4bit.bdf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/TOS.vwf
source_file = 1, C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/db/mic1.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = MAR
instance = comp, \MIR[7]~I , MIR[7], MAR, 1
instance = comp, \CLOCK~I , CLOCK, MAR, 1
instance = comp, \inst|inst12 , inst|inst12, MAR, 1
instance = comp, \inst|inst12~clkctrl , inst|inst12~clkctrl, MAR, 1
instance = comp, \INPUT[31]~I , INPUT[31], MAR, 1
instance = comp, \inst|inst16|inst~feeder , inst|inst16|inst~feeder, MAR, 1
instance = comp, \LOAD~I , LOAD, MAR, 1
instance = comp, \LOAD~clkctrl , LOAD~clkctrl, MAR, 1
instance = comp, \inst|inst16|inst , inst|inst16|inst, MAR, 1
instance = comp, \INPUT[30]~I , INPUT[30], MAR, 1
instance = comp, \inst|inst16|inst5 , inst|inst16|inst5, MAR, 1
instance = comp, \INPUT[29]~I , INPUT[29], MAR, 1
instance = comp, \inst|inst16|inst16 , inst|inst16|inst16, MAR, 1
instance = comp, \INPUT[28]~I , INPUT[28], MAR, 1
instance = comp, \inst|inst16|inst20~feeder , inst|inst16|inst20~feeder, MAR, 1
instance = comp, \inst|inst16|inst20 , inst|inst16|inst20, MAR, 1
instance = comp, \INPUT[27]~I , INPUT[27], MAR, 1
instance = comp, \inst|inst15|inst~feeder , inst|inst15|inst~feeder, MAR, 1
instance = comp, \inst|inst15|inst , inst|inst15|inst, MAR, 1
instance = comp, \INPUT[26]~I , INPUT[26], MAR, 1
instance = comp, \inst|inst15|inst5~feeder , inst|inst15|inst5~feeder, MAR, 1
instance = comp, \inst|inst15|inst5 , inst|inst15|inst5, MAR, 1
instance = comp, \INPUT[25]~I , INPUT[25], MAR, 1
instance = comp, \inst|inst15|inst16~feeder , inst|inst15|inst16~feeder, MAR, 1
instance = comp, \inst|inst15|inst16 , inst|inst15|inst16, MAR, 1
instance = comp, \INPUT[24]~I , INPUT[24], MAR, 1
instance = comp, \inst|inst15|inst20 , inst|inst15|inst20, MAR, 1
instance = comp, \INPUT[23]~I , INPUT[23], MAR, 1
instance = comp, \inst|inst14|inst~feeder , inst|inst14|inst~feeder, MAR, 1
instance = comp, \inst|inst14|inst , inst|inst14|inst, MAR, 1
instance = comp, \INPUT[22]~I , INPUT[22], MAR, 1
instance = comp, \inst|inst14|inst5 , inst|inst14|inst5, MAR, 1
instance = comp, \INPUT[21]~I , INPUT[21], MAR, 1
instance = comp, \inst|inst14|inst16~feeder , inst|inst14|inst16~feeder, MAR, 1
instance = comp, \inst|inst14|inst16 , inst|inst14|inst16, MAR, 1
instance = comp, \INPUT[20]~I , INPUT[20], MAR, 1
instance = comp, \inst|inst14|inst20~feeder , inst|inst14|inst20~feeder, MAR, 1
instance = comp, \inst|inst14|inst20 , inst|inst14|inst20, MAR, 1
instance = comp, \INPUT[19]~I , INPUT[19], MAR, 1
instance = comp, \inst|inst11|inst~feeder , inst|inst11|inst~feeder, MAR, 1
instance = comp, \inst|inst11|inst , inst|inst11|inst, MAR, 1
instance = comp, \INPUT[18]~I , INPUT[18], MAR, 1
instance = comp, \inst|inst11|inst5~feeder , inst|inst11|inst5~feeder, MAR, 1
instance = comp, \inst|inst11|inst5 , inst|inst11|inst5, MAR, 1
instance = comp, \INPUT[17]~I , INPUT[17], MAR, 1
instance = comp, \inst|inst11|inst16~feeder , inst|inst11|inst16~feeder, MAR, 1
instance = comp, \inst|inst11|inst16 , inst|inst11|inst16, MAR, 1
instance = comp, \INPUT[16]~I , INPUT[16], MAR, 1
instance = comp, \inst|inst11|inst20~feeder , inst|inst11|inst20~feeder, MAR, 1
instance = comp, \inst|inst11|inst20 , inst|inst11|inst20, MAR, 1
instance = comp, \INPUT[15]~I , INPUT[15], MAR, 1
instance = comp, \inst|inst3|inst~feeder , inst|inst3|inst~feeder, MAR, 1
instance = comp, \inst|inst3|inst , inst|inst3|inst, MAR, 1
instance = comp, \INPUT[14]~I , INPUT[14], MAR, 1
instance = comp, \inst|inst3|inst5~feeder , inst|inst3|inst5~feeder, MAR, 1
instance = comp, \inst|inst3|inst5 , inst|inst3|inst5, MAR, 1
instance = comp, \INPUT[13]~I , INPUT[13], MAR, 1
instance = comp, \inst|inst3|inst16~feeder , inst|inst3|inst16~feeder, MAR, 1
instance = comp, \inst|inst3|inst16 , inst|inst3|inst16, MAR, 1
instance = comp, \INPUT[12]~I , INPUT[12], MAR, 1
instance = comp, \inst|inst3|inst20~feeder , inst|inst3|inst20~feeder, MAR, 1
instance = comp, \inst|inst3|inst20 , inst|inst3|inst20, MAR, 1
instance = comp, \INPUT[11]~I , INPUT[11], MAR, 1
instance = comp, \inst|inst2|inst~feeder , inst|inst2|inst~feeder, MAR, 1
instance = comp, \inst|inst2|inst , inst|inst2|inst, MAR, 1
instance = comp, \INPUT[10]~I , INPUT[10], MAR, 1
instance = comp, \inst|inst2|inst5~feeder , inst|inst2|inst5~feeder, MAR, 1
instance = comp, \inst|inst2|inst5 , inst|inst2|inst5, MAR, 1
instance = comp, \INPUT[9]~I , INPUT[9], MAR, 1
instance = comp, \inst|inst2|inst16~feeder , inst|inst2|inst16~feeder, MAR, 1
instance = comp, \inst|inst2|inst16 , inst|inst2|inst16, MAR, 1
instance = comp, \INPUT[8]~I , INPUT[8], MAR, 1
instance = comp, \inst|inst2|inst20~feeder , inst|inst2|inst20~feeder, MAR, 1
instance = comp, \inst|inst2|inst20 , inst|inst2|inst20, MAR, 1
instance = comp, \INPUT[3]~I , INPUT[3], MAR, 1
instance = comp, \inst|inst|inst20 , inst|inst|inst20, MAR, 1
instance = comp, \INPUT[2]~I , INPUT[2], MAR, 1
instance = comp, \inst|inst|inst16 , inst|inst|inst16, MAR, 1
instance = comp, \INPUT[1]~I , INPUT[1], MAR, 1
instance = comp, \inst|inst|inst5~feeder , inst|inst|inst5~feeder, MAR, 1
instance = comp, \inst|inst|inst5 , inst|inst|inst5, MAR, 1
instance = comp, \INPUT[0]~I , INPUT[0], MAR, 1
instance = comp, \inst|inst|inst~feeder , inst|inst|inst~feeder, MAR, 1
instance = comp, \inst|inst|inst , inst|inst|inst, MAR, 1
instance = comp, \DATA_ADDR[31]~I , DATA_ADDR[31], MAR, 1
instance = comp, \DATA_ADDR[30]~I , DATA_ADDR[30], MAR, 1
instance = comp, \DATA_ADDR[29]~I , DATA_ADDR[29], MAR, 1
instance = comp, \DATA_ADDR[28]~I , DATA_ADDR[28], MAR, 1
instance = comp, \DATA_ADDR[27]~I , DATA_ADDR[27], MAR, 1
instance = comp, \DATA_ADDR[26]~I , DATA_ADDR[26], MAR, 1
instance = comp, \DATA_ADDR[25]~I , DATA_ADDR[25], MAR, 1
instance = comp, \DATA_ADDR[24]~I , DATA_ADDR[24], MAR, 1
instance = comp, \DATA_ADDR[23]~I , DATA_ADDR[23], MAR, 1
instance = comp, \DATA_ADDR[22]~I , DATA_ADDR[22], MAR, 1
instance = comp, \DATA_ADDR[21]~I , DATA_ADDR[21], MAR, 1
instance = comp, \DATA_ADDR[20]~I , DATA_ADDR[20], MAR, 1
instance = comp, \DATA_ADDR[19]~I , DATA_ADDR[19], MAR, 1
instance = comp, \DATA_ADDR[18]~I , DATA_ADDR[18], MAR, 1
instance = comp, \DATA_ADDR[17]~I , DATA_ADDR[17], MAR, 1
instance = comp, \DATA_ADDR[16]~I , DATA_ADDR[16], MAR, 1
instance = comp, \DATA_ADDR[15]~I , DATA_ADDR[15], MAR, 1
instance = comp, \DATA_ADDR[14]~I , DATA_ADDR[14], MAR, 1
instance = comp, \DATA_ADDR[13]~I , DATA_ADDR[13], MAR, 1
instance = comp, \DATA_ADDR[12]~I , DATA_ADDR[12], MAR, 1
instance = comp, \DATA_ADDR[11]~I , DATA_ADDR[11], MAR, 1
instance = comp, \DATA_ADDR[10]~I , DATA_ADDR[10], MAR, 1
instance = comp, \DATA_ADDR[9]~I , DATA_ADDR[9], MAR, 1
instance = comp, \DATA_ADDR[8]~I , DATA_ADDR[8], MAR, 1
instance = comp, \DATA_ADDR[7]~I , DATA_ADDR[7], MAR, 1
instance = comp, \DATA_ADDR[6]~I , DATA_ADDR[6], MAR, 1
instance = comp, \DATA_ADDR[5]~I , DATA_ADDR[5], MAR, 1
instance = comp, \DATA_ADDR[4]~I , DATA_ADDR[4], MAR, 1
instance = comp, \DATA_ADDR[3]~I , DATA_ADDR[3], MAR, 1
instance = comp, \DATA_ADDR[2]~I , DATA_ADDR[2], MAR, 1
instance = comp, \DATA_ADDR[1]~I , DATA_ADDR[1], MAR, 1
instance = comp, \DATA_ADDR[0]~I , DATA_ADDR[0], MAR, 1
instance = comp, \MIR[35]~I , MIR[35], MAR, 1
instance = comp, \MIR[34]~I , MIR[34], MAR, 1
instance = comp, \MIR[33]~I , MIR[33], MAR, 1
instance = comp, \MIR[32]~I , MIR[32], MAR, 1
instance = comp, \MIR[31]~I , MIR[31], MAR, 1
instance = comp, \MIR[30]~I , MIR[30], MAR, 1
instance = comp, \MIR[29]~I , MIR[29], MAR, 1
instance = comp, \MIR[28]~I , MIR[28], MAR, 1
instance = comp, \MIR[27]~I , MIR[27], MAR, 1
instance = comp, \MIR[26]~I , MIR[26], MAR, 1
instance = comp, \MIR[25]~I , MIR[25], MAR, 1
instance = comp, \MIR[24]~I , MIR[24], MAR, 1
instance = comp, \MIR[23]~I , MIR[23], MAR, 1
instance = comp, \MIR[22]~I , MIR[22], MAR, 1
instance = comp, \MIR[21]~I , MIR[21], MAR, 1
instance = comp, \MIR[20]~I , MIR[20], MAR, 1
instance = comp, \MIR[19]~I , MIR[19], MAR, 1
instance = comp, \MIR[18]~I , MIR[18], MAR, 1
instance = comp, \MIR[17]~I , MIR[17], MAR, 1
instance = comp, \MIR[16]~I , MIR[16], MAR, 1
instance = comp, \MIR[15]~I , MIR[15], MAR, 1
instance = comp, \MIR[14]~I , MIR[14], MAR, 1
instance = comp, \MIR[13]~I , MIR[13], MAR, 1
instance = comp, \MIR[12]~I , MIR[12], MAR, 1
instance = comp, \MIR[11]~I , MIR[11], MAR, 1
instance = comp, \MIR[10]~I , MIR[10], MAR, 1
instance = comp, \MIR[9]~I , MIR[9], MAR, 1
instance = comp, \MIR[8]~I , MIR[8], MAR, 1
instance = comp, \MIR[6]~I , MIR[6], MAR, 1
instance = comp, \MIR[5]~I , MIR[5], MAR, 1
instance = comp, \MIR[4]~I , MIR[4], MAR, 1
instance = comp, \MIR[3]~I , MIR[3], MAR, 1
instance = comp, \MIR[2]~I , MIR[2], MAR, 1
instance = comp, \MIR[1]~I , MIR[1], MAR, 1
instance = comp, \MIR[0]~I , MIR[0], MAR, 1
instance = comp, \INPUT[7]~I , INPUT[7], MAR, 1
instance = comp, \INPUT[6]~I , INPUT[6], MAR, 1
instance = comp, \INPUT[5]~I , INPUT[5], MAR, 1
instance = comp, \INPUT[4]~I , INPUT[4], MAR, 1
