****************************************
Report : timing
	-path_type full_clock
	-delay_type min
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group REGIN
	-transition_time
	-sort_by slack
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Sat Mar 14 11:11:09 2020
****************************************

Report timing status: Started...
Report timing status: Processing group REGIN

  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock network delay (ideal)                                              0.000      0.000
  input external delay                                                     0.100      0.100 f
  reset_i (in)                                                  0.000      0.000 &    0.100 f
  core/be/be_mem/csr/priv_mode_reg/U3/Q (OR2X1)                 0.032      0.135 &    0.235 f
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_/D (DFFX1)      0.032      0.000 &    0.235 f
  data arrival time                                                                   0.235

  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX32)                                   0.024      0.012 &    0.012 f
  CTSINVX8_G1B3I2/ZN (INVX32)                                   0.056      0.054 &    0.066 r
  CTSINVX16_G1B2I9/ZN (INVX4)                                   0.179      0.123 &    0.189 f
  core/be/CTSINVX16_G1B1I67/ZN (INVX8)                          0.236      0.139 &    0.328 r
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_/CLK (DFFX1)    0.236      0.005 &    0.333 r
  clock reconvergence pessimism                                            0.000      0.333
  library hold time                                                        0.022      0.355
  data required time                                                                  0.355
  --------------------------------------------------------------------------------------------
  data required time                                                                  0.355
  data arrival time                                                                  -0.235
  --------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                   -0.120


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                         Trans       Incr       Path
  --------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock network delay (ideal)                                              0.000      0.000
  input external delay                                                     0.100      0.100 f
  reset_i (in)                                                  0.000      0.000 &    0.100 f
  core/be/be_mem/csr/priv_mode_reg/U4/Q (OR2X1)                 0.029      0.143 &    0.243 f
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/D (DFFX1)      0.029      0.000 &    0.243 f
  data arrival time                                                                   0.243

  clock core_clk (rise edge)                                    0.000      0.000      0.000
  clock source latency                                                     0.000      0.000
  clk_i (in)                                                    0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX32)                                   0.024      0.012 &    0.012 f
  CTSINVX8_G1B3I2/ZN (INVX32)                                   0.056      0.054 &    0.066 r
  CTSINVX16_G1B2I9/ZN (INVX4)                                   0.179      0.123 &    0.189 f
  core/be/CTSINVX16_G1B1I67/ZN (INVX8)                          0.236      0.139 &    0.328 r
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/CLK (DFFX1)    0.236      0.005 &    0.333 r
  clock reconvergence pessimism                                            0.000      0.333
  library hold time                                                        0.022      0.355
  data required time                                                                  0.355
  --------------------------------------------------------------------------------------------
  data required time                                                                  0.355
  data arrival time                                                                  -0.243
  --------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                   -0.112


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/state_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock network delay (ideal)                               0.000      0.000
  input external delay                                      0.100      0.100 r
  reset_i (in)                                   0.000      0.000 &    0.100 r
  core/be/be_mem/ptw/U115/QN (NOR2X0)            0.048      0.149 &    0.249 f
  core/be/be_mem/ptw/state_r_reg_0_/D (DFFX1)    0.048     -0.000 &    0.249 f
  data arrival time                                                    0.249

  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.072      0.048 &    0.048 f
  CTSINVX8_G1B3I1/ZN (INVX16)                    0.087      0.069 &    0.118 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)              0.121      0.079 &    0.196 f
  core/be/CTSINVX16_G1B1I28_1/ZN (INVX8)         0.245      0.140 &    0.336 r
  core/be/be_mem/ptw/state_r_reg_0_/CLK (DFFX1)    0.245    0.003 &    0.339 r
  clock reconvergence pessimism                             0.000      0.339
  library hold time                                         0.019      0.358
  data required time                                                   0.358
  -----------------------------------------------------------------------------
  data required time                                                   0.358
  data arrival time                                                   -0.249
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.109


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/translation_en_reg/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                              Trans       Incr       Path
  -------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                         0.000      0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  input external delay                                                          0.100      0.100 r
  reset_i (in)                                                       0.000      0.000 &    0.100 r
  core/be/be_mem/csr/translation_en_reg/U4/QN (NOR2X0)               0.064      0.146 &    0.246 f
  core/be/be_mem/csr/translation_en_reg/data_r_reg_0_/D (DFFX1)      0.064     -0.006 &    0.239 f
  data arrival time                                                                        0.239

  clock core_clk (rise edge)                                         0.000      0.000      0.000
  clock source latency                                                          0.000      0.000
  clk_i (in)                                                         0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX32)                                        0.024      0.012 &    0.012 f
  CTSINVX8_G1B3I2/ZN (INVX32)                                        0.056      0.054 &    0.066 r
  CTSINVX16_G1B2I9/ZN (INVX4)                                        0.179      0.123 &    0.189 f
  core/be/CTSINVX16_G1B1I67/ZN (INVX8)                               0.236      0.139 &    0.328 r
  core/be/be_mem/csr/translation_en_reg/data_r_reg_0_/CLK (DFFX1)    0.236      0.005 &    0.333 r
  clock reconvergence pessimism                                                 0.000      0.333
  library hold time                                                             0.014      0.348
  data required time                                                                       0.348
  -------------------------------------------------------------------------------------------------
  data required time                                                                       0.348
  data arrival time                                                                       -0.239
  -------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.108


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                          Trans       Incr       Path
  ---------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                     0.000      0.000      0.000
  clock network delay (ideal)                                               0.000      0.000
  input external delay                                                      0.100      0.100 r
  reset_i (in)                                                   0.000      0.000 &    0.100 r
  core/be/be_mem/csr/debug_mode_reg/U4/QN (NOR2X0)               0.106      0.173 &    0.273 f
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/D (DFFX1)      0.106     -0.023 &    0.250 f
  data arrival time                                                                    0.250

  clock core_clk (rise edge)                                     0.000      0.000      0.000
  clock source latency                                                      0.000      0.000
  clk_i (in)                                                     0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX32)                                    0.024      0.012 &    0.012 f
  CTSINVX8_G1B3I2/ZN (INVX32)                                    0.056      0.054 &    0.066 r
  CTSINVX16_G1B2I9/ZN (INVX4)                                    0.179      0.123 &    0.189 f
  core/be/CTSINVX16_G1B1I67/ZN (INVX8)                           0.236      0.139 &    0.328 r
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/CLK (DFFX1)    0.236      0.006 &    0.334 r
  clock reconvergence pessimism                                             0.000      0.334
  library hold time                                                         0.007      0.341
  data required time                                                                   0.341
  ---------------------------------------------------------------------------------------------
  data required time                                                                   0.341
  data arrival time                                                                   -0.250
  ---------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.091


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/is_store_rr_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock network delay (ideal)                               0.000      0.000
  input external delay                                      0.100      0.100 f
  reset_i (in)                                   0.000      0.000 &    0.100 f
  core/be/be_mem/U368/Q (AO22X1)                 0.033      0.173 &    0.273 f
  core/be/be_mem/is_store_rr_reg/D (DFFX1)       0.033      0.000 &    0.273 f
  data arrival time                                                    0.273

  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.072      0.048 &    0.048 f
  CTSINVX8_G1B3I1/ZN (INVX16)                    0.087      0.069 &    0.118 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)              0.121      0.079 &    0.196 f
  core/be/CTSINVX16_G1B1I28_1/ZN (INVX8)         0.245      0.140 &    0.336 r
  core/be/be_mem/is_store_rr_reg/CLK (DFFX1)     0.245      0.003 &    0.340 r
  clock reconvergence pessimism                             0.000      0.340
  library hold time                                         0.022      0.361
  data required time                                                   0.361
  -----------------------------------------------------------------------------
  data required time                                                   0.361
  data arrival time                                                   -0.273
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.088


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                       Trans       Incr       Path
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock network delay (ideal)                                            0.000      0.000
  input external delay                                                   0.100      0.100 r
  reset_i (in)                                                0.000      0.000 &    0.100 r
  core/be/be_mem/dtlb/miss_v_reg/U4/QN (NOR2X0)               0.131      0.180 &    0.280 f
  core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_/D (DFFX1)      0.131     -0.023 &    0.257 f
  data arrival time                                                                 0.257

  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                                  0.072      0.048 &    0.048 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                 0.087      0.069 &    0.118 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                           0.121      0.079 &    0.196 f
  core/be/CTSINVX16_G1B1I28_1/ZN (INVX8)                      0.245      0.140 &    0.336 r
  core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_/CLK (DFFX1)    0.245      0.004 &    0.340 r
  clock reconvergence pessimism                                          0.000      0.340
  library hold time                                                      0.002      0.342
  data required time                                                                0.342
  ------------------------------------------------------------------------------------------
  data required time                                                                0.342
  data arrival time                                                                -0.257
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                 -0.085


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/ptw/tlb_sel_reg/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                       Trans       Incr       Path
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock network delay (ideal)                                            0.000      0.000
  input external delay                                                   0.100      0.100 r
  reset_i (in)                                                0.000      0.000 &    0.100 r
  core/be/be_mem/ptw/tlb_sel_reg/U6/QN (NOR3X0)               0.050      0.174 &    0.274 f
  core/be/be_mem/ptw/tlb_sel_reg/data_r_reg_0_/D (DFFX1)      0.050      0.000 &    0.274 f
  data arrival time                                                                 0.274

  clock core_clk (rise edge)                                  0.000      0.000      0.000
  clock source latency                                                   0.000      0.000
  clk_i (in)                                                  0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                                  0.072      0.048 &    0.048 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                 0.087      0.069 &    0.118 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                           0.121      0.079 &    0.196 f
  core/be/CTSINVX16_G1B1I28_1/ZN (INVX8)                      0.245      0.140 &    0.336 r
  core/be/be_mem/ptw/tlb_sel_reg/data_r_reg_0_/CLK (DFFX1)    0.245      0.004 &    0.340 r
  clock reconvergence pessimism                                          0.000      0.340
  library hold time                                                      0.018      0.358
  data required time                                                                0.358
  ------------------------------------------------------------------------------------------
  data required time                                                                0.358
  data arrival time                                                                -0.274
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                 -0.084


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/mmu_cmd_v_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock network delay (ideal)                               0.000      0.000
  input external delay                                      0.100      0.100 r
  reset_i (in)                                   0.000      0.000 &    0.100 r
  core/be/be_mem/U36/QN (NOR2X0)                 0.130      0.191 &    0.291 f
  core/be/be_mem/mmu_cmd_v_r_reg/D (DFFX1)       0.130     -0.015 &    0.276 f
  data arrival time                                                    0.276

  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.072      0.048 &    0.048 f
  CTSINVX8_G1B3I1/ZN (INVX16)                    0.087      0.069 &    0.118 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)              0.121      0.079 &    0.196 f
  core/be/CTSINVX16_G1B1I28_1/ZN (INVX8)         0.245      0.140 &    0.336 r
  core/be/be_mem/mmu_cmd_v_r_reg/CLK (DFFX1)     0.245      0.003 &    0.339 r
  clock reconvergence pessimism                             0.000      0.339
  library hold time                                         0.003      0.342
  data required time                                                   0.342
  -----------------------------------------------------------------------------
  data required time                                                   0.342
  data arrival time                                                   -0.276
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                    -0.065

Report timing status: Processing group REGIN (total endpoints 8445)...10% done.

  Startpoint: io_resp_i[70]
               (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  input external delay                                                         0.100      0.100 f
  io_resp_i[70] (in)                                                0.000      0.000 &    0.100 f
  U3215/Q (AO222X1)                                                 0.070      0.082 &    0.182 f
  uce_1__uce/U115/Q (AND2X1)                                        0.055      0.070 &    0.252 f
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                           0.037      0.070 &    0.322 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)      0.037      0.000 &    0.322 f
  data arrival time                                                                       0.322

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX32)                                       0.024      0.012 &    0.012 f
  CTSINVX8_G1B3I4/ZN (INVX8)                                        0.097      0.084 &    0.096 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                        0.138      0.085 &    0.181 f
  CTSINVX16_G1B1I30_1/ZN (INVX8)                                    0.179      0.112 &    0.293 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)    0.180      0.006 &    0.299 r
  clock reconvergence pessimism                                                0.000      0.299
  library hold time                                                            0.016      0.315
  data required time                                                                      0.315
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.315
  data arrival time                                                                      -0.322
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.007


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dtlb_miss_r_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock network delay (ideal)                               0.000      0.000
  input external delay                                      0.100      0.100 r
  reset_i (in)                                   0.000      0.000 &    0.100 r
  core/be/be_mem/U68/QN (NOR2X0)                 0.182      0.223 &    0.323 f
  core/be/be_mem/U250/Q (AND2X1)                 0.030      0.049 &    0.373 f
  core/be/be_mem/dtlb_miss_r_reg/D (DFFX1)       0.030     -0.000 &    0.372 f
  data arrival time                                                    0.372

  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.072      0.048 &    0.048 f
  CTSINVX8_G1B3I1/ZN (INVX16)                    0.087      0.069 &    0.118 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)              0.121      0.079 &    0.196 f
  core/be/CTSINVX16_G1B1I28_1/ZN (INVX8)         0.245      0.140 &    0.336 r
  core/be/be_mem/dtlb_miss_r_reg/CLK (DFFX1)     0.246      0.004 &    0.340 r
  clock reconvergence pessimism                             0.000      0.340
  library hold time                                         0.023      0.363
  data required time                                                   0.363
  -----------------------------------------------------------------------------
  data required time                                                   0.363
  data arrival time                                                   -0.372
  -----------------------------------------------------------------------------
  slack (MET)                                                          0.009


  Startpoint: io_resp_i[98]
               (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_40_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  input external delay                                                         0.100      0.100 f
  io_resp_i[98] (in)                                                0.000      0.000 &    0.100 f
  U3247/Q (AO222X1)                                                 0.064      0.079 &    0.179 f
  uce_1__uce/U145/Q (AND2X1)                                        0.118      0.105 &    0.284 f
  core/be/be_mem/dcache/U2180/Q (MUX21X1)                           0.035      0.051 &    0.335 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D (DFFX1)      0.035      0.000 &    0.335 f
  data arrival time                                                                       0.335

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX32)                                       0.024      0.012 &    0.012 f
  CTSINVX8_G1B3I4/ZN (INVX8)                                        0.097      0.084 &    0.096 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                       0.141      0.087 &    0.183 f
  core/be/be_mem/dcache/CTSINVX16_G1B1I17/ZN (INVX8)                0.194      0.110 &    0.293 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/CLK (DFFX1)    0.195      0.007 &    0.300 r
  clock reconvergence pessimism                                                0.000      0.300
  library hold time                                                            0.018      0.318
  data required time                                                                      0.318
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.318
  data arrival time                                                                      -0.335
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.017


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/mmu_cmd_v_rr_reg
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock network delay (ideal)                               0.000      0.000
  input external delay                                      0.100      0.100 r
  reset_i (in)                                   0.000      0.000 &    0.100 r
  core/be/be_mem/U68/QN (NOR2X0)                 0.182      0.223 &    0.323 f
  core/be/be_mem/U69/Q (AND2X1)                  0.042      0.060 &    0.383 f
  core/be/be_mem/mmu_cmd_v_rr_reg/D (DFFX1)      0.042     -0.000 &    0.383 f
  data arrival time                                                    0.383

  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock source latency                                      0.000      0.000
  clk_i (in)                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                     0.072      0.048 &    0.048 f
  CTSINVX8_G1B3I1/ZN (INVX16)                    0.087      0.069 &    0.118 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)              0.121      0.079 &    0.196 f
  core/be/CTSINVX16_G1B1I28_1/ZN (INVX8)         0.245      0.140 &    0.336 r
  core/be/be_mem/mmu_cmd_v_rr_reg/CLK (DFFX1)    0.245      0.004 &    0.340 r
  clock reconvergence pessimism                             0.000      0.340
  library hold time                                         0.020      0.360
  data required time                                                   0.360
  -----------------------------------------------------------------------------
  data required time                                                   0.360
  data arrival time                                                   -0.383
  -----------------------------------------------------------------------------
  slack (MET)                                                          0.023


  Startpoint: io_resp_i[102]
               (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  input external delay                                                         0.100      0.100 f
  io_resp_i[102] (in)                                               0.000      0.000 &    0.100 f
  U3251/Q (AO222X1)                                                 0.077      0.089 &    0.189 f
  uce_1__uce/U149/Q (AND2X1)                                        0.109      0.100 &    0.289 f
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                           0.038      0.052 &    0.341 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)      0.038      0.000 &    0.341 f
  data arrival time                                                                       0.341

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX32)                                       0.024      0.012 &    0.012 f
  CTSINVX8_G1B3I4/ZN (INVX8)                                        0.097      0.084 &    0.096 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                       0.141      0.087 &    0.183 f
  core/be/be_mem/dcache/CTSINVX16_G1B1I17/ZN (INVX8)                0.194      0.110 &    0.293 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)    0.195      0.007 &    0.300 r
  clock reconvergence pessimism                                                0.000      0.300
  library hold time                                                            0.017      0.318
  data required time                                                                      0.318
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.318
  data arrival time                                                                      -0.341
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.024


  Startpoint: io_resp_i[101]
               (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  input external delay                                                         0.100      0.100 f
  io_resp_i[101] (in)                                               0.000      0.000 &    0.100 f
  U3250/Q (AO222X1)                                                 0.070      0.082 &    0.182 f
  uce_1__uce/U148/Q (AND2X1)                                        0.117      0.104 &    0.287 f
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                           0.036      0.056 &    0.343 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)      0.036      0.000 &    0.343 f
  data arrival time                                                                       0.343

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX32)                                       0.024      0.012 &    0.012 f
  CTSINVX8_G1B3I4/ZN (INVX8)                                        0.097      0.084 &    0.096 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                       0.141      0.087 &    0.183 f
  core/be/be_mem/dcache/CTSINVX16_G1B1I17/ZN (INVX8)                0.194      0.110 &    0.293 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)    0.195      0.008 &    0.301 r
  clock reconvergence pessimism                                                0.000      0.301
  library hold time                                                            0.018      0.318
  data required time                                                                      0.318
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.318
  data arrival time                                                                      -0.343
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.024


  Startpoint: io_resp_i[69]
               (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  input external delay                                                         0.100      0.100 f
  io_resp_i[69] (in)                                                0.000      0.000 &    0.100 f
  U3214/Q (AO222X1)                                                 0.063      0.077 &    0.177 f
  uce_1__uce/U113/Q (AND2X1)                                        0.065      0.069 &    0.247 f
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                           0.036      0.067 &    0.313 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)      0.036      0.000 &    0.313 f
  data arrival time                                                                       0.313

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX32)                                       0.024      0.012 &    0.012 f
  CTSINVX8_G1B3I4/ZN (INVX8)                                        0.097      0.084 &    0.096 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                        0.138      0.085 &    0.181 f
  CTSINVX8_G1B1I34/ZN (INVX8)                                       0.159      0.086 &    0.267 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)    0.160      0.001 &    0.268 r
  clock reconvergence pessimism                                                0.000      0.268
  library hold time                                                            0.015      0.283
  data required time                                                                      0.283
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.283
  data arrival time                                                                      -0.313
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.030


  Startpoint: io_resp_i[84]
               (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  input external delay                                                         0.100      0.100 f
  io_resp_i[84] (in)                                                0.000      0.000 &    0.100 f
  U3230/Q (AO222X1)                                                 0.071      0.083 &    0.183 f
  uce_1__uce/U130/Q (AND2X1)                                        0.063      0.060 &    0.243 f
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                           0.037      0.070 &    0.313 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)      0.037      0.000 &    0.313 f
  data arrival time                                                                       0.313

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX32)                                       0.024      0.012 &    0.012 f
  CTSINVX8_G1B3I4/ZN (INVX8)                                        0.097      0.084 &    0.096 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                        0.138      0.085 &    0.181 f
  CTSINVX8_G1B1I34/ZN (INVX8)                                       0.159      0.086 &    0.267 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)    0.160      0.001 &    0.268 r
  clock reconvergence pessimism                                                0.000      0.268
  library hold time                                                            0.015      0.283
  data required time                                                                      0.283
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.283
  data arrival time                                                                      -0.313
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.031


  Startpoint: io_resp_i[71]
               (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  input external delay                                                         0.100      0.100 f
  io_resp_i[71] (in)                                                0.000      0.000 &    0.100 f
  U3216/Q (AO222X1)                                                 0.075      0.085 &    0.185 f
  uce_1__uce/U116/Q (AND2X1)                                        0.062      0.059 &    0.244 f
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                           0.036      0.070 &    0.314 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)      0.036      0.000 &    0.314 f
  data arrival time                                                                       0.314

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX32)                                       0.024      0.012 &    0.012 f
  CTSINVX8_G1B3I4/ZN (INVX8)                                        0.097      0.084 &    0.096 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                        0.138      0.085 &    0.181 f
  CTSINVX8_G1B1I34/ZN (INVX8)                                       0.159      0.086 &    0.267 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)    0.160      0.001 &    0.268 r
  clock reconvergence pessimism                                                0.000      0.268
  library hold time                                                            0.015      0.283
  data required time                                                                      0.283
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.283
  data arrival time                                                                      -0.314
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.031


  Startpoint: io_resp_i[78]
               (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  input external delay                                                         0.100      0.100 f
  io_resp_i[78] (in)                                                0.000      0.000 &    0.100 f
  U3224/Q (AO222X1)                                                 0.077      0.087 &    0.187 f
  uce_1__uce/U123/Q (AND2X1)                                        0.060      0.059 &    0.245 f
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                           0.036      0.070 &    0.315 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)      0.036      0.000 &    0.315 f
  data arrival time                                                                       0.315

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX32)                                       0.024      0.012 &    0.012 f
  CTSINVX8_G1B3I4/ZN (INVX8)                                        0.097      0.084 &    0.096 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                        0.138      0.085 &    0.181 f
  CTSINVX8_G1B1I34/ZN (INVX8)                                       0.159      0.086 &    0.267 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)    0.160      0.001 &    0.268 r
  clock reconvergence pessimism                                                0.000      0.268
  library hold time                                                            0.015      0.283
  data required time                                                                      0.283
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.283
  data arrival time                                                                      -0.315
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.032


  Startpoint: io_resp_i[88]
               (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  input external delay                                                         0.100      0.100 f
  io_resp_i[88] (in)                                                0.000      0.000 &    0.100 f
  U3236/Q (AO222X1)                                                 0.096      0.099 &    0.199 f
  uce_1__uce/U134/Q (AND2X1)                                        0.051      0.050 &    0.249 f
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                           0.037      0.069 &    0.318 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)      0.037     -0.000 &    0.318 f
  data arrival time                                                                       0.318

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX32)                                       0.024      0.012 &    0.012 f
  CTSINVX8_G1B3I4/ZN (INVX8)                                        0.097      0.084 &    0.096 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                        0.138      0.085 &    0.181 f
  CTSINVX8_G1B1I34/ZN (INVX8)                                       0.159      0.086 &    0.267 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)    0.160      0.002 &    0.269 r
  clock reconvergence pessimism                                                0.000      0.269
  library hold time                                                            0.015      0.284
  data required time                                                                      0.284
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.284
  data arrival time                                                                      -0.318
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.033


  Startpoint: io_resp_i[104]
               (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  input external delay                                                         0.100      0.100 f
  io_resp_i[104] (in)                                               0.000      0.000 &    0.100 f
  U3253/Q (AO222X1)                                                 0.074      0.085 &    0.185 f
  uce_1__uce/U151/Q (AND2X1)                                        0.119      0.103 &    0.288 f
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                           0.037      0.064 &    0.352 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)      0.037     -0.000 &    0.352 f
  data arrival time                                                                       0.352

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX32)                                       0.024      0.012 &    0.012 f
  CTSINVX8_G1B3I4/ZN (INVX8)                                        0.097      0.084 &    0.096 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                       0.141      0.087 &    0.183 f
  core/be/be_mem/dcache/CTSINVX16_G1B1I17/ZN (INVX8)                0.194      0.110 &    0.293 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)    0.195      0.007 &    0.300 r
  clock reconvergence pessimism                                                0.000      0.300
  library hold time                                                            0.017      0.318
  data required time                                                                      0.318
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.318
  data arrival time                                                                      -0.352
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.034


  Startpoint: io_resp_i[77]
               (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  input external delay                                                         0.100      0.100 f
  io_resp_i[77] (in)                                                0.000      0.000 &    0.100 f
  U3223/Q (AO222X1)                                                 0.072      0.086 &    0.186 f
  uce_1__uce/U122/Q (AND2X1)                                        0.060      0.063 &    0.249 f
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                           0.036      0.070 &    0.318 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)      0.036     -0.000 &    0.318 f
  data arrival time                                                                       0.318

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX32)                                       0.024      0.012 &    0.012 f
  CTSINVX8_G1B3I4/ZN (INVX8)                                        0.097      0.084 &    0.096 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                        0.138      0.085 &    0.181 f
  CTSINVX8_G1B1I34/ZN (INVX8)                                       0.159      0.086 &    0.267 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)    0.160      0.001 &    0.268 r
  clock reconvergence pessimism                                                0.000      0.268
  library hold time                                                            0.015      0.283
  data required time                                                                      0.283
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.283
  data arrival time                                                                      -0.318
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.035


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/stval_reg/data_r_reg_24_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                      Trans       Incr       Path
  -----------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.000      0.000      0.000
  clock network delay (ideal)                                           0.000      0.000
  input external delay                                                  0.100      0.100 r
  reset_i (in)                                               0.000      0.000 &    0.100 r
  core/be/icc_place14/ZN (INVX2)                             0.204      0.215 &    0.315 f
  core/be/be_mem/csr/stval_reg/U21/Q (AND2X1)                0.026      0.085 &    0.399 f
  core/be/be_mem/csr/stval_reg/data_r_reg_24_/D (DFFX1)      0.026      0.000 &    0.399 f
  data arrival time                                                                0.399

  clock core_clk (rise edge)                                 0.000      0.000      0.000
  clock source latency                                                  0.000      0.000
  clk_i (in)                                                 0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                                 0.072      0.048 &    0.048 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                0.087      0.069 &    0.118 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                          0.121      0.079 &    0.196 f
  core/be/CTSINVX16_G1B1I28_1/ZN (INVX8)                     0.245      0.140 &    0.336 r
  core/be/be_mem/csr/stval_reg/data_r_reg_24_/CLK (DFFX1)    0.246      0.005 &    0.341 r
  clock reconvergence pessimism                                         0.000      0.341
  library hold time                                                     0.023      0.364
  data required time                                                               0.364
  -----------------------------------------------------------------------------------------
  data required time                                                               0.364
  data arrival time                                                               -0.399
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      0.035


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_24_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                      Trans       Incr       Path
  -----------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.000      0.000      0.000
  clock network delay (ideal)                                           0.000      0.000
  input external delay                                                  0.100      0.100 r
  reset_i (in)                                               0.000      0.000 &    0.100 r
  core/be/icc_place14/ZN (INVX2)                             0.204      0.215 &    0.315 f
  core/be/be_mem/csr/mtval_reg/U21/Q (AND2X1)                0.027      0.085 &    0.399 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_24_/D (DFFX1)      0.027      0.000 &    0.399 f
  data arrival time                                                                0.399

  clock core_clk (rise edge)                                 0.000      0.000      0.000
  clock source latency                                                  0.000      0.000
  clk_i (in)                                                 0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                                 0.072      0.048 &    0.048 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                0.087      0.069 &    0.118 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                          0.121      0.079 &    0.196 f
  core/be/CTSINVX16_G1B1I28_1/ZN (INVX8)                     0.245      0.140 &    0.336 r
  core/be/be_mem/csr/mtval_reg/data_r_reg_24_/CLK (DFFX1)    0.246      0.005 &    0.341 r
  clock reconvergence pessimism                                         0.000      0.341
  library hold time                                                     0.023      0.364
  data required time                                                               0.364
  -----------------------------------------------------------------------------------------
  data required time                                                               0.364
  data arrival time                                                               -0.399
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      0.035


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mtval_reg/data_r_reg_16_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                      Trans       Incr       Path
  -----------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                 0.000      0.000      0.000
  clock network delay (ideal)                                           0.000      0.000
  input external delay                                                  0.100      0.100 r
  reset_i (in)                                               0.000      0.000 &    0.100 r
  core/be/icc_place14/ZN (INVX2)                             0.204      0.215 &    0.315 f
  core/be/be_mem/csr/mtval_reg/U29/Q (AND2X1)                0.027      0.085 &    0.400 f
  core/be/be_mem/csr/mtval_reg/data_r_reg_16_/D (DFFX1)      0.027      0.000 &    0.400 f
  data arrival time                                                                0.400

  clock core_clk (rise edge)                                 0.000      0.000      0.000
  clock source latency                                                  0.000      0.000
  clk_i (in)                                                 0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                                 0.072      0.048 &    0.048 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                0.087      0.069 &    0.118 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                          0.121      0.079 &    0.196 f
  core/be/CTSINVX16_G1B1I28_1/ZN (INVX8)                     0.245      0.140 &    0.336 r
  core/be/be_mem/csr/mtval_reg/data_r_reg_16_/CLK (DFFX1)    0.246      0.005 &    0.341 r
  clock reconvergence pessimism                                         0.000      0.341
  library hold time                                                     0.023      0.364
  data required time                                                               0.364
  -----------------------------------------------------------------------------------------
  data required time                                                               0.364
  data arrival time                                                               -0.400
  -----------------------------------------------------------------------------------------
  slack (MET)                                                                      0.036


  Startpoint: io_resp_i[80]
               (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  input external delay                                                         0.100      0.100 f
  io_resp_i[80] (in)                                                0.000      0.000 &    0.100 f
  U3226/Q (AO222X1)                                                 0.068      0.081 &    0.181 f
  uce_1__uce/U125/Q (AND2X1)                                        0.067      0.076 &    0.256 f
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                           0.036      0.062 &    0.318 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)      0.036      0.000 &    0.319 f
  data arrival time                                                                       0.319

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX32)                                       0.024      0.012 &    0.012 f
  CTSINVX8_G1B3I4/ZN (INVX8)                                        0.097      0.084 &    0.096 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                        0.138      0.085 &    0.181 f
  CTSINVX8_G1B1I34/ZN (INVX8)                                       0.159      0.086 &    0.267 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)    0.160      0.001 &    0.268 r
  clock reconvergence pessimism                                                0.000      0.268
  library hold time                                                            0.015      0.283
  data required time                                                                      0.283
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.283
  data arrival time                                                                      -0.319
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.036


  Startpoint: io_resp_i[65]
               (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                            Trans       Incr       Path
  -----------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                       0.000      0.000      0.000
  clock network delay (ideal)                                                 0.000      0.000
  input external delay                                                        0.100      0.100 f
  io_resp_i[65] (in)                                               0.000      0.000 &    0.100 f
  U3209/Q (AO222X1)                                                0.089      0.094 &    0.194 f
  uce_1__uce/U109/Q (AND2X1)                                       0.043      0.056 &    0.250 f
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                          0.038      0.068 &    0.319 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)      0.038     -0.000 &    0.318 f
  data arrival time                                                                      0.318

  clock core_clk (rise edge)                                       0.000      0.000      0.000
  clock source latency                                                        0.000      0.000
  clk_i (in)                                                       0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX32)                                      0.024      0.012 &    0.012 f
  CTSINVX8_G1B3I4/ZN (INVX8)                                       0.097      0.084 &    0.096 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                       0.138      0.085 &    0.181 f
  CTSINVX8_G1B1I34/ZN (INVX8)                                      0.159      0.086 &    0.267 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)    0.160      0.001 &    0.268 r
  clock reconvergence pessimism                                               0.000      0.268
  library hold time                                                           0.015      0.283
  data required time                                                                     0.283
  -----------------------------------------------------------------------------------------------
  data required time                                                                     0.283
  data arrival time                                                                     -0.318
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.036


  Startpoint: io_resp_i[120]
               (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                             Trans       Incr       Path
  ------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  input external delay                                                         0.100      0.100 f
  io_resp_i[120] (in)                                               0.000      0.000 &    0.100 f
  U3270/Q (AO222X1)                                                 0.092      0.098 &    0.198 f
  uce_1__uce/U169/Q (AND2X1)                                        0.099      0.090 &    0.288 f
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                           0.037      0.065 &    0.354 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)      0.037      0.000 &    0.354 f
  data arrival time                                                                       0.354

  clock core_clk (rise edge)                                        0.000      0.000      0.000
  clock source latency                                                         0.000      0.000
  clk_i (in)                                                        0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX32)                                       0.024      0.012 &    0.012 f
  CTSINVX8_G1B3I4/ZN (INVX8)                                        0.097      0.084 &    0.096 r
  CTSINVX8_G1B2I14/ZN (INVX8)                                       0.141      0.087 &    0.183 f
  core/be/be_mem/dcache/CTSINVX16_G1B1I17/ZN (INVX8)                0.194      0.110 &    0.293 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)    0.195      0.008 &    0.301 r
  clock reconvergence pessimism                                                0.000      0.301
  library hold time                                                            0.017      0.318
  data required time                                                                      0.318
  ------------------------------------------------------------------------------------------------
  data required time                                                                      0.318
  data arrival time                                                                      -0.354
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             0.036


  Startpoint: io_resp_i[66]
               (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                            Trans       Incr       Path
  -----------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                       0.000      0.000      0.000
  clock network delay (ideal)                                                 0.000      0.000
  input external delay                                                        0.100      0.100 f
  io_resp_i[66] (in)                                               0.000      0.000 &    0.100 f
  U3210/Q (AO222X1)                                                0.071      0.083 &    0.183 f
  uce_1__uce/U110/Q (AND2X1)                                       0.060      0.071 &    0.253 f
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                          0.037      0.066 &    0.319 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)      0.037      0.000 &    0.319 f
  data arrival time                                                                      0.319

  clock core_clk (rise edge)                                       0.000      0.000      0.000
  clock source latency                                                        0.000      0.000
  clk_i (in)                                                       0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX32)                                      0.024      0.012 &    0.012 f
  CTSINVX8_G1B3I4/ZN (INVX8)                                       0.097      0.084 &    0.096 r
  CTSINVX8_G1B2I2/ZN (INVX4)                                       0.138      0.085 &    0.181 f
  CTSINVX8_G1B1I34/ZN (INVX8)                                      0.159      0.086 &    0.267 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)    0.160      0.001 &    0.268 r
  clock reconvergence pessimism                                               0.000      0.268
  library hold time                                                           0.015      0.283
  data required time                                                                     0.283
  -----------------------------------------------------------------------------------------------
  data required time                                                                     0.283
  data arrival time                                                                     -0.319
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.036


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__69_
               (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min
  Min Data Paths Derating Factor  : 0.990
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                          Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                     0.000      0.000      0.000
  clock network delay (ideal)                                                               0.000      0.000
  input external delay                                                                      0.100      0.100 r
  reset_i (in)                                                                   0.000      0.000 &    0.100 r
  core/be/icc_place14/ZN (INVX2)                                                 0.204      0.215 &    0.315 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U8/Q (AND2X1)                     0.028      0.086 &    0.401 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__69_/D (DFFX1)      0.028      0.000 &    0.401 f
  data arrival time                                                                                    0.401

  clock core_clk (rise edge)                                                     0.000      0.000      0.000
  clock source latency                                                                      0.000      0.000
  clk_i (in)                                                                     0.000      0.000 &    0.000 r
  CTSINVX8_G1B4I2/ZN (INVX8)                                                     0.072      0.048 &    0.048 f
  CTSINVX8_G1B3I1/ZN (INVX16)                                                    0.087      0.069 &    0.118 r
  core/CTSINVX16_G1B2I12/ZN (INVX8)                                              0.121      0.079 &    0.196 f
  core/be/CTSINVX16_G1B1I28_1/ZN (INVX8)                                         0.245      0.140 &    0.336 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__69_/CLK (DFFX1)    0.245      0.004 &    0.341 r
  clock reconvergence pessimism                                                             0.000      0.341
  library hold time                                                                         0.023      0.364
  data required time                                                                                   0.364
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.364
  data arrival time                                                                                   -0.401
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          0.037

Report timing status: Processing group REGIN (total endpoints 8445)...20% done.
Report timing status: Processing group REGIN (total endpoints 8445)...30% done.
Report timing status: Processing group REGIN (total endpoints 8445)...40% done.
Report timing status: Processing group REGIN (total endpoints 8445)...50% done.
Report timing status: Processing group REGIN (total endpoints 8445)...60% done.
Report timing status: Processing group REGIN (total endpoints 8445)...70% done.
Report timing status: Processing group REGIN (total endpoints 8445)...80% done.
Report timing status: Processing group REGIN (total endpoints 8445)...90% done.
Warning: report_timing has satisfied the max_paths criteria. There are 8415 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
