RAM1Port	RAM1Port_inst (
	.aclr ( aclr_sig ),
	.address ( address_sig ),
	.addressstall_a ( addressstall_a_sig ),
	.clken ( clken_sig ),
	.clock ( clock_sig ),
	.data ( data_sig ),
	.rden ( rden_sig ),
	.wren ( wren_sig ),
	.q ( q_sig )
	);
