{"Source Block": ["oh/elink/hdl/etx_io.v@58:68@HdlIdDef", "   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n   wire \t  txo_frame;   \n   wire \t  txo_lclk90;\n  \n   wire \t  tx_new_frame;\n   wire \t  tx_wr_wait_async;\n   wire \t  tx_rd_wait_async;\n"], "Clone Blocks": [["oh/elink/hdl/etx_io.v@53:63", "   //############\n   wire \t  new_tran;\n   wire \t  access;\n   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n   wire \t  txo_frame;   \n"], ["oh/elink/hdl/etx_io.v@61:71", "   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n   wire \t  txo_frame;   \n   wire \t  txo_lclk90;\n  \n   wire \t  tx_new_frame;\n   wire \t  tx_wr_wait_async;\n   wire \t  tx_rd_wait_async;\n   wire \t  firstedge;\n   \n`define IDLE    3'b000\n"], ["oh/elink/hdl/etx_io.v@57:67", "   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n   wire \t  txo_frame;   \n   wire \t  txo_lclk90;\n  \n   wire \t  tx_new_frame;\n   wire \t  tx_wr_wait_async;\n"], ["oh/elink/hdl/ecfg_if.v@56:66", "   wire [31:0] \t dstaddr;\n   wire [31:0] \t data;   \n   wire [31:0]   srcaddr;\n   wire [1:0] \t datamode;\n   wire [3:0] \t ctrlmode;\n   wire [63:0] \t mi_dout_mux;\n   wire \t mi_rd;\n   wire \t access_forward;\n   wire \t rxsel;\n   wire \t mi_en;\n   \n"], ["oh/elink/hdl/etx_io.v@54:64", "   wire \t  new_tran;\n   wire \t  access;\n   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n   wire \t  txo_frame;   \n   wire \t  txo_lclk90;\n"], ["oh/elink/hdl/etx_io.v@56:66", "   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n   wire \t  txo_frame;   \n   wire \t  txo_lclk90;\n  \n   wire \t  tx_new_frame;\n"], ["oh/elink/hdl/etx_io.v@59:69", "   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n   wire \t  txo_frame;   \n   wire \t  txo_lclk90;\n  \n   wire \t  tx_new_frame;\n   wire \t  tx_wr_wait_async;\n   wire \t  tx_rd_wait_async;\n   wire \t  firstedge;\n"], ["oh/elink/hdl/etx_io.v@52:62", "   //# WIRES\n   //############\n   wire \t  new_tran;\n   wire \t  access;\n   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n"], ["oh/elink/hdl/etx_io.v@55:65", "   wire \t  access;\n   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n   wire \t  txo_frame;   \n   wire \t  txo_lclk90;\n  \n"], ["oh/elink/hdl/ecfg_if.v@55:65", "   //wires\n   wire [31:0] \t dstaddr;\n   wire [31:0] \t data;   \n   wire [31:0]   srcaddr;\n   wire [1:0] \t datamode;\n   wire [3:0] \t ctrlmode;\n   wire [63:0] \t mi_dout_mux;\n   wire \t mi_rd;\n   wire \t access_forward;\n   wire \t rxsel;\n   wire \t mi_en;\n"]], "Diff Content": {"Delete": [[63, "   wire \t  txo_frame;   \n"]], "Add": []}}