<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="error" file="HDLParsers" num="837" delta="old" >&quot;<arg fmt="%s" index="1">/home/tage/CompDig/projeto_final/CPU-VHDL/projeto_cpu/cpu_module.vhd</arg>&quot; Line <arg fmt="%d" index="2">78</arg>. Width mismatch. Expected width <arg fmt="%u" index="3">13</arg>, Actual width is <arg fmt="%u" index="4">16</arg> for dimension <arg fmt="%d" index="5">1</arg> of <arg fmt="%s" index="6">RAM_ADDR</arg>.
</msg>

</messages>

