package dialect.vector.warp

import chisel3._
import chisel3.util._
import chisel3.stage._
import org.chipsalliance.cde.config.Parameters

import dialect.vector.thread._
import dialect.vector.bond.BondWrapper

class MeshWarpInput extends Bundle {
  val op1 = Vec(16, UInt(8.W))
  val op2 = Vec(16, UInt(8.W))
  val thread_id = UInt(10.W)
}

class MeshWarpOutput extends Bundle {
  val res = Vec(16, UInt(32.W))
}

class MeshWarp(implicit p: Parameters) extends Module {
  val io = IO(new Bundle {
    val in = Flipped(Decoupled(new MeshWarpInput))
    val out = Decoupled(new MeshWarpOutput)
  })

  val threadMap = (0 until 32).map { i =>
    val threadName = i.toString
    val opType = if (i < 16) "mul" else "cascade" // 0-15 mul, 16-31 cascade
    // mul操作：8位输入，32位输出；cascade操作：32位输入，32位输出
    val bond = if (opType == "mul") {
      BondParam("vvv", inputWidth = 8, outputWidth = 32)
    } else {
      BondParam("vvv", inputWidth = 32, outputWidth = 32)
    }
    val op = OpParam(opType, bond)
    val thread = ThreadParam(16, s"attr$threadName", threadName, op)  // 所有线程使用相同的lane数量
    threadName -> thread
  }.toMap

  val mulThreads = (0 until 16).map { i =>
    val threadName = i.toString
    val threadParam = threadMap(threadName)
    val opParam = threadParam.Op
    val bondParam = opParam.bondType
    val threadParams = p.alterMap(Map(
      ThreadMapKey -> threadMap,
      ThreadKey -> Some(threadParam),
      ThreadOpKey -> Some(opParam),
      ThreadBondKey -> Some(bondParam)
    ))
    Module(new MulThread()(threadParams))
  }

  val casThreads = (16 until 32).map { i =>
    val threadName = i.toString
    val threadParam = threadMap(threadName)
    val opParam = threadParam.Op
    val bondParam = opParam.bondType
    val threadParams = p.alterMap(Map(
      ThreadMapKey -> threadMap,
      ThreadKey -> Some(threadParam),
      ThreadOpKey -> Some(opParam),
      ThreadBondKey -> Some(bondParam)
    ))
    Module(new CasThread()(threadParams))
  }

  io.in.ready := mulThreads(0).vvvBond.get.in.ready
  
  for (i <- 0 until 16) {
   val mulThread = mulThreads(i)
    val casThread = casThreads(i)
    for {
      mulBond <- mulThread.vvvBond
      casBond <- casThread.vvvBond
    } {
      // 连接mul线程的输出到cascade线程的输入
      casBond.in.bits.in1 := mulBond.out.bits.out
      mulBond.out.ready   := casBond.in.ready

      // 连接cascade线程的第二个输入和输出ready信号
      if (i == 0) {
        casBond.in.bits.in2 := VecInit(Seq.fill(16)(0.U(32.W)))
        // 第一个cascade线程的valid由mulBond的输出valid决定
        casBond.in.valid := mulBond.out.valid
        // 第一个cascade线程的输出ready连接到下一个cascade线程的输入ready
        if (i < 15) {
          for {
            nextCasBond <- casThreads(i + 1).vvvBond
          } {
            casBond.out.ready := nextCasBond.in.ready
          }
        }
      } else {
        for {
          prevCasBond <- casThreads(i - 1).vvvBond
        } {
          // 直接连接32位输出到32位输入
          casBond.in.bits.in2 := prevCasBond.out.bits.out
          // casBond的valid由上一个casBond的输出valid和当前mulBond的输出valid共同决定
          casBond.in.valid := prevCasBond.out.valid || mulBond.out.valid
        }
        // 中间cascade线程的输出ready连接到下一个cascade线程的输入ready
        if (i < 15) {
          for {
            nextCasBond <- casThreads(i + 1).vvvBond
          } {
            casBond.out.ready := nextCasBond.in.ready
          }
        }
      }
 
      // 只允许thread_id对应的mulOp驱动输入
      when (i.U === io.in.bits.thread_id && io.in.valid) {
        mulBond.in.valid := true.B
        mulBond.in.bits.in1 := io.in.bits.op1
        mulBond.in.bits.in2 := io.in.bits.op2
        io.in.ready := mulBond.in.ready
      }.otherwise {
        mulBond.in.valid := false.B
        mulBond.in.bits.in1 := VecInit(Seq.fill(16)(0.U(8.W)))
        mulBond.in.bits.in2 := VecInit(Seq.fill(16)(0.U(8.W)))
      }
    }
  }

  // 连接输出
  for {
    finalCasBond <- casThreads(15).vvvBond
  } {
    io.out.valid := finalCasBond.out.valid
    io.out.bits.res := finalCasBond.out.bits.out
    finalCasBond.out.ready := io.out.ready
  }
}
