// Seed: 3197583525
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wor  id_6 = 1 * 1;
  wire id_7;
  module_2 modCall_1 (
      id_1,
      id_6,
      id_7,
      id_1,
      id_6
  );
endmodule
module module_1 ();
  logic [7:0] id_1;
  assign id_1[1] = 1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  uwire id_6 = 1;
endmodule
