#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14311b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1400320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1407a90 .functor NOT 1, L_0x145c9b0, C4<0>, C4<0>, C4<0>;
L_0x145c790 .functor XOR 2, L_0x145c630, L_0x145c6f0, C4<00>, C4<00>;
L_0x145c8a0 .functor XOR 2, L_0x145c790, L_0x145c800, C4<00>, C4<00>;
v0x1459370_0 .net *"_ivl_10", 1 0, L_0x145c800;  1 drivers
v0x1459470_0 .net *"_ivl_12", 1 0, L_0x145c8a0;  1 drivers
v0x1459550_0 .net *"_ivl_2", 1 0, L_0x145c570;  1 drivers
v0x1459610_0 .net *"_ivl_4", 1 0, L_0x145c630;  1 drivers
v0x14596f0_0 .net *"_ivl_6", 1 0, L_0x145c6f0;  1 drivers
v0x1459820_0 .net *"_ivl_8", 1 0, L_0x145c790;  1 drivers
v0x1459900_0 .net "a", 0 0, v0x1457550_0;  1 drivers
v0x14599a0_0 .net "b", 0 0, v0x14575f0_0;  1 drivers
v0x1459a40_0 .net "c", 0 0, v0x1457690_0;  1 drivers
v0x1459ae0_0 .var "clk", 0 0;
v0x1459b80_0 .net "d", 0 0, v0x14577d0_0;  1 drivers
v0x1459c20_0 .net "out_pos_dut", 0 0, L_0x145c3e0;  1 drivers
v0x1459cc0_0 .net "out_pos_ref", 0 0, L_0x145b300;  1 drivers
v0x1459d60_0 .net "out_sop_dut", 0 0, L_0x145bb70;  1 drivers
v0x1459e00_0 .net "out_sop_ref", 0 0, L_0x14326c0;  1 drivers
v0x1459ea0_0 .var/2u "stats1", 223 0;
v0x1459f40_0 .var/2u "strobe", 0 0;
v0x145a0f0_0 .net "tb_match", 0 0, L_0x145c9b0;  1 drivers
v0x145a1c0_0 .net "tb_mismatch", 0 0, L_0x1407a90;  1 drivers
v0x145a260_0 .net "wavedrom_enable", 0 0, v0x1457aa0_0;  1 drivers
v0x145a330_0 .net "wavedrom_title", 511 0, v0x1457b40_0;  1 drivers
L_0x145c570 .concat [ 1 1 0 0], L_0x145b300, L_0x14326c0;
L_0x145c630 .concat [ 1 1 0 0], L_0x145b300, L_0x14326c0;
L_0x145c6f0 .concat [ 1 1 0 0], L_0x145c3e0, L_0x145bb70;
L_0x145c800 .concat [ 1 1 0 0], L_0x145b300, L_0x14326c0;
L_0x145c9b0 .cmp/eeq 2, L_0x145c570, L_0x145c8a0;
S_0x14047c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1400320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1407e70 .functor AND 1, v0x1457690_0, v0x14577d0_0, C4<1>, C4<1>;
L_0x1408250 .functor NOT 1, v0x1457550_0, C4<0>, C4<0>, C4<0>;
L_0x1408630 .functor NOT 1, v0x14575f0_0, C4<0>, C4<0>, C4<0>;
L_0x14088b0 .functor AND 1, L_0x1408250, L_0x1408630, C4<1>, C4<1>;
L_0x141f810 .functor AND 1, L_0x14088b0, v0x1457690_0, C4<1>, C4<1>;
L_0x14326c0 .functor OR 1, L_0x1407e70, L_0x141f810, C4<0>, C4<0>;
L_0x145a780 .functor NOT 1, v0x14575f0_0, C4<0>, C4<0>, C4<0>;
L_0x145a7f0 .functor OR 1, L_0x145a780, v0x14577d0_0, C4<0>, C4<0>;
L_0x145a900 .functor AND 1, v0x1457690_0, L_0x145a7f0, C4<1>, C4<1>;
L_0x145a9c0 .functor NOT 1, v0x1457550_0, C4<0>, C4<0>, C4<0>;
L_0x145aa90 .functor OR 1, L_0x145a9c0, v0x14575f0_0, C4<0>, C4<0>;
L_0x145ab00 .functor AND 1, L_0x145a900, L_0x145aa90, C4<1>, C4<1>;
L_0x145ac80 .functor NOT 1, v0x14575f0_0, C4<0>, C4<0>, C4<0>;
L_0x145acf0 .functor OR 1, L_0x145ac80, v0x14577d0_0, C4<0>, C4<0>;
L_0x145ac10 .functor AND 1, v0x1457690_0, L_0x145acf0, C4<1>, C4<1>;
L_0x145ae80 .functor NOT 1, v0x1457550_0, C4<0>, C4<0>, C4<0>;
L_0x145af80 .functor OR 1, L_0x145ae80, v0x14577d0_0, C4<0>, C4<0>;
L_0x145b040 .functor AND 1, L_0x145ac10, L_0x145af80, C4<1>, C4<1>;
L_0x145b1f0 .functor XNOR 1, L_0x145ab00, L_0x145b040, C4<0>, C4<0>;
v0x14073c0_0 .net *"_ivl_0", 0 0, L_0x1407e70;  1 drivers
v0x14077c0_0 .net *"_ivl_12", 0 0, L_0x145a780;  1 drivers
v0x1407ba0_0 .net *"_ivl_14", 0 0, L_0x145a7f0;  1 drivers
v0x1407f80_0 .net *"_ivl_16", 0 0, L_0x145a900;  1 drivers
v0x1408360_0 .net *"_ivl_18", 0 0, L_0x145a9c0;  1 drivers
v0x1408740_0 .net *"_ivl_2", 0 0, L_0x1408250;  1 drivers
v0x14089c0_0 .net *"_ivl_20", 0 0, L_0x145aa90;  1 drivers
v0x1455ac0_0 .net *"_ivl_24", 0 0, L_0x145ac80;  1 drivers
v0x1455ba0_0 .net *"_ivl_26", 0 0, L_0x145acf0;  1 drivers
v0x1455c80_0 .net *"_ivl_28", 0 0, L_0x145ac10;  1 drivers
v0x1455d60_0 .net *"_ivl_30", 0 0, L_0x145ae80;  1 drivers
v0x1455e40_0 .net *"_ivl_32", 0 0, L_0x145af80;  1 drivers
v0x1455f20_0 .net *"_ivl_36", 0 0, L_0x145b1f0;  1 drivers
L_0x7f4ad2203018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1455fe0_0 .net *"_ivl_38", 0 0, L_0x7f4ad2203018;  1 drivers
v0x14560c0_0 .net *"_ivl_4", 0 0, L_0x1408630;  1 drivers
v0x14561a0_0 .net *"_ivl_6", 0 0, L_0x14088b0;  1 drivers
v0x1456280_0 .net *"_ivl_8", 0 0, L_0x141f810;  1 drivers
v0x1456360_0 .net "a", 0 0, v0x1457550_0;  alias, 1 drivers
v0x1456420_0 .net "b", 0 0, v0x14575f0_0;  alias, 1 drivers
v0x14564e0_0 .net "c", 0 0, v0x1457690_0;  alias, 1 drivers
v0x14565a0_0 .net "d", 0 0, v0x14577d0_0;  alias, 1 drivers
v0x1456660_0 .net "out_pos", 0 0, L_0x145b300;  alias, 1 drivers
v0x1456720_0 .net "out_sop", 0 0, L_0x14326c0;  alias, 1 drivers
v0x14567e0_0 .net "pos0", 0 0, L_0x145ab00;  1 drivers
v0x14568a0_0 .net "pos1", 0 0, L_0x145b040;  1 drivers
L_0x145b300 .functor MUXZ 1, L_0x7f4ad2203018, L_0x145ab00, L_0x145b1f0, C4<>;
S_0x1456a20 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1400320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1457550_0 .var "a", 0 0;
v0x14575f0_0 .var "b", 0 0;
v0x1457690_0 .var "c", 0 0;
v0x1457730_0 .net "clk", 0 0, v0x1459ae0_0;  1 drivers
v0x14577d0_0 .var "d", 0 0;
v0x14578c0_0 .var/2u "fail", 0 0;
v0x1457960_0 .var/2u "fail1", 0 0;
v0x1457a00_0 .net "tb_match", 0 0, L_0x145c9b0;  alias, 1 drivers
v0x1457aa0_0 .var "wavedrom_enable", 0 0;
v0x1457b40_0 .var "wavedrom_title", 511 0;
E_0x14131c0/0 .event negedge, v0x1457730_0;
E_0x14131c0/1 .event posedge, v0x1457730_0;
E_0x14131c0 .event/or E_0x14131c0/0, E_0x14131c0/1;
S_0x1456d50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1456a20;
 .timescale -12 -12;
v0x1456f90_0 .var/2s "i", 31 0;
E_0x1413060 .event posedge, v0x1457730_0;
S_0x1457090 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1456a20;
 .timescale -12 -12;
v0x1457290_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1457370 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1456a20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1457d20 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1400320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x145b4b0 .functor AND 1, v0x1457690_0, v0x14577d0_0, C4<1>, C4<1>;
L_0x145b760 .functor NOT 1, v0x1457550_0, C4<0>, C4<0>, C4<0>;
L_0x145b7f0 .functor NOT 1, v0x14575f0_0, C4<0>, C4<0>, C4<0>;
L_0x145b970 .functor AND 1, L_0x145b760, L_0x145b7f0, C4<1>, C4<1>;
L_0x145bab0 .functor AND 1, L_0x145b970, v0x1457690_0, C4<1>, C4<1>;
L_0x145bb70 .functor OR 1, L_0x145b4b0, L_0x145bab0, C4<0>, C4<0>;
L_0x145bd10 .functor NOT 1, v0x14575f0_0, C4<0>, C4<0>, C4<0>;
L_0x145bd80 .functor AND 1, v0x1457690_0, L_0x145bd10, C4<1>, C4<1>;
L_0x145be90 .functor OR 1, L_0x145bd80, v0x14577d0_0, C4<0>, C4<0>;
L_0x145bf50 .functor NOT 1, v0x1457550_0, C4<0>, C4<0>, C4<0>;
L_0x145c130 .functor AND 1, v0x1457690_0, L_0x145bf50, C4<1>, C4<1>;
L_0x145c1a0 .functor OR 1, L_0x145c130, v0x14575f0_0, C4<0>, C4<0>;
L_0x145c2d0 .functor XNOR 1, L_0x145be90, L_0x145c1a0, C4<0>, C4<0>;
v0x1457ee0_0 .net *"_ivl_12", 0 0, L_0x145bd10;  1 drivers
v0x1457fc0_0 .net *"_ivl_14", 0 0, L_0x145bd80;  1 drivers
v0x14580a0_0 .net *"_ivl_18", 0 0, L_0x145bf50;  1 drivers
v0x1458190_0 .net *"_ivl_2", 0 0, L_0x145b760;  1 drivers
v0x1458270_0 .net *"_ivl_20", 0 0, L_0x145c130;  1 drivers
v0x14583a0_0 .net *"_ivl_24", 0 0, L_0x145c2d0;  1 drivers
L_0x7f4ad2203060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1458460_0 .net *"_ivl_26", 0 0, L_0x7f4ad2203060;  1 drivers
v0x1458540_0 .net *"_ivl_4", 0 0, L_0x145b7f0;  1 drivers
v0x1458620_0 .net *"_ivl_6", 0 0, L_0x145b970;  1 drivers
v0x1458790_0 .net "a", 0 0, v0x1457550_0;  alias, 1 drivers
v0x1458830_0 .net "b", 0 0, v0x14575f0_0;  alias, 1 drivers
v0x1458920_0 .net "c", 0 0, v0x1457690_0;  alias, 1 drivers
v0x1458a10_0 .net "d", 0 0, v0x14577d0_0;  alias, 1 drivers
v0x1458b00_0 .net "out_pos", 0 0, L_0x145c3e0;  alias, 1 drivers
v0x1458bc0_0 .net "out_sop", 0 0, L_0x145bb70;  alias, 1 drivers
v0x1458c80_0 .net "pos0", 0 0, L_0x145be90;  1 drivers
v0x1458d40_0 .net "pos1", 0 0, L_0x145c1a0;  1 drivers
v0x1458f10_0 .net "sop_term1", 0 0, L_0x145b4b0;  1 drivers
v0x1458fd0_0 .net "sop_term2", 0 0, L_0x145bab0;  1 drivers
L_0x145c3e0 .functor MUXZ 1, L_0x7f4ad2203060, L_0x145be90, L_0x145c2d0, C4<>;
S_0x1459150 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1400320;
 .timescale -12 -12;
E_0x13fc9f0 .event anyedge, v0x1459f40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1459f40_0;
    %nor/r;
    %assign/vec4 v0x1459f40_0, 0;
    %wait E_0x13fc9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1456a20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14578c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1457960_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1456a20;
T_4 ;
    %wait E_0x14131c0;
    %load/vec4 v0x1457a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14578c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1456a20;
T_5 ;
    %wait E_0x1413060;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14577d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1457690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14575f0_0, 0;
    %assign/vec4 v0x1457550_0, 0;
    %wait E_0x1413060;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14577d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1457690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14575f0_0, 0;
    %assign/vec4 v0x1457550_0, 0;
    %wait E_0x1413060;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14577d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1457690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14575f0_0, 0;
    %assign/vec4 v0x1457550_0, 0;
    %wait E_0x1413060;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14577d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1457690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14575f0_0, 0;
    %assign/vec4 v0x1457550_0, 0;
    %wait E_0x1413060;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14577d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1457690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14575f0_0, 0;
    %assign/vec4 v0x1457550_0, 0;
    %wait E_0x1413060;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14577d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1457690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14575f0_0, 0;
    %assign/vec4 v0x1457550_0, 0;
    %wait E_0x1413060;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14577d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1457690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14575f0_0, 0;
    %assign/vec4 v0x1457550_0, 0;
    %wait E_0x1413060;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14577d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1457690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14575f0_0, 0;
    %assign/vec4 v0x1457550_0, 0;
    %wait E_0x1413060;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14577d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1457690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14575f0_0, 0;
    %assign/vec4 v0x1457550_0, 0;
    %wait E_0x1413060;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14577d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1457690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14575f0_0, 0;
    %assign/vec4 v0x1457550_0, 0;
    %wait E_0x1413060;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14577d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1457690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14575f0_0, 0;
    %assign/vec4 v0x1457550_0, 0;
    %wait E_0x1413060;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14577d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1457690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14575f0_0, 0;
    %assign/vec4 v0x1457550_0, 0;
    %wait E_0x1413060;
    %load/vec4 v0x14578c0_0;
    %store/vec4 v0x1457960_0, 0, 1;
    %fork t_1, S_0x1456d50;
    %jmp t_0;
    .scope S_0x1456d50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1456f90_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1456f90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1413060;
    %load/vec4 v0x1456f90_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x14577d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1457690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14575f0_0, 0;
    %assign/vec4 v0x1457550_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1456f90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1456f90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1456a20;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14131c0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x14577d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1457690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14575f0_0, 0;
    %assign/vec4 v0x1457550_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x14578c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1457960_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1400320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1459ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1459f40_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1400320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1459ae0_0;
    %inv;
    %store/vec4 v0x1459ae0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1400320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1457730_0, v0x145a1c0_0, v0x1459900_0, v0x14599a0_0, v0x1459a40_0, v0x1459b80_0, v0x1459e00_0, v0x1459d60_0, v0x1459cc0_0, v0x1459c20_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1400320;
T_9 ;
    %load/vec4 v0x1459ea0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1459ea0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1459ea0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1459ea0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1459ea0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1459ea0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1459ea0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1459ea0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1459ea0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1459ea0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1400320;
T_10 ;
    %wait E_0x14131c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1459ea0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1459ea0_0, 4, 32;
    %load/vec4 v0x145a0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1459ea0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1459ea0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1459ea0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1459ea0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1459e00_0;
    %load/vec4 v0x1459e00_0;
    %load/vec4 v0x1459d60_0;
    %xor;
    %load/vec4 v0x1459e00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1459ea0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1459ea0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1459ea0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1459ea0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1459cc0_0;
    %load/vec4 v0x1459cc0_0;
    %load/vec4 v0x1459c20_0;
    %xor;
    %load/vec4 v0x1459cc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1459ea0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1459ea0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1459ea0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1459ea0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/ece241_2013_q2/iter0/response5/top_module.sv";
