LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY lab_3 IS
	PORT(		clock		:		IN 	STD_LOGIC;
				RESET		:		IN 	STD_LOGIC;
				load		:		IN 	STD_LOGIC;
				input		:		IN		STD_LOGIC_VECTOR(7 DOWNTO 0);
				start		:		IN 	STD_LOGIC;
				done		:		OUT	STD_LOGIC;
				output	:		OUT	STD_LOGIC_VECTOR(3 DOWNTO 0);
				state_out:		OUT	STD_LOGIC_VECTOR(1 DOWNTO 0));
END lab_3;
--------------------------