// CODELET:	elem_tanh3d8
inputs=op1['N', 'C', 'H']
intermediates=imm_dummy['SIMD_SIZE']
outputs=out['N', 'C', 'H']
0	config0: start-SIMD
1	config1: start-IMM[0]=16
2	(N)loop0[0]: START=0; STOP=1; STRIDE=1; OFFSET:0
3		(C)loop1[1]: START=0; STOP=128; STRIDE=128; OFFSET:0
4			(H)loop2[2]: START=0; STOP=16384; STRIDE=2048; OFFSET:0
5				transfer0: OPERAND: op1[DRAM->VMEM1], SIZES: [[1, 128, 16384], [1, 128, 2048]]
6				(N)loop3[3]: START=0; STOP=1; STRIDE=1; OFFSET:0
7					(C)loop4[4]: START=0; STOP=128; STRIDE=1; OFFSET:0
8						(H)loop5[5]: START=0; STOP=2048; STRIDE=1; OFFSET:0
9							compute0: SIMD-TANH(['op1', 'imm_dummy'])->['out']
10						loop5: END
11					loop4: END
12				loop3: END
13				transfer1: OPERAND: out[VMEM2->DRAM], SIZES: [[1, 128, 2048], [1, 128, 16384]]
14			loop2: END
15		loop1: END
16	loop0: END
17	config2: end-SIMD
