```yaml
number: 107
title: Add SystemVerilog (SV) type
type: pull_request
state: merged
author: kaushalmodi
labels: []
assignees: []
merged: true
base: master
head: add-systemverilog-type
created_at: 2016-09-26T19:26:20Z
updated_at: 2016-09-26T20:54:54Z
url: https://github.com/BurntSushi/ripgrep/pull/107
synced_at: 2026-01-12T18:23:12Z
```

# Add SystemVerilog (SV) type

---

_@kaushalmodi_

Add type for hardware design and verification language SystemVerilog; known as SV in the industry.


---

_Merged by @BurntSushi on 2016-09-26 20:54_

---

_Closed by @BurntSushi on 2016-09-26 20:54_

---

_Comment by @BurntSushi on 2016-09-26 20:54_

Looks good, thank you!


---
