Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Aug 22 10:14:50 2018
| Host         : apple running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file pwm_wrapper_timing_summary_routed.rpt -rpx pwm_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -17.636   -14488.095                   7900                44190        0.019        0.000                      0                44190        4.020        0.000                       0                 20209  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -17.636   -14488.095                   7900                44190        0.019        0.000                      0                44190        4.020        0.000                       0                 20209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         7900  Failing Endpoints,  Worst Slack      -17.636ns,  Total Violation   -14488.095ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -17.636ns  (required time - arrival time)
  Source:                 pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.027ns  (logic 11.919ns (44.100%)  route 15.108ns (55.900%))
  Logic Levels:           58  (CARRY4=39 LUT4=4 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       1.651     2.945    pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/CLK
    SLICE_X41Y93         FDRE                                         r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/Q
                         net (fo=38, routed)          0.757     4.158    pwm_i/rc_receiver_0/inst/channels_V[0]
    SLICE_X40Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.684 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.684    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.798    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.912 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.912    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.026    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.374 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.653     6.026    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[17]
    SLICE_X41Y96         LUT4 (Prop_lut4_I2_O)        0.303     6.329 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_5/O
                         net (fo=1, routed)           0.812     7.142    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_5_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.266 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2/O
                         net (fo=34, routed)          1.044     8.310    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.434 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.434    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.947 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.947    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.064    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.181 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.298 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.298    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.415 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.415    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.532 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.649 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.980 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[3]
                         net (fo=3, routed)           0.511    10.491    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[31]
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.307    10.798 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_9/O
                         net (fo=1, routed)           0.774    11.571    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_9_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.695 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_4/O
                         net (fo=34, routed)          0.846    12.541    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_4_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I3_O)        0.124    12.665 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[3]_i_3/O
                         net (fo=1, routed)           0.000    12.665    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[2]
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.063 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.063    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.177    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.291    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.753 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.808    14.561    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[17]
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.303    14.864 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6/O
                         net (fo=1, routed)           0.963    15.827    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I2_O)        0.124    15.951 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2/O
                         net (fo=32, routed)          0.629    16.579    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.124    16.703 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[7]_i_4/O
                         net (fo=1, routed)           0.000    16.703    pwm_i/rc_receiver_0/inst/p_acc_new_3_fu_274_p3[5]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.253 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.253    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.367 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.367    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.481 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.481    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.595 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.709 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.709    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.944 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.965    18.909    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[24]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.299    19.208 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8/O
                         net (fo=1, routed)           0.958    20.166    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.124    20.290 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3/O
                         net (fo=33, routed)          0.609    20.899    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I3_O)        0.124    21.023 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[3]_i_4/O
                         net (fo=1, routed)           0.000    21.023    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[1]
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.556 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.556    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.673 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.673    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.790 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.790    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.907 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.907    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.024 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.024    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.141 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.141    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    22.472 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.464    22.936    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[27]
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.307    23.243 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_7/O
                         net (fo=1, routed)           0.798    24.041    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_7_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I3_O)        0.124    24.165 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          0.656    24.822    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.124    24.946 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    24.946    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.496 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.496    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.610 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.610    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.724 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.724    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.838 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.838    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.952 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.952    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.066 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.066    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.180 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.180    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    26.436 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.557    26.993    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[30]
    SLICE_X47Y101        LUT4 (Prop_lut4_I2_O)        0.302    27.295 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_9/O
                         net (fo=1, routed)           0.628    27.924    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_9_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I5_O)        0.124    28.048 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_3/O
                         net (fo=3, routed)           0.591    28.639    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_3_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I1_O)        0.124    28.763 f  pwm_i/rc_receiver_0/inst/acc[31]_i_6/O
                         net (fo=2, routed)           0.320    29.083    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[5]
    SLICE_X42Y99         LUT6 (Prop_lut6_I3_O)        0.124    29.207 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.765    29.972    pwm_i/rc_receiver_0/inst/acc
    SLICE_X43Y92         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       1.478    12.657    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X43Y92         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[1]/C
                         clock pessimism              0.262    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X43Y92         FDRE (Setup_fdre_C_R)       -0.429    12.336    pwm_i/rc_receiver_0/inst/acc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                         -29.972    
  -------------------------------------------------------------------
                         slack                                -17.636    

Slack (VIOLATED) :        -17.614ns  (required time - arrival time)
  Source:                 pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.912ns  (logic 11.919ns (44.289%)  route 14.993ns (55.711%))
  Logic Levels:           58  (CARRY4=39 LUT4=4 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       1.651     2.945    pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/CLK
    SLICE_X41Y93         FDRE                                         r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/Q
                         net (fo=38, routed)          0.757     4.158    pwm_i/rc_receiver_0/inst/channels_V[0]
    SLICE_X40Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.684 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.684    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.798    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.912 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.912    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.026    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.374 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.653     6.026    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[17]
    SLICE_X41Y96         LUT4 (Prop_lut4_I2_O)        0.303     6.329 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_5/O
                         net (fo=1, routed)           0.812     7.142    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_5_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.266 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2/O
                         net (fo=34, routed)          1.044     8.310    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.434 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.434    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.947 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.947    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.064    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.181 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.298 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.298    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.415 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.415    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.532 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.649 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.980 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[3]
                         net (fo=3, routed)           0.511    10.491    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[31]
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.307    10.798 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_9/O
                         net (fo=1, routed)           0.774    11.571    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_9_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.695 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_4/O
                         net (fo=34, routed)          0.846    12.541    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_4_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I3_O)        0.124    12.665 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[3]_i_3/O
                         net (fo=1, routed)           0.000    12.665    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[2]
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.063 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.063    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.177    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.291    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.753 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.808    14.561    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[17]
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.303    14.864 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6/O
                         net (fo=1, routed)           0.963    15.827    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I2_O)        0.124    15.951 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2/O
                         net (fo=32, routed)          0.629    16.579    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.124    16.703 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[7]_i_4/O
                         net (fo=1, routed)           0.000    16.703    pwm_i/rc_receiver_0/inst/p_acc_new_3_fu_274_p3[5]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.253 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.253    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.367 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.367    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.481 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.481    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.595 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.709 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.709    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.944 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.965    18.909    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[24]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.299    19.208 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8/O
                         net (fo=1, routed)           0.958    20.166    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.124    20.290 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3/O
                         net (fo=33, routed)          0.609    20.899    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I3_O)        0.124    21.023 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[3]_i_4/O
                         net (fo=1, routed)           0.000    21.023    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[1]
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.556 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.556    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.673 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.673    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.790 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.790    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.907 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.907    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.024 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.024    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.141 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.141    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    22.472 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.464    22.936    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[27]
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.307    23.243 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_7/O
                         net (fo=1, routed)           0.798    24.041    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_7_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I3_O)        0.124    24.165 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          0.656    24.822    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.124    24.946 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    24.946    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.496 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.496    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.610 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.610    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.724 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.724    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.838 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.838    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.952 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.952    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.066 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.066    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.180 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.180    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    26.436 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.557    26.993    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[30]
    SLICE_X47Y101        LUT4 (Prop_lut4_I2_O)        0.302    27.295 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_9/O
                         net (fo=1, routed)           0.628    27.924    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_9_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I5_O)        0.124    28.048 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_3/O
                         net (fo=3, routed)           0.591    28.639    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_3_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I1_O)        0.124    28.763 f  pwm_i/rc_receiver_0/inst/acc[31]_i_6/O
                         net (fo=2, routed)           0.320    29.083    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[5]
    SLICE_X42Y99         LUT6 (Prop_lut6_I3_O)        0.124    29.207 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.649    29.857    pwm_i/rc_receiver_0/inst/acc
    SLICE_X42Y99         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       1.480    12.659    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X42Y99         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[20]/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X42Y99         FDRE (Setup_fdre_C_R)       -0.524    12.243    pwm_i/rc_receiver_0/inst/acc_reg[20]
  -------------------------------------------------------------------
                         required time                         12.243    
                         arrival time                         -29.857    
  -------------------------------------------------------------------
                         slack                                -17.614    

Slack (VIOLATED) :        -17.614ns  (required time - arrival time)
  Source:                 pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.912ns  (logic 11.919ns (44.289%)  route 14.993ns (55.711%))
  Logic Levels:           58  (CARRY4=39 LUT4=4 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       1.651     2.945    pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/CLK
    SLICE_X41Y93         FDRE                                         r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/Q
                         net (fo=38, routed)          0.757     4.158    pwm_i/rc_receiver_0/inst/channels_V[0]
    SLICE_X40Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.684 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.684    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.798    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.912 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.912    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.026    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.374 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.653     6.026    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[17]
    SLICE_X41Y96         LUT4 (Prop_lut4_I2_O)        0.303     6.329 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_5/O
                         net (fo=1, routed)           0.812     7.142    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_5_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.266 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2/O
                         net (fo=34, routed)          1.044     8.310    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.434 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.434    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.947 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.947    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.064    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.181 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.298 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.298    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.415 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.415    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.532 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.649 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.980 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[3]
                         net (fo=3, routed)           0.511    10.491    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[31]
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.307    10.798 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_9/O
                         net (fo=1, routed)           0.774    11.571    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_9_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.695 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_4/O
                         net (fo=34, routed)          0.846    12.541    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_4_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I3_O)        0.124    12.665 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[3]_i_3/O
                         net (fo=1, routed)           0.000    12.665    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[2]
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.063 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.063    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.177    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.291    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.753 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.808    14.561    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[17]
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.303    14.864 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6/O
                         net (fo=1, routed)           0.963    15.827    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I2_O)        0.124    15.951 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2/O
                         net (fo=32, routed)          0.629    16.579    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.124    16.703 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[7]_i_4/O
                         net (fo=1, routed)           0.000    16.703    pwm_i/rc_receiver_0/inst/p_acc_new_3_fu_274_p3[5]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.253 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.253    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.367 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.367    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.481 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.481    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.595 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.709 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.709    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.944 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.965    18.909    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[24]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.299    19.208 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8/O
                         net (fo=1, routed)           0.958    20.166    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.124    20.290 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3/O
                         net (fo=33, routed)          0.609    20.899    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I3_O)        0.124    21.023 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[3]_i_4/O
                         net (fo=1, routed)           0.000    21.023    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[1]
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.556 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.556    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.673 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.673    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.790 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.790    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.907 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.907    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.024 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.024    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.141 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.141    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    22.472 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.464    22.936    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[27]
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.307    23.243 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_7/O
                         net (fo=1, routed)           0.798    24.041    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_7_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I3_O)        0.124    24.165 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          0.656    24.822    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.124    24.946 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    24.946    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.496 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.496    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.610 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.610    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.724 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.724    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.838 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.838    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.952 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.952    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.066 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.066    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.180 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.180    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    26.436 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.557    26.993    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[30]
    SLICE_X47Y101        LUT4 (Prop_lut4_I2_O)        0.302    27.295 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_9/O
                         net (fo=1, routed)           0.628    27.924    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_9_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I5_O)        0.124    28.048 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_3/O
                         net (fo=3, routed)           0.591    28.639    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_3_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I1_O)        0.124    28.763 f  pwm_i/rc_receiver_0/inst/acc[31]_i_6/O
                         net (fo=2, routed)           0.320    29.083    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[5]
    SLICE_X42Y99         LUT6 (Prop_lut6_I3_O)        0.124    29.207 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.649    29.857    pwm_i/rc_receiver_0/inst/acc
    SLICE_X42Y99         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       1.480    12.659    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X42Y99         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[4]/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X42Y99         FDRE (Setup_fdre_C_R)       -0.524    12.243    pwm_i/rc_receiver_0/inst/acc_reg[4]
  -------------------------------------------------------------------
                         required time                         12.243    
                         arrival time                         -29.857    
  -------------------------------------------------------------------
                         slack                                -17.614    

Slack (VIOLATED) :        -17.614ns  (required time - arrival time)
  Source:                 pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.912ns  (logic 11.919ns (44.289%)  route 14.993ns (55.711%))
  Logic Levels:           58  (CARRY4=39 LUT4=4 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       1.651     2.945    pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/CLK
    SLICE_X41Y93         FDRE                                         r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/Q
                         net (fo=38, routed)          0.757     4.158    pwm_i/rc_receiver_0/inst/channels_V[0]
    SLICE_X40Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.684 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.684    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.798    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.912 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.912    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.026    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.374 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.653     6.026    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[17]
    SLICE_X41Y96         LUT4 (Prop_lut4_I2_O)        0.303     6.329 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_5/O
                         net (fo=1, routed)           0.812     7.142    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_5_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.266 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2/O
                         net (fo=34, routed)          1.044     8.310    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.434 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.434    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.947 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.947    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.064    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.181 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.298 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.298    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.415 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.415    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.532 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.649 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.980 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[3]
                         net (fo=3, routed)           0.511    10.491    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[31]
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.307    10.798 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_9/O
                         net (fo=1, routed)           0.774    11.571    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_9_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.695 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_4/O
                         net (fo=34, routed)          0.846    12.541    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_4_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I3_O)        0.124    12.665 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[3]_i_3/O
                         net (fo=1, routed)           0.000    12.665    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[2]
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.063 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.063    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.177    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.291    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.753 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.808    14.561    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[17]
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.303    14.864 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6/O
                         net (fo=1, routed)           0.963    15.827    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I2_O)        0.124    15.951 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2/O
                         net (fo=32, routed)          0.629    16.579    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.124    16.703 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[7]_i_4/O
                         net (fo=1, routed)           0.000    16.703    pwm_i/rc_receiver_0/inst/p_acc_new_3_fu_274_p3[5]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.253 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.253    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.367 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.367    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.481 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.481    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.595 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.709 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.709    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.944 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.965    18.909    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[24]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.299    19.208 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8/O
                         net (fo=1, routed)           0.958    20.166    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.124    20.290 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3/O
                         net (fo=33, routed)          0.609    20.899    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I3_O)        0.124    21.023 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[3]_i_4/O
                         net (fo=1, routed)           0.000    21.023    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[1]
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.556 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.556    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.673 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.673    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.790 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.790    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.907 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.907    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.024 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.024    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.141 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.141    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    22.472 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.464    22.936    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[27]
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.307    23.243 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_7/O
                         net (fo=1, routed)           0.798    24.041    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_7_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I3_O)        0.124    24.165 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          0.656    24.822    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.124    24.946 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    24.946    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.496 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.496    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.610 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.610    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.724 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.724    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.838 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.838    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.952 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.952    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.066 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.066    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.180 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.180    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    26.436 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.557    26.993    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[30]
    SLICE_X47Y101        LUT4 (Prop_lut4_I2_O)        0.302    27.295 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_9/O
                         net (fo=1, routed)           0.628    27.924    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_9_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I5_O)        0.124    28.048 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_3/O
                         net (fo=3, routed)           0.591    28.639    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_3_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I1_O)        0.124    28.763 f  pwm_i/rc_receiver_0/inst/acc[31]_i_6/O
                         net (fo=2, routed)           0.320    29.083    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[5]
    SLICE_X42Y99         LUT6 (Prop_lut6_I3_O)        0.124    29.207 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.649    29.857    pwm_i/rc_receiver_0/inst/acc
    SLICE_X42Y99         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       1.480    12.659    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X42Y99         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[7]/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X42Y99         FDRE (Setup_fdre_C_R)       -0.524    12.243    pwm_i/rc_receiver_0/inst/acc_reg[7]
  -------------------------------------------------------------------
                         required time                         12.243    
                         arrival time                         -29.857    
  -------------------------------------------------------------------
                         slack                                -17.614    

Slack (VIOLATED) :        -17.595ns  (required time - arrival time)
  Source:                 pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.988ns  (logic 11.919ns (44.164%)  route 15.069ns (55.836%))
  Logic Levels:           58  (CARRY4=39 LUT4=4 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       1.651     2.945    pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/CLK
    SLICE_X41Y93         FDRE                                         r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/Q
                         net (fo=38, routed)          0.757     4.158    pwm_i/rc_receiver_0/inst/channels_V[0]
    SLICE_X40Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.684 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.684    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.798    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.912 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.912    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.026    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.374 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.653     6.026    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[17]
    SLICE_X41Y96         LUT4 (Prop_lut4_I2_O)        0.303     6.329 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_5/O
                         net (fo=1, routed)           0.812     7.142    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_5_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.266 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2/O
                         net (fo=34, routed)          1.044     8.310    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.434 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.434    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.947 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.947    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.064    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.181 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.298 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.298    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.415 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.415    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.532 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.649 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.980 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[3]
                         net (fo=3, routed)           0.511    10.491    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[31]
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.307    10.798 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_9/O
                         net (fo=1, routed)           0.774    11.571    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_9_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.695 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_4/O
                         net (fo=34, routed)          0.846    12.541    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_4_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I3_O)        0.124    12.665 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[3]_i_3/O
                         net (fo=1, routed)           0.000    12.665    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[2]
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.063 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.063    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.177    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.291    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.753 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.808    14.561    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[17]
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.303    14.864 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6/O
                         net (fo=1, routed)           0.963    15.827    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I2_O)        0.124    15.951 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2/O
                         net (fo=32, routed)          0.629    16.579    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.124    16.703 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[7]_i_4/O
                         net (fo=1, routed)           0.000    16.703    pwm_i/rc_receiver_0/inst/p_acc_new_3_fu_274_p3[5]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.253 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.253    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.367 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.367    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.481 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.481    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.595 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.709 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.709    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.944 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.965    18.909    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[24]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.299    19.208 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8/O
                         net (fo=1, routed)           0.958    20.166    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.124    20.290 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3/O
                         net (fo=33, routed)          0.609    20.899    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I3_O)        0.124    21.023 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[3]_i_4/O
                         net (fo=1, routed)           0.000    21.023    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[1]
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.556 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.556    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.673 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.673    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.790 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.790    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.907 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.907    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.024 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.024    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.141 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.141    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    22.472 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.464    22.936    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[27]
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.307    23.243 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_7/O
                         net (fo=1, routed)           0.798    24.041    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_7_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I3_O)        0.124    24.165 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          0.656    24.822    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.124    24.946 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    24.946    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.496 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.496    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.610 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.610    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.724 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.724    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.838 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.838    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.952 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.952    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.066 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.066    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.180 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.180    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    26.436 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.557    26.993    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[30]
    SLICE_X47Y101        LUT4 (Prop_lut4_I2_O)        0.302    27.295 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_9/O
                         net (fo=1, routed)           0.628    27.924    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_9_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I5_O)        0.124    28.048 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_3/O
                         net (fo=3, routed)           0.591    28.639    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_3_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I1_O)        0.124    28.763 f  pwm_i/rc_receiver_0/inst/acc[31]_i_6/O
                         net (fo=2, routed)           0.320    29.083    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[5]
    SLICE_X42Y99         LUT6 (Prop_lut6_I3_O)        0.124    29.207 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.726    29.933    pwm_i/rc_receiver_0/inst/acc
    SLICE_X41Y99         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       1.480    12.659    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X41Y99         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[10]/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X41Y99         FDRE (Setup_fdre_C_R)       -0.429    12.338    pwm_i/rc_receiver_0/inst/acc_reg[10]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -29.933    
  -------------------------------------------------------------------
                         slack                                -17.595    

Slack (VIOLATED) :        -17.595ns  (required time - arrival time)
  Source:                 pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.988ns  (logic 11.919ns (44.164%)  route 15.069ns (55.836%))
  Logic Levels:           58  (CARRY4=39 LUT4=4 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       1.651     2.945    pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/CLK
    SLICE_X41Y93         FDRE                                         r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/Q
                         net (fo=38, routed)          0.757     4.158    pwm_i/rc_receiver_0/inst/channels_V[0]
    SLICE_X40Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.684 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.684    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.798    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.912 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.912    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.026    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.374 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.653     6.026    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[17]
    SLICE_X41Y96         LUT4 (Prop_lut4_I2_O)        0.303     6.329 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_5/O
                         net (fo=1, routed)           0.812     7.142    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_5_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.266 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2/O
                         net (fo=34, routed)          1.044     8.310    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.434 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.434    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.947 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.947    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.064    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.181 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.298 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.298    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.415 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.415    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.532 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.649 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.980 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[3]
                         net (fo=3, routed)           0.511    10.491    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[31]
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.307    10.798 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_9/O
                         net (fo=1, routed)           0.774    11.571    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_9_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.695 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_4/O
                         net (fo=34, routed)          0.846    12.541    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_4_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I3_O)        0.124    12.665 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[3]_i_3/O
                         net (fo=1, routed)           0.000    12.665    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[2]
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.063 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.063    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.177    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.291    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.753 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.808    14.561    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[17]
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.303    14.864 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6/O
                         net (fo=1, routed)           0.963    15.827    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I2_O)        0.124    15.951 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2/O
                         net (fo=32, routed)          0.629    16.579    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.124    16.703 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[7]_i_4/O
                         net (fo=1, routed)           0.000    16.703    pwm_i/rc_receiver_0/inst/p_acc_new_3_fu_274_p3[5]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.253 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.253    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.367 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.367    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.481 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.481    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.595 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.709 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.709    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.944 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.965    18.909    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[24]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.299    19.208 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8/O
                         net (fo=1, routed)           0.958    20.166    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.124    20.290 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3/O
                         net (fo=33, routed)          0.609    20.899    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I3_O)        0.124    21.023 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[3]_i_4/O
                         net (fo=1, routed)           0.000    21.023    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[1]
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.556 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.556    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.673 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.673    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.790 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.790    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.907 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.907    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.024 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.024    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.141 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.141    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    22.472 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.464    22.936    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[27]
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.307    23.243 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_7/O
                         net (fo=1, routed)           0.798    24.041    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_7_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I3_O)        0.124    24.165 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          0.656    24.822    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.124    24.946 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    24.946    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.496 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.496    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.610 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.610    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.724 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.724    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.838 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.838    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.952 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.952    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.066 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.066    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.180 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.180    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    26.436 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.557    26.993    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[30]
    SLICE_X47Y101        LUT4 (Prop_lut4_I2_O)        0.302    27.295 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_9/O
                         net (fo=1, routed)           0.628    27.924    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_9_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I5_O)        0.124    28.048 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_3/O
                         net (fo=3, routed)           0.591    28.639    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_3_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I1_O)        0.124    28.763 f  pwm_i/rc_receiver_0/inst/acc[31]_i_6/O
                         net (fo=2, routed)           0.320    29.083    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[5]
    SLICE_X42Y99         LUT6 (Prop_lut6_I3_O)        0.124    29.207 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.726    29.933    pwm_i/rc_receiver_0/inst/acc
    SLICE_X41Y99         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       1.480    12.659    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X41Y99         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[11]/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X41Y99         FDRE (Setup_fdre_C_R)       -0.429    12.338    pwm_i/rc_receiver_0/inst/acc_reg[11]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -29.933    
  -------------------------------------------------------------------
                         slack                                -17.595    

Slack (VIOLATED) :        -17.595ns  (required time - arrival time)
  Source:                 pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.988ns  (logic 11.919ns (44.164%)  route 15.069ns (55.836%))
  Logic Levels:           58  (CARRY4=39 LUT4=4 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       1.651     2.945    pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/CLK
    SLICE_X41Y93         FDRE                                         r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/Q
                         net (fo=38, routed)          0.757     4.158    pwm_i/rc_receiver_0/inst/channels_V[0]
    SLICE_X40Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.684 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.684    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.798    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.912 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.912    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.026    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.374 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.653     6.026    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[17]
    SLICE_X41Y96         LUT4 (Prop_lut4_I2_O)        0.303     6.329 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_5/O
                         net (fo=1, routed)           0.812     7.142    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_5_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.266 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2/O
                         net (fo=34, routed)          1.044     8.310    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.434 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.434    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.947 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.947    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.064    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.181 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.298 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.298    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.415 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.415    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.532 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.649 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.980 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[3]
                         net (fo=3, routed)           0.511    10.491    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[31]
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.307    10.798 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_9/O
                         net (fo=1, routed)           0.774    11.571    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_9_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.695 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_4/O
                         net (fo=34, routed)          0.846    12.541    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_4_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I3_O)        0.124    12.665 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[3]_i_3/O
                         net (fo=1, routed)           0.000    12.665    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[2]
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.063 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.063    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.177    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.291    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.753 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.808    14.561    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[17]
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.303    14.864 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6/O
                         net (fo=1, routed)           0.963    15.827    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I2_O)        0.124    15.951 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2/O
                         net (fo=32, routed)          0.629    16.579    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.124    16.703 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[7]_i_4/O
                         net (fo=1, routed)           0.000    16.703    pwm_i/rc_receiver_0/inst/p_acc_new_3_fu_274_p3[5]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.253 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.253    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.367 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.367    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.481 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.481    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.595 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.709 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.709    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.944 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.965    18.909    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[24]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.299    19.208 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8/O
                         net (fo=1, routed)           0.958    20.166    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.124    20.290 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3/O
                         net (fo=33, routed)          0.609    20.899    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I3_O)        0.124    21.023 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[3]_i_4/O
                         net (fo=1, routed)           0.000    21.023    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[1]
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.556 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.556    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.673 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.673    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.790 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.790    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.907 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.907    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.024 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.024    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.141 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.141    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    22.472 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.464    22.936    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[27]
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.307    23.243 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_7/O
                         net (fo=1, routed)           0.798    24.041    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_7_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I3_O)        0.124    24.165 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          0.656    24.822    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.124    24.946 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    24.946    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.496 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.496    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.610 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.610    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.724 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.724    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.838 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.838    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.952 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.952    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.066 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.066    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.180 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.180    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    26.436 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.557    26.993    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[30]
    SLICE_X47Y101        LUT4 (Prop_lut4_I2_O)        0.302    27.295 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_9/O
                         net (fo=1, routed)           0.628    27.924    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_9_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I5_O)        0.124    28.048 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_3/O
                         net (fo=3, routed)           0.591    28.639    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_3_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I1_O)        0.124    28.763 f  pwm_i/rc_receiver_0/inst/acc[31]_i_6/O
                         net (fo=2, routed)           0.320    29.083    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[5]
    SLICE_X42Y99         LUT6 (Prop_lut6_I3_O)        0.124    29.207 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.726    29.933    pwm_i/rc_receiver_0/inst/acc
    SLICE_X41Y99         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       1.480    12.659    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X41Y99         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[12]/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X41Y99         FDRE (Setup_fdre_C_R)       -0.429    12.338    pwm_i/rc_receiver_0/inst/acc_reg[12]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -29.933    
  -------------------------------------------------------------------
                         slack                                -17.595    

Slack (VIOLATED) :        -17.595ns  (required time - arrival time)
  Source:                 pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.988ns  (logic 11.919ns (44.164%)  route 15.069ns (55.836%))
  Logic Levels:           58  (CARRY4=39 LUT4=4 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       1.651     2.945    pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/CLK
    SLICE_X41Y93         FDRE                                         r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/Q
                         net (fo=38, routed)          0.757     4.158    pwm_i/rc_receiver_0/inst/channels_V[0]
    SLICE_X40Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.684 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.684    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.798    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.912 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.912    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.026    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.374 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.653     6.026    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[17]
    SLICE_X41Y96         LUT4 (Prop_lut4_I2_O)        0.303     6.329 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_5/O
                         net (fo=1, routed)           0.812     7.142    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_5_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.266 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2/O
                         net (fo=34, routed)          1.044     8.310    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.434 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.434    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.947 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.947    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.064    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.181 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.298 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.298    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.415 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.415    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.532 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.649 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.980 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[3]
                         net (fo=3, routed)           0.511    10.491    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[31]
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.307    10.798 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_9/O
                         net (fo=1, routed)           0.774    11.571    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_9_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.695 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_4/O
                         net (fo=34, routed)          0.846    12.541    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_4_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I3_O)        0.124    12.665 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[3]_i_3/O
                         net (fo=1, routed)           0.000    12.665    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[2]
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.063 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.063    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.177    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.291    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.753 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.808    14.561    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[17]
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.303    14.864 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6/O
                         net (fo=1, routed)           0.963    15.827    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I2_O)        0.124    15.951 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2/O
                         net (fo=32, routed)          0.629    16.579    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.124    16.703 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[7]_i_4/O
                         net (fo=1, routed)           0.000    16.703    pwm_i/rc_receiver_0/inst/p_acc_new_3_fu_274_p3[5]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.253 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.253    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.367 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.367    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.481 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.481    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.595 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.709 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.709    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.944 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.965    18.909    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[24]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.299    19.208 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8/O
                         net (fo=1, routed)           0.958    20.166    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.124    20.290 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3/O
                         net (fo=33, routed)          0.609    20.899    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I3_O)        0.124    21.023 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[3]_i_4/O
                         net (fo=1, routed)           0.000    21.023    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[1]
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.556 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.556    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.673 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.673    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.790 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.790    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.907 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.907    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.024 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.024    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.141 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.141    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    22.472 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.464    22.936    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[27]
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.307    23.243 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_7/O
                         net (fo=1, routed)           0.798    24.041    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_7_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I3_O)        0.124    24.165 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          0.656    24.822    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.124    24.946 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    24.946    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.496 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.496    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.610 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.610    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.724 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.724    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.838 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.838    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.952 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.952    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.066 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.066    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.180 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.180    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    26.436 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.557    26.993    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[30]
    SLICE_X47Y101        LUT4 (Prop_lut4_I2_O)        0.302    27.295 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_9/O
                         net (fo=1, routed)           0.628    27.924    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_9_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I5_O)        0.124    28.048 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_3/O
                         net (fo=3, routed)           0.591    28.639    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_3_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I1_O)        0.124    28.763 f  pwm_i/rc_receiver_0/inst/acc[31]_i_6/O
                         net (fo=2, routed)           0.320    29.083    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[5]
    SLICE_X42Y99         LUT6 (Prop_lut6_I3_O)        0.124    29.207 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.726    29.933    pwm_i/rc_receiver_0/inst/acc
    SLICE_X41Y99         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       1.480    12.659    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X41Y99         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[13]/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X41Y99         FDRE (Setup_fdre_C_R)       -0.429    12.338    pwm_i/rc_receiver_0/inst/acc_reg[13]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -29.933    
  -------------------------------------------------------------------
                         slack                                -17.595    

Slack (VIOLATED) :        -17.595ns  (required time - arrival time)
  Source:                 pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.988ns  (logic 11.919ns (44.164%)  route 15.069ns (55.836%))
  Logic Levels:           58  (CARRY4=39 LUT4=4 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       1.651     2.945    pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/CLK
    SLICE_X41Y93         FDRE                                         r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/Q
                         net (fo=38, routed)          0.757     4.158    pwm_i/rc_receiver_0/inst/channels_V[0]
    SLICE_X40Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.684 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.684    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.798    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.912 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.912    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.026    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.374 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.653     6.026    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[17]
    SLICE_X41Y96         LUT4 (Prop_lut4_I2_O)        0.303     6.329 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_5/O
                         net (fo=1, routed)           0.812     7.142    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_5_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.266 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2/O
                         net (fo=34, routed)          1.044     8.310    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.434 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.434    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.947 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.947    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.064    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.181 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.298 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.298    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.415 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.415    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.532 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.649 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.980 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[3]
                         net (fo=3, routed)           0.511    10.491    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[31]
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.307    10.798 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_9/O
                         net (fo=1, routed)           0.774    11.571    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_9_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.695 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_4/O
                         net (fo=34, routed)          0.846    12.541    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_4_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I3_O)        0.124    12.665 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[3]_i_3/O
                         net (fo=1, routed)           0.000    12.665    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[2]
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.063 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.063    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.177    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.291    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.753 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.808    14.561    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[17]
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.303    14.864 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6/O
                         net (fo=1, routed)           0.963    15.827    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I2_O)        0.124    15.951 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2/O
                         net (fo=32, routed)          0.629    16.579    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.124    16.703 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[7]_i_4/O
                         net (fo=1, routed)           0.000    16.703    pwm_i/rc_receiver_0/inst/p_acc_new_3_fu_274_p3[5]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.253 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.253    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.367 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.367    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.481 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.481    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.595 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.709 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.709    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.944 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.965    18.909    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[24]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.299    19.208 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8/O
                         net (fo=1, routed)           0.958    20.166    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.124    20.290 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3/O
                         net (fo=33, routed)          0.609    20.899    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I3_O)        0.124    21.023 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[3]_i_4/O
                         net (fo=1, routed)           0.000    21.023    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[1]
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.556 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.556    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.673 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.673    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.790 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.790    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.907 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.907    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.024 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.024    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.141 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.141    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    22.472 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.464    22.936    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[27]
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.307    23.243 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_7/O
                         net (fo=1, routed)           0.798    24.041    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_7_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I3_O)        0.124    24.165 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          0.656    24.822    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.124    24.946 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    24.946    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.496 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.496    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.610 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.610    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.724 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.724    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.838 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.838    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.952 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.952    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.066 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.066    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.180 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.180    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    26.436 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.557    26.993    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[30]
    SLICE_X47Y101        LUT4 (Prop_lut4_I2_O)        0.302    27.295 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_9/O
                         net (fo=1, routed)           0.628    27.924    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_9_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I5_O)        0.124    28.048 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_3/O
                         net (fo=3, routed)           0.591    28.639    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_3_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I1_O)        0.124    28.763 f  pwm_i/rc_receiver_0/inst/acc[31]_i_6/O
                         net (fo=2, routed)           0.320    29.083    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[5]
    SLICE_X42Y99         LUT6 (Prop_lut6_I3_O)        0.124    29.207 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.726    29.933    pwm_i/rc_receiver_0/inst/acc
    SLICE_X41Y99         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       1.480    12.659    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X41Y99         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[17]/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X41Y99         FDRE (Setup_fdre_C_R)       -0.429    12.338    pwm_i/rc_receiver_0/inst/acc_reg[17]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -29.933    
  -------------------------------------------------------------------
                         slack                                -17.595    

Slack (VIOLATED) :        -17.595ns  (required time - arrival time)
  Source:                 pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/acc_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        26.988ns  (logic 11.919ns (44.164%)  route 15.069ns (55.836%))
  Logic Levels:           58  (CARRY4=39 LUT4=4 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       1.651     2.945    pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/CLK
    SLICE_X41Y93         FDRE                                         r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pwm_i/synchronizer_0/inst/gen_sr_registers[100].reg_inst_/rData_reg[0]/Q
                         net (fo=38, routed)          0.757     4.158    pwm_i/rc_receiver_0/inst/channels_V[0]
    SLICE_X40Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.684 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.684    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[3]_i_1_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.798    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[7]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.912 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.912    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[11]_i_1_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.026 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.026    pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[15]_i_1_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.374 r  pwm_i/rc_receiver_0/inst/acc_loc_reg_664_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.653     6.026    pwm_i/rc_receiver_0/inst/acc_loc_fu_114_p3[17]
    SLICE_X41Y96         LUT4 (Prop_lut4_I2_O)        0.303     6.329 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_5/O
                         net (fo=1, routed)           0.812     7.142    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_5_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.124     7.266 r  pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2/O
                         net (fo=34, routed)          1.044     8.310    pwm_i/rc_receiver_0/inst/or_cond_reg_669[0]_i_2_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.434 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5/O
                         net (fo=1, routed)           0.000     8.434    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[3]_i_5_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.947 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.947    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[3]_i_1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.064    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[7]_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.181 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.181    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[11]_i_1_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.298 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.298    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[15]_i_1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.415 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.415    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[19]_i_1_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.532 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.532    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[23]_i_1_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.649 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[27]_i_1_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.980 f  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[31]_i_1/O[3]
                         net (fo=3, routed)           0.511    10.491    pwm_i/rc_receiver_0/inst/acc_new_1_fu_172_p3[31]
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.307    10.798 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_9/O
                         net (fo=1, routed)           0.774    11.571    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_9_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.695 f  pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_4/O
                         net (fo=34, routed)          0.846    12.541    pwm_i/rc_receiver_0/inst/or_cond_1_reg_680[0]_i_4_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I3_O)        0.124    12.665 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687[3]_i_3/O
                         net (fo=1, routed)           0.000    12.665    pwm_i/rc_receiver_0/inst/p_acc_new_1_fu_212_p3[2]
    SLICE_X47Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.063 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.063    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[3]_i_1_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.177    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[7]_i_1_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.291    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[11]_i_1_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.405    pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[15]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.753 f  pwm_i/rc_receiver_0/inst/acc_new_3_reg_687_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.808    14.561    pwm_i/rc_receiver_0/inst/acc_new_3_fu_234_p3[17]
    SLICE_X50Y92         LUT4 (Prop_lut4_I2_O)        0.303    14.864 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6/O
                         net (fo=1, routed)           0.963    15.827    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_6_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I2_O)        0.124    15.951 f  pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2/O
                         net (fo=32, routed)          0.629    16.579    pwm_i/rc_receiver_0/inst/or_cond_2_reg_692[0]_i_2_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I2_O)        0.124    16.703 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699[7]_i_4/O
                         net (fo=1, routed)           0.000    16.703    pwm_i/rc_receiver_0/inst/p_acc_new_3_fu_274_p3[5]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.253 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.253    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[7]_i_1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.367 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.367    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[11]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.481 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.481    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[15]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.595 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.595    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[19]_i_1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.709 r  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.709    pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[23]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.944 f  pwm_i/rc_receiver_0/inst/acc_new_5_reg_699_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.965    18.909    pwm_i/rc_receiver_0/inst/acc_new_5_fu_296_p3[24]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.299    19.208 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8/O
                         net (fo=1, routed)           0.958    20.166    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_8_n_0
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.124    20.290 f  pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3/O
                         net (fo=33, routed)          0.609    20.899    pwm_i/rc_receiver_0/inst/or_cond_3_reg_704[0]_i_3_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I3_O)        0.124    21.023 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712[3]_i_4/O
                         net (fo=1, routed)           0.000    21.023    pwm_i/rc_receiver_0/inst/p_acc_new_5_fu_336_p3[1]
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.556 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.556    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[3]_i_1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.673 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.673    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[7]_i_1_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.790 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.790    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[11]_i_1_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.907 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.907    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[15]_i_1_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.024 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.024    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[19]_i_1_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.141 r  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.141    pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[23]_i_1_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    22.472 f  pwm_i/rc_receiver_0/inst/acc_new_7_reg_712_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.464    22.936    pwm_i/rc_receiver_0/inst/acc_new_7_fu_358_p3[27]
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.307    23.243 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_7/O
                         net (fo=1, routed)           0.798    24.041    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_7_n_0
    SLICE_X44Y96         LUT6 (Prop_lut6_I3_O)        0.124    24.165 f  pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2/O
                         net (fo=33, routed)          0.656    24.822    pwm_i/rc_receiver_0/inst/or_cond_4_reg_717[0]_i_2_n_0
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.124    24.946 r  pwm_i/rc_receiver_0/inst/acc[3]_i_4/O
                         net (fo=1, routed)           0.000    24.946    pwm_i/rc_receiver_0/inst/p_acc_new_7_fu_398_p3[1]
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.496 r  pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.496    pwm_i/rc_receiver_0/inst/acc_reg[3]_i_1_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.610 r  pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.610    pwm_i/rc_receiver_0/inst/acc_reg[7]_i_1_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.724 r  pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.724    pwm_i/rc_receiver_0/inst/acc_reg[11]_i_1_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.838 r  pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.838    pwm_i/rc_receiver_0/inst/acc_reg[15]_i_1_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.952 r  pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.952    pwm_i/rc_receiver_0/inst/acc_reg[19]_i_1_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.066 r  pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.066    pwm_i/rc_receiver_0/inst/acc_reg[23]_i_1_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.180 r  pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.180    pwm_i/rc_receiver_0/inst/acc_reg[27]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    26.436 r  pwm_i/rc_receiver_0/inst/acc_reg[31]_i_3/O[2]
                         net (fo=3, routed)           0.557    26.993    pwm_i/rc_receiver_0/inst/acc_new_9_fu_420_p3[30]
    SLICE_X47Y101        LUT4 (Prop_lut4_I2_O)        0.302    27.295 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_9/O
                         net (fo=1, routed)           0.628    27.924    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_9_n_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I5_O)        0.124    28.048 r  pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_3/O
                         net (fo=3, routed)           0.591    28.639    pwm_i/rc_receiver_0/inst/or_cond_5_reg_728[0]_i_3_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I1_O)        0.124    28.763 f  pwm_i/rc_receiver_0/inst/acc[31]_i_6/O
                         net (fo=2, routed)           0.320    29.083    pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/last_on_V_reg[5]
    SLICE_X42Y99         LUT6 (Prop_lut6_I3_O)        0.124    29.207 r  pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc[31]_i_1/O
                         net (fo=32, routed)          0.726    29.933    pwm_i/rc_receiver_0/inst/acc
    SLICE_X41Y99         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       1.480    12.659    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X41Y99         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_reg[21]/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X41Y99         FDRE (Setup_fdre_C_R)       -0.429    12.338    pwm_i/rc_receiver_0/inst/acc_reg[21]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -29.933    
  -------------------------------------------------------------------
                         slack                                -17.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 pwm_i/mixer_0/inst/tmp_68_reg_1772_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/mixer_0/inst/p_Val2_14_1_reg_1811_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.252ns (62.094%)  route 0.154ns (37.906%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       0.592     0.928    pwm_i/mixer_0/inst/ap_clk
    SLICE_X27Y48         FDRE                                         r  pwm_i/mixer_0/inst/tmp_68_reg_1772_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  pwm_i/mixer_0/inst/tmp_68_reg_1772_reg[19]/Q
                         net (fo=1, routed)           0.154     1.222    pwm_i/mixer_0/inst/tmp_68_reg_1772[19]
    SLICE_X26Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.267 r  pwm_i/mixer_0/inst/p_Val2_14_1_reg_1811[18]_i_4/O
                         net (fo=1, routed)           0.000     1.267    pwm_i/mixer_0/inst/p_Val2_14_1_reg_1811[18]_i_4_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.333 r  pwm_i/mixer_0/inst/p_Val2_14_1_reg_1811_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.333    pwm_i/mixer_0/inst/p_Val2_14_1_reg_1811_reg[18]_i_1_n_6
    SLICE_X26Y50         FDRE                                         r  pwm_i/mixer_0/inst/p_Val2_14_1_reg_1811_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       0.844     1.210    pwm_i/mixer_0/inst/ap_clk
    SLICE_X26Y50         FDRE                                         r  pwm_i/mixer_0/inst/p_Val2_14_1_reg_1811_reg[19]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134     1.314    pwm_i/mixer_0/inst/p_Val2_14_1_reg_1811_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[65].remd_tmp_reg[66][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[66].remd_tmp_reg[67][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.913%)  route 0.305ns (62.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       0.583     0.919    pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/ap_clk
    SLICE_X80Y96         FDRE                                         r  pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[65].remd_tmp_reg[66][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[65].remd_tmp_reg[66][7]/Q
                         net (fo=3, routed)           0.305     1.364    pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[65].remd_tmp_reg[66]__0[7]
    SLICE_X66Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.409 r  pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[66].remd_tmp[67][8]_i_1/O
                         net (fo=1, routed)           0.000     1.409    pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[66].remd_tmp[67][8]_i_1_n_0
    SLICE_X66Y101        FDRE                                         r  pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[66].remd_tmp_reg[67][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       0.935     1.301    pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/ap_clk
    SLICE_X66Y101        FDRE                                         r  pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[66].remd_tmp_reg[67][8]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.120     1.386    pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[66].remd_tmp_reg[67][8]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 pwm_i/mixer_0/inst/tmp_61_reg_1598_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/mixer_0/inst/ap_reg_pp0_iter1_tmp_61_reg_1598_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.203%)  route 0.219ns (60.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       0.553     0.889    pwm_i/mixer_0/inst/ap_clk
    SLICE_X51Y52         FDRE                                         r  pwm_i/mixer_0/inst/tmp_61_reg_1598_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  pwm_i/mixer_0/inst/tmp_61_reg_1598_reg[13]/Q
                         net (fo=1, routed)           0.219     1.248    pwm_i/mixer_0/inst/tmp_61_reg_1598[13]
    SLICE_X45Y52         FDRE                                         r  pwm_i/mixer_0/inst/ap_reg_pp0_iter1_tmp_61_reg_1598_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       0.825     1.191    pwm_i/mixer_0/inst/ap_clk
    SLICE_X45Y52         FDRE                                         r  pwm_i/mixer_0/inst/ap_reg_pp0_iter1_tmp_61_reg_1598_reg[13]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y52         FDRE (Hold_fdre_C_D)         0.066     1.222    pwm_i/mixer_0/inst/ap_reg_pp0_iter1_tmp_61_reg_1598_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 pwm_i/normalizer_0/inst/tmp_1_reg_495_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.140%)  route 0.219ns (60.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       0.636     0.972    pwm_i/normalizer_0/inst/ap_clk
    SLICE_X49Y107        FDRE                                         r  pwm_i/normalizer_0/inst/tmp_1_reg_495_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  pwm_i/normalizer_0/inst/tmp_1_reg_495_reg[5]/Q
                         net (fo=2, routed)           0.219     1.332    pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/buff_wdata/Q[5]
    SLICE_X51Y105        FDRE                                         r  pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       0.906     1.272    pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X51Y105        FDRE                                         r  pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.072     1.305    pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/dout_buf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.035%)  route 0.208ns (55.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       0.548     0.884    pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X50Y86         FDRE                                         r  pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/dout_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/dout_buf_reg[9]/Q
                         net (fo=1, routed)           0.208     1.256    pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata_n_48
    SLICE_X49Y87         FDRE                                         r  pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       0.820     1.186    pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/ap_clk
    SLICE_X49Y87         FDRE                                         r  pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[9]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X49Y87         FDRE (Hold_fdre_C_D)         0.076     1.227    pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_read/buff_rdata/full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.262%)  route 0.313ns (62.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       0.557     0.893    pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X44Y98         FDRE                                         r  pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg/Q
                         net (fo=6, routed)           0.313     1.347    pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_read/buff_rdata/m_axi_norm_out_RVALID
    SLICE_X46Y107        LUT6 (Prop_lut6_I5_O)        0.045     1.392 r  pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_read/buff_rdata/full_n_i_1__0/O
                         net (fo=1, routed)           0.000     1.392    pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_read/buff_rdata/full_n_i_1__0_n_0
    SLICE_X46Y107        FDRE                                         r  pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_read/buff_rdata/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       0.909     1.275    pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X46Y107        FDRE                                         r  pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_read/buff_rdata/full_n_reg/C
                         clock pessimism             -0.035     1.240    
    SLICE_X46Y107        FDRE (Hold_fdre_C_D)         0.120     1.360    pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_read/buff_rdata/full_n_reg
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[65].remd_tmp_reg[66][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[66].remd_tmp_reg[67][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.194%)  route 0.314ns (62.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       0.584     0.920    pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/ap_clk
    SLICE_X80Y97         FDRE                                         r  pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[65].remd_tmp_reg[66][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y97         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[65].remd_tmp_reg[66][8]/Q
                         net (fo=3, routed)           0.314     1.375    pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[65].remd_tmp_reg[66]__0[8]
    SLICE_X66Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.420 r  pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[66].remd_tmp[67][9]_i_1/O
                         net (fo=1, routed)           0.000     1.420    pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[66].remd_tmp[67][9]_i_1_n_0
    SLICE_X66Y101        FDRE                                         r  pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[66].remd_tmp_reg[67][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       0.935     1.301    pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/ap_clk
    SLICE_X66Y101        FDRE                                         r  pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[66].remd_tmp_reg[67][9]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X66Y101        FDRE (Hold_fdre_C_D)         0.121     1.387    pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[66].remd_tmp_reg[67][9]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/write_val_2_4_write_s_reg_739_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.992%)  route 0.178ns (46.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       0.556     0.892    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X42Y93         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[10]/Q
                         net (fo=1, routed)           0.178     1.234    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[10]
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.279 r  pwm_i/rc_receiver_0/inst/write_val_2_4_write_s_reg_739[10]_i_1/O
                         net (fo=1, routed)           0.000     1.279    pwm_i/rc_receiver_0/inst/write_val_2_4_write_s_reg_739[10]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  pwm_i/rc_receiver_0/inst/write_val_2_4_write_s_reg_739_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       0.820     1.186    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X51Y93         FDRE                                         r  pwm_i/rc_receiver_0/inst/write_val_2_4_write_s_reg_739_reg[10]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.092     1.243    pwm_i/rc_receiver_0/inst/write_val_2_4_write_s_reg_739_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/write_val_2_4_write_s_reg_739_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.082%)  route 0.177ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       0.556     0.892    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X42Y94         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  pwm_i/rc_receiver_0/inst/acc_new_1_reg_675_reg[13]/Q
                         net (fo=1, routed)           0.177     1.233    pwm_i/rc_receiver_0/inst/acc_new_1_reg_675[13]
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.045     1.278 r  pwm_i/rc_receiver_0/inst/write_val_2_4_write_s_reg_739[13]_i_1/O
                         net (fo=1, routed)           0.000     1.278    pwm_i/rc_receiver_0/inst/write_val_2_4_write_s_reg_739[13]_i_1_n_0
    SLICE_X51Y94         FDRE                                         r  pwm_i/rc_receiver_0/inst/write_val_2_4_write_s_reg_739_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       0.820     1.186    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X51Y94         FDRE                                         r  pwm_i/rc_receiver_0/inst/write_val_2_4_write_s_reg_739_reg[13]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.091     1.242    pwm_i/rc_receiver_0/inst/write_val_2_4_write_s_reg_739_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 pwm_i/rc_receiver_0/inst/acc_new_9_reg_723_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_i/rc_receiver_0/inst/ap_reg_pp0_iter1_acc_new_9_reg_723_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.137%)  route 0.219ns (60.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       0.556     0.892    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X45Y94         FDRE                                         r  pwm_i/rc_receiver_0/inst/acc_new_9_reg_723_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  pwm_i/rc_receiver_0/inst/acc_new_9_reg_723_reg[7]/Q
                         net (fo=1, routed)           0.219     1.252    pwm_i/rc_receiver_0/inst/acc_new_9_reg_723[7]
    SLICE_X50Y93         FDRE                                         r  pwm_i/rc_receiver_0/inst/ap_reg_pp0_iter1_acc_new_9_reg_723_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20212, routed)       0.820     1.186    pwm_i/rc_receiver_0/inst/ap_clk
    SLICE_X50Y93         FDRE                                         r  pwm_i/rc_receiver_0/inst/ap_reg_pp0_iter1_acc_new_9_reg_723_reg[7]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.063     1.214    pwm_i/rc_receiver_0/inst/ap_reg_pp0_iter1_acc_new_9_reg_723_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y21   pwm_i/mixer_0/inst/mixer_AXILiteS_s_axi_U/int_regs_in_V/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y21   pwm_i/mixer_0/inst/mixer_AXILiteS_s_axi_U/int_regs_in_V/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y18   pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y34   pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y34   pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y42   pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y20   pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/int_m_V/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y20   pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/int_m_V/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18   pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y42   pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y36   pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y36   pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y36   pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y36   pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y36   pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y36   pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y36   pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[6]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y36   pwm_i/mixer_0/inst/mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y103  pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[94].dividend_tmp_reg[95][12]_srl12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y103  pwm_i/normalizer_0/inst/normalizer_sdiv_9cud_U2/normalizer_sdiv_9cud_div_U/normalizer_sdiv_9cud_div_u_0/loop[94].dividend_tmp_reg[95][16]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y58   pwm_i/mixer_0/inst/ap_reg_pp0_iter2_regs_in_V_load_4_reg_1574_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y61   pwm_i/mixer_0/inst/ap_reg_pp0_iter2_regs_in_V_load_4_reg_1574_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y61   pwm_i/mixer_0/inst/ap_reg_pp0_iter2_regs_in_V_load_4_reg_1574_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y61   pwm_i/mixer_0/inst/ap_reg_pp0_iter2_regs_in_V_load_4_reg_1574_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y61   pwm_i/mixer_0/inst/ap_reg_pp0_iter2_regs_in_V_load_4_reg_1574_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y61   pwm_i/mixer_0/inst/ap_reg_pp0_iter2_regs_in_V_load_4_reg_1574_reg[14]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y61   pwm_i/mixer_0/inst/ap_reg_pp0_iter2_regs_in_V_load_4_reg_1574_reg[15]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y58   pwm_i/mixer_0/inst/ap_reg_pp0_iter2_regs_in_V_load_4_reg_1574_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y58   pwm_i/mixer_0/inst/ap_reg_pp0_iter2_regs_in_V_load_4_reg_1574_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y58   pwm_i/mixer_0/inst/ap_reg_pp0_iter2_regs_in_V_load_4_reg_1574_reg[3]_srl2/CLK



