// Seed: 2419539566
module module_0 (
    input  wire id_0,
    output wire id_1,
    input  tri  id_2,
    input  tri  id_3,
    output tri  id_4,
    input  tri1 id_5
);
  timeunit 1ps;
endmodule
module module_1 #(
    parameter id_16 = 32'd76
) (
    input tri id_0,
    output wor id_1,
    input wire id_2,
    input wor id_3,
    output wand id_4,
    input supply1 id_5,
    input tri0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    output supply1 id_9,
    output tri id_10,
    output tri1 id_11,
    output tri0 id_12,
    input wor id_13,
    input supply1 id_14,
    output wire id_15,
    output tri0 _id_16,
    input wire id_17,
    input uwire id_18,
    input wire id_19,
    input supply1 id_20,
    input tri id_21,
    output tri1 id_22,
    input wire id_23,
    input wor id_24,
    input supply0 id_25,
    input supply0 id_26
);
  logic [-1 : 1] id_28;
  assign id_22 = -1 - id_20;
  logic [id_16  +  -1 : 1] id_29;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_17,
      id_19,
      id_11,
      id_19
  );
  assign modCall_1.id_3 = 0;
endmodule
