;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @0, @2
	CMP @124, 106
	MOV -4, <-20
	JMZ <-724, 102
	CMP @124, 106
	SUB @121, 103
	JMZ <-724, 102
	MOV @-127, 107
	SUB @121, 103
	SUB @124, 106
	ADD 250, <20
	SUB @0, @2
	SUB @121, 103
	DAT #210, #20
	SUB @0, @2
	SUB -207, <-120
	SLT 210, 410
	CMP @124, 106
	ADD 250, <20
	SUB @0, @2
	ADD #210, 220
	SPL -207, @-120
	JMP -207, @-120
	SUB @60, @8
	SUB @0, @2
	SUB 100, -100
	SUB -207, <-120
	ADD 210, 20
	MOV -4, <-20
	SLT 210, 20
	SUB @-127, 100
	ADD -1, <-20
	JMP -207, @-120
	SPL <-127, 100
	CMP @-127, 100
	CMP -207, <-120
	SUB @0, @2
	SUB 620, 0
	JMN 0, 0
	SUB @0, @2
	JMN 0, 0
	SPL <720, #2
	ADD 250, <20
	DJN -1, @-20
	MOV -4, <-20
	SUB 261, 100
