Source Block: hdl/library/util_dacfifo/util_dacfifo.v@133:148@HdlStmProcess
    dma_lastaddr_d <= dma_lastaddr;
    dma_lastaddr_2d <= dma_lastaddr_d;
  end

  // generate dac read address
  always @(posedge dac_clk) begin
    if(dac_valid == 1'b1) begin
      dac_raddr <= (dac_raddr < dma_lastaddr_2d) ? (dac_raddr + 1) : 'b0;
    end
    dac_data <= dac_data_s;
  end


  // memory instantiation

  ad_mem #(

Diff Content:
- 140       dac_raddr <= (dac_raddr < dma_lastaddr_2d) ? (dac_raddr + 1) : 'b0;
+ 140       if (dma_lastaddr_2d == 'h0) begin
+ 140         dac_raddr <= dac_raddr + 1;
+ 140       end else begin
+ 140         dac_raddr <= (dac_raddr < dma_lastaddr_2d) ? (dac_raddr + 1) : 'b0;
+ 140       end

Clone Blocks:
Clone Blocks 1:
hdl/library/util_dacfifo/util_dacfifo.v@127:140
  assign dma_wren = dma_valid & dma_xfer_req;

  // read interface

  // sync lastaddr to dac clock domain
  always @(posedge dac_clk) begin
    dma_lastaddr_d <= dma_lastaddr;
    dma_lastaddr_2d <= dma_lastaddr_d;
  end

  // generate dac read address
  always @(posedge dac_clk) begin
    if(dac_valid == 1'b1) begin
      dac_raddr <= (dac_raddr < dma_lastaddr_2d) ? (dac_raddr + 1) : 'b0;

