# Info: [9566]: Logging project transcript to file /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab2_csa_impl_2/precision.log
# Info: [9566]: Logging suppressed messages transcript to file /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab2_csa_impl_2/precision.log.suppressed
# Info: [9550]: Activated implementation lab2_csa_impl_2 in project /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab2_csa.psp.
new_project -name lab2_csa -folder /nfs/home/x/x_ti/Modelsim/FPGA_ADV -createimpl_name lab2_csa_impl_2 -force
# COMMAND: add_input_file {../Code/sum_of_minterms_csa.vhd}
add_input_file {../Code/sum_of_minterms_csa.vhd}
# COMMAND: setup_design -manufacturer Xilinx -family "VIRTEX-II Pro" -part 2VP30ff896 -speed -7
# Info: [15298]: Setting up the design to use synthesis library "xcv2p.syn"
# Info: [575]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX-II Pro.
# Info: [15324]: Setting Part to: "2VP30ff896".
# Info: [15325]: Setting Process to: "7".
# Info: [7512]: The place and route tool for current technology is ISE.
setup_design -manufacturer Xilinx -family "VIRTEX-II Pro" -part 2VP30ff896 -speed -7
# COMMAND: setup_design -max_fanout=10000
# Info: [575]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX-II Pro.
setup_design -max_fanout=10000
# COMMAND: compile
# Info: [3022]: Reading file: /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/techlibs/xcv2p.syn.
# Info: [634]: Loading library initialization file /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2016a.7
# Info: [40000]: Files sorted successfully.
# Error: Unable to close file /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab2_csa_impl_2//hdlAnalyze_vhdlfile. reason: Disk quota exceeded.
# Error: Unable to close file /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab2_csa_impl_2//analysis.args1.file. reason: Disk quota exceeded.
# Info: [40000]: Usage: hdl-analyze -vef <verilog file list> -vhf <vhdl file list> [analysis options]
# Info: [40000]: Analysis Options:
# Info: [40000]: -verbose:
# Info: [40000]: -no_ovi2:
# Info: [40000]: -no_analyze:
# Info: [40000]: -enable_87_concat:
# Info: [40000]: -comment_transoff_regions:
# Info: [40000]: -suppress_ver_warnings:
# Info: [40000]: -lib_map_file <library mapping file>:
# Info: [40000]: -main <top design unit name>:
# Info: [40000]: -suppress <message number>:
# Error: [15257]: No design(s)  found in the specified HDL files.
compile
# COMMAND: compile
# Info: [634]: Loading library initialization file /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2016a.7
# Info: [40000]: Files sorted successfully.
# Error: Unable to close file /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab2_csa_impl_2//hdlAnalyze_vhdlfile. reason: Disk quota exceeded.
# Error: Unable to close file /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab2_csa_impl_2//analysis.args1.file. reason: Disk quota exceeded.
# Info: [40000]: Usage: hdl-analyze -vef <verilog file list> -vhf <vhdl file list> [analysis options]
# Info: [40000]: Analysis Options:
# Info: [40000]: -verbose:
# Info: [40000]: -no_ovi2:
# Info: [40000]: -no_analyze:
# Info: [40000]: -enable_87_concat:
# Info: [40000]: -comment_transoff_regions:
# Info: [40000]: -suppress_ver_warnings:
# Info: [40000]: -lib_map_file <library mapping file>:
# Info: [40000]: -main <top design unit name>:
# Info: [40000]: -suppress <message number>:
# Error: [15257]: No design(s)  found in the specified HDL files.
compile
# COMMAND: compile
# Info: [634]: Loading library initialization file /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2016a.7
# Info: [40000]: Files sorted successfully.
# Error: Unable to close file /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab2_csa_impl_2//hdlAnalyze_vhdlfile. reason: Disk quota exceeded.
# Error: Unable to close file /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab2_csa_impl_2//analysis.args1.file. reason: Disk quota exceeded.
# COMMAND: add_input_file {../Code/sum_of_minterms_csa.vhd}
# Info: [9565]: Appending project transcript to file /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab2_csa_impl_2/precision.log
# Info: [9565]: Appending suppressed messages transcript to file /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab2_csa_impl_2/precision.log.suppressed
# Info: [9550]: Activated implementation lab2_csa_impl_2 in project /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab2_csa.psp.
open_project /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab2_csa.psp
# COMMAND: add_input_file {../Code/sum_of_minterms_csa.vhd}
add_input_file {../Code/sum_of_minterms_csa.vhd}
# COMMAND: setup_design -manufacturer Xilinx -family "VIRTEX-II Pro" -part 2VP30ff896 -speed -7
# Info: [15298]: Setting up the design to use synthesis library "xcv2p.syn"
# Info: [575]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX-II Pro.
# Info: [15324]: Setting Part to: "2VP30ff896".
# Info: [15325]: Setting Process to: "7".
# Info: [7512]: The place and route tool for current technology is ISE.
setup_design -manufacturer Xilinx -family "VIRTEX-II Pro" -part 2VP30ff896 -speed -7
# COMMAND: setup_design -max_fanout=10000
# Info: [575]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX-II Pro.
setup_design -max_fanout=10000
# COMMAND: compile
# Info: [3022]: Reading file: /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/techlibs/xcv2p.syn.
# Info: [634]: Loading library initialization file /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2016a.7
# Info: [40000]: Files sorted successfully.
# Error: Unable to close file /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab2_csa_impl_2//hdlAnalyze_vhdlfile. reason: Disk quota exceeded.
# Error: Unable to close file /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab2_csa_impl_2//analysis.args1.file. reason: Disk quota exceeded.
# Info: [40000]: Usage: hdl-analyze -vef <verilog file list> -vhf <vhdl file list> [analysis options]
# Info: [40000]: Analysis Options:
# Info: [40000]: -verbose:
# Info: [40000]: -no_ovi2:
# Info: [40000]: -no_analyze:
# Info: [40000]: -enable_87_concat:
# Info: [40000]: -comment_transoff_regions:
# Info: [40000]: -suppress_ver_warnings:
# Info: [40000]: -lib_map_file <library mapping file>:
# Info: [40000]: -main <top design unit name>:
# Info: [40000]: -suppress <message number>:
# Error: [15257]: No design(s)  found in the specified HDL files.
compile
# COMMAND: compile
# Info: [634]: Loading library initialization file /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2016a.7
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2016a.7
# Info: [42502]: Analyzing input file "/nfs/home/x/x_ti/Modelsim/FPGA_ADV/../Code/sum_of_minterms_csa.vhd" ...
# Info: [659]: Top module of the design is set to: sum_of_minterms_csa.
# Info: [657]: Current working directory: /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab2_csa_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2016a.7
# Info: [40000]: Last compiled on Jun  2 2016 06:11:46
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2016a.7
# Info: [40000]: Last compiled on Jun  2 2016 06:47:43
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.sum_of_minterms_csa(arch): Pre-processing...
# Info: [44523]: Root Module work.sum_of_minterms_csa(arch): Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 17.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 4.0 secs.
# Info: [657]: Current working directory: /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab2_csa_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [660]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [657]: Current working directory: /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab2_csa_impl_2.
# Info: [15002]: Optimizing design view:.work.sum_of_minterms_csa.arch
# Info: [3027]: Writing file: /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab2_csa_impl_2/sum_of_minterms_csa.edf.
# Info: [3027]: Writing file: /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab2_csa_impl_2/sum_of_minterms_csa.ucf.
# Info: [660]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.0 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: save_project
# Info: [9562]: Saved implementation lab2_csa_impl_2 in project /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab2_csa.psp.
save_project
# COMMAND: close_project -discard
