pwr_rom.v,verilog,xil_defaultlib,../../../../vga_output.srcs/sources_1/ip/pwr_rom/sim/pwr_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
