
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//post-grohtml_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401850 <.init>:
  401850:	stp	x29, x30, [sp, #-16]!
  401854:	mov	x29, sp
  401858:	bl	401fcc <printf@plt+0x2ec>
  40185c:	ldp	x29, x30, [sp], #16
  401860:	ret

Disassembly of section .plt:

0000000000401870 <_Znam@plt-0x20>:
  401870:	stp	x16, x30, [sp, #-16]!
  401874:	adrp	x16, 432000 <_ZdlPvm@@Base+0x19f1c>
  401878:	ldr	x17, [x16, #4088]
  40187c:	add	x16, x16, #0xff8
  401880:	br	x17
  401884:	nop
  401888:	nop
  40188c:	nop

0000000000401890 <_Znam@plt>:
  401890:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16]
  401898:	add	x16, x16, #0x0
  40189c:	br	x17

00000000004018a0 <fputs@plt>:
  4018a0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #8]
  4018a8:	add	x16, x16, #0x8
  4018ac:	br	x17

00000000004018b0 <memcpy@plt>:
  4018b0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #16]
  4018b8:	add	x16, x16, #0x10
  4018bc:	br	x17

00000000004018c0 <ungetc@plt>:
  4018c0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #24]
  4018c8:	add	x16, x16, #0x18
  4018cc:	br	x17

00000000004018d0 <_ZSt9terminatev@plt>:
  4018d0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #32]
  4018d8:	add	x16, x16, #0x20
  4018dc:	br	x17

00000000004018e0 <isalnum@plt>:
  4018e0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #40]
  4018e8:	add	x16, x16, #0x28
  4018ec:	br	x17

00000000004018f0 <strlen@plt>:
  4018f0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #48]
  4018f8:	add	x16, x16, #0x30
  4018fc:	br	x17

0000000000401900 <fprintf@plt>:
  401900:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #56]
  401908:	add	x16, x16, #0x38
  40190c:	br	x17

0000000000401910 <__cxa_begin_catch@plt>:
  401910:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #64]
  401918:	add	x16, x16, #0x40
  40191c:	br	x17

0000000000401920 <ctime@plt>:
  401920:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #72]
  401928:	add	x16, x16, #0x48
  40192c:	br	x17

0000000000401930 <putc@plt>:
  401930:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #80]
  401938:	add	x16, x16, #0x50
  40193c:	br	x17

0000000000401940 <islower@plt>:
  401940:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #88]
  401948:	add	x16, x16, #0x58
  40194c:	br	x17

0000000000401950 <fclose@plt>:
  401950:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #96]
  401958:	add	x16, x16, #0x60
  40195c:	br	x17

0000000000401960 <isspace@plt>:
  401960:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #104]
  401968:	add	x16, x16, #0x68
  40196c:	br	x17

0000000000401970 <memcmp@plt>:
  401970:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #112]
  401978:	add	x16, x16, #0x70
  40197c:	br	x17

0000000000401980 <strtol@plt>:
  401980:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #120]
  401988:	add	x16, x16, #0x78
  40198c:	br	x17

0000000000401990 <free@plt>:
  401990:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #128]
  401998:	add	x16, x16, #0x80
  40199c:	br	x17

00000000004019a0 <memset@plt>:
  4019a0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #136]
  4019a8:	add	x16, x16, #0x88
  4019ac:	br	x17

00000000004019b0 <strchr@plt>:
  4019b0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #144]
  4019b8:	add	x16, x16, #0x90
  4019bc:	br	x17

00000000004019c0 <_exit@plt>:
  4019c0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #152]
  4019c8:	add	x16, x16, #0x98
  4019cc:	br	x17

00000000004019d0 <freopen@plt>:
  4019d0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #160]
  4019d8:	add	x16, x16, #0xa0
  4019dc:	br	x17

00000000004019e0 <strerror@plt>:
  4019e0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #168]
  4019e8:	add	x16, x16, #0xa8
  4019ec:	br	x17

00000000004019f0 <strcpy@plt>:
  4019f0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #176]
  4019f8:	add	x16, x16, #0xb0
  4019fc:	br	x17

0000000000401a00 <strtok@plt>:
  401a00:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #184]
  401a08:	add	x16, x16, #0xb8
  401a0c:	br	x17

0000000000401a10 <sprintf@plt>:
  401a10:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #192]
  401a18:	add	x16, x16, #0xc0
  401a1c:	br	x17

0000000000401a20 <isxdigit@plt>:
  401a20:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #200]
  401a28:	add	x16, x16, #0xc8
  401a2c:	br	x17

0000000000401a30 <unlink@plt>:
  401a30:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #208]
  401a38:	add	x16, x16, #0xd0
  401a3c:	br	x17

0000000000401a40 <atoi@plt>:
  401a40:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #216]
  401a48:	add	x16, x16, #0xd8
  401a4c:	br	x17

0000000000401a50 <__libc_start_main@plt>:
  401a50:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #224]
  401a58:	add	x16, x16, #0xe0
  401a5c:	br	x17

0000000000401a60 <memchr@plt>:
  401a60:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #232]
  401a68:	add	x16, x16, #0xe8
  401a6c:	br	x17

0000000000401a70 <mkstemp@plt>:
  401a70:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #240]
  401a78:	add	x16, x16, #0xf0
  401a7c:	br	x17

0000000000401a80 <isgraph@plt>:
  401a80:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #248]
  401a88:	add	x16, x16, #0xf8
  401a8c:	br	x17

0000000000401a90 <getc@plt>:
  401a90:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #256]
  401a98:	add	x16, x16, #0x100
  401a9c:	br	x17

0000000000401aa0 <strncmp@plt>:
  401aa0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #264]
  401aa8:	add	x16, x16, #0x108
  401aac:	br	x17

0000000000401ab0 <isprint@plt>:
  401ab0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #272]
  401ab8:	add	x16, x16, #0x110
  401abc:	br	x17

0000000000401ac0 <strncpy@plt>:
  401ac0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #280]
  401ac8:	add	x16, x16, #0x118
  401acc:	br	x17

0000000000401ad0 <isupper@plt>:
  401ad0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #288]
  401ad8:	add	x16, x16, #0x120
  401adc:	br	x17

0000000000401ae0 <fputc@plt>:
  401ae0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #296]
  401ae8:	add	x16, x16, #0x128
  401aec:	br	x17

0000000000401af0 <fgets_unlocked@plt>:
  401af0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #304]
  401af8:	add	x16, x16, #0x130
  401afc:	br	x17

0000000000401b00 <__isoc99_sscanf@plt>:
  401b00:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #312]
  401b08:	add	x16, x16, #0x138
  401b0c:	br	x17

0000000000401b10 <__cxa_atexit@plt>:
  401b10:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #320]
  401b18:	add	x16, x16, #0x140
  401b1c:	br	x17

0000000000401b20 <fflush@plt>:
  401b20:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #328]
  401b28:	add	x16, x16, #0x148
  401b2c:	br	x17

0000000000401b30 <pathconf@plt>:
  401b30:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #336]
  401b38:	add	x16, x16, #0x150
  401b3c:	br	x17

0000000000401b40 <isalpha@plt>:
  401b40:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #344]
  401b48:	add	x16, x16, #0x158
  401b4c:	br	x17

0000000000401b50 <time@plt>:
  401b50:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #352]
  401b58:	add	x16, x16, #0x160
  401b5c:	br	x17

0000000000401b60 <_ZdaPv@plt>:
  401b60:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #360]
  401b68:	add	x16, x16, #0x168
  401b6c:	br	x17

0000000000401b70 <__errno_location@plt>:
  401b70:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #368]
  401b78:	add	x16, x16, #0x170
  401b7c:	br	x17

0000000000401b80 <wcwidth@plt>:
  401b80:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #376]
  401b88:	add	x16, x16, #0x178
  401b8c:	br	x17

0000000000401b90 <fopen@plt>:
  401b90:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #384]
  401b98:	add	x16, x16, #0x180
  401b9c:	br	x17

0000000000401ba0 <strcmp@plt>:
  401ba0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #392]
  401ba8:	add	x16, x16, #0x188
  401bac:	br	x17

0000000000401bb0 <write@plt>:
  401bb0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #400]
  401bb8:	add	x16, x16, #0x190
  401bbc:	br	x17

0000000000401bc0 <malloc@plt>:
  401bc0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #408]
  401bc8:	add	x16, x16, #0x198
  401bcc:	br	x17

0000000000401bd0 <ispunct@plt>:
  401bd0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #416]
  401bd8:	add	x16, x16, #0x1a0
  401bdc:	br	x17

0000000000401be0 <iscntrl@plt>:
  401be0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #424]
  401be8:	add	x16, x16, #0x1a8
  401bec:	br	x17

0000000000401bf0 <abort@plt>:
  401bf0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #432]
  401bf8:	add	x16, x16, #0x1b0
  401bfc:	br	x17

0000000000401c00 <getenv@plt>:
  401c00:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #440]
  401c08:	add	x16, x16, #0x1b8
  401c0c:	br	x17

0000000000401c10 <strcasecmp@plt>:
  401c10:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #448]
  401c18:	add	x16, x16, #0x1c0
  401c1c:	br	x17

0000000000401c20 <__gxx_personality_v0@plt>:
  401c20:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #456]
  401c28:	add	x16, x16, #0x1c8
  401c2c:	br	x17

0000000000401c30 <tan@plt>:
  401c30:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401c34:	ldr	x17, [x16, #464]
  401c38:	add	x16, x16, #0x1d0
  401c3c:	br	x17

0000000000401c40 <exit@plt>:
  401c40:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401c44:	ldr	x17, [x16, #472]
  401c48:	add	x16, x16, #0x1d8
  401c4c:	br	x17

0000000000401c50 <_Unwind_Resume@plt>:
  401c50:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401c54:	ldr	x17, [x16, #480]
  401c58:	add	x16, x16, #0x1e0
  401c5c:	br	x17

0000000000401c60 <ferror@plt>:
  401c60:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401c64:	ldr	x17, [x16, #488]
  401c68:	add	x16, x16, #0x1e8
  401c6c:	br	x17

0000000000401c70 <fdopen@plt>:
  401c70:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401c74:	ldr	x17, [x16, #496]
  401c78:	add	x16, x16, #0x1f0
  401c7c:	br	x17

0000000000401c80 <__gmon_start__@plt>:
  401c80:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401c84:	ldr	x17, [x16, #504]
  401c88:	add	x16, x16, #0x1f8
  401c8c:	br	x17

0000000000401c90 <__cxa_pure_virtual@plt>:
  401c90:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401c94:	ldr	x17, [x16, #512]
  401c98:	add	x16, x16, #0x200
  401c9c:	br	x17

0000000000401ca0 <setbuf@plt>:
  401ca0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401ca4:	ldr	x17, [x16, #520]
  401ca8:	add	x16, x16, #0x208
  401cac:	br	x17

0000000000401cb0 <bcmp@plt>:
  401cb0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401cb4:	ldr	x17, [x16, #528]
  401cb8:	add	x16, x16, #0x210
  401cbc:	br	x17

0000000000401cc0 <strcat@plt>:
  401cc0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401cc4:	ldr	x17, [x16, #536]
  401cc8:	add	x16, x16, #0x218
  401ccc:	br	x17

0000000000401cd0 <fseek@plt>:
  401cd0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401cd4:	ldr	x17, [x16, #544]
  401cd8:	add	x16, x16, #0x220
  401cdc:	br	x17

0000000000401ce0 <printf@plt>:
  401ce0:	adrp	x16, 433000 <_Znam@GLIBCXX_3.4>
  401ce4:	ldr	x17, [x16, #552]
  401ce8:	add	x16, x16, #0x228
  401cec:	br	x17

Disassembly of section .text:

0000000000401cf0 <_Znwm@@Base-0x16344>:
  401cf0:	stp	x29, x30, [sp, #-48]!
  401cf4:	str	x21, [sp, #16]
  401cf8:	stp	x20, x19, [sp, #32]
  401cfc:	mov	x29, sp
  401d00:	adrp	x0, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401d04:	add	x0, x0, #0xe98
  401d08:	bl	412a00 <printf@plt+0x10d20>
  401d0c:	adrp	x19, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401d10:	add	x19, x19, #0xea0
  401d14:	mov	x0, x19
  401d18:	bl	418aec <_ZdlPvm@@Base+0xa08>
  401d1c:	adrp	x20, 418000 <printf@plt+0x16320>
  401d20:	adrp	x21, 433000 <_Znam@GLIBCXX_3.4>
  401d24:	add	x20, x20, #0xc8c
  401d28:	add	x21, x21, #0x238
  401d2c:	mov	x0, x20
  401d30:	mov	x1, x19
  401d34:	mov	x2, x21
  401d38:	bl	401b10 <__cxa_atexit@plt>
  401d3c:	adrp	x19, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401d40:	add	x19, x19, #0xeb0
  401d44:	mov	x0, x19
  401d48:	bl	418aec <_ZdlPvm@@Base+0xa08>
  401d4c:	mov	x0, x20
  401d50:	mov	x1, x19
  401d54:	mov	x2, x21
  401d58:	ldp	x20, x19, [sp, #32]
  401d5c:	ldr	x21, [sp, #16]
  401d60:	ldp	x29, x30, [sp], #48
  401d64:	b	401b10 <__cxa_atexit@plt>
  401d68:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x1178>
  401d6c:	add	x0, x0, #0xf03
  401d70:	b	412a00 <printf@plt+0x10d20>
  401d74:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x1178>
  401d78:	add	x0, x0, #0xf04
  401d7c:	b	412a00 <printf@plt+0x10d20>
  401d80:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x1178>
  401d84:	add	x0, x0, #0xf05
  401d88:	b	412a00 <printf@plt+0x10d20>
  401d8c:	stp	x29, x30, [sp, #-16]!
  401d90:	mov	x29, sp
  401d94:	adrp	x0, 436000 <stderr@@GLIBC_2.17+0x1178>
  401d98:	add	x0, x0, #0xf48
  401d9c:	bl	412a00 <printf@plt+0x10d20>
  401da0:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  401da4:	ldr	x8, [x8, #4056]
  401da8:	adrp	x9, 436000 <stderr@@GLIBC_2.17+0x1178>
  401dac:	add	x9, x9, #0xf50
  401db0:	str	wzr, [x9]
  401db4:	str	x8, [x9, #32]
  401db8:	ldp	x29, x30, [sp], #16
  401dbc:	ret
  401dc0:	b	412a00 <printf@plt+0x10d20>
  401dc4:	stp	x29, x30, [sp, #-16]!
  401dc8:	mov	x29, sp
  401dcc:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x2178>
  401dd0:	add	x0, x0, #0xa90
  401dd4:	bl	412a00 <printf@plt+0x10d20>
  401dd8:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x2178>
  401ddc:	add	x0, x0, #0xa91
  401de0:	ldp	x29, x30, [sp], #16
  401de4:	b	4180f0 <_ZdlPvm@@Base+0xc>
  401de8:	stp	x29, x30, [sp, #-32]!
  401dec:	str	x19, [sp, #16]
  401df0:	mov	x29, sp
  401df4:	adrp	x19, 437000 <stderr@@GLIBC_2.17+0x2178>
  401df8:	add	x19, x19, #0xa98
  401dfc:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  401e00:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  401e04:	add	x1, x1, #0xc40
  401e08:	add	x2, x2, #0xc50
  401e0c:	mov	x0, x19
  401e10:	mov	w3, wzr
  401e14:	mov	w4, wzr
  401e18:	bl	41845c <_ZdlPvm@@Base+0x378>
  401e1c:	mov	x1, x19
  401e20:	ldr	x19, [sp, #16]
  401e24:	adrp	x0, 418000 <printf@plt+0x16320>
  401e28:	adrp	x2, 433000 <_Znam@GLIBCXX_3.4>
  401e2c:	add	x0, x0, #0x608
  401e30:	add	x2, x2, #0x238
  401e34:	ldp	x29, x30, [sp], #32
  401e38:	b	401b10 <__cxa_atexit@plt>
  401e3c:	stp	x29, x30, [sp, #-32]!
  401e40:	stp	x20, x19, [sp, #16]
  401e44:	mov	x29, sp
  401e48:	adrp	x19, 437000 <stderr@@GLIBC_2.17+0x2178>
  401e4c:	add	x19, x19, #0xb48
  401e50:	mov	w8, #0x11                  	// #17
  401e54:	mov	w0, #0x110                 	// #272
  401e58:	str	w8, [x19, #8]
  401e5c:	bl	401890 <_Znam@plt>
  401e60:	mov	w2, #0x110                 	// #272
  401e64:	mov	w1, wzr
  401e68:	mov	x20, x0
  401e6c:	bl	4019a0 <memset@plt>
  401e70:	adrp	x0, 416000 <printf@plt+0x14320>
  401e74:	adrp	x2, 433000 <_Znam@GLIBCXX_3.4>
  401e78:	add	x0, x0, #0xea4
  401e7c:	add	x2, x2, #0x238
  401e80:	mov	x1, x19
  401e84:	str	x20, [x19]
  401e88:	str	wzr, [x19, #12]
  401e8c:	bl	401b10 <__cxa_atexit@plt>
  401e90:	ldp	x20, x19, [sp, #16]
  401e94:	ldp	x29, x30, [sp], #32
  401e98:	b	4172f4 <printf@plt+0x15614>
  401e9c:	stp	x29, x30, [sp, #-32]!
  401ea0:	str	x19, [sp, #16]
  401ea4:	mov	x29, sp
  401ea8:	adrp	x19, 437000 <stderr@@GLIBC_2.17+0x2178>
  401eac:	add	x19, x19, #0xb88
  401eb0:	mov	x0, x19
  401eb4:	bl	417c90 <printf@plt+0x15fb0>
  401eb8:	mov	x1, x19
  401ebc:	ldr	x19, [sp, #16]
  401ec0:	adrp	x0, 417000 <printf@plt+0x15320>
  401ec4:	adrp	x2, 433000 <_Znam@GLIBCXX_3.4>
  401ec8:	add	x0, x0, #0xd4c
  401ecc:	add	x2, x2, #0x238
  401ed0:	ldp	x29, x30, [sp], #32
  401ed4:	b	401b10 <__cxa_atexit@plt>
  401ed8:	b	4180f0 <_ZdlPvm@@Base+0xc>
  401edc:	stp	x29, x30, [sp, #-16]!
  401ee0:	mov	x29, sp
  401ee4:	adrp	x0, 438000 <stderr@@GLIBC_2.17+0x3178>
  401ee8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  401eec:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  401ef0:	add	x0, x0, #0xfd0
  401ef4:	add	x1, x1, #0xa1e
  401ef8:	mov	w2, wzr
  401efc:	str	xzr, [x8, #4040]
  401f00:	bl	4195d0 <_ZdlPvm@@Base+0x14ec>
  401f04:	adrp	x0, 438000 <stderr@@GLIBC_2.17+0x3178>
  401f08:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  401f0c:	add	x0, x0, #0xfd8
  401f10:	add	x1, x1, #0xc09
  401f14:	mov	w2, wzr
  401f18:	ldp	x29, x30, [sp], #16
  401f1c:	b	4195d0 <_ZdlPvm@@Base+0x14ec>
  401f20:	stp	x29, x30, [sp, #-32]!
  401f24:	str	x19, [sp, #16]
  401f28:	mov	x29, sp
  401f2c:	bl	419968 <_ZdlPvm@@Base+0x1884>
  401f30:	adrp	x19, 433000 <_Znam@GLIBCXX_3.4>
  401f34:	adrp	x0, 419000 <_ZdlPvm@@Base+0xf1c>
  401f38:	adrp	x1, 438000 <stderr@@GLIBC_2.17+0x3178>
  401f3c:	add	x19, x19, #0x238
  401f40:	add	x0, x0, #0xa88
  401f44:	add	x1, x1, #0xff4
  401f48:	mov	x2, x19
  401f4c:	bl	401b10 <__cxa_atexit@plt>
  401f50:	mov	x2, x19
  401f54:	ldr	x19, [sp, #16]
  401f58:	adrp	x0, 419000 <_ZdlPvm@@Base+0xf1c>
  401f5c:	adrp	x1, 439000 <stderr@@GLIBC_2.17+0x4178>
  401f60:	add	x0, x0, #0xb44
  401f64:	add	x1, x1, #0x0
  401f68:	ldp	x29, x30, [sp], #32
  401f6c:	b	401b10 <__cxa_atexit@plt>
  401f70:	adrp	x0, 439000 <stderr@@GLIBC_2.17+0x4178>
  401f74:	add	x0, x0, #0x1
  401f78:	b	412a00 <printf@plt+0x10d20>
  401f7c:	mov	x29, #0x0                   	// #0
  401f80:	mov	x30, #0x0                   	// #0
  401f84:	mov	x5, x0
  401f88:	ldr	x1, [sp]
  401f8c:	add	x2, sp, #0x8
  401f90:	mov	x6, sp
  401f94:	movz	x0, #0x0, lsl #48
  401f98:	movk	x0, #0x0, lsl #32
  401f9c:	movk	x0, #0x40, lsl #16
  401fa0:	movk	x0, #0xc3e4
  401fa4:	movz	x3, #0x0, lsl #48
  401fa8:	movk	x3, #0x0, lsl #32
  401fac:	movk	x3, #0x41, lsl #16
  401fb0:	movk	x3, #0x9df8
  401fb4:	movz	x4, #0x0, lsl #48
  401fb8:	movk	x4, #0x0, lsl #32
  401fbc:	movk	x4, #0x41, lsl #16
  401fc0:	movk	x4, #0x9e78
  401fc4:	bl	401a50 <__libc_start_main@plt>
  401fc8:	bl	401bf0 <abort@plt>
  401fcc:	adrp	x0, 432000 <_ZdlPvm@@Base+0x19f1c>
  401fd0:	ldr	x0, [x0, #4064]
  401fd4:	cbz	x0, 401fdc <printf@plt+0x2fc>
  401fd8:	b	401c80 <__gmon_start__@plt>
  401fdc:	ret
  401fe0:	adrp	x0, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401fe4:	add	x0, x0, #0xe78
  401fe8:	adrp	x1, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401fec:	add	x1, x1, #0xe78
  401ff0:	cmp	x1, x0
  401ff4:	b.eq	40200c <printf@plt+0x32c>  // b.none
  401ff8:	adrp	x1, 419000 <_ZdlPvm@@Base+0xf1c>
  401ffc:	ldr	x1, [x1, #3736]
  402000:	cbz	x1, 40200c <printf@plt+0x32c>
  402004:	mov	x16, x1
  402008:	br	x16
  40200c:	ret
  402010:	adrp	x0, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402014:	add	x0, x0, #0xe78
  402018:	adrp	x1, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40201c:	add	x1, x1, #0xe78
  402020:	sub	x1, x1, x0
  402024:	lsr	x2, x1, #63
  402028:	add	x1, x2, x1, asr #3
  40202c:	cmp	xzr, x1, asr #1
  402030:	asr	x1, x1, #1
  402034:	b.eq	40204c <printf@plt+0x36c>  // b.none
  402038:	adrp	x2, 419000 <_ZdlPvm@@Base+0xf1c>
  40203c:	ldr	x2, [x2, #3744]
  402040:	cbz	x2, 40204c <printf@plt+0x36c>
  402044:	mov	x16, x2
  402048:	br	x16
  40204c:	ret
  402050:	stp	x29, x30, [sp, #-32]!
  402054:	mov	x29, sp
  402058:	str	x19, [sp, #16]
  40205c:	adrp	x19, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402060:	ldrb	w0, [x19, #3728]
  402064:	cbnz	w0, 402074 <printf@plt+0x394>
  402068:	bl	401fe0 <printf@plt+0x300>
  40206c:	mov	w0, #0x1                   	// #1
  402070:	strb	w0, [x19, #3728]
  402074:	ldr	x19, [sp, #16]
  402078:	ldp	x29, x30, [sp], #32
  40207c:	ret
  402080:	b	402010 <printf@plt+0x330>
  402084:	ret
  402088:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40208c:	add	x8, x0, #0x18
  402090:	add	x9, x9, #0xa1e
  402094:	stp	xzr, xzr, [x0, #8]
  402098:	str	x1, [x0]
  40209c:	mov	x0, x8
  4020a0:	mov	x1, x9
  4020a4:	b	418b70 <_ZdlPvm@@Base+0xa8c>
  4020a8:	stp	xzr, xzr, [x0]
  4020ac:	str	xzr, [x0, #16]
  4020b0:	ret
  4020b4:	ldr	x8, [x0, #16]
  4020b8:	cbz	x8, 4020c4 <printf@plt+0x3e4>
  4020bc:	ldr	x0, [x8]
  4020c0:	ret
  4020c4:	mov	x0, xzr
  4020c8:	ret
  4020cc:	ldr	x8, [x0]
  4020d0:	str	x8, [x0, #16]
  4020d4:	ret
  4020d8:	ldr	x8, [x0, #16]
  4020dc:	cbz	x8, 4020e8 <printf@plt+0x408>
  4020e0:	ldr	x8, [x8, #8]
  4020e4:	str	x8, [x0, #16]
  4020e8:	ret
  4020ec:	stp	x29, x30, [sp, #-48]!
  4020f0:	stp	x22, x21, [sp, #16]
  4020f4:	stp	x20, x19, [sp, #32]
  4020f8:	mov	x29, sp
  4020fc:	ldr	x22, [x0]
  402100:	mov	x20, x0
  402104:	mov	w0, #0x28                  	// #40
  402108:	mov	x21, x1
  40210c:	bl	418034 <_Znwm@@Base>
  402110:	mov	x19, x0
  402114:	add	x0, x0, #0x18
  402118:	stp	xzr, xzr, [x19, #8]
  40211c:	str	x21, [x19]
  402120:	cbz	x22, 40213c <printf@plt+0x45c>
  402124:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402128:	add	x1, x1, #0xa1e
  40212c:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  402130:	ldr	x8, [x20, #8]
  402134:	str	x19, [x8, #8]
  402138:	b	40214c <printf@plt+0x46c>
  40213c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402140:	add	x1, x1, #0xa1e
  402144:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  402148:	str	x19, [x20]
  40214c:	stp	x19, x19, [x20, #8]
  402150:	ldp	x20, x19, [sp, #32]
  402154:	ldp	x22, x21, [sp, #16]
  402158:	ldp	x29, x30, [sp], #48
  40215c:	ret
  402160:	b	402164 <printf@plt+0x484>
  402164:	mov	x20, x0
  402168:	mov	x0, x19
  40216c:	bl	4180d8 <_ZdlPv@@Base>
  402170:	mov	x0, x20
  402174:	bl	401c50 <_Unwind_Resume@plt>
  402178:	stp	x29, x30, [sp, #-32]!
  40217c:	str	x19, [sp, #16]
  402180:	mov	x29, sp
  402184:	ldr	x8, [x0, #16]
  402188:	cbz	x8, 4021a4 <printf@plt+0x4c4>
  40218c:	mov	x19, x0
  402190:	add	x0, x8, #0x18
  402194:	bl	418c9c <_ZdlPvm@@Base+0xbb8>
  402198:	ldr	x8, [x19, #16]
  40219c:	mov	w9, #0x1                   	// #1
  4021a0:	str	w9, [x8, #16]
  4021a4:	ldr	x19, [sp, #16]
  4021a8:	ldp	x29, x30, [sp], #32
  4021ac:	ret
  4021b0:	ldr	x8, [x0, #16]
  4021b4:	cbz	x8, 4021c0 <printf@plt+0x4e0>
  4021b8:	mov	w9, #0x1                   	// #1
  4021bc:	str	w9, [x8, #20]
  4021c0:	ret
  4021c4:	ldr	x8, [x0, #16]
  4021c8:	cbz	x8, 4021d4 <printf@plt+0x4f4>
  4021cc:	ldr	w0, [x8, #20]
  4021d0:	ret
  4021d4:	mov	w0, wzr
  4021d8:	ret
  4021dc:	ldr	x8, [x0, #16]
  4021e0:	cbz	x8, 4021ec <printf@plt+0x50c>
  4021e4:	ldr	w0, [x8, #16]
  4021e8:	ret
  4021ec:	mov	w0, wzr
  4021f0:	ret
  4021f4:	ldr	x9, [x0, #16]
  4021f8:	mov	x0, x8
  4021fc:	cbz	x9, 402208 <printf@plt+0x528>
  402200:	add	x1, x9, #0x18
  402204:	b	418c28 <_ZdlPvm@@Base+0xb44>
  402208:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40220c:	add	x1, x1, #0xa1e
  402210:	b	418b70 <_ZdlPvm@@Base+0xa8c>
  402214:	ldr	x9, [x0, #16]
  402218:	mov	x0, x8
  40221c:	cbz	x9, 402230 <printf@plt+0x550>
  402220:	ldr	x8, [x9, #8]
  402224:	cbz	x8, 402230 <printf@plt+0x550>
  402228:	add	x1, x8, #0x18
  40222c:	b	418c28 <_ZdlPvm@@Base+0xb44>
  402230:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402234:	add	x1, x1, #0xa1e
  402238:	b	418b70 <_ZdlPvm@@Base+0xa8c>
  40223c:	str	xzr, [x0]
  402240:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  402244:	ldr	x8, [x8, #4056]
  402248:	str	wzr, [x0, #24]
  40224c:	str	x8, [x0, #56]
  402250:	ret
  402254:	str	x1, [x0]
  402258:	stp	w2, w5, [x0, #8]
  40225c:	stp	w3, w4, [x0, #16]
  402260:	ldr	x8, [x6, #32]
  402264:	ldp	q1, q0, [x6]
  402268:	str	x8, [x0, #56]
  40226c:	stur	q0, [x0, #40]
  402270:	stur	q1, [x0, #24]
  402274:	ret
  402278:	stp	x29, x30, [sp, #-16]!
  40227c:	mov	x29, sp
  402280:	ldr	x8, [x0]
  402284:	ldr	x9, [x1]
  402288:	cmp	x8, x9
  40228c:	b.ne	4022d8 <printf@plt+0x5f8>  // b.any
  402290:	ldr	w8, [x0, #8]
  402294:	ldr	w9, [x1, #8]
  402298:	cmp	w8, w9
  40229c:	b.ne	4022d8 <printf@plt+0x5f8>  // b.any
  4022a0:	ldr	w8, [x0, #16]
  4022a4:	ldr	w9, [x1, #16]
  4022a8:	cmp	w8, w9
  4022ac:	b.ne	4022d8 <printf@plt+0x5f8>  // b.any
  4022b0:	ldr	w8, [x0, #20]
  4022b4:	ldr	w9, [x1, #20]
  4022b8:	cmp	w8, w9
  4022bc:	b.ne	4022d8 <printf@plt+0x5f8>  // b.any
  4022c0:	add	x0, x0, #0x18
  4022c4:	add	x1, x1, #0x18
  4022c8:	bl	41204c <printf@plt+0x1036c>
  4022cc:	cmp	w0, #0x0
  4022d0:	cset	w0, ne  // ne = any
  4022d4:	b	4022dc <printf@plt+0x5fc>
  4022d8:	mov	w0, wzr
  4022dc:	ldp	x29, x30, [sp], #16
  4022e0:	ret
  4022e4:	stp	x29, x30, [sp, #-16]!
  4022e8:	mov	x29, sp
  4022ec:	bl	402278 <printf@plt+0x598>
  4022f0:	cmp	w0, #0x0
  4022f4:	cset	w0, eq  // eq = none
  4022f8:	ldp	x29, x30, [sp], #16
  4022fc:	ret
  402300:	str	xzr, [x0]
  402304:	str	wzr, [x0, #8]
  402308:	str	xzr, [x0, #16]
  40230c:	ret
  402310:	stp	x29, x30, [sp, #-32]!
  402314:	str	x19, [sp, #16]
  402318:	mov	x29, sp
  40231c:	cmp	w1, #0x100
  402320:	mov	w8, #0x100                 	// #256
  402324:	mov	x19, x0
  402328:	str	wzr, [x0, #8]
  40232c:	str	xzr, [x0, #16]
  402330:	csel	w0, w1, w8, gt
  402334:	bl	401890 <_Znam@plt>
  402338:	str	x0, [x19]
  40233c:	ldr	x19, [sp, #16]
  402340:	ldp	x29, x30, [sp], #32
  402344:	ret
  402348:	ldr	x0, [x0]
  40234c:	cbz	x0, 402354 <printf@plt+0x674>
  402350:	b	401b60 <_ZdaPv@plt>
  402354:	ret
  402358:	stp	xzr, xzr, [x0]
  40235c:	ret
  402360:	stp	x29, x30, [sp, #-32]!
  402364:	stp	x20, x19, [sp, #16]
  402368:	ldr	x20, [x0]
  40236c:	mov	x29, sp
  402370:	cbz	x20, 40239c <printf@plt+0x6bc>
  402374:	mov	x19, x0
  402378:	ldr	x8, [x20, #16]
  40237c:	str	x8, [x19]
  402380:	ldr	x0, [x20]
  402384:	cbz	x0, 40238c <printf@plt+0x6ac>
  402388:	bl	401b60 <_ZdaPv@plt>
  40238c:	mov	x0, x20
  402390:	bl	4180d8 <_ZdlPv@@Base>
  402394:	ldr	x20, [x19]
  402398:	cbnz	x20, 402378 <printf@plt+0x698>
  40239c:	ldp	x20, x19, [sp, #16]
  4023a0:	ldp	x29, x30, [sp], #32
  4023a4:	ret
  4023a8:	stp	x29, x30, [sp, #-64]!
  4023ac:	stp	x24, x23, [sp, #16]
  4023b0:	stp	x22, x21, [sp, #32]
  4023b4:	stp	x20, x19, [sp, #48]
  4023b8:	mov	x29, sp
  4023bc:	mov	x19, x0
  4023c0:	mov	x0, xzr
  4023c4:	cbz	x1, 4024a4 <printf@plt+0x7c4>
  4023c8:	mov	w20, w2
  4023cc:	cbz	w2, 4024a4 <printf@plt+0x7c4>
  4023d0:	ldr	x23, [x19, #8]
  4023d4:	mov	x21, x1
  4023d8:	cbz	x23, 402424 <printf@plt+0x744>
  4023dc:	ldr	w8, [x23, #8]
  4023e0:	add	w24, w20, #0x1
  4023e4:	add	w8, w24, w8
  4023e8:	cmp	w8, #0x101
  4023ec:	b.cc	402458 <printf@plt+0x778>  // b.lo, b.ul, b.last
  4023f0:	mov	w0, #0x18                  	// #24
  4023f4:	bl	418034 <_Znwm@@Base>
  4023f8:	cmp	w24, #0x100
  4023fc:	mov	w8, #0x100                 	// #256
  402400:	mov	x22, x0
  402404:	str	wzr, [x0, #8]
  402408:	str	xzr, [x0, #16]
  40240c:	csel	w0, w24, w8, gt
  402410:	bl	401890 <_Znam@plt>
  402414:	str	x0, [x22]
  402418:	str	x22, [x23, #16]
  40241c:	str	x22, [x19, #8]
  402420:	b	402454 <printf@plt+0x774>
  402424:	mov	w0, #0x18                  	// #24
  402428:	bl	418034 <_Znwm@@Base>
  40242c:	add	w8, w20, #0x1
  402430:	cmp	w8, #0x100
  402434:	mov	w8, #0x100                 	// #256
  402438:	mov	x22, x0
  40243c:	str	wzr, [x0, #8]
  402440:	str	xzr, [x0, #16]
  402444:	csinc	w0, w8, w20, le
  402448:	bl	401890 <_Znam@plt>
  40244c:	str	x0, [x22]
  402450:	stp	x22, x22, [x19]
  402454:	mov	x23, x22
  402458:	ldr	w8, [x23, #8]
  40245c:	mov	w9, w8
  402460:	ldrb	w10, [x21], #1
  402464:	ldr	x11, [x23]
  402468:	subs	w20, w20, #0x1
  40246c:	strb	w10, [x11, w9, sxtw]
  402470:	ldr	x23, [x19, #8]
  402474:	ldrsw	x9, [x23, #8]
  402478:	add	x9, x9, #0x1
  40247c:	str	w9, [x23, #8]
  402480:	b.ne	402460 <printf@plt+0x780>  // b.any
  402484:	ldr	x10, [x23]
  402488:	strb	wzr, [x10, x9]
  40248c:	ldr	x9, [x19, #8]
  402490:	ldr	w10, [x9, #8]
  402494:	ldr	x11, [x9]
  402498:	add	w10, w10, #0x1
  40249c:	add	x0, x11, x8
  4024a0:	str	w10, [x9, #8]
  4024a4:	ldp	x20, x19, [sp, #48]
  4024a8:	ldp	x22, x21, [sp, #32]
  4024ac:	ldp	x24, x23, [sp, #16]
  4024b0:	ldp	x29, x30, [sp], #64
  4024b4:	ret
  4024b8:	b	4024bc <printf@plt+0x7dc>
  4024bc:	mov	x19, x0
  4024c0:	mov	x0, x22
  4024c4:	bl	4180d8 <_ZdlPv@@Base>
  4024c8:	mov	x0, x19
  4024cc:	bl	401c50 <_Unwind_Resume@plt>
  4024d0:	ldr	x8, [x1]
  4024d4:	ldr	w2, [x1, #8]
  4024d8:	mov	x1, x8
  4024dc:	b	4023a8 <printf@plt+0x6c8>
  4024e0:	ldrb	w9, [sp, #24]
  4024e4:	ldrb	w10, [sp, #16]
  4024e8:	ldrb	w11, [sp, #8]
  4024ec:	ldrb	w12, [sp]
  4024f0:	ldr	w8, [sp, #32]
  4024f4:	ldp	q0, q1, [x1]
  4024f8:	ldp	q2, q3, [x1, #32]
  4024fc:	and	w12, w12, #0x1
  402500:	and	w11, w11, #0x1
  402504:	and	w10, w10, #0x1
  402508:	and	w9, w9, #0x1
  40250c:	str	x2, [x0, #64]
  402510:	stp	w3, w4, [x0, #72]
  402514:	stp	w5, w6, [x0, #80]
  402518:	stp	q2, q3, [x0, #32]
  40251c:	stp	q0, q1, [x0]
  402520:	stp	w7, w12, [x0, #88]
  402524:	stp	w11, w10, [x0, #96]
  402528:	stp	w9, w8, [x0, #104]
  40252c:	str	xzr, [x0, #112]
  402530:	ret
  402534:	str	xzr, [x0]
  402538:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  40253c:	ldr	x8, [x8, #4056]
  402540:	mov	x9, #0xffffffffffffffff    	// #-1
  402544:	str	wzr, [x0, #24]
  402548:	str	wzr, [x0, #72]
  40254c:	stur	x9, [x0, #76]
  402550:	stur	x9, [x0, #84]
  402554:	str	wzr, [x0, #92]
  402558:	stur	xzr, [x0, #108]
  40255c:	stur	xzr, [x0, #100]
  402560:	stp	x8, xzr, [x0, #56]
  402564:	str	wzr, [x0, #116]
  402568:	ret
  40256c:	stp	x29, x30, [sp, #-32]!
  402570:	stp	x20, x19, [sp, #16]
  402574:	ldr	x20, [x0, #112]
  402578:	mov	x19, x0
  40257c:	mov	x29, sp
  402580:	cbz	x20, 402594 <printf@plt+0x8b4>
  402584:	mov	x0, x20
  402588:	bl	40ca8c <printf@plt+0xadac>
  40258c:	mov	x0, x20
  402590:	bl	4180d8 <_ZdlPv@@Base>
  402594:	add	x0, x19, #0x18
  402598:	ldp	x20, x19, [sp, #16]
  40259c:	ldp	x29, x30, [sp], #32
  4025a0:	b	412048 <printf@plt+0x10368>
  4025a4:	stp	x29, x30, [sp, #-96]!
  4025a8:	str	x27, [sp, #16]
  4025ac:	stp	x26, x25, [sp, #32]
  4025b0:	stp	x24, x23, [sp, #48]
  4025b4:	stp	x22, x21, [sp, #64]
  4025b8:	stp	x20, x19, [sp, #80]
  4025bc:	mov	x29, sp
  4025c0:	mov	x26, x0
  4025c4:	mov	w0, #0x78                  	// #120
  4025c8:	mov	w19, w7
  4025cc:	mov	w20, w6
  4025d0:	mov	w21, w5
  4025d4:	mov	w22, w4
  4025d8:	mov	w23, w3
  4025dc:	mov	x24, x2
  4025e0:	mov	x25, x1
  4025e4:	bl	418034 <_Znwm@@Base>
  4025e8:	ldp	q0, q1, [x25, #32]
  4025ec:	ldp	q3, q2, [x25]
  4025f0:	mov	x27, x0
  4025f4:	str	x24, [x0, #64]
  4025f8:	stp	w23, w22, [x0, #72]
  4025fc:	stp	w21, w20, [x0, #80]
  402600:	str	w19, [x0, #88]
  402604:	stur	xzr, [x0, #92]
  402608:	stur	xzr, [x0, #108]
  40260c:	stur	xzr, [x0, #100]
  402610:	stp	q0, q1, [x0, #32]
  402614:	stp	q3, q2, [x0]
  402618:	str	wzr, [x0, #116]
  40261c:	mov	w2, #0x78                  	// #120
  402620:	mov	x0, x26
  402624:	mov	x1, x27
  402628:	bl	4018b0 <memcpy@plt>
  40262c:	mov	x0, x27
  402630:	bl	40256c <printf@plt+0x88c>
  402634:	mov	x0, x27
  402638:	ldp	x20, x19, [sp, #80]
  40263c:	ldp	x22, x21, [sp, #64]
  402640:	ldp	x24, x23, [sp, #48]
  402644:	ldp	x26, x25, [sp, #32]
  402648:	ldr	x27, [sp, #16]
  40264c:	ldp	x29, x30, [sp], #96
  402650:	b	4180d8 <_ZdlPv@@Base>
  402654:	stp	x29, x30, [sp, #-96]!
  402658:	str	x27, [sp, #16]
  40265c:	stp	x26, x25, [sp, #32]
  402660:	stp	x24, x23, [sp, #48]
  402664:	stp	x22, x21, [sp, #64]
  402668:	stp	x20, x19, [sp, #80]
  40266c:	mov	x29, sp
  402670:	mov	x26, x0
  402674:	mov	w0, #0x78                  	// #120
  402678:	mov	w19, w7
  40267c:	mov	w20, w6
  402680:	mov	w21, w5
  402684:	mov	w22, w4
  402688:	mov	w23, w3
  40268c:	mov	x24, x2
  402690:	mov	x25, x1
  402694:	bl	418034 <_Znwm@@Base>
  402698:	ldp	q0, q1, [x25, #32]
  40269c:	ldp	q3, q2, [x25]
  4026a0:	mov	x27, x0
  4026a4:	mov	w8, #0x1                   	// #1
  4026a8:	str	x24, [x0, #64]
  4026ac:	stp	w23, w22, [x0, #72]
  4026b0:	stp	w21, w20, [x0, #80]
  4026b4:	stp	w19, wzr, [x0, #88]
  4026b8:	stp	wzr, w8, [x0, #96]
  4026bc:	stp	q0, q1, [x0, #32]
  4026c0:	stp	q3, q2, [x0]
  4026c4:	stp	xzr, xzr, [x0, #104]
  4026c8:	mov	w2, #0x78                  	// #120
  4026cc:	mov	x0, x26
  4026d0:	mov	x1, x27
  4026d4:	bl	4018b0 <memcpy@plt>
  4026d8:	mov	x0, x27
  4026dc:	bl	40256c <printf@plt+0x88c>
  4026e0:	mov	x0, x27
  4026e4:	ldp	x20, x19, [sp, #80]
  4026e8:	ldp	x22, x21, [sp, #64]
  4026ec:	ldp	x24, x23, [sp, #48]
  4026f0:	ldp	x26, x25, [sp, #32]
  4026f4:	ldr	x27, [sp, #16]
  4026f8:	ldp	x29, x30, [sp], #96
  4026fc:	b	4180d8 <_ZdlPv@@Base>
  402700:	stp	x29, x30, [sp, #-80]!
  402704:	stp	x26, x25, [sp, #16]
  402708:	stp	x24, x23, [sp, #32]
  40270c:	stp	x22, x21, [sp, #48]
  402710:	stp	x20, x19, [sp, #64]
  402714:	mov	x29, sp
  402718:	mov	x25, x0
  40271c:	mov	w0, #0x78                  	// #120
  402720:	mov	w19, w6
  402724:	mov	w20, w5
  402728:	mov	w21, w4
  40272c:	mov	w22, w3
  402730:	mov	w23, w2
  402734:	mov	x24, x1
  402738:	bl	418034 <_Znwm@@Base>
  40273c:	adrp	x9, 419000 <_ZdlPvm@@Base+0xf1c>
  402740:	ldp	q0, q1, [x24, #32]
  402744:	ldp	q3, q2, [x24]
  402748:	ldr	d4, [x9, #3752]
  40274c:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402750:	mov	x26, x0
  402754:	add	x8, x8, #0xa1e
  402758:	stp	wzr, w23, [x0, #72]
  40275c:	stp	w22, w21, [x0, #80]
  402760:	stp	wzr, wzr, [x0, #92]
  402764:	str	w20, [x0, #88]
  402768:	str	w19, [x0, #108]
  40276c:	str	x8, [x0, #64]
  402770:	stp	q0, q1, [x0, #32]
  402774:	stp	q3, q2, [x0]
  402778:	stur	d4, [x0, #100]
  40277c:	str	xzr, [x0, #112]
  402780:	mov	w2, #0x78                  	// #120
  402784:	mov	x0, x25
  402788:	mov	x1, x26
  40278c:	bl	4018b0 <memcpy@plt>
  402790:	mov	x0, x26
  402794:	bl	40256c <printf@plt+0x88c>
  402798:	mov	x0, x26
  40279c:	ldp	x20, x19, [sp, #64]
  4027a0:	ldp	x22, x21, [sp, #48]
  4027a4:	ldp	x24, x23, [sp, #32]
  4027a8:	ldp	x26, x25, [sp, #16]
  4027ac:	ldp	x29, x30, [sp], #80
  4027b0:	b	4180d8 <_ZdlPv@@Base>
  4027b4:	stp	x29, x30, [sp, #-96]!
  4027b8:	str	x27, [sp, #16]
  4027bc:	stp	x26, x25, [sp, #32]
  4027c0:	stp	x24, x23, [sp, #48]
  4027c4:	stp	x22, x21, [sp, #64]
  4027c8:	stp	x20, x19, [sp, #80]
  4027cc:	mov	x29, sp
  4027d0:	mov	x26, x0
  4027d4:	mov	w0, #0x78                  	// #120
  4027d8:	mov	w19, w7
  4027dc:	mov	w20, w6
  4027e0:	mov	w21, w5
  4027e4:	mov	w22, w4
  4027e8:	mov	w23, w3
  4027ec:	mov	x24, x2
  4027f0:	mov	x25, x1
  4027f4:	bl	418034 <_Znwm@@Base>
  4027f8:	ldp	q0, q1, [x25, #32]
  4027fc:	ldp	q3, q2, [x25]
  402800:	mov	x27, x0
  402804:	movi	v4.2s, #0x1
  402808:	stur	d4, [x0, #92]
  40280c:	str	x24, [x0, #64]
  402810:	stp	w23, w22, [x0, #72]
  402814:	stp	w21, w20, [x0, #80]
  402818:	str	w19, [x0, #88]
  40281c:	stur	xzr, [x0, #108]
  402820:	stur	xzr, [x0, #100]
  402824:	stp	q0, q1, [x0, #32]
  402828:	stp	q3, q2, [x0]
  40282c:	str	wzr, [x0, #116]
  402830:	mov	w2, #0x78                  	// #120
  402834:	mov	x0, x26
  402838:	mov	x1, x27
  40283c:	bl	4018b0 <memcpy@plt>
  402840:	mov	x0, x27
  402844:	bl	40256c <printf@plt+0x88c>
  402848:	mov	x0, x27
  40284c:	ldp	x20, x19, [sp, #80]
  402850:	ldp	x22, x21, [sp, #64]
  402854:	ldp	x24, x23, [sp, #48]
  402858:	ldp	x26, x25, [sp, #32]
  40285c:	ldr	x27, [sp, #16]
  402860:	ldp	x29, x30, [sp], #96
  402864:	b	4180d8 <_ZdlPv@@Base>
  402868:	stp	x29, x30, [sp, #-96]!
  40286c:	str	x27, [sp, #16]
  402870:	stp	x26, x25, [sp, #32]
  402874:	stp	x24, x23, [sp, #48]
  402878:	stp	x22, x21, [sp, #64]
  40287c:	stp	x20, x19, [sp, #80]
  402880:	mov	x29, sp
  402884:	mov	x26, x0
  402888:	mov	w0, #0x78                  	// #120
  40288c:	mov	w19, w7
  402890:	mov	w20, w6
  402894:	mov	w21, w5
  402898:	mov	w22, w4
  40289c:	mov	w23, w3
  4028a0:	mov	x24, x2
  4028a4:	mov	x25, x1
  4028a8:	bl	418034 <_Znwm@@Base>
  4028ac:	ldp	q0, q1, [x25, #32]
  4028b0:	ldp	q3, q2, [x25]
  4028b4:	mov	x27, x0
  4028b8:	mov	w8, #0x1                   	// #1
  4028bc:	str	x24, [x0, #64]
  4028c0:	stp	w23, w22, [x0, #72]
  4028c4:	stp	w21, w20, [x0, #80]
  4028c8:	stp	xzr, xzr, [x0, #104]
  4028cc:	stp	w19, w8, [x0, #88]
  4028d0:	stp	q0, q1, [x0, #32]
  4028d4:	stp	q3, q2, [x0]
  4028d8:	str	xzr, [x0, #96]
  4028dc:	mov	w2, #0x78                  	// #120
  4028e0:	mov	x0, x26
  4028e4:	mov	x1, x27
  4028e8:	bl	4018b0 <memcpy@plt>
  4028ec:	mov	x0, x27
  4028f0:	bl	40256c <printf@plt+0x88c>
  4028f4:	mov	x0, x27
  4028f8:	ldp	x20, x19, [sp, #80]
  4028fc:	ldp	x22, x21, [sp, #64]
  402900:	ldp	x24, x23, [sp, #48]
  402904:	ldp	x26, x25, [sp, #32]
  402908:	ldr	x27, [sp, #16]
  40290c:	ldp	x29, x30, [sp], #96
  402910:	b	4180d8 <_ZdlPv@@Base>
  402914:	ldr	w0, [x0, #104]
  402918:	ret
  40291c:	ldr	w0, [x0, #92]
  402920:	ret
  402924:	stp	x29, x30, [sp, #-16]!
  402928:	ldr	w8, [x0, #92]
  40292c:	mov	x29, sp
  402930:	cbz	w8, 402950 <printf@plt+0xc70>
  402934:	ldr	x0, [x0, #64]
  402938:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40293c:	add	x1, x1, #0x3b8
  402940:	bl	401ba0 <strcmp@plt>
  402944:	cmp	w0, #0x0
  402948:	cset	w0, eq  // eq = none
  40294c:	b	402954 <printf@plt+0xc74>
  402950:	mov	w0, wzr
  402954:	ldp	x29, x30, [sp], #16
  402958:	ret
  40295c:	stp	x29, x30, [sp, #-16]!
  402960:	ldr	w8, [x0, #92]
  402964:	mov	x29, sp
  402968:	cbz	w8, 402988 <printf@plt+0xca8>
  40296c:	ldr	x0, [x0, #64]
  402970:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402974:	add	x1, x1, #0x3c4
  402978:	bl	401ba0 <strcmp@plt>
  40297c:	cmp	w0, #0x0
  402980:	cset	w0, eq  // eq = none
  402984:	b	40298c <printf@plt+0xcac>
  402988:	mov	w0, wzr
  40298c:	ldp	x29, x30, [sp], #16
  402990:	ret
  402994:	stp	x29, x30, [sp, #-16]!
  402998:	ldr	w8, [x0, #92]
  40299c:	mov	x29, sp
  4029a0:	cbz	w8, 4029c0 <printf@plt+0xce0>
  4029a4:	ldr	x0, [x0, #64]
  4029a8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4029ac:	add	x1, x1, #0x3d2
  4029b0:	bl	401ba0 <strcmp@plt>
  4029b4:	cmp	w0, #0x0
  4029b8:	cset	w0, eq  // eq = none
  4029bc:	b	4029c4 <printf@plt+0xce4>
  4029c0:	mov	w0, wzr
  4029c4:	ldp	x29, x30, [sp], #16
  4029c8:	ret
  4029cc:	stp	x29, x30, [sp, #-16]!
  4029d0:	ldr	w8, [x0, #92]
  4029d4:	mov	x29, sp
  4029d8:	cbz	w8, 4029f8 <printf@plt+0xd18>
  4029dc:	ldr	x0, [x0, #64]
  4029e0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4029e4:	add	x1, x1, #0x3dd
  4029e8:	bl	401ba0 <strcmp@plt>
  4029ec:	cmp	w0, #0x0
  4029f0:	cset	w0, eq  // eq = none
  4029f4:	b	4029fc <printf@plt+0xd1c>
  4029f8:	mov	w0, wzr
  4029fc:	ldp	x29, x30, [sp], #16
  402a00:	ret
  402a04:	stp	x29, x30, [sp, #-32]!
  402a08:	ldr	w8, [x0, #92]
  402a0c:	str	x19, [sp, #16]
  402a10:	mov	x29, sp
  402a14:	cbz	w8, 402a34 <printf@plt+0xd54>
  402a18:	mov	x19, x0
  402a1c:	ldr	x0, [x0, #64]
  402a20:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402a24:	add	x1, x1, #0x3eb
  402a28:	mov	w2, #0xa                   	// #10
  402a2c:	bl	401aa0 <strncmp@plt>
  402a30:	cbz	w0, 402a3c <printf@plt+0xd5c>
  402a34:	mov	w0, wzr
  402a38:	b	402a4c <printf@plt+0xd6c>
  402a3c:	mov	x0, x19
  402a40:	bl	402a58 <printf@plt+0xd78>
  402a44:	cmp	w0, #0x0
  402a48:	cset	w0, eq  // eq = none
  402a4c:	ldr	x19, [sp, #16]
  402a50:	ldp	x29, x30, [sp], #32
  402a54:	ret
  402a58:	stp	x29, x30, [sp, #-32]!
  402a5c:	stp	x20, x19, [sp, #16]
  402a60:	ldr	x19, [x0, #64]
  402a64:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402a68:	add	x0, x0, #0x4a2
  402a6c:	mov	w2, #0x7                   	// #7
  402a70:	mov	x1, x19
  402a74:	mov	x29, sp
  402a78:	bl	401aa0 <strncmp@plt>
  402a7c:	cbz	w0, 402a90 <printf@plt+0xdb0>
  402a80:	ldp	x20, x19, [sp, #16]
  402a84:	mov	w0, #0xffffffff            	// #-1
  402a88:	ldp	x29, x30, [sp], #32
  402a8c:	ret
  402a90:	ldrb	w20, [x19]
  402a94:	cbz	w20, 402a80 <printf@plt+0xda0>
  402a98:	and	w0, w20, #0xff
  402a9c:	bl	401960 <isspace@plt>
  402aa0:	cbnz	w0, 402ab8 <printf@plt+0xdd8>
  402aa4:	ldrb	w20, [x19, #1]!
  402aa8:	cbnz	w20, 402a98 <printf@plt+0xdb8>
  402aac:	b	402a80 <printf@plt+0xda0>
  402ab0:	ldrb	w20, [x19, #1]!
  402ab4:	cbz	w20, 402a80 <printf@plt+0xda0>
  402ab8:	and	w0, w20, #0xff
  402abc:	bl	401960 <isspace@plt>
  402ac0:	cbnz	w0, 402ab0 <printf@plt+0xdd0>
  402ac4:	mov	x0, x19
  402ac8:	ldp	x20, x19, [sp, #16]
  402acc:	ldp	x29, x30, [sp], #32
  402ad0:	b	401a40 <atoi@plt>
  402ad4:	stp	x29, x30, [sp, #-32]!
  402ad8:	ldr	w8, [x0, #92]
  402adc:	str	x19, [sp, #16]
  402ae0:	mov	x29, sp
  402ae4:	cbz	w8, 402b04 <printf@plt+0xe24>
  402ae8:	mov	x19, x0
  402aec:	ldr	x0, [x0, #64]
  402af0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402af4:	add	x1, x1, #0x3eb
  402af8:	mov	w2, #0xa                   	// #10
  402afc:	bl	401aa0 <strncmp@plt>
  402b00:	cbz	w0, 402b0c <printf@plt+0xe2c>
  402b04:	mov	w0, wzr
  402b08:	b	402b1c <printf@plt+0xe3c>
  402b0c:	mov	x0, x19
  402b10:	bl	402a58 <printf@plt+0xd78>
  402b14:	cmp	w0, #0x1
  402b18:	cset	w0, eq  // eq = none
  402b1c:	ldr	x19, [sp, #16]
  402b20:	ldp	x29, x30, [sp], #32
  402b24:	ret
  402b28:	stp	x29, x30, [sp, #-16]!
  402b2c:	ldr	w8, [x0, #92]
  402b30:	mov	x29, sp
  402b34:	cbz	w8, 402b54 <printf@plt+0xe74>
  402b38:	ldr	x0, [x0, #64]
  402b3c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402b40:	add	x1, x1, #0x3f6
  402b44:	bl	401ba0 <strcmp@plt>
  402b48:	cmp	w0, #0x0
  402b4c:	cset	w0, eq  // eq = none
  402b50:	b	402b58 <printf@plt+0xe78>
  402b54:	mov	w0, wzr
  402b58:	ldp	x29, x30, [sp], #16
  402b5c:	ret
  402b60:	stp	x29, x30, [sp, #-16]!
  402b64:	ldr	w8, [x0, #92]
  402b68:	mov	x29, sp
  402b6c:	cbz	w8, 402b90 <printf@plt+0xeb0>
  402b70:	ldr	x0, [x0, #64]
  402b74:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402b78:	add	x1, x1, #0x403
  402b7c:	mov	w2, #0xa                   	// #10
  402b80:	bl	401aa0 <strncmp@plt>
  402b84:	cmp	w0, #0x0
  402b88:	cset	w0, eq  // eq = none
  402b8c:	b	402b94 <printf@plt+0xeb4>
  402b90:	mov	w0, wzr
  402b94:	ldp	x29, x30, [sp], #16
  402b98:	ret
  402b9c:	stp	x29, x30, [sp, #-16]!
  402ba0:	ldr	w8, [x0, #92]
  402ba4:	mov	x29, sp
  402ba8:	cbz	w8, 402bcc <printf@plt+0xeec>
  402bac:	ldr	x0, [x0, #64]
  402bb0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402bb4:	add	x1, x1, #0x40e
  402bb8:	mov	w2, #0xb                   	// #11
  402bbc:	bl	401aa0 <strncmp@plt>
  402bc0:	cmp	w0, #0x0
  402bc4:	cset	w0, eq  // eq = none
  402bc8:	b	402bd0 <printf@plt+0xef0>
  402bcc:	mov	w0, wzr
  402bd0:	ldp	x29, x30, [sp], #16
  402bd4:	ret
  402bd8:	stp	x29, x30, [sp, #-16]!
  402bdc:	ldr	w8, [x0, #92]
  402be0:	mov	x29, sp
  402be4:	cbz	w8, 402c08 <printf@plt+0xf28>
  402be8:	ldr	x0, [x0, #64]
  402bec:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402bf0:	add	x1, x1, #0x41a
  402bf4:	mov	w2, #0xb                   	// #11
  402bf8:	bl	401aa0 <strncmp@plt>
  402bfc:	cmp	w0, #0x0
  402c00:	cset	w0, eq  // eq = none
  402c04:	b	402c0c <printf@plt+0xf2c>
  402c08:	mov	w0, wzr
  402c0c:	ldp	x29, x30, [sp], #16
  402c10:	ret
  402c14:	stp	x29, x30, [sp, #-16]!
  402c18:	ldr	w8, [x0, #92]
  402c1c:	mov	x29, sp
  402c20:	cbz	w8, 402c44 <printf@plt+0xf64>
  402c24:	ldr	x0, [x0, #64]
  402c28:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402c2c:	add	x1, x1, #0x426
  402c30:	mov	w2, #0xb                   	// #11
  402c34:	bl	401aa0 <strncmp@plt>
  402c38:	cmp	w0, #0x0
  402c3c:	cset	w0, eq  // eq = none
  402c40:	b	402c48 <printf@plt+0xf68>
  402c44:	mov	w0, wzr
  402c48:	ldp	x29, x30, [sp], #16
  402c4c:	ret
  402c50:	stp	x29, x30, [sp, #-16]!
  402c54:	ldr	w8, [x0, #92]
  402c58:	mov	x29, sp
  402c5c:	cbz	w8, 402c80 <printf@plt+0xfa0>
  402c60:	ldr	x0, [x0, #64]
  402c64:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402c68:	add	x1, x1, #0x432
  402c6c:	mov	w2, #0xb                   	// #11
  402c70:	bl	401aa0 <strncmp@plt>
  402c74:	cmp	w0, #0x0
  402c78:	cset	w0, eq  // eq = none
  402c7c:	b	402c84 <printf@plt+0xfa4>
  402c80:	mov	w0, wzr
  402c84:	ldp	x29, x30, [sp], #16
  402c88:	ret
  402c8c:	stp	x29, x30, [sp, #-16]!
  402c90:	ldr	w8, [x0, #92]
  402c94:	mov	x29, sp
  402c98:	cbz	w8, 402cbc <printf@plt+0xfdc>
  402c9c:	ldr	x0, [x0, #64]
  402ca0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402ca4:	add	x1, x1, #0x43e
  402ca8:	mov	w2, #0xb                   	// #11
  402cac:	bl	401aa0 <strncmp@plt>
  402cb0:	cmp	w0, #0x0
  402cb4:	cset	w0, eq  // eq = none
  402cb8:	b	402cc0 <printf@plt+0xfe0>
  402cbc:	mov	w0, wzr
  402cc0:	ldp	x29, x30, [sp], #16
  402cc4:	ret
  402cc8:	stp	x29, x30, [sp, #-16]!
  402ccc:	ldr	w8, [x0, #92]
  402cd0:	mov	x29, sp
  402cd4:	cbz	w8, 402cf4 <printf@plt+0x1014>
  402cd8:	ldr	x0, [x0, #64]
  402cdc:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402ce0:	add	x1, x1, #0x44a
  402ce4:	bl	401ba0 <strcmp@plt>
  402ce8:	cmp	w0, #0x0
  402cec:	cset	w0, eq  // eq = none
  402cf0:	b	402cf8 <printf@plt+0x1018>
  402cf4:	mov	w0, wzr
  402cf8:	ldp	x29, x30, [sp], #16
  402cfc:	ret
  402d00:	stp	x29, x30, [sp, #-16]!
  402d04:	ldr	w8, [x0, #92]
  402d08:	mov	x29, sp
  402d0c:	cbz	w8, 402d2c <printf@plt+0x104c>
  402d10:	ldr	x0, [x0, #64]
  402d14:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402d18:	add	x1, x1, #0x459
  402d1c:	bl	401ba0 <strcmp@plt>
  402d20:	cmp	w0, #0x0
  402d24:	cset	w0, eq  // eq = none
  402d28:	b	402d30 <printf@plt+0x1050>
  402d2c:	mov	w0, wzr
  402d30:	ldp	x29, x30, [sp], #16
  402d34:	ret
  402d38:	stp	x29, x30, [sp, #-16]!
  402d3c:	ldr	w8, [x0, #92]
  402d40:	mov	x29, sp
  402d44:	cbz	w8, 402d68 <printf@plt+0x1088>
  402d48:	ldr	x0, [x0, #64]
  402d4c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402d50:	add	x1, x1, #0x468
  402d54:	mov	w2, #0xb                   	// #11
  402d58:	bl	401aa0 <strncmp@plt>
  402d5c:	cmp	w0, #0x0
  402d60:	cset	w0, eq  // eq = none
  402d64:	b	402d6c <printf@plt+0x108c>
  402d68:	mov	w0, wzr
  402d6c:	ldp	x29, x30, [sp], #16
  402d70:	ret
  402d74:	stp	x29, x30, [sp, #-16]!
  402d78:	ldr	w8, [x0, #92]
  402d7c:	mov	x29, sp
  402d80:	cbz	w8, 402da4 <printf@plt+0x10c4>
  402d84:	ldr	x0, [x0, #64]
  402d88:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402d8c:	add	x1, x1, #0x474
  402d90:	mov	w2, #0xb                   	// #11
  402d94:	bl	401aa0 <strncmp@plt>
  402d98:	cmp	w0, #0x0
  402d9c:	cset	w0, eq  // eq = none
  402da0:	b	402da8 <printf@plt+0x10c8>
  402da4:	mov	w0, wzr
  402da8:	ldp	x29, x30, [sp], #16
  402dac:	ret
  402db0:	stp	x29, x30, [sp, #-16]!
  402db4:	ldr	w8, [x0, #92]
  402db8:	mov	x29, sp
  402dbc:	cbz	w8, 402de0 <printf@plt+0x1100>
  402dc0:	ldr	x0, [x0, #64]
  402dc4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402dc8:	add	x1, x1, #0x480
  402dcc:	mov	w2, #0xb                   	// #11
  402dd0:	bl	401aa0 <strncmp@plt>
  402dd4:	cmp	w0, #0x0
  402dd8:	cset	w0, eq  // eq = none
  402ddc:	b	402de4 <printf@plt+0x1104>
  402de0:	mov	w0, wzr
  402de4:	ldp	x29, x30, [sp], #16
  402de8:	ret
  402dec:	ldr	w0, [x0, #96]
  402df0:	ret
  402df4:	stp	x29, x30, [sp, #-32]!
  402df8:	ldr	w8, [x0, #92]
  402dfc:	str	x19, [sp, #16]
  402e00:	mov	x29, sp
  402e04:	cbz	w8, 402e40 <printf@plt+0x1160>
  402e08:	ldr	x19, [x0, #64]
  402e0c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402e10:	add	x0, x0, #0x48c
  402e14:	mov	x1, x19
  402e18:	bl	401ba0 <strcmp@plt>
  402e1c:	cbz	w0, 402e48 <printf@plt+0x1168>
  402e20:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402e24:	add	x0, x0, #0x497
  402e28:	mov	w2, #0xa                   	// #10
  402e2c:	mov	x1, x19
  402e30:	bl	401aa0 <strncmp@plt>
  402e34:	cmp	w0, #0x0
  402e38:	cset	w0, eq  // eq = none
  402e3c:	b	402e4c <printf@plt+0x116c>
  402e40:	mov	w0, wzr
  402e44:	b	402e4c <printf@plt+0x116c>
  402e48:	mov	w0, #0x1                   	// #1
  402e4c:	ldr	x19, [sp, #16]
  402e50:	ldp	x29, x30, [sp], #32
  402e54:	ret
  402e58:	stp	x29, x30, [sp, #-48]!
  402e5c:	stp	x20, x19, [sp, #32]
  402e60:	ldr	x19, [x0, #64]
  402e64:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  402e68:	mov	x20, x1
  402e6c:	add	x0, x0, #0x4a2
  402e70:	mov	w2, #0x7                   	// #7
  402e74:	mov	x1, x19
  402e78:	str	x21, [sp, #16]
  402e7c:	mov	x29, sp
  402e80:	bl	401aa0 <strncmp@plt>
  402e84:	cbz	w0, 402e9c <printf@plt+0x11bc>
  402e88:	ldp	x20, x19, [sp, #32]
  402e8c:	ldr	x21, [sp, #16]
  402e90:	mov	w0, #0xffffffff            	// #-1
  402e94:	ldp	x29, x30, [sp], #48
  402e98:	ret
  402e9c:	ldrb	w21, [x19]
  402ea0:	cbz	w21, 402ed0 <printf@plt+0x11f0>
  402ea4:	and	w0, w21, #0xff
  402ea8:	bl	401960 <isspace@plt>
  402eac:	cbnz	w0, 402ec4 <printf@plt+0x11e4>
  402eb0:	ldrb	w21, [x19, #1]!
  402eb4:	cbnz	w21, 402ea4 <printf@plt+0x11c4>
  402eb8:	b	402ed0 <printf@plt+0x11f0>
  402ebc:	ldrb	w21, [x19, #1]!
  402ec0:	cbz	w21, 402ed0 <printf@plt+0x11f0>
  402ec4:	and	w0, w21, #0xff
  402ec8:	bl	401960 <isspace@plt>
  402ecc:	cbnz	w0, 402ebc <printf@plt+0x11dc>
  402ed0:	strb	w21, [x20]
  402ed4:	ldrb	w20, [x19]
  402ed8:	cbz	w20, 402e88 <printf@plt+0x11a8>
  402edc:	and	w0, w20, #0xff
  402ee0:	bl	401960 <isspace@plt>
  402ee4:	cbnz	w0, 402efc <printf@plt+0x121c>
  402ee8:	ldrb	w20, [x19, #1]!
  402eec:	cbnz	w20, 402edc <printf@plt+0x11fc>
  402ef0:	b	402e88 <printf@plt+0x11a8>
  402ef4:	ldrb	w20, [x19, #1]!
  402ef8:	cbz	w20, 402e88 <printf@plt+0x11a8>
  402efc:	and	w0, w20, #0xff
  402f00:	bl	401960 <isspace@plt>
  402f04:	cbnz	w0, 402ef4 <printf@plt+0x1214>
  402f08:	mov	x0, x19
  402f0c:	ldp	x20, x19, [sp, #32]
  402f10:	ldr	x21, [sp, #16]
  402f14:	ldp	x29, x30, [sp], #48
  402f18:	b	401a40 <atoi@plt>
  402f1c:	stp	x29, x30, [sp, #-48]!
  402f20:	stp	x20, x19, [sp, #32]
  402f24:	str	x21, [sp, #16]
  402f28:	ldr	x21, [x0, #112]
  402f2c:	mov	x19, x0
  402f30:	mov	x20, x1
  402f34:	mov	x29, sp
  402f38:	cbz	x21, 402f4c <printf@plt+0x126c>
  402f3c:	mov	x0, x21
  402f40:	bl	40ca8c <printf@plt+0xadac>
  402f44:	mov	x0, x21
  402f48:	bl	4180d8 <_ZdlPv@@Base>
  402f4c:	str	x20, [x19, #112]
  402f50:	ldp	x20, x19, [sp, #32]
  402f54:	ldr	x21, [sp, #16]
  402f58:	ldp	x29, x30, [sp], #48
  402f5c:	ret
  402f60:	ldr	x0, [x0, #112]
  402f64:	ret
  402f68:	mov	x8, #0xffffffffffffffff    	// #-1
  402f6c:	stp	xzr, xzr, [x0]
  402f70:	str	wzr, [x0, #24]
  402f74:	str	xzr, [x0, #16]
  402f78:	stur	x8, [x0, #28]
  402f7c:	stur	x8, [x0, #36]
  402f80:	ret
  402f84:	stp	xzr, xzr, [x0]
  402f88:	str	x1, [x0, #16]
  402f8c:	stp	w2, w3, [x0, #24]
  402f90:	stp	w4, w5, [x0, #32]
  402f94:	str	w6, [x0, #40]
  402f98:	ret
  402f9c:	stp	x29, x30, [sp, #-32]!
  402fa0:	str	x19, [sp, #16]
  402fa4:	ldr	x19, [x0, #16]
  402fa8:	mov	x29, sp
  402fac:	cbz	x19, 402fc8 <printf@plt+0x12e8>
  402fb0:	mov	x0, x19
  402fb4:	bl	40256c <printf@plt+0x88c>
  402fb8:	mov	x0, x19
  402fbc:	ldr	x19, [sp, #16]
  402fc0:	ldp	x29, x30, [sp], #32
  402fc4:	b	4180d8 <_ZdlPv@@Base>
  402fc8:	ldr	x19, [sp, #16]
  402fcc:	ldp	x29, x30, [sp], #32
  402fd0:	ret
  402fd4:	stp	xzr, xzr, [x0]
  402fd8:	str	xzr, [x0, #16]
  402fdc:	ret
  402fe0:	stp	x29, x30, [sp, #-32]!
  402fe4:	stp	x20, x19, [sp, #16]
  402fe8:	ldr	x20, [x0]
  402fec:	mov	x19, x0
  402ff0:	mov	x29, sp
  402ff4:	cbz	x20, 403024 <printf@plt+0x1344>
  402ff8:	ldr	x8, [x20]
  402ffc:	mov	x0, x20
  403000:	str	x8, [x19]
  403004:	bl	402f9c <printf@plt+0x12bc>
  403008:	mov	x0, x20
  40300c:	bl	4180d8 <_ZdlPv@@Base>
  403010:	ldr	x20, [x19]
  403014:	cbz	x20, 403024 <printf@plt+0x1344>
  403018:	ldr	x8, [x19, #8]
  40301c:	cmp	x20, x8
  403020:	b.ne	402ff4 <printf@plt+0x1314>  // b.any
  403024:	ldp	x20, x19, [sp, #16]
  403028:	ldp	x29, x30, [sp], #32
  40302c:	ret
  403030:	ldr	w8, [x1, #24]
  403034:	ldr	w9, [x2, #24]
  403038:	cmp	w8, w9
  40303c:	b.ge	403048 <printf@plt+0x1368>  // b.tcont
  403040:	mov	w0, #0x1                   	// #1
  403044:	ret
  403048:	b.le	403054 <printf@plt+0x1374>
  40304c:	mov	w0, wzr
  403050:	ret
  403054:	ldr	w8, [x1, #36]
  403058:	ldr	w10, [x2, #28]
  40305c:	ldr	w9, [x2, #36]
  403060:	cmp	w8, w10
  403064:	b.lt	40307c <printf@plt+0x139c>  // b.tstop
  403068:	ldr	w10, [x1, #28]
  40306c:	cmp	w10, w9
  403070:	b.gt	40307c <printf@plt+0x139c>
  403074:	ldr	w8, [x1, #32]
  403078:	ldr	w9, [x2, #32]
  40307c:	cmp	w8, w9
  403080:	cset	w0, lt  // lt = tstop
  403084:	ret
  403088:	stp	x29, x30, [sp, #-80]!
  40308c:	stp	x26, x25, [sp, #16]
  403090:	stp	x24, x23, [sp, #32]
  403094:	stp	x22, x21, [sp, #48]
  403098:	stp	x20, x19, [sp, #64]
  40309c:	mov	x29, sp
  4030a0:	mov	x19, x0
  4030a4:	mov	w0, #0x30                  	// #48
  4030a8:	mov	w21, w6
  4030ac:	mov	w22, w5
  4030b0:	mov	w23, w4
  4030b4:	mov	w24, w3
  4030b8:	mov	w25, w2
  4030bc:	mov	x26, x1
  4030c0:	bl	418034 <_Znwm@@Base>
  4030c4:	stp	xzr, xzr, [x0]
  4030c8:	str	x26, [x0, #16]
  4030cc:	stp	w25, w24, [x0, #24]
  4030d0:	stp	w23, w22, [x0, #32]
  4030d4:	str	w21, [x0, #40]
  4030d8:	ldr	x21, [x19]
  4030dc:	mov	x20, x0
  4030e0:	cbz	x21, 403118 <printf@plt+0x1438>
  4030e4:	ldr	x23, [x19, #8]
  4030e8:	cmp	x23, x21
  4030ec:	b.eq	403110 <printf@plt+0x1430>  // b.none
  4030f0:	mov	x22, x23
  4030f4:	mov	x1, x20
  4030f8:	mov	x2, x22
  4030fc:	bl	403030 <printf@plt+0x1350>
  403100:	cbz	w0, 403128 <printf@plt+0x1448>
  403104:	ldr	x22, [x22, #8]
  403108:	cmp	x22, x21
  40310c:	b.ne	4030f4 <printf@plt+0x1414>  // b.any
  403110:	mov	w24, #0x1                   	// #1
  403114:	b	403130 <printf@plt+0x1450>
  403118:	stp	x20, x20, [x19]
  40311c:	str	x20, [x19, #16]
  403120:	stp	x20, x20, [x20]
  403124:	b	403180 <printf@plt+0x14a0>
  403128:	mov	w24, wzr
  40312c:	mov	x21, x22
  403130:	mov	x1, x20
  403134:	mov	x2, x21
  403138:	bl	403030 <printf@plt+0x1350>
  40313c:	cbz	w0, 403160 <printf@plt+0x1480>
  403140:	str	x21, [x20]
  403144:	ldr	x8, [x21, #8]
  403148:	str	x20, [x8]
  40314c:	str	x8, [x20, #8]
  403150:	str	x20, [x21, #8]
  403154:	cbz	w24, 403180 <printf@plt+0x14a0>
  403158:	str	x20, [x19]
  40315c:	b	403180 <printf@plt+0x14a0>
  403160:	ldr	x8, [x21]
  403164:	cmp	x21, x23
  403168:	stp	x8, x21, [x20]
  40316c:	ldr	x8, [x21]
  403170:	str	x20, [x8, #8]
  403174:	str	x20, [x21]
  403178:	b.ne	403180 <printf@plt+0x14a0>  // b.any
  40317c:	str	x20, [x19, #8]
  403180:	ldp	x20, x19, [sp, #64]
  403184:	ldp	x22, x21, [sp, #48]
  403188:	ldp	x24, x23, [sp, #32]
  40318c:	ldp	x26, x25, [sp, #16]
  403190:	ldp	x29, x30, [sp], #80
  403194:	ret
  403198:	stp	x29, x30, [sp, #-32]!
  40319c:	stp	x20, x19, [sp, #16]
  4031a0:	ldr	x8, [x0, #16]
  4031a4:	mov	x20, x0
  4031a8:	ldr	x19, [x0]
  4031ac:	mov	x29, sp
  4031b0:	ldr	x9, [x8]
  4031b4:	ldr	x10, [x20, #8]!
  4031b8:	cmp	x19, x10
  4031bc:	b.eq	4031dc <printf@plt+0x14fc>  // b.none
  4031c0:	cmp	x19, x8
  4031c4:	b.ne	4031cc <printf@plt+0x14ec>  // b.any
  4031c8:	str	x9, [x0]
  4031cc:	cmp	x10, x8
  4031d0:	b.eq	4031fc <printf@plt+0x151c>  // b.none
  4031d4:	ldr	x10, [x8, #8]
  4031d8:	b	403204 <printf@plt+0x1524>
  4031dc:	str	xzr, [x0]
  4031e0:	cbz	x19, 4031f4 <printf@plt+0x1514>
  4031e4:	mov	x0, x19
  4031e8:	bl	402f9c <printf@plt+0x12bc>
  4031ec:	mov	x0, x19
  4031f0:	bl	4180d8 <_ZdlPv@@Base>
  4031f4:	stp	xzr, xzr, [x20]
  4031f8:	b	403214 <printf@plt+0x1534>
  4031fc:	ldr	x10, [x8, #8]
  403200:	str	x10, [x20]
  403204:	str	x9, [x10]
  403208:	ldr	x8, [x8]
  40320c:	str	x10, [x8, #8]
  403210:	str	x9, [x0, #16]
  403214:	ldp	x20, x19, [sp, #16]
  403218:	ldp	x29, x30, [sp], #32
  40321c:	ret
  403220:	ldr	x8, [x0]
  403224:	str	x8, [x0, #16]
  403228:	ret
  40322c:	ldr	x8, [x0, #8]
  403230:	str	x8, [x0, #16]
  403234:	ret
  403238:	ldr	x8, [x0]
  40323c:	cmp	x8, #0x0
  403240:	cset	w0, eq  // eq = none
  403244:	ret
  403248:	ldp	x9, x8, [x0, #8]
  40324c:	cmp	x8, x9
  403250:	cset	w0, eq  // eq = none
  403254:	ret
  403258:	ldr	x8, [x0, #16]
  40325c:	ldr	x9, [x0]
  403260:	cmp	x8, x9
  403264:	cset	w0, eq  // eq = none
  403268:	ret
  40326c:	ldr	x8, [x0, #16]
  403270:	ldr	x8, [x8, #8]
  403274:	str	x8, [x0, #16]
  403278:	ret
  40327c:	ldr	x8, [x0, #16]
  403280:	ldr	x8, [x8]
  403284:	str	x8, [x0, #16]
  403288:	ret
  40328c:	ldr	x8, [x0, #16]
  403290:	ldr	x0, [x8, #16]
  403294:	ret
  403298:	ldr	x8, [x0, #16]
  40329c:	ldr	x9, [x0]
  4032a0:	ldr	x8, [x8]
  4032a4:	cmp	x8, x9
  4032a8:	str	x8, [x0, #16]
  4032ac:	b.eq	4032b8 <printf@plt+0x15d8>  // b.none
  4032b0:	ldr	x0, [x8, #16]
  4032b4:	ret
  4032b8:	mov	x0, xzr
  4032bc:	ret
  4032c0:	ldp	x9, x8, [x0, #8]
  4032c4:	ldr	x8, [x8, #8]
  4032c8:	cmp	x8, x9
  4032cc:	str	x8, [x0, #16]
  4032d0:	b.eq	4032dc <printf@plt+0x15fc>  // b.none
  4032d4:	ldr	x0, [x8, #16]
  4032d8:	ret
  4032dc:	mov	x0, xzr
  4032e0:	ret
  4032e4:	stp	x29, x30, [sp, #-48]!
  4032e8:	str	x21, [sp, #16]
  4032ec:	stp	x20, x19, [sp, #32]
  4032f0:	mov	x29, sp
  4032f4:	ldr	x8, [x0]
  4032f8:	cbz	x8, 40336c <printf@plt+0x168c>
  4032fc:	ldr	x21, [x0, #16]
  403300:	mov	x19, x0
  403304:	mov	x20, x1
  403308:	cbnz	x21, 403314 <printf@plt+0x1634>
  40330c:	mov	x21, x8
  403310:	str	x8, [x19, #16]
  403314:	mov	w0, #0x30                  	// #48
  403318:	bl	418034 <_Znwm@@Base>
  40331c:	ldp	x8, x9, [x21, #24]
  403320:	ldr	w10, [x21, #40]
  403324:	stp	xzr, xzr, [x0]
  403328:	stp	x20, x8, [x0, #16]
  40332c:	str	x9, [x0, #32]
  403330:	str	w10, [x0, #40]
  403334:	ldr	x8, [x19, #8]
  403338:	cmp	x21, x8
  40333c:	b.ne	403344 <printf@plt+0x1664>  // b.any
  403340:	str	x0, [x19, #8]
  403344:	ldr	x8, [x21]
  403348:	str	x0, [x8, #8]
  40334c:	ldr	x8, [x21]
  403350:	str	x8, [x0]
  403354:	str	x0, [x21]
  403358:	str	x21, [x0, #8]
  40335c:	ldp	x20, x19, [sp, #32]
  403360:	ldr	x21, [sp, #16]
  403364:	ldp	x29, x30, [sp], #48
  403368:	ret
  40336c:	ldp	x20, x19, [sp, #32]
  403370:	ldr	x21, [sp, #16]
  403374:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  403378:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40337c:	add	x1, x1, #0xa80
  403380:	add	x0, x0, #0x4aa
  403384:	mov	x2, x1
  403388:	mov	x3, x1
  40338c:	ldp	x29, x30, [sp], #48
  403390:	b	412fb8 <printf@plt+0x112d8>
  403394:	ldp	x8, x9, [x0]
  403398:	cmp	x9, x8
  40339c:	str	x8, [x0, #16]
  4033a0:	b.eq	4033b8 <printf@plt+0x16d8>  // b.none
  4033a4:	ldr	x10, [x8, #16]
  4033a8:	cmp	x10, x1
  4033ac:	b.eq	4033b8 <printf@plt+0x16d8>  // b.none
  4033b0:	ldr	x8, [x8]
  4033b4:	b	403398 <printf@plt+0x16b8>
  4033b8:	ret
  4033bc:	movi	v0.2d, #0x0
  4033c0:	str	xzr, [x0, #32]
  4033c4:	stp	q0, q0, [x0]
  4033c8:	ret
  4033cc:	stp	x29, x30, [sp, #-64]!
  4033d0:	str	x23, [sp, #16]
  4033d4:	stp	x22, x21, [sp, #32]
  4033d8:	stp	x20, x19, [sp, #48]
  4033dc:	mov	x29, sp
  4033e0:	ldr	w21, [x1, #8]
  4033e4:	cmp	w21, #0x1
  4033e8:	b.lt	403484 <printf@plt+0x17a4>  // b.tstop
  4033ec:	mov	x19, x0
  4033f0:	mov	w0, #0x78                  	// #120
  4033f4:	mov	x20, x1
  4033f8:	bl	418034 <_Znwm@@Base>
  4033fc:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  403400:	ldr	x8, [x8, #4056]
  403404:	mov	x9, #0xffffffffffffffff    	// #-1
  403408:	str	xzr, [x0]
  40340c:	str	wzr, [x0, #24]
  403410:	str	wzr, [x0, #72]
  403414:	str	wzr, [x0, #92]
  403418:	str	wzr, [x0, #116]
  40341c:	stur	xzr, [x0, #100]
  403420:	stur	xzr, [x0, #108]
  403424:	stur	x9, [x0, #84]
  403428:	stur	x9, [x0, #76]
  40342c:	stp	x8, xzr, [x0, #56]
  403430:	ldr	x8, [x19, #16]
  403434:	ldr	x1, [x20]
  403438:	mov	x22, x0
  40343c:	add	x0, x19, #0x18
  403440:	ldr	x23, [x8, #16]
  403444:	mov	w2, w21
  403448:	bl	4023a8 <printf@plt+0x6c8>
  40344c:	ldr	w3, [x20, #8]
  403450:	ldp	w4, w5, [x23, #76]
  403454:	ldp	w6, w7, [x23, #84]
  403458:	mov	x2, x0
  40345c:	mov	x0, x22
  403460:	mov	x1, x23
  403464:	bl	402868 <printf@plt+0xb88>
  403468:	mov	x0, x19
  40346c:	mov	x1, x22
  403470:	ldp	x20, x19, [sp, #48]
  403474:	ldp	x22, x21, [sp, #32]
  403478:	ldr	x23, [sp, #16]
  40347c:	ldp	x29, x30, [sp], #64
  403480:	b	4032e4 <printf@plt+0x1604>
  403484:	ldp	x20, x19, [sp, #48]
  403488:	ldp	x22, x21, [sp, #32]
  40348c:	ldr	x23, [sp, #16]
  403490:	ldp	x29, x30, [sp], #64
  403494:	ret
  403498:	stp	x29, x30, [sp, #-96]!
  40349c:	stp	x28, x27, [sp, #16]
  4034a0:	stp	x26, x25, [sp, #32]
  4034a4:	stp	x24, x23, [sp, #48]
  4034a8:	stp	x22, x21, [sp, #64]
  4034ac:	stp	x20, x19, [sp, #80]
  4034b0:	mov	x29, sp
  4034b4:	ldr	w27, [x2, #8]
  4034b8:	cmp	w27, #0x1
  4034bc:	b.lt	40358c <printf@plt+0x18ac>  // b.tstop
  4034c0:	mov	x24, x0
  4034c4:	mov	w0, #0x78                  	// #120
  4034c8:	mov	w19, w7
  4034cc:	mov	w20, w6
  4034d0:	mov	w21, w5
  4034d4:	mov	w22, w4
  4034d8:	mov	w23, w3
  4034dc:	mov	x26, x2
  4034e0:	mov	x25, x1
  4034e4:	bl	418034 <_Znwm@@Base>
  4034e8:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  4034ec:	ldr	x8, [x8, #4056]
  4034f0:	mov	x9, #0xffffffffffffffff    	// #-1
  4034f4:	str	xzr, [x0]
  4034f8:	str	wzr, [x0, #24]
  4034fc:	str	wzr, [x0, #72]
  403500:	str	wzr, [x0, #92]
  403504:	str	wzr, [x0, #116]
  403508:	stur	xzr, [x0, #100]
  40350c:	stur	x9, [x0, #84]
  403510:	stur	x9, [x0, #76]
  403514:	stp	x8, xzr, [x0, #56]
  403518:	stur	xzr, [x0, #108]
  40351c:	ldr	x1, [x26]
  403520:	mov	x28, x0
  403524:	add	x0, x24, #0x18
  403528:	mov	w2, w27
  40352c:	bl	4023a8 <printf@plt+0x6c8>
  403530:	ldr	w3, [x26, #8]
  403534:	mov	x2, x0
  403538:	mov	x0, x28
  40353c:	mov	x1, x25
  403540:	mov	w4, w22
  403544:	mov	w5, w21
  403548:	mov	w6, w20
  40354c:	mov	w7, w19
  403550:	bl	4025a4 <printf@plt+0x8c4>
  403554:	mov	x0, x24
  403558:	mov	x1, x28
  40355c:	mov	w2, w23
  403560:	mov	w3, w22
  403564:	mov	w4, w21
  403568:	mov	w5, w20
  40356c:	mov	w6, w19
  403570:	ldp	x20, x19, [sp, #80]
  403574:	ldp	x22, x21, [sp, #64]
  403578:	ldp	x24, x23, [sp, #48]
  40357c:	ldp	x26, x25, [sp, #32]
  403580:	ldp	x28, x27, [sp, #16]
  403584:	ldp	x29, x30, [sp], #96
  403588:	b	403088 <printf@plt+0x13a8>
  40358c:	ldp	x20, x19, [sp, #80]
  403590:	ldp	x22, x21, [sp, #64]
  403594:	ldp	x24, x23, [sp, #48]
  403598:	ldp	x26, x25, [sp, #32]
  40359c:	ldp	x28, x27, [sp, #16]
  4035a0:	ldp	x29, x30, [sp], #96
  4035a4:	ret
  4035a8:	sub	sp, sp, #0x80
  4035ac:	stp	x29, x30, [sp, #32]
  4035b0:	stp	x28, x27, [sp, #48]
  4035b4:	stp	x26, x25, [sp, #64]
  4035b8:	stp	x24, x23, [sp, #80]
  4035bc:	stp	x22, x21, [sp, #96]
  4035c0:	stp	x20, x19, [sp, #112]
  4035c4:	add	x29, sp, #0x20
  4035c8:	mov	x26, x2
  4035cc:	ldr	w2, [x2, #8]
  4035d0:	cmp	w2, #0x1
  4035d4:	b.lt	4036cc <printf@plt+0x19ec>  // b.tstop
  4035d8:	sturb	wzr, [x29, #-4]
  4035dc:	mov	x25, x1
  4035e0:	ldr	x1, [x26]
  4035e4:	mov	w22, w4
  4035e8:	mov	w23, w3
  4035ec:	mov	x24, x0
  4035f0:	add	x0, sp, #0x8
  4035f4:	sub	x3, x29, #0x4
  4035f8:	mov	w4, #0x1                   	// #1
  4035fc:	mov	w19, w7
  403600:	mov	w20, w6
  403604:	mov	w21, w5
  403608:	bl	41909c <_ZdlPvm@@Base+0xfb8>
  40360c:	ldr	x0, [sp, #8]
  403610:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  403614:	add	x1, x1, #0x4da
  403618:	mov	w2, #0x12                  	// #18
  40361c:	bl	401aa0 <strncmp@plt>
  403620:	mov	w28, w0
  403624:	add	x0, sp, #0x8
  403628:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40362c:	mov	w0, #0x78                  	// #120
  403630:	bl	418034 <_Znwm@@Base>
  403634:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  403638:	ldr	x8, [x8, #4056]
  40363c:	mov	x9, #0xffffffffffffffff    	// #-1
  403640:	str	xzr, [x0]
  403644:	str	wzr, [x0, #24]
  403648:	str	wzr, [x0, #72]
  40364c:	str	wzr, [x0, #92]
  403650:	str	wzr, [x0, #116]
  403654:	stur	xzr, [x0, #100]
  403658:	stur	xzr, [x0, #108]
  40365c:	stur	x9, [x0, #84]
  403660:	stur	x9, [x0, #76]
  403664:	stp	x8, xzr, [x0, #56]
  403668:	ldr	x1, [x26]
  40366c:	ldr	w2, [x26, #8]
  403670:	mov	x27, x0
  403674:	add	x0, x24, #0x18
  403678:	bl	4023a8 <printf@plt+0x6c8>
  40367c:	ldr	w3, [x26, #8]
  403680:	mov	x2, x0
  403684:	mov	x0, x27
  403688:	mov	x1, x25
  40368c:	mov	w4, w22
  403690:	mov	w5, w21
  403694:	mov	w6, w20
  403698:	mov	w7, w19
  40369c:	cbz	w28, 4036a8 <printf@plt+0x19c8>
  4036a0:	bl	402868 <printf@plt+0xb88>
  4036a4:	b	4036ac <printf@plt+0x19cc>
  4036a8:	bl	4027b4 <printf@plt+0xad4>
  4036ac:	mov	x0, x24
  4036b0:	mov	x1, x27
  4036b4:	mov	w2, w23
  4036b8:	mov	w3, w22
  4036bc:	mov	w4, w21
  4036c0:	mov	w5, w20
  4036c4:	mov	w6, w19
  4036c8:	bl	403088 <printf@plt+0x13a8>
  4036cc:	ldp	x20, x19, [sp, #112]
  4036d0:	ldp	x22, x21, [sp, #96]
  4036d4:	ldp	x24, x23, [sp, #80]
  4036d8:	ldp	x26, x25, [sp, #64]
  4036dc:	ldp	x28, x27, [sp, #48]
  4036e0:	ldp	x29, x30, [sp, #32]
  4036e4:	add	sp, sp, #0x80
  4036e8:	ret
  4036ec:	cmp	w4, w6
  4036f0:	b.ne	4037cc <printf@plt+0x1aec>  // b.any
  4036f4:	stp	x29, x30, [sp, #-96]!
  4036f8:	str	x27, [sp, #16]
  4036fc:	stp	x26, x25, [sp, #32]
  403700:	stp	x24, x23, [sp, #48]
  403704:	stp	x22, x21, [sp, #64]
  403708:	stp	x20, x19, [sp, #80]
  40370c:	mov	x29, sp
  403710:	mov	x22, x0
  403714:	mov	w0, #0x78                  	// #120
  403718:	mov	w21, w7
  40371c:	mov	w23, w5
  403720:	mov	w19, w4
  403724:	mov	w24, w3
  403728:	mov	w20, w2
  40372c:	mov	x25, x1
  403730:	bl	418034 <_Znwm@@Base>
  403734:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  403738:	ldr	x8, [x8, #4056]
  40373c:	cmp	w24, w23
  403740:	csel	w27, w24, w23, lt  // lt = tstop
  403744:	csel	w23, w24, w23, gt
  403748:	mov	x9, #0xffffffffffffffff    	// #-1
  40374c:	mov	x1, x25
  403750:	mov	w2, w19
  403754:	mov	w3, w27
  403758:	mov	w4, w19
  40375c:	mov	w5, w23
  403760:	mov	w6, w21
  403764:	mov	x26, x0
  403768:	str	xzr, [x0]
  40376c:	str	wzr, [x0, #24]
  403770:	str	wzr, [x0, #72]
  403774:	str	wzr, [x0, #92]
  403778:	str	wzr, [x0, #116]
  40377c:	stur	xzr, [x0, #100]
  403780:	stur	xzr, [x0, #108]
  403784:	stur	x9, [x0, #84]
  403788:	stur	x9, [x0, #76]
  40378c:	stp	x8, xzr, [x0, #56]
  403790:	bl	402700 <printf@plt+0xa20>
  403794:	mov	x0, x22
  403798:	mov	x1, x26
  40379c:	mov	w2, w20
  4037a0:	mov	w3, w19
  4037a4:	mov	w4, w27
  4037a8:	mov	w5, w19
  4037ac:	mov	w6, w23
  4037b0:	ldp	x20, x19, [sp, #80]
  4037b4:	ldp	x22, x21, [sp, #64]
  4037b8:	ldp	x24, x23, [sp, #48]
  4037bc:	ldp	x26, x25, [sp, #32]
  4037c0:	ldr	x27, [sp, #16]
  4037c4:	ldp	x29, x30, [sp], #96
  4037c8:	b	403088 <printf@plt+0x13a8>
  4037cc:	ret
  4037d0:	sub	sp, sp, #0xb0
  4037d4:	stp	x29, x30, [sp, #80]
  4037d8:	stp	x28, x27, [sp, #96]
  4037dc:	stp	x26, x25, [sp, #112]
  4037e0:	stp	x24, x23, [sp, #128]
  4037e4:	stp	x22, x21, [sp, #144]
  4037e8:	stp	x20, x19, [sp, #160]
  4037ec:	add	x29, sp, #0x50
  4037f0:	mov	x24, x0
  4037f4:	sub	x0, x29, #0x18
  4037f8:	mov	w19, w7
  4037fc:	mov	w20, w6
  403800:	mov	w21, w5
  403804:	mov	w22, w4
  403808:	mov	w23, w3
  40380c:	mov	x26, x2
  403810:	mov	x25, x1
  403814:	bl	418aec <_ZdlPvm@@Base+0xa08>
  403818:	ldr	x8, [x25]
  40381c:	cbz	x8, 403b4c <printf@plt+0x1e6c>
  403820:	stp	w23, w21, [sp, #8]
  403824:	stp	w20, w19, [sp, #16]
  403828:	ldr	w20, [x26, #8]
  40382c:	cmp	w20, #0x1
  403830:	b.lt	403a6c <printf@plt+0x1d8c>  // b.tstop
  403834:	adrp	x27, 41b000 <_ZdlPvm@@Base+0x2f1c>
  403838:	adrp	x28, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40383c:	mov	w23, wzr
  403840:	add	x27, x27, #0x33c
  403844:	add	x28, x28, #0x4ed
  403848:	add	w8, w23, #0x1
  40384c:	cmp	w8, w20
  403850:	b.ge	40398c <printf@plt+0x1cac>  // b.tcont
  403854:	tbnz	w23, #31, 403868 <printf@plt+0x1b88>
  403858:	ldr	w8, [x26, #8]
  40385c:	add	w9, w23, #0x2
  403860:	cmp	w9, w8
  403864:	b.le	403874 <printf@plt+0x1b94>
  403868:	mov	w0, #0xb5                  	// #181
  40386c:	mov	x1, x27
  403870:	bl	411fbc <printf@plt+0x102dc>
  403874:	ldr	x8, [x26]
  403878:	add	x1, x8, w23, sxtw
  40387c:	add	x0, sp, #0x28
  403880:	mov	w2, #0x2                   	// #2
  403884:	bl	418af4 <_ZdlPvm@@Base+0xa10>
  403888:	add	x0, sp, #0x18
  40388c:	mov	x1, x28
  403890:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  403894:	ldrsw	x2, [sp, #48]
  403898:	ldr	w8, [sp, #32]
  40389c:	cmp	w2, w8
  4038a0:	b.ne	4038c0 <printf@plt+0x1be0>  // b.any
  4038a4:	cbz	w2, 4038c8 <printf@plt+0x1be8>
  4038a8:	ldr	x0, [sp, #40]
  4038ac:	ldr	x1, [sp, #24]
  4038b0:	bl	401cb0 <bcmp@plt>
  4038b4:	cmp	w0, #0x0
  4038b8:	cset	w19, eq  // eq = none
  4038bc:	b	4038cc <printf@plt+0x1bec>
  4038c0:	mov	w19, wzr
  4038c4:	b	4038cc <printf@plt+0x1bec>
  4038c8:	mov	w19, #0x1                   	// #1
  4038cc:	add	x0, sp, #0x18
  4038d0:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  4038d4:	add	x0, sp, #0x28
  4038d8:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  4038dc:	cbz	w19, 40398c <printf@plt+0x1cac>
  4038e0:	add	w21, w23, #0x2
  4038e4:	cmp	w21, w20
  4038e8:	mov	w19, w21
  4038ec:	b.ge	403930 <printf@plt+0x1c50>  // b.tcont
  4038f0:	sxtw	x19, w21
  4038f4:	tbnz	x19, #63, 403904 <printf@plt+0x1c24>
  4038f8:	ldrsw	x8, [x26, #8]
  4038fc:	cmp	x19, x8
  403900:	b.lt	403910 <printf@plt+0x1c30>  // b.tstop
  403904:	mov	w0, #0x68                  	// #104
  403908:	mov	x1, x27
  40390c:	bl	411fbc <printf@plt+0x102dc>
  403910:	ldr	x8, [x26]
  403914:	ldrb	w8, [x8, x19]
  403918:	cmp	w8, #0x5d
  40391c:	b.eq	403930 <printf@plt+0x1c50>  // b.none
  403920:	add	x19, x19, #0x1
  403924:	cmp	x20, x19
  403928:	b.ne	4038f4 <printf@plt+0x1c14>  // b.any
  40392c:	mov	w19, w20
  403930:	cmp	w19, #0x1
  403934:	b.lt	403a60 <printf@plt+0x1d80>  // b.tstop
  403938:	cmn	w23, #0x2
  40393c:	b.lt	40394c <printf@plt+0x1c6c>  // b.tstop
  403940:	ldr	w8, [x26, #8]
  403944:	cmp	w19, w8
  403948:	b.le	403958 <printf@plt+0x1c78>
  40394c:	mov	w0, #0xb5                  	// #181
  403950:	mov	x1, x27
  403954:	bl	411fbc <printf@plt+0x102dc>
  403958:	ldr	x8, [x26]
  40395c:	sub	w2, w19, w21
  403960:	add	x1, x8, w21, sxtw
  403964:	add	x0, sp, #0x28
  403968:	bl	418af4 <_ZdlPvm@@Base+0xa10>
  40396c:	ldr	x0, [x25]
  403970:	add	x1, sp, #0x28
  403974:	bl	403bc4 <printf@plt+0x1ee4>
  403978:	mov	x1, x0
  40397c:	cbz	x1, 4039e0 <printf@plt+0x1d00>
  403980:	sub	x0, x29, #0x18
  403984:	bl	418f34 <_ZdlPvm@@Base+0xe50>
  403988:	b	403a58 <printf@plt+0x1d78>
  40398c:	tbnz	w23, #31, 40399c <printf@plt+0x1cbc>
  403990:	ldr	w8, [x26, #8]
  403994:	cmp	w8, w23
  403998:	b.gt	4039a8 <printf@plt+0x1cc8>
  40399c:	mov	w0, #0x68                  	// #104
  4039a0:	mov	x1, x27
  4039a4:	bl	411fbc <printf@plt+0x102dc>
  4039a8:	ldr	x9, [x26]
  4039ac:	ldp	w8, w10, [x29, #-16]
  4039b0:	ldrb	w19, [x9, w23, sxtw]
  4039b4:	cmp	w8, w10
  4039b8:	b.lt	4039c8 <printf@plt+0x1ce8>  // b.tstop
  4039bc:	sub	x0, x29, #0x18
  4039c0:	bl	418e5c <_ZdlPvm@@Base+0xd78>
  4039c4:	ldur	w8, [x29, #-16]
  4039c8:	ldur	x9, [x29, #-24]
  4039cc:	add	w10, w8, #0x1
  4039d0:	stur	w10, [x29, #-16]
  4039d4:	strb	w19, [x9, w8, sxtw]
  4039d8:	mov	w19, w23
  4039dc:	b	403a60 <printf@plt+0x1d80>
  4039e0:	ldr	x1, [sp, #40]
  4039e4:	ldr	w2, [sp, #48]
  4039e8:	sturb	wzr, [x29, #-4]
  4039ec:	add	x0, sp, #0x18
  4039f0:	sub	x3, x29, #0x4
  4039f4:	mov	w4, #0x1                   	// #1
  4039f8:	bl	41909c <_ZdlPvm@@Base+0xfb8>
  4039fc:	ldr	x0, [sp, #24]
  403a00:	bl	417ec4 <printf@plt+0x161e4>
  403a04:	mov	x23, x0
  403a08:	add	x0, sp, #0x18
  403a0c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  403a10:	ldr	x0, [x25]
  403a14:	mov	x1, x23
  403a18:	bl	413888 <printf@plt+0x11ba8>
  403a1c:	cbz	w0, 403a58 <printf@plt+0x1d78>
  403a20:	ldr	x0, [x25]
  403a24:	mov	x1, x23
  403a28:	bl	413c54 <printf@plt+0x11f74>
  403a2c:	ldp	w8, w9, [x29, #-16]
  403a30:	mov	w23, w0
  403a34:	cmp	w8, w9
  403a38:	b.lt	403a48 <printf@plt+0x1d68>  // b.tstop
  403a3c:	sub	x0, x29, #0x18
  403a40:	bl	418e5c <_ZdlPvm@@Base+0xd78>
  403a44:	ldur	w8, [x29, #-16]
  403a48:	ldur	x9, [x29, #-24]
  403a4c:	add	w10, w8, #0x1
  403a50:	stur	w10, [x29, #-16]
  403a54:	strb	w23, [x9, w8, sxtw]
  403a58:	add	x0, sp, #0x28
  403a5c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  403a60:	add	w23, w19, #0x1
  403a64:	cmp	w23, w20
  403a68:	b.lt	403848 <printf@plt+0x1b68>  // b.tstop
  403a6c:	ldur	w27, [x29, #-16]
  403a70:	ldp	w20, w19, [sp, #16]
  403a74:	ldp	w23, w21, [sp, #8]
  403a78:	cmp	w27, #0x1
  403a7c:	b.lt	403b4c <printf@plt+0x1e6c>  // b.tstop
  403a80:	mov	w0, #0x78                  	// #120
  403a84:	bl	418034 <_Znwm@@Base>
  403a88:	adrp	x9, 438000 <stderr@@GLIBC_2.17+0x3178>
  403a8c:	ldr	x9, [x9, #4056]
  403a90:	ldr	w8, [x29, #96]
  403a94:	ldur	x1, [x29, #-24]
  403a98:	mov	x10, #0xffffffffffffffff    	// #-1
  403a9c:	mov	x26, x0
  403aa0:	str	xzr, [x0]
  403aa4:	str	wzr, [x0, #24]
  403aa8:	str	wzr, [x0, #72]
  403aac:	str	wzr, [x0, #92]
  403ab0:	stur	xzr, [x0, #108]
  403ab4:	stur	xzr, [x0, #100]
  403ab8:	str	wzr, [x0, #116]
  403abc:	stur	x10, [x0, #84]
  403ac0:	stur	x10, [x0, #76]
  403ac4:	stp	x9, xzr, [x0, #56]
  403ac8:	add	x0, x24, #0x18
  403acc:	cbz	w8, 403b00 <printf@plt+0x1e20>
  403ad0:	mov	w2, w27
  403ad4:	bl	4023a8 <printf@plt+0x6c8>
  403ad8:	ldur	w3, [x29, #-16]
  403adc:	mov	x2, x0
  403ae0:	mov	x0, x26
  403ae4:	mov	x1, x25
  403ae8:	mov	w4, w22
  403aec:	mov	w5, w21
  403af0:	mov	w6, w20
  403af4:	mov	w7, w19
  403af8:	bl	402868 <printf@plt+0xb88>
  403afc:	b	403b2c <printf@plt+0x1e4c>
  403b00:	mov	w2, w27
  403b04:	bl	4023a8 <printf@plt+0x6c8>
  403b08:	ldur	w3, [x29, #-16]
  403b0c:	mov	x2, x0
  403b10:	mov	x0, x26
  403b14:	mov	x1, x25
  403b18:	mov	w4, w22
  403b1c:	mov	w5, w21
  403b20:	mov	w6, w20
  403b24:	mov	w7, w19
  403b28:	bl	402654 <printf@plt+0x974>
  403b2c:	mov	x0, x24
  403b30:	mov	x1, x26
  403b34:	mov	w2, w23
  403b38:	mov	w3, w22
  403b3c:	mov	w4, w21
  403b40:	mov	w5, w20
  403b44:	mov	w6, w19
  403b48:	bl	403088 <printf@plt+0x13a8>
  403b4c:	sub	x0, x29, #0x18
  403b50:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  403b54:	ldp	x20, x19, [sp, #160]
  403b58:	ldp	x22, x21, [sp, #144]
  403b5c:	ldp	x24, x23, [sp, #128]
  403b60:	ldp	x26, x25, [sp, #112]
  403b64:	ldp	x28, x27, [sp, #96]
  403b68:	ldp	x29, x30, [sp, #80]
  403b6c:	add	sp, sp, #0xb0
  403b70:	ret
  403b74:	mov	x19, x0
  403b78:	add	x0, sp, #0x18
  403b7c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  403b80:	b	403b9c <printf@plt+0x1ebc>
  403b84:	b	403b98 <printf@plt+0x1eb8>
  403b88:	b	403bb0 <printf@plt+0x1ed0>
  403b8c:	b	403b98 <printf@plt+0x1eb8>
  403b90:	b	403bb0 <printf@plt+0x1ed0>
  403b94:	b	403b98 <printf@plt+0x1eb8>
  403b98:	mov	x19, x0
  403b9c:	add	x0, sp, #0x28
  403ba0:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  403ba4:	b	403bb4 <printf@plt+0x1ed4>
  403ba8:	b	403bb0 <printf@plt+0x1ed0>
  403bac:	b	403bb0 <printf@plt+0x1ed0>
  403bb0:	mov	x19, x0
  403bb4:	sub	x0, x29, #0x18
  403bb8:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  403bbc:	mov	x0, x19
  403bc0:	bl	401c50 <_Unwind_Resume@plt>
  403bc4:	sub	sp, sp, #0x40
  403bc8:	stp	x29, x30, [sp, #32]
  403bcc:	stp	x20, x19, [sp, #48]
  403bd0:	add	x29, sp, #0x20
  403bd4:	cbz	x0, 403c38 <printf@plt+0x1f58>
  403bd8:	ldr	w2, [x1, #8]
  403bdc:	cbz	w2, 403c34 <printf@plt+0x1f54>
  403be0:	sturb	wzr, [x29, #-4]
  403be4:	ldr	x1, [x1]
  403be8:	mov	x19, x0
  403bec:	add	x0, sp, #0x8
  403bf0:	sub	x3, x29, #0x4
  403bf4:	mov	w4, #0x1                   	// #1
  403bf8:	bl	41909c <_ZdlPvm@@Base+0xfb8>
  403bfc:	ldr	x0, [sp, #8]
  403c00:	bl	417ec4 <printf@plt+0x161e4>
  403c04:	mov	x20, x0
  403c08:	add	x0, sp, #0x8
  403c0c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  403c10:	mov	x0, x19
  403c14:	mov	x1, x20
  403c18:	bl	413888 <printf@plt+0x11ba8>
  403c1c:	cbz	w0, 403c34 <printf@plt+0x1f54>
  403c20:	mov	x0, x19
  403c24:	mov	x1, x20
  403c28:	bl	413c54 <printf@plt+0x11f74>
  403c2c:	bl	409550 <printf@plt+0x7870>
  403c30:	b	403c38 <printf@plt+0x1f58>
  403c34:	mov	x0, xzr
  403c38:	ldp	x20, x19, [sp, #48]
  403c3c:	ldp	x29, x30, [sp, #32]
  403c40:	add	sp, sp, #0x40
  403c44:	ret
  403c48:	mov	x19, x0
  403c4c:	add	x0, sp, #0x8
  403c50:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  403c54:	mov	x0, x19
  403c58:	bl	401c50 <_Unwind_Resume@plt>
  403c5c:	ret
  403c60:	stp	x29, x30, [sp, #-32]!
  403c64:	stp	x20, x19, [sp, #16]
  403c68:	mov	x29, sp
  403c6c:	mov	x20, x0
  403c70:	mov	w0, #0x80                  	// #128
  403c74:	bl	418034 <_Znwm@@Base>
  403c78:	mov	x19, x0
  403c7c:	mov	x1, x20
  403c80:	bl	41354c <printf@plt+0x1186c>
  403c84:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x1f1c>
  403c88:	add	x8, x8, #0x278
  403c8c:	mov	x0, x19
  403c90:	mov	x1, xzr
  403c94:	mov	w2, wzr
  403c98:	str	x8, [x19]
  403c9c:	bl	414710 <printf@plt+0x12a30>
  403ca0:	cbnz	w0, 403cb8 <printf@plt+0x1fd8>
  403ca4:	ldr	x8, [x19]
  403ca8:	mov	x0, x19
  403cac:	ldr	x8, [x8, #8]
  403cb0:	blr	x8
  403cb4:	mov	x19, xzr
  403cb8:	mov	x0, x19
  403cbc:	ldp	x20, x19, [sp, #16]
  403cc0:	ldp	x29, x30, [sp], #32
  403cc4:	ret
  403cc8:	mov	x20, x0
  403ccc:	mov	x0, x19
  403cd0:	bl	4180d8 <_ZdlPv@@Base>
  403cd4:	mov	x0, x20
  403cd8:	bl	401c50 <_Unwind_Resume@plt>
  403cdc:	stp	x29, x30, [sp, #-32]!
  403ce0:	str	x19, [sp, #16]
  403ce4:	mov	x29, sp
  403ce8:	mov	x19, x0
  403cec:	bl	41354c <printf@plt+0x1186c>
  403cf0:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x1f1c>
  403cf4:	add	x8, x8, #0x278
  403cf8:	str	x8, [x19]
  403cfc:	ldr	x19, [sp, #16]
  403d00:	ldp	x29, x30, [sp], #32
  403d04:	ret
  403d08:	b	4135b4 <printf@plt+0x118d4>
  403d0c:	stp	x29, x30, [sp, #-32]!
  403d10:	str	x19, [sp, #16]
  403d14:	mov	x29, sp
  403d18:	mov	x19, x0
  403d1c:	bl	4135b4 <printf@plt+0x118d4>
  403d20:	mov	x0, x19
  403d24:	ldr	x19, [sp, #16]
  403d28:	ldp	x29, x30, [sp], #32
  403d2c:	b	4180d8 <_ZdlPv@@Base>
  403d30:	add	x8, x0, #0x10
  403d34:	str	xzr, [x0]
  403d38:	str	wzr, [x0, #8]
  403d3c:	mov	x0, x8
  403d40:	b	418aec <_ZdlPvm@@Base+0xa08>
  403d44:	add	x0, x0, #0x10
  403d48:	b	418c8c <_ZdlPvm@@Base+0xba8>
  403d4c:	stp	x29, x30, [sp, #-48]!
  403d50:	str	x21, [sp, #16]
  403d54:	stp	x20, x19, [sp, #32]
  403d58:	mov	x29, sp
  403d5c:	adrp	x8, 419000 <_ZdlPvm@@Base+0xf1c>
  403d60:	ldr	d1, [x8, #3760]
  403d64:	movi	v0.2d, #0x0
  403d68:	mov	x19, x0
  403d6c:	str	xzr, [x0, #64]
  403d70:	stp	q0, q0, [x0, #32]
  403d74:	stp	q0, q0, [x0]
  403d78:	str	d1, [x0, #72]
  403d7c:	add	x0, x0, #0x50
  403d80:	bl	418aec <_ZdlPvm@@Base+0xa08>
  403d84:	ldp	x20, x19, [sp, #32]
  403d88:	ldr	x21, [sp, #16]
  403d8c:	ldp	x29, x30, [sp], #48
  403d90:	ret
  403d94:	mov	x20, x0
  403d98:	add	x0, x19, #0x30
  403d9c:	add	x21, x19, #0x18
  403da0:	add	x19, x19, #0x8
  403da4:	bl	402fe0 <printf@plt+0x1300>
  403da8:	mov	x0, x21
  403dac:	bl	402fe0 <printf@plt+0x1300>
  403db0:	mov	x0, x19
  403db4:	bl	402360 <printf@plt+0x680>
  403db8:	mov	x0, x20
  403dbc:	bl	401c50 <_Unwind_Resume@plt>
  403dc0:	stp	x29, x30, [sp, #-32]!
  403dc4:	str	x19, [sp, #16]
  403dc8:	mov	x19, x0
  403dcc:	add	x0, x0, #0x50
  403dd0:	mov	x29, sp
  403dd4:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  403dd8:	add	x0, x19, #0x30
  403ddc:	bl	402fe0 <printf@plt+0x1300>
  403de0:	add	x0, x19, #0x18
  403de4:	bl	402fe0 <printf@plt+0x1300>
  403de8:	add	x0, x19, #0x8
  403dec:	ldr	x19, [sp, #16]
  403df0:	ldp	x29, x30, [sp], #32
  403df4:	b	402360 <printf@plt+0x680>
  403df8:	sub	sp, sp, #0x80
  403dfc:	stp	x29, x30, [sp, #32]
  403e00:	stp	x28, x27, [sp, #48]
  403e04:	stp	x26, x25, [sp, #64]
  403e08:	stp	x24, x23, [sp, #80]
  403e0c:	stp	x22, x21, [sp, #96]
  403e10:	stp	x20, x19, [sp, #112]
  403e14:	add	x29, sp, #0x20
  403e18:	mov	x19, x1
  403e1c:	mov	x20, x0
  403e20:	cbnz	w2, 403e30 <printf@plt+0x2150>
  403e24:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403e28:	ldrb	w8, [x8, #3776]
  403e2c:	cbnz	w8, 40400c <printf@plt+0x232c>
  403e30:	ldr	x8, [x20, #24]
  403e34:	cbz	x8, 40400c <printf@plt+0x232c>
  403e38:	ldr	x9, [x20, #48]
  403e3c:	str	x8, [x20, #40]
  403e40:	str	x9, [x20, #64]
  403e44:	adrp	x9, 433000 <_Znam@GLIBCXX_3.4>
  403e48:	ldr	w9, [x9, #576]
  403e4c:	cbnz	w9, 403e64 <printf@plt+0x2184>
  403e50:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  403e54:	add	x0, x0, #0x4f0
  403e58:	mov	x1, x19
  403e5c:	bl	4018a0 <fputs@plt>
  403e60:	ldr	x8, [x20, #40]
  403e64:	adrp	x23, 41b000 <_ZdlPvm@@Base+0x2f1c>
  403e68:	adrp	x25, 41a000 <_ZdlPvm@@Base+0x1f1c>
  403e6c:	adrp	x26, 41a000 <_ZdlPvm@@Base+0x1f1c>
  403e70:	adrp	x27, 41a000 <_ZdlPvm@@Base+0x1f1c>
  403e74:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x1f1c>
  403e78:	mov	w21, #0x1                   	// #1
  403e7c:	adrp	x28, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403e80:	add	x23, x23, #0xcf4
  403e84:	add	x25, x25, #0x752
  403e88:	add	x26, x26, #0x736
  403e8c:	add	x27, x27, #0x50d
  403e90:	add	x22, x22, #0x506
  403e94:	ldr	x24, [x8, #16]
  403e98:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  403e9c:	add	x0, x0, #0x4f4
  403ea0:	mov	x1, x19
  403ea4:	bl	4018a0 <fputs@plt>
  403ea8:	ldrb	w8, [x28, #3780]
  403eac:	cmp	w8, #0x1
  403eb0:	b.ne	403ed0 <printf@plt+0x21f0>  // b.any
  403eb4:	ldr	x8, [x20, #48]
  403eb8:	cbz	x8, 403ed0 <printf@plt+0x21f0>
  403ebc:	ldr	x8, [x20, #64]
  403ec0:	mov	x1, x19
  403ec4:	ldr	x8, [x8, #16]
  403ec8:	ldr	x0, [x8, #64]
  403ecc:	bl	4018a0 <fputs@plt>
  403ed0:	mov	x0, x23
  403ed4:	mov	x1, x19
  403ed8:	bl	4018a0 <fputs@plt>
  403edc:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403ee0:	ldrb	w8, [x8, #3784]
  403ee4:	cmp	w8, #0x1
  403ee8:	b.ne	403f5c <printf@plt+0x227c>  // b.any
  403eec:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  403ef0:	add	x0, sp, #0x10
  403ef4:	add	x1, x1, #0x4fe
  403ef8:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  403efc:	mov	x8, sp
  403f00:	mov	w0, w21
  403f04:	bl	41955c <_ZdlPvm@@Base+0x1478>
  403f08:	add	x0, sp, #0x10
  403f0c:	mov	x1, sp
  403f10:	bl	418fb0 <_ZdlPvm@@Base+0xecc>
  403f14:	mov	x0, sp
  403f18:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  403f1c:	ldp	w8, w9, [sp, #24]
  403f20:	cmp	w8, w9
  403f24:	b.lt	403f34 <printf@plt+0x2254>  // b.tstop
  403f28:	add	x0, sp, #0x10
  403f2c:	bl	418e5c <_ZdlPvm@@Base+0xd78>
  403f30:	ldr	w8, [sp, #24]
  403f34:	ldr	x9, [sp, #16]
  403f38:	add	w10, w8, #0x1
  403f3c:	str	w10, [sp, #24]
  403f40:	mov	x1, x19
  403f44:	strb	wzr, [x9, w8, sxtw]
  403f48:	ldr	x0, [sp, #16]
  403f4c:	bl	4018a0 <fputs@plt>
  403f50:	add	x0, sp, #0x10
  403f54:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  403f58:	b	403f68 <printf@plt+0x2288>
  403f5c:	ldr	x0, [x24, #64]
  403f60:	mov	x1, x19
  403f64:	bl	4018a0 <fputs@plt>
  403f68:	mov	x0, x25
  403f6c:	mov	x1, x19
  403f70:	add	w21, w21, #0x1
  403f74:	bl	4018a0 <fputs@plt>
  403f78:	ldr	x0, [x24, #64]
  403f7c:	mov	x1, x19
  403f80:	bl	4018a0 <fputs@plt>
  403f84:	mov	x0, x26
  403f88:	mov	x1, x19
  403f8c:	bl	4018a0 <fputs@plt>
  403f90:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  403f94:	ldr	w8, [x8, #576]
  403f98:	mov	x1, x19
  403f9c:	cmp	w8, #0x0
  403fa0:	csel	x0, x22, x27, eq  // eq = none
  403fa4:	bl	4018a0 <fputs@plt>
  403fa8:	ldr	x8, [x20, #40]
  403fac:	ldr	x8, [x8]
  403fb0:	str	x8, [x20, #40]
  403fb4:	ldrb	w9, [x28, #3780]
  403fb8:	cmp	w9, #0x1
  403fbc:	b.ne	403fd4 <printf@plt+0x22f4>  // b.any
  403fc0:	ldr	x9, [x20, #48]
  403fc4:	cbz	x9, 403fd4 <printf@plt+0x22f4>
  403fc8:	ldr	x9, [x20, #64]
  403fcc:	ldr	x9, [x9]
  403fd0:	str	x9, [x20, #64]
  403fd4:	ldr	x9, [x20, #24]
  403fd8:	cmp	x9, x8
  403fdc:	b.ne	403e94 <printf@plt+0x21b4>  // b.any
  403fe0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  403fe4:	add	x0, x0, #0xa1d
  403fe8:	mov	x1, x19
  403fec:	bl	4018a0 <fputs@plt>
  403ff0:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  403ff4:	ldr	w8, [x8, #576]
  403ff8:	cbnz	w8, 40400c <printf@plt+0x232c>
  403ffc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404000:	add	x0, x0, #0x513
  404004:	mov	x1, x19
  404008:	bl	4018a0 <fputs@plt>
  40400c:	ldp	x20, x19, [sp, #112]
  404010:	ldp	x22, x21, [sp, #96]
  404014:	ldp	x24, x23, [sp, #80]
  404018:	ldp	x26, x25, [sp, #64]
  40401c:	ldp	x28, x27, [sp, #48]
  404020:	ldp	x29, x30, [sp, #32]
  404024:	add	sp, sp, #0x80
  404028:	ret
  40402c:	b	404040 <printf@plt+0x2360>
  404030:	mov	x19, x0
  404034:	mov	x0, sp
  404038:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40403c:	b	404044 <printf@plt+0x2364>
  404040:	mov	x19, x0
  404044:	add	x0, sp, #0x10
  404048:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40404c:	mov	x0, x19
  404050:	bl	401c50 <_Unwind_Resume@plt>
  404054:	movi	v0.2d, #0x0
  404058:	stp	q0, q0, [x0, #96]
  40405c:	stp	q0, q0, [x0, #64]
  404060:	stp	q0, q0, [x0, #32]
  404064:	stp	q0, q0, [x0]
  404068:	ret
  40406c:	stp	xzr, xzr, [x0]
  404070:	ret
  404074:	stp	x29, x30, [sp, #-32]!
  404078:	stp	x20, x19, [sp, #16]
  40407c:	ldr	x20, [x0, #112]
  404080:	mov	x19, x0
  404084:	mov	x29, sp
  404088:	cbz	x20, 4040e8 <printf@plt+0x2408>
  40408c:	ldr	x8, [x20]
  404090:	str	x8, [x19, #112]
  404094:	ldr	x0, [x20, #8]
  404098:	cbz	x0, 4040a0 <printf@plt+0x23c0>
  40409c:	bl	401b60 <_ZdaPv@plt>
  4040a0:	ldr	x0, [x20, #16]
  4040a4:	cbz	x0, 4040ac <printf@plt+0x23cc>
  4040a8:	bl	401b60 <_ZdaPv@plt>
  4040ac:	mov	x0, x20
  4040b0:	bl	4180d8 <_ZdlPv@@Base>
  4040b4:	ldr	x20, [x19, #112]
  4040b8:	cbnz	x20, 40408c <printf@plt+0x23ac>
  4040bc:	b	4040e8 <printf@plt+0x2408>
  4040c0:	ldr	x8, [x20]
  4040c4:	str	x8, [x19, #120]
  4040c8:	ldr	x0, [x20, #8]
  4040cc:	cbz	x0, 4040d4 <printf@plt+0x23f4>
  4040d0:	bl	401b60 <_ZdaPv@plt>
  4040d4:	ldr	x0, [x20, #16]
  4040d8:	cbz	x0, 4040e0 <printf@plt+0x2400>
  4040dc:	bl	401b60 <_ZdaPv@plt>
  4040e0:	mov	x0, x20
  4040e4:	bl	4180d8 <_ZdlPv@@Base>
  4040e8:	ldr	x20, [x19, #120]
  4040ec:	cbnz	x20, 4040c0 <printf@plt+0x23e0>
  4040f0:	ldp	x20, x19, [sp, #16]
  4040f4:	ldp	x29, x30, [sp], #32
  4040f8:	ret
  4040fc:	stp	x29, x30, [sp, #-80]!
  404100:	stp	x26, x25, [sp, #16]
  404104:	stp	x24, x23, [sp, #32]
  404108:	stp	x22, x21, [sp, #48]
  40410c:	stp	x20, x19, [sp, #64]
  404110:	mov	x29, sp
  404114:	ldr	x26, [x1]
  404118:	mov	x19, x6
  40411c:	mov	x20, x5
  404120:	mov	x22, x4
  404124:	mov	x23, x3
  404128:	mov	x25, x1
  40412c:	mov	x21, x2
  404130:	cbz	x26, 404150 <printf@plt+0x2470>
  404134:	mov	x24, x26
  404138:	ldr	x0, [x24, #16]
  40413c:	mov	x1, x23
  404140:	bl	401ba0 <strcmp@plt>
  404144:	cbz	w0, 4041b0 <printf@plt+0x24d0>
  404148:	ldr	x24, [x24]
  40414c:	cbnz	x24, 404138 <printf@plt+0x2458>
  404150:	mov	w0, #0x18                  	// #24
  404154:	bl	418034 <_Znwm@@Base>
  404158:	mov	x24, x0
  40415c:	str	x26, [x0]
  404160:	str	x0, [x25]
  404164:	cbz	x22, 404200 <printf@plt+0x2520>
  404168:	ldrb	w8, [x22]
  40416c:	cmp	w8, #0x3d
  404170:	b.ne	404208 <printf@plt+0x2528>  // b.any
  404174:	stp	x22, x23, [x24, #8]
  404178:	cbz	x21, 404184 <printf@plt+0x24a4>
  40417c:	mov	x0, x21
  404180:	bl	401b60 <_ZdaPv@plt>
  404184:	cbz	x20, 404190 <printf@plt+0x24b0>
  404188:	mov	x0, x20
  40418c:	bl	401b60 <_ZdaPv@plt>
  404190:	cbz	x19, 4041e8 <printf@plt+0x2508>
  404194:	mov	x0, x19
  404198:	ldp	x20, x19, [sp, #64]
  40419c:	ldp	x22, x21, [sp, #48]
  4041a0:	ldp	x24, x23, [sp, #32]
  4041a4:	ldp	x26, x25, [sp, #16]
  4041a8:	ldp	x29, x30, [sp], #80
  4041ac:	b	401b60 <_ZdaPv@plt>
  4041b0:	cbz	x22, 404200 <printf@plt+0x2520>
  4041b4:	ldrb	w8, [x22]
  4041b8:	cmp	w8, #0x3d
  4041bc:	b.eq	404174 <printf@plt+0x2494>  // b.none
  4041c0:	mov	x1, x24
  4041c4:	mov	x2, x22
  4041c8:	mov	x3, x20
  4041cc:	mov	x4, x19
  4041d0:	ldp	x20, x19, [sp, #64]
  4041d4:	ldp	x22, x21, [sp, #48]
  4041d8:	ldp	x24, x23, [sp, #32]
  4041dc:	ldp	x26, x25, [sp, #16]
  4041e0:	ldp	x29, x30, [sp], #80
  4041e4:	b	404250 <printf@plt+0x2570>
  4041e8:	ldp	x20, x19, [sp, #64]
  4041ec:	ldp	x22, x21, [sp, #48]
  4041f0:	ldp	x24, x23, [sp, #32]
  4041f4:	ldp	x26, x25, [sp, #16]
  4041f8:	ldp	x29, x30, [sp], #80
  4041fc:	ret
  404200:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404204:	add	x22, x22, #0x526
  404208:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40420c:	add	x8, x8, #0x519
  404210:	cmp	x20, #0x0
  404214:	adrp	x9, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404218:	csel	x20, x8, x20, eq  // eq = none
  40421c:	ldr	x0, [x9, #3720]
  404220:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404224:	add	x8, x8, #0x51f
  404228:	cmp	x19, #0x0
  40422c:	csel	x19, x8, x19, eq  // eq = none
  404230:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404234:	add	x1, x1, #0x536
  404238:	mov	x2, x20
  40423c:	mov	x3, x19
  404240:	mov	x4, x23
  404244:	mov	x5, x22
  404248:	bl	401900 <fprintf@plt>
  40424c:	b	404174 <printf@plt+0x2494>
  404250:	stp	x29, x30, [sp, #-64]!
  404254:	stp	x22, x21, [sp, #32]
  404258:	stp	x20, x19, [sp, #48]
  40425c:	ldr	x8, [x1, #8]
  404260:	mov	x20, x4
  404264:	mov	x22, x3
  404268:	mov	x21, x1
  40426c:	sub	x19, x2, #0x1
  404270:	str	x23, [sp, #16]
  404274:	mov	x29, sp
  404278:	ldrb	w9, [x19, #1]!
  40427c:	cmp	w9, #0x3d
  404280:	b.eq	404278 <printf@plt+0x2598>  // b.none
  404284:	sub	x23, x8, #0x1
  404288:	ldrb	w8, [x23, #1]!
  40428c:	cmp	w8, #0x3d
  404290:	b.eq	404288 <printf@plt+0x25a8>  // b.none
  404294:	mov	x0, x19
  404298:	mov	x1, x23
  40429c:	bl	401ba0 <strcmp@plt>
  4042a0:	cbnz	w0, 4042b8 <printf@plt+0x25d8>
  4042a4:	ldp	x20, x19, [sp, #48]
  4042a8:	ldp	x22, x21, [sp, #32]
  4042ac:	ldr	x23, [sp, #16]
  4042b0:	ldp	x29, x30, [sp], #64
  4042b4:	ret
  4042b8:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4042bc:	add	x8, x8, #0x519
  4042c0:	cmp	x22, #0x0
  4042c4:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4042c8:	add	x9, x9, #0x51f
  4042cc:	csel	x2, x8, x22, eq  // eq = none
  4042d0:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4042d4:	cmp	x20, #0x0
  4042d8:	ldr	x0, [x8, #3720]
  4042dc:	ldr	x4, [x21, #16]
  4042e0:	csel	x3, x9, x20, eq  // eq = none
  4042e4:	mov	x5, x23
  4042e8:	mov	x6, x19
  4042ec:	ldp	x20, x19, [sp, #48]
  4042f0:	ldp	x22, x21, [sp, #32]
  4042f4:	ldr	x23, [sp, #16]
  4042f8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4042fc:	add	x1, x1, #0x58f
  404300:	ldp	x29, x30, [sp], #64
  404304:	b	401900 <fprintf@plt>
  404308:	add	x8, x0, #0x70
  40430c:	mov	x6, x5
  404310:	mov	x5, x4
  404314:	mov	x4, x3
  404318:	mov	x3, x2
  40431c:	mov	x2, x1
  404320:	mov	x1, x8
  404324:	b	4040fc <printf@plt+0x241c>
  404328:	add	x8, x0, #0x78
  40432c:	mov	x6, x5
  404330:	mov	x5, x4
  404334:	mov	x4, x3
  404338:	mov	x3, x2
  40433c:	mov	x2, x1
  404340:	mov	x1, x8
  404344:	b	4040fc <printf@plt+0x241c>
  404348:	stp	x29, x30, [sp, #-32]!
  40434c:	stp	x20, x19, [sp, #16]
  404350:	mov	x20, x1
  404354:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404358:	mov	x19, x0
  40435c:	add	x1, x1, #0x49f
  404360:	mov	x0, x20
  404364:	mov	x29, sp
  404368:	bl	401ba0 <strcmp@plt>
  40436c:	cbz	w0, 4043c8 <printf@plt+0x26e8>
  404370:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404374:	add	x1, x1, #0x494
  404378:	mov	x0, x20
  40437c:	bl	401ba0 <strcmp@plt>
  404380:	cbz	w0, 4043d8 <printf@plt+0x26f8>
  404384:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404388:	add	x1, x1, #0x3f3
  40438c:	mov	x0, x20
  404390:	bl	401ba0 <strcmp@plt>
  404394:	cbz	w0, 4043d0 <printf@plt+0x26f0>
  404398:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40439c:	add	x1, x1, #0x5d6
  4043a0:	mov	x0, x20
  4043a4:	bl	401ba0 <strcmp@plt>
  4043a8:	cbz	w0, 4043d0 <printf@plt+0x26f0>
  4043ac:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4043b0:	add	x1, x1, #0x40b
  4043b4:	mov	x0, x20
  4043b8:	bl	401ba0 <strcmp@plt>
  4043bc:	cbnz	w0, 4043e8 <printf@plt+0x2708>
  4043c0:	str	wzr, [x19, #4]
  4043c4:	b	4043dc <printf@plt+0x26fc>
  4043c8:	str	wzr, [x19, #12]
  4043cc:	b	4043dc <printf@plt+0x26fc>
  4043d0:	str	wzr, [x19, #8]
  4043d4:	b	4043dc <printf@plt+0x26fc>
  4043d8:	str	wzr, [x19]
  4043dc:	ldp	x20, x19, [sp, #16]
  4043e0:	ldp	x29, x30, [sp], #32
  4043e4:	ret
  4043e8:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4043ec:	ldr	x0, [x8, #3720]
  4043f0:	mov	x2, x20
  4043f4:	ldp	x20, x19, [sp, #16]
  4043f8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4043fc:	add	x1, x1, #0x5d9
  404400:	ldp	x29, x30, [sp], #32
  404404:	b	401900 <fprintf@plt>
  404408:	stp	x29, x30, [sp, #-32]!
  40440c:	str	x19, [sp, #16]
  404410:	mov	x19, x1
  404414:	mov	x29, sp
  404418:	cbz	x0, 404420 <printf@plt+0x2740>
  40441c:	bl	401b60 <_ZdaPv@plt>
  404420:	ldrb	w8, [x19]
  404424:	cbz	w8, 404468 <printf@plt+0x2788>
  404428:	mov	x0, x19
  40442c:	bl	401a40 <atoi@plt>
  404430:	mov	w2, w0
  404434:	cmp	w0, #0x2
  404438:	b.cs	404448 <printf@plt+0x2768>  // b.hs, b.nlast
  40443c:	cbz	w2, 40445c <printf@plt+0x277c>
  404440:	mov	w8, #0x30                  	// #48
  404444:	b	404460 <printf@plt+0x2780>
  404448:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40444c:	ldr	x0, [x8, #3720]
  404450:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404454:	add	x1, x1, #0x60b
  404458:	bl	401900 <fprintf@plt>
  40445c:	mov	w8, #0x31                  	// #49
  404460:	strb	w8, [x19]
  404464:	strb	wzr, [x19, #1]
  404468:	mov	x0, x19
  40446c:	ldr	x19, [sp, #16]
  404470:	ldp	x29, x30, [sp], #32
  404474:	ret
  404478:	stp	x29, x30, [sp, #-32]!
  40447c:	str	x19, [sp, #16]
  404480:	mov	x19, x1
  404484:	mov	x29, sp
  404488:	cbz	x0, 404490 <printf@plt+0x27b0>
  40448c:	bl	401b60 <_ZdaPv@plt>
  404490:	mov	x0, x19
  404494:	ldr	x19, [sp, #16]
  404498:	ldp	x29, x30, [sp], #32
  40449c:	ret
  4044a0:	stp	x29, x30, [sp, #-64]!
  4044a4:	str	x23, [sp, #16]
  4044a8:	stp	x22, x21, [sp, #32]
  4044ac:	stp	x20, x19, [sp, #48]
  4044b0:	mov	x29, sp
  4044b4:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4044b8:	mov	x23, x1
  4044bc:	add	x8, x8, #0x51f
  4044c0:	cmp	x4, #0x0
  4044c4:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4044c8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4044cc:	mov	x19, x0
  4044d0:	add	x9, x9, #0x519
  4044d4:	csel	x20, x8, x4, eq  // eq = none
  4044d8:	cmp	x3, #0x0
  4044dc:	add	x1, x1, #0x49f
  4044e0:	mov	x0, x23
  4044e4:	mov	x22, x2
  4044e8:	csel	x21, x9, x3, eq  // eq = none
  4044ec:	bl	401ba0 <strcmp@plt>
  4044f0:	cbz	w0, 4045b0 <printf@plt+0x28d0>
  4044f4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4044f8:	add	x1, x1, #0x494
  4044fc:	mov	x0, x23
  404500:	bl	401ba0 <strcmp@plt>
  404504:	cbz	w0, 40461c <printf@plt+0x293c>
  404508:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40450c:	add	x1, x1, #0x3f3
  404510:	mov	x0, x23
  404514:	bl	401ba0 <strcmp@plt>
  404518:	cbz	w0, 404688 <printf@plt+0x29a8>
  40451c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404520:	add	x1, x1, #0x5d6
  404524:	mov	x0, x23
  404528:	bl	401ba0 <strcmp@plt>
  40452c:	cbz	w0, 4046cc <printf@plt+0x29ec>
  404530:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404534:	add	x1, x1, #0x40b
  404538:	mov	x0, x23
  40453c:	bl	401ba0 <strcmp@plt>
  404540:	cbnz	w0, 404730 <printf@plt+0x2a50>
  404544:	ldr	x23, [x19, #24]
  404548:	mov	w8, #0x1                   	// #1
  40454c:	mov	x0, x22
  404550:	str	w8, [x19, #4]
  404554:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  404558:	mov	x22, x0
  40455c:	cbz	x23, 404568 <printf@plt+0x2888>
  404560:	mov	x0, x23
  404564:	bl	401b60 <_ZdaPv@plt>
  404568:	ldr	x23, [x19, #56]
  40456c:	mov	x0, x21
  404570:	str	x22, [x19, #24]
  404574:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  404578:	mov	x21, x0
  40457c:	cbz	x23, 404588 <printf@plt+0x28a8>
  404580:	mov	x0, x23
  404584:	bl	401b60 <_ZdaPv@plt>
  404588:	ldr	x22, [x19, #88]
  40458c:	mov	x0, x20
  404590:	str	x21, [x19, #56]
  404594:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  404598:	mov	x20, x0
  40459c:	cbz	x22, 4045a8 <printf@plt+0x28c8>
  4045a0:	mov	x0, x22
  4045a4:	bl	401b60 <_ZdaPv@plt>
  4045a8:	str	x20, [x19, #88]
  4045ac:	b	404730 <printf@plt+0x2a50>
  4045b0:	ldr	x23, [x19, #40]
  4045b4:	mov	w8, #0x1                   	// #1
  4045b8:	mov	x0, x22
  4045bc:	str	w8, [x19, #12]
  4045c0:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  4045c4:	mov	x22, x0
  4045c8:	cbz	x23, 4045d4 <printf@plt+0x28f4>
  4045cc:	mov	x0, x23
  4045d0:	bl	401b60 <_ZdaPv@plt>
  4045d4:	ldr	x23, [x19, #72]
  4045d8:	mov	x0, x21
  4045dc:	str	x22, [x19, #40]
  4045e0:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  4045e4:	mov	x21, x0
  4045e8:	cbz	x23, 4045f4 <printf@plt+0x2914>
  4045ec:	mov	x0, x23
  4045f0:	bl	401b60 <_ZdaPv@plt>
  4045f4:	ldr	x22, [x19, #104]
  4045f8:	mov	x0, x20
  4045fc:	str	x21, [x19, #72]
  404600:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  404604:	mov	x20, x0
  404608:	cbz	x22, 404614 <printf@plt+0x2934>
  40460c:	mov	x0, x22
  404610:	bl	401b60 <_ZdaPv@plt>
  404614:	str	x20, [x19, #104]
  404618:	b	404730 <printf@plt+0x2a50>
  40461c:	ldr	x23, [x19, #16]
  404620:	mov	w8, #0x1                   	// #1
  404624:	mov	x0, x22
  404628:	str	w8, [x19]
  40462c:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  404630:	mov	x22, x0
  404634:	cbz	x23, 404640 <printf@plt+0x2960>
  404638:	mov	x0, x23
  40463c:	bl	401b60 <_ZdaPv@plt>
  404640:	ldr	x23, [x19, #48]
  404644:	mov	x0, x21
  404648:	str	x22, [x19, #16]
  40464c:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  404650:	mov	x21, x0
  404654:	cbz	x23, 404660 <printf@plt+0x2980>
  404658:	mov	x0, x23
  40465c:	bl	401b60 <_ZdaPv@plt>
  404660:	ldr	x22, [x19, #80]
  404664:	mov	x0, x20
  404668:	str	x21, [x19, #48]
  40466c:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  404670:	mov	x20, x0
  404674:	cbz	x22, 404680 <printf@plt+0x29a0>
  404678:	mov	x0, x22
  40467c:	bl	401b60 <_ZdaPv@plt>
  404680:	str	x20, [x19, #80]
  404684:	b	404730 <printf@plt+0x2a50>
  404688:	ldr	x23, [x19, #32]
  40468c:	mov	w8, #0x1                   	// #1
  404690:	mov	x0, x22
  404694:	str	w8, [x19, #8]
  404698:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  40469c:	mov	x22, x0
  4046a0:	cbz	x23, 4046ac <printf@plt+0x29cc>
  4046a4:	mov	x0, x23
  4046a8:	bl	401b60 <_ZdaPv@plt>
  4046ac:	ldr	x23, [x19, #64]
  4046b0:	mov	x0, x21
  4046b4:	str	x22, [x19, #32]
  4046b8:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  4046bc:	mov	x21, x0
  4046c0:	cbz	x23, 40470c <printf@plt+0x2a2c>
  4046c4:	mov	x0, x23
  4046c8:	b	404708 <printf@plt+0x2a28>
  4046cc:	ldr	x23, [x19, #32]
  4046d0:	mov	w8, #0x1                   	// #1
  4046d4:	mov	x0, x22
  4046d8:	str	w8, [x19, #8]
  4046dc:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  4046e0:	mov	x1, x0
  4046e4:	mov	x0, x23
  4046e8:	bl	404408 <printf@plt+0x2728>
  4046ec:	ldr	x22, [x19, #64]
  4046f0:	str	x0, [x19, #32]
  4046f4:	mov	x0, x21
  4046f8:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  4046fc:	mov	x21, x0
  404700:	cbz	x22, 40470c <printf@plt+0x2a2c>
  404704:	mov	x0, x22
  404708:	bl	401b60 <_ZdaPv@plt>
  40470c:	ldr	x22, [x19, #96]
  404710:	mov	x0, x20
  404714:	str	x21, [x19, #64]
  404718:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  40471c:	mov	x20, x0
  404720:	cbz	x22, 40472c <printf@plt+0x2a4c>
  404724:	mov	x0, x22
  404728:	bl	401b60 <_ZdaPv@plt>
  40472c:	str	x20, [x19, #96]
  404730:	ldp	x20, x19, [sp, #48]
  404734:	ldp	x22, x21, [sp, #32]
  404738:	ldr	x23, [sp, #16]
  40473c:	ldp	x29, x30, [sp], #64
  404740:	ret
  404744:	stp	x29, x30, [sp, #-32]!
  404748:	stp	x20, x19, [sp, #16]
  40474c:	mov	x29, sp
  404750:	ldrb	w8, [x1]
  404754:	mov	x19, x1
  404758:	mov	x20, x0
  40475c:	cmp	w8, #0x7b
  404760:	b.ne	404774 <printf@plt+0x2a94>  // b.any
  404764:	add	x1, x19, #0x1
  404768:	mov	x0, x20
  40476c:	bl	4044a0 <printf@plt+0x27c0>
  404770:	ldrb	w8, [x19]
  404774:	cmp	w8, #0x7d
  404778:	b.ne	404790 <printf@plt+0x2ab0>  // b.any
  40477c:	add	x1, x19, #0x1
  404780:	mov	x0, x20
  404784:	ldp	x20, x19, [sp, #16]
  404788:	ldp	x29, x30, [sp], #32
  40478c:	b	404348 <printf@plt+0x2668>
  404790:	ldp	x20, x19, [sp, #16]
  404794:	ldp	x29, x30, [sp], #32
  404798:	ret
  40479c:	mov	w0, w7
  4047a0:	cbz	w1, 4047a8 <printf@plt+0x2ac8>
  4047a4:	ret
  4047a8:	stp	x29, x30, [sp, #-16]!
  4047ac:	adrp	x10, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4047b0:	adrp	x11, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4047b4:	add	x10, x10, #0x519
  4047b8:	cmp	x5, #0x0
  4047bc:	ldr	x0, [x11, #3720]
  4047c0:	mov	w8, w2
  4047c4:	csel	x2, x10, x5, eq  // eq = none
  4047c8:	adrp	x10, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4047cc:	mov	x9, x3
  4047d0:	add	x10, x10, #0x51f
  4047d4:	cmp	x6, #0x0
  4047d8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4047dc:	csel	x3, x10, x6, eq  // eq = none
  4047e0:	add	x1, x1, #0x636
  4047e4:	mov	x5, x9
  4047e8:	mov	w6, w8
  4047ec:	mov	x29, sp
  4047f0:	bl	401900 <fprintf@plt>
  4047f4:	mov	w0, wzr
  4047f8:	ldp	x29, x30, [sp], #16
  4047fc:	ret
  404800:	stp	x29, x30, [sp, #-64]!
  404804:	stp	x22, x21, [sp, #32]
  404808:	mov	x21, x1
  40480c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404810:	stp	x20, x19, [sp, #48]
  404814:	mov	w20, w2
  404818:	add	x1, x1, #0x695
  40481c:	mov	w2, #0x2                   	// #2
  404820:	mov	x0, x21
  404824:	stp	x24, x23, [sp, #16]
  404828:	mov	x29, sp
  40482c:	mov	x19, x6
  404830:	mov	x23, x5
  404834:	mov	x24, x4
  404838:	mov	x22, x3
  40483c:	bl	401aa0 <strncmp@plt>
  404840:	cbz	w0, 4048bc <printf@plt+0x2bdc>
  404844:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404848:	add	x1, x1, #0x698
  40484c:	mov	w2, #0x2                   	// #2
  404850:	mov	x0, x21
  404854:	bl	401aa0 <strncmp@plt>
  404858:	cbz	w0, 4048e8 <printf@plt+0x2c08>
  40485c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404860:	add	x1, x1, #0x69b
  404864:	mov	w2, #0x2                   	// #2
  404868:	mov	x0, x21
  40486c:	bl	401aa0 <strncmp@plt>
  404870:	cbz	w0, 404940 <printf@plt+0x2c60>
  404874:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404878:	add	x1, x1, #0x69e
  40487c:	mov	w2, #0x2                   	// #2
  404880:	mov	x0, x21
  404884:	bl	401aa0 <strncmp@plt>
  404888:	cbz	w0, 404948 <printf@plt+0x2c68>
  40488c:	ldrb	w8, [x21]
  404890:	cmp	w8, #0x3e
  404894:	b.eq	40495c <printf@plt+0x2c7c>  // b.none
  404898:	cmp	w8, #0x3d
  40489c:	b.eq	404970 <printf@plt+0x2c90>  // b.none
  4048a0:	cmp	w8, #0x3c
  4048a4:	b.ne	404978 <printf@plt+0x2c98>  // b.any
  4048a8:	add	x0, x21, #0x2
  4048ac:	bl	401a40 <atoi@plt>
  4048b0:	cmp	w0, w20
  4048b4:	b.gt	4048cc <printf@plt+0x2bec>
  4048b8:	b	4048f8 <printf@plt+0x2c18>
  4048bc:	add	x0, x21, #0x2
  4048c0:	bl	401a40 <atoi@plt>
  4048c4:	cmp	w0, w20
  4048c8:	b.lt	4048f8 <printf@plt+0x2c18>  // b.tstop
  4048cc:	ldr	w8, [x19]
  4048d0:	str	w8, [x19]
  4048d4:	ldp	x20, x19, [sp, #48]
  4048d8:	ldp	x22, x21, [sp, #32]
  4048dc:	ldp	x24, x23, [sp, #16]
  4048e0:	ldp	x29, x30, [sp], #64
  4048e4:	ret
  4048e8:	add	x0, x21, #0x2
  4048ec:	bl	401a40 <atoi@plt>
  4048f0:	cmp	w0, w20
  4048f4:	b.le	4048cc <printf@plt+0x2bec>
  4048f8:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4048fc:	adrp	x9, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  404900:	add	x8, x8, #0x519
  404904:	cmp	x24, #0x0
  404908:	ldr	x0, [x9, #3720]
  40490c:	csel	x2, x8, x24, eq  // eq = none
  404910:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404914:	add	x8, x8, #0x51f
  404918:	cmp	x23, #0x0
  40491c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404920:	csel	x3, x8, x23, eq  // eq = none
  404924:	add	x1, x1, #0x636
  404928:	mov	x4, x22
  40492c:	mov	x5, x21
  404930:	mov	w6, w20
  404934:	bl	401900 <fprintf@plt>
  404938:	mov	w8, wzr
  40493c:	b	4048d0 <printf@plt+0x2bf0>
  404940:	add	x0, x21, #0x2
  404944:	b	40497c <printf@plt+0x2c9c>
  404948:	add	x0, x21, #0x2
  40494c:	bl	401a40 <atoi@plt>
  404950:	cmp	w0, w20
  404954:	b.ne	4048cc <printf@plt+0x2bec>  // b.any
  404958:	b	4048f8 <printf@plt+0x2c18>
  40495c:	add	x0, x21, #0x2
  404960:	bl	401a40 <atoi@plt>
  404964:	cmp	w0, w20
  404968:	b.lt	4048cc <printf@plt+0x2bec>  // b.tstop
  40496c:	b	4048f8 <printf@plt+0x2c18>
  404970:	add	x0, x21, #0x1
  404974:	b	40497c <printf@plt+0x2c9c>
  404978:	mov	x0, x21
  40497c:	bl	401a40 <atoi@plt>
  404980:	cmp	w0, w20
  404984:	b.eq	4048cc <printf@plt+0x2bec>  // b.none
  404988:	b	4048f8 <printf@plt+0x2c18>
  40498c:	mov	x6, x0
  404990:	ldr	w8, [x6, #12]!
  404994:	cbz	w8, 4049b4 <printf@plt+0x2cd4>
  404998:	mov	w2, w1
  40499c:	ldr	x1, [x0, #40]
  4049a0:	ldr	x4, [x0, #72]
  4049a4:	ldr	x5, [x0, #104]
  4049a8:	adrp	x3, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4049ac:	add	x3, x3, #0x49f
  4049b0:	b	404800 <printf@plt+0x2b20>
  4049b4:	ret
  4049b8:	mov	x6, x0
  4049bc:	ldr	w8, [x6, #8]!
  4049c0:	cbz	w8, 4049e0 <printf@plt+0x2d00>
  4049c4:	mov	w2, w1
  4049c8:	ldr	x1, [x0, #32]
  4049cc:	ldr	x4, [x0, #64]
  4049d0:	ldr	x5, [x0, #96]
  4049d4:	adrp	x3, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4049d8:	add	x3, x3, #0x3f3
  4049dc:	b	404800 <printf@plt+0x2b20>
  4049e0:	ret
  4049e4:	ldr	w8, [x0]
  4049e8:	cbz	w8, 404a0c <printf@plt+0x2d2c>
  4049ec:	mov	w2, w1
  4049f0:	ldr	x1, [x0, #16]
  4049f4:	ldr	x4, [x0, #48]
  4049f8:	ldr	x5, [x0, #80]
  4049fc:	adrp	x3, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404a00:	add	x3, x3, #0x494
  404a04:	mov	x6, x0
  404a08:	b	404800 <printf@plt+0x2b20>
  404a0c:	ret
  404a10:	mov	x6, x0
  404a14:	ldr	w8, [x6, #4]!
  404a18:	cbz	w8, 404a38 <printf@plt+0x2d58>
  404a1c:	mov	w2, w1
  404a20:	ldr	x1, [x0, #24]
  404a24:	ldr	x4, [x0, #56]
  404a28:	ldr	x5, [x0, #88]
  404a2c:	adrp	x3, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404a30:	add	x3, x3, #0x40b
  404a34:	b	404800 <printf@plt+0x2b20>
  404a38:	ret
  404a3c:	stp	x29, x30, [sp, #-32]!
  404a40:	stp	x20, x19, [sp, #16]
  404a44:	mov	x29, sp
  404a48:	mov	w0, #0x320                 	// #800
  404a4c:	bl	418034 <_Znwm@@Base>
  404a50:	mov	x19, x0
  404a54:	bl	409144 <printf@plt+0x7464>
  404a58:	mov	x0, x19
  404a5c:	ldp	x20, x19, [sp, #16]
  404a60:	ldp	x29, x30, [sp], #32
  404a64:	ret
  404a68:	mov	x20, x0
  404a6c:	mov	x0, x19
  404a70:	bl	4180d8 <_ZdlPv@@Base>
  404a74:	mov	x0, x20
  404a78:	bl	401c50 <_Unwind_Resume@plt>
  404a7c:	stp	x29, x30, [sp, #-16]!
  404a80:	mov	x29, sp
  404a84:	ldr	x0, [x1]
  404a88:	bl	41423c <printf@plt+0x1255c>
  404a8c:	cbz	x0, 404a98 <printf@plt+0x2db8>
  404a90:	ldp	x29, x30, [sp], #16
  404a94:	ret
  404a98:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  404a9c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404aa0:	add	x1, x1, #0xa80
  404aa4:	add	x0, x0, #0x6a1
  404aa8:	mov	x2, x1
  404aac:	mov	x3, x1
  404ab0:	ldp	x29, x30, [sp], #16
  404ab4:	b	412fb8 <printf@plt+0x112d8>
  404ab8:	stp	x29, x30, [sp, #-32]!
  404abc:	str	x19, [sp, #16]
  404ac0:	mov	x29, sp
  404ac4:	mov	x0, x1
  404ac8:	bl	41423c <printf@plt+0x1255c>
  404acc:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  404ad0:	add	x1, x1, #0x41f
  404ad4:	mov	x19, x0
  404ad8:	bl	401ba0 <strcmp@plt>
  404adc:	cbz	w0, 404afc <printf@plt+0x2e1c>
  404ae0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404ae4:	add	x1, x1, #0x84f
  404ae8:	mov	x0, x19
  404aec:	bl	401ba0 <strcmp@plt>
  404af0:	cmp	w0, #0x0
  404af4:	cset	w0, eq  // eq = none
  404af8:	b	404b00 <printf@plt+0x2e20>
  404afc:	mov	w0, #0x1                   	// #1
  404b00:	ldr	x19, [sp, #16]
  404b04:	ldp	x29, x30, [sp], #32
  404b08:	ret
  404b0c:	stp	x29, x30, [sp, #-32]!
  404b10:	stp	x20, x19, [sp, #16]
  404b14:	mov	x29, sp
  404b18:	mov	x0, x1
  404b1c:	mov	x19, x1
  404b20:	bl	41423c <printf@plt+0x1255c>
  404b24:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  404b28:	add	x1, x1, #0x41f
  404b2c:	mov	x20, x0
  404b30:	bl	401ba0 <strcmp@plt>
  404b34:	cbz	w0, 404b64 <printf@plt+0x2e84>
  404b38:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  404b3c:	add	x1, x1, #0x1d6
  404b40:	mov	x0, x20
  404b44:	bl	401ba0 <strcmp@plt>
  404b48:	cbz	w0, 404b74 <printf@plt+0x2e94>
  404b4c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404b50:	add	x1, x1, #0x84f
  404b54:	mov	x0, x20
  404b58:	bl	401ba0 <strcmp@plt>
  404b5c:	cmp	w0, #0x0
  404b60:	csel	x19, x19, xzr, eq  // eq = none
  404b64:	mov	x0, x19
  404b68:	ldp	x20, x19, [sp, #16]
  404b6c:	ldp	x29, x30, [sp], #32
  404b70:	ret
  404b74:	ldp	x20, x19, [sp, #16]
  404b78:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404b7c:	add	x0, x0, #0x84f
  404b80:	mov	x1, xzr
  404b84:	mov	w2, wzr
  404b88:	ldp	x29, x30, [sp], #32
  404b8c:	b	414690 <printf@plt+0x129b0>
  404b90:	stp	x29, x30, [sp, #-32]!
  404b94:	str	x19, [sp, #16]
  404b98:	mov	x29, sp
  404b9c:	mov	x19, x0
  404ba0:	bl	404bbc <printf@plt+0x2edc>
  404ba4:	ldr	w8, [x19, #608]
  404ba8:	add	w8, w8, #0x1
  404bac:	str	w8, [x19, #608]
  404bb0:	ldr	x19, [sp, #16]
  404bb4:	ldp	x29, x30, [sp], #32
  404bb8:	ret
  404bbc:	stp	x29, x30, [sp, #-48]!
  404bc0:	stp	x22, x21, [sp, #16]
  404bc4:	stp	x20, x19, [sp, #32]
  404bc8:	mov	x29, sp
  404bcc:	ldr	w8, [x0, #168]
  404bd0:	cmp	w8, #0x1
  404bd4:	b.lt	404c84 <printf@plt+0x2fa4>  // b.tstop
  404bd8:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  404bdc:	ldr	w22, [x8, #2728]
  404be0:	add	x21, x0, #0xc8
  404be4:	mov	x1, x21
  404be8:	mov	x19, x0
  404bec:	add	x20, x0, #0xa0
  404bf0:	bl	404a7c <printf@plt+0x2d9c>
  404bf4:	ldr	w8, [x19, #268]
  404bf8:	cbz	w8, 404c18 <printf@plt+0x2f38>
  404bfc:	ldr	x1, [x21]
  404c00:	bl	404ab8 <printf@plt+0x2dd8>
  404c04:	cbnz	w0, 404c18 <printf@plt+0x2f38>
  404c08:	ldr	x1, [x21]
  404c0c:	bl	404b0c <printf@plt+0x2e2c>
  404c10:	cbz	x0, 404c18 <printf@plt+0x2f38>
  404c14:	str	x0, [x21]
  404c18:	ldr	w8, [x19, #208]
  404c1c:	mov	w9, #0x8e39                	// #36409
  404c20:	movk	w9, #0x38e3, lsl #16
  404c24:	ldp	w5, w6, [x19, #176]
  404c28:	mul	w8, w8, w22
  404c2c:	ldr	x0, [x19, #528]
  404c30:	ldr	w3, [x19, #608]
  404c34:	ldr	w7, [x19, #184]
  404c38:	smull	x8, w8, w9
  404c3c:	lsr	x9, x8, #63
  404c40:	asr	x8, x8, #36
  404c44:	add	w8, w8, w9
  404c48:	sub	w4, w6, w8
  404c4c:	mov	x1, x21
  404c50:	mov	x2, x20
  404c54:	bl	403498 <printf@plt+0x17b8>
  404c58:	ldur	d0, [x19, #180]
  404c5c:	add	x8, x19, #0xbc
  404c60:	mov	x0, x20
  404c64:	rev64	v1.2s, v0.2s
  404c68:	str	d1, [x19, #336]
  404c6c:	st1	{v0.s}[1], [x8]
  404c70:	str	xzr, [x19, #264]
  404c74:	ldp	x20, x19, [sp, #32]
  404c78:	ldp	x22, x21, [sp, #16]
  404c7c:	ldp	x29, x30, [sp], #48
  404c80:	b	419358 <_ZdlPvm@@Base+0x1274>
  404c84:	ldp	x20, x19, [sp, #32]
  404c88:	ldp	x22, x21, [sp, #16]
  404c8c:	ldp	x29, x30, [sp], #48
  404c90:	ret
  404c94:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  404c98:	ldr	w8, [x8, #576]
  404c9c:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404ca0:	adrp	x10, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404ca4:	add	x9, x9, #0x6ca
  404ca8:	add	x10, x10, #0x6c4
  404cac:	cmp	w8, #0x0
  404cb0:	add	x0, x0, #0x50
  404cb4:	csel	x1, x10, x9, eq  // eq = none
  404cb8:	b	40f314 <printf@plt+0xd634>
  404cbc:	ldr	w8, [x0, #628]
  404cc0:	cmp	w8, #0x1
  404cc4:	str	w8, [x0, #588]
  404cc8:	b.lt	404cf4 <printf@plt+0x3014>  // b.tstop
  404ccc:	ldr	w8, [x0, #564]
  404cd0:	mov	w9, #0x24c                 	// #588
  404cd4:	mov	w10, #0x254                 	// #596
  404cd8:	str	wzr, [x0, #592]
  404cdc:	cmp	w8, #0x0
  404ce0:	csel	x8, x10, x9, gt
  404ce4:	ldr	w2, [x0, #584]
  404ce8:	ldr	w1, [x0, x8]
  404cec:	ldr	w3, [x0, #580]
  404cf0:	b	404cf8 <printf@plt+0x3018>
  404cf4:	ret
  404cf8:	stp	x29, x30, [sp, #-64]!
  404cfc:	str	x23, [sp, #16]
  404d00:	stp	x22, x21, [sp, #32]
  404d04:	stp	x20, x19, [sp, #48]
  404d08:	mov	x29, sp
  404d0c:	ldr	w8, [x0, #592]
  404d10:	cmn	w8, #0x1
  404d14:	b.eq	404d38 <printf@plt+0x3058>  // b.none
  404d18:	ldr	w9, [x0, #584]
  404d1c:	mov	w19, w2
  404d20:	mov	x21, x0
  404d24:	mov	w20, w1
  404d28:	add	w8, w9, w8
  404d2c:	add	w9, w2, w1
  404d30:	cmp	w8, w9
  404d34:	b.ne	404d4c <printf@plt+0x306c>  // b.any
  404d38:	ldp	x20, x19, [sp, #48]
  404d3c:	ldp	x22, x21, [sp, #32]
  404d40:	ldr	x23, [sp, #16]
  404d44:	ldp	x29, x30, [sp], #64
  404d48:	ret
  404d4c:	ldr	x0, [x21, #536]
  404d50:	mov	w22, w3
  404d54:	bl	40e2b8 <printf@plt+0xc5d8>
  404d58:	cbz	w0, 404d64 <printf@plt+0x3084>
  404d5c:	mov	w23, #0x1                   	// #1
  404d60:	b	404d70 <printf@plt+0x3090>
  404d64:	ldr	w8, [x21, #656]
  404d68:	cmp	w8, #0x0
  404d6c:	cset	w23, ne  // ne = any
  404d70:	ldr	x0, [x21, #536]
  404d74:	bl	40e2dc <printf@plt+0xc5fc>
  404d78:	ldr	w5, [x21, #576]
  404d7c:	str	w20, [x21, #592]
  404d80:	str	w19, [x21, #584]
  404d84:	cmp	w5, w22
  404d88:	b.lt	404d90 <printf@plt+0x30b0>  // b.tstop
  404d8c:	str	w22, [x21, #580]
  404d90:	ldr	x0, [x21, #536]
  404d94:	add	x1, x21, #0x50
  404d98:	mov	w3, w20
  404d9c:	mov	w4, w19
  404da0:	mov	w6, w23
  404da4:	ldp	x20, x19, [sp, #48]
  404da8:	ldp	x22, x21, [sp, #32]
  404dac:	ldr	x23, [sp, #16]
  404db0:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404db4:	add	x2, x2, #0xa1e
  404db8:	ldp	x29, x30, [sp], #64
  404dbc:	b	40e95c <printf@plt+0xcc7c>
  404dc0:	ldr	w8, [x0, #564]
  404dc4:	mov	w9, #0x24c                 	// #588
  404dc8:	cmp	w8, #0x0
  404dcc:	mov	w8, #0x254                 	// #596
  404dd0:	csel	x8, x8, x9, gt
  404dd4:	ldr	w0, [x0, x8]
  404dd8:	ret
  404ddc:	stp	x29, x30, [sp, #-48]!
  404de0:	str	x21, [sp, #16]
  404de4:	stp	x20, x19, [sp, #32]
  404de8:	mov	x29, sp
  404dec:	mov	x20, x1
  404df0:	mov	x19, x0
  404df4:	bl	404fac <printf@plt+0x32cc>
  404df8:	ldr	w8, [x19, #568]
  404dfc:	cmp	w8, #0x3
  404e00:	b.ne	404e2c <printf@plt+0x314c>  // b.any
  404e04:	mov	x0, x19
  404e08:	mov	x1, x20
  404e0c:	bl	4050c0 <printf@plt+0x33e0>
  404e10:	ldr	x0, [x19, #536]
  404e14:	ldr	x1, [x20, #64]
  404e18:	ldr	w2, [x20, #72]
  404e1c:	ldp	x20, x19, [sp, #32]
  404e20:	ldr	x21, [sp, #16]
  404e24:	ldp	x29, x30, [sp], #48
  404e28:	b	40e550 <printf@plt+0xc870>
  404e2c:	ldr	x0, [x19, #536]
  404e30:	bl	40e2b8 <printf@plt+0xc5d8>
  404e34:	cbz	w0, 404e40 <printf@plt+0x3160>
  404e38:	mov	w21, #0x1                   	// #1
  404e3c:	b	404e4c <printf@plt+0x316c>
  404e40:	ldr	w8, [x19, #656]
  404e44:	cmp	w8, #0x0
  404e48:	cset	w21, ne  // ne = any
  404e4c:	ldr	x0, [x19, #536]
  404e50:	bl	40e2dc <printf@plt+0xc5fc>
  404e54:	mov	x0, x19
  404e58:	bl	405144 <printf@plt+0x3464>
  404e5c:	ldr	w8, [x19, #568]
  404e60:	cmp	w8, #0x2
  404e64:	b.eq	404e94 <printf@plt+0x31b4>  // b.none
  404e68:	cmp	w8, #0x1
  404e6c:	b.eq	404ed8 <printf@plt+0x31f8>  // b.none
  404e70:	cbnz	w8, 404f1c <printf@plt+0x323c>
  404e74:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  404e78:	ldr	w8, [x8, #576]
  404e7c:	ldr	x0, [x19, #536]
  404e80:	cmp	w8, #0x1
  404e84:	b.ne	404f5c <printf@plt+0x327c>  // b.any
  404e88:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404e8c:	add	x1, x1, #0x6cf
  404e90:	b	404f64 <printf@plt+0x3284>
  404e94:	ldr	w9, [x19, #564]
  404e98:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  404e9c:	mov	w10, #0x24c                 	// #588
  404ea0:	mov	w11, #0x254                 	// #596
  404ea4:	cmp	w9, #0x0
  404ea8:	ldr	w8, [x8, #576]
  404eac:	csel	x9, x11, x10, gt
  404eb0:	ldr	x0, [x19, #536]
  404eb4:	ldr	w4, [x19, #584]
  404eb8:	ldr	w3, [x19, x9]
  404ebc:	ldr	w5, [x19, #580]
  404ec0:	cmp	w8, #0x1
  404ec4:	add	x1, x19, #0x50
  404ec8:	b.ne	404f3c <printf@plt+0x325c>  // b.any
  404ecc:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404ed0:	add	x2, x2, #0x6fa
  404ed4:	b	404f50 <printf@plt+0x3270>
  404ed8:	ldr	w9, [x19, #564]
  404edc:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  404ee0:	mov	w10, #0x24c                 	// #588
  404ee4:	mov	w11, #0x254                 	// #596
  404ee8:	cmp	w9, #0x0
  404eec:	ldr	w8, [x8, #576]
  404ef0:	csel	x9, x11, x10, gt
  404ef4:	ldr	x0, [x19, #536]
  404ef8:	ldr	w4, [x19, #584]
  404efc:	ldr	w3, [x19, x9]
  404f00:	ldr	w5, [x19, #580]
  404f04:	cmp	w8, #0x1
  404f08:	add	x1, x19, #0x50
  404f0c:	b.ne	404f48 <printf@plt+0x3268>  // b.any
  404f10:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x2f1c>
  404f14:	add	x2, x2, #0xb7b
  404f18:	b	404f50 <printf@plt+0x3270>
  404f1c:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  404f20:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404f24:	add	x1, x1, #0xa80
  404f28:	add	x0, x0, #0x716
  404f2c:	mov	x2, x1
  404f30:	mov	x3, x1
  404f34:	bl	412fb8 <printf@plt+0x112d8>
  404f38:	b	404f6c <printf@plt+0x328c>
  404f3c:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404f40:	add	x2, x2, #0x708
  404f44:	b	404f50 <printf@plt+0x3270>
  404f48:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404f4c:	add	x2, x2, #0x6ed
  404f50:	mov	w6, w21
  404f54:	bl	40e95c <printf@plt+0xcc7c>
  404f58:	b	404f6c <printf@plt+0x328c>
  404f5c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  404f60:	add	x1, x1, #0x6de
  404f64:	mov	w2, w21
  404f68:	bl	40e67c <printf@plt+0xc99c>
  404f6c:	ldr	x0, [x19, #536]
  404f70:	ldr	x1, [x20, #64]
  404f74:	ldr	w2, [x20, #72]
  404f78:	bl	40e550 <printf@plt+0xc870>
  404f7c:	ldr	x0, [x19, #536]
  404f80:	bl	40e2dc <printf@plt+0xc5fc>
  404f84:	mov	w8, #0x3                   	// #3
  404f88:	mov	w9, #0x1                   	// #1
  404f8c:	str	w8, [x19, #568]
  404f90:	str	w9, [x19, #516]
  404f94:	str	wzr, [x19, #656]
  404f98:	mov	x0, x19
  404f9c:	ldp	x20, x19, [sp, #32]
  404fa0:	ldr	x21, [sp, #16]
  404fa4:	ldp	x29, x30, [sp], #48
  404fa8:	b	404cbc <printf@plt+0x2fdc>
  404fac:	stp	x29, x30, [sp, #-48]!
  404fb0:	str	x21, [sp, #16]
  404fb4:	stp	x20, x19, [sp, #32]
  404fb8:	mov	x29, sp
  404fbc:	ldr	w8, [x0, #280]
  404fc0:	mov	x19, x0
  404fc4:	mov	x20, x1
  404fc8:	cmn	w8, #0x1
  404fcc:	b.ne	404fd8 <printf@plt+0x32f8>  // b.any
  404fd0:	ldr	w8, [x19, #600]
  404fd4:	str	w8, [x19, #280]
  404fd8:	ldr	x0, [x20]
  404fdc:	ldr	x8, [x19, #272]
  404fe0:	cmp	x0, x8
  404fe4:	b.eq	40501c <printf@plt+0x333c>  // b.none
  404fe8:	cbz	x8, 405004 <printf@plt+0x3324>
  404fec:	mov	x0, x8
  404ff0:	bl	41423c <printf@plt+0x1255c>
  404ff4:	mov	x1, x0
  404ff8:	mov	x0, x19
  404ffc:	bl	408a10 <printf@plt+0x6d30>
  405000:	ldr	x0, [x20]
  405004:	str	x0, [x19, #272]
  405008:	cbz	x0, 40501c <printf@plt+0x333c>
  40500c:	bl	41423c <printf@plt+0x1255c>
  405010:	mov	x1, x0
  405014:	mov	x0, x19
  405018:	bl	408b10 <printf@plt+0x6e30>
  40501c:	ldr	w8, [x19, #280]
  405020:	ldr	w9, [x20, #8]
  405024:	cmp	w8, w9
  405028:	b.eq	405068 <printf@plt+0x3388>  // b.none
  40502c:	mov	x0, x19
  405030:	mov	x1, x20
  405034:	bl	408d94 <printf@plt+0x70b4>
  405038:	ldr	w1, [x19, #280]
  40503c:	cmp	w1, #0x1
  405040:	b.lt	405058 <printf@plt+0x3378>  // b.tstop
  405044:	ldr	w2, [x20, #8]
  405048:	cmp	w2, #0x1
  40504c:	b.lt	405068 <printf@plt+0x3388>  // b.tstop
  405050:	mov	x0, x19
  405054:	bl	408d30 <printf@plt+0x7050>
  405058:	ldr	w8, [x20, #8]
  40505c:	cmp	w8, #0x1
  405060:	b.lt	405068 <printf@plt+0x3388>  // b.tstop
  405064:	str	w8, [x19, #280]
  405068:	add	x21, x19, #0x128
  40506c:	add	x20, x20, #0x18
  405070:	mov	x0, x21
  405074:	mov	x1, x20
  405078:	bl	412108 <printf@plt+0x10428>
  40507c:	cbz	w0, 4050b0 <printf@plt+0x33d0>
  405080:	ldr	x0, [x19, #536]
  405084:	bl	40e4c0 <printf@plt+0xc7e0>
  405088:	ldr	x8, [x20, #32]
  40508c:	ldp	q1, q0, [x20]
  405090:	mov	x1, x21
  405094:	str	x8, [x21, #32]
  405098:	stp	q1, q0, [x21]
  40509c:	ldr	x0, [x19, #536]
  4050a0:	ldp	x20, x19, [sp, #32]
  4050a4:	ldr	x21, [sp, #16]
  4050a8:	ldp	x29, x30, [sp], #48
  4050ac:	b	40e30c <printf@plt+0xc62c>
  4050b0:	ldp	x20, x19, [sp, #32]
  4050b4:	ldr	x21, [sp, #16]
  4050b8:	ldp	x29, x30, [sp], #48
  4050bc:	ret
  4050c0:	stp	x29, x30, [sp, #-32]!
  4050c4:	stp	x20, x19, [sp, #16]
  4050c8:	mov	x29, sp
  4050cc:	mov	x19, x0
  4050d0:	ldr	x0, [x0, #536]
  4050d4:	mov	x20, x1
  4050d8:	bl	40dafc <printf@plt+0xbe1c>
  4050dc:	cbz	w0, 405108 <printf@plt+0x3428>
  4050e0:	ldr	w8, [x19, #336]
  4050e4:	ldr	w9, [x20, #80]
  4050e8:	cmp	w8, w9
  4050ec:	b.ge	405138 <printf@plt+0x3458>  // b.tcont
  4050f0:	ldr	w9, [x19, #144]
  4050f4:	ldr	x0, [x19, #536]
  4050f8:	add	w8, w9, w8
  4050fc:	str	w8, [x19, #336]
  405100:	bl	40ebc4 <printf@plt+0xcee4>
  405104:	b	4050e0 <printf@plt+0x3400>
  405108:	ldr	w8, [x19, #340]
  40510c:	ldr	w9, [x20, #76]
  405110:	cmp	w8, w9
  405114:	b.ne	405128 <printf@plt+0x3448>  // b.any
  405118:	ldr	w8, [x19, #336]
  40511c:	ldr	w9, [x20, #80]
  405120:	cmp	w8, w9
  405124:	b.ge	405138 <printf@plt+0x3458>  // b.tcont
  405128:	ldr	x0, [x19, #536]
  40512c:	ldp	x20, x19, [sp, #16]
  405130:	ldp	x29, x30, [sp], #32
  405134:	b	40ebc4 <printf@plt+0xcee4>
  405138:	ldp	x20, x19, [sp, #16]
  40513c:	ldp	x29, x30, [sp], #32
  405140:	ret
  405144:	stp	x29, x30, [sp, #-32]!
  405148:	str	x19, [sp, #16]
  40514c:	mov	x29, sp
  405150:	ldr	x8, [x0, #552]
  405154:	cbz	x8, 405170 <printf@plt+0x3490>
  405158:	mov	x19, x0
  40515c:	ldr	x0, [x0, #536]
  405160:	bl	40e2dc <printf@plt+0xc5fc>
  405164:	ldr	x0, [x19, #552]
  405168:	bl	40d29c <printf@plt+0xb5bc>
  40516c:	str	xzr, [x19, #552]
  405170:	ldr	x19, [sp, #16]
  405174:	ldp	x29, x30, [sp], #32
  405178:	ret
  40517c:	stp	x29, x30, [sp, #-48]!
  405180:	str	x21, [sp, #16]
  405184:	stp	x20, x19, [sp, #32]
  405188:	mov	x29, sp
  40518c:	ldr	w8, [x1, #92]
  405190:	mov	x19, x1
  405194:	mov	x20, x0
  405198:	cbz	w8, 405218 <printf@plt+0x3538>
  40519c:	ldr	x21, [x19, #64]
  4051a0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4051a4:	add	x1, x1, #0x40e
  4051a8:	mov	w2, #0xb                   	// #11
  4051ac:	mov	x0, x21
  4051b0:	bl	401aa0 <strncmp@plt>
  4051b4:	cbz	w0, 405230 <printf@plt+0x3550>
  4051b8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4051bc:	add	x1, x1, #0x426
  4051c0:	mov	w2, #0xb                   	// #11
  4051c4:	mov	x0, x21
  4051c8:	bl	401aa0 <strncmp@plt>
  4051cc:	cbz	w0, 405230 <printf@plt+0x3550>
  4051d0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4051d4:	add	x1, x1, #0x41a
  4051d8:	mov	w2, #0xb                   	// #11
  4051dc:	mov	x0, x21
  4051e0:	bl	401aa0 <strncmp@plt>
  4051e4:	cbz	w0, 405230 <printf@plt+0x3550>
  4051e8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4051ec:	add	x1, x1, #0x403
  4051f0:	mov	w2, #0xa                   	// #10
  4051f4:	mov	x0, x21
  4051f8:	bl	401aa0 <strncmp@plt>
  4051fc:	cbz	w0, 405230 <printf@plt+0x3550>
  405200:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  405204:	add	x1, x1, #0x432
  405208:	mov	w2, #0xb                   	// #11
  40520c:	mov	x0, x21
  405210:	bl	401aa0 <strncmp@plt>
  405214:	cbz	w0, 405230 <printf@plt+0x3550>
  405218:	mov	x0, x19
  40521c:	bl	402ad4 <printf@plt+0xdf4>
  405220:	cbnz	w0, 405230 <printf@plt+0x3550>
  405224:	mov	x0, x19
  405228:	bl	402a04 <printf@plt+0xd24>
  40522c:	cbz	w0, 405248 <printf@plt+0x3568>
  405230:	mov	x0, x20
  405234:	mov	x1, x19
  405238:	ldp	x20, x19, [sp, #32]
  40523c:	ldr	x21, [sp, #16]
  405240:	ldp	x29, x30, [sp], #48
  405244:	b	405258 <printf@plt+0x3578>
  405248:	ldp	x20, x19, [sp, #32]
  40524c:	ldr	x21, [sp, #16]
  405250:	ldp	x29, x30, [sp], #48
  405254:	ret
  405258:	stp	x29, x30, [sp, #-64]!
  40525c:	str	x23, [sp, #16]
  405260:	stp	x22, x21, [sp, #32]
  405264:	stp	x20, x19, [sp, #48]
  405268:	mov	x29, sp
  40526c:	ldr	x20, [x1, #64]
  405270:	mov	x21, x1
  405274:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  405278:	mov	x19, x0
  40527c:	add	x1, x1, #0x77a
  405280:	mov	w2, #0x9                   	// #9
  405284:	mov	x0, x20
  405288:	bl	401aa0 <strncmp@plt>
  40528c:	cbz	w0, 4055a4 <printf@plt+0x38c4>
  405290:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  405294:	add	x1, x1, #0x784
  405298:	mov	w2, #0x9                   	// #9
  40529c:	mov	x0, x20
  4052a0:	bl	401aa0 <strncmp@plt>
  4052a4:	cbz	w0, 405578 <printf@plt+0x3898>
  4052a8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4052ac:	add	x1, x1, #0x78e
  4052b0:	mov	w2, #0x9                   	// #9
  4052b4:	mov	x0, x20
  4052b8:	bl	401aa0 <strncmp@plt>
  4052bc:	cbz	w0, 4055c0 <printf@plt+0x38e0>
  4052c0:	ldr	w23, [x21, #92]
  4052c4:	cbz	w23, 4052f0 <printf@plt+0x3610>
  4052c8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4052cc:	add	x1, x1, #0x3b8
  4052d0:	mov	x0, x20
  4052d4:	bl	401ba0 <strcmp@plt>
  4052d8:	cbz	w0, 4055dc <printf@plt+0x38fc>
  4052dc:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4052e0:	add	x1, x1, #0x3c4
  4052e4:	mov	x0, x20
  4052e8:	bl	401ba0 <strcmp@plt>
  4052ec:	cbz	w0, 405610 <printf@plt+0x3930>
  4052f0:	add	x22, x20, #0x7
  4052f4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4052f8:	add	x1, x1, #0x49e
  4052fc:	mov	w2, #0x3                   	// #3
  405300:	mov	x0, x22
  405304:	bl	401aa0 <strncmp@plt>
  405308:	cbz	w0, 4055f4 <printf@plt+0x3914>
  40530c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  405310:	add	x1, x1, #0x493
  405314:	mov	w2, #0x3                   	// #3
  405318:	mov	x0, x22
  40531c:	bl	401aa0 <strncmp@plt>
  405320:	cbz	w0, 405628 <printf@plt+0x3948>
  405324:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  405328:	add	x1, x1, #0x798
  40532c:	mov	x0, x22
  405330:	bl	401ba0 <strcmp@plt>
  405334:	cbz	w0, 405654 <printf@plt+0x3974>
  405338:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40533c:	add	x1, x1, #0x7a8
  405340:	mov	x0, x22
  405344:	bl	401ba0 <strcmp@plt>
  405348:	cbz	w0, 40565c <printf@plt+0x397c>
  40534c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  405350:	add	x1, x1, #0x7b5
  405354:	mov	x0, x22
  405358:	bl	401ba0 <strcmp@plt>
  40535c:	cbz	w0, 405664 <printf@plt+0x3984>
  405360:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  405364:	add	x1, x1, #0x4e1
  405368:	mov	w2, #0xb                   	// #11
  40536c:	mov	x0, x22
  405370:	bl	401aa0 <strncmp@plt>
  405374:	cbz	w0, 405680 <printf@plt+0x39a0>
  405378:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40537c:	add	x1, x1, #0x40a
  405380:	mov	w2, #0x3                   	// #3
  405384:	mov	x0, x22
  405388:	bl	401aa0 <strncmp@plt>
  40538c:	cbz	w0, 4056a0 <printf@plt+0x39c0>
  405390:	cbz	w23, 4053a8 <printf@plt+0x36c8>
  405394:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  405398:	add	x1, x1, #0x3d2
  40539c:	mov	x0, x20
  4053a0:	bl	401ba0 <strcmp@plt>
  4053a4:	cbz	w0, 4056cc <printf@plt+0x39ec>
  4053a8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4053ac:	add	x1, x1, #0x7c1
  4053b0:	mov	w2, #0x8                   	// #8
  4053b4:	mov	x0, x22
  4053b8:	bl	401aa0 <strncmp@plt>
  4053bc:	cbz	w0, 4056bc <printf@plt+0x39dc>
  4053c0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4053c4:	add	x1, x1, #0x3f2
  4053c8:	mov	w2, #0x3                   	// #3
  4053cc:	mov	x0, x22
  4053d0:	bl	401aa0 <strncmp@plt>
  4053d4:	cbz	w0, 40570c <printf@plt+0x3a2c>
  4053d8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4053dc:	add	x1, x1, #0x7ca
  4053e0:	mov	w2, #0x3                   	// #3
  4053e4:	mov	x0, x22
  4053e8:	bl	401aa0 <strncmp@plt>
  4053ec:	cbz	w0, 4056f0 <printf@plt+0x3a10>
  4053f0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4053f4:	add	x1, x1, #0x7ce
  4053f8:	mov	w2, #0x3                   	// #3
  4053fc:	mov	x0, x22
  405400:	bl	401aa0 <strncmp@plt>
  405404:	cbz	w0, 4056f0 <printf@plt+0x3a10>
  405408:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40540c:	add	x1, x1, #0x7d2
  405410:	mov	w2, #0x3                   	// #3
  405414:	mov	x0, x22
  405418:	bl	401aa0 <strncmp@plt>
  40541c:	cbz	w0, 405728 <printf@plt+0x3a48>
  405420:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  405424:	add	x1, x1, #0x7d6
  405428:	mov	w2, #0x3                   	// #3
  40542c:	mov	x0, x22
  405430:	bl	401aa0 <strncmp@plt>
  405434:	cbz	w0, 405744 <printf@plt+0x3a64>
  405438:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40543c:	add	x1, x1, #0x7da
  405440:	mov	w2, #0x3                   	// #3
  405444:	mov	x0, x22
  405448:	bl	401aa0 <strncmp@plt>
  40544c:	cbz	w0, 40575c <printf@plt+0x3a7c>
  405450:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  405454:	add	x1, x1, #0x7de
  405458:	mov	w2, #0x3                   	// #3
  40545c:	mov	x0, x22
  405460:	bl	401aa0 <strncmp@plt>
  405464:	cbz	w0, 405774 <printf@plt+0x3a94>
  405468:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40546c:	add	x1, x1, #0x7e2
  405470:	mov	w2, #0x3                   	// #3
  405474:	mov	x0, x22
  405478:	bl	401aa0 <strncmp@plt>
  40547c:	cbz	w0, 405794 <printf@plt+0x3ab4>
  405480:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  405484:	add	x1, x1, #0x7e6
  405488:	mov	w2, #0x3                   	// #3
  40548c:	mov	x0, x22
  405490:	bl	401aa0 <strncmp@plt>
  405494:	cbz	w0, 4057a4 <printf@plt+0x3ac4>
  405498:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40549c:	add	x1, x1, #0x7ea
  4054a0:	mov	x0, x22
  4054a4:	bl	401ba0 <strcmp@plt>
  4054a8:	cbz	w0, 4057c0 <printf@plt+0x3ae0>
  4054ac:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4054b0:	add	x1, x1, #0x7f1
  4054b4:	mov	w2, #0x9                   	// #9
  4054b8:	mov	x0, x22
  4054bc:	bl	401aa0 <strncmp@plt>
  4054c0:	cbz	w0, 4057d8 <printf@plt+0x3af8>
  4054c4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4054c8:	add	x1, x1, #0x7fb
  4054cc:	mov	w2, #0x5                   	// #5
  4054d0:	mov	x0, x22
  4054d4:	bl	401aa0 <strncmp@plt>
  4054d8:	cbz	w0, 405818 <printf@plt+0x3b38>
  4054dc:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4054e0:	add	x1, x1, #0x801
  4054e4:	mov	x0, x22
  4054e8:	bl	401ba0 <strcmp@plt>
  4054ec:	cbz	w0, 405830 <printf@plt+0x3b50>
  4054f0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4054f4:	add	x1, x1, #0x451
  4054f8:	mov	x0, x22
  4054fc:	bl	401ba0 <strcmp@plt>
  405500:	cbz	w0, 405840 <printf@plt+0x3b60>
  405504:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  405508:	add	x1, x1, #0x460
  40550c:	mov	x0, x22
  405510:	bl	401ba0 <strcmp@plt>
  405514:	cbz	w0, 40585c <printf@plt+0x3b7c>
  405518:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40551c:	add	x1, x1, #0x80f
  405520:	mov	w2, #0x5                   	// #5
  405524:	mov	x0, x22
  405528:	bl	401aa0 <strncmp@plt>
  40552c:	cbz	w0, 405874 <printf@plt+0x3b94>
  405530:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  405534:	add	x1, x1, #0x47b
  405538:	mov	w2, #0x4                   	// #4
  40553c:	mov	x0, x22
  405540:	bl	401aa0 <strncmp@plt>
  405544:	cbz	w0, 405890 <printf@plt+0x3bb0>
  405548:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40554c:	add	x1, x1, #0x487
  405550:	mov	w2, #0x4                   	// #4
  405554:	mov	x0, x22
  405558:	bl	401aa0 <strncmp@plt>
  40555c:	cbnz	w0, 40566c <printf@plt+0x398c>
  405560:	mov	x0, x19
  405564:	ldp	x20, x19, [sp, #48]
  405568:	ldp	x22, x21, [sp, #32]
  40556c:	ldr	x23, [sp, #16]
  405570:	ldp	x29, x30, [sp], #64
  405574:	b	407368 <printf@plt+0x5688>
  405578:	ldr	x0, [x19, #536]
  40557c:	bl	40eb44 <printf@plt+0xce64>
  405580:	cbz	w0, 4055a4 <printf@plt+0x38c4>
  405584:	ldr	x8, [x21, #64]
  405588:	add	x0, x19, #0x50
  40558c:	ldp	x20, x19, [sp, #48]
  405590:	ldp	x22, x21, [sp, #32]
  405594:	ldr	x23, [sp, #16]
  405598:	add	x1, x8, #0x9
  40559c:	ldp	x29, x30, [sp], #64
  4055a0:	b	40f314 <printf@plt+0xd634>
  4055a4:	mov	x0, x19
  4055a8:	mov	x1, x21
  4055ac:	ldp	x20, x19, [sp, #48]
  4055b0:	ldp	x22, x21, [sp, #32]
  4055b4:	ldr	x23, [sp, #16]
  4055b8:	ldp	x29, x30, [sp], #64
  4055bc:	b	40745c <printf@plt+0x577c>
  4055c0:	mov	x0, x19
  4055c4:	mov	x1, x21
  4055c8:	ldp	x20, x19, [sp, #48]
  4055cc:	ldp	x22, x21, [sp, #32]
  4055d0:	ldr	x23, [sp, #16]
  4055d4:	ldp	x29, x30, [sp], #64
  4055d8:	b	4074bc <printf@plt+0x57dc>
  4055dc:	mov	x0, x19
  4055e0:	ldp	x20, x19, [sp, #48]
  4055e4:	ldp	x22, x21, [sp, #32]
  4055e8:	ldr	x23, [sp, #16]
  4055ec:	ldp	x29, x30, [sp], #64
  4055f0:	b	405c14 <printf@plt+0x3f34>
  4055f4:	add	x1, x20, #0xa
  4055f8:	mov	x0, x19
  4055fc:	ldp	x20, x19, [sp, #48]
  405600:	ldp	x22, x21, [sp, #32]
  405604:	ldr	x23, [sp, #16]
  405608:	ldp	x29, x30, [sp], #64
  40560c:	b	407198 <printf@plt+0x54b8>
  405610:	mov	x0, x19
  405614:	ldp	x20, x19, [sp, #48]
  405618:	ldp	x22, x21, [sp, #32]
  40561c:	ldr	x23, [sp, #16]
  405620:	ldp	x29, x30, [sp], #64
  405624:	b	406ef8 <printf@plt+0x5218>
  405628:	mov	w8, #0x1                   	// #1
  40562c:	add	x0, x19, #0x2a0
  405630:	mov	w1, #0x1                   	// #1
  405634:	str	w8, [x19, #660]
  405638:	bl	4049e4 <printf@plt+0x2d04>
  40563c:	mov	x0, x19
  405640:	ldp	x20, x19, [sp, #48]
  405644:	ldp	x22, x21, [sp, #32]
  405648:	ldr	x23, [sp, #16]
  40564c:	ldp	x29, x30, [sp], #64
  405650:	b	4070a0 <printf@plt+0x53c0>
  405654:	str	wzr, [x19, #568]
  405658:	b	40566c <printf@plt+0x398c>
  40565c:	mov	w8, #0x2                   	// #2
  405660:	b	405668 <printf@plt+0x3988>
  405664:	mov	w8, #0x1                   	// #1
  405668:	str	w8, [x19, #568]
  40566c:	ldp	x20, x19, [sp, #48]
  405670:	ldp	x22, x21, [sp, #32]
  405674:	ldr	x23, [sp, #16]
  405678:	ldp	x29, x30, [sp], #64
  40567c:	ret
  405680:	add	x2, x20, #0x12
  405684:	mov	x0, x19
  405688:	mov	x1, x21
  40568c:	ldp	x20, x19, [sp, #48]
  405690:	ldp	x22, x21, [sp, #32]
  405694:	ldr	x23, [sp, #16]
  405698:	ldp	x29, x30, [sp], #64
  40569c:	b	4058fc <printf@plt+0x3c1c>
  4056a0:	add	x0, x20, #0xa
  4056a4:	mov	w20, #0x1                   	// #1
  4056a8:	str	w20, [x19, #516]
  4056ac:	bl	401a40 <atoi@plt>
  4056b0:	str	w0, [x19, #652]
  4056b4:	str	w20, [x19, #648]
  4056b8:	b	40566c <printf@plt+0x398c>
  4056bc:	mov	w8, #0x1                   	// #1
  4056c0:	str	w8, [x19, #516]
  4056c4:	str	wzr, [x19, #392]
  4056c8:	b	4056d8 <printf@plt+0x39f8>
  4056cc:	mov	w8, #0x1                   	// #1
  4056d0:	str	w8, [x19, #516]
  4056d4:	str	w8, [x19, #392]
  4056d8:	mov	x0, x19
  4056dc:	ldp	x20, x19, [sp, #48]
  4056e0:	ldp	x22, x21, [sp, #32]
  4056e4:	ldr	x23, [sp, #16]
  4056e8:	ldp	x29, x30, [sp], #64
  4056ec:	b	405c78 <printf@plt+0x3f98>
  4056f0:	add	x1, x20, #0xa
  4056f4:	mov	x0, x19
  4056f8:	ldp	x20, x19, [sp, #48]
  4056fc:	ldp	x22, x21, [sp, #32]
  405700:	ldr	x23, [sp, #16]
  405704:	ldp	x29, x30, [sp], #64
  405708:	b	4067ac <printf@plt+0x4acc>
  40570c:	add	x1, x20, #0xa
  405710:	mov	x0, x19
  405714:	ldp	x20, x19, [sp, #48]
  405718:	ldp	x22, x21, [sp, #32]
  40571c:	ldr	x23, [sp, #16]
  405720:	ldp	x29, x30, [sp], #64
  405724:	b	406d38 <printf@plt+0x5058>
  405728:	add	x1, x20, #0xa
  40572c:	mov	x0, x19
  405730:	ldp	x20, x19, [sp, #48]
  405734:	ldp	x22, x21, [sp, #32]
  405738:	ldr	x23, [sp, #16]
  40573c:	ldp	x29, x30, [sp], #64
  405740:	b	406b58 <printf@plt+0x4e78>
  405744:	add	x0, x20, #0xa
  405748:	bl	401a40 <atoi@plt>
  40574c:	mov	w8, #0x1                   	// #1
  405750:	str	w0, [x19, #636]
  405754:	str	w8, [x19, #632]
  405758:	b	40566c <printf@plt+0x398c>
  40575c:	add	x0, x20, #0xa
  405760:	bl	401a40 <atoi@plt>
  405764:	mov	w8, #0x1                   	// #1
  405768:	str	w0, [x19, #628]
  40576c:	str	w8, [x19, #624]
  405770:	b	40566c <printf@plt+0x398c>
  405774:	ldr	w8, [x19, #572]
  405778:	cbz	w8, 40566c <printf@plt+0x398c>
  40577c:	add	x0, x20, #0xa
  405780:	mov	w8, #0x2                   	// #2
  405784:	str	w8, [x19, #564]
  405788:	bl	401a40 <atoi@plt>
  40578c:	str	w0, [x19, #596]
  405790:	b	40566c <printf@plt+0x398c>
  405794:	add	x0, x20, #0xa
  405798:	bl	401a40 <atoi@plt>
  40579c:	str	w0, [x19, #604]
  4057a0:	b	40566c <printf@plt+0x398c>
  4057a4:	add	x1, x20, #0xa
  4057a8:	mov	x0, x19
  4057ac:	ldp	x20, x19, [sp, #48]
  4057b0:	ldp	x22, x21, [sp, #32]
  4057b4:	ldr	x23, [sp, #16]
  4057b8:	ldp	x29, x30, [sp], #64
  4057bc:	b	406c64 <printf@plt+0x4f84>
  4057c0:	mov	x0, x19
  4057c4:	ldp	x20, x19, [sp, #48]
  4057c8:	ldp	x22, x21, [sp, #32]
  4057cc:	ldr	x23, [sp, #16]
  4057d0:	ldp	x29, x30, [sp], #64
  4057d4:	b	406f60 <printf@plt+0x5280>
  4057d8:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4057dc:	ldrb	w9, [x8, #3780]
  4057e0:	tbnz	w9, #0, 40566c <printf@plt+0x398c>
  4057e4:	mov	w9, #0x1                   	// #1
  4057e8:	add	x1, x20, #0xf
  4057ec:	strb	w9, [x8, #3780]
  4057f0:	ldrb	w8, [x1, #1]!
  4057f4:	cmp	w8, #0x20
  4057f8:	b.eq	4057f0 <printf@plt+0x3b10>  // b.none
  4057fc:	ldp	x20, x19, [sp, #48]
  405800:	ldp	x22, x21, [sp, #32]
  405804:	ldr	x23, [sp, #16]
  405808:	adrp	x0, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40580c:	add	x0, x0, #0xea0
  405810:	ldp	x29, x30, [sp], #64
  405814:	b	418d48 <_ZdlPvm@@Base+0xc64>
  405818:	add	x1, x20, #0xc
  40581c:	ldp	x20, x19, [sp, #48]
  405820:	ldp	x22, x21, [sp, #32]
  405824:	ldr	x23, [sp, #16]
  405828:	ldp	x29, x30, [sp], #64
  40582c:	b	407014 <printf@plt+0x5334>
  405830:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405834:	mov	w9, #0x1                   	// #1
  405838:	strb	w9, [x8, #3792]
  40583c:	b	40566c <printf@plt+0x398c>
  405840:	mov	x0, x19
  405844:	mov	x1, x21
  405848:	ldp	x20, x19, [sp, #48]
  40584c:	ldp	x22, x21, [sp, #32]
  405850:	ldr	x23, [sp, #16]
  405854:	ldp	x29, x30, [sp], #64
  405858:	b	4071f8 <printf@plt+0x5518>
  40585c:	mov	x0, x19
  405860:	ldp	x20, x19, [sp, #48]
  405864:	ldp	x22, x21, [sp, #32]
  405868:	ldr	x23, [sp, #16]
  40586c:	ldp	x29, x30, [sp], #64
  405870:	b	407288 <printf@plt+0x55a8>
  405874:	add	x1, x20, #0xb
  405878:	mov	x0, x19
  40587c:	ldp	x20, x19, [sp, #48]
  405880:	ldp	x22, x21, [sp, #32]
  405884:	ldr	x23, [sp, #16]
  405888:	ldp	x29, x30, [sp], #64
  40588c:	b	4073d8 <printf@plt+0x56f8>
  405890:	add	x1, x20, #0xa
  405894:	mov	x0, x19
  405898:	ldp	x20, x19, [sp, #48]
  40589c:	ldp	x22, x21, [sp, #32]
  4058a0:	ldr	x23, [sp, #16]
  4058a4:	ldp	x29, x30, [sp], #64
  4058a8:	b	4072cc <printf@plt+0x55ec>
  4058ac:	stp	x29, x30, [sp, #-32]!
  4058b0:	str	x19, [sp, #16]
  4058b4:	mov	x19, x0
  4058b8:	mov	x0, x1
  4058bc:	mov	x29, sp
  4058c0:	bl	401a40 <atoi@plt>
  4058c4:	mov	w8, #0x1                   	// #1
  4058c8:	str	w0, [x19, #652]
  4058cc:	str	w8, [x19, #648]
  4058d0:	ldr	x19, [sp, #16]
  4058d4:	ldp	x29, x30, [sp], #32
  4058d8:	ret
  4058dc:	str	wzr, [x0, #568]
  4058e0:	ret
  4058e4:	mov	w8, #0x2                   	// #2
  4058e8:	str	w8, [x0, #568]
  4058ec:	ret
  4058f0:	mov	w8, #0x1                   	// #1
  4058f4:	str	w8, [x0, #568]
  4058f8:	ret
  4058fc:	sub	sp, sp, #0xc0
  405900:	stp	x29, x30, [sp, #144]
  405904:	str	x21, [sp, #160]
  405908:	stp	x20, x19, [sp, #176]
  40590c:	add	x29, sp, #0x90
  405910:	mov	x19, x0
  405914:	mov	x0, x2
  405918:	mov	x20, x1
  40591c:	bl	4059a8 <printf@plt+0x3cc8>
  405920:	mov	x1, x0
  405924:	sub	x0, x29, #0x10
  405928:	bl	418c28 <_ZdlPvm@@Base+0xb44>
  40592c:	ldur	w21, [x29, #-8]
  405930:	cbz	w21, 405968 <printf@plt+0x3c88>
  405934:	add	x0, sp, #0x8
  405938:	mov	w2, #0x78                  	// #120
  40593c:	mov	x1, x20
  405940:	bl	4018b0 <memcpy@plt>
  405944:	ldur	x8, [x29, #-16]
  405948:	str	w21, [sp, #80]
  40594c:	str	x8, [sp, #72]
  405950:	add	x1, sp, #0x8
  405954:	mov	x0, x19
  405958:	bl	404ddc <printf@plt+0x30fc>
  40595c:	add	x0, sp, #0x8
  405960:	bl	40256c <printf@plt+0x88c>
  405964:	b	405970 <printf@plt+0x3c90>
  405968:	mov	w8, #0x3                   	// #3
  40596c:	str	w8, [x19, #568]
  405970:	sub	x0, x29, #0x10
  405974:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405978:	ldp	x20, x19, [sp, #176]
  40597c:	ldr	x21, [sp, #160]
  405980:	ldp	x29, x30, [sp, #144]
  405984:	add	sp, sp, #0xc0
  405988:	ret
  40598c:	mov	x19, x0
  405990:	add	x0, sp, #0x8
  405994:	bl	40256c <printf@plt+0x88c>
  405998:	sub	x0, x29, #0x10
  40599c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  4059a0:	mov	x0, x19
  4059a4:	bl	401c50 <_Unwind_Resume@plt>
  4059a8:	sub	sp, sp, #0xa0
  4059ac:	stp	x29, x30, [sp, #96]
  4059b0:	str	x23, [sp, #112]
  4059b4:	stp	x22, x21, [sp, #128]
  4059b8:	stp	x20, x19, [sp, #144]
  4059bc:	add	x29, sp, #0x60
  4059c0:	mov	x20, x0
  4059c4:	mov	w0, #0x10                  	// #16
  4059c8:	bl	418034 <_Znwm@@Base>
  4059cc:	mov	x19, x0
  4059d0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4059d4:	add	x1, x1, #0xa1e
  4059d8:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  4059dc:	cbz	x20, 4059f8 <printf@plt+0x3d18>
  4059e0:	sub	x20, x20, #0x1
  4059e4:	ldrb	w8, [x20, #1]!
  4059e8:	cmp	w8, #0x20
  4059ec:	b.eq	4059e4 <printf@plt+0x3d04>  // b.none
  4059f0:	mov	w23, wzr
  4059f4:	b	4059fc <printf@plt+0x3d1c>
  4059f8:	mov	w23, #0x1                   	// #1
  4059fc:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  405a00:	add	x1, x1, #0x557
  405a04:	mov	x0, x20
  405a08:	bl	401b90 <fopen@plt>
  405a0c:	cbz	x0, 405b48 <printf@plt+0x3e68>
  405a10:	bl	401950 <fclose@plt>
  405a14:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  405a18:	add	x1, x1, #0x358
  405a1c:	mov	x0, sp
  405a20:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  405a24:	cbz	w23, 405a38 <printf@plt+0x3d58>
  405a28:	add	x0, sp, #0x10
  405a2c:	mov	x1, sp
  405a30:	bl	418c28 <_ZdlPvm@@Base+0xb44>
  405a34:	b	405a60 <printf@plt+0x3d80>
  405a38:	ldr	x21, [sp]
  405a3c:	ldr	w22, [sp, #8]
  405a40:	mov	x0, x20
  405a44:	bl	4018f0 <strlen@plt>
  405a48:	mov	x4, x0
  405a4c:	add	x0, sp, #0x10
  405a50:	mov	x1, x21
  405a54:	mov	w2, w22
  405a58:	mov	x3, x20
  405a5c:	bl	41909c <_ZdlPvm@@Base+0xfb8>
  405a60:	ldr	x1, [sp, #16]
  405a64:	ldr	w2, [sp, #24]
  405a68:	adrp	x3, 41b000 <_ZdlPvm@@Base+0x2f1c>
  405a6c:	add	x3, x3, #0x363
  405a70:	add	x0, sp, #0x20
  405a74:	mov	w4, #0x2                   	// #2
  405a78:	bl	41909c <_ZdlPvm@@Base+0xfb8>
  405a7c:	ldr	x1, [sp, #32]
  405a80:	ldr	w2, [sp, #40]
  405a84:	adrp	x3, 41b000 <_ZdlPvm@@Base+0x2f1c>
  405a88:	add	x3, x3, #0x366
  405a8c:	add	x0, sp, #0x30
  405a90:	mov	w4, #0xb                   	// #11
  405a94:	bl	41909c <_ZdlPvm@@Base+0xfb8>
  405a98:	cbz	w23, 405aac <printf@plt+0x3dcc>
  405a9c:	sub	x0, x29, #0x20
  405aa0:	add	x1, sp, #0x30
  405aa4:	bl	418c28 <_ZdlPvm@@Base+0xb44>
  405aa8:	b	405ad4 <printf@plt+0x3df4>
  405aac:	ldr	x21, [sp, #48]
  405ab0:	ldr	w22, [sp, #56]
  405ab4:	mov	x0, x20
  405ab8:	bl	4018f0 <strlen@plt>
  405abc:	mov	x4, x0
  405ac0:	sub	x0, x29, #0x20
  405ac4:	mov	x1, x21
  405ac8:	mov	w2, w22
  405acc:	mov	x3, x20
  405ad0:	bl	41909c <_ZdlPvm@@Base+0xfb8>
  405ad4:	ldur	x1, [x29, #-32]
  405ad8:	ldur	w2, [x29, #-24]
  405adc:	adrp	x3, 41a000 <_ZdlPvm@@Base+0x1f1c>
  405ae0:	add	x3, x3, #0x752
  405ae4:	sub	x0, x29, #0x10
  405ae8:	mov	w4, #0x2                   	// #2
  405aec:	bl	41909c <_ZdlPvm@@Base+0xfb8>
  405af0:	sub	x1, x29, #0x10
  405af4:	mov	x0, x19
  405af8:	bl	418fb0 <_ZdlPvm@@Base+0xecc>
  405afc:	sub	x0, x29, #0x10
  405b00:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405b04:	sub	x0, x29, #0x20
  405b08:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405b0c:	add	x0, sp, #0x30
  405b10:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405b14:	add	x0, sp, #0x20
  405b18:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405b1c:	add	x0, sp, #0x10
  405b20:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405b24:	mov	x0, sp
  405b28:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405b2c:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  405b30:	ldr	w8, [x8, #576]
  405b34:	cbnz	w8, 405b48 <printf@plt+0x3e68>
  405b38:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  405b3c:	add	x1, x1, #0x372
  405b40:	mov	x0, x19
  405b44:	bl	418f34 <_ZdlPvm@@Base+0xe50>
  405b48:	mov	x0, x19
  405b4c:	ldp	x20, x19, [sp, #144]
  405b50:	ldp	x22, x21, [sp, #128]
  405b54:	ldr	x23, [sp, #112]
  405b58:	ldp	x29, x30, [sp, #96]
  405b5c:	add	sp, sp, #0xa0
  405b60:	ret
  405b64:	mov	x20, x0
  405b68:	sub	x0, x29, #0x10
  405b6c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405b70:	b	405b78 <printf@plt+0x3e98>
  405b74:	mov	x20, x0
  405b78:	sub	x0, x29, #0x20
  405b7c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405b80:	b	405b88 <printf@plt+0x3ea8>
  405b84:	mov	x20, x0
  405b88:	add	x0, sp, #0x30
  405b8c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405b90:	b	405b98 <printf@plt+0x3eb8>
  405b94:	mov	x20, x0
  405b98:	add	x0, sp, #0x20
  405b9c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405ba0:	b	405ba8 <printf@plt+0x3ec8>
  405ba4:	mov	x20, x0
  405ba8:	add	x0, sp, #0x10
  405bac:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405bb0:	mov	x0, sp
  405bb4:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405bb8:	b	405bd0 <printf@plt+0x3ef0>
  405bbc:	mov	x20, x0
  405bc0:	b	405bb0 <printf@plt+0x3ed0>
  405bc4:	mov	x20, x0
  405bc8:	mov	x0, x19
  405bcc:	bl	4180d8 <_ZdlPv@@Base>
  405bd0:	mov	x0, x20
  405bd4:	bl	401c50 <_Unwind_Resume@plt>
  405bd8:	stp	x29, x30, [sp, #-32]!
  405bdc:	stp	x20, x19, [sp, #16]
  405be0:	mov	x29, sp
  405be4:	cmp	w1, #0x1
  405be8:	b.lt	405c08 <printf@plt+0x3f28>  // b.tstop
  405bec:	mov	x19, x0
  405bf0:	add	w20, w1, #0x1
  405bf4:	mov	x0, x19
  405bf8:	bl	405c14 <printf@plt+0x3f34>
  405bfc:	sub	w20, w20, #0x1
  405c00:	cmp	w20, #0x1
  405c04:	b.gt	405bf4 <printf@plt+0x3f14>
  405c08:	ldp	x20, x19, [sp, #16]
  405c0c:	ldp	x29, x30, [sp], #32
  405c10:	ret
  405c14:	stp	x29, x30, [sp, #-32]!
  405c18:	str	x19, [sp, #16]
  405c1c:	mov	x29, sp
  405c20:	ldr	w8, [x0, #572]
  405c24:	mov	x19, x0
  405c28:	cbnz	w8, 405c48 <printf@plt+0x3f68>
  405c2c:	ldr	x0, [x19, #536]
  405c30:	bl	40ebac <printf@plt+0xcecc>
  405c34:	cbz	w0, 405c48 <printf@plt+0x3f68>
  405c38:	ldr	x0, [x19, #536]
  405c3c:	bl	40eb54 <printf@plt+0xce74>
  405c40:	ldr	x0, [x19, #536]
  405c44:	bl	40eac8 <printf@plt+0xcde8>
  405c48:	ldr	w8, [x19, #564]
  405c4c:	mov	w9, #0x24c                 	// #588
  405c50:	mov	w10, #0x254                 	// #596
  405c54:	cmp	w8, #0x0
  405c58:	csel	x8, x10, x9, gt
  405c5c:	ldr	w8, [x19, x8]
  405c60:	ldr	w9, [x19, #584]
  405c64:	add	w8, w9, w8
  405c68:	str	w8, [x19, #336]
  405c6c:	ldr	x19, [sp, #16]
  405c70:	ldp	x29, x30, [sp], #32
  405c74:	ret
  405c78:	sub	sp, sp, #0x60
  405c7c:	stp	x29, x30, [sp, #32]
  405c80:	stp	x24, x23, [sp, #48]
  405c84:	stp	x22, x21, [sp, #64]
  405c88:	stp	x20, x19, [sp, #80]
  405c8c:	add	x29, sp, #0x20
  405c90:	ldr	w8, [x0, #376]
  405c94:	cmp	w8, #0x1
  405c98:	b.ne	405e50 <printf@plt+0x4170>  // b.any
  405c9c:	mov	x19, x0
  405ca0:	ldr	x0, [x0, #528]
  405ca4:	ldr	x8, [x0]
  405ca8:	cbz	x8, 405e50 <printf@plt+0x4170>
  405cac:	bl	403198 <printf@plt+0x14b8>
  405cb0:	ldr	x8, [x19, #528]
  405cb4:	adrp	x21, 41b000 <_ZdlPvm@@Base+0x2f1c>
  405cb8:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x1f1c>
  405cbc:	mov	w24, wzr
  405cc0:	ldr	x8, [x8, #16]
  405cc4:	add	x20, x19, #0x190
  405cc8:	add	x21, x21, #0x364
  405ccc:	add	x22, x22, #0x3dd
  405cd0:	ldr	x23, [x8, #16]
  405cd4:	ldr	w8, [x23, #96]
  405cd8:	cbz	w8, 405d44 <printf@plt+0x4064>
  405cdc:	ldr	x8, [x23, #64]
  405ce0:	add	x0, x8, #0x14
  405ce4:	bl	4059a8 <printf@plt+0x3cc8>
  405ce8:	mov	x1, x0
  405cec:	add	x0, sp, #0x10
  405cf0:	bl	418c28 <_ZdlPvm@@Base+0xb44>
  405cf4:	ldr	w8, [sp, #24]
  405cf8:	cbz	w8, 405d20 <printf@plt+0x4040>
  405cfc:	cbz	w24, 405d0c <printf@plt+0x402c>
  405d00:	mov	x0, x20
  405d04:	mov	x1, x21
  405d08:	bl	418f34 <_ZdlPvm@@Base+0xe50>
  405d0c:	mov	w24, #0x1                   	// #1
  405d10:	str	w24, [x19, #388]
  405d14:	add	x1, sp, #0x10
  405d18:	mov	x0, x20
  405d1c:	bl	418fb0 <_ZdlPvm@@Base+0xecc>
  405d20:	ldr	x0, [x19, #528]
  405d24:	bl	403198 <printf@plt+0x14b8>
  405d28:	ldr	x8, [x19, #528]
  405d2c:	ldr	x9, [x8]
  405d30:	cbz	x9, 405d6c <printf@plt+0x408c>
  405d34:	ldr	x8, [x8, #16]
  405d38:	cmp	x8, x9
  405d3c:	cset	w23, eq  // eq = none
  405d40:	b	405d70 <printf@plt+0x4090>
  405d44:	ldr	w8, [x23, #92]
  405d48:	cbz	w8, 405d84 <printf@plt+0x40a4>
  405d4c:	ldr	x0, [x23, #64]
  405d50:	mov	x1, x22
  405d54:	bl	401ba0 <strcmp@plt>
  405d58:	cbz	w0, 405e68 <printf@plt+0x4188>
  405d5c:	mov	x0, x19
  405d60:	mov	x1, x23
  405d64:	bl	40517c <printf@plt+0x349c>
  405d68:	b	405dcc <printf@plt+0x40ec>
  405d6c:	mov	w23, wzr
  405d70:	add	x0, sp, #0x10
  405d74:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405d78:	ldr	x8, [x19, #528]
  405d7c:	ldr	x9, [x8]
  405d80:	b	405e40 <printf@plt+0x4160>
  405d84:	cbz	w24, 405df0 <printf@plt+0x4110>
  405d88:	ldr	x1, [x23, #64]
  405d8c:	ldr	w2, [x23, #72]
  405d90:	mov	x0, sp
  405d94:	bl	418af4 <_ZdlPvm@@Base+0xa10>
  405d98:	ldr	x3, [sp]
  405d9c:	ldr	w4, [sp, #8]
  405da0:	add	x0, sp, #0x10
  405da4:	mov	w2, #0x1                   	// #1
  405da8:	mov	x1, x21
  405dac:	bl	41909c <_ZdlPvm@@Base+0xfb8>
  405db0:	add	x1, sp, #0x10
  405db4:	mov	x0, x20
  405db8:	bl	418fb0 <_ZdlPvm@@Base+0xecc>
  405dbc:	add	x0, sp, #0x10
  405dc0:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405dc4:	mov	x0, sp
  405dc8:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405dcc:	ldr	x0, [x19, #528]
  405dd0:	bl	403198 <printf@plt+0x14b8>
  405dd4:	ldr	x8, [x19, #528]
  405dd8:	ldr	x9, [x8]
  405ddc:	cbz	x9, 405e3c <printf@plt+0x415c>
  405de0:	ldr	x10, [x8, #16]
  405de4:	cmp	x10, x9
  405de8:	cset	w23, eq  // eq = none
  405dec:	b	405e40 <printf@plt+0x4160>
  405df0:	ldr	x1, [x23, #64]
  405df4:	ldr	w2, [x23, #72]
  405df8:	add	x0, sp, #0x10
  405dfc:	bl	418af4 <_ZdlPvm@@Base+0xa10>
  405e00:	add	x1, sp, #0x10
  405e04:	mov	x0, x20
  405e08:	bl	418fb0 <_ZdlPvm@@Base+0xecc>
  405e0c:	add	x0, sp, #0x10
  405e10:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405e14:	ldr	x0, [x19, #528]
  405e18:	mov	w24, #0x1                   	// #1
  405e1c:	str	w24, [x19, #388]
  405e20:	bl	403198 <printf@plt+0x14b8>
  405e24:	ldr	x8, [x19, #528]
  405e28:	ldr	x9, [x8]
  405e2c:	cbz	x9, 405e3c <printf@plt+0x415c>
  405e30:	ldr	x10, [x8, #16]
  405e34:	mov	w24, #0x1                   	// #1
  405e38:	b	405de4 <printf@plt+0x4104>
  405e3c:	mov	w23, wzr
  405e40:	ldr	x8, [x8, #16]
  405e44:	tbnz	w23, #0, 405cd0 <printf@plt+0x3ff0>
  405e48:	cmp	x8, x9
  405e4c:	b.ne	405cd0 <printf@plt+0x3ff0>  // b.any
  405e50:	ldp	x20, x19, [sp, #80]
  405e54:	ldp	x22, x21, [sp, #64]
  405e58:	ldp	x24, x23, [sp, #48]
  405e5c:	ldp	x29, x30, [sp, #32]
  405e60:	add	sp, sp, #0x60
  405e64:	ret
  405e68:	mov	w8, #0x1                   	// #1
  405e6c:	str	w8, [x19, #388]
  405e70:	b	405e50 <printf@plt+0x4170>
  405e74:	b	405e94 <printf@plt+0x41b4>
  405e78:	mov	x19, x0
  405e7c:	add	x0, sp, #0x10
  405e80:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405e84:	b	405e8c <printf@plt+0x41ac>
  405e88:	mov	x19, x0
  405e8c:	mov	x0, sp
  405e90:	b	405e9c <printf@plt+0x41bc>
  405e94:	mov	x19, x0
  405e98:	add	x0, sp, #0x10
  405e9c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405ea0:	mov	x0, x19
  405ea4:	bl	401c50 <_Unwind_Resume@plt>
  405ea8:	sub	sp, sp, #0x40
  405eac:	stp	x29, x30, [sp, #32]
  405eb0:	stp	x20, x19, [sp, #48]
  405eb4:	add	x29, sp, #0x20
  405eb8:	cbz	x1, 405f84 <printf@plt+0x42a4>
  405ebc:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  405ec0:	ldr	w8, [x8, #576]
  405ec4:	cmp	w8, #0x1
  405ec8:	b.ne	405f84 <printf@plt+0x42a4>  // b.any
  405ecc:	add	x19, x0, #0x50
  405ed0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  405ed4:	mov	x20, x0
  405ed8:	add	x1, x1, #0x72a
  405edc:	mov	x0, x19
  405ee0:	bl	40f314 <printf@plt+0xd634>
  405ee4:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405ee8:	ldrb	w8, [x8, #3784]
  405eec:	cmp	w8, #0x1
  405ef0:	b.ne	405f64 <printf@plt+0x4284>  // b.any
  405ef4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  405ef8:	add	x1, x1, #0x4fe
  405efc:	add	x0, sp, #0x10
  405f00:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  405f04:	ldr	w0, [x20, #420]
  405f08:	mov	x8, sp
  405f0c:	bl	41955c <_ZdlPvm@@Base+0x1478>
  405f10:	add	x0, sp, #0x10
  405f14:	mov	x1, sp
  405f18:	bl	418fb0 <_ZdlPvm@@Base+0xecc>
  405f1c:	mov	x0, sp
  405f20:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405f24:	ldp	w8, w9, [sp, #24]
  405f28:	cmp	w8, w9
  405f2c:	b.lt	405f3c <printf@plt+0x425c>  // b.tstop
  405f30:	add	x0, sp, #0x10
  405f34:	bl	418e5c <_ZdlPvm@@Base+0xd78>
  405f38:	ldr	w8, [sp, #24]
  405f3c:	ldr	x9, [sp, #16]
  405f40:	add	w10, w8, #0x1
  405f44:	str	w10, [sp, #24]
  405f48:	strb	wzr, [x9, w8, sxtw]
  405f4c:	ldr	x1, [sp, #16]
  405f50:	mov	x0, x19
  405f54:	bl	40f314 <printf@plt+0xd634>
  405f58:	add	x0, sp, #0x10
  405f5c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405f60:	b	405f70 <printf@plt+0x4290>
  405f64:	add	x1, x20, #0x1f0
  405f68:	mov	x0, x19
  405f6c:	bl	40f5f0 <printf@plt+0xd910>
  405f70:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  405f74:	add	x1, x1, #0x734
  405f78:	mov	x0, x19
  405f7c:	bl	40f314 <printf@plt+0xd634>
  405f80:	bl	40f448 <printf@plt+0xd768>
  405f84:	ldp	x20, x19, [sp, #48]
  405f88:	ldp	x29, x30, [sp, #32]
  405f8c:	add	sp, sp, #0x40
  405f90:	ret
  405f94:	mov	x19, x0
  405f98:	mov	x0, sp
  405f9c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405fa0:	b	405fac <printf@plt+0x42cc>
  405fa4:	b	405fa8 <printf@plt+0x42c8>
  405fa8:	mov	x19, x0
  405fac:	add	x0, sp, #0x10
  405fb0:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  405fb4:	mov	x0, x19
  405fb8:	bl	401c50 <_Unwind_Resume@plt>
  405fbc:	sub	sp, sp, #0x40
  405fc0:	stp	x29, x30, [sp, #32]
  405fc4:	stp	x20, x19, [sp, #48]
  405fc8:	add	x29, sp, #0x20
  405fcc:	cbz	x1, 406090 <printf@plt+0x43b0>
  405fd0:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  405fd4:	ldr	w8, [x8, #576]
  405fd8:	cbnz	w8, 406090 <printf@plt+0x43b0>
  405fdc:	add	x19, x0, #0x50
  405fe0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  405fe4:	mov	x20, x0
  405fe8:	add	x1, x1, #0x73b
  405fec:	mov	x0, x19
  405ff0:	bl	40f314 <printf@plt+0xd634>
  405ff4:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405ff8:	ldrb	w8, [x8, #3784]
  405ffc:	cmp	w8, #0x1
  406000:	b.ne	406074 <printf@plt+0x4394>  // b.any
  406004:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  406008:	add	x1, x1, #0x4fe
  40600c:	add	x0, sp, #0x10
  406010:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  406014:	ldr	w0, [x20, #420]
  406018:	mov	x8, sp
  40601c:	bl	41955c <_ZdlPvm@@Base+0x1478>
  406020:	add	x0, sp, #0x10
  406024:	mov	x1, sp
  406028:	bl	418fb0 <_ZdlPvm@@Base+0xecc>
  40602c:	mov	x0, sp
  406030:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  406034:	ldp	w8, w9, [sp, #24]
  406038:	cmp	w8, w9
  40603c:	b.lt	40604c <printf@plt+0x436c>  // b.tstop
  406040:	add	x0, sp, #0x10
  406044:	bl	418e5c <_ZdlPvm@@Base+0xd78>
  406048:	ldr	w8, [sp, #24]
  40604c:	ldr	x9, [sp, #16]
  406050:	add	w10, w8, #0x1
  406054:	str	w10, [sp, #24]
  406058:	strb	wzr, [x9, w8, sxtw]
  40605c:	ldr	x1, [sp, #16]
  406060:	mov	x0, x19
  406064:	bl	40f314 <printf@plt+0xd634>
  406068:	add	x0, sp, #0x10
  40606c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  406070:	b	406080 <printf@plt+0x43a0>
  406074:	add	x1, x20, #0x1f0
  406078:	mov	x0, x19
  40607c:	bl	40f5f0 <printf@plt+0xd910>
  406080:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  406084:	add	x1, x1, #0xb1a
  406088:	mov	x0, x19
  40608c:	bl	40f314 <printf@plt+0xd634>
  406090:	ldp	x20, x19, [sp, #48]
  406094:	ldp	x29, x30, [sp, #32]
  406098:	add	sp, sp, #0x40
  40609c:	ret
  4060a0:	mov	x19, x0
  4060a4:	mov	x0, sp
  4060a8:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  4060ac:	b	4060b8 <printf@plt+0x43d8>
  4060b0:	b	4060b4 <printf@plt+0x43d4>
  4060b4:	mov	x19, x0
  4060b8:	add	x0, sp, #0x10
  4060bc:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  4060c0:	mov	x0, x19
  4060c4:	bl	401c50 <_Unwind_Resume@plt>
  4060c8:	sub	sp, sp, #0xb0
  4060cc:	stp	x29, x30, [sp, #96]
  4060d0:	str	x25, [sp, #112]
  4060d4:	stp	x24, x23, [sp, #128]
  4060d8:	stp	x22, x21, [sp, #144]
  4060dc:	stp	x20, x19, [sp, #160]
  4060e0:	add	x29, sp, #0x60
  4060e4:	ldr	w8, [x0, #504]
  4060e8:	cbz	w8, 406448 <printf@plt+0x4768>
  4060ec:	mov	x19, x0
  4060f0:	ldr	x0, [x0, #536]
  4060f4:	bl	40e2b8 <printf@plt+0xc5d8>
  4060f8:	cbz	w0, 406104 <printf@plt+0x4424>
  4060fc:	mov	w20, #0x1                   	// #1
  406100:	b	406110 <printf@plt+0x4430>
  406104:	ldr	w8, [x19, #656]
  406108:	cmp	w8, #0x0
  40610c:	cset	w20, ne  // ne = any
  406110:	ldr	w8, [x19, #488]
  406114:	cmp	w8, #0x8
  406118:	b.lt	406124 <printf@plt+0x4444>  // b.tstop
  40611c:	mov	w8, #0x7                   	// #7
  406120:	str	w8, [x19, #488]
  406124:	ldr	x0, [x19, #536]
  406128:	bl	40e2dc <printf@plt+0xc5fc>
  40612c:	ldr	w8, [x19, #520]
  406130:	ldr	w9, [x19, #488]
  406134:	mov	w10, #0x1                   	// #1
  406138:	adrp	x25, 438000 <stderr@@GLIBC_2.17+0x3178>
  40613c:	add	w8, w8, #0x2
  406140:	cmp	w8, w9
  406144:	str	w10, [x19, #516]
  406148:	b.le	406204 <printf@plt+0x4524>
  40614c:	ldr	w8, [x19, #420]
  406150:	add	w8, w8, #0x1
  406154:	str	w8, [x19, #420]
  406158:	ldr	x21, [x25, #4056]
  40615c:	str	xzr, [sp, #32]
  406160:	str	wzr, [sp, #56]
  406164:	str	x21, [sp, #88]
  406168:	mov	w0, #0x78                  	// #120
  40616c:	bl	418034 <_Znwm@@Base>
  406170:	mov	x8, #0xffffffffffffffff    	// #-1
  406174:	str	xzr, [x0]
  406178:	str	wzr, [x0, #24]
  40617c:	stp	x21, xzr, [x0, #56]
  406180:	str	wzr, [x0, #72]
  406184:	str	wzr, [x0, #92]
  406188:	stur	xzr, [x0, #108]
  40618c:	stur	xzr, [x0, #100]
  406190:	str	wzr, [x0, #116]
  406194:	stur	x8, [x0, #76]
  406198:	stur	x8, [x0, #84]
  40619c:	ldr	x1, [x19, #496]
  4061a0:	ldr	w2, [x19, #504]
  4061a4:	mov	x22, x0
  4061a8:	add	x0, x19, #0x1a8
  4061ac:	bl	4023a8 <printf@plt+0x6c8>
  4061b0:	ldr	w3, [x19, #504]
  4061b4:	ldr	w4, [x19, #420]
  4061b8:	ldr	w5, [x19, #488]
  4061bc:	mov	x2, x0
  4061c0:	add	x1, sp, #0x20
  4061c4:	mov	x0, x22
  4061c8:	mov	w6, w4
  4061cc:	mov	w7, w5
  4061d0:	bl	4025a4 <printf@plt+0x8c4>
  4061d4:	ldr	w2, [x19, #420]
  4061d8:	add	x0, x19, #0x1b8
  4061dc:	mov	x1, x22
  4061e0:	mov	w3, w2
  4061e4:	mov	w4, w2
  4061e8:	mov	w5, w2
  4061ec:	mov	w6, w2
  4061f0:	bl	403088 <printf@plt+0x13a8>
  4061f4:	add	x8, sp, #0x20
  4061f8:	add	x0, x8, #0x18
  4061fc:	bl	412048 <printf@plt+0x10368>
  406200:	b	406208 <printf@plt+0x4528>
  406204:	mov	x22, xzr
  406208:	add	x21, x19, #0x50
  40620c:	mov	x0, x21
  406210:	add	x23, x19, #0x1f0
  406214:	bl	40f448 <printf@plt+0xd768>
  406218:	bl	40f448 <printf@plt+0xd768>
  40621c:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406220:	ldrb	w8, [x8, #3788]
  406224:	cmp	w8, #0x1
  406228:	b.ne	40627c <printf@plt+0x459c>  // b.any
  40622c:	ldr	x0, [x19, #536]
  406230:	bl	40eb44 <printf@plt+0xce64>
  406234:	cbnz	w0, 406240 <printf@plt+0x4560>
  406238:	ldr	x0, [x19, #536]
  40623c:	bl	40ea00 <printf@plt+0xcd20>
  406240:	ldr	w8, [x19, #488]
  406244:	cmp	w8, #0x3
  406248:	b.gt	4062f4 <printf@plt+0x4614>
  40624c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  406250:	add	x1, x1, #0x741
  406254:	mov	x0, x21
  406258:	bl	40f314 <printf@plt+0xd634>
  40625c:	mov	x0, x21
  406260:	mov	x1, x23
  406264:	bl	40f5f0 <printf@plt+0xd910>
  406268:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40626c:	add	x1, x1, #0x755
  406270:	mov	x0, x21
  406274:	bl	40f314 <printf@plt+0xd634>
  406278:	b	406310 <printf@plt+0x4630>
  40627c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  406280:	add	x1, x1, #0x766
  406284:	mov	x0, x21
  406288:	bl	40f314 <printf@plt+0xd634>
  40628c:	ldr	w1, [x19, #488]
  406290:	mov	x0, x21
  406294:	bl	40f624 <printf@plt+0xd944>
  406298:	mov	x0, x19
  40629c:	mov	x1, x22
  4062a0:	bl	405fbc <printf@plt+0x42dc>
  4062a4:	adrp	x24, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4062a8:	add	x24, x24, #0x753
  4062ac:	mov	x0, x21
  4062b0:	mov	x1, x24
  4062b4:	bl	40f314 <printf@plt+0xd634>
  4062b8:	mov	x0, x21
  4062bc:	mov	x1, x23
  4062c0:	bl	40f5f0 <printf@plt+0xd910>
  4062c4:	bl	40f448 <printf@plt+0xd768>
  4062c8:	mov	x0, x19
  4062cc:	mov	x1, x22
  4062d0:	bl	405ea8 <printf@plt+0x41c8>
  4062d4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4062d8:	add	x1, x1, #0x769
  4062dc:	mov	x0, x21
  4062e0:	bl	40f314 <printf@plt+0xd634>
  4062e4:	ldr	w1, [x19, #488]
  4062e8:	mov	x0, x21
  4062ec:	bl	40f624 <printf@plt+0xd944>
  4062f0:	b	406328 <printf@plt+0x4648>
  4062f4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4062f8:	add	x1, x1, #0x762
  4062fc:	mov	x0, x21
  406300:	bl	40f314 <printf@plt+0xd634>
  406304:	mov	x0, x21
  406308:	mov	x1, x23
  40630c:	bl	40f5f0 <printf@plt+0xd910>
  406310:	bl	40f448 <printf@plt+0xd768>
  406314:	mov	x0, x19
  406318:	mov	x1, x22
  40631c:	bl	405ea8 <printf@plt+0x41c8>
  406320:	adrp	x24, 41a000 <_ZdlPvm@@Base+0x1f1c>
  406324:	add	x24, x24, #0x75d
  406328:	mov	x0, x21
  40632c:	mov	x1, x24
  406330:	bl	40f314 <printf@plt+0xd634>
  406334:	bl	40f448 <printf@plt+0xd768>
  406338:	ldr	x23, [x25, #4056]
  40633c:	str	xzr, [sp, #32]
  406340:	str	wzr, [sp, #56]
  406344:	str	x23, [sp, #88]
  406348:	mov	w0, #0x78                  	// #120
  40634c:	bl	418034 <_Znwm@@Base>
  406350:	mov	x22, x0
  406354:	stp	x23, xzr, [x0, #56]
  406358:	mov	x8, #0xffffffffffffffff    	// #-1
  40635c:	add	x23, x19, #0x38
  406360:	str	xzr, [x0]
  406364:	str	wzr, [x0, #24]
  406368:	str	wzr, [x0, #72]
  40636c:	str	wzr, [x0, #92]
  406370:	stur	xzr, [x0, #108]
  406374:	stur	xzr, [x0, #100]
  406378:	str	wzr, [x0, #116]
  40637c:	stur	x8, [x0, #76]
  406380:	stur	x8, [x0, #84]
  406384:	add	x8, sp, #0x10
  406388:	mov	x0, x23
  40638c:	bl	4021f4 <printf@plt+0x514>
  406390:	ldr	x1, [sp, #16]
  406394:	ldr	w2, [sp, #24]
  406398:	add	x0, x19, #0x1a8
  40639c:	bl	4023a8 <printf@plt+0x6c8>
  4063a0:	mov	x24, x0
  4063a4:	mov	x8, sp
  4063a8:	mov	x0, x23
  4063ac:	bl	4021f4 <printf@plt+0x514>
  4063b0:	ldr	w3, [sp, #8]
  4063b4:	ldr	w4, [x19, #420]
  4063b8:	ldr	w5, [x19, #488]
  4063bc:	add	x1, sp, #0x20
  4063c0:	mov	x0, x22
  4063c4:	mov	x2, x24
  4063c8:	mov	w6, w4
  4063cc:	mov	w7, w5
  4063d0:	bl	4025a4 <printf@plt+0x8c4>
  4063d4:	mov	x0, sp
  4063d8:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  4063dc:	add	x0, sp, #0x10
  4063e0:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  4063e4:	ldr	w2, [x19, #420]
  4063e8:	add	x0, x19, #0x1d0
  4063ec:	mov	x1, x22
  4063f0:	mov	w3, w2
  4063f4:	mov	w4, w2
  4063f8:	mov	w5, w2
  4063fc:	mov	w6, w2
  406400:	bl	403088 <printf@plt+0x13a8>
  406404:	ldr	w8, [x19, #564]
  406408:	mov	w9, #0x24c                 	// #588
  40640c:	mov	w10, #0x254                 	// #596
  406410:	ldr	x0, [x19, #536]
  406414:	cmp	w8, #0x0
  406418:	csel	x8, x10, x9, gt
  40641c:	ldr	w4, [x19, #584]
  406420:	ldr	w3, [x19, x8]
  406424:	ldr	w5, [x19, #580]
  406428:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40642c:	add	x2, x2, #0xa1e
  406430:	mov	x1, x21
  406434:	mov	w6, w20
  406438:	bl	40e95c <printf@plt+0xcc7c>
  40643c:	add	x8, sp, #0x20
  406440:	add	x0, x8, #0x18
  406444:	bl	412048 <printf@plt+0x10368>
  406448:	ldp	x20, x19, [sp, #160]
  40644c:	ldp	x22, x21, [sp, #144]
  406450:	ldp	x24, x23, [sp, #128]
  406454:	ldr	x25, [sp, #112]
  406458:	ldp	x29, x30, [sp, #96]
  40645c:	add	sp, sp, #0xb0
  406460:	ret
  406464:	mov	x19, x0
  406468:	mov	x0, sp
  40646c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  406470:	b	40647c <printf@plt+0x479c>
  406474:	b	406478 <printf@plt+0x4798>
  406478:	mov	x19, x0
  40647c:	add	x0, sp, #0x10
  406480:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  406484:	b	406494 <printf@plt+0x47b4>
  406488:	b	406490 <printf@plt+0x47b0>
  40648c:	b	406490 <printf@plt+0x47b0>
  406490:	mov	x19, x0
  406494:	add	x8, sp, #0x20
  406498:	add	x0, x8, #0x18
  40649c:	bl	412048 <printf@plt+0x10368>
  4064a0:	mov	x0, x19
  4064a4:	bl	401c50 <_Unwind_Resume@plt>
  4064a8:	stp	x29, x30, [sp, #-48]!
  4064ac:	stp	x22, x21, [sp, #16]
  4064b0:	stp	x20, x19, [sp, #32]
  4064b4:	mov	x29, sp
  4064b8:	mov	w20, w1
  4064bc:	mov	x19, x0
  4064c0:	cbz	w1, 406514 <printf@plt+0x4834>
  4064c4:	add	w8, w20, #0x1
  4064c8:	cmp	w20, #0x1
  4064cc:	str	w8, [x19, #488]
  4064d0:	b.lt	406504 <printf@plt+0x4824>  // b.tstop
  4064d4:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  4064d8:	ldr	w8, [x8, #580]
  4064dc:	cmp	w20, w8
  4064e0:	b.ge	406504 <printf@plt+0x4824>  // b.tcont
  4064e4:	ldr	w8, [x19, #416]
  4064e8:	mov	x0, x19
  4064ec:	add	w8, w8, #0x1
  4064f0:	str	w8, [x19, #416]
  4064f4:	ldp	x20, x19, [sp, #32]
  4064f8:	ldp	x22, x21, [sp, #16]
  4064fc:	ldp	x29, x30, [sp], #48
  406500:	b	4065ac <printf@plt+0x48cc>
  406504:	ldp	x20, x19, [sp, #32]
  406508:	ldp	x22, x21, [sp, #16]
  40650c:	ldp	x29, x30, [sp], #48
  406510:	ret
  406514:	ldr	w9, [x19, #504]
  406518:	cmp	w9, #0x1
  40651c:	b.lt	4065a4 <printf@plt+0x48c4>  // b.tstop
  406520:	ldr	x8, [x19, #496]
  406524:	adrp	x21, 41b000 <_ZdlPvm@@Base+0x2f1c>
  406528:	mov	x22, xzr
  40652c:	mov	w20, wzr
  406530:	add	x21, x21, #0x33c
  406534:	ldrb	w10, [x8, x22]
  406538:	cmp	w10, #0x2e
  40653c:	b.eq	40656c <printf@plt+0x488c>  // b.none
  406540:	cmp	x22, w9, sxtw
  406544:	b.lt	40655c <printf@plt+0x487c>  // b.tstop
  406548:	mov	w0, #0x62                  	// #98
  40654c:	mov	x1, x21
  406550:	bl	411fbc <printf@plt+0x102dc>
  406554:	ldr	x8, [x19, #496]
  406558:	ldrb	w10, [x8, x22]
  40655c:	sub	w9, w10, #0x30
  406560:	cmp	w9, #0x9
  406564:	b.hi	4064c4 <printf@plt+0x47e4>  // b.pmore
  406568:	ldr	w9, [x19, #504]
  40656c:	cmp	x22, w9, sxtw
  406570:	b.lt	406588 <printf@plt+0x48a8>  // b.tstop
  406574:	mov	w0, #0x62                  	// #98
  406578:	mov	x1, x21
  40657c:	bl	411fbc <printf@plt+0x102dc>
  406580:	ldr	x8, [x19, #496]
  406584:	ldr	w9, [x19, #504]
  406588:	ldrb	w10, [x8, x22]
  40658c:	add	x22, x22, #0x1
  406590:	cmp	w10, #0x2e
  406594:	cinc	w20, w20, eq  // eq = none
  406598:	cmp	x22, w9, sxtw
  40659c:	b.lt	406534 <printf@plt+0x4854>  // b.tstop
  4065a0:	b	4064c4 <printf@plt+0x47e4>
  4065a4:	mov	w20, wzr
  4065a8:	b	4064c4 <printf@plt+0x47e4>
  4065ac:	sub	sp, sp, #0x60
  4065b0:	stp	x29, x30, [sp, #48]
  4065b4:	str	x21, [sp, #64]
  4065b8:	stp	x20, x19, [sp, #80]
  4065bc:	add	x29, sp, #0x30
  4065c0:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4065c4:	ldrb	w8, [x8, #3780]
  4065c8:	cmp	w8, #0x1
  4065cc:	b.ne	40674c <printf@plt+0x4a6c>  // b.any
  4065d0:	mov	x20, x0
  4065d4:	ldr	x0, [x0, #536]
  4065d8:	bl	40e2dc <printf@plt+0xc5fc>
  4065dc:	add	x19, x20, #0x50
  4065e0:	mov	x0, x19
  4065e4:	bl	40f12c <printf@plt+0xd44c>
  4065e8:	ldr	x8, [x20, #72]
  4065ec:	add	x21, x20, #0x38
  4065f0:	cbz	x8, 4065fc <printf@plt+0x491c>
  4065f4:	ldr	x1, [x8]
  4065f8:	b	406600 <printf@plt+0x4920>
  4065fc:	mov	x1, xzr
  406600:	mov	x0, x19
  406604:	bl	40f0b4 <printf@plt+0xd3d4>
  406608:	mov	w3, #0x1                   	// #1
  40660c:	mov	x0, xzr
  406610:	mov	x1, xzr
  406614:	mov	x2, xzr
  406618:	bl	419bf0 <_ZdlPvm@@Base+0x1b0c>
  40661c:	mov	x1, x0
  406620:	mov	x0, x21
  406624:	bl	4020ec <printf@plt+0x40c>
  406628:	adrp	x1, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40662c:	add	x1, x1, #0xea0
  406630:	sub	x0, x29, #0x10
  406634:	bl	418c28 <_ZdlPvm@@Base+0xb44>
  406638:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  40663c:	add	x1, x1, #0x10a
  406640:	add	x0, sp, #0x10
  406644:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  406648:	sub	x0, x29, #0x10
  40664c:	add	x1, sp, #0x10
  406650:	bl	418fb0 <_ZdlPvm@@Base+0xecc>
  406654:	add	x0, sp, #0x10
  406658:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40665c:	ldr	w0, [x20, #416]
  406660:	add	x8, sp, #0x10
  406664:	bl	41955c <_ZdlPvm@@Base+0x1478>
  406668:	sub	x0, x29, #0x10
  40666c:	add	x1, sp, #0x10
  406670:	bl	418fb0 <_ZdlPvm@@Base+0xecc>
  406674:	add	x0, sp, #0x10
  406678:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40667c:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  406680:	ldr	w8, [x8, #576]
  406684:	cbz	w8, 4066a8 <printf@plt+0x49c8>
  406688:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40668c:	add	x1, x1, #0x774
  406690:	add	x0, sp, #0x10
  406694:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  406698:	sub	x0, x29, #0x10
  40669c:	add	x1, sp, #0x10
  4066a0:	bl	418fb0 <_ZdlPvm@@Base+0xecc>
  4066a4:	b	4066c4 <printf@plt+0x49e4>
  4066a8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4066ac:	add	x1, x1, #0x76d
  4066b0:	add	x0, sp, #0x10
  4066b4:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  4066b8:	sub	x0, x29, #0x10
  4066bc:	add	x1, sp, #0x10
  4066c0:	bl	418fb0 <_ZdlPvm@@Base+0xecc>
  4066c4:	add	x0, sp, #0x10
  4066c8:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  4066cc:	ldp	w8, w9, [x29, #-8]
  4066d0:	cmp	w8, w9
  4066d4:	b.lt	4066e4 <printf@plt+0x4a04>  // b.tstop
  4066d8:	sub	x0, x29, #0x10
  4066dc:	bl	418e5c <_ZdlPvm@@Base+0xd78>
  4066e0:	ldur	w8, [x29, #-8]
  4066e4:	ldur	x9, [x29, #-16]
  4066e8:	add	w10, w8, #0x1
  4066ec:	stur	w10, [x29, #-8]
  4066f0:	strb	wzr, [x9, w8, sxtw]
  4066f4:	mov	x0, sp
  4066f8:	sub	x1, x29, #0x10
  4066fc:	bl	418c28 <_ZdlPvm@@Base+0xb44>
  406700:	ldr	x8, [x20, #72]
  406704:	cbz	x8, 406720 <printf@plt+0x4a40>
  406708:	add	x0, x8, #0x18
  40670c:	mov	x1, sp
  406710:	bl	418c9c <_ZdlPvm@@Base+0xbb8>
  406714:	ldr	x8, [x20, #72]
  406718:	mov	w9, #0x1                   	// #1
  40671c:	str	w9, [x8, #16]
  406720:	mov	x0, sp
  406724:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  406728:	ldr	x8, [x20, #72]
  40672c:	cbz	x8, 406738 <printf@plt+0x4a58>
  406730:	ldr	x1, [x8]
  406734:	b	40673c <printf@plt+0x4a5c>
  406738:	mov	x1, xzr
  40673c:	mov	x0, x19
  406740:	bl	40f0b4 <printf@plt+0xd3d4>
  406744:	sub	x0, x29, #0x10
  406748:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40674c:	ldp	x20, x19, [sp, #80]
  406750:	ldr	x21, [sp, #64]
  406754:	ldp	x29, x30, [sp, #48]
  406758:	add	sp, sp, #0x60
  40675c:	ret
  406760:	b	406784 <printf@plt+0x4aa4>
  406764:	b	406798 <printf@plt+0x4ab8>
  406768:	mov	x19, x0
  40676c:	mov	x0, sp
  406770:	b	40678c <printf@plt+0x4aac>
  406774:	b	406784 <printf@plt+0x4aa4>
  406778:	b	406798 <printf@plt+0x4ab8>
  40677c:	b	406784 <printf@plt+0x4aa4>
  406780:	b	406798 <printf@plt+0x4ab8>
  406784:	mov	x19, x0
  406788:	add	x0, sp, #0x10
  40678c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  406790:	b	40679c <printf@plt+0x4abc>
  406794:	b	406798 <printf@plt+0x4ab8>
  406798:	mov	x19, x0
  40679c:	sub	x0, x29, #0x10
  4067a0:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  4067a4:	mov	x0, x19
  4067a8:	bl	401c50 <_Unwind_Resume@plt>
  4067ac:	sub	sp, sp, #0x70
  4067b0:	stp	x29, x30, [sp, #16]
  4067b4:	stp	x28, x27, [sp, #32]
  4067b8:	stp	x26, x25, [sp, #48]
  4067bc:	stp	x24, x23, [sp, #64]
  4067c0:	stp	x22, x21, [sp, #80]
  4067c4:	stp	x20, x19, [sp, #96]
  4067c8:	add	x29, sp, #0x10
  4067cc:	mov	x19, x0
  4067d0:	mov	x0, x1
  4067d4:	bl	401a40 <atoi@plt>
  4067d8:	add	x21, x19, #0x1f0
  4067dc:	mov	w20, w0
  4067e0:	mov	x0, x21
  4067e4:	bl	419358 <_ZdlPvm@@Base+0x1274>
  4067e8:	ldr	x9, [x19, #528]
  4067ec:	ldr	x8, [x9, #16]
  4067f0:	ldr	x10, [x9]
  4067f4:	ldr	x8, [x8]
  4067f8:	cmp	x10, x8
  4067fc:	str	x8, [x9, #16]
  406800:	b.eq	4069c4 <printf@plt+0x4ce4>  // b.none
  406804:	ldr	x27, [x8, #16]
  406808:	adrp	x28, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40680c:	mov	w25, #0x1                   	// #1
  406810:	add	x28, x28, #0x3f6
  406814:	ldr	w22, [x27, #80]
  406818:	adrp	x24, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40681c:	ldr	w8, [x27, #96]
  406820:	cbz	w8, 40687c <printf@plt+0x4b9c>
  406824:	ldr	x8, [x27, #64]
  406828:	add	x0, x8, #0x14
  40682c:	bl	4059a8 <printf@plt+0x3cc8>
  406830:	mov	x1, x0
  406834:	mov	x0, sp
  406838:	bl	418c28 <_ZdlPvm@@Base+0xb44>
  40683c:	ldr	w8, [sp, #8]
  406840:	cbz	w8, 406870 <printf@plt+0x4b90>
  406844:	strb	w25, [x24, #3784]
  406848:	ldr	w8, [x27, #80]
  40684c:	cmp	w22, w8
  406850:	b.ge	406864 <printf@plt+0x4b84>  // b.tcont
  406854:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  406858:	mov	x0, x21
  40685c:	add	x1, x1, #0x364
  406860:	bl	418f34 <_ZdlPvm@@Base+0xe50>
  406864:	mov	x1, sp
  406868:	mov	x0, x21
  40686c:	bl	418fb0 <_ZdlPvm@@Base+0xecc>
  406870:	mov	x0, sp
  406874:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  406878:	b	406920 <printf@plt+0x4c40>
  40687c:	ldr	w23, [x27, #92]
  406880:	cbz	w23, 406900 <printf@plt+0x4c20>
  406884:	ldr	x26, [x27, #64]
  406888:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40688c:	mov	w2, #0xb                   	// #11
  406890:	add	x1, x1, #0x40e
  406894:	mov	x0, x26
  406898:	bl	401aa0 <strncmp@plt>
  40689c:	cbz	w0, 406914 <printf@plt+0x4c34>
  4068a0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4068a4:	mov	w2, #0xb                   	// #11
  4068a8:	mov	x0, x26
  4068ac:	add	x1, x1, #0x426
  4068b0:	bl	401aa0 <strncmp@plt>
  4068b4:	cbz	w0, 406914 <printf@plt+0x4c34>
  4068b8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4068bc:	mov	w2, #0xb                   	// #11
  4068c0:	mov	x0, x26
  4068c4:	add	x1, x1, #0x41a
  4068c8:	bl	401aa0 <strncmp@plt>
  4068cc:	cbz	w0, 406914 <printf@plt+0x4c34>
  4068d0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4068d4:	mov	w2, #0xa                   	// #10
  4068d8:	mov	x0, x26
  4068dc:	add	x1, x1, #0x403
  4068e0:	bl	401aa0 <strncmp@plt>
  4068e4:	cbz	w0, 406914 <printf@plt+0x4c34>
  4068e8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4068ec:	mov	w2, #0xb                   	// #11
  4068f0:	mov	x0, x26
  4068f4:	add	x1, x1, #0x432
  4068f8:	bl	401aa0 <strncmp@plt>
  4068fc:	cbz	w0, 406914 <printf@plt+0x4c34>
  406900:	mov	x0, x27
  406904:	bl	402ad4 <printf@plt+0xdf4>
  406908:	cbz	w0, 406964 <printf@plt+0x4c84>
  40690c:	str	w25, [x19, #572]
  406910:	b	406920 <printf@plt+0x4c40>
  406914:	mov	x0, x19
  406918:	mov	x1, x27
  40691c:	bl	405258 <printf@plt+0x3578>
  406920:	ldr	x9, [x19, #528]
  406924:	ldr	x8, [x9, #16]
  406928:	ldr	x10, [x9]
  40692c:	ldr	x8, [x8]
  406930:	cmp	x10, x8
  406934:	str	x8, [x9, #16]
  406938:	b.eq	4069c4 <printf@plt+0x4ce4>  // b.none
  40693c:	ldr	x27, [x8, #16]
  406940:	ldr	w8, [x27, #92]
  406944:	cbz	w8, 40695c <printf@plt+0x4c7c>
  406948:	ldr	x0, [x27, #64]
  40694c:	mov	x1, x28
  406950:	bl	401ba0 <strcmp@plt>
  406954:	cmp	w0, #0x0
  406958:	cset	w8, eq  // eq = none
  40695c:	cbz	w8, 40681c <printf@plt+0x4b3c>
  406960:	b	4069c4 <printf@plt+0x4ce4>
  406964:	mov	x0, x27
  406968:	bl	402a04 <printf@plt+0xd24>
  40696c:	cbz	w0, 406978 <printf@plt+0x4c98>
  406970:	str	wzr, [x19, #572]
  406974:	b	406920 <printf@plt+0x4c40>
  406978:	ldr	w8, [x27, #104]
  40697c:	orr	w8, w8, w23
  406980:	cbnz	w8, 406920 <printf@plt+0x4c40>
  406984:	ldr	w8, [x27, #80]
  406988:	cmp	w22, w8
  40698c:	b.ge	4069a0 <printf@plt+0x4cc0>  // b.tcont
  406990:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  406994:	mov	x0, x21
  406998:	add	x1, x1, #0x364
  40699c:	bl	418f34 <_ZdlPvm@@Base+0xe50>
  4069a0:	ldr	x1, [x27, #64]
  4069a4:	ldr	w2, [x27, #72]
  4069a8:	ldr	w22, [x27, #88]
  4069ac:	mov	x0, sp
  4069b0:	bl	418af4 <_ZdlPvm@@Base+0xa10>
  4069b4:	mov	x1, sp
  4069b8:	mov	x0, x21
  4069bc:	bl	418fb0 <_ZdlPvm@@Base+0xecc>
  4069c0:	b	406870 <printf@plt+0x4b90>
  4069c4:	mov	x0, x19
  4069c8:	mov	w1, w20
  4069cc:	bl	4064a8 <printf@plt+0x47c8>
  4069d0:	mov	x0, x19
  4069d4:	bl	4060c8 <printf@plt+0x43e8>
  4069d8:	ldr	x8, [x19, #528]
  4069dc:	str	xzr, [x19, #272]
  4069e0:	ldr	x9, [x8, #16]
  4069e4:	ldr	x9, [x9, #8]
  4069e8:	str	x9, [x8, #16]
  4069ec:	ldp	x20, x19, [sp, #96]
  4069f0:	ldp	x22, x21, [sp, #80]
  4069f4:	ldp	x24, x23, [sp, #64]
  4069f8:	ldp	x26, x25, [sp, #48]
  4069fc:	ldp	x28, x27, [sp, #32]
  406a00:	ldp	x29, x30, [sp, #16]
  406a04:	add	sp, sp, #0x70
  406a08:	ret
  406a0c:	b	406a10 <printf@plt+0x4d30>
  406a10:	mov	x19, x0
  406a14:	mov	x0, sp
  406a18:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  406a1c:	mov	x0, x19
  406a20:	bl	401c50 <_Unwind_Resume@plt>
  406a24:	stp	x29, x30, [sp, #-80]!
  406a28:	str	x25, [sp, #16]
  406a2c:	stp	x24, x23, [sp, #32]
  406a30:	stp	x22, x21, [sp, #48]
  406a34:	stp	x20, x19, [sp, #64]
  406a38:	mov	x29, sp
  406a3c:	ldr	x8, [x0, #528]
  406a40:	ldp	x10, x9, [x8, #8]
  406a44:	cmp	x9, x10
  406a48:	b.eq	406b04 <printf@plt+0x4e24>  // b.none
  406a4c:	ldr	x24, [x9]
  406a50:	ldr	x23, [x9, #16]
  406a54:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x1f1c>
  406a58:	mov	x20, x0
  406a5c:	mov	w19, #0x1                   	// #1
  406a60:	add	x21, x21, #0x3b8
  406a64:	str	x24, [x8, #16]
  406a68:	ldr	x22, [x24, #16]
  406a6c:	ldr	w8, [x22, #92]
  406a70:	cbnz	w8, 406a94 <printf@plt+0x4db4>
  406a74:	ldr	x0, [x22]
  406a78:	cbz	x0, 406a90 <printf@plt+0x4db0>
  406a7c:	bl	41423c <printf@plt+0x1255c>
  406a80:	cbz	x0, 406a90 <printf@plt+0x4db0>
  406a84:	ldrb	w8, [x0]
  406a88:	cmp	w8, #0x43
  406a8c:	b.eq	406a94 <printf@plt+0x4db4>  // b.none
  406a90:	mov	w19, wzr
  406a94:	ldr	x25, [x20, #528]
  406a98:	ldr	x8, [x25, #16]
  406a9c:	ldr	x24, [x8]
  406aa0:	str	x24, [x25, #16]
  406aa4:	cbz	w19, 406ae0 <printf@plt+0x4e00>
  406aa8:	ldr	x8, [x25]
  406aac:	cmp	x8, x24
  406ab0:	b.eq	406ae0 <printf@plt+0x4e00>  // b.none
  406ab4:	mov	x0, x22
  406ab8:	bl	402ad4 <printf@plt+0xdf4>
  406abc:	cbnz	w0, 406ae0 <printf@plt+0x4e00>
  406ac0:	ldr	w8, [x22, #92]
  406ac4:	cbz	w8, 406adc <printf@plt+0x4dfc>
  406ac8:	ldr	x0, [x22, #64]
  406acc:	mov	x1, x21
  406ad0:	bl	401ba0 <strcmp@plt>
  406ad4:	cmp	w0, #0x0
  406ad8:	cset	w8, eq  // eq = none
  406adc:	cbz	w8, 406a68 <printf@plt+0x4d88>
  406ae0:	ldr	x8, [x24, #16]
  406ae4:	cmp	x8, x23
  406ae8:	b.eq	406b08 <printf@plt+0x4e28>  // b.none
  406aec:	ldr	x24, [x24, #8]
  406af0:	ldr	x8, [x24, #16]
  406af4:	cmp	x8, x23
  406af8:	b.ne	406aec <printf@plt+0x4e0c>  // b.any
  406afc:	str	x24, [x25, #16]
  406b00:	b	406b08 <printf@plt+0x4e28>
  406b04:	mov	w19, #0x1                   	// #1
  406b08:	mov	w0, w19
  406b0c:	ldp	x20, x19, [sp, #64]
  406b10:	ldp	x22, x21, [sp, #48]
  406b14:	ldp	x24, x23, [sp, #32]
  406b18:	ldr	x25, [sp, #16]
  406b1c:	ldp	x29, x30, [sp], #80
  406b20:	ret
  406b24:	stp	x29, x30, [sp, #-16]!
  406b28:	mov	x29, sp
  406b2c:	cbz	x1, 406b4c <printf@plt+0x4e6c>
  406b30:	mov	x0, x1
  406b34:	bl	41423c <printf@plt+0x1255c>
  406b38:	cbz	x0, 406b50 <printf@plt+0x4e70>
  406b3c:	ldrb	w8, [x0]
  406b40:	cmp	w8, #0x43
  406b44:	cset	w0, eq  // eq = none
  406b48:	b	406b50 <printf@plt+0x4e70>
  406b4c:	mov	w0, wzr
  406b50:	ldp	x29, x30, [sp], #16
  406b54:	ret
  406b58:	stp	x29, x30, [sp, #-32]!
  406b5c:	stp	x20, x19, [sp, #16]
  406b60:	ldr	w8, [x0, #576]
  406b64:	mov	x19, x0
  406b68:	mov	x20, x1
  406b6c:	mov	x29, sp
  406b70:	cmn	w8, #0x1
  406b74:	b.ne	406b84 <printf@plt+0x4ea4>  // b.any
  406b78:	mov	x0, x20
  406b7c:	bl	401a40 <atoi@plt>
  406b80:	str	w0, [x19, #576]
  406b84:	mov	x0, x20
  406b88:	bl	401a40 <atoi@plt>
  406b8c:	mov	w8, #0x1                   	// #1
  406b90:	str	w0, [x19, #644]
  406b94:	str	w8, [x19, #640]
  406b98:	ldp	x20, x19, [sp, #16]
  406b9c:	ldp	x29, x30, [sp], #32
  406ba0:	ret
  406ba4:	stp	x29, x30, [sp, #-32]!
  406ba8:	str	x19, [sp, #16]
  406bac:	mov	x19, x0
  406bb0:	mov	x0, x1
  406bb4:	mov	x29, sp
  406bb8:	bl	401a40 <atoi@plt>
  406bbc:	mov	w8, #0x1                   	// #1
  406bc0:	str	w0, [x19, #636]
  406bc4:	str	w8, [x19, #632]
  406bc8:	ldr	x19, [sp, #16]
  406bcc:	ldp	x29, x30, [sp], #32
  406bd0:	ret
  406bd4:	stp	x29, x30, [sp, #-32]!
  406bd8:	str	x19, [sp, #16]
  406bdc:	mov	x19, x0
  406be0:	mov	x0, x1
  406be4:	mov	x29, sp
  406be8:	bl	401a40 <atoi@plt>
  406bec:	mov	w8, #0x1                   	// #1
  406bf0:	str	w0, [x19, #628]
  406bf4:	str	w8, [x19, #624]
  406bf8:	ldr	x19, [sp, #16]
  406bfc:	ldp	x29, x30, [sp], #32
  406c00:	ret
  406c04:	stp	x29, x30, [sp, #-32]!
  406c08:	ldr	w8, [x0, #572]
  406c0c:	str	x19, [sp, #16]
  406c10:	mov	x29, sp
  406c14:	cbz	w8, 406c30 <printf@plt+0x4f50>
  406c18:	mov	w8, #0x2                   	// #2
  406c1c:	mov	x19, x0
  406c20:	str	w8, [x0, #564]
  406c24:	mov	x0, x1
  406c28:	bl	401a40 <atoi@plt>
  406c2c:	str	w0, [x19, #596]
  406c30:	ldr	x19, [sp, #16]
  406c34:	ldp	x29, x30, [sp], #32
  406c38:	ret
  406c3c:	stp	x29, x30, [sp, #-32]!
  406c40:	str	x19, [sp, #16]
  406c44:	mov	x19, x0
  406c48:	mov	x0, x1
  406c4c:	mov	x29, sp
  406c50:	bl	401a40 <atoi@plt>
  406c54:	str	w0, [x19, #604]
  406c58:	ldr	x19, [sp, #16]
  406c5c:	ldp	x29, x30, [sp], #32
  406c60:	ret
  406c64:	stp	x29, x30, [sp, #-80]!
  406c68:	stp	x26, x25, [sp, #16]
  406c6c:	stp	x24, x23, [sp, #32]
  406c70:	stp	x22, x21, [sp, #48]
  406c74:	stp	x20, x19, [sp, #64]
  406c78:	ldr	x22, [x0, #528]
  406c7c:	mov	x29, sp
  406c80:	ldr	x25, [x22]
  406c84:	cbz	x25, 406d00 <printf@plt+0x5020>
  406c88:	ldr	x23, [x22, #16]
  406c8c:	mov	x19, x0
  406c90:	mov	x20, x1
  406c94:	ldr	x24, [x23, #16]
  406c98:	ldr	w8, [x24, #92]
  406c9c:	cbz	w8, 406cf4 <printf@plt+0x5014>
  406ca0:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x1f1c>
  406ca4:	add	x21, x21, #0x3d2
  406ca8:	mov	x26, x24
  406cac:	cmp	x23, x25
  406cb0:	b.eq	406cd8 <printf@plt+0x4ff8>  // b.none
  406cb4:	ldr	x0, [x26, #64]
  406cb8:	mov	x1, x21
  406cbc:	bl	401ba0 <strcmp@plt>
  406cc0:	cbz	w0, 406d18 <printf@plt+0x5038>
  406cc4:	ldr	x23, [x23]
  406cc8:	str	x23, [x22, #16]
  406ccc:	ldr	x26, [x23, #16]
  406cd0:	ldr	w8, [x26, #92]
  406cd4:	cbnz	w8, 406cac <printf@plt+0x4fcc>
  406cd8:	cmp	x26, x24
  406cdc:	b.eq	406cf4 <printf@plt+0x5014>  // b.none
  406ce0:	ldr	x23, [x23, #8]
  406ce4:	ldr	x8, [x23, #16]
  406ce8:	cmp	x8, x24
  406cec:	b.ne	406ce0 <printf@plt+0x5000>  // b.any
  406cf0:	str	x23, [x22, #16]
  406cf4:	mov	x0, x20
  406cf8:	bl	401a40 <atoi@plt>
  406cfc:	str	w0, [x19, #600]
  406d00:	ldp	x20, x19, [sp, #64]
  406d04:	ldp	x22, x21, [sp, #48]
  406d08:	ldp	x24, x23, [sp, #32]
  406d0c:	ldp	x26, x25, [sp, #16]
  406d10:	ldp	x29, x30, [sp], #80
  406d14:	ret
  406d18:	cmp	x26, x24
  406d1c:	b.eq	406d00 <printf@plt+0x5020>  // b.none
  406d20:	ldr	x23, [x23, #8]
  406d24:	ldr	x8, [x23, #16]
  406d28:	cmp	x8, x24
  406d2c:	b.ne	406d20 <printf@plt+0x5040>  // b.any
  406d30:	str	x23, [x22, #16]
  406d34:	b	406d00 <printf@plt+0x5020>
  406d38:	stp	x29, x30, [sp, #-32]!
  406d3c:	stp	x20, x19, [sp, #16]
  406d40:	mov	x29, sp
  406d44:	mov	x19, x0
  406d48:	mov	x0, x1
  406d4c:	bl	401a40 <atoi@plt>
  406d50:	ldr	w8, [x19, #564]
  406d54:	mov	w9, #0x24c                 	// #588
  406d58:	mov	w10, #0x254                 	// #596
  406d5c:	ldr	w11, [x19, #584]
  406d60:	cmp	w8, #0x0
  406d64:	csel	x8, x10, x9, gt
  406d68:	ldr	w12, [x19, #572]
  406d6c:	ldr	w8, [x19, x8]
  406d70:	mov	w9, #0x1                   	// #1
  406d74:	str	w9, [x19, #516]
  406d78:	cmp	w12, w0
  406d7c:	add	w8, w11, w8
  406d80:	str	w8, [x19, #336]
  406d84:	b.eq	406da8 <printf@plt+0x50c8>  // b.none
  406d88:	mov	w20, w0
  406d8c:	cbz	w0, 406da4 <printf@plt+0x50c4>
  406d90:	ldr	x0, [x19, #536]
  406d94:	ldr	w2, [x19, #656]
  406d98:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  406d9c:	add	x1, x1, #0xa1e
  406da0:	bl	40e67c <printf@plt+0xc99c>
  406da4:	str	w20, [x19, #572]
  406da8:	ldp	x20, x19, [sp, #16]
  406dac:	ldp	x29, x30, [sp], #32
  406db0:	ret
  406db4:	stp	x29, x30, [sp, #-48]!
  406db8:	str	x21, [sp, #16]
  406dbc:	stp	x20, x19, [sp, #32]
  406dc0:	mov	x29, sp
  406dc4:	ldr	w8, [x0, #648]
  406dc8:	cbz	w8, 406ee8 <printf@plt+0x5208>
  406dcc:	ldr	w9, [x0, #652]
  406dd0:	ldr	w8, [x0, #560]
  406dd4:	mov	x19, x0
  406dd8:	str	wzr, [x0, #648]
  406ddc:	cmp	w9, #0x1
  406de0:	b.lt	406e6c <printf@plt+0x518c>  // b.tstop
  406de4:	ldr	x0, [x19, #536]
  406de8:	cbz	w8, 406e24 <printf@plt+0x5144>
  406dec:	bl	40ede8 <printf@plt+0xd108>
  406df0:	mov	x1, x0
  406df4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  406df8:	add	x0, x0, #0x6cf
  406dfc:	bl	401ba0 <strcmp@plt>
  406e00:	cbz	w0, 406eb8 <printf@plt+0x51d8>
  406e04:	ldr	x0, [x19, #536]
  406e08:	bl	40ede8 <printf@plt+0xd108>
  406e0c:	mov	x1, x0
  406e10:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  406e14:	add	x0, x0, #0x6de
  406e18:	bl	401ba0 <strcmp@plt>
  406e1c:	cbz	w0, 406eb8 <printf@plt+0x51d8>
  406e20:	ldr	x0, [x19, #536]
  406e24:	bl	40e2b8 <printf@plt+0xc5d8>
  406e28:	mov	w21, #0x1                   	// #1
  406e2c:	mov	w20, #0x1                   	// #1
  406e30:	cbnz	w0, 406e40 <printf@plt+0x5160>
  406e34:	ldr	w8, [x19, #656]
  406e38:	cmp	w8, #0x0
  406e3c:	cset	w20, ne  // ne = any
  406e40:	ldr	x0, [x19, #536]
  406e44:	bl	40e2dc <printf@plt+0xc5fc>
  406e48:	str	w21, [x19, #516]
  406e4c:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  406e50:	ldr	w8, [x8, #576]
  406e54:	ldr	x0, [x19, #536]
  406e58:	cmp	w8, #0x1
  406e5c:	b.ne	406ed0 <printf@plt+0x51f0>  // b.any
  406e60:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  406e64:	add	x1, x1, #0x6cf
  406e68:	b	406ed8 <printf@plt+0x51f8>
  406e6c:	cmp	w8, #0x1
  406e70:	b.lt	406ee0 <printf@plt+0x5200>  // b.tstop
  406e74:	ldr	w9, [x19, #656]
  406e78:	mov	w20, #0x1                   	// #1
  406e7c:	mov	w8, #0x1                   	// #1
  406e80:	cbnz	w9, 406e94 <printf@plt+0x51b4>
  406e84:	ldr	x0, [x19, #536]
  406e88:	bl	40e2b8 <printf@plt+0xc5d8>
  406e8c:	cmp	w0, #0x0
  406e90:	cset	w8, ne  // ne = any
  406e94:	ldr	x0, [x19, #536]
  406e98:	str	w8, [x19, #656]
  406e9c:	bl	40e2dc <printf@plt+0xc5fc>
  406ea0:	ldr	x0, [x19, #536]
  406ea4:	ldr	w2, [x19, #656]
  406ea8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  406eac:	add	x1, x1, #0xa1e
  406eb0:	str	w20, [x19, #516]
  406eb4:	b	406edc <printf@plt+0x51fc>
  406eb8:	ldr	x0, [x19, #536]
  406ebc:	bl	40eb44 <printf@plt+0xce64>
  406ec0:	cbz	w0, 406ee0 <printf@plt+0x5200>
  406ec4:	ldr	x0, [x19, #536]
  406ec8:	bl	40eac8 <printf@plt+0xcde8>
  406ecc:	b	406ee0 <printf@plt+0x5200>
  406ed0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  406ed4:	add	x1, x1, #0x6de
  406ed8:	mov	w2, w20
  406edc:	bl	40e67c <printf@plt+0xc99c>
  406ee0:	ldr	w8, [x19, #652]
  406ee4:	str	w8, [x19, #560]
  406ee8:	ldp	x20, x19, [sp, #32]
  406eec:	ldr	x21, [sp, #16]
  406ef0:	ldp	x29, x30, [sp], #48
  406ef4:	ret
  406ef8:	stp	x29, x30, [sp, #-32]!
  406efc:	str	x19, [sp, #16]
  406f00:	mov	x29, sp
  406f04:	ldr	w8, [x0, #560]
  406f08:	cmp	w8, #0x1
  406f0c:	b.lt	406f4c <printf@plt+0x526c>  // b.tstop
  406f10:	mov	x19, x0
  406f14:	b.eq	406f2c <printf@plt+0x524c>  // b.none
  406f18:	ldr	x0, [x19, #536]
  406f1c:	bl	40eb44 <printf@plt+0xce64>
  406f20:	cbz	w0, 406f2c <printf@plt+0x524c>
  406f24:	ldr	x0, [x19, #536]
  406f28:	bl	40eac8 <printf@plt+0xcde8>
  406f2c:	ldr	w8, [x19, #560]
  406f30:	subs	w8, w8, #0x1
  406f34:	str	w8, [x19, #560]
  406f38:	b.ne	406f4c <printf@plt+0x526c>  // b.any
  406f3c:	ldr	x0, [x19, #536]
  406f40:	bl	40e2dc <printf@plt+0xc5fc>
  406f44:	mov	w8, #0x1                   	// #1
  406f48:	str	w8, [x19, #516]
  406f4c:	ldr	x19, [sp, #16]
  406f50:	ldp	x29, x30, [sp], #32
  406f54:	ret
  406f58:	ldr	x0, [x0, #536]
  406f5c:	b	40e2dc <printf@plt+0xc5fc>
  406f60:	stp	x29, x30, [sp, #-48]!
  406f64:	stp	x22, x21, [sp, #16]
  406f68:	stp	x20, x19, [sp, #32]
  406f6c:	mov	x29, sp
  406f70:	add	x19, x0, #0x50
  406f74:	mov	x20, x0
  406f78:	mov	x0, x19
  406f7c:	bl	40f12c <printf@plt+0xd44c>
  406f80:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406f84:	mov	w22, #0x1                   	// #1
  406f88:	mov	w3, #0x1                   	// #1
  406f8c:	mov	x0, xzr
  406f90:	mov	x1, xzr
  406f94:	mov	x2, xzr
  406f98:	strb	w22, [x8, #3776]
  406f9c:	add	x21, x20, #0x38
  406fa0:	bl	419bf0 <_ZdlPvm@@Base+0x1b0c>
  406fa4:	mov	x1, x0
  406fa8:	mov	x0, x21
  406fac:	bl	4020ec <printf@plt+0x40c>
  406fb0:	ldr	x8, [x20, #72]
  406fb4:	cbz	x8, 406fc4 <printf@plt+0x52e4>
  406fb8:	ldr	x1, [x8]
  406fbc:	str	w22, [x8, #20]
  406fc0:	b	406fc8 <printf@plt+0x52e8>
  406fc4:	mov	x1, xzr
  406fc8:	mov	x0, x19
  406fcc:	ldp	x20, x19, [sp, #32]
  406fd0:	ldp	x22, x21, [sp, #16]
  406fd4:	ldp	x29, x30, [sp], #48
  406fd8:	b	40f0b4 <printf@plt+0xd3d4>
  406fdc:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406fe0:	ldrb	w9, [x8, #3780]
  406fe4:	tbz	w9, #0, 406fec <printf@plt+0x530c>
  406fe8:	ret
  406fec:	mov	w9, #0x1                   	// #1
  406ff0:	strb	w9, [x8, #3780]
  406ff4:	cbz	x1, 407008 <printf@plt+0x5328>
  406ff8:	sub	x1, x1, #0x1
  406ffc:	ldrb	w8, [x1, #1]!
  407000:	cmp	w8, #0x20
  407004:	b.eq	406ffc <printf@plt+0x531c>  // b.none
  407008:	adrp	x0, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40700c:	add	x0, x0, #0xea0
  407010:	b	418d48 <_ZdlPvm@@Base+0xc64>
  407014:	sub	sp, sp, #0x30
  407018:	stp	x29, x30, [sp, #16]
  40701c:	str	x19, [sp, #32]
  407020:	add	x29, sp, #0x10
  407024:	mov	x0, sp
  407028:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  40702c:	adrp	x19, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407030:	add	x19, x19, #0xeb0
  407034:	mov	x1, sp
  407038:	mov	x0, x19
  40703c:	bl	418fb0 <_ZdlPvm@@Base+0xecc>
  407040:	mov	x0, sp
  407044:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  407048:	adrp	x9, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40704c:	add	x9, x9, #0xeb8
  407050:	ldp	w8, w9, [x9]
  407054:	cmp	w8, w9
  407058:	b.lt	407068 <printf@plt+0x5388>  // b.tstop
  40705c:	mov	x0, x19
  407060:	bl	418e5c <_ZdlPvm@@Base+0xd78>
  407064:	ldr	w8, [x19, #8]
  407068:	ldr	x9, [x19]
  40706c:	add	w10, w8, #0x1
  407070:	str	w10, [x19, #8]
  407074:	mov	w10, #0xa                   	// #10
  407078:	strb	w10, [x9, w8, sxtw]
  40707c:	ldr	x19, [sp, #32]
  407080:	ldp	x29, x30, [sp, #16]
  407084:	add	sp, sp, #0x30
  407088:	ret
  40708c:	mov	x19, x0
  407090:	mov	x0, sp
  407094:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  407098:	mov	x0, x19
  40709c:	bl	401c50 <_Unwind_Resume@plt>
  4070a0:	stp	x29, x30, [sp, #-32]!
  4070a4:	stp	x20, x19, [sp, #16]
  4070a8:	mov	x29, sp
  4070ac:	mov	x19, x0
  4070b0:	ldr	x0, [x0, #536]
  4070b4:	bl	40eac8 <printf@plt+0xcde8>
  4070b8:	ldr	w8, [x19, #564]
  4070bc:	subs	w9, w8, #0x1
  4070c0:	b.lt	4070d4 <printf@plt+0x53f4>  // b.tstop
  4070c4:	cset	w20, ne  // ne = any
  4070c8:	mov	w8, w9
  4070cc:	str	w9, [x19, #564]
  4070d0:	b	4070d8 <printf@plt+0x53f8>
  4070d4:	mov	w20, wzr
  4070d8:	ldr	w9, [x19, #624]
  4070dc:	cbz	w9, 4070f0 <printf@plt+0x5410>
  4070e0:	cbnz	w20, 407104 <printf@plt+0x5424>
  4070e4:	ldr	w9, [x19, #628]
  4070e8:	str	w9, [x19, #588]
  4070ec:	b	407104 <printf@plt+0x5424>
  4070f0:	ldr	w9, [x19, #632]
  4070f4:	cbnz	w9, 407104 <printf@plt+0x5424>
  4070f8:	ldr	w9, [x19, #640]
  4070fc:	orr	w9, w9, w20
  407100:	cbz	w9, 40714c <printf@plt+0x546c>
  407104:	ldr	w9, [x19, #632]
  407108:	cbnz	w9, 407114 <printf@plt+0x5434>
  40710c:	ldr	w9, [x19, #584]
  407110:	str	w9, [x19, #636]
  407114:	ldr	w9, [x19, #640]
  407118:	cbz	w9, 407124 <printf@plt+0x5444>
  40711c:	ldr	w3, [x19, #644]
  407120:	b	40712c <printf@plt+0x544c>
  407124:	ldr	w3, [x19, #580]
  407128:	str	w3, [x19, #644]
  40712c:	cmp	w8, #0x0
  407130:	mov	w8, #0x24c                 	// #588
  407134:	mov	w9, #0x254                 	// #596
  407138:	csel	x8, x9, x8, gt
  40713c:	ldr	w1, [x19, x8]
  407140:	ldr	w2, [x19, #636]
  407144:	mov	x0, x19
  407148:	bl	404cf8 <printf@plt+0x3018>
  40714c:	mov	x0, x19
  407150:	str	w20, [x19, #624]
  407154:	str	wzr, [x19, #640]
  407158:	str	wzr, [x19, #632]
  40715c:	bl	406db4 <printf@plt+0x50d4>
  407160:	ldr	w8, [x19, #564]
  407164:	mov	w9, #0x24c                 	// #588
  407168:	mov	w10, #0x254                 	// #596
  40716c:	ldr	w11, [x19, #584]
  407170:	cmp	w8, #0x0
  407174:	csel	x8, x10, x9, gt
  407178:	ldr	w8, [x19, x8]
  40717c:	mov	w9, #0x1                   	// #1
  407180:	str	w9, [x19, #516]
  407184:	add	w8, w11, w8
  407188:	str	w8, [x19, #336]
  40718c:	ldp	x20, x19, [sp, #16]
  407190:	ldp	x29, x30, [sp], #32
  407194:	ret
  407198:	stp	x29, x30, [sp, #-32]!
  40719c:	stp	x20, x19, [sp, #16]
  4071a0:	mov	x29, sp
  4071a4:	mov	x19, x0
  4071a8:	mov	x0, x1
  4071ac:	bl	401a40 <atoi@plt>
  4071b0:	mov	w20, w0
  4071b4:	str	w0, [x19, #656]
  4071b8:	add	x0, x19, #0x2a0
  4071bc:	mov	w1, w20
  4071c0:	bl	40498c <printf@plt+0x2cac>
  4071c4:	cmp	w20, #0x1
  4071c8:	b.lt	4071e4 <printf@plt+0x5504>  // b.tstop
  4071cc:	add	w20, w20, #0x1
  4071d0:	ldr	x0, [x19, #536]
  4071d4:	bl	40ea00 <printf@plt+0xcd20>
  4071d8:	sub	w20, w20, #0x1
  4071dc:	cmp	w20, #0x1
  4071e0:	b.gt	4071d0 <printf@plt+0x54f0>
  4071e4:	mov	w8, #0x1                   	// #1
  4071e8:	str	w8, [x19, #516]
  4071ec:	ldp	x20, x19, [sp, #16]
  4071f0:	ldp	x29, x30, [sp], #32
  4071f4:	ret
  4071f8:	stp	x29, x30, [sp, #-32]!
  4071fc:	stp	x20, x19, [sp, #16]
  407200:	mov	x29, sp
  407204:	ldr	x19, [x1, #112]
  407208:	mov	x20, x0
  40720c:	cbz	x19, 407278 <printf@plt+0x5598>
  407210:	ldr	x0, [x20, #536]
  407214:	str	wzr, [x20, #664]
  407218:	bl	40e4e8 <printf@plt+0xc808>
  40721c:	ldr	x0, [x20, #536]
  407220:	bl	40e2dc <printf@plt+0xc5fc>
  407224:	ldr	x0, [x20, #536]
  407228:	bl	40e9f8 <printf@plt+0xcd18>
  40722c:	ldr	w1, [x20, #576]
  407230:	mov	x0, x19
  407234:	bl	40cb1c <printf@plt+0xae3c>
  407238:	ldr	w1, [x20, #584]
  40723c:	mov	x0, x19
  407240:	bl	40cbe8 <printf@plt+0xaf08>
  407244:	mov	x0, x19
  407248:	mov	w1, wzr
  40724c:	bl	40cc10 <printf@plt+0xaf30>
  407250:	ldr	x0, [x20, #536]
  407254:	bl	40e2b8 <printf@plt+0xc5d8>
  407258:	cbz	w0, 407264 <printf@plt+0x5584>
  40725c:	mov	w8, #0x1                   	// #1
  407260:	b	407270 <printf@plt+0x5590>
  407264:	ldr	w8, [x20, #656]
  407268:	cmp	w8, #0x0
  40726c:	cset	w8, ne  // ne = any
  407270:	str	w8, [x20, #668]
  407274:	str	wzr, [x20, #656]
  407278:	str	x19, [x20, #552]
  40727c:	ldp	x20, x19, [sp, #16]
  407280:	ldp	x29, x30, [sp], #32
  407284:	ret
  407288:	stp	x29, x30, [sp, #-32]!
  40728c:	str	x19, [sp, #16]
  407290:	mov	x29, sp
  407294:	ldr	x8, [x0, #552]
  407298:	mov	x19, x0
  40729c:	cbz	x8, 4072b8 <printf@plt+0x55d8>
  4072a0:	ldr	x0, [x19, #536]
  4072a4:	bl	40e2dc <printf@plt+0xc5fc>
  4072a8:	ldr	x0, [x19, #536]
  4072ac:	bl	40e9f8 <printf@plt+0xcd18>
  4072b0:	ldr	x0, [x19, #552]
  4072b4:	bl	40d29c <printf@plt+0xb5bc>
  4072b8:	str	xzr, [x19, #552]
  4072bc:	mov	x0, x19
  4072c0:	ldr	x19, [sp, #16]
  4072c4:	ldp	x29, x30, [sp], #32
  4072c8:	b	404cbc <printf@plt+0x2fdc>
  4072cc:	stp	x29, x30, [sp, #-48]!
  4072d0:	str	x21, [sp, #16]
  4072d4:	stp	x20, x19, [sp, #32]
  4072d8:	mov	x29, sp
  4072dc:	ldr	x20, [x0, #552]
  4072e0:	cbz	x20, 407358 <printf@plt+0x5678>
  4072e4:	mov	x19, x0
  4072e8:	mov	x21, x1
  4072ec:	ldrb	w0, [x21], #1
  4072f0:	bl	401960 <isspace@plt>
  4072f4:	cbnz	w0, 4072ec <printf@plt+0x560c>
  4072f8:	mov	x0, x21
  4072fc:	bl	401a40 <atoi@plt>
  407300:	ldr	w8, [x19, #564]
  407304:	mov	w10, #0x24c                 	// #588
  407308:	ldr	w9, [x19, #584]
  40730c:	cmp	w8, #0x0
  407310:	mov	w8, #0x254                 	// #596
  407314:	csel	x8, x8, x10, gt
  407318:	ldr	w8, [x19, x8]
  40731c:	add	w9, w9, w0
  407320:	mov	x0, x20
  407324:	add	w1, w9, w8
  407328:	bl	40d4a4 <printf@plt+0xb7c4>
  40732c:	cmp	w0, #0x1
  407330:	b.lt	407358 <printf@plt+0x5678>  // b.tstop
  407334:	mov	w20, w0
  407338:	ldr	x0, [x19, #536]
  40733c:	bl	40e2dc <printf@plt+0xc5fc>
  407340:	ldr	x0, [x19, #552]
  407344:	mov	w1, w20
  407348:	ldp	x20, x19, [sp, #32]
  40734c:	ldr	x21, [sp, #16]
  407350:	ldp	x29, x30, [sp], #48
  407354:	b	40cfc4 <printf@plt+0xb2e4>
  407358:	ldp	x20, x19, [sp, #32]
  40735c:	ldr	x21, [sp, #16]
  407360:	ldp	x29, x30, [sp], #48
  407364:	ret
  407368:	stp	x29, x30, [sp, #-32]!
  40736c:	stp	x20, x19, [sp, #16]
  407370:	mov	x29, sp
  407374:	mov	x19, x0
  407378:	ldr	x0, [x0, #552]
  40737c:	cbz	x0, 4073cc <printf@plt+0x56ec>
  407380:	ldr	w8, [x19, #564]
  407384:	mov	w10, #0x24c                 	// #588
  407388:	ldr	w9, [x19, #584]
  40738c:	cmp	w8, #0x0
  407390:	mov	w8, #0x254                 	// #596
  407394:	csel	x8, x8, x10, gt
  407398:	ldr	w8, [x19, x8]
  40739c:	add	w1, w8, w9
  4073a0:	bl	40d4a4 <printf@plt+0xb7c4>
  4073a4:	cmp	w0, #0x1
  4073a8:	b.lt	4073cc <printf@plt+0x56ec>  // b.tstop
  4073ac:	mov	w20, w0
  4073b0:	ldr	x0, [x19, #536]
  4073b4:	bl	40e2dc <printf@plt+0xc5fc>
  4073b8:	ldr	x0, [x19, #552]
  4073bc:	mov	w1, w20
  4073c0:	ldp	x20, x19, [sp, #16]
  4073c4:	ldp	x29, x30, [sp], #32
  4073c8:	b	40cfc4 <printf@plt+0xb2e4>
  4073cc:	ldp	x20, x19, [sp, #16]
  4073d0:	ldp	x29, x30, [sp], #32
  4073d4:	ret
  4073d8:	stp	x29, x30, [sp, #-32]!
  4073dc:	stp	x20, x19, [sp, #16]
  4073e0:	mov	x29, sp
  4073e4:	ldr	x8, [x0, #552]
  4073e8:	cbz	x8, 407450 <printf@plt+0x5770>
  4073ec:	mov	x19, x0
  4073f0:	mov	x0, x1
  4073f4:	mov	x20, x1
  4073f8:	bl	401a40 <atoi@plt>
  4073fc:	ldr	w8, [x19, #664]
  407400:	cmp	w0, w8
  407404:	b.ge	407410 <printf@plt+0x5730>  // b.tcont
  407408:	ldr	w8, [x19, #656]
  40740c:	str	w8, [x19, #668]
  407410:	mov	x0, x20
  407414:	bl	401a40 <atoi@plt>
  407418:	ldr	x8, [x19, #536]
  40741c:	str	w0, [x19, #664]
  407420:	mov	x0, x8
  407424:	bl	40e2dc <printf@plt+0xc5fc>
  407428:	ldr	x0, [x19, #552]
  40742c:	ldr	w1, [x19, #664]
  407430:	bl	40cfc4 <printf@plt+0xb2e4>
  407434:	ldr	x0, [x19, #536]
  407438:	ldr	w2, [x19, #668]
  40743c:	ldp	x20, x19, [sp, #16]
  407440:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  407444:	add	x1, x1, #0xa1e
  407448:	ldp	x29, x30, [sp], #32
  40744c:	b	40e67c <printf@plt+0xc99c>
  407450:	ldp	x20, x19, [sp, #16]
  407454:	ldp	x29, x30, [sp], #32
  407458:	ret
  40745c:	stp	x29, x30, [sp, #-32]!
  407460:	stp	x20, x19, [sp, #16]
  407464:	mov	x29, sp
  407468:	mov	x19, x1
  40746c:	mov	x20, x0
  407470:	bl	404fac <printf@plt+0x32cc>
  407474:	ldr	x0, [x20, #536]
  407478:	bl	40e2dc <printf@plt+0xc5fc>
  40747c:	ldr	x0, [x20, #536]
  407480:	bl	40e9f8 <printf@plt+0xcd18>
  407484:	ldr	x8, [x19, #64]
  407488:	add	x0, x20, #0x50
  40748c:	add	x1, x8, #0x9
  407490:	bl	40f314 <printf@plt+0xd634>
  407494:	ldr	w8, [x19, #76]
  407498:	str	w8, [x20, #340]
  40749c:	ldr	w8, [x19, #88]
  4074a0:	str	w8, [x20, #336]
  4074a4:	ldr	w8, [x19, #84]
  4074a8:	str	wzr, [x20, #516]
  4074ac:	str	w8, [x20, #344]
  4074b0:	ldp	x20, x19, [sp, #16]
  4074b4:	ldp	x29, x30, [sp], #32
  4074b8:	ret
  4074bc:	stp	x29, x30, [sp, #-32]!
  4074c0:	stp	x20, x19, [sp, #16]
  4074c4:	mov	x29, sp
  4074c8:	mov	x19, x1
  4074cc:	mov	x20, x0
  4074d0:	bl	404fac <printf@plt+0x32cc>
  4074d4:	ldr	x0, [x20, #536]
  4074d8:	bl	40eb44 <printf@plt+0xce64>
  4074dc:	cbz	w0, 4074f8 <printf@plt+0x5818>
  4074e0:	ldr	x8, [x19, #64]
  4074e4:	add	x0, x20, #0x50
  4074e8:	ldp	x20, x19, [sp, #16]
  4074ec:	add	x1, x8, #0x9
  4074f0:	ldp	x29, x30, [sp], #32
  4074f4:	b	40f314 <printf@plt+0xd634>
  4074f8:	mov	x0, x20
  4074fc:	mov	x1, x19
  407500:	ldp	x20, x19, [sp, #16]
  407504:	ldp	x29, x30, [sp], #32
  407508:	b	40745c <printf@plt+0x577c>
  40750c:	ldr	w8, [x0, #584]
  407510:	ldr	w9, [x0, #580]
  407514:	subs	w10, w1, w8
  407518:	sub	w8, w8, w2
  40751c:	cneg	w10, w10, mi  // mi = first
  407520:	adds	w8, w8, w9
  407524:	cneg	w8, w8, mi  // mi = first
  407528:	subs	w8, w10, w8
  40752c:	cneg	w8, w8, mi  // mi = first
  407530:	cmp	w8, #0x3
  407534:	cset	w0, lt  // lt = tstop
  407538:	ret
  40753c:	stp	x29, x30, [sp, #-48]!
  407540:	str	x21, [sp, #16]
  407544:	stp	x20, x19, [sp, #32]
  407548:	mov	x29, sp
  40754c:	ldr	x9, [x0, #528]
  407550:	ldr	x8, [x9]
  407554:	cbz	x8, 40760c <printf@plt+0x592c>
  407558:	mov	x19, x0
  40755c:	add	x20, x0, #0x2a0
  407560:	str	x8, [x9, #16]
  407564:	ldr	x21, [x8, #16]
  407568:	mov	x0, x19
  40756c:	mov	x1, x21
  407570:	bl	40761c <printf@plt+0x593c>
  407574:	ldr	w8, [x21, #92]
  407578:	cbz	w8, 40758c <printf@plt+0x58ac>
  40757c:	mov	x0, x19
  407580:	mov	x1, x21
  407584:	bl	405258 <printf@plt+0x3578>
  407588:	b	4075cc <printf@plt+0x58ec>
  40758c:	ldr	w8, [x21, #104]
  407590:	cbz	w8, 4075a0 <printf@plt+0x58c0>
  407594:	mov	x0, x19
  407598:	bl	404c94 <printf@plt+0x2fb4>
  40759c:	b	4075cc <printf@plt+0x58ec>
  4075a0:	ldr	w1, [x19, #656]
  4075a4:	mov	x0, x20
  4075a8:	bl	40498c <printf@plt+0x2cac>
  4075ac:	ldr	w1, [x19, #660]
  4075b0:	mov	x0, x20
  4075b4:	bl	4049e4 <printf@plt+0x2d04>
  4075b8:	movi	v0.2d, #0x0
  4075bc:	mov	x0, x19
  4075c0:	mov	x1, x21
  4075c4:	str	d0, [x19, #656]
  4075c8:	bl	4076e0 <printf@plt+0x5a00>
  4075cc:	ldr	w1, [x19, #572]
  4075d0:	mov	x0, x20
  4075d4:	bl	4049b8 <printf@plt+0x2cd8>
  4075d8:	ldr	w1, [x19, #560]
  4075dc:	mov	x0, x20
  4075e0:	bl	404a10 <printf@plt+0x2d30>
  4075e4:	ldr	x10, [x19, #528]
  4075e8:	ldr	x9, [x10]
  4075ec:	cbz	x9, 407600 <printf@plt+0x5920>
  4075f0:	ldr	x8, [x10, #16]
  4075f4:	ldr	x8, [x8]
  4075f8:	str	x8, [x10, #16]
  4075fc:	b	407604 <printf@plt+0x5924>
  407600:	ldr	x8, [x10, #16]
  407604:	cmp	x8, x9
  407608:	b.ne	407564 <printf@plt+0x5884>  // b.any
  40760c:	ldp	x20, x19, [sp, #32]
  407610:	ldr	x21, [sp, #16]
  407614:	ldp	x29, x30, [sp], #48
  407618:	ret
  40761c:	sub	sp, sp, #0x40
  407620:	stp	x29, x30, [sp, #16]
  407624:	stp	x22, x21, [sp, #32]
  407628:	stp	x20, x19, [sp, #48]
  40762c:	add	x29, sp, #0x10
  407630:	cbz	x1, 4076cc <printf@plt+0x59ec>
  407634:	ldr	w8, [x1, #92]
  407638:	cbz	w8, 4076cc <printf@plt+0x59ec>
  40763c:	ldr	x20, [x1, #64]
  407640:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  407644:	mov	x19, x0
  407648:	add	x1, x1, #0xe3
  40764c:	mov	w2, #0xb                   	// #11
  407650:	mov	x0, x20
  407654:	bl	401aa0 <strncmp@plt>
  407658:	cbnz	w0, 4076cc <printf@plt+0x59ec>
  40765c:	add	x0, x20, #0xb
  407660:	add	x1, sp, #0x8
  407664:	str	x0, [sp, #8]
  407668:	bl	40be44 <printf@plt+0xa164>
  40766c:	ldr	x8, [sp, #8]
  407670:	mov	x20, x0
  407674:	add	x1, sp, #0x8
  407678:	mov	x0, x8
  40767c:	bl	40be44 <printf@plt+0xa164>
  407680:	ldr	x8, [sp, #8]
  407684:	mov	x21, x0
  407688:	add	x1, sp, #0x8
  40768c:	mov	x0, x8
  407690:	bl	40be44 <printf@plt+0xa164>
  407694:	ldr	x0, [sp, #8]
  407698:	add	x1, sp, #0x8
  40769c:	bl	40be44 <printf@plt+0xa164>
  4076a0:	ldr	x8, [sp, #8]
  4076a4:	mov	x22, x0
  4076a8:	add	x1, sp, #0x8
  4076ac:	mov	x0, x8
  4076b0:	bl	40be44 <printf@plt+0xa164>
  4076b4:	mov	x4, x0
  4076b8:	add	x0, x19, #0x2a0
  4076bc:	mov	x1, x20
  4076c0:	mov	x2, x21
  4076c4:	mov	x3, x22
  4076c8:	bl	404744 <printf@plt+0x2a64>
  4076cc:	ldp	x20, x19, [sp, #48]
  4076d0:	ldp	x22, x21, [sp, #32]
  4076d4:	ldp	x29, x30, [sp, #16]
  4076d8:	add	sp, sp, #0x40
  4076dc:	ret
  4076e0:	stp	x29, x30, [sp, #-32]!
  4076e4:	stp	x20, x19, [sp, #16]
  4076e8:	mov	x29, sp
  4076ec:	mov	x19, x1
  4076f0:	mov	x20, x0
  4076f4:	bl	404fac <printf@plt+0x32cc>
  4076f8:	mov	x0, x20
  4076fc:	mov	x1, x19
  407700:	bl	4050c0 <printf@plt+0x33e0>
  407704:	ldr	x0, [x20, #536]
  407708:	ldr	x1, [x19, #64]
  40770c:	ldr	w2, [x19, #72]
  407710:	bl	40e550 <printf@plt+0xc870>
  407714:	ldr	w8, [x19, #76]
  407718:	str	w8, [x20, #340]
  40771c:	ldr	w8, [x19, #88]
  407720:	str	w8, [x20, #336]
  407724:	ldr	w8, [x19, #84]
  407728:	str	wzr, [x20, #516]
  40772c:	str	w8, [x20, #344]
  407730:	ldp	x20, x19, [sp, #16]
  407734:	ldp	x29, x30, [sp], #32
  407738:	ret
  40773c:	stp	x29, x30, [sp, #-48]!
  407740:	stp	x20, x19, [sp, #32]
  407744:	mov	w19, w2
  407748:	mov	x20, x0
  40774c:	str	x21, [sp, #16]
  407750:	mov	x29, sp
  407754:	cbz	x1, 40779c <printf@plt+0x5abc>
  407758:	mov	x0, x1
  40775c:	mov	x21, x1
  407760:	bl	402ad4 <printf@plt+0xdf4>
  407764:	cbz	w0, 40777c <printf@plt+0x5a9c>
  407768:	add	x0, x20, #0x2a0
  40776c:	mov	w1, #0x1                   	// #1
  407770:	bl	4049b8 <printf@plt+0x2cd8>
  407774:	mov	w19, wzr
  407778:	b	4077ac <printf@plt+0x5acc>
  40777c:	mov	x0, x21
  407780:	bl	402a04 <printf@plt+0xd24>
  407784:	cbz	w0, 40779c <printf@plt+0x5abc>
  407788:	add	x0, x20, #0x2a0
  40778c:	mov	w1, wzr
  407790:	bl	4049b8 <printf@plt+0x2cd8>
  407794:	mov	w19, #0x1                   	// #1
  407798:	b	4077ac <printf@plt+0x5acc>
  40779c:	cmp	w19, #0x0
  4077a0:	add	x0, x20, #0x2a0
  4077a4:	cset	w1, eq  // eq = none
  4077a8:	bl	4049b8 <printf@plt+0x2cd8>
  4077ac:	mov	w0, w19
  4077b0:	ldp	x20, x19, [sp, #32]
  4077b4:	ldr	x21, [sp, #16]
  4077b8:	ldp	x29, x30, [sp], #48
  4077bc:	ret
  4077c0:	stp	x29, x30, [sp, #-64]!
  4077c4:	stp	x22, x21, [sp, #32]
  4077c8:	stp	x20, x19, [sp, #48]
  4077cc:	str	x23, [sp, #16]
  4077d0:	ldr	w23, [x1, #92]
  4077d4:	mov	w21, w2
  4077d8:	mov	x20, x1
  4077dc:	mov	x19, x0
  4077e0:	mov	x29, sp
  4077e4:	cbz	w23, 407834 <printf@plt+0x5b54>
  4077e8:	ldr	x22, [x20, #64]
  4077ec:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4077f0:	add	x1, x1, #0x40e
  4077f4:	mov	w2, #0xb                   	// #11
  4077f8:	mov	x0, x22
  4077fc:	bl	401aa0 <strncmp@plt>
  407800:	cbz	w0, 407850 <printf@plt+0x5b70>
  407804:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  407808:	add	x1, x1, #0x41a
  40780c:	mov	w2, #0xb                   	// #11
  407810:	mov	x0, x22
  407814:	bl	401aa0 <strncmp@plt>
  407818:	cbz	w0, 407880 <printf@plt+0x5ba0>
  40781c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  407820:	add	x1, x1, #0x426
  407824:	mov	w2, #0xb                   	// #11
  407828:	mov	x0, x22
  40782c:	bl	401aa0 <strncmp@plt>
  407830:	cbz	w0, 407890 <printf@plt+0x5bb0>
  407834:	mov	x0, x20
  407838:	bl	402df4 <printf@plt+0x1114>
  40783c:	cbz	w0, 407860 <printf@plt+0x5b80>
  407840:	ldr	w8, [x19, #564]
  407844:	subs	w8, w8, #0x1
  407848:	b.ge	4078a0 <printf@plt+0x5bc0>  // b.tcont
  40784c:	b	4078a4 <printf@plt+0x5bc4>
  407850:	mov	x0, x20
  407854:	bl	402a58 <printf@plt+0xd78>
  407858:	str	w0, [x19, #588]
  40785c:	b	4078a4 <printf@plt+0x5bc4>
  407860:	cbz	w21, 4078a4 <printf@plt+0x5bc4>
  407864:	cbz	w23, 4078a4 <printf@plt+0x5bc4>
  407868:	ldr	x0, [x20, #64]
  40786c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  407870:	add	x1, x1, #0x3b8
  407874:	bl	401ba0 <strcmp@plt>
  407878:	cbnz	w0, 4078a4 <printf@plt+0x5bc4>
  40787c:	b	407840 <printf@plt+0x5b60>
  407880:	mov	x0, x20
  407884:	bl	402a58 <printf@plt+0xd78>
  407888:	str	w0, [x19, #584]
  40788c:	b	4078a4 <printf@plt+0x5bc4>
  407890:	mov	x0, x20
  407894:	bl	402a58 <printf@plt+0xd78>
  407898:	str	w0, [x19, #596]
  40789c:	mov	w8, #0x2                   	// #2
  4078a0:	str	w8, [x19, #564]
  4078a4:	ldp	x20, x19, [sp, #48]
  4078a8:	ldp	x22, x21, [sp, #32]
  4078ac:	ldr	x23, [sp, #16]
  4078b0:	ldp	x29, x30, [sp], #64
  4078b4:	ret
  4078b8:	stp	x29, x30, [sp, #-48]!
  4078bc:	str	x21, [sp, #16]
  4078c0:	stp	x20, x19, [sp, #32]
  4078c4:	mov	x29, sp
  4078c8:	cbz	x1, 407928 <printf@plt+0x5c48>
  4078cc:	mov	x20, x0
  4078d0:	mov	x0, x1
  4078d4:	mov	w21, w2
  4078d8:	mov	x19, x1
  4078dc:	bl	402df4 <printf@plt+0x1114>
  4078e0:	cbz	w0, 407908 <printf@plt+0x5c28>
  4078e4:	ldr	x8, [x20, #528]
  4078e8:	ldr	x9, [x8]
  4078ec:	cbz	x9, 407928 <printf@plt+0x5c48>
  4078f0:	ldr	x9, [x8, #16]
  4078f4:	ldr	w0, [x19, #80]
  4078f8:	ldr	x9, [x9]
  4078fc:	ldr	x9, [x9, #8]
  407900:	str	x9, [x8, #16]
  407904:	b	40792c <printf@plt+0x5c4c>
  407908:	cbz	w21, 407928 <printf@plt+0x5c48>
  40790c:	ldr	w8, [x19, #92]
  407910:	cbz	w8, 407928 <printf@plt+0x5c48>
  407914:	ldr	x0, [x19, #64]
  407918:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40791c:	add	x1, x1, #0x3b8
  407920:	bl	401ba0 <strcmp@plt>
  407924:	cbz	w0, 4078e4 <printf@plt+0x5c04>
  407928:	mov	w0, #0xffffffff            	// #-1
  40792c:	ldp	x20, x19, [sp, #32]
  407930:	ldr	x21, [sp, #16]
  407934:	ldp	x29, x30, [sp], #48
  407938:	ret
  40793c:	sub	sp, sp, #0x40
  407940:	stp	x29, x30, [sp, #16]
  407944:	str	x21, [sp, #32]
  407948:	stp	x20, x19, [sp, #48]
  40794c:	add	x29, sp, #0x10
  407950:	ldr	x20, [x0, #528]
  407954:	mov	x19, x0
  407958:	ldp	x9, x10, [x20, #8]
  40795c:	ldr	x8, [x20]
  407960:	ldr	x21, [x10, #16]
  407964:	cmp	x9, x8
  407968:	str	x8, [x20, #16]
  40796c:	b.eq	407990 <printf@plt+0x5cb0>  // b.none
  407970:	ldr	x10, [x8, #16]
  407974:	cmp	x10, x1
  407978:	b.eq	407990 <printf@plt+0x5cb0>  // b.none
  40797c:	ldr	x8, [x8]
  407980:	cmp	x9, x8
  407984:	str	x8, [x20, #16]
  407988:	b.ne	407970 <printf@plt+0x5c90>  // b.any
  40798c:	mov	x8, x9
  407990:	ldr	x8, [x8, #8]
  407994:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  407998:	add	x1, x1, #0x44a
  40799c:	mov	x0, sp
  4079a0:	str	x8, [x20, #16]
  4079a4:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  4079a8:	mov	x1, sp
  4079ac:	mov	x0, x20
  4079b0:	bl	4033cc <printf@plt+0x16ec>
  4079b4:	mov	x0, sp
  4079b8:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  4079bc:	ldr	x8, [x19, #528]
  4079c0:	ldp	x10, x9, [x8, #8]
  4079c4:	ldr	x11, [x9]
  4079c8:	ldr	x9, [x8]
  4079cc:	ldr	x0, [x11, #16]
  4079d0:	cmp	x10, x9
  4079d4:	str	x9, [x8, #16]
  4079d8:	b.eq	4079f0 <printf@plt+0x5d10>  // b.none
  4079dc:	ldr	x11, [x9, #16]
  4079e0:	cmp	x11, x21
  4079e4:	b.eq	4079f0 <printf@plt+0x5d10>  // b.none
  4079e8:	ldr	x9, [x9]
  4079ec:	b	4079d0 <printf@plt+0x5cf0>
  4079f0:	ldp	x20, x19, [sp, #48]
  4079f4:	ldr	x21, [sp, #32]
  4079f8:	ldp	x29, x30, [sp, #16]
  4079fc:	add	sp, sp, #0x40
  407a00:	ret
  407a04:	mov	x19, x0
  407a08:	mov	x0, sp
  407a0c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  407a10:	mov	x0, x19
  407a14:	bl	401c50 <_Unwind_Resume@plt>
  407a18:	sub	sp, sp, #0x40
  407a1c:	stp	x29, x30, [sp, #16]
  407a20:	str	x21, [sp, #32]
  407a24:	stp	x20, x19, [sp, #48]
  407a28:	add	x29, sp, #0x10
  407a2c:	ldr	x20, [x0, #528]
  407a30:	mov	x19, x0
  407a34:	ldr	x8, [x20, #16]
  407a38:	ldr	x21, [x8, #16]
  407a3c:	ldr	w9, [x21, #92]
  407a40:	cbz	w9, 407a58 <printf@plt+0x5d78>
  407a44:	ldr	x8, [x8, #8]
  407a48:	ldr	x9, [x8, #16]
  407a4c:	ldr	w9, [x9, #92]
  407a50:	cbnz	w9, 407a44 <printf@plt+0x5d64>
  407a54:	str	x8, [x20, #16]
  407a58:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  407a5c:	add	x1, x1, #0x459
  407a60:	mov	x0, sp
  407a64:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  407a68:	mov	x1, sp
  407a6c:	mov	x0, x20
  407a70:	bl	4033cc <printf@plt+0x16ec>
  407a74:	mov	x0, sp
  407a78:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  407a7c:	ldr	x8, [x19, #528]
  407a80:	ldr	x9, [x8, #16]
  407a84:	ldr	x10, [x9, #16]
  407a88:	cmp	x21, x10
  407a8c:	b.eq	407aa4 <printf@plt+0x5dc4>  // b.none
  407a90:	ldr	x9, [x9]
  407a94:	ldr	x10, [x9, #16]
  407a98:	cmp	x21, x10
  407a9c:	b.ne	407a90 <printf@plt+0x5db0>  // b.any
  407aa0:	str	x9, [x8, #16]
  407aa4:	ldp	x20, x19, [sp, #48]
  407aa8:	ldr	x21, [sp, #32]
  407aac:	ldp	x29, x30, [sp, #16]
  407ab0:	add	sp, sp, #0x40
  407ab4:	ret
  407ab8:	mov	x19, x0
  407abc:	mov	x0, sp
  407ac0:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  407ac4:	mov	x0, x19
  407ac8:	bl	401c50 <_Unwind_Resume@plt>
  407acc:	sub	sp, sp, #0x40
  407ad0:	stp	x29, x30, [sp, #16]
  407ad4:	str	x21, [sp, #32]
  407ad8:	stp	x20, x19, [sp, #48]
  407adc:	add	x29, sp, #0x10
  407ae0:	ldr	x20, [x0, #528]
  407ae4:	mov	x19, x0
  407ae8:	ldp	x9, x10, [x20, #8]
  407aec:	ldr	x8, [x20]
  407af0:	ldr	x21, [x10, #16]
  407af4:	cmp	x9, x8
  407af8:	str	x8, [x20, #16]
  407afc:	b.eq	407b20 <printf@plt+0x5e40>  // b.none
  407b00:	ldr	x10, [x8, #16]
  407b04:	cmp	x10, x1
  407b08:	b.eq	407b20 <printf@plt+0x5e40>  // b.none
  407b0c:	ldr	x8, [x8]
  407b10:	cmp	x9, x8
  407b14:	str	x8, [x20, #16]
  407b18:	b.ne	407b00 <printf@plt+0x5e20>  // b.any
  407b1c:	mov	x8, x9
  407b20:	ldr	x8, [x8, #8]
  407b24:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  407b28:	add	x1, x1, #0x480
  407b2c:	mov	x0, sp
  407b30:	str	x8, [x20, #16]
  407b34:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  407b38:	mov	x1, sp
  407b3c:	mov	x0, x20
  407b40:	bl	4033cc <printf@plt+0x16ec>
  407b44:	mov	x0, sp
  407b48:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  407b4c:	ldr	x8, [x19, #528]
  407b50:	ldp	x9, x10, [x8]
  407b54:	cmp	x10, x9
  407b58:	str	x9, [x8, #16]
  407b5c:	b.eq	407b74 <printf@plt+0x5e94>  // b.none
  407b60:	ldr	x11, [x9, #16]
  407b64:	cmp	x11, x21
  407b68:	b.eq	407b74 <printf@plt+0x5e94>  // b.none
  407b6c:	ldr	x9, [x9]
  407b70:	b	407b54 <printf@plt+0x5e74>
  407b74:	ldp	x20, x19, [sp, #48]
  407b78:	ldr	x21, [sp, #32]
  407b7c:	ldp	x29, x30, [sp, #16]
  407b80:	add	sp, sp, #0x40
  407b84:	ret
  407b88:	mov	x19, x0
  407b8c:	mov	x0, sp
  407b90:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  407b94:	mov	x0, x19
  407b98:	bl	401c50 <_Unwind_Resume@plt>
  407b9c:	stp	x29, x30, [sp, #-80]!
  407ba0:	stp	x24, x23, [sp, #32]
  407ba4:	stp	x22, x21, [sp, #48]
  407ba8:	stp	x20, x19, [sp, #64]
  407bac:	ldr	x19, [x0, #528]
  407bb0:	str	x25, [sp, #16]
  407bb4:	mov	x29, sp
  407bb8:	ldp	x9, x8, [x19, #8]
  407bbc:	cmp	x8, x9
  407bc0:	b.eq	407c78 <printf@plt+0x5f98>  // b.none
  407bc4:	ldr	x24, [x8, #16]
  407bc8:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x1f1c>
  407bcc:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x1f1c>
  407bd0:	mov	x20, x0
  407bd4:	add	x21, x21, #0x3b8
  407bd8:	add	x22, x22, #0x474
  407bdc:	mov	x23, x24
  407be0:	ldr	w8, [x24, #92]
  407be4:	cbz	w8, 407bfc <printf@plt+0x5f1c>
  407be8:	ldr	x0, [x24, #64]
  407bec:	mov	w2, #0xb                   	// #11
  407bf0:	mov	x1, x22
  407bf4:	bl	401aa0 <strncmp@plt>
  407bf8:	cbz	w0, 407c38 <printf@plt+0x5f58>
  407bfc:	ldr	x8, [x19, #16]
  407c00:	ldr	x8, [x8]
  407c04:	str	x8, [x19, #16]
  407c08:	ldr	x25, [x19, #16]
  407c0c:	ldr	x8, [x19]
  407c10:	cmp	x25, x8
  407c14:	b.eq	407c58 <printf@plt+0x5f78>  // b.none
  407c18:	ldr	w8, [x24, #92]
  407c1c:	cbz	w8, 407c30 <printf@plt+0x5f50>
  407c20:	ldr	x0, [x24, #64]
  407c24:	mov	x1, x21
  407c28:	bl	401ba0 <strcmp@plt>
  407c2c:	cbz	w0, 407c58 <printf@plt+0x5f78>
  407c30:	ldr	x24, [x25, #16]
  407c34:	b	407be0 <printf@plt+0x5f00>
  407c38:	mov	x0, x19
  407c3c:	bl	403198 <printf@plt+0x14b8>
  407c40:	ldr	x19, [x20, #528]
  407c44:	cmp	x24, x23
  407c48:	b.ne	407c08 <printf@plt+0x5f28>  // b.any
  407c4c:	ldr	x8, [x19, #16]
  407c50:	ldr	x23, [x8, #16]
  407c54:	b	407c08 <printf@plt+0x5f28>
  407c58:	ldr	x8, [x25, #16]
  407c5c:	cmp	x8, x23
  407c60:	b.eq	407c78 <printf@plt+0x5f98>  // b.none
  407c64:	ldr	x25, [x25, #8]
  407c68:	ldr	x8, [x25, #16]
  407c6c:	cmp	x8, x23
  407c70:	b.ne	407c64 <printf@plt+0x5f84>  // b.any
  407c74:	str	x25, [x19, #16]
  407c78:	ldp	x20, x19, [sp, #64]
  407c7c:	ldp	x22, x21, [sp, #48]
  407c80:	ldp	x24, x23, [sp, #32]
  407c84:	ldr	x25, [sp, #16]
  407c88:	ldp	x29, x30, [sp], #80
  407c8c:	ret
  407c90:	stp	x29, x30, [sp, #-64]!
  407c94:	str	x23, [sp, #16]
  407c98:	stp	x22, x21, [sp, #32]
  407c9c:	stp	x20, x19, [sp, #48]
  407ca0:	mov	x29, sp
  407ca4:	ldr	x8, [x0, #528]
  407ca8:	ldr	x9, [x8]
  407cac:	cbz	x9, 407d78 <printf@plt+0x6098>
  407cb0:	movi	v0.2d, #0x0
  407cb4:	str	x9, [x8, #16]
  407cb8:	str	q0, [x0, #672]
  407cbc:	ldr	x8, [x8, #16]
  407cc0:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x1f1c>
  407cc4:	mov	x19, x0
  407cc8:	mov	w20, wzr
  407ccc:	mov	w23, #0x1                   	// #1
  407cd0:	add	x21, x21, #0x3b8
  407cd4:	ldr	x22, [x8, #16]
  407cd8:	mov	x0, x19
  407cdc:	mov	x1, x22
  407ce0:	bl	40761c <printf@plt+0x593c>
  407ce4:	mov	x0, x19
  407ce8:	mov	x1, x22
  407cec:	mov	w2, w20
  407cf0:	bl	40773c <printf@plt+0x5a5c>
  407cf4:	mov	w20, w0
  407cf8:	cbz	w23, 407d20 <printf@plt+0x6040>
  407cfc:	cbz	w20, 407d20 <printf@plt+0x6040>
  407d00:	mov	x0, x19
  407d04:	bl	406a24 <printf@plt+0x4d44>
  407d08:	cbz	w0, 407d20 <printf@plt+0x6040>
  407d0c:	mov	x0, x19
  407d10:	bl	407b9c <printf@plt+0x5ebc>
  407d14:	ldr	x8, [x19, #528]
  407d18:	ldr	x8, [x8, #16]
  407d1c:	ldr	x22, [x8, #16]
  407d20:	mov	x0, x22
  407d24:	bl	402df4 <printf@plt+0x1114>
  407d28:	cmp	w0, #0x0
  407d2c:	cset	w23, ne  // ne = any
  407d30:	cbz	w20, 407d5c <printf@plt+0x607c>
  407d34:	cbnz	w0, 407d5c <printf@plt+0x607c>
  407d38:	ldr	w8, [x22, #92]
  407d3c:	cbz	w8, 407d54 <printf@plt+0x6074>
  407d40:	ldr	x0, [x22, #64]
  407d44:	mov	x1, x21
  407d48:	bl	401ba0 <strcmp@plt>
  407d4c:	cmp	w0, #0x0
  407d50:	cset	w8, eq  // eq = none
  407d54:	cmp	w8, #0x0
  407d58:	cset	w23, ne  // ne = any
  407d5c:	ldr	x9, [x19, #528]
  407d60:	ldr	x8, [x9, #16]
  407d64:	ldr	x10, [x9]
  407d68:	ldr	x8, [x8]
  407d6c:	cmp	x10, x8
  407d70:	str	x8, [x9, #16]
  407d74:	b.ne	407cd4 <printf@plt+0x5ff4>  // b.any
  407d78:	ldp	x20, x19, [sp, #48]
  407d7c:	ldp	x22, x21, [sp, #32]
  407d80:	ldr	x23, [sp, #16]
  407d84:	ldp	x29, x30, [sp], #64
  407d88:	ret
  407d8c:	stp	x29, x30, [sp, #-96]!
  407d90:	stp	x28, x27, [sp, #16]
  407d94:	stp	x26, x25, [sp, #32]
  407d98:	stp	x24, x23, [sp, #48]
  407d9c:	stp	x22, x21, [sp, #64]
  407da0:	stp	x20, x19, [sp, #80]
  407da4:	mov	x29, sp
  407da8:	ldr	x8, [x0, #528]
  407dac:	ldr	x9, [x8]
  407db0:	cbz	x9, 407fec <printf@plt+0x630c>
  407db4:	movi	v0.2d, #0x0
  407db8:	str	x9, [x8, #16]
  407dbc:	str	q0, [x0, #672]
  407dc0:	ldr	x8, [x8, #16]
  407dc4:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x1f1c>
  407dc8:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x1f1c>
  407dcc:	mov	x19, x0
  407dd0:	ldr	x26, [x8, #16]
  407dd4:	mov	w22, wzr
  407dd8:	mov	w28, wzr
  407ddc:	mov	w24, wzr
  407de0:	add	x20, x20, #0x3b8
  407de4:	add	x21, x21, #0x468
  407de8:	mov	x25, x26
  407dec:	mov	x0, x19
  407df0:	mov	x1, x26
  407df4:	bl	40761c <printf@plt+0x593c>
  407df8:	mov	x0, x19
  407dfc:	mov	x1, x26
  407e00:	mov	w2, w24
  407e04:	bl	40773c <printf@plt+0x5a5c>
  407e08:	ldr	w23, [x26, #92]
  407e0c:	mov	w24, w0
  407e10:	cbz	w23, 407e50 <printf@plt+0x6170>
  407e14:	ldr	x27, [x26, #64]
  407e18:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  407e1c:	mov	w2, #0xb                   	// #11
  407e20:	add	x1, x1, #0x474
  407e24:	mov	x0, x27
  407e28:	bl	401aa0 <strncmp@plt>
  407e2c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  407e30:	cmp	w0, #0x0
  407e34:	mov	w2, #0xb                   	// #11
  407e38:	mov	x0, x27
  407e3c:	add	x1, x1, #0x43e
  407e40:	csinc	w22, w22, wzr, ne  // ne = any
  407e44:	bl	401aa0 <strncmp@plt>
  407e48:	cbnz	w0, 407e50 <printf@plt+0x6170>
  407e4c:	mov	w28, #0x1                   	// #1
  407e50:	mov	x0, x26
  407e54:	bl	402df4 <printf@plt+0x1114>
  407e58:	cbz	w0, 407f30 <printf@plt+0x6250>
  407e5c:	ldr	x8, [x19, #528]
  407e60:	mov	x0, x19
  407e64:	ldr	x9, [x8, #16]
  407e68:	ldr	x9, [x9]
  407e6c:	str	x9, [x8, #16]
  407e70:	ldr	x26, [x9, #16]
  407e74:	mov	x1, x26
  407e78:	bl	40761c <printf@plt+0x593c>
  407e7c:	mov	x0, x19
  407e80:	mov	x1, x26
  407e84:	mov	w2, w24
  407e88:	bl	40773c <printf@plt+0x5a5c>
  407e8c:	ldr	x27, [x19, #528]
  407e90:	ldr	x8, [x27, #16]
  407e94:	ldr	x9, [x27]
  407e98:	cmp	x8, x9
  407e9c:	b.eq	407fb8 <printf@plt+0x62d8>  // b.none
  407ea0:	mov	w24, w0
  407ea4:	mov	x0, x26
  407ea8:	bl	402df4 <printf@plt+0x1114>
  407eac:	cbnz	w0, 407ee8 <printf@plt+0x6208>
  407eb0:	ldr	w8, [x26, #92]
  407eb4:	cbz	w24, 407ed0 <printf@plt+0x61f0>
  407eb8:	cbz	w8, 407f4c <printf@plt+0x626c>
  407ebc:	ldr	x0, [x26, #64]
  407ec0:	mov	x1, x20
  407ec4:	bl	401ba0 <strcmp@plt>
  407ec8:	cbnz	w0, 407ed4 <printf@plt+0x61f4>
  407ecc:	b	407ee8 <printf@plt+0x6208>
  407ed0:	cbz	w8, 407f4c <printf@plt+0x626c>
  407ed4:	ldr	x0, [x26, #64]
  407ed8:	mov	w2, #0xb                   	// #11
  407edc:	mov	x1, x21
  407ee0:	bl	401aa0 <strncmp@plt>
  407ee4:	cbnz	w0, 407f4c <printf@plt+0x626c>
  407ee8:	ldr	x8, [x27, #16]
  407eec:	mov	x0, x19
  407ef0:	ldr	x8, [x8]
  407ef4:	str	x8, [x27, #16]
  407ef8:	ldr	x26, [x8, #16]
  407efc:	mov	x1, x26
  407f00:	bl	40761c <printf@plt+0x593c>
  407f04:	mov	x0, x19
  407f08:	mov	x1, x26
  407f0c:	mov	w2, w24
  407f10:	bl	40773c <printf@plt+0x5a5c>
  407f14:	ldr	x27, [x19, #528]
  407f18:	mov	w24, w0
  407f1c:	ldr	x8, [x27, #16]
  407f20:	ldr	x9, [x27]
  407f24:	cmp	x8, x9
  407f28:	b.ne	407ea4 <printf@plt+0x61c4>  // b.any
  407f2c:	b	407fb8 <printf@plt+0x62d8>
  407f30:	cbz	w24, 407f94 <printf@plt+0x62b4>
  407f34:	cbz	w23, 407f94 <printf@plt+0x62b4>
  407f38:	ldr	x0, [x26, #64]
  407f3c:	mov	x1, x20
  407f40:	bl	401ba0 <strcmp@plt>
  407f44:	cbnz	w0, 407f94 <printf@plt+0x62b4>
  407f48:	b	407e5c <printf@plt+0x617c>
  407f4c:	cbz	w22, 407f8c <printf@plt+0x62ac>
  407f50:	cbnz	w28, 407f88 <printf@plt+0x62a8>
  407f54:	mov	x0, x19
  407f58:	mov	x1, x25
  407f5c:	bl	407acc <printf@plt+0x5dec>
  407f60:	ldr	x8, [x19, #528]
  407f64:	ldp	x9, x10, [x8]
  407f68:	cmp	x10, x9
  407f6c:	str	x9, [x8, #16]
  407f70:	b.eq	407f88 <printf@plt+0x62a8>  // b.none
  407f74:	ldr	x11, [x9, #16]
  407f78:	cmp	x11, x26
  407f7c:	b.eq	407f88 <printf@plt+0x62a8>  // b.none
  407f80:	ldr	x9, [x9]
  407f84:	b	407f68 <printf@plt+0x6288>
  407f88:	mov	w22, wzr
  407f8c:	mov	w28, wzr
  407f90:	mov	x25, x26
  407f94:	ldr	x9, [x19, #528]
  407f98:	ldr	x8, [x9, #16]
  407f9c:	ldr	x10, [x9]
  407fa0:	ldr	x8, [x8]
  407fa4:	cmp	x10, x8
  407fa8:	str	x8, [x9, #16]
  407fac:	b.eq	407fe4 <printf@plt+0x6304>  // b.none
  407fb0:	ldr	x26, [x8, #16]
  407fb4:	b	407dec <printf@plt+0x610c>
  407fb8:	cbz	w22, 407fec <printf@plt+0x630c>
  407fbc:	cbnz	w28, 407fec <printf@plt+0x630c>
  407fc0:	mov	x0, x19
  407fc4:	mov	x1, x25
  407fc8:	ldp	x20, x19, [sp, #80]
  407fcc:	ldp	x22, x21, [sp, #64]
  407fd0:	ldp	x24, x23, [sp, #48]
  407fd4:	ldp	x26, x25, [sp, #32]
  407fd8:	ldp	x28, x27, [sp, #16]
  407fdc:	ldp	x29, x30, [sp], #96
  407fe0:	b	407acc <printf@plt+0x5dec>
  407fe4:	cbz	w22, 407fec <printf@plt+0x630c>
  407fe8:	cbz	w28, 407fc0 <printf@plt+0x62e0>
  407fec:	ldp	x20, x19, [sp, #80]
  407ff0:	ldp	x22, x21, [sp, #64]
  407ff4:	ldp	x24, x23, [sp, #48]
  407ff8:	ldp	x26, x25, [sp, #32]
  407ffc:	ldp	x28, x27, [sp, #16]
  408000:	ldp	x29, x30, [sp], #96
  408004:	ret
  408008:	cbz	w1, 40801c <printf@plt+0x633c>
  40800c:	cmp	w1, #0x2
  408010:	b.ne	408034 <printf@plt+0x6354>  // b.any
  408014:	add	x8, x4, #0x50
  408018:	b	40802c <printf@plt+0x634c>
  40801c:	ldr	w8, [x4, #80]
  408020:	str	w8, [x2]
  408024:	add	x8, x4, #0x58
  408028:	mov	x2, x3
  40802c:	ldr	w8, [x8]
  408030:	str	w8, [x2]
  408034:	ret
  408038:	ldr	x8, [x0, #528]
  40803c:	ldr	x9, [x8, #16]
  408040:	ldr	x9, [x9, #8]
  408044:	str	x9, [x8, #16]
  408048:	b	407a18 <printf@plt+0x5d38>
  40804c:	sub	sp, sp, #0xa0
  408050:	stp	x29, x30, [sp, #64]
  408054:	stp	x28, x27, [sp, #80]
  408058:	stp	x26, x25, [sp, #96]
  40805c:	stp	x24, x23, [sp, #112]
  408060:	stp	x22, x21, [sp, #128]
  408064:	stp	x20, x19, [sp, #144]
  408068:	add	x29, sp, #0x40
  40806c:	mov	x19, x0
  408070:	mov	w0, #0x30                  	// #48
  408074:	bl	418034 <_Znwm@@Base>
  408078:	mov	x20, x0
  40807c:	add	x1, x19, #0x50
  408080:	mov	w2, #0xffffffff            	// #-1
  408084:	str	x1, [sp, #16]
  408088:	bl	40ca50 <printf@plt+0xad70>
  40808c:	mov	w8, #0x4c                  	// #76
  408090:	sturb	w8, [x29, #-4]
  408094:	ldr	w23, [x19, #584]
  408098:	mov	x0, x19
  40809c:	bl	407c90 <printf@plt+0x5fb0>
  4080a0:	mov	x0, x19
  4080a4:	bl	407d8c <printf@plt+0x60ac>
  4080a8:	ldr	x21, [x19, #528]
  4080ac:	ldr	x8, [x21]
  4080b0:	cbz	x8, 4087ac <printf@plt+0x6acc>
  4080b4:	movi	v0.2d, #0x0
  4080b8:	str	x8, [x21, #16]
  4080bc:	str	q0, [x19, #672]
  4080c0:	ldr	x22, [x21, #16]
  4080c4:	ldr	x27, [x22, #16]
  4080c8:	mov	x0, x27
  4080cc:	bl	402df4 <printf@plt+0x1114>
  4080d0:	cbz	w0, 4080f0 <printf@plt+0x6410>
  4080d4:	ldr	x8, [x22]
  4080d8:	ldr	x9, [x21]
  4080dc:	str	x8, [x21, #16]
  4080e0:	cmp	x8, x9
  4080e4:	b.eq	4080f8 <printf@plt+0x6418>  // b.none
  4080e8:	ldr	x21, [x8, #16]
  4080ec:	b	4080fc <printf@plt+0x641c>
  4080f0:	mov	x21, xzr
  4080f4:	b	408120 <printf@plt+0x6440>
  4080f8:	mov	x21, xzr
  4080fc:	mov	x0, x19
  408100:	mov	x1, x21
  408104:	bl	40761c <printf@plt+0x593c>
  408108:	ldr	x8, [x19, #528]
  40810c:	mov	x27, x21
  408110:	ldr	x9, [x8, #16]
  408114:	ldr	x8, [x8]
  408118:	cmp	x9, x8
  40811c:	b.eq	4087ec <printf@plt+0x6b0c>  // b.none
  408120:	stp	w23, wzr, [sp, #8]
  408124:	mov	x26, xzr
  408128:	mov	x23, xzr
  40812c:	mov	x24, xzr
  408130:	mov	w22, wzr
  408134:	add	x8, x19, #0x2a0
  408138:	mov	w28, #0x3                   	// #3
  40813c:	str	wzr, [sp, #32]
  408140:	str	xzr, [sp, #24]
  408144:	str	x8, [sp]
  408148:	mov	x0, x19
  40814c:	mov	x1, x27
  408150:	mov	w2, w22
  408154:	bl	40773c <printf@plt+0x5a5c>
  408158:	mov	w22, w0
  40815c:	mov	x0, x19
  408160:	mov	x1, x27
  408164:	mov	w2, w22
  408168:	bl	4077c0 <printf@plt+0x5ae0>
  40816c:	ldr	w8, [x27, #92]
  408170:	cbz	w8, 408294 <printf@plt+0x65b4>
  408174:	ldr	x25, [x27, #64]
  408178:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40817c:	mov	w2, #0xb                   	// #11
  408180:	add	x1, x1, #0x43e
  408184:	mov	x0, x25
  408188:	bl	401aa0 <strncmp@plt>
  40818c:	cbz	w0, 4082b0 <printf@plt+0x65d0>
  408190:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  408194:	mov	w2, #0xb                   	// #11
  408198:	mov	x0, x25
  40819c:	add	x1, x1, #0x474
  4081a0:	bl	401aa0 <strncmp@plt>
  4081a4:	cbz	w0, 40836c <printf@plt+0x668c>
  4081a8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4081ac:	mov	w2, #0xb                   	// #11
  4081b0:	mov	x0, x25
  4081b4:	add	x1, x1, #0x480
  4081b8:	bl	401aa0 <strncmp@plt>
  4081bc:	cbnz	w0, 4082a8 <printf@plt+0x65c8>
  4081c0:	mov	x25, x21
  4081c4:	cbz	x26, 40823c <printf@plt+0x655c>
  4081c8:	mov	w21, #0x254                 	// #596
  4081cc:	cbnz	w28, 408240 <printf@plt+0x6560>
  4081d0:	ldr	x8, [x19, #528]
  4081d4:	mov	x0, x19
  4081d8:	ldr	x9, [x8, #16]
  4081dc:	ldr	x9, [x9, #8]
  4081e0:	str	x9, [x8, #16]
  4081e4:	bl	407a18 <printf@plt+0x5d38>
  4081e8:	mov	x0, x26
  4081ec:	mov	x1, x20
  4081f0:	bl	402f1c <printf@plt+0x123c>
  4081f4:	mov	w0, #0x30                  	// #48
  4081f8:	bl	418034 <_Znwm@@Base>
  4081fc:	mov	x20, x0
  408200:	ldr	x1, [sp, #16]
  408204:	mov	w2, #0xffffffff            	// #-1
  408208:	bl	40ca50 <printf@plt+0xad70>
  40820c:	ldr	x21, [x19, #528]
  408210:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  408214:	sub	x0, x29, #0x18
  408218:	add	x1, x1, #0x828
  40821c:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  408220:	sub	x1, x29, #0x18
  408224:	mov	x0, x21
  408228:	bl	4033cc <printf@plt+0x16ec>
  40822c:	sub	x0, x29, #0x18
  408230:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  408234:	mov	x26, xzr
  408238:	mov	x23, xzr
  40823c:	mov	w21, #0x254                 	// #596
  408240:	cbz	x24, 408250 <printf@plt+0x6570>
  408244:	ldr	x0, [x20]
  408248:	mov	x1, x24
  40824c:	bl	40c830 <printf@plt+0xab50>
  408250:	mov	w1, #0x2                   	// #2
  408254:	mov	x0, x20
  408258:	mov	w28, #0x2                   	// #2
  40825c:	bl	40d55c <printf@plt+0xb87c>
  408260:	ldr	w8, [x19, #564]
  408264:	ldr	w9, [x19, #584]
  408268:	str	wzr, [sp, #12]
  40826c:	cmp	w8, #0x0
  408270:	mov	w8, #0x24c                 	// #588
  408274:	csel	x8, x21, x8, gt
  408278:	ldr	w8, [x19, x8]
  40827c:	add	w9, w9, w0
  408280:	mov	x21, x25
  408284:	add	w0, w9, w8
  408288:	mov	w8, #0x1                   	// #1
  40828c:	str	w8, [sp, #28]
  408290:	b	408408 <printf@plt+0x6728>
  408294:	cbz	w28, 4083fc <printf@plt+0x671c>
  408298:	cmp	w28, #0x2
  40829c:	b.ne	4082a8 <printf@plt+0x65c8>  // b.any
  4082a0:	ldr	w8, [x27, #80]
  4082a4:	str	w8, [sp, #12]
  4082a8:	ldr	w0, [sp, #32]
  4082ac:	b	408408 <printf@plt+0x6728>
  4082b0:	cbz	x26, 408340 <printf@plt+0x6660>
  4082b4:	cmp	w28, #0x1
  4082b8:	b.ne	408340 <printf@plt+0x6660>  // b.any
  4082bc:	ldr	x8, [x19, #528]
  4082c0:	mov	x0, x19
  4082c4:	mov	x23, x21
  4082c8:	ldr	x9, [x8, #16]
  4082cc:	ldr	x9, [x9, #8]
  4082d0:	str	x9, [x8, #16]
  4082d4:	bl	407a18 <printf@plt+0x5d38>
  4082d8:	mov	x0, x26
  4082dc:	mov	x1, x20
  4082e0:	bl	402f1c <printf@plt+0x123c>
  4082e4:	mov	w0, #0x30                  	// #48
  4082e8:	bl	418034 <_Znwm@@Base>
  4082ec:	mov	x20, x0
  4082f0:	ldr	x1, [sp, #16]
  4082f4:	mov	w2, #0xffffffff            	// #-1
  4082f8:	bl	40ca50 <printf@plt+0xad70>
  4082fc:	ldr	x21, [x19, #528]
  408300:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  408304:	sub	x0, x29, #0x18
  408308:	add	x1, x1, #0x815
  40830c:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  408310:	sub	x1, x29, #0x18
  408314:	mov	x0, x21
  408318:	bl	4033cc <printf@plt+0x16ec>
  40831c:	sub	x0, x29, #0x18
  408320:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  408324:	mov	x21, x23
  408328:	cbz	x24, 408338 <printf@plt+0x6658>
  40832c:	ldr	x0, [x20]
  408330:	mov	x1, x24
  408334:	bl	40c830 <printf@plt+0xab50>
  408338:	mov	x26, xzr
  40833c:	mov	x23, xzr
  408340:	mov	x0, x27
  408344:	bl	402a58 <printf@plt+0xd78>
  408348:	mov	w8, #0x4c                  	// #76
  40834c:	sturb	w8, [x29, #-4]
  408350:	mov	w8, #0x1                   	// #1
  408354:	str	w0, [sp, #28]
  408358:	str	wzr, [sp, #12]
  40835c:	mov	w0, wzr
  408360:	mov	w28, wzr
  408364:	str	w8, [sp, #24]
  408368:	b	408408 <printf@plt+0x6728>
  40836c:	sub	x1, x29, #0x4
  408370:	mov	x0, x27
  408374:	str	x21, [sp, #32]
  408378:	bl	402e58 <printf@plt+0x1178>
  40837c:	mov	w25, w0
  408380:	mov	w8, #0x4c                  	// #76
  408384:	mov	x0, x20
  408388:	mov	w1, w25
  40838c:	sturb	w8, [x29, #-4]
  408390:	bl	40d470 <printf@plt+0xb790>
  408394:	ldr	w8, [x19, #564]
  408398:	mov	w28, #0x24c                 	// #588
  40839c:	mov	w21, #0x254                 	// #596
  4083a0:	ldr	w9, [x19, #584]
  4083a4:	cmp	w8, #0x0
  4083a8:	csel	x8, x21, x28, gt
  4083ac:	ldr	w8, [x19, x8]
  4083b0:	add	w9, w9, w25
  4083b4:	str	w0, [sp, #28]
  4083b8:	add	w1, w0, #0x1
  4083bc:	add	w8, w9, w8
  4083c0:	mov	x0, x20
  4083c4:	str	w8, [sp, #12]
  4083c8:	bl	40d55c <printf@plt+0xb87c>
  4083cc:	cmp	w0, #0x1
  4083d0:	b.lt	4083f0 <printf@plt+0x6710>  // b.tstop
  4083d4:	ldr	w8, [x19, #564]
  4083d8:	ldr	w9, [x19, #584]
  4083dc:	cmp	w8, #0x0
  4083e0:	csel	x8, x21, x28, gt
  4083e4:	ldr	w8, [x19, x8]
  4083e8:	add	w9, w9, w0
  4083ec:	add	w0, w9, w8
  4083f0:	ldr	x21, [sp, #32]
  4083f4:	mov	w28, #0x1                   	// #1
  4083f8:	b	408408 <printf@plt+0x6728>
  4083fc:	ldr	w8, [x27, #80]
  408400:	ldr	w0, [x27, #88]
  408404:	str	w8, [sp, #12]
  408408:	ldr	w8, [x27, #92]
  40840c:	str	w0, [sp, #32]
  408410:	cbz	w8, 4084e4 <printf@plt+0x6804>
  408414:	ldr	x25, [x27, #64]
  408418:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40841c:	mov	w2, #0xb                   	// #11
  408420:	add	x1, x1, #0x43e
  408424:	mov	x0, x25
  408428:	bl	401aa0 <strncmp@plt>
  40842c:	cbz	w0, 408460 <printf@plt+0x6780>
  408430:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  408434:	mov	w2, #0xb                   	// #11
  408438:	mov	x0, x25
  40843c:	add	x1, x1, #0x474
  408440:	bl	401aa0 <strncmp@plt>
  408444:	cbz	w0, 408460 <printf@plt+0x6780>
  408448:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40844c:	mov	w2, #0xb                   	// #11
  408450:	mov	x0, x25
  408454:	add	x1, x1, #0x480
  408458:	bl	401aa0 <strncmp@plt>
  40845c:	cbnz	w0, 408480 <printf@plt+0x67a0>
  408460:	cbz	x21, 408480 <printf@plt+0x67a0>
  408464:	cbnz	x26, 408480 <printf@plt+0x67a0>
  408468:	mov	x0, x19
  40846c:	mov	x1, x21
  408470:	bl	40793c <printf@plt+0x5c5c>
  408474:	mov	x26, x0
  408478:	mov	x21, xzr
  40847c:	b	408504 <printf@plt+0x6824>
  408480:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  408484:	mov	w2, #0xa                   	// #10
  408488:	mov	x0, x25
  40848c:	add	x1, x1, #0x403
  408490:	bl	401aa0 <strncmp@plt>
  408494:	cbz	x26, 4084ec <printf@plt+0x680c>
  408498:	cbnz	w0, 4084ec <printf@plt+0x680c>
  40849c:	ldr	x8, [x19, #528]
  4084a0:	mov	x0, x19
  4084a4:	ldr	x9, [x8, #16]
  4084a8:	ldr	x9, [x9, #8]
  4084ac:	str	x9, [x8, #16]
  4084b0:	bl	407a18 <printf@plt+0x5d38>
  4084b4:	mov	x0, x26
  4084b8:	mov	x1, x20
  4084bc:	bl	402f1c <printf@plt+0x123c>
  4084c0:	mov	w0, #0x30                  	// #48
  4084c4:	bl	418034 <_Znwm@@Base>
  4084c8:	mov	x20, x0
  4084cc:	ldr	x1, [sp, #16]
  4084d0:	mov	w2, #0xffffffff            	// #-1
  4084d4:	bl	40ca50 <printf@plt+0xad70>
  4084d8:	mov	x26, xzr
  4084dc:	mov	x23, xzr
  4084e0:	b	408504 <printf@plt+0x6824>
  4084e4:	mov	x25, x24
  4084e8:	b	40852c <printf@plt+0x684c>
  4084ec:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4084f0:	mov	w2, #0xb                   	// #11
  4084f4:	mov	x0, x25
  4084f8:	add	x1, x1, #0x468
  4084fc:	bl	401aa0 <strncmp@plt>
  408500:	cbz	w0, 4086a4 <printf@plt+0x69c4>
  408504:	mov	x25, x24
  408508:	ldr	w8, [x27, #92]
  40850c:	cbz	w8, 40852c <printf@plt+0x684c>
  408510:	ldr	x0, [x27, #64]
  408514:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  408518:	mov	w2, #0xb                   	// #11
  40851c:	add	x1, x1, #0x474
  408520:	bl	401aa0 <strncmp@plt>
  408524:	mov	x24, x25
  408528:	cbnz	w0, 40859c <printf@plt+0x68bc>
  40852c:	cbz	x26, 408598 <printf@plt+0x68b8>
  408530:	ldr	w1, [sp, #28]
  408534:	cbz	w1, 408550 <printf@plt+0x6870>
  408538:	ldr	w2, [sp, #12]
  40853c:	ldr	w3, [sp, #32]
  408540:	mov	w4, #0x4c                  	// #76
  408544:	mov	x0, x20
  408548:	bl	40cba8 <printf@plt+0xaec8>
  40854c:	cbnz	w0, 408598 <printf@plt+0x68b8>
  408550:	ldr	x8, [x19, #528]
  408554:	mov	x0, x19
  408558:	ldr	x9, [x8, #16]
  40855c:	ldr	x9, [x9, #8]
  408560:	str	x9, [x8, #16]
  408564:	bl	407a18 <printf@plt+0x5d38>
  408568:	mov	x0, x26
  40856c:	mov	x1, x20
  408570:	bl	402f1c <printf@plt+0x123c>
  408574:	mov	w0, #0x30                  	// #48
  408578:	bl	418034 <_Znwm@@Base>
  40857c:	mov	x20, x0
  408580:	ldr	x1, [sp, #16]
  408584:	mov	w2, #0xffffffff            	// #-1
  408588:	bl	40ca50 <printf@plt+0xad70>
  40858c:	mov	x26, xzr
  408590:	mov	x23, xzr
  408594:	mov	w28, #0x3                   	// #3
  408598:	mov	x24, x25
  40859c:	ldr	x9, [x19, #528]
  4085a0:	ldr	x8, [x9, #16]
  4085a4:	ldr	x10, [x9]
  4085a8:	ldr	x8, [x8]
  4085ac:	cmp	x8, x10
  4085b0:	str	x8, [x9, #16]
  4085b4:	b.eq	408800 <printf@plt+0x6b20>  // b.none
  4085b8:	ldr	x27, [x8, #16]
  4085bc:	mov	x0, x19
  4085c0:	mov	x1, x27
  4085c4:	bl	40761c <printf@plt+0x593c>
  4085c8:	cbz	x27, 40880c <printf@plt+0x6b2c>
  4085cc:	mov	x0, x27
  4085d0:	bl	402df4 <printf@plt+0x1114>
  4085d4:	cbz	w0, 40866c <printf@plt+0x698c>
  4085d8:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4085dc:	add	x21, x21, #0x3b8
  4085e0:	ldr	x9, [x19, #528]
  4085e4:	ldr	x8, [x9, #16]
  4085e8:	ldr	x10, [x9]
  4085ec:	ldr	x8, [x8]
  4085f0:	cmp	x8, x10
  4085f4:	str	x8, [x9, #16]
  4085f8:	b.eq	408604 <printf@plt+0x6924>  // b.none
  4085fc:	ldr	x27, [x8, #16]
  408600:	b	408608 <printf@plt+0x6928>
  408604:	mov	x27, xzr
  408608:	mov	x0, x19
  40860c:	mov	x1, x27
  408610:	bl	40761c <printf@plt+0x593c>
  408614:	mov	x0, x19
  408618:	mov	x1, x27
  40861c:	mov	w2, w22
  408620:	bl	40773c <printf@plt+0x5a5c>
  408624:	cbz	x27, 408720 <printf@plt+0x6a40>
  408628:	mov	w22, w0
  40862c:	mov	x0, x27
  408630:	bl	402df4 <printf@plt+0x1114>
  408634:	cbnz	w0, 4085e0 <printf@plt+0x6900>
  408638:	cbz	w22, 408654 <printf@plt+0x6974>
  40863c:	ldr	w8, [x27, #92]
  408640:	cbz	w8, 408654 <printf@plt+0x6974>
  408644:	ldr	x0, [x27, #64]
  408648:	mov	x1, x21
  40864c:	bl	401ba0 <strcmp@plt>
  408650:	cbz	w0, 4085e0 <printf@plt+0x6900>
  408654:	ldr	w8, [sp, #24]
  408658:	mov	x21, x27
  40865c:	str	xzr, [sp, #24]
  408660:	cmp	w8, #0x0
  408664:	csel	x23, x23, x27, eq  // eq = none
  408668:	b	40868c <printf@plt+0x69ac>
  40866c:	cbz	w22, 40868c <printf@plt+0x69ac>
  408670:	ldr	w8, [x27, #92]
  408674:	cbz	w8, 40868c <printf@plt+0x69ac>
  408678:	ldr	x0, [x27, #64]
  40867c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  408680:	add	x1, x1, #0x3b8
  408684:	bl	401ba0 <strcmp@plt>
  408688:	cbz	w0, 4085d8 <printf@plt+0x68f8>
  40868c:	ldr	x8, [x19, #528]
  408690:	ldr	x9, [x8, #16]
  408694:	ldr	x8, [x8]
  408698:	cmp	x9, x8
  40869c:	b.ne	408148 <printf@plt+0x6468>  // b.any
  4086a0:	b	40872c <printf@plt+0x6a4c>
  4086a4:	cbnz	w28, 4086b4 <printf@plt+0x69d4>
  4086a8:	ldr	x0, [x20]
  4086ac:	mov	x1, x25
  4086b0:	bl	40c934 <printf@plt+0xac54>
  4086b4:	ldr	x0, [x20]
  4086b8:	mov	x1, x25
  4086bc:	bl	40c740 <printf@plt+0xaa60>
  4086c0:	cbnz	w0, 408508 <printf@plt+0x6828>
  4086c4:	cbz	x26, 40870c <printf@plt+0x6a2c>
  4086c8:	ldr	x8, [x19, #528]
  4086cc:	mov	x0, x19
  4086d0:	ldr	x9, [x8, #16]
  4086d4:	ldr	x9, [x9, #8]
  4086d8:	str	x9, [x8, #16]
  4086dc:	bl	407a18 <printf@plt+0x5d38>
  4086e0:	mov	x0, x26
  4086e4:	mov	x1, x20
  4086e8:	bl	402f1c <printf@plt+0x123c>
  4086ec:	mov	w0, #0x30                  	// #48
  4086f0:	bl	418034 <_Znwm@@Base>
  4086f4:	mov	x20, x0
  4086f8:	ldr	x1, [sp, #16]
  4086fc:	mov	w2, #0xffffffff            	// #-1
  408700:	bl	40ca50 <printf@plt+0xad70>
  408704:	mov	x23, xzr
  408708:	mov	w28, #0x3                   	// #3
  40870c:	ldr	x0, [x20]
  408710:	mov	x1, x25
  408714:	bl	40c830 <printf@plt+0xab50>
  408718:	mov	x26, xzr
  40871c:	b	408508 <printf@plt+0x6828>
  408720:	ldr	w8, [sp, #24]
  408724:	cmp	w8, #0x0
  408728:	csel	x23, x23, xzr, eq  // eq = none
  40872c:	ldr	x8, [x19, #528]
  408730:	ldr	x9, [x8]
  408734:	str	x9, [x8, #16]
  408738:	cbz	x26, 4087a4 <printf@plt+0x6ac4>
  40873c:	cbz	x23, 408760 <printf@plt+0x6a80>
  408740:	ldr	x10, [x9, #16]
  408744:	cmp	x23, x10
  408748:	b.eq	408760 <printf@plt+0x6a80>  // b.none
  40874c:	ldr	x9, [x9, #8]
  408750:	ldr	x10, [x9, #16]
  408754:	cmp	x23, x10
  408758:	b.ne	40874c <printf@plt+0x6a6c>  // b.any
  40875c:	str	x9, [x8, #16]
  408760:	mov	x0, x19
  408764:	bl	407a18 <printf@plt+0x5d38>
  408768:	mov	x0, x26
  40876c:	mov	x1, x20
  408770:	bl	402f1c <printf@plt+0x123c>
  408774:	ldr	x20, [x19, #528]
  408778:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40877c:	add	x1, x1, #0x83b
  408780:	sub	x0, x29, #0x18
  408784:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  408788:	sub	x1, x29, #0x18
  40878c:	mov	x0, x20
  408790:	bl	4033cc <printf@plt+0x16ec>
  408794:	sub	x0, x29, #0x18
  408798:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40879c:	ldr	w23, [sp, #8]
  4087a0:	b	4087bc <printf@plt+0x6adc>
  4087a4:	ldr	w23, [sp, #8]
  4087a8:	cbz	x20, 4087bc <printf@plt+0x6adc>
  4087ac:	mov	x0, x20
  4087b0:	bl	40ca8c <printf@plt+0xadac>
  4087b4:	mov	x0, x20
  4087b8:	bl	4180d8 <_ZdlPv@@Base>
  4087bc:	str	w23, [x19, #584]
  4087c0:	str	wzr, [x19, #588]
  4087c4:	str	wzr, [x19, #596]
  4087c8:	str	wzr, [x19, #564]
  4087cc:	ldp	x20, x19, [sp, #144]
  4087d0:	ldp	x22, x21, [sp, #128]
  4087d4:	ldp	x24, x23, [sp, #112]
  4087d8:	ldp	x26, x25, [sp, #96]
  4087dc:	ldp	x28, x27, [sp, #80]
  4087e0:	ldp	x29, x30, [sp, #64]
  4087e4:	add	sp, sp, #0xa0
  4087e8:	ret
  4087ec:	mov	x0, x20
  4087f0:	bl	40ca8c <printf@plt+0xadac>
  4087f4:	mov	x0, x20
  4087f8:	bl	4180d8 <_ZdlPv@@Base>
  4087fc:	b	4087cc <printf@plt+0x6aec>
  408800:	mov	x0, x19
  408804:	mov	x1, xzr
  408808:	bl	40761c <printf@plt+0x593c>
  40880c:	ldr	w8, [sp, #24]
  408810:	cbz	w8, 40872c <printf@plt+0x6a4c>
  408814:	ldr	x8, [x19, #528]
  408818:	mov	x23, xzr
  40881c:	ldr	x9, [x8]
  408820:	str	x9, [x8, #16]
  408824:	ldr	x8, [sp]
  408828:	stp	xzr, xzr, [x8]
  40882c:	b	40872c <printf@plt+0x6a4c>
  408830:	b	40885c <printf@plt+0x6b7c>
  408834:	b	408848 <printf@plt+0x6b68>
  408838:	b	40885c <printf@plt+0x6b7c>
  40883c:	b	408848 <printf@plt+0x6b68>
  408840:	b	40885c <printf@plt+0x6b7c>
  408844:	b	40885c <printf@plt+0x6b7c>
  408848:	mov	x19, x0
  40884c:	sub	x0, x29, #0x18
  408850:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  408854:	b	408868 <printf@plt+0x6b88>
  408858:	b	40885c <printf@plt+0x6b7c>
  40885c:	mov	x19, x0
  408860:	mov	x0, x20
  408864:	bl	4180d8 <_ZdlPv@@Base>
  408868:	mov	x0, x19
  40886c:	bl	401c50 <_Unwind_Resume@plt>
  408870:	stp	x29, x30, [sp, #-32]!
  408874:	stp	x20, x19, [sp, #16]
  408878:	mov	x29, sp
  40887c:	mov	w8, #0x1                   	// #1
  408880:	mov	x19, x0
  408884:	str	w8, [x0, #516]
  408888:	bl	404bbc <printf@plt+0x2edc>
  40888c:	mov	x0, x19
  408890:	bl	40804c <printf@plt+0x636c>
  408894:	mov	x0, x19
  408898:	bl	40753c <printf@plt+0x585c>
  40889c:	ldr	x0, [x19, #536]
  4088a0:	bl	40e2dc <printf@plt+0xc5fc>
  4088a4:	ldr	x0, [x19, #536]
  4088a8:	bl	40d890 <printf@plt+0xbbb0>
  4088ac:	ldr	x20, [x19, #528]
  4088b0:	cbz	x20, 4088cc <printf@plt+0x6bec>
  4088b4:	add	x0, x20, #0x18
  4088b8:	bl	402360 <printf@plt+0x680>
  4088bc:	mov	x0, x20
  4088c0:	bl	402fe0 <printf@plt+0x1300>
  4088c4:	mov	x0, x20
  4088c8:	bl	4180d8 <_ZdlPv@@Base>
  4088cc:	mov	w0, #0x28                  	// #40
  4088d0:	bl	418034 <_Znwm@@Base>
  4088d4:	movi	v0.2d, #0x0
  4088d8:	str	xzr, [x0, #32]
  4088dc:	stp	q0, q0, [x0]
  4088e0:	str	x0, [x19, #528]
  4088e4:	ldp	x20, x19, [sp, #16]
  4088e8:	ldp	x29, x30, [sp], #32
  4088ec:	ret
  4088f0:	stp	x29, x30, [sp, #-80]!
  4088f4:	stp	x26, x25, [sp, #16]
  4088f8:	stp	x24, x23, [sp, #32]
  4088fc:	stp	x22, x21, [sp, #48]
  408900:	stp	x20, x19, [sp, #64]
  408904:	ldr	x24, [x0, #528]
  408908:	mov	x29, sp
  40890c:	ldr	x25, [x24, #16]
  408910:	ldr	x8, [x24]
  408914:	cmp	x25, x8
  408918:	b.eq	4089f0 <printf@plt+0x6d10>  // b.none
  40891c:	ldr	x26, [x25, #16]
  408920:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x1f1c>
  408924:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x1f1c>
  408928:	mov	w20, w1
  40892c:	add	x21, x21, #0x3b8
  408930:	add	x22, x22, #0x43e
  408934:	ldr	x25, [x25, #8]
  408938:	str	x25, [x24, #16]
  40893c:	ldr	x23, [x25, #16]
  408940:	ldr	w19, [x23, #92]
  408944:	mov	x0, x23
  408948:	bl	402ad4 <printf@plt+0xdf4>
  40894c:	cbz	w0, 40895c <printf@plt+0x6c7c>
  408950:	mov	w20, wzr
  408954:	cbnz	w19, 408970 <printf@plt+0x6c90>
  408958:	b	408984 <printf@plt+0x6ca4>
  40895c:	mov	x0, x23
  408960:	bl	402a04 <printf@plt+0xd24>
  408964:	cmp	w0, #0x0
  408968:	csinc	w20, w20, wzr, eq  // eq = none
  40896c:	cbz	w19, 408984 <printf@plt+0x6ca4>
  408970:	ldr	x0, [x23, #64]
  408974:	mov	w2, #0xb                   	// #11
  408978:	mov	x1, x22
  40897c:	bl	401aa0 <strncmp@plt>
  408980:	cbz	w0, 4089d0 <printf@plt+0x6cf0>
  408984:	mov	x0, x23
  408988:	bl	402df4 <printf@plt+0x1114>
  40898c:	cbnz	w0, 4089d0 <printf@plt+0x6cf0>
  408990:	cbz	w20, 4089b0 <printf@plt+0x6cd0>
  408994:	cbz	w19, 4089bc <printf@plt+0x6cdc>
  408998:	ldr	x0, [x23, #64]
  40899c:	mov	x1, x21
  4089a0:	bl	401ba0 <strcmp@plt>
  4089a4:	cmp	w0, #0x0
  4089a8:	cset	w8, eq  // eq = none
  4089ac:	b	4089c0 <printf@plt+0x6ce0>
  4089b0:	mov	w8, wzr
  4089b4:	cbnz	w19, 4089cc <printf@plt+0x6cec>
  4089b8:	b	4089d0 <printf@plt+0x6cf0>
  4089bc:	mov	w8, wzr
  4089c0:	cmp	w8, #0x0
  4089c4:	cset	w8, ne  // ne = any
  4089c8:	cbz	w19, 4089d0 <printf@plt+0x6cf0>
  4089cc:	cbz	w8, 408934 <printf@plt+0x6c54>
  4089d0:	cmp	x23, x26
  4089d4:	b.eq	4089f4 <printf@plt+0x6d14>  // b.none
  4089d8:	ldr	x25, [x25]
  4089dc:	ldr	x8, [x25, #16]
  4089e0:	cmp	x8, x26
  4089e4:	b.ne	4089d8 <printf@plt+0x6cf8>  // b.any
  4089e8:	str	x25, [x24, #16]
  4089ec:	b	4089f4 <printf@plt+0x6d14>
  4089f0:	mov	w19, #0x1                   	// #1
  4089f4:	mov	w0, w19
  4089f8:	ldp	x20, x19, [sp, #64]
  4089fc:	ldp	x22, x21, [sp, #48]
  408a00:	ldp	x24, x23, [sp, #32]
  408a04:	ldp	x26, x25, [sp, #16]
  408a08:	ldp	x29, x30, [sp], #80
  408a0c:	ret
  408a10:	stp	x29, x30, [sp, #-32]!
  408a14:	stp	x20, x19, [sp, #16]
  408a18:	mov	x29, sp
  408a1c:	mov	x20, x1
  408a20:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  408a24:	mov	x19, x0
  408a28:	add	x1, x1, #0x41f
  408a2c:	mov	x0, x20
  408a30:	bl	401ba0 <strcmp@plt>
  408a34:	cbz	w0, 408abc <printf@plt+0x6ddc>
  408a38:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  408a3c:	add	x1, x1, #0x1d6
  408a40:	mov	x0, x20
  408a44:	bl	401ba0 <strcmp@plt>
  408a48:	cbz	w0, 408ad4 <printf@plt+0x6df4>
  408a4c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  408a50:	add	x1, x1, #0x84f
  408a54:	mov	x0, x20
  408a58:	bl	401ba0 <strcmp@plt>
  408a5c:	cbz	w0, 408acc <printf@plt+0x6dec>
  408a60:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  408a64:	add	x1, x1, #0x848
  408a68:	mov	x0, x20
  408a6c:	bl	401ba0 <strcmp@plt>
  408a70:	cbz	w0, 408b00 <printf@plt+0x6e20>
  408a74:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  408a78:	add	x1, x1, #0x84b
  408a7c:	mov	x0, x20
  408a80:	bl	401ba0 <strcmp@plt>
  408a84:	cbz	w0, 408af8 <printf@plt+0x6e18>
  408a88:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  408a8c:	add	x1, x1, #0x1ca
  408a90:	mov	x0, x20
  408a94:	bl	401ba0 <strcmp@plt>
  408a98:	cbz	w0, 408ae4 <printf@plt+0x6e04>
  408a9c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  408aa0:	add	x1, x1, #0x84e
  408aa4:	mov	x0, x20
  408aa8:	bl	401ba0 <strcmp@plt>
  408aac:	cbz	w0, 408af0 <printf@plt+0x6e10>
  408ab0:	ldp	x20, x19, [sp, #16]
  408ab4:	ldp	x29, x30, [sp], #32
  408ab8:	ret
  408abc:	ldr	x0, [x19, #536]
  408ac0:	ldp	x20, x19, [sp, #16]
  408ac4:	ldp	x29, x30, [sp], #32
  408ac8:	b	40e4c8 <printf@plt+0xc7e8>
  408acc:	ldr	x0, [x19, #536]
  408ad0:	bl	40e4c8 <printf@plt+0xc7e8>
  408ad4:	ldr	x0, [x19, #536]
  408ad8:	ldp	x20, x19, [sp, #16]
  408adc:	ldp	x29, x30, [sp], #32
  408ae0:	b	40e4d0 <printf@plt+0xc7f0>
  408ae4:	ldr	x0, [x19, #536]
  408ae8:	bl	40e4c8 <printf@plt+0xc7e8>
  408aec:	b	408b00 <printf@plt+0x6e20>
  408af0:	ldr	x0, [x19, #536]
  408af4:	bl	40e4c8 <printf@plt+0xc7e8>
  408af8:	ldr	x0, [x19, #536]
  408afc:	bl	40e4d0 <printf@plt+0xc7f0>
  408b00:	ldr	x0, [x19, #536]
  408b04:	ldp	x20, x19, [sp, #16]
  408b08:	ldp	x29, x30, [sp], #32
  408b0c:	b	40e280 <printf@plt+0xc5a0>
  408b10:	stp	x29, x30, [sp, #-32]!
  408b14:	stp	x20, x19, [sp, #16]
  408b18:	mov	x29, sp
  408b1c:	mov	x20, x1
  408b20:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  408b24:	mov	x19, x0
  408b28:	add	x1, x1, #0x497
  408b2c:	mov	x0, x20
  408b30:	bl	401ba0 <strcmp@plt>
  408b34:	cbz	w0, 408bd0 <printf@plt+0x6ef0>
  408b38:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  408b3c:	add	x1, x1, #0x41f
  408b40:	mov	x0, x20
  408b44:	bl	401ba0 <strcmp@plt>
  408b48:	cbz	w0, 408c90 <printf@plt+0x6fb0>
  408b4c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  408b50:	add	x1, x1, #0x1d6
  408b54:	mov	x0, x20
  408b58:	bl	401ba0 <strcmp@plt>
  408b5c:	cbz	w0, 408c24 <printf@plt+0x6f44>
  408b60:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  408b64:	add	x1, x1, #0x84f
  408b68:	mov	x0, x20
  408b6c:	bl	401ba0 <strcmp@plt>
  408b70:	cbz	w0, 408bf0 <printf@plt+0x6f10>
  408b74:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  408b78:	add	x1, x1, #0x848
  408b7c:	mov	x0, x20
  408b80:	bl	401ba0 <strcmp@plt>
  408b84:	cbz	w0, 408bfc <printf@plt+0x6f1c>
  408b88:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  408b8c:	add	x1, x1, #0x84b
  408b90:	mov	x0, x20
  408b94:	bl	401ba0 <strcmp@plt>
  408b98:	cbz	w0, 408c14 <printf@plt+0x6f34>
  408b9c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  408ba0:	add	x1, x1, #0x1ca
  408ba4:	mov	x0, x20
  408ba8:	bl	401ba0 <strcmp@plt>
  408bac:	cbz	w0, 408c34 <printf@plt+0x6f54>
  408bb0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  408bb4:	add	x1, x1, #0x84e
  408bb8:	mov	x0, x20
  408bbc:	bl	401ba0 <strcmp@plt>
  408bc0:	cbz	w0, 408c78 <printf@plt+0x6f98>
  408bc4:	ldp	x20, x19, [sp, #16]
  408bc8:	ldp	x29, x30, [sp], #32
  408bcc:	ret
  408bd0:	ldr	x0, [x19, #536]
  408bd4:	bl	40e4c8 <printf@plt+0xc7e8>
  408bd8:	ldr	x0, [x19, #536]
  408bdc:	bl	40e4d0 <printf@plt+0xc7f0>
  408be0:	ldr	x0, [x19, #536]
  408be4:	ldp	x20, x19, [sp, #16]
  408be8:	ldp	x29, x30, [sp], #32
  408bec:	b	40e280 <printf@plt+0xc5a0>
  408bf0:	ldr	x0, [x19, #536]
  408bf4:	bl	40e0e4 <printf@plt+0xc404>
  408bf8:	b	408c24 <printf@plt+0x6f44>
  408bfc:	ldr	w8, [x19, #572]
  408c00:	cbz	w8, 408c48 <printf@plt+0x6f68>
  408c04:	ldr	x0, [x19, #536]
  408c08:	ldp	x20, x19, [sp, #16]
  408c0c:	ldp	x29, x30, [sp], #32
  408c10:	b	40e118 <printf@plt+0xc438>
  408c14:	ldr	w8, [x19, #572]
  408c18:	cbz	w8, 408ca0 <printf@plt+0x6fc0>
  408c1c:	ldr	x0, [x19, #536]
  408c20:	bl	40e118 <printf@plt+0xc438>
  408c24:	ldr	x0, [x19, #536]
  408c28:	ldp	x20, x19, [sp, #16]
  408c2c:	ldp	x29, x30, [sp], #32
  408c30:	b	40e0b4 <printf@plt+0xc3d4>
  408c34:	ldr	w8, [x19, #572]
  408c38:	cbz	w8, 408cd0 <printf@plt+0x6ff0>
  408c3c:	ldr	x0, [x19, #536]
  408c40:	bl	40e118 <printf@plt+0xc438>
  408c44:	b	408c90 <printf@plt+0x6fb0>
  408c48:	mov	x0, x19
  408c4c:	bl	406a24 <printf@plt+0x4d44>
  408c50:	cbz	w0, 408c04 <printf@plt+0x6f24>
  408c54:	ldr	w8, [x19, #572]
  408c58:	mov	x0, x19
  408c5c:	cmp	w8, #0x0
  408c60:	cset	w1, eq  // eq = none
  408c64:	bl	4088f0 <printf@plt+0x6c10>
  408c68:	cbz	w0, 408c04 <printf@plt+0x6f24>
  408c6c:	ldr	x0, [x19, #536]
  408c70:	bl	40e168 <printf@plt+0xc488>
  408c74:	b	408c04 <printf@plt+0x6f24>
  408c78:	ldr	w8, [x19, #572]
  408c7c:	cbz	w8, 408d00 <printf@plt+0x7020>
  408c80:	ldr	x0, [x19, #536]
  408c84:	bl	40e118 <printf@plt+0xc438>
  408c88:	ldr	x0, [x19, #536]
  408c8c:	bl	40e0b4 <printf@plt+0xc3d4>
  408c90:	ldr	x0, [x19, #536]
  408c94:	ldp	x20, x19, [sp, #16]
  408c98:	ldp	x29, x30, [sp], #32
  408c9c:	b	40e0e4 <printf@plt+0xc404>
  408ca0:	mov	x0, x19
  408ca4:	bl	406a24 <printf@plt+0x4d44>
  408ca8:	cbz	w0, 408c1c <printf@plt+0x6f3c>
  408cac:	ldr	w8, [x19, #572]
  408cb0:	mov	x0, x19
  408cb4:	cmp	w8, #0x0
  408cb8:	cset	w1, eq  // eq = none
  408cbc:	bl	4088f0 <printf@plt+0x6c10>
  408cc0:	cbz	w0, 408c1c <printf@plt+0x6f3c>
  408cc4:	ldr	x0, [x19, #536]
  408cc8:	bl	40e168 <printf@plt+0xc488>
  408ccc:	b	408c1c <printf@plt+0x6f3c>
  408cd0:	mov	x0, x19
  408cd4:	bl	406a24 <printf@plt+0x4d44>
  408cd8:	cbz	w0, 408c3c <printf@plt+0x6f5c>
  408cdc:	ldr	w8, [x19, #572]
  408ce0:	mov	x0, x19
  408ce4:	cmp	w8, #0x0
  408ce8:	cset	w1, eq  // eq = none
  408cec:	bl	4088f0 <printf@plt+0x6c10>
  408cf0:	cbz	w0, 408c3c <printf@plt+0x6f5c>
  408cf4:	ldr	x0, [x19, #536]
  408cf8:	bl	40e168 <printf@plt+0xc488>
  408cfc:	b	408c3c <printf@plt+0x6f5c>
  408d00:	mov	x0, x19
  408d04:	bl	406a24 <printf@plt+0x4d44>
  408d08:	cbz	w0, 408c80 <printf@plt+0x6fa0>
  408d0c:	ldr	w8, [x19, #572]
  408d10:	mov	x0, x19
  408d14:	cmp	w8, #0x0
  408d18:	cset	w1, eq  // eq = none
  408d1c:	bl	4088f0 <printf@plt+0x6c10>
  408d20:	cbz	w0, 408c80 <printf@plt+0x6fa0>
  408d24:	ldr	x0, [x19, #536]
  408d28:	bl	40e168 <printf@plt+0xc488>
  408d2c:	b	408c80 <printf@plt+0x6fa0>
  408d30:	stp	x29, x30, [sp, #-48]!
  408d34:	str	x21, [sp, #16]
  408d38:	stp	x20, x19, [sp, #32]
  408d3c:	mov	x29, sp
  408d40:	mov	w19, w2
  408d44:	mov	w20, w1
  408d48:	cmp	w1, w2
  408d4c:	mov	x21, x0
  408d50:	b.ge	408d6c <printf@plt+0x708c>  // b.tcont
  408d54:	ldr	x0, [x21, #536]
  408d58:	bl	40ee84 <printf@plt+0xd1a4>
  408d5c:	add	w20, w20, #0x2
  408d60:	cmp	w20, w19
  408d64:	b.lt	408d54 <printf@plt+0x7074>  // b.tstop
  408d68:	b	408d84 <printf@plt+0x70a4>
  408d6c:	b.le	408d84 <printf@plt+0x70a4>
  408d70:	ldr	x0, [x21, #536]
  408d74:	bl	40ee4c <printf@plt+0xd16c>
  408d78:	sub	w20, w20, #0x2
  408d7c:	cmp	w20, w19
  408d80:	b.gt	408d70 <printf@plt+0x7090>
  408d84:	ldp	x20, x19, [sp, #32]
  408d88:	ldr	x21, [sp, #16]
  408d8c:	ldp	x29, x30, [sp], #48
  408d90:	ret
  408d94:	ldr	w8, [x0, #516]
  408d98:	cbz	w8, 408da0 <printf@plt+0x70c0>
  408d9c:	ret
  408da0:	ldr	w8, [x0, #280]
  408da4:	cbz	w8, 408d9c <printf@plt+0x70bc>
  408da8:	adrp	x9, 437000 <stderr@@GLIBC_2.17+0x2178>
  408dac:	ldr	w10, [x9, #2728]
  408db0:	mov	w12, #0x8e39                	// #36409
  408db4:	ldr	w9, [x0, #340]
  408db8:	ldr	w11, [x1, #76]
  408dbc:	movk	w12, #0x38e3, lsl #16
  408dc0:	mul	w10, w8, w10
  408dc4:	smull	x10, w10, w12
  408dc8:	lsr	x12, x10, #63
  408dcc:	asr	x10, x10, #36
  408dd0:	cmp	w9, w11
  408dd4:	add	w10, w10, w12
  408dd8:	b.ge	408e00 <printf@plt+0x7120>  // b.tcont
  408ddc:	ldr	w12, [x1, #84]
  408de0:	sub	w13, w9, w10
  408de4:	cmp	w13, w12
  408de8:	b.le	408e00 <printf@plt+0x7120>
  408dec:	ldr	w12, [x1, #8]
  408df0:	cmp	w8, w12
  408df4:	b.le	408e00 <printf@plt+0x7120>
  408df8:	ldr	x0, [x0, #536]
  408dfc:	b	40eed0 <printf@plt+0xd1f0>
  408e00:	cmp	w9, w11
  408e04:	b.le	408e4c <printf@plt+0x716c>
  408e08:	ldr	w13, [x1, #84]
  408e0c:	sub	w12, w9, w10
  408e10:	cmp	w12, w13
  408e14:	b.ge	408e2c <printf@plt+0x714c>  // b.tcont
  408e18:	ldr	w13, [x1, #8]
  408e1c:	cmp	w8, w13
  408e20:	b.le	408e2c <printf@plt+0x714c>
  408e24:	ldr	x0, [x0, #536]
  408e28:	b	40eebc <printf@plt+0xd1dc>
  408e2c:	ldr	w13, [x1, #84]
  408e30:	cmp	w12, w13
  408e34:	b.le	408e4c <printf@plt+0x716c>
  408e38:	ldr	w12, [x1, #8]
  408e3c:	cmp	w8, w12
  408e40:	b.ge	408e4c <printf@plt+0x716c>  // b.tcont
  408e44:	ldr	x0, [x0, #536]
  408e48:	b	40e4e0 <printf@plt+0xc800>
  408e4c:	cmp	w9, w11
  408e50:	b.ge	408d9c <printf@plt+0x70bc>  // b.tcont
  408e54:	ldr	w11, [x1, #84]
  408e58:	sub	w9, w9, w10
  408e5c:	cmp	w9, w11
  408e60:	b.ge	408d9c <printf@plt+0x70bc>  // b.tcont
  408e64:	ldr	w9, [x1, #8]
  408e68:	cmp	w8, w9
  408e6c:	b.ge	408d9c <printf@plt+0x70bc>  // b.tcont
  408e70:	ldr	x0, [x0, #536]
  408e74:	b	40e4d8 <printf@plt+0xc7f8>
  408e78:	ldr	w8, [x0, #280]
  408e7c:	cbz	w8, 408ed4 <printf@plt+0x71f4>
  408e80:	ldr	w9, [x0, #340]
  408e84:	ldr	w10, [x1, #76]
  408e88:	cmp	w9, w10
  408e8c:	b.ge	408ed4 <printf@plt+0x71f4>  // b.tcont
  408e90:	adrp	x10, 437000 <stderr@@GLIBC_2.17+0x2178>
  408e94:	ldr	w10, [x10, #2728]
  408e98:	mov	w11, #0x8e39                	// #36409
  408e9c:	movk	w11, #0x38e3, lsl #16
  408ea0:	ldr	w12, [x1, #84]
  408ea4:	mul	w10, w8, w10
  408ea8:	smull	x10, w10, w11
  408eac:	lsr	x11, x10, #63
  408eb0:	asr	x10, x10, #36
  408eb4:	add	w10, w10, w11
  408eb8:	sub	w9, w9, w10
  408ebc:	cmp	w9, w12
  408ec0:	b.le	408ed4 <printf@plt+0x71f4>
  408ec4:	ldr	w9, [x1, #8]
  408ec8:	cmp	w8, w9
  408ecc:	cset	w0, gt
  408ed0:	ret
  408ed4:	mov	w0, wzr
  408ed8:	ret
  408edc:	ldr	w8, [x0, #280]
  408ee0:	cbz	w8, 408f38 <printf@plt+0x7258>
  408ee4:	ldr	w9, [x0, #340]
  408ee8:	ldr	w10, [x1, #76]
  408eec:	cmp	w9, w10
  408ef0:	b.le	408f38 <printf@plt+0x7258>
  408ef4:	adrp	x10, 437000 <stderr@@GLIBC_2.17+0x2178>
  408ef8:	ldr	w10, [x10, #2728]
  408efc:	mov	w11, #0x8e39                	// #36409
  408f00:	movk	w11, #0x38e3, lsl #16
  408f04:	ldr	w12, [x1, #84]
  408f08:	mul	w10, w8, w10
  408f0c:	smull	x10, w10, w11
  408f10:	lsr	x11, x10, #63
  408f14:	asr	x10, x10, #36
  408f18:	add	w10, w10, w11
  408f1c:	sub	w9, w9, w10
  408f20:	cmp	w9, w12
  408f24:	b.ge	408f38 <printf@plt+0x7258>  // b.tcont
  408f28:	ldr	w9, [x1, #8]
  408f2c:	cmp	w8, w9
  408f30:	cset	w0, gt
  408f34:	ret
  408f38:	mov	w0, wzr
  408f3c:	ret
  408f40:	ldr	w8, [x0, #280]
  408f44:	cbz	w8, 408f9c <printf@plt+0x72bc>
  408f48:	ldr	w10, [x1, #76]
  408f4c:	ldr	w9, [x0, #340]
  408f50:	cmp	w10, w9
  408f54:	b.ge	408f9c <printf@plt+0x72bc>  // b.tcont
  408f58:	adrp	x10, 437000 <stderr@@GLIBC_2.17+0x2178>
  408f5c:	ldr	w10, [x10, #2728]
  408f60:	mov	w11, #0x8e39                	// #36409
  408f64:	movk	w11, #0x38e3, lsl #16
  408f68:	ldr	w12, [x1, #84]
  408f6c:	mul	w10, w8, w10
  408f70:	smull	x10, w10, w11
  408f74:	lsr	x11, x10, #63
  408f78:	asr	x10, x10, #36
  408f7c:	add	w10, w10, w11
  408f80:	sub	w9, w9, w10
  408f84:	cmp	w9, w12
  408f88:	b.le	408f9c <printf@plt+0x72bc>
  408f8c:	ldr	w9, [x1, #8]
  408f90:	cmp	w8, w9
  408f94:	cset	w0, lt  // lt = tstop
  408f98:	ret
  408f9c:	mov	w0, wzr
  408fa0:	ret
  408fa4:	ldr	w8, [x0, #280]
  408fa8:	cbz	w8, 409000 <printf@plt+0x7320>
  408fac:	ldr	w10, [x1, #76]
  408fb0:	ldr	w9, [x0, #340]
  408fb4:	cmp	w10, w9
  408fb8:	b.le	409000 <printf@plt+0x7320>
  408fbc:	adrp	x10, 437000 <stderr@@GLIBC_2.17+0x2178>
  408fc0:	ldr	w10, [x10, #2728]
  408fc4:	mov	w11, #0x8e39                	// #36409
  408fc8:	movk	w11, #0x38e3, lsl #16
  408fcc:	ldr	w12, [x1, #84]
  408fd0:	mul	w10, w8, w10
  408fd4:	smull	x10, w10, w11
  408fd8:	lsr	x11, x10, #63
  408fdc:	asr	x10, x10, #36
  408fe0:	add	w10, w10, w11
  408fe4:	sub	w9, w9, w10
  408fe8:	cmp	w9, w12
  408fec:	b.ge	409000 <printf@plt+0x7320>  // b.tcont
  408ff0:	ldr	w9, [x1, #8]
  408ff4:	cmp	w8, w9
  408ff8:	cset	w0, lt  // lt = tstop
  408ffc:	ret
  409000:	mov	w0, wzr
  409004:	ret
  409008:	ldr	w8, [x1, #4]
  40900c:	str	w8, [x0, #352]
  409010:	ret
  409014:	sub	sp, sp, #0x40
  409018:	stp	x29, x30, [sp, #16]
  40901c:	str	x21, [sp, #32]
  409020:	stp	x20, x19, [sp, #48]
  409024:	add	x29, sp, #0x10
  409028:	sub	w8, w1, #0x43
  40902c:	cmp	w8, #0x3b
  409030:	b.hi	409108 <printf@plt+0x7428>  // b.pmore
  409034:	mov	x10, #0x2005                	// #8197
  409038:	movk	x10, #0x4000, lsl #16
  40903c:	mov	w9, #0x1                   	// #1
  409040:	movk	x10, #0x220d, lsl #32
  409044:	lsl	x9, x9, x8
  409048:	movk	x10, #0x800, lsl #48
  40904c:	tst	x9, x10
  409050:	b.eq	409068 <printf@plt+0x7388>  // b.none
  409054:	ldp	x20, x19, [sp, #48]
  409058:	ldr	x21, [sp, #32]
  40905c:	ldp	x29, x30, [sp, #16]
  409060:	add	sp, sp, #0x40
  409064:	ret
  409068:	mov	x19, x0
  40906c:	cmp	x8, #0x3
  409070:	b.eq	4090b8 <printf@plt+0x73d8>  // b.none
  409074:	cmp	x8, #0x31
  409078:	b.ne	409108 <printf@plt+0x7428>  // b.any
  40907c:	cbz	w3, 409130 <printf@plt+0x7450>
  409080:	sub	w8, w3, #0x1
  409084:	cmp	w8, #0x2
  409088:	b.cc	409138 <printf@plt+0x7458>  // b.lo, b.ul, b.last
  40908c:	ldp	x20, x19, [sp, #48]
  409090:	ldr	x21, [sp, #32]
  409094:	ldp	x29, x30, [sp, #16]
  409098:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  40909c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4090a0:	add	x1, x1, #0xa80
  4090a4:	add	x0, x0, #0x852
  4090a8:	mov	x2, x1
  4090ac:	mov	x3, x1
  4090b0:	add	sp, sp, #0x40
  4090b4:	b	412f50 <printf@plt+0x11270>
  4090b8:	ldr	x21, [x19, #616]
  4090bc:	mov	x20, x4
  4090c0:	cbz	x21, 4090d4 <printf@plt+0x73f4>
  4090c4:	mov	x0, x21
  4090c8:	bl	412048 <printf@plt+0x10368>
  4090cc:	mov	x0, x21
  4090d0:	bl	4180d8 <_ZdlPv@@Base>
  4090d4:	mov	w0, #0x28                  	// #40
  4090d8:	bl	418034 <_Znwm@@Base>
  4090dc:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  4090e0:	ldr	x8, [x8, #4056]
  4090e4:	str	wzr, [x0]
  4090e8:	str	x8, [x0, #32]
  4090ec:	str	x0, [x19, #616]
  4090f0:	ldr	x8, [x20, #32]
  4090f4:	ldp	q0, q1, [x8]
  4090f8:	ldr	x8, [x8, #32]
  4090fc:	stp	q0, q1, [x0]
  409100:	str	x8, [x0, #32]
  409104:	b	409054 <printf@plt+0x7374>
  409108:	mov	x0, sp
  40910c:	bl	412d48 <printf@plt+0x11068>
  409110:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x2178>
  409114:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  409118:	add	x2, x2, #0xa80
  40911c:	add	x0, x0, #0x879
  409120:	mov	x1, sp
  409124:	mov	x3, x2
  409128:	bl	412f50 <printf@plt+0x11270>
  40912c:	b	409054 <printf@plt+0x7374>
  409130:	mov	w8, #0xffffffff            	// #-1
  409134:	b	40913c <printf@plt+0x745c>
  409138:	ldr	w8, [x2]
  40913c:	str	w8, [x19, #352]
  409140:	b	409054 <printf@plt+0x7374>
  409144:	stp	x29, x30, [sp, #-80]!
  409148:	str	x25, [sp, #16]
  40914c:	stp	x24, x23, [sp, #32]
  409150:	stp	x22, x21, [sp, #48]
  409154:	stp	x20, x19, [sp, #64]
  409158:	mov	x29, sp
  40915c:	mov	x19, x0
  409160:	bl	411924 <printf@plt+0xfc44>
  409164:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x1f1c>
  409168:	add	x8, x8, #0x2a0
  40916c:	mov	x24, x19
  409170:	stp	xzr, xzr, [x19, #64]
  409174:	str	x8, [x19]
  409178:	str	xzr, [x24, #56]!
  40917c:	add	x23, x19, #0x50
  409180:	mov	w2, #0x3c                  	// #60
  409184:	mov	x0, x23
  409188:	mov	x1, xzr
  40918c:	bl	40f09c <printf@plt+0xd3bc>
  409190:	add	x20, x19, #0xa0
  409194:	str	wzr, [x19, #148]
  409198:	mov	x0, x20
  40919c:	bl	418aec <_ZdlPvm@@Base+0xa08>
  4091a0:	str	xzr, [x19, #200]
  4091a4:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  4091a8:	ldr	x8, [x8, #4056]
  4091ac:	mov	w9, #0xffffffff            	// #-1
  4091b0:	movi	v0.2d, #0xffffffffffffffff
  4091b4:	add	x21, x19, #0x190
  4091b8:	str	w9, [x19, #344]
  4091bc:	str	w9, [x19, #352]
  4091c0:	str	wzr, [x19, #224]
  4091c4:	str	wzr, [x19, #296]
  4091c8:	stp	xzr, xzr, [x19, #264]
  4091cc:	str	d0, [x19, #336]
  4091d0:	str	xzr, [x19, #368]
  4091d4:	str	wzr, [x19, #376]
  4091d8:	str	xzr, [x19, #384]
  4091dc:	str	wzr, [x19, #392]
  4091e0:	str	x8, [x19, #256]
  4091e4:	str	x8, [x19, #328]
  4091e8:	mov	x0, x21
  4091ec:	bl	418aec <_ZdlPvm@@Base+0xa08>
  4091f0:	add	x22, x19, #0x1a0
  4091f4:	mov	x0, x22
  4091f8:	bl	403d4c <printf@plt+0x206c>
  4091fc:	adrp	x8, 419000 <_ZdlPvm@@Base+0xf1c>
  409200:	ldr	d0, [x8, #3768]
  409204:	mov	w8, #0x64                  	// #100
  409208:	str	w8, [x19, #520]
  40920c:	adrp	x8, 419000 <_ZdlPvm@@Base+0xf1c>
  409210:	ldr	d1, [x8, #3776]
  409214:	add	x8, x19, #0x228
  409218:	str	d0, [x19, #512]
  40921c:	movi	v0.2d, #0x0
  409220:	str	q0, [x8]
  409224:	mov	w8, #0xffffffff            	// #-1
  409228:	str	w8, [x19, #576]
  40922c:	add	x8, x19, #0x244
  409230:	str	xzr, [x19, #544]
  409234:	str	d1, [x19, #568]
  409238:	str	q0, [x8]
  40923c:	str	wzr, [x8, #16]
  409240:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409244:	ldr	w8, [x8, #3796]
  409248:	str	wzr, [x19, #608]
  40924c:	add	x0, x19, #0x270
  409250:	mov	w2, #0xb0                  	// #176
  409254:	str	w8, [x19, #600]
  409258:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40925c:	ldr	x8, [x8, #3800]
  409260:	mov	w1, wzr
  409264:	str	x8, [x19, #616]
  409268:	bl	4019a0 <memset@plt>
  40926c:	mov	w3, #0x1                   	// #1
  409270:	mov	x0, xzr
  409274:	mov	x1, xzr
  409278:	mov	x2, xzr
  40927c:	bl	419bf0 <_ZdlPvm@@Base+0x1b0c>
  409280:	mov	x1, x0
  409284:	mov	x0, x24
  409288:	bl	4020ec <printf@plt+0x40c>
  40928c:	ldr	x8, [x19, #72]
  409290:	cbz	x8, 40929c <printf@plt+0x75bc>
  409294:	ldr	x1, [x8]
  409298:	b	4092a0 <printf@plt+0x75c0>
  40929c:	mov	x1, xzr
  4092a0:	mov	x0, x23
  4092a4:	bl	40f0b4 <printf@plt+0xd3d4>
  4092a8:	adrp	x24, 433000 <_Znam@GLIBCXX_3.4>
  4092ac:	ldr	w8, [x24, #584]
  4092b0:	cmp	w8, #0x18
  4092b4:	b.eq	4092d4 <printf@plt+0x75f4>  // b.none
  4092b8:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  4092bc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4092c0:	add	x1, x1, #0xa80
  4092c4:	add	x0, x0, #0x89b
  4092c8:	mov	x2, x1
  4092cc:	mov	x3, x1
  4092d0:	bl	412fb8 <printf@plt+0x112d8>
  4092d4:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  4092d8:	ldr	w8, [x8, #588]
  4092dc:	cmp	w8, #0x28
  4092e0:	b.eq	409300 <printf@plt+0x7620>  // b.none
  4092e4:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  4092e8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4092ec:	add	x1, x1, #0xa80
  4092f0:	add	x0, x0, #0x8bc
  4092f4:	mov	x2, x1
  4092f8:	mov	x3, x1
  4092fc:	bl	412fb8 <printf@plt+0x112d8>
  409300:	adrp	x25, 437000 <stderr@@GLIBC_2.17+0x2178>
  409304:	ldr	w8, [x25, #2728]
  409308:	mov	w9, #0xcccd                	// #52429
  40930c:	mov	w10, #0x9998                	// #39320
  409310:	movk	w9, #0xcccc, lsl #16
  409314:	movk	w10, #0x1999, lsl #16
  409318:	madd	w11, w8, w9, w10
  40931c:	ror	w11, w11, #1
  409320:	cmp	w11, w10
  409324:	b.ls	409330 <printf@plt+0x7650>  // b.plast
  409328:	mov	w1, wzr
  40932c:	b	409368 <printf@plt+0x7688>
  409330:	mov	w11, #0x6667                	// #26215
  409334:	mov	w12, #0x9999                	// #39321
  409338:	mov	w1, wzr
  40933c:	movk	w11, #0x6666, lsl #16
  409340:	movk	w12, #0x1999, lsl #16
  409344:	smull	x8, w8, w11
  409348:	lsr	x13, x8, #63
  40934c:	asr	x8, x8, #34
  409350:	add	w8, w8, w13
  409354:	madd	w13, w8, w9, w10
  409358:	ror	w13, w13, #1
  40935c:	cmp	w13, w12
  409360:	add	w1, w1, #0x1
  409364:	b.cc	409344 <printf@plt+0x7664>  // b.lo, b.ul, b.last
  409368:	str	w8, [x19, #128]
  40936c:	mov	x0, x23
  409370:	bl	40f538 <printf@plt+0xd858>
  409374:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  409378:	add	x0, x0, #0x8db
  40937c:	bl	417ec4 <printf@plt+0x161e4>
  409380:	str	x0, [x19, #136]
  409384:	ldr	w8, [x24, #584]
  409388:	mov	w10, #0xd                   	// #13
  40938c:	str	w8, [x19, #144]
  409390:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  409394:	ldr	w9, [x8, #2740]
  409398:	str	w9, [x19, #152]
  40939c:	ldr	w8, [x25, #2728]
  4093a0:	mul	w10, w8, w10
  4093a4:	cmp	w10, #0x0
  4093a8:	cinc	w10, w10, lt  // lt = tstop
  4093ac:	asr	w10, w10, #1
  4093b0:	str	w10, [x19, #580]
  4093b4:	cbnz	w9, 4093c4 <printf@plt+0x76e4>
  4093b8:	mov	w9, #0xb                   	// #11
  4093bc:	mul	w8, w8, w9
  4093c0:	str	w8, [x19, #152]
  4093c4:	mov	w0, #0x28                  	// #40
  4093c8:	bl	418034 <_Znwm@@Base>
  4093cc:	movi	v0.2d, #0x0
  4093d0:	str	xzr, [x0, #32]
  4093d4:	stp	q0, q0, [x0]
  4093d8:	str	x0, [x19, #528]
  4093dc:	ldp	x20, x19, [sp, #64]
  4093e0:	ldp	x22, x21, [sp, #48]
  4093e4:	ldp	x24, x23, [sp, #32]
  4093e8:	ldr	x25, [sp, #16]
  4093ec:	ldp	x29, x30, [sp], #80
  4093f0:	ret
  4093f4:	mov	x23, x0
  4093f8:	b	409424 <printf@plt+0x7744>
  4093fc:	mov	x23, x0
  409400:	b	40942c <printf@plt+0x774c>
  409404:	mov	x23, x0
  409408:	b	409444 <printf@plt+0x7764>
  40940c:	b	409410 <printf@plt+0x7730>
  409410:	mov	x23, x0
  409414:	add	x0, x19, #0x2a0
  409418:	bl	404074 <printf@plt+0x2394>
  40941c:	mov	x0, x22
  409420:	bl	403dc0 <printf@plt+0x20e0>
  409424:	mov	x0, x21
  409428:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40942c:	add	x0, x19, #0x128
  409430:	bl	412048 <printf@plt+0x10368>
  409434:	add	x0, x19, #0xe0
  409438:	bl	412048 <printf@plt+0x10368>
  40943c:	mov	x0, x20
  409440:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  409444:	mov	x0, x19
  409448:	bl	41193c <printf@plt+0xfc5c>
  40944c:	mov	x0, x23
  409450:	bl	401c50 <_Unwind_Resume@plt>
  409454:	stp	x29, x30, [sp, #-48]!
  409458:	stp	x22, x21, [sp, #16]
  40945c:	stp	x20, x19, [sp, #32]
  409460:	mov	x29, sp
  409464:	mov	x19, x0
  409468:	ldr	x0, [x0, #200]
  40946c:	cbz	x0, 4094d0 <printf@plt+0x77f0>
  409470:	mov	x22, x2
  409474:	mov	x21, x1
  409478:	bl	413c54 <printf@plt+0x11f74>
  40947c:	ldr	x8, [x19, #200]
  409480:	ldr	w9, [x22, #8]
  409484:	mov	w20, w0
  409488:	mov	x0, x8
  40948c:	cbz	w9, 4094e0 <printf@plt+0x7800>
  409490:	mov	x1, x22
  409494:	bl	403bc4 <printf@plt+0x1ee4>
  409498:	mov	x21, x0
  40949c:	ldr	w8, [x19, #168]
  4094a0:	add	x0, x19, #0xa0
  4094a4:	str	w8, [x19, #264]
  4094a8:	cbnz	x21, 40953c <printf@plt+0x785c>
  4094ac:	ldr	w9, [x19, #172]
  4094b0:	cmp	w8, w9
  4094b4:	b.lt	4094c0 <printf@plt+0x77e0>  // b.tstop
  4094b8:	bl	418e5c <_ZdlPvm@@Base+0xd78>
  4094bc:	ldr	w8, [x19, #168]
  4094c0:	ldr	x9, [x19, #160]
  4094c4:	add	w10, w8, #0x1
  4094c8:	str	w10, [x19, #168]
  4094cc:	strb	w20, [x9, w8, sxtw]
  4094d0:	ldp	x20, x19, [sp, #32]
  4094d4:	ldp	x22, x21, [sp, #16]
  4094d8:	ldp	x29, x30, [sp], #48
  4094dc:	ret
  4094e0:	mov	x1, x21
  4094e4:	bl	413888 <printf@plt+0x11ba8>
  4094e8:	cbz	w0, 409504 <printf@plt+0x7824>
  4094ec:	ldr	x0, [x19, #200]
  4094f0:	mov	x1, x21
  4094f4:	bl	413c54 <printf@plt+0x11f74>
  4094f8:	bl	409550 <printf@plt+0x7870>
  4094fc:	mov	x21, x0
  409500:	b	409508 <printf@plt+0x7828>
  409504:	mov	x21, xzr
  409508:	cmp	w20, #0x80
  40950c:	b.cc	40949c <printf@plt+0x77bc>  // b.lo, b.ul, b.last
  409510:	cbnz	x21, 40949c <printf@plt+0x77bc>
  409514:	adrp	x21, 436000 <stderr@@GLIBC_2.17+0x1178>
  409518:	add	x21, x21, #0xee5
  40951c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409520:	add	x1, x1, #0x379
  409524:	mov	x0, x21
  409528:	mov	w2, w20
  40952c:	bl	401a10 <sprintf@plt>
  409530:	ldr	w8, [x19, #168]
  409534:	add	x0, x19, #0xa0
  409538:	str	w8, [x19, #264]
  40953c:	mov	x1, x21
  409540:	ldp	x20, x19, [sp, #32]
  409544:	ldp	x22, x21, [sp, #16]
  409548:	ldp	x29, x30, [sp], #48
  40954c:	b	418f34 <_ZdlPvm@@Base+0xe50>
  409550:	stp	x29, x30, [sp, #-32]!
  409554:	mov	w2, w0
  409558:	cmp	w0, #0x7f
  40955c:	str	x19, [sp, #16]
  409560:	mov	x29, sp
  409564:	b.hi	40958c <printf@plt+0x78ac>  // b.pmore
  409568:	cmp	w2, #0x3b
  40956c:	b.gt	4095d0 <printf@plt+0x78f0>
  409570:	cmp	w2, #0x22
  409574:	b.eq	409670 <printf@plt+0x7990>  // b.none
  409578:	cmp	w2, #0x26
  40957c:	b.ne	409688 <printf@plt+0x79a8>  // b.any
  409580:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409584:	add	x19, x19, #0x386
  409588:	b	40968c <printf@plt+0x79ac>
  40958c:	cmp	w2, #0x390
  409590:	b.le	4095ec <printf@plt+0x790c>
  409594:	mov	w8, #0x2043                	// #8259
  409598:	cmp	w2, w8
  40959c:	b.gt	409624 <printf@plt+0x7944>
  4095a0:	sub	w8, w2, #0x391
  4095a4:	cmp	w8, #0x45
  4095a8:	b.hi	4096f4 <printf@plt+0x7a14>  // b.pmore
  4095ac:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4095b0:	add	x9, x9, #0xae
  4095b4:	adr	x10, 4095c4 <printf@plt+0x78e4>
  4095b8:	ldrh	w11, [x9, x8, lsl #1]
  4095bc:	add	x10, x10, x11, lsl #2
  4095c0:	br	x10
  4095c4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4095c8:	add	x19, x19, #0x6c3
  4095cc:	b	40968c <printf@plt+0x79ac>
  4095d0:	cmp	w2, #0x3c
  4095d4:	b.eq	40967c <printf@plt+0x799c>  // b.none
  4095d8:	cmp	w2, #0x3e
  4095dc:	b.ne	409688 <printf@plt+0x79a8>  // b.any
  4095e0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4095e4:	add	x19, x19, #0x391
  4095e8:	b	40968c <printf@plt+0x79ac>
  4095ec:	sub	w8, w2, #0xa0
  4095f0:	cmp	w8, #0xf2
  4095f4:	b.hi	40a3e0 <printf@plt+0x8700>  // b.pmore
  4095f8:	adrp	x9, 419000 <_ZdlPvm@@Base+0xf1c>
  4095fc:	add	x9, x9, #0xec8
  409600:	adr	x10, 409618 <printf@plt+0x7938>
  409604:	ldrh	w11, [x9, x8, lsl #1]
  409608:	add	x10, x10, x11, lsl #2
  40960c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409610:	add	x19, x19, #0x396
  409614:	br	x10
  409618:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40961c:	add	x19, x19, #0x39d
  409620:	b	40968c <printf@plt+0x79ac>
  409624:	mov	w8, #0x223b                	// #8763
  409628:	cmp	w2, w8
  40962c:	b.gt	40969c <printf@plt+0x79bc>
  409630:	mov	w8, #0x21cf                	// #8655
  409634:	cmp	w2, w8
  409638:	b.le	409728 <printf@plt+0x7a48>
  40963c:	mov	w8, #0xffffde00            	// #-8704
  409640:	add	w8, w2, w8
  409644:	cmp	w8, #0x34
  409648:	b.hi	409870 <printf@plt+0x7b90>  // b.pmore
  40964c:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x1f1c>
  409650:	add	x9, x9, #0x19a
  409654:	adr	x10, 409664 <printf@plt+0x7984>
  409658:	ldrh	w11, [x9, x8, lsl #1]
  40965c:	add	x10, x10, x11, lsl #2
  409660:	br	x10
  409664:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409668:	add	x19, x19, #0x940
  40966c:	b	40968c <printf@plt+0x79ac>
  409670:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409674:	add	x19, x19, #0x37f
  409678:	b	40968c <printf@plt+0x79ac>
  40967c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409680:	add	x19, x19, #0x38c
  409684:	b	40968c <printf@plt+0x79ac>
  409688:	mov	x19, xzr
  40968c:	mov	x0, x19
  409690:	ldr	x19, [sp, #16]
  409694:	ldp	x29, x30, [sp], #32
  409698:	ret
  40969c:	mov	w8, #0x22c4                	// #8900
  4096a0:	cmp	w2, w8
  4096a4:	b.gt	409770 <printf@plt+0x7a90>
  4096a8:	mov	w8, #0x2281                	// #8833
  4096ac:	cmp	w2, w8
  4096b0:	b.le	4097f0 <printf@plt+0x7b10>
  4096b4:	mov	w8, #0x2294                	// #8852
  4096b8:	cmp	w2, w8
  4096bc:	b.gt	4098c8 <printf@plt+0x7be8>
  4096c0:	mov	w8, #0xffffdd7e            	// #-8834
  4096c4:	add	w8, w2, w8
  4096c8:	cmp	w8, #0x5
  4096cc:	b.hi	40a3e0 <printf@plt+0x8700>  // b.pmore
  4096d0:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4096d4:	add	x9, x9, #0x210
  4096d8:	adr	x10, 4096e8 <printf@plt+0x7a08>
  4096dc:	ldrh	w11, [x9, x8, lsl #1]
  4096e0:	add	x10, x10, x11, lsl #2
  4096e4:	br	x10
  4096e8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4096ec:	add	x19, x19, #0xa09
  4096f0:	b	40968c <printf@plt+0x79ac>
  4096f4:	mov	w8, #0xffffdfed            	// #-8211
  4096f8:	add	w8, w2, w8
  4096fc:	cmp	w8, #0x27
  409700:	b.hi	4099b4 <printf@plt+0x7cd4>  // b.pmore
  409704:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x1f1c>
  409708:	add	x9, x9, #0x13a
  40970c:	adr	x10, 40971c <printf@plt+0x7a3c>
  409710:	ldrh	w11, [x9, x8, lsl #1]
  409714:	add	x10, x10, x11, lsl #2
  409718:	br	x10
  40971c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409720:	add	x19, x19, #0x835
  409724:	b	40968c <printf@plt+0x79ac>
  409728:	mov	w8, #0x2121                	// #8481
  40972c:	cmp	w2, w8
  409730:	b.gt	4097bc <printf@plt+0x7adc>
  409734:	mov	w8, #0x2110                	// #8464
  409738:	cmp	w2, w8
  40973c:	b.le	4098a4 <printf@plt+0x7bc4>
  409740:	mov	w8, #0x2111                	// #8465
  409744:	cmp	w2, w8
  409748:	b.eq	409990 <printf@plt+0x7cb0>  // b.none
  40974c:	mov	w8, #0x2118                	// #8472
  409750:	cmp	w2, w8
  409754:	b.eq	40999c <printf@plt+0x7cbc>  // b.none
  409758:	mov	w8, #0x211c                	// #8476
  40975c:	cmp	w2, w8
  409760:	b.ne	40a3e0 <printf@plt+0x8700>  // b.any
  409764:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409768:	add	x19, x19, #0x8e1
  40976c:	b	40968c <printf@plt+0x79ac>
  409770:	mov	w8, #0x25c9                	// #9673
  409774:	cmp	w2, w8
  409778:	b.gt	409830 <printf@plt+0x7b50>
  40977c:	mov	w8, #0x2328                	// #9000
  409780:	cmp	w2, w8
  409784:	b.gt	40994c <printf@plt+0x7c6c>
  409788:	mov	w8, #0xffffdcf8            	// #-8968
  40978c:	add	w8, w2, w8
  409790:	cmp	w8, #0x3
  409794:	b.hi	409a08 <printf@plt+0x7d28>  // b.pmore
  409798:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40979c:	add	x9, x9, #0x21c
  4097a0:	adr	x10, 4097b0 <printf@plt+0x7ad0>
  4097a4:	ldrh	w11, [x9, x8, lsl #1]
  4097a8:	add	x10, x10, x11, lsl #2
  4097ac:	br	x10
  4097b0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4097b4:	add	x19, x19, #0xa49
  4097b8:	b	40968c <printf@plt+0x79ac>
  4097bc:	mov	w8, #0xffffde70            	// #-8592
  4097c0:	add	w8, w2, w8
  4097c4:	cmp	w8, #0x4
  4097c8:	b.hi	409928 <printf@plt+0x7c48>  // b.pmore
  4097cc:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4097d0:	add	x9, x9, #0x18a
  4097d4:	adr	x10, 4097e4 <printf@plt+0x7b04>
  4097d8:	ldrb	w11, [x9, x8]
  4097dc:	add	x10, x10, x11, lsl #2
  4097e0:	br	x10
  4097e4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4097e8:	add	x19, x19, #0x8fa
  4097ec:	b	40968c <printf@plt+0x79ac>
  4097f0:	mov	w8, #0x225f                	// #8799
  4097f4:	cmp	w2, w8
  4097f8:	b.le	4098f8 <printf@plt+0x7c18>
  4097fc:	mov	w8, #0xffffdda0            	// #-8800
  409800:	add	w8, w2, w8
  409804:	cmp	w8, #0x5
  409808:	b.hi	40a3e0 <printf@plt+0x8700>  // b.pmore
  40980c:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x1f1c>
  409810:	add	x9, x9, #0x204
  409814:	adr	x10, 409824 <printf@plt+0x7b44>
  409818:	ldrh	w11, [x9, x8, lsl #1]
  40981c:	add	x10, x10, x11, lsl #2
  409820:	br	x10
  409824:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409828:	add	x19, x19, #0x9f2
  40982c:	b	40968c <printf@plt+0x79ac>
  409830:	mov	w8, #0x27e7                	// #10215
  409834:	cmp	w2, w8
  409838:	b.gt	409960 <printf@plt+0x7c80>
  40983c:	mov	w8, #0xffffd9a0            	// #-9824
  409840:	add	w8, w2, w8
  409844:	cmp	w8, #0x6
  409848:	b.hi	40a248 <printf@plt+0x8568>  // b.pmore
  40984c:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x1f1c>
  409850:	add	x9, x9, #0x224
  409854:	adr	x10, 409864 <printf@plt+0x7b84>
  409858:	ldrh	w11, [x9, x8, lsl #1]
  40985c:	add	x10, x10, x11, lsl #2
  409860:	br	x10
  409864:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409868:	add	x19, x19, #0xa7f
  40986c:	b	40968c <printf@plt+0x79ac>
  409870:	mov	w8, #0xffffde30            	// #-8656
  409874:	add	w8, w2, w8
  409878:	cmp	w8, #0x4
  40987c:	b.hi	40a3e0 <printf@plt+0x8700>  // b.pmore
  409880:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x1f1c>
  409884:	add	x9, x9, #0x190
  409888:	adr	x10, 409898 <printf@plt+0x7bb8>
  40988c:	ldrh	w11, [x9, x8, lsl #1]
  409890:	add	x10, x10, x11, lsl #2
  409894:	br	x10
  409898:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40989c:	add	x19, x19, #0x91d
  4098a0:	b	40968c <printf@plt+0x79ac>
  4098a4:	mov	w8, #0x2044                	// #8260
  4098a8:	cmp	w2, w8
  4098ac:	b.eq	4099a8 <printf@plt+0x7cc8>  // b.none
  4098b0:	mov	w8, #0x20ac                	// #8364
  4098b4:	cmp	w2, w8
  4098b8:	b.ne	40a3e0 <printf@plt+0x8700>  // b.any
  4098bc:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4098c0:	add	x19, x19, #0x8c9
  4098c4:	b	40968c <printf@plt+0x79ac>
  4098c8:	mov	w8, #0x2295                	// #8853
  4098cc:	cmp	w2, w8
  4098d0:	b.eq	40a284 <printf@plt+0x85a4>  // b.none
  4098d4:	mov	w8, #0x2297                	// #8855
  4098d8:	cmp	w2, w8
  4098dc:	b.eq	40a290 <printf@plt+0x85b0>  // b.none
  4098e0:	mov	w8, #0x22a5                	// #8869
  4098e4:	cmp	w2, w8
  4098e8:	b.ne	40a3e0 <printf@plt+0x8700>  // b.any
  4098ec:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4098f0:	add	x19, x19, #0xa3b
  4098f4:	b	40968c <printf@plt+0x79ac>
  4098f8:	mov	w8, #0x223c                	// #8764
  4098fc:	cmp	w2, w8
  409900:	b.eq	40a29c <printf@plt+0x85bc>  // b.none
  409904:	mov	w8, #0x2245                	// #8773
  409908:	cmp	w2, w8
  40990c:	b.eq	40a2a8 <printf@plt+0x85c8>  // b.none
  409910:	mov	w8, #0x2248                	// #8776
  409914:	cmp	w2, w8
  409918:	b.ne	40a3e0 <printf@plt+0x8700>  // b.any
  40991c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409920:	add	x19, x19, #0x9ea
  409924:	b	40968c <printf@plt+0x79ac>
  409928:	mov	w8, #0x2122                	// #8482
  40992c:	cmp	w2, w8
  409930:	b.eq	4099fc <printf@plt+0x7d1c>  // b.none
  409934:	mov	w8, #0x2135                	// #8501
  409938:	cmp	w2, w8
  40993c:	b.ne	40a3e0 <printf@plt+0x8700>  // b.any
  409940:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409944:	add	x19, x19, #0x8f0
  409948:	b	40968c <printf@plt+0x79ac>
  40994c:	mov	w8, #0x2329                	// #9001
  409950:	cmp	w2, w8
  409954:	b.eq	409984 <printf@plt+0x7ca4>  // b.none
  409958:	mov	w8, #0x232a                	// #9002
  40995c:	b	409970 <printf@plt+0x7c90>
  409960:	mov	w8, #0x27e8                	// #10216
  409964:	cmp	w2, w8
  409968:	b.eq	409984 <printf@plt+0x7ca4>  // b.none
  40996c:	mov	w8, #0x27e9                	// #10217
  409970:	cmp	w2, w8
  409974:	b.ne	40a3e0 <printf@plt+0x8700>  // b.any
  409978:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40997c:	add	x19, x19, #0xa72
  409980:	b	40968c <printf@plt+0x79ac>
  409984:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409988:	add	x19, x19, #0xa6b
  40998c:	b	40968c <printf@plt+0x79ac>
  409990:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409994:	add	x19, x19, #0x8d0
  409998:	b	40968c <printf@plt+0x79ac>
  40999c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4099a0:	add	x19, x19, #0x8d8
  4099a4:	b	40968c <printf@plt+0x79ac>
  4099a8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4099ac:	add	x19, x19, #0x8c1
  4099b0:	b	40968c <printf@plt+0x79ac>
  4099b4:	mov	w8, #0x203e                	// #8254
  4099b8:	cmp	w2, w8
  4099bc:	b.ne	40a3e0 <printf@plt+0x8700>  // b.any
  4099c0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4099c4:	add	x19, x19, #0x8b9
  4099c8:	b	40968c <printf@plt+0x79ac>
  4099cc:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4099d0:	add	x19, x19, #0x901
  4099d4:	b	40968c <printf@plt+0x79ac>
  4099d8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4099dc:	add	x19, x19, #0x908
  4099e0:	b	40968c <printf@plt+0x79ac>
  4099e4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4099e8:	add	x19, x19, #0x90f
  4099ec:	b	40968c <printf@plt+0x79ac>
  4099f0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4099f4:	add	x19, x19, #0x916
  4099f8:	b	40968c <printf@plt+0x79ac>
  4099fc:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409a00:	add	x19, x19, #0x8e8
  409a04:	b	40968c <printf@plt+0x79ac>
  409a08:	mov	w8, #0x22c5                	// #8901
  409a0c:	cmp	w2, w8
  409a10:	b.ne	40a3e0 <printf@plt+0x8700>  // b.any
  409a14:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409a18:	add	x19, x19, #0xa42
  409a1c:	b	40968c <printf@plt+0x79ac>
  409a20:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409a24:	add	x19, x19, #0x6cb
  409a28:	b	40968c <printf@plt+0x79ac>
  409a2c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409a30:	add	x19, x19, #0x6d2
  409a34:	b	40968c <printf@plt+0x79ac>
  409a38:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409a3c:	add	x19, x19, #0x6da
  409a40:	b	40968c <printf@plt+0x79ac>
  409a44:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409a48:	add	x19, x19, #0x6e2
  409a4c:	b	40968c <printf@plt+0x79ac>
  409a50:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409a54:	add	x19, x19, #0x6ec
  409a58:	b	40968c <printf@plt+0x79ac>
  409a5c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409a60:	add	x19, x19, #0x6f3
  409a64:	b	40968c <printf@plt+0x79ac>
  409a68:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409a6c:	add	x19, x19, #0x6f9
  409a70:	b	40968c <printf@plt+0x79ac>
  409a74:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409a78:	add	x19, x19, #0x701
  409a7c:	b	40968c <printf@plt+0x79ac>
  409a80:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409a84:	add	x19, x19, #0x708
  409a88:	b	40968c <printf@plt+0x79ac>
  409a8c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409a90:	add	x19, x19, #0x710
  409a94:	b	40968c <printf@plt+0x79ac>
  409a98:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409a9c:	add	x19, x19, #0x719
  409aa0:	b	40968c <printf@plt+0x79ac>
  409aa4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409aa8:	add	x19, x19, #0x71e
  409aac:	b	40968c <printf@plt+0x79ac>
  409ab0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409ab4:	add	x19, x19, #0x723
  409ab8:	b	40968c <printf@plt+0x79ac>
  409abc:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409ac0:	add	x19, x19, #0x728
  409ac4:	b	40968c <printf@plt+0x79ac>
  409ac8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409acc:	add	x19, x19, #0x732
  409ad0:	b	40968c <printf@plt+0x79ac>
  409ad4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409ad8:	add	x19, x19, #0x737
  409adc:	b	40968c <printf@plt+0x79ac>
  409ae0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409ae4:	add	x19, x19, #0x73d
  409ae8:	b	40968c <printf@plt+0x79ac>
  409aec:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409af0:	add	x19, x19, #0x745
  409af4:	b	40968c <printf@plt+0x79ac>
  409af8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409afc:	add	x19, x19, #0x74b
  409b00:	b	40968c <printf@plt+0x79ac>
  409b04:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409b08:	add	x19, x19, #0x755
  409b0c:	b	40968c <printf@plt+0x79ac>
  409b10:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409b14:	add	x19, x19, #0x75b
  409b18:	b	40968c <printf@plt+0x79ac>
  409b1c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409b20:	add	x19, x19, #0x761
  409b24:	b	40968c <printf@plt+0x79ac>
  409b28:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409b2c:	add	x19, x19, #0x767
  409b30:	b	40968c <printf@plt+0x79ac>
  409b34:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409b38:	add	x19, x19, #0x76f
  409b3c:	b	40968c <printf@plt+0x79ac>
  409b40:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409b44:	add	x19, x19, #0x777
  409b48:	b	40968c <printf@plt+0x79ac>
  409b4c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409b50:	add	x19, x19, #0x77e
  409b54:	b	40968c <printf@plt+0x79ac>
  409b58:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409b5c:	add	x19, x19, #0x786
  409b60:	b	40968c <printf@plt+0x79ac>
  409b64:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409b68:	add	x19, x19, #0x78e
  409b6c:	b	40968c <printf@plt+0x79ac>
  409b70:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409b74:	add	x19, x19, #0x798
  409b78:	b	40968c <printf@plt+0x79ac>
  409b7c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409b80:	add	x19, x19, #0x79f
  409b84:	b	40968c <printf@plt+0x79ac>
  409b88:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409b8c:	add	x19, x19, #0x7a5
  409b90:	b	40968c <printf@plt+0x79ac>
  409b94:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409b98:	add	x19, x19, #0x7ad
  409b9c:	b	40968c <printf@plt+0x79ac>
  409ba0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409ba4:	add	x19, x19, #0x7b4
  409ba8:	b	40968c <printf@plt+0x79ac>
  409bac:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409bb0:	add	x19, x19, #0x7bc
  409bb4:	b	40968c <printf@plt+0x79ac>
  409bb8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409bbc:	add	x19, x19, #0x7c5
  409bc0:	b	40968c <printf@plt+0x79ac>
  409bc4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409bc8:	add	x19, x19, #0x7ca
  409bcc:	b	40968c <printf@plt+0x79ac>
  409bd0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409bd4:	add	x19, x19, #0x7cf
  409bd8:	b	40968c <printf@plt+0x79ac>
  409bdc:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409be0:	add	x19, x19, #0x7d4
  409be4:	b	40968c <printf@plt+0x79ac>
  409be8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409bec:	add	x19, x19, #0x7de
  409bf0:	b	40968c <printf@plt+0x79ac>
  409bf4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409bf8:	add	x19, x19, #0x7e3
  409bfc:	b	40968c <printf@plt+0x79ac>
  409c00:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409c04:	add	x19, x19, #0x7e9
  409c08:	b	40968c <printf@plt+0x79ac>
  409c0c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409c10:	add	x19, x19, #0x7f2
  409c14:	b	40968c <printf@plt+0x79ac>
  409c18:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409c1c:	add	x19, x19, #0x7fa
  409c20:	b	40968c <printf@plt+0x79ac>
  409c24:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409c28:	add	x19, x19, #0x800
  409c2c:	b	40968c <printf@plt+0x79ac>
  409c30:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409c34:	add	x19, x19, #0x80a
  409c38:	b	40968c <printf@plt+0x79ac>
  409c3c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409c40:	add	x19, x19, #0x810
  409c44:	b	40968c <printf@plt+0x79ac>
  409c48:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409c4c:	add	x19, x19, #0x816
  409c50:	b	40968c <printf@plt+0x79ac>
  409c54:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409c58:	add	x19, x19, #0x81c
  409c5c:	b	40968c <printf@plt+0x79ac>
  409c60:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409c64:	add	x19, x19, #0x824
  409c68:	b	40968c <printf@plt+0x79ac>
  409c6c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409c70:	add	x19, x19, #0x82f
  409c74:	b	40968c <printf@plt+0x79ac>
  409c78:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409c7c:	add	x19, x19, #0x3a5
  409c80:	b	40968c <printf@plt+0x79ac>
  409c84:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409c88:	add	x19, x19, #0x3ac
  409c8c:	b	40968c <printf@plt+0x79ac>
  409c90:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409c94:	add	x19, x19, #0x3b4
  409c98:	b	40968c <printf@plt+0x79ac>
  409c9c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409ca0:	add	x19, x19, #0x3bd
  409ca4:	b	40968c <printf@plt+0x79ac>
  409ca8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409cac:	add	x19, x19, #0x3c3
  409cb0:	b	40968c <printf@plt+0x79ac>
  409cb4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409cb8:	add	x19, x19, #0x3cc
  409cbc:	b	40968c <printf@plt+0x79ac>
  409cc0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409cc4:	add	x19, x19, #0x3d3
  409cc8:	b	40968c <printf@plt+0x79ac>
  409ccc:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409cd0:	add	x19, x19, #0x3d9
  409cd4:	b	40968c <printf@plt+0x79ac>
  409cd8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409cdc:	add	x19, x19, #0x3e0
  409ce0:	b	40968c <printf@plt+0x79ac>
  409ce4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409ce8:	add	x19, x19, #0x3e7
  409cec:	b	40968c <printf@plt+0x79ac>
  409cf0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409cf4:	add	x19, x19, #0x3ef
  409cf8:	b	40968c <printf@plt+0x79ac>
  409cfc:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409d00:	add	x19, x19, #0x3f5
  409d04:	b	40968c <printf@plt+0x79ac>
  409d08:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409d0c:	add	x19, x19, #0x3fb
  409d10:	b	40968c <printf@plt+0x79ac>
  409d14:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409d18:	add	x19, x19, #0x402
  409d1c:	b	40968c <printf@plt+0x79ac>
  409d20:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409d24:	add	x19, x19, #0x408
  409d28:	b	40968c <printf@plt+0x79ac>
  409d2c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409d30:	add	x19, x19, #0x411
  409d34:	b	40968c <printf@plt+0x79ac>
  409d38:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409d3c:	add	x19, x19, #0x418
  409d40:	b	40968c <printf@plt+0x79ac>
  409d44:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409d48:	add	x19, x19, #0x41f
  409d4c:	b	40968c <printf@plt+0x79ac>
  409d50:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409d54:	add	x19, x19, #0x427
  409d58:	b	40968c <printf@plt+0x79ac>
  409d5c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409d60:	add	x19, x19, #0x42f
  409d64:	b	40968c <printf@plt+0x79ac>
  409d68:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409d6c:	add	x19, x19, #0x436
  409d70:	b	40968c <printf@plt+0x79ac>
  409d74:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409d78:	add	x19, x19, #0x43f
  409d7c:	b	40968c <printf@plt+0x79ac>
  409d80:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409d84:	add	x19, x19, #0x447
  409d88:	b	40968c <printf@plt+0x79ac>
  409d8c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409d90:	add	x19, x19, #0x44e
  409d94:	b	40968c <printf@plt+0x79ac>
  409d98:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409d9c:	add	x19, x19, #0x455
  409da0:	b	40968c <printf@plt+0x79ac>
  409da4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409da8:	add	x19, x19, #0x45d
  409dac:	b	40968c <printf@plt+0x79ac>
  409db0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409db4:	add	x19, x19, #0x466
  409db8:	b	40968c <printf@plt+0x79ac>
  409dbc:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409dc0:	add	x19, x19, #0x46f
  409dc4:	b	40968c <printf@plt+0x79ac>
  409dc8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409dcc:	add	x19, x19, #0x478
  409dd0:	b	40968c <printf@plt+0x79ac>
  409dd4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409dd8:	add	x19, x19, #0x481
  409ddc:	b	40968c <printf@plt+0x79ac>
  409de0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409de4:	add	x19, x19, #0x48a
  409de8:	b	40968c <printf@plt+0x79ac>
  409dec:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409df0:	add	x19, x19, #0x493
  409df4:	b	40968c <printf@plt+0x79ac>
  409df8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409dfc:	add	x19, x19, #0x49b
  409e00:	b	40968c <printf@plt+0x79ac>
  409e04:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409e08:	add	x19, x19, #0x4a4
  409e0c:	b	40968c <printf@plt+0x79ac>
  409e10:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409e14:	add	x19, x19, #0x4ab
  409e18:	b	40968c <printf@plt+0x79ac>
  409e1c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409e20:	add	x19, x19, #0x4b3
  409e24:	b	40968c <printf@plt+0x79ac>
  409e28:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409e2c:	add	x19, x19, #0x4bb
  409e30:	b	40968c <printf@plt+0x79ac>
  409e34:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409e38:	add	x19, x19, #0x4c4
  409e3c:	b	40968c <printf@plt+0x79ac>
  409e40:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409e44:	add	x19, x19, #0x4cd
  409e48:	b	40968c <printf@plt+0x79ac>
  409e4c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409e50:	add	x19, x19, #0x4d6
  409e54:	b	40968c <printf@plt+0x79ac>
  409e58:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409e5c:	add	x19, x19, #0x4de
  409e60:	b	40968c <printf@plt+0x79ac>
  409e64:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409e68:	add	x19, x19, #0x4e5
  409e6c:	b	40968c <printf@plt+0x79ac>
  409e70:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409e74:	add	x19, x19, #0x4ee
  409e78:	b	40968c <printf@plt+0x79ac>
  409e7c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409e80:	add	x19, x19, #0x4f7
  409e84:	b	40968c <printf@plt+0x79ac>
  409e88:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409e8c:	add	x19, x19, #0x4ff
  409e90:	b	40968c <printf@plt+0x79ac>
  409e94:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409e98:	add	x19, x19, #0x506
  409e9c:	b	40968c <printf@plt+0x79ac>
  409ea0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409ea4:	add	x19, x19, #0x50c
  409ea8:	b	40968c <printf@plt+0x79ac>
  409eac:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409eb0:	add	x19, x19, #0x515
  409eb4:	b	40968c <printf@plt+0x79ac>
  409eb8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409ebc:	add	x19, x19, #0x51e
  409ec0:	b	40968c <printf@plt+0x79ac>
  409ec4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409ec8:	add	x19, x19, #0x527
  409ecc:	b	40968c <printf@plt+0x79ac>
  409ed0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409ed4:	add	x19, x19, #0x52f
  409ed8:	b	40968c <printf@plt+0x79ac>
  409edc:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409ee0:	add	x19, x19, #0x538
  409ee4:	b	40968c <printf@plt+0x79ac>
  409ee8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409eec:	add	x19, x19, #0x53f
  409ef0:	b	40968c <printf@plt+0x79ac>
  409ef4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409ef8:	add	x19, x19, #0x547
  409efc:	b	40968c <printf@plt+0x79ac>
  409f00:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409f04:	add	x19, x19, #0x550
  409f08:	b	40968c <printf@plt+0x79ac>
  409f0c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409f10:	add	x19, x19, #0x559
  409f14:	b	40968c <printf@plt+0x79ac>
  409f18:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409f1c:	add	x19, x19, #0x562
  409f20:	b	40968c <printf@plt+0x79ac>
  409f24:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409f28:	add	x19, x19, #0x56a
  409f2c:	b	40968c <printf@plt+0x79ac>
  409f30:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409f34:	add	x19, x19, #0x571
  409f38:	b	40968c <printf@plt+0x79ac>
  409f3c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409f40:	add	x19, x19, #0x57a
  409f44:	b	40968c <printf@plt+0x79ac>
  409f48:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409f4c:	add	x19, x19, #0x582
  409f50:	b	40968c <printf@plt+0x79ac>
  409f54:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409f58:	add	x19, x19, #0x58a
  409f5c:	b	40968c <printf@plt+0x79ac>
  409f60:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409f64:	add	x19, x19, #0x593
  409f68:	b	40968c <printf@plt+0x79ac>
  409f6c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409f70:	add	x19, x19, #0x59c
  409f74:	b	40968c <printf@plt+0x79ac>
  409f78:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409f7c:	add	x19, x19, #0x5a4
  409f80:	b	40968c <printf@plt+0x79ac>
  409f84:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409f88:	add	x19, x19, #0x5ad
  409f8c:	b	40968c <printf@plt+0x79ac>
  409f90:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409f94:	add	x19, x19, #0x5b4
  409f98:	b	40968c <printf@plt+0x79ac>
  409f9c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409fa0:	add	x19, x19, #0x5bc
  409fa4:	b	40968c <printf@plt+0x79ac>
  409fa8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409fac:	add	x19, x19, #0x5c4
  409fb0:	b	40968c <printf@plt+0x79ac>
  409fb4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409fb8:	add	x19, x19, #0x5cd
  409fbc:	b	40968c <printf@plt+0x79ac>
  409fc0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409fc4:	add	x19, x19, #0x5d6
  409fc8:	b	40968c <printf@plt+0x79ac>
  409fcc:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409fd0:	add	x19, x19, #0x5df
  409fd4:	b	40968c <printf@plt+0x79ac>
  409fd8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409fdc:	add	x19, x19, #0x5e7
  409fe0:	b	40968c <printf@plt+0x79ac>
  409fe4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409fe8:	add	x19, x19, #0x5ee
  409fec:	b	40968c <printf@plt+0x79ac>
  409ff0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  409ff4:	add	x19, x19, #0x5f7
  409ff8:	b	40968c <printf@plt+0x79ac>
  409ffc:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a000:	add	x19, x19, #0x600
  40a004:	b	40968c <printf@plt+0x79ac>
  40a008:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a00c:	add	x19, x19, #0x608
  40a010:	b	40968c <printf@plt+0x79ac>
  40a014:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a018:	add	x19, x19, #0x60f
  40a01c:	b	40968c <printf@plt+0x79ac>
  40a020:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a024:	add	x19, x19, #0x615
  40a028:	b	40968c <printf@plt+0x79ac>
  40a02c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a030:	add	x19, x19, #0x61e
  40a034:	b	40968c <printf@plt+0x79ac>
  40a038:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a03c:	add	x19, x19, #0x627
  40a040:	b	40968c <printf@plt+0x79ac>
  40a044:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a048:	add	x19, x19, #0x630
  40a04c:	b	40968c <printf@plt+0x79ac>
  40a050:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a054:	add	x19, x19, #0x638
  40a058:	b	40968c <printf@plt+0x79ac>
  40a05c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a060:	add	x19, x19, #0x641
  40a064:	b	40968c <printf@plt+0x79ac>
  40a068:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a06c:	add	x19, x19, #0x648
  40a070:	b	40968c <printf@plt+0x79ac>
  40a074:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a078:	add	x19, x19, #0x651
  40a07c:	b	40968c <printf@plt+0x79ac>
  40a080:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a084:	add	x19, x19, #0x65a
  40a088:	b	40968c <printf@plt+0x79ac>
  40a08c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a090:	add	x19, x19, #0x663
  40a094:	b	40968c <printf@plt+0x79ac>
  40a098:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a09c:	add	x19, x19, #0x66c
  40a0a0:	b	40968c <printf@plt+0x79ac>
  40a0a4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a0a8:	add	x19, x19, #0x674
  40a0ac:	b	40968c <printf@plt+0x79ac>
  40a0b0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a0b4:	add	x19, x19, #0x67b
  40a0b8:	b	40968c <printf@plt+0x79ac>
  40a0bc:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a0c0:	add	x19, x19, #0x684
  40a0c4:	b	40968c <printf@plt+0x79ac>
  40a0c8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a0cc:	add	x19, x19, #0x68c
  40a0d0:	b	40968c <printf@plt+0x79ac>
  40a0d4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a0d8:	add	x19, x19, #0x693
  40a0dc:	b	40968c <printf@plt+0x79ac>
  40a0e0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a0e4:	add	x19, x19, #0x69b
  40a0e8:	b	40968c <printf@plt+0x79ac>
  40a0ec:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a0f0:	add	x19, x19, #0x6a3
  40a0f4:	b	40968c <printf@plt+0x79ac>
  40a0f8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a0fc:	add	x19, x19, #0x6ac
  40a100:	b	40968c <printf@plt+0x79ac>
  40a104:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a108:	add	x19, x19, #0x6b5
  40a10c:	b	40968c <printf@plt+0x79ac>
  40a110:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a114:	add	x19, x19, #0x6bc
  40a118:	b	40968c <printf@plt+0x79ac>
  40a11c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a120:	add	x19, x19, #0xa0f
  40a124:	b	40968c <printf@plt+0x79ac>
  40a128:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a12c:	add	x19, x19, #0xa15
  40a130:	b	40968c <printf@plt+0x79ac>
  40a134:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a138:	add	x19, x19, #0xa1c
  40a13c:	b	40968c <printf@plt+0x79ac>
  40a140:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a144:	add	x19, x19, #0xa23
  40a148:	b	40968c <printf@plt+0x79ac>
  40a14c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a150:	add	x19, x19, #0x83d
  40a154:	b	40968c <printf@plt+0x79ac>
  40a158:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a15c:	add	x19, x19, #0x845
  40a160:	b	40968c <printf@plt+0x79ac>
  40a164:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a168:	add	x19, x19, #0x84d
  40a16c:	b	40968c <printf@plt+0x79ac>
  40a170:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a174:	add	x19, x19, #0x855
  40a178:	b	40968c <printf@plt+0x79ac>
  40a17c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a180:	add	x19, x19, #0x85d
  40a184:	b	40968c <printf@plt+0x79ac>
  40a188:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a18c:	add	x19, x19, #0x865
  40a190:	b	40968c <printf@plt+0x79ac>
  40a194:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a198:	add	x19, x19, #0x86d
  40a19c:	b	40968c <printf@plt+0x79ac>
  40a1a0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a1a4:	add	x19, x19, #0x875
  40a1a8:	b	40968c <printf@plt+0x79ac>
  40a1ac:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a1b0:	add	x19, x19, #0x87e
  40a1b4:	b	40968c <printf@plt+0x79ac>
  40a1b8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a1bc:	add	x19, x19, #0x887
  40a1c0:	b	40968c <printf@plt+0x79ac>
  40a1c4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a1c8:	add	x19, x19, #0x88e
  40a1cc:	b	40968c <printf@plt+0x79ac>
  40a1d0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a1d4:	add	x19, x19, #0x897
  40a1d8:	b	40968c <printf@plt+0x79ac>
  40a1dc:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a1e0:	add	x19, x19, #0x89f
  40a1e4:	b	40968c <printf@plt+0x79ac>
  40a1e8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a1ec:	add	x19, x19, #0x8a7
  40a1f0:	b	40968c <printf@plt+0x79ac>
  40a1f4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a1f8:	add	x19, x19, #0x8b0
  40a1fc:	b	40968c <printf@plt+0x79ac>
  40a200:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a204:	add	x19, x19, #0xa51
  40a208:	b	40968c <printf@plt+0x79ac>
  40a20c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a210:	add	x19, x19, #0xa59
  40a214:	b	40968c <printf@plt+0x79ac>
  40a218:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a21c:	add	x19, x19, #0xa62
  40a220:	b	40968c <printf@plt+0x79ac>
  40a224:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a228:	add	x19, x19, #0x9f7
  40a22c:	b	40968c <printf@plt+0x79ac>
  40a230:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a234:	add	x19, x19, #0x9ff
  40a238:	b	40968c <printf@plt+0x79ac>
  40a23c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a240:	add	x19, x19, #0xa04
  40a244:	b	40968c <printf@plt+0x79ac>
  40a248:	mov	w8, #0x25ca                	// #9674
  40a24c:	cmp	w2, w8
  40a250:	b.ne	40a3e0 <printf@plt+0x8700>  // b.any
  40a254:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a258:	add	x19, x19, #0xa79
  40a25c:	b	40968c <printf@plt+0x79ac>
  40a260:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a264:	add	x19, x19, #0xa88
  40a268:	b	40968c <printf@plt+0x79ac>
  40a26c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a270:	add	x19, x19, #0xa90
  40a274:	b	40968c <printf@plt+0x79ac>
  40a278:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a27c:	add	x19, x19, #0xa99
  40a280:	b	40968c <printf@plt+0x79ac>
  40a284:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a288:	add	x19, x19, #0xa2a
  40a28c:	b	40968c <printf@plt+0x79ac>
  40a290:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a294:	add	x19, x19, #0xa32
  40a298:	b	40968c <printf@plt+0x79ac>
  40a29c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a2a0:	add	x19, x19, #0x9dd
  40a2a4:	b	40968c <printf@plt+0x79ac>
  40a2a8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a2ac:	add	x19, x19, #0x9e3
  40a2b0:	b	40968c <printf@plt+0x79ac>
  40a2b4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a2b8:	add	x19, x19, #0x949
  40a2bc:	b	40968c <printf@plt+0x79ac>
  40a2c0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a2c4:	add	x19, x19, #0x950
  40a2c8:	b	40968c <printf@plt+0x79ac>
  40a2cc:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a2d0:	add	x19, x19, #0x958
  40a2d4:	b	40968c <printf@plt+0x79ac>
  40a2d8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a2dc:	add	x19, x19, #0x960
  40a2e0:	b	40968c <printf@plt+0x79ac>
  40a2e4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a2e8:	add	x19, x19, #0x968
  40a2ec:	b	40968c <printf@plt+0x79ac>
  40a2f0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a2f4:	add	x19, x19, #0x96f
  40a2f8:	b	40968c <printf@plt+0x79ac>
  40a2fc:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a300:	add	x19, x19, #0x977
  40a304:	b	40968c <printf@plt+0x79ac>
  40a308:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a30c:	add	x19, x19, #0x97c
  40a310:	b	40968c <printf@plt+0x79ac>
  40a314:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a318:	add	x19, x19, #0x983
  40a31c:	b	40968c <printf@plt+0x79ac>
  40a320:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a324:	add	x19, x19, #0x989
  40a328:	b	40968c <printf@plt+0x79ac>
  40a32c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a330:	add	x19, x19, #0x991
  40a334:	b	40968c <printf@plt+0x79ac>
  40a338:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a33c:	add	x19, x19, #0x99a
  40a340:	b	40968c <printf@plt+0x79ac>
  40a344:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a348:	add	x19, x19, #0x9a2
  40a34c:	b	40968c <printf@plt+0x79ac>
  40a350:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a354:	add	x19, x19, #0x9a9
  40a358:	b	40968c <printf@plt+0x79ac>
  40a35c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a360:	add	x19, x19, #0x9b1
  40a364:	b	40968c <printf@plt+0x79ac>
  40a368:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a36c:	add	x19, x19, #0x9b7
  40a370:	b	40968c <printf@plt+0x79ac>
  40a374:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a378:	add	x19, x19, #0x9bd
  40a37c:	b	40968c <printf@plt+0x79ac>
  40a380:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a384:	add	x19, x19, #0x9c2
  40a388:	b	40968c <printf@plt+0x79ac>
  40a38c:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a390:	add	x19, x19, #0x9c8
  40a394:	b	40968c <printf@plt+0x79ac>
  40a398:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a39c:	add	x19, x19, #0x9ce
  40a3a0:	b	40968c <printf@plt+0x79ac>
  40a3a4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a3a8:	add	x19, x19, #0x9d4
  40a3ac:	b	40968c <printf@plt+0x79ac>
  40a3b0:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a3b4:	add	x19, x19, #0x924
  40a3b8:	b	40968c <printf@plt+0x79ac>
  40a3bc:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a3c0:	add	x19, x19, #0x92b
  40a3c4:	b	40968c <printf@plt+0x79ac>
  40a3c8:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a3cc:	add	x19, x19, #0x932
  40a3d0:	b	40968c <printf@plt+0x79ac>
  40a3d4:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a3d8:	add	x19, x19, #0x939
  40a3dc:	b	40968c <printf@plt+0x79ac>
  40a3e0:	adrp	x19, 436000 <stderr@@GLIBC_2.17+0x1178>
  40a3e4:	add	x19, x19, #0xee5
  40a3e8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40a3ec:	add	x1, x1, #0x379
  40a3f0:	mov	x0, x19
  40a3f4:	bl	401a10 <sprintf@plt>
  40a3f8:	b	40968c <printf@plt+0x79ac>
  40a3fc:	sub	sp, sp, #0x40
  40a400:	stp	x29, x30, [sp, #16]
  40a404:	stp	x22, x21, [sp, #32]
  40a408:	stp	x20, x19, [sp, #48]
  40a40c:	add	x29, sp, #0x10
  40a410:	ldr	w8, [x0, #184]
  40a414:	ldr	w9, [x3, #8]
  40a418:	mov	w19, w4
  40a41c:	mov	x20, x0
  40a420:	mov	x22, x1
  40a424:	subs	w10, w8, w9
  40a428:	b.ne	40a470 <printf@plt+0x8790>  // b.any
  40a42c:	mov	x0, sp
  40a430:	mov	x1, x2
  40a434:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  40a438:	mov	x2, sp
  40a43c:	mov	x0, x20
  40a440:	mov	x1, x22
  40a444:	bl	409454 <printf@plt+0x7774>
  40a448:	mov	x0, sp
  40a44c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40a450:	ldr	w8, [x20, #184]
  40a454:	ldr	w9, [x20, #192]
  40a458:	str	w8, [x20, #188]
  40a45c:	add	w8, w8, w19
  40a460:	add	w8, w8, w9
  40a464:	mov	w0, #0x1                   	// #1
  40a468:	str	w8, [x20, #184]
  40a46c:	b	40a4f8 <printf@plt+0x8818>
  40a470:	mov	x21, x3
  40a474:	b.le	40a490 <printf@plt+0x87b0>
  40a478:	ldr	w11, [x20, #188]
  40a47c:	cmp	w11, w8
  40a480:	b.ge	40a490 <printf@plt+0x87b0>  // b.tcont
  40a484:	sub	w11, w9, w11
  40a488:	cmp	w10, w11
  40a48c:	b.lt	40a42c <printf@plt+0x874c>  // b.tstop
  40a490:	cmp	w8, w9
  40a494:	b.gt	40a4f4 <printf@plt+0x8814>
  40a498:	ldr	w10, [x20, #192]
  40a49c:	cbz	w10, 40a4ac <printf@plt+0x87cc>
  40a4a0:	sub	w10, w8, w10
  40a4a4:	cmp	w10, w9
  40a4a8:	b.eq	40a4f4 <printf@plt+0x8814>  // b.none
  40a4ac:	ldr	w10, [x20, #144]
  40a4b0:	sub	w8, w9, w8
  40a4b4:	cmp	w8, w10
  40a4b8:	b.ge	40a4f4 <printf@plt+0x8814>  // b.tcont
  40a4bc:	mov	x0, sp
  40a4c0:	mov	x1, x2
  40a4c4:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  40a4c8:	mov	x2, sp
  40a4cc:	mov	x0, x20
  40a4d0:	mov	x1, x22
  40a4d4:	bl	409454 <printf@plt+0x7774>
  40a4d8:	mov	x0, sp
  40a4dc:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40a4e0:	ldr	w8, [x20, #184]
  40a4e4:	str	w8, [x20, #188]
  40a4e8:	ldr	w8, [x21, #8]
  40a4ec:	add	w8, w8, w19
  40a4f0:	b	40a464 <printf@plt+0x8784>
  40a4f4:	mov	w0, wzr
  40a4f8:	ldp	x20, x19, [sp, #48]
  40a4fc:	ldp	x22, x21, [sp, #32]
  40a500:	ldp	x29, x30, [sp, #16]
  40a504:	add	sp, sp, #0x40
  40a508:	ret
  40a50c:	b	40a510 <printf@plt+0x8830>
  40a510:	mov	x19, x0
  40a514:	mov	x0, sp
  40a518:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40a51c:	mov	x0, x19
  40a520:	bl	401c50 <_Unwind_Resume@plt>
  40a524:	sub	sp, sp, #0x50
  40a528:	stp	x29, x30, [sp, #16]
  40a52c:	stp	x24, x23, [sp, #32]
  40a530:	stp	x22, x21, [sp, #48]
  40a534:	stp	x20, x19, [sp, #64]
  40a538:	add	x29, sp, #0x10
  40a53c:	ldr	w8, [x3, #8]
  40a540:	ldr	w9, [x0, #184]
  40a544:	mov	w19, w4
  40a548:	mov	x20, x3
  40a54c:	mov	x23, x2
  40a550:	mov	x21, x0
  40a554:	cmp	w8, w9
  40a558:	mov	x22, x1
  40a55c:	b.lt	40a578 <printf@plt+0x8898>  // b.tstop
  40a560:	ldr	w10, [x21, #192]
  40a564:	mov	w0, wzr
  40a568:	cbz	w10, 40a5fc <printf@plt+0x891c>
  40a56c:	sub	w9, w9, w10
  40a570:	cmp	w9, w8
  40a574:	b.ge	40a5fc <printf@plt+0x891c>  // b.tcont
  40a578:	ldr	w1, [x21, #264]
  40a57c:	ldr	w24, [x21, #268]
  40a580:	add	x0, x21, #0xa0
  40a584:	bl	4192fc <_ZdlPvm@@Base+0x1218>
  40a588:	cbz	w24, 40a5ac <printf@plt+0x88cc>
  40a58c:	mov	x0, sp
  40a590:	mov	x1, x23
  40a594:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  40a598:	mov	x2, sp
  40a59c:	mov	x0, x21
  40a5a0:	mov	x1, x22
  40a5a4:	bl	409454 <printf@plt+0x7774>
  40a5a8:	b	40a5e4 <printf@plt+0x8904>
  40a5ac:	ldr	x1, [x21, #200]
  40a5b0:	bl	404ab8 <printf@plt+0x2dd8>
  40a5b4:	cbnz	w0, 40a5c0 <printf@plt+0x88e0>
  40a5b8:	mov	x0, x21
  40a5bc:	bl	404bbc <printf@plt+0x2edc>
  40a5c0:	mov	w8, #0x1                   	// #1
  40a5c4:	mov	x0, sp
  40a5c8:	mov	x1, x23
  40a5cc:	str	w8, [x21, #268]
  40a5d0:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  40a5d4:	mov	x2, sp
  40a5d8:	mov	x0, x21
  40a5dc:	mov	x1, x22
  40a5e0:	bl	409454 <printf@plt+0x7774>
  40a5e4:	mov	x0, sp
  40a5e8:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40a5ec:	ldr	w8, [x20, #8]
  40a5f0:	mov	w0, #0x1                   	// #1
  40a5f4:	add	w8, w8, w19
  40a5f8:	str	w8, [x21, #184]
  40a5fc:	ldp	x20, x19, [sp, #64]
  40a600:	ldp	x22, x21, [sp, #48]
  40a604:	ldp	x24, x23, [sp, #32]
  40a608:	ldp	x29, x30, [sp, #16]
  40a60c:	add	sp, sp, #0x50
  40a610:	ret
  40a614:	b	40a618 <printf@plt+0x8938>
  40a618:	mov	x19, x0
  40a61c:	mov	x0, sp
  40a620:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40a624:	mov	x0, x19
  40a628:	bl	401c50 <_Unwind_Resume@plt>
  40a62c:	sub	sp, sp, #0xd0
  40a630:	stp	x29, x30, [sp, #128]
  40a634:	str	x25, [sp, #144]
  40a638:	stp	x24, x23, [sp, #160]
  40a63c:	stp	x22, x21, [sp, #176]
  40a640:	stp	x20, x19, [sp, #192]
  40a644:	add	x29, sp, #0x80
  40a648:	ldr	x8, [x3, #24]
  40a64c:	ldr	d0, [x3]
  40a650:	ldp	w9, w25, [x3, #16]
  40a654:	mov	x20, x0
  40a658:	ldp	q1, q2, [x8]
  40a65c:	ldr	x8, [x8, #32]
  40a660:	add	x10, sp, #0x40
  40a664:	rev64	v0.2s, v0.2s
  40a668:	add	x0, sp, #0x10
  40a66c:	mov	x24, x5
  40a670:	mov	w21, w4
  40a674:	mov	x22, x3
  40a678:	mov	x23, x1
  40a67c:	str	x2, [sp, #64]
  40a680:	add	x19, x10, #0x18
  40a684:	stp	w9, w25, [sp, #80]
  40a688:	str	d0, [sp, #72]
  40a68c:	str	x8, [sp, #48]
  40a690:	stp	q1, q2, [sp, #16]
  40a694:	stur	q1, [sp, #88]
  40a698:	stur	q2, [sp, #104]
  40a69c:	str	x8, [sp, #120]
  40a6a0:	bl	412048 <printf@plt+0x10368>
  40a6a4:	cbz	w25, 40a6e0 <printf@plt+0x8a00>
  40a6a8:	add	w8, w25, #0x50
  40a6ac:	cmp	w8, #0xa1
  40a6b0:	b.cc	40a6e0 <printf@plt+0x8a00>  // b.lo, b.ul, b.last
  40a6b4:	mov	x0, sp
  40a6b8:	mov	w1, w25
  40a6bc:	bl	412d28 <printf@plt+0x11048>
  40a6c0:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x2178>
  40a6c4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40a6c8:	add	x2, x2, #0xa80
  40a6cc:	add	x0, x0, #0x8e1
  40a6d0:	mov	x1, sp
  40a6d4:	mov	x3, x2
  40a6d8:	bl	412f50 <printf@plt+0x11270>
  40a6dc:	str	wzr, [sp, #84]
  40a6e0:	ldr	w8, [x20, #168]
  40a6e4:	cbz	w8, 40a740 <printf@plt+0x8a60>
  40a6e8:	add	x1, x20, #0xc8
  40a6ec:	add	x0, sp, #0x40
  40a6f0:	bl	402278 <printf@plt+0x598>
  40a6f4:	cbz	w0, 40a740 <printf@plt+0x8a60>
  40a6f8:	ldr	w8, [x20, #180]
  40a6fc:	ldr	w9, [x22, #12]
  40a700:	cmp	w8, w9
  40a704:	b.ne	40a740 <printf@plt+0x8a60>  // b.any
  40a708:	mov	x0, x20
  40a70c:	mov	x1, x23
  40a710:	mov	x2, x24
  40a714:	mov	x3, x22
  40a718:	mov	w4, w21
  40a71c:	bl	40a3fc <printf@plt+0x871c>
  40a720:	cbnz	w0, 40a7b4 <printf@plt+0x8ad4>
  40a724:	mov	x0, x20
  40a728:	mov	x1, x23
  40a72c:	mov	x2, x24
  40a730:	mov	x3, x22
  40a734:	mov	w4, w21
  40a738:	bl	40a524 <printf@plt+0x8844>
  40a73c:	cbnz	w0, 40a7b4 <printf@plt+0x8ad4>
  40a740:	mov	x0, x20
  40a744:	bl	404bbc <printf@plt+0x2edc>
  40a748:	mov	x25, x20
  40a74c:	ldr	x8, [x25, #200]!
  40a750:	cbnz	x8, 40a764 <printf@plt+0x8a84>
  40a754:	ldp	q1, q0, [sp, #96]
  40a758:	ldp	q3, q2, [sp, #64]
  40a75c:	stp	q1, q0, [x25, #32]
  40a760:	stp	q3, q2, [x25]
  40a764:	mov	x0, sp
  40a768:	mov	x1, x24
  40a76c:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  40a770:	mov	x2, sp
  40a774:	mov	x0, x20
  40a778:	mov	x1, x23
  40a77c:	bl	409454 <printf@plt+0x7774>
  40a780:	mov	x0, sp
  40a784:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40a788:	ldr	d0, [x22, #8]
  40a78c:	fmov	w8, s0
  40a790:	add	w8, w8, w21
  40a794:	str	s0, [x20, #188]
  40a798:	str	d0, [x20, #176]
  40a79c:	str	w8, [x20, #184]
  40a7a0:	ldp	q1, q0, [sp, #96]
  40a7a4:	ldp	q3, q2, [sp, #64]
  40a7a8:	stp	q1, q0, [x25, #32]
  40a7ac:	stp	q3, q2, [x25]
  40a7b0:	str	wzr, [x20, #192]
  40a7b4:	mov	x0, x19
  40a7b8:	bl	412048 <printf@plt+0x10368>
  40a7bc:	ldp	x20, x19, [sp, #192]
  40a7c0:	ldp	x22, x21, [sp, #176]
  40a7c4:	ldp	x24, x23, [sp, #160]
  40a7c8:	ldr	x25, [sp, #144]
  40a7cc:	ldp	x29, x30, [sp, #128]
  40a7d0:	add	sp, sp, #0xd0
  40a7d4:	ret
  40a7d8:	mov	x20, x0
  40a7dc:	mov	x0, sp
  40a7e0:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40a7e4:	b	40a7f4 <printf@plt+0x8b14>
  40a7e8:	b	40a7f0 <printf@plt+0x8b10>
  40a7ec:	b	40a7f0 <printf@plt+0x8b10>
  40a7f0:	mov	x20, x0
  40a7f4:	mov	x0, x19
  40a7f8:	bl	412048 <printf@plt+0x10368>
  40a7fc:	mov	x0, x20
  40a800:	bl	401c50 <_Unwind_Resume@plt>
  40a804:	sub	sp, sp, #0x70
  40a808:	stp	x29, x30, [sp, #32]
  40a80c:	str	x25, [sp, #48]
  40a810:	stp	x24, x23, [sp, #64]
  40a814:	stp	x22, x21, [sp, #80]
  40a818:	stp	x20, x19, [sp, #96]
  40a81c:	add	x29, sp, #0x20
  40a820:	cmp	w1, #0x0
  40a824:	mov	w8, #0xa0                  	// #160
  40a828:	csel	w24, w8, w1, lt  // lt = tstop
  40a82c:	mov	x20, x0
  40a830:	mov	w0, w24
  40a834:	mov	x21, x3
  40a838:	mov	x19, x2
  40a83c:	mov	w25, w1
  40a840:	bl	417e00 <printf@plt+0x16120>
  40a844:	ldr	w1, [x19]
  40a848:	tbnz	w1, #31, 40a8c4 <printf@plt+0x8be4>
  40a84c:	ldr	w8, [x20, #24]
  40a850:	cmp	w1, w8
  40a854:	b.ge	40a8c4 <printf@plt+0x8be4>  // b.tcont
  40a858:	ldr	x8, [x20, #16]
  40a85c:	ldr	x23, [x8, x1, lsl #3]
  40a860:	cbz	x23, 40a904 <printf@plt+0x8c24>
  40a864:	mov	x22, x0
  40a868:	mov	x0, x23
  40a86c:	mov	x1, x22
  40a870:	bl	413888 <printf@plt+0x11ba8>
  40a874:	cbz	w0, 40a918 <printf@plt+0x8c38>
  40a878:	neg	w8, w25
  40a87c:	and	w0, w8, w25, asr #31
  40a880:	cbnz	w0, 40a894 <printf@plt+0x8bb4>
  40a884:	ldr	w2, [x19, #4]
  40a888:	mov	x0, x23
  40a88c:	mov	x1, x22
  40a890:	bl	41397c <printf@plt+0x11c9c>
  40a894:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  40a898:	ldr	w8, [x8, #584]
  40a89c:	cmp	w8, #0x1
  40a8a0:	b.eq	40a964 <printf@plt+0x8c84>  // b.none
  40a8a4:	cmp	w8, #0x0
  40a8a8:	cinc	w9, w8, lt  // lt = tstop
  40a8ac:	asr	w9, w9, #1
  40a8b0:	tbnz	w0, #31, 40a954 <printf@plt+0x8c74>
  40a8b4:	add	w9, w0, w9
  40a8b8:	sub	w9, w9, #0x1
  40a8bc:	sdiv	w0, w9, w8
  40a8c0:	b	40a964 <printf@plt+0x8c84>
  40a8c4:	add	x0, sp, #0x10
  40a8c8:	bl	412d28 <printf@plt+0x11048>
  40a8cc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40a8d0:	add	x0, x0, #0x8fa
  40a8d4:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x2178>
  40a8d8:	add	x2, x2, #0xa80
  40a8dc:	add	x1, sp, #0x10
  40a8e0:	mov	x3, x2
  40a8e4:	bl	412f50 <printf@plt+0x11270>
  40a8e8:	ldp	x20, x19, [sp, #96]
  40a8ec:	ldp	x22, x21, [sp, #80]
  40a8f0:	ldp	x24, x23, [sp, #64]
  40a8f4:	ldr	x25, [sp, #48]
  40a8f8:	ldp	x29, x30, [sp, #32]
  40a8fc:	add	sp, sp, #0x70
  40a900:	ret
  40a904:	add	x0, sp, #0x10
  40a908:	bl	412d28 <printf@plt+0x11048>
  40a90c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40a910:	add	x0, x0, #0x911
  40a914:	b	40a8d4 <printf@plt+0x8bf4>
  40a918:	mov	x0, x23
  40a91c:	bl	41423c <printf@plt+0x1255c>
  40a920:	mov	x1, x0
  40a924:	add	x0, sp, #0x10
  40a928:	bl	412d00 <printf@plt+0x11020>
  40a92c:	mov	x0, sp
  40a930:	mov	w1, w24
  40a934:	bl	412d28 <printf@plt+0x11048>
  40a938:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40a93c:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  40a940:	add	x0, x0, #0x929
  40a944:	add	x3, x3, #0xa80
  40a948:	add	x1, sp, #0x10
  40a94c:	mov	x2, sp
  40a950:	b	40a8e4 <printf@plt+0x8c04>
  40a954:	mvn	w10, w0
  40a958:	add	w9, w9, w10
  40a95c:	sdiv	w9, w9, w8
  40a960:	neg	w0, w9
  40a964:	mul	w4, w0, w8
  40a968:	cbz	x21, 40a970 <printf@plt+0x8c90>
  40a96c:	str	w4, [x21]
  40a970:	ldr	x8, [x20]
  40a974:	mov	x0, x20
  40a978:	mov	x1, x22
  40a97c:	mov	x2, x23
  40a980:	ldr	x6, [x8, #96]
  40a984:	mov	x3, x19
  40a988:	ldp	x20, x19, [sp, #96]
  40a98c:	ldp	x22, x21, [sp, #80]
  40a990:	ldp	x24, x23, [sp, #64]
  40a994:	ldr	x25, [sp, #48]
  40a998:	ldp	x29, x30, [sp, #32]
  40a99c:	mov	x5, xzr
  40a9a0:	add	sp, sp, #0x70
  40a9a4:	br	x6
  40a9a8:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  40a9ac:	ldr	w8, [x8, #584]
  40a9b0:	cmp	w8, #0x1
  40a9b4:	b.eq	40a9e8 <printf@plt+0x8d08>  // b.none
  40a9b8:	cmp	w8, #0x0
  40a9bc:	cinc	w9, w8, lt  // lt = tstop
  40a9c0:	asr	w9, w9, #1
  40a9c4:	tbnz	w1, #31, 40a9d8 <printf@plt+0x8cf8>
  40a9c8:	add	w9, w1, w9
  40a9cc:	sub	w9, w9, #0x1
  40a9d0:	sdiv	w1, w9, w8
  40a9d4:	b	40a9e8 <printf@plt+0x8d08>
  40a9d8:	mvn	w10, w1
  40a9dc:	add	w9, w9, w10
  40a9e0:	sdiv	w9, w9, w8
  40a9e4:	neg	w1, w9
  40a9e8:	mul	w0, w1, w8
  40a9ec:	ret
  40a9f0:	sub	sp, sp, #0x60
  40a9f4:	stp	x29, x30, [sp, #32]
  40a9f8:	stp	x24, x23, [sp, #48]
  40a9fc:	stp	x22, x21, [sp, #64]
  40aa00:	stp	x20, x19, [sp, #80]
  40aa04:	add	x29, sp, #0x20
  40aa08:	mov	x24, x0
  40aa0c:	mov	x0, x1
  40aa10:	mov	x22, x4
  40aa14:	mov	x20, x3
  40aa18:	mov	x23, x2
  40aa1c:	mov	x21, x1
  40aa20:	bl	417ec4 <printf@plt+0x161e4>
  40aa24:	ldr	w1, [x23]
  40aa28:	tbnz	w1, #31, 40aaa4 <printf@plt+0x8dc4>
  40aa2c:	ldr	w8, [x24, #24]
  40aa30:	cmp	w1, w8
  40aa34:	b.ge	40aaa4 <printf@plt+0x8dc4>  // b.tcont
  40aa38:	ldr	x8, [x24, #16]
  40aa3c:	mov	x19, x0
  40aa40:	ldr	x0, [x8, x1, lsl #3]
  40aa44:	str	x0, [x22]
  40aa48:	cbz	x0, 40aae8 <printf@plt+0x8e08>
  40aa4c:	mov	x1, x19
  40aa50:	bl	413888 <printf@plt+0x11ba8>
  40aa54:	cbz	w0, 40aafc <printf@plt+0x8e1c>
  40aa58:	ldr	x0, [x22]
  40aa5c:	ldr	w2, [x23, #4]
  40aa60:	mov	x1, x19
  40aa64:	bl	41397c <printf@plt+0x11c9c>
  40aa68:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  40aa6c:	ldr	w8, [x8, #584]
  40aa70:	cmp	w8, #0x1
  40aa74:	b.eq	40aa94 <printf@plt+0x8db4>  // b.none
  40aa78:	cmp	w8, #0x0
  40aa7c:	cinc	w9, w8, lt  // lt = tstop
  40aa80:	asr	w9, w9, #1
  40aa84:	tbnz	w0, #31, 40ab38 <printf@plt+0x8e58>
  40aa88:	add	w9, w0, w9
  40aa8c:	sub	w9, w9, #0x1
  40aa90:	sdiv	w0, w9, w8
  40aa94:	cbz	x20, 40aacc <printf@plt+0x8dec>
  40aa98:	mul	w8, w0, w8
  40aa9c:	str	w8, [x20]
  40aaa0:	b	40aacc <printf@plt+0x8dec>
  40aaa4:	add	x0, sp, #0x10
  40aaa8:	bl	412d28 <printf@plt+0x11048>
  40aaac:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40aab0:	add	x0, x0, #0x8fa
  40aab4:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x2178>
  40aab8:	add	x2, x2, #0xa80
  40aabc:	add	x1, sp, #0x10
  40aac0:	mov	x3, x2
  40aac4:	bl	412f50 <printf@plt+0x11270>
  40aac8:	mov	x19, xzr
  40aacc:	mov	x0, x19
  40aad0:	ldp	x20, x19, [sp, #80]
  40aad4:	ldp	x22, x21, [sp, #64]
  40aad8:	ldp	x24, x23, [sp, #48]
  40aadc:	ldp	x29, x30, [sp, #32]
  40aae0:	add	sp, sp, #0x60
  40aae4:	ret
  40aae8:	add	x0, sp, #0x10
  40aaec:	bl	412d28 <printf@plt+0x11048>
  40aaf0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40aaf4:	add	x0, x0, #0x911
  40aaf8:	b	40aab4 <printf@plt+0x8dd4>
  40aafc:	ldrb	w8, [x21]
  40ab00:	cbz	w8, 40ab0c <printf@plt+0x8e2c>
  40ab04:	ldrb	w8, [x21, #1]
  40ab08:	cbz	w8, 40ab50 <printf@plt+0x8e70>
  40ab0c:	ldr	x0, [x22]
  40ab10:	bl	41423c <printf@plt+0x1255c>
  40ab14:	mov	x1, x0
  40ab18:	add	x0, sp, #0x10
  40ab1c:	bl	412d00 <printf@plt+0x11020>
  40ab20:	mov	x0, sp
  40ab24:	mov	x1, x21
  40ab28:	bl	412d00 <printf@plt+0x11020>
  40ab2c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40ab30:	add	x0, x0, #0x98a
  40ab34:	b	40ab78 <printf@plt+0x8e98>
  40ab38:	mvn	w10, w0
  40ab3c:	add	w9, w9, w10
  40ab40:	sdiv	w9, w9, w8
  40ab44:	neg	w0, w9
  40ab48:	cbnz	x20, 40aa98 <printf@plt+0x8db8>
  40ab4c:	b	40aacc <printf@plt+0x8dec>
  40ab50:	ldr	x0, [x22]
  40ab54:	bl	41423c <printf@plt+0x1255c>
  40ab58:	mov	x1, x0
  40ab5c:	add	x0, sp, #0x10
  40ab60:	bl	412d00 <printf@plt+0x11020>
  40ab64:	ldrb	w1, [x21]
  40ab68:	mov	x0, sp
  40ab6c:	bl	412d48 <printf@plt+0x11068>
  40ab70:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40ab74:	add	x0, x0, #0x95a
  40ab78:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  40ab7c:	add	x3, x3, #0xa80
  40ab80:	add	x1, sp, #0x10
  40ab84:	mov	x2, sp
  40ab88:	b	40aac4 <printf@plt+0x8de4>
  40ab8c:	stp	x29, x30, [sp, #-32]!
  40ab90:	stp	x20, x19, [sp, #16]
  40ab94:	mov	x29, sp
  40ab98:	ldr	w8, [x0, #388]
  40ab9c:	mov	x19, x0
  40aba0:	cbz	w8, 40abd4 <printf@plt+0x8ef4>
  40aba4:	cbz	w1, 40abec <printf@plt+0x8f0c>
  40aba8:	add	x20, x19, #0x50
  40abac:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40abb0:	add	x1, x1, #0x9bc
  40abb4:	mov	x0, x20
  40abb8:	bl	40f314 <printf@plt+0xd634>
  40abbc:	add	x1, x19, #0x190
  40abc0:	mov	x0, x20
  40abc4:	bl	40f5f0 <printf@plt+0xd910>
  40abc8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40abcc:	add	x1, x1, #0x9ea
  40abd0:	b	40ac3c <printf@plt+0x8f5c>
  40abd4:	cbz	w1, 40ac54 <printf@plt+0x8f74>
  40abd8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40abdc:	add	x0, x19, #0x50
  40abe0:	add	x1, x1, #0x9e3
  40abe4:	bl	40f314 <printf@plt+0xd634>
  40abe8:	b	40ac48 <printf@plt+0x8f68>
  40abec:	ldr	w8, [x19, #392]
  40abf0:	mov	w9, #0x1                   	// #1
  40abf4:	str	w9, [x19, #384]
  40abf8:	cbz	w8, 40ac54 <printf@plt+0x8f74>
  40abfc:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  40ac00:	ldr	w8, [x8, #576]
  40ac04:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40ac08:	adrp	x10, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40ac0c:	add	x20, x19, #0x50
  40ac10:	add	x9, x9, #0x9c9
  40ac14:	add	x10, x10, #0x9c4
  40ac18:	cmp	w8, #0x0
  40ac1c:	csel	x1, x10, x9, eq  // eq = none
  40ac20:	mov	x0, x20
  40ac24:	bl	40f314 <printf@plt+0xd634>
  40ac28:	add	x1, x19, #0x190
  40ac2c:	mov	x0, x20
  40ac30:	bl	40f5f0 <printf@plt+0xd910>
  40ac34:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40ac38:	add	x1, x1, #0x9dd
  40ac3c:	mov	x0, x20
  40ac40:	bl	40f314 <printf@plt+0xd634>
  40ac44:	bl	40f448 <printf@plt+0xd768>
  40ac48:	ldp	x20, x19, [sp, #16]
  40ac4c:	ldp	x29, x30, [sp], #32
  40ac50:	b	40f448 <printf@plt+0xd768>
  40ac54:	ldp	x20, x19, [sp, #16]
  40ac58:	ldp	x29, x30, [sp], #32
  40ac5c:	ret
  40ac60:	stp	x29, x30, [sp, #-32]!
  40ac64:	stp	x20, x19, [sp, #16]
  40ac68:	mov	x29, sp
  40ac6c:	ldr	w8, [x0, #148]
  40ac70:	mov	w9, #0xffffffff            	// #-1
  40ac74:	mov	w10, #0x20                  	// #32
  40ac78:	mov	x11, #0xffffffffffffffff    	// #-1
  40ac7c:	add	w8, w8, #0x1
  40ac80:	mov	x19, x0
  40ac84:	str	w1, [x0, #376]
  40ac88:	str	xzr, [x0, #272]
  40ac8c:	str	w9, [x0, #280]
  40ac90:	strb	w10, [x0, #360]
  40ac94:	str	w9, [x0, #356]
  40ac98:	str	w8, [x0, #148]
  40ac9c:	stp	x11, x11, [x0, #336]
  40aca0:	mov	w0, #0x40                  	// #64
  40aca4:	bl	418034 <_Znwm@@Base>
  40aca8:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  40acac:	ldr	w2, [x8, #576]
  40acb0:	mov	x20, x0
  40acb4:	add	x1, x19, #0x50
  40acb8:	bl	40d848 <printf@plt+0xbb68>
  40acbc:	ldr	w8, [x19, #564]
  40acc0:	mov	w9, #0x24c                 	// #588
  40acc4:	mov	w10, #0x254                 	// #596
  40acc8:	str	x20, [x19, #536]
  40accc:	cmp	w8, #0x0
  40acd0:	csel	x8, x10, x9, gt
  40acd4:	ldr	w2, [x19, #584]
  40acd8:	ldr	w1, [x19, x8]
  40acdc:	ldr	w3, [x19, #580]
  40ace0:	mov	x0, x19
  40ace4:	bl	404cf8 <printf@plt+0x3018>
  40ace8:	ldr	x0, [x19, #536]
  40acec:	ldp	x20, x19, [sp, #16]
  40acf0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40acf4:	add	x1, x1, #0xa1e
  40acf8:	mov	w2, wzr
  40acfc:	ldp	x29, x30, [sp], #32
  40ad00:	b	40e67c <printf@plt+0xc99c>
  40ad04:	mov	x19, x0
  40ad08:	mov	x0, x20
  40ad0c:	bl	4180d8 <_ZdlPv@@Base>
  40ad10:	mov	x0, x19
  40ad14:	bl	401c50 <_Unwind_Resume@plt>
  40ad18:	stp	x29, x30, [sp, #-32]!
  40ad1c:	str	x19, [sp, #16]
  40ad20:	mov	x29, sp
  40ad24:	mov	x19, x0
  40ad28:	bl	404bbc <printf@plt+0x2edc>
  40ad2c:	mov	x0, x19
  40ad30:	ldr	x19, [sp, #16]
  40ad34:	ldp	x29, x30, [sp], #32
  40ad38:	b	408870 <printf@plt+0x6b90>
  40ad3c:	mov	x0, x1
  40ad40:	b	403c60 <printf@plt+0x1f80>
  40ad44:	sub	sp, sp, #0x30
  40ad48:	stp	x29, x30, [sp, #16]
  40ad4c:	str	x19, [sp, #32]
  40ad50:	add	x29, sp, #0x10
  40ad54:	ldr	x0, [x0, #616]
  40ad58:	cbz	x0, 40ade4 <printf@plt+0x9104>
  40ad5c:	add	x1, x29, #0x1c
  40ad60:	add	x2, x29, #0x18
  40ad64:	sub	x3, x29, #0x4
  40ad68:	bl	412314 <printf@plt+0x10634>
  40ad6c:	ldp	w9, w8, [x29, #24]
  40ad70:	ldur	w10, [x29, #-4]
  40ad74:	mov	w11, #0xff01                	// #65281
  40ad78:	movk	w11, #0xff00, lsl #16
  40ad7c:	mul	x8, x8, x11
  40ad80:	mul	x9, x9, x11
  40ad84:	mul	x10, x10, x11
  40ad88:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40ad8c:	lsr	x2, x8, #40
  40ad90:	lsr	x3, x9, #40
  40ad94:	lsr	x4, x10, #40
  40ad98:	add	x1, x1, #0x9fc
  40ad9c:	add	x0, sp, #0x4
  40ada0:	bl	401a10 <sprintf@plt>
  40ada4:	adrp	x19, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ada8:	ldr	x1, [x19, #3712]
  40adac:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40adb0:	add	x0, x0, #0xa09
  40adb4:	bl	4018a0 <fputs@plt>
  40adb8:	ldr	x1, [x19, #3712]
  40adbc:	add	x0, sp, #0x4
  40adc0:	bl	4018a0 <fputs@plt>
  40adc4:	ldr	x1, [x19, #3712]
  40adc8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40adcc:	add	x0, x0, #0xa1a
  40add0:	bl	4018a0 <fputs@plt>
  40add4:	ldr	x19, [sp, #32]
  40add8:	ldp	x29, x30, [sp, #16]
  40addc:	add	sp, sp, #0x30
  40ade0:	ret
  40ade4:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ade8:	ldr	x1, [x8, #3712]
  40adec:	ldr	x19, [sp, #32]
  40adf0:	ldp	x29, x30, [sp, #16]
  40adf4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40adf8:	add	x0, x0, #0x9f3
  40adfc:	add	sp, sp, #0x30
  40ae00:	b	4018a0 <fputs@plt>
  40ae04:	stp	x29, x30, [sp, #-48]!
  40ae08:	str	x21, [sp, #16]
  40ae0c:	stp	x20, x19, [sp, #32]
  40ae10:	adrp	x21, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ae14:	ldr	x8, [x21, #3712]
  40ae18:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40ae1c:	mov	x20, x1
  40ae20:	add	x0, x0, #0x4f4
  40ae24:	mov	x1, x8
  40ae28:	mov	x29, sp
  40ae2c:	mov	x19, x2
  40ae30:	bl	4018a0 <fputs@plt>
  40ae34:	ldr	x0, [x20]
  40ae38:	ldr	x1, [x21, #3712]
  40ae3c:	bl	4018a0 <fputs@plt>
  40ae40:	ldr	x1, [x21, #3712]
  40ae44:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40ae48:	add	x0, x0, #0x752
  40ae4c:	bl	4018a0 <fputs@plt>
  40ae50:	ldr	x1, [x21, #3712]
  40ae54:	mov	x0, x19
  40ae58:	bl	4018a0 <fputs@plt>
  40ae5c:	ldr	x1, [x21, #3712]
  40ae60:	ldp	x20, x19, [sp, #32]
  40ae64:	ldr	x21, [sp, #16]
  40ae68:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40ae6c:	add	x0, x0, #0x736
  40ae70:	ldp	x29, x30, [sp], #48
  40ae74:	b	4018a0 <fputs@plt>
  40ae78:	sub	sp, sp, #0x60
  40ae7c:	stp	x29, x30, [sp, #16]
  40ae80:	stp	x26, x25, [sp, #32]
  40ae84:	stp	x24, x23, [sp, #48]
  40ae88:	stp	x22, x21, [sp, #64]
  40ae8c:	stp	x20, x19, [sp, #80]
  40ae90:	add	x29, sp, #0x10
  40ae94:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ae98:	ldrb	w8, [x8, #3780]
  40ae9c:	cmp	w8, #0x1
  40aea0:	b.ne	40b0f8 <printf@plt+0x9418>  // b.any
  40aea4:	ldr	x0, [x0, #536]
  40aea8:	mov	x20, x4
  40aeac:	mov	x21, x3
  40aeb0:	mov	x22, x2
  40aeb4:	mov	x19, x1
  40aeb8:	bl	40e2dc <printf@plt+0xc5fc>
  40aebc:	bl	40b114 <printf@plt+0x9434>
  40aec0:	adrp	x26, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40aec4:	ldrb	w8, [x26, #3808]
  40aec8:	adrp	x25, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40aecc:	cmp	w8, #0x1
  40aed0:	b.ne	40aee4 <printf@plt+0x9204>  // b.any
  40aed4:	ldr	x1, [x25, #3712]
  40aed8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40aedc:	add	x0, x0, #0xa1f
  40aee0:	bl	4018a0 <fputs@plt>
  40aee4:	mov	w1, wzr
  40aee8:	bl	40b150 <printf@plt+0x9470>
  40aeec:	ldr	x1, [x25, #3712]
  40aef0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40aef4:	add	x0, x0, #0xad8
  40aef8:	bl	4018a0 <fputs@plt>
  40aefc:	ldr	x23, [x22]
  40af00:	ldrb	w8, [x23]
  40af04:	cbz	w8, 40af6c <printf@plt+0x928c>
  40af08:	ldrsw	x24, [x22, #8]
  40af0c:	ldr	w8, [x19, #8]
  40af10:	cmp	w24, w8
  40af14:	b.ne	40af30 <printf@plt+0x9250>  // b.any
  40af18:	cbz	w24, 40af70 <printf@plt+0x9290>
  40af1c:	ldr	x1, [x19]
  40af20:	mov	x0, x23
  40af24:	mov	x2, x24
  40af28:	bl	401cb0 <bcmp@plt>
  40af2c:	cbz	w0, 40af6c <printf@plt+0x928c>
  40af30:	ldr	w8, [x20, #8]
  40af34:	cmp	w24, w8
  40af38:	b.ne	40af54 <printf@plt+0x9274>  // b.any
  40af3c:	cbz	w24, 40af70 <printf@plt+0x9290>
  40af40:	ldr	x1, [x20]
  40af44:	mov	x0, x23
  40af48:	mov	x2, x24
  40af4c:	bl	401cb0 <bcmp@plt>
  40af50:	cbz	w0, 40af6c <printf@plt+0x928c>
  40af54:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40af58:	add	x2, x2, #0xadb
  40af5c:	mov	x1, x22
  40af60:	bl	40ae04 <printf@plt+0x9124>
  40af64:	mov	w24, #0x1                   	// #1
  40af68:	b	40af70 <printf@plt+0x9290>
  40af6c:	mov	w24, wzr
  40af70:	ldr	x22, [x21]
  40af74:	ldrb	w8, [x22]
  40af78:	cbz	w8, 40aff0 <printf@plt+0x9310>
  40af7c:	ldrsw	x23, [x21, #8]
  40af80:	ldr	w8, [x19, #8]
  40af84:	cmp	w23, w8
  40af88:	b.ne	40afa4 <printf@plt+0x92c4>  // b.any
  40af8c:	cbz	w23, 40aff0 <printf@plt+0x9310>
  40af90:	ldr	x1, [x19]
  40af94:	mov	x0, x22
  40af98:	mov	x2, x23
  40af9c:	bl	401cb0 <bcmp@plt>
  40afa0:	cbz	w0, 40aff0 <printf@plt+0x9310>
  40afa4:	ldr	w8, [x20, #8]
  40afa8:	cmp	w23, w8
  40afac:	b.ne	40afc8 <printf@plt+0x92e8>  // b.any
  40afb0:	cbz	w23, 40aff0 <printf@plt+0x9310>
  40afb4:	ldr	x1, [x20]
  40afb8:	mov	x0, x22
  40afbc:	mov	x2, x23
  40afc0:	bl	401cb0 <bcmp@plt>
  40afc4:	cbz	w0, 40aff0 <printf@plt+0x9310>
  40afc8:	cbz	w24, 40afdc <printf@plt+0x92fc>
  40afcc:	ldr	x1, [x25, #3712]
  40afd0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40afd4:	add	x0, x0, #0xae0
  40afd8:	bl	4018a0 <fputs@plt>
  40afdc:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40afe0:	add	x2, x2, #0xae4
  40afe4:	mov	x1, x21
  40afe8:	bl	40ae04 <printf@plt+0x9124>
  40afec:	mov	w24, #0x1                   	// #1
  40aff0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40aff4:	add	x1, x1, #0xae9
  40aff8:	mov	x0, sp
  40affc:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  40b000:	ldrsw	x21, [x19, #8]
  40b004:	ldr	w8, [sp, #8]
  40b008:	cmp	w21, w8
  40b00c:	b.ne	40b030 <printf@plt+0x9350>  // b.any
  40b010:	cbz	w21, 40b070 <printf@plt+0x9390>
  40b014:	ldr	x22, [x19]
  40b018:	ldr	x1, [sp]
  40b01c:	mov	x2, x21
  40b020:	mov	x0, x22
  40b024:	bl	401cb0 <bcmp@plt>
  40b028:	cbnz	w0, 40b034 <printf@plt+0x9354>
  40b02c:	b	40b070 <printf@plt+0x9390>
  40b030:	ldr	x22, [x19]
  40b034:	ldrb	w8, [x22]
  40b038:	cbz	w8, 40b070 <printf@plt+0x9390>
  40b03c:	ldr	w8, [x20, #8]
  40b040:	cmp	w21, w8
  40b044:	b.ne	40b07c <printf@plt+0x939c>  // b.any
  40b048:	cbz	w21, 40b070 <printf@plt+0x9390>
  40b04c:	ldr	x1, [x20]
  40b050:	mov	x0, x22
  40b054:	mov	x2, x21
  40b058:	bl	401cb0 <bcmp@plt>
  40b05c:	mov	w20, w0
  40b060:	mov	x0, sp
  40b064:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40b068:	cbnz	w20, 40b084 <printf@plt+0x93a4>
  40b06c:	b	40b0a8 <printf@plt+0x93c8>
  40b070:	mov	x0, sp
  40b074:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40b078:	b	40b0a8 <printf@plt+0x93c8>
  40b07c:	mov	x0, sp
  40b080:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40b084:	cbz	w24, 40b098 <printf@plt+0x93b8>
  40b088:	ldr	x1, [x25, #3712]
  40b08c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b090:	add	x0, x0, #0xae0
  40b094:	bl	4018a0 <fputs@plt>
  40b098:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b09c:	add	x2, x2, #0xafa
  40b0a0:	mov	x1, x19
  40b0a4:	bl	40ae04 <printf@plt+0x9124>
  40b0a8:	ldr	x1, [x25, #3712]
  40b0ac:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b0b0:	add	x0, x0, #0xafe
  40b0b4:	bl	4018a0 <fputs@plt>
  40b0b8:	ldrb	w8, [x26, #3808]
  40b0bc:	cmp	w8, #0x1
  40b0c0:	b.ne	40b0f4 <printf@plt+0x9414>  // b.any
  40b0c4:	ldr	x1, [x25, #3712]
  40b0c8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b0cc:	add	x0, x0, #0xb02
  40b0d0:	bl	4018a0 <fputs@plt>
  40b0d4:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b0d8:	ldr	x0, [x8, #3696]
  40b0dc:	ldr	x1, [x25, #3712]
  40b0e0:	bl	4018a0 <fputs@plt>
  40b0e4:	ldr	x1, [x25, #3712]
  40b0e8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b0ec:	add	x0, x0, #0xb78
  40b0f0:	bl	4018a0 <fputs@plt>
  40b0f4:	bl	40b114 <printf@plt+0x9434>
  40b0f8:	ldp	x20, x19, [sp, #80]
  40b0fc:	ldp	x22, x21, [sp, #64]
  40b100:	ldp	x24, x23, [sp, #48]
  40b104:	ldp	x26, x25, [sp, #32]
  40b108:	ldp	x29, x30, [sp, #16]
  40b10c:	add	sp, sp, #0x60
  40b110:	ret
  40b114:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b118:	ldrb	w8, [x8, #3792]
  40b11c:	tbz	w8, #0, 40b124 <printf@plt+0x9444>
  40b120:	ret
  40b124:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  40b128:	ldr	w8, [x8, #576]
  40b12c:	adrp	x9, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b130:	ldr	x1, [x9, #3712]
  40b134:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40b138:	adrp	x10, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40b13c:	add	x9, x9, #0xaa8
  40b140:	add	x10, x10, #0xaa1
  40b144:	cmp	w8, #0x0
  40b148:	csel	x0, x10, x9, eq  // eq = none
  40b14c:	b	4018a0 <fputs@plt>
  40b150:	stp	x29, x30, [sp, #-32]!
  40b154:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b158:	ldrb	w8, [x8, #3812]
  40b15c:	str	x19, [sp, #16]
  40b160:	mov	x29, sp
  40b164:	cmp	w8, #0x1
  40b168:	b.ne	40b1bc <printf@plt+0x94dc>  // b.any
  40b16c:	cbz	w1, 40b1c8 <printf@plt+0x94e8>
  40b170:	adrp	x19, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b174:	ldr	x1, [x19, #3712]
  40b178:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b17c:	add	x0, x0, #0x4f0
  40b180:	bl	4018a0 <fputs@plt>
  40b184:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  40b188:	ldr	w8, [x8, #576]
  40b18c:	ldr	x1, [x19, #3712]
  40b190:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40b194:	adrp	x10, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40b198:	add	x9, x9, #0x1e4
  40b19c:	add	x10, x10, #0x138
  40b1a0:	cmp	w8, #0x0
  40b1a4:	csel	x0, x10, x9, eq  // eq = none
  40b1a8:	bl	4018a0 <fputs@plt>
  40b1ac:	ldr	x1, [x19, #3712]
  40b1b0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40b1b4:	add	x0, x0, #0x28e
  40b1b8:	b	40b1f0 <printf@plt+0x9510>
  40b1bc:	ldr	x19, [sp, #16]
  40b1c0:	ldp	x29, x30, [sp], #32
  40b1c4:	ret
  40b1c8:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  40b1cc:	ldr	w8, [x8, #576]
  40b1d0:	adrp	x9, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b1d4:	ldr	x1, [x9, #3712]
  40b1d8:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40b1dc:	adrp	x10, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40b1e0:	add	x9, x9, #0x1e4
  40b1e4:	add	x10, x10, #0x138
  40b1e8:	cmp	w8, #0x0
  40b1ec:	csel	x0, x10, x9, eq  // eq = none
  40b1f0:	ldr	x19, [sp, #16]
  40b1f4:	ldp	x29, x30, [sp], #32
  40b1f8:	b	4018a0 <fputs@plt>
  40b1fc:	sub	sp, sp, #0xc0
  40b200:	stp	x29, x30, [sp, #96]
  40b204:	stp	x28, x27, [sp, #112]
  40b208:	stp	x26, x25, [sp, #128]
  40b20c:	stp	x24, x23, [sp, #144]
  40b210:	stp	x22, x21, [sp, #160]
  40b214:	stp	x20, x19, [sp, #176]
  40b218:	add	x29, sp, #0x60
  40b21c:	mov	x19, x0
  40b220:	sub	x0, x29, #0x10
  40b224:	bl	418aec <_ZdlPvm@@Base+0xa08>
  40b228:	sub	x0, x29, #0x20
  40b22c:	bl	418aec <_ZdlPvm@@Base+0xa08>
  40b230:	add	x0, sp, #0x30
  40b234:	bl	418aec <_ZdlPvm@@Base+0xa08>
  40b238:	add	x0, sp, #0x20
  40b23c:	bl	418aec <_ZdlPvm@@Base+0xa08>
  40b240:	mov	x20, x19
  40b244:	ldr	x8, [x20, #56]!
  40b248:	str	x8, [x20, #16]
  40b24c:	adrp	x1, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b250:	add	x1, x1, #0xea0
  40b254:	add	x0, sp, #0x10
  40b258:	bl	418c28 <_ZdlPvm@@Base+0xb44>
  40b25c:	sub	x0, x29, #0x10
  40b260:	add	x1, sp, #0x10
  40b264:	bl	418c9c <_ZdlPvm@@Base+0xbb8>
  40b268:	add	x0, sp, #0x10
  40b26c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40b270:	adrp	x25, 433000 <_Znam@GLIBCXX_3.4>
  40b274:	ldr	w8, [x25, #576]
  40b278:	cbz	w8, 40b29c <printf@plt+0x95bc>
  40b27c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b280:	add	x1, x1, #0x774
  40b284:	add	x0, sp, #0x10
  40b288:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  40b28c:	sub	x0, x29, #0x10
  40b290:	add	x1, sp, #0x10
  40b294:	bl	418fb0 <_ZdlPvm@@Base+0xecc>
  40b298:	b	40b2b8 <printf@plt+0x95d8>
  40b29c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b2a0:	add	x1, x1, #0x76d
  40b2a4:	add	x0, sp, #0x10
  40b2a8:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  40b2ac:	sub	x0, x29, #0x10
  40b2b0:	add	x1, sp, #0x10
  40b2b4:	bl	418fb0 <_ZdlPvm@@Base+0xecc>
  40b2b8:	add	x0, sp, #0x10
  40b2bc:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40b2c0:	ldp	w8, w9, [x29, #-8]
  40b2c4:	cmp	w8, w9
  40b2c8:	b.lt	40b2d8 <printf@plt+0x95f8>  // b.tstop
  40b2cc:	sub	x0, x29, #0x10
  40b2d0:	bl	418e5c <_ZdlPvm@@Base+0xd78>
  40b2d4:	ldur	w8, [x29, #-8]
  40b2d8:	ldur	x9, [x29, #-16]
  40b2dc:	add	w10, w8, #0x1
  40b2e0:	stur	w10, [x29, #-8]
  40b2e4:	strb	wzr, [x9, w8, sxtw]
  40b2e8:	add	x8, sp, #0x10
  40b2ec:	mov	x0, x20
  40b2f0:	bl	402214 <printf@plt+0x534>
  40b2f4:	add	x0, sp, #0x30
  40b2f8:	add	x1, sp, #0x10
  40b2fc:	bl	418c9c <_ZdlPvm@@Base+0xbb8>
  40b300:	add	x0, sp, #0x10
  40b304:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40b308:	ldp	w8, w9, [sp, #56]
  40b30c:	cmp	w8, w9
  40b310:	b.lt	40b320 <printf@plt+0x9640>  // b.tstop
  40b314:	add	x0, sp, #0x30
  40b318:	bl	418e5c <_ZdlPvm@@Base+0xd78>
  40b31c:	ldr	w8, [sp, #56]
  40b320:	ldr	x9, [sp, #48]
  40b324:	add	w10, w8, #0x1
  40b328:	str	w10, [sp, #56]
  40b32c:	strb	wzr, [x9, w8, sxtw]
  40b330:	add	x0, sp, #0x20
  40b334:	add	x1, sp, #0x30
  40b338:	bl	418c9c <_ZdlPvm@@Base+0xbb8>
  40b33c:	ldr	x8, [x19, #72]
  40b340:	cbz	x8, 40b60c <printf@plt+0x992c>
  40b344:	adrp	x24, 437000 <stderr@@GLIBC_2.17+0x2178>
  40b348:	add	x21, x19, #0x50
  40b34c:	add	x22, x19, #0x1a0
  40b350:	mov	w26, #0x1                   	// #1
  40b354:	add	x24, x24, #0xa80
  40b358:	adrp	x27, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b35c:	ldr	x0, [x8]
  40b360:	cbz	x0, 40b5e8 <printf@plt+0x9908>
  40b364:	mov	x1, xzr
  40b368:	mov	w2, wzr
  40b36c:	bl	401cd0 <fseek@plt>
  40b370:	tbz	w0, #31, 40b38c <printf@plt+0x96ac>
  40b374:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b378:	add	x0, x0, #0xb9d
  40b37c:	mov	x1, x24
  40b380:	mov	x2, x24
  40b384:	mov	x3, x24
  40b388:	bl	412fb8 <printf@plt+0x112d8>
  40b38c:	ldr	x8, [x19, #72]
  40b390:	cbz	x8, 40b39c <printf@plt+0x96bc>
  40b394:	ldr	x1, [x8]
  40b398:	b	40b3a0 <printf@plt+0x96c0>
  40b39c:	mov	x1, xzr
  40b3a0:	mov	x0, x21
  40b3a4:	bl	40f0e8 <printf@plt+0xd408>
  40b3a8:	ldr	x8, [x19, #72]
  40b3ac:	cbz	x8, 40b3b8 <printf@plt+0x96d8>
  40b3b0:	ldr	x0, [x8]
  40b3b4:	b	40b3bc <printf@plt+0x96dc>
  40b3b8:	mov	x0, xzr
  40b3bc:	bl	401950 <fclose@plt>
  40b3c0:	ldr	x8, [x19, #72]
  40b3c4:	cbz	x8, 40b5e8 <printf@plt+0x9908>
  40b3c8:	ldr	x8, [x8, #8]
  40b3cc:	str	x8, [x19, #72]
  40b3d0:	cbz	x8, 40b5c4 <printf@plt+0x98e4>
  40b3d4:	ldr	w9, [x8, #16]
  40b3d8:	cbz	w9, 40b5c8 <printf@plt+0x98e8>
  40b3dc:	cmp	w26, #0x2
  40b3e0:	b.lt	40b3fc <printf@plt+0x971c>  // b.tstop
  40b3e4:	sub	x1, x29, #0x10
  40b3e8:	sub	x2, x29, #0x20
  40b3ec:	add	x3, sp, #0x30
  40b3f0:	add	x4, sp, #0x20
  40b3f4:	mov	x0, x19
  40b3f8:	bl	40ae78 <printf@plt+0x9198>
  40b3fc:	sub	x0, x29, #0x20
  40b400:	add	x1, sp, #0x20
  40b404:	bl	418c9c <_ZdlPvm@@Base+0xbb8>
  40b408:	add	x0, sp, #0x20
  40b40c:	add	x1, sp, #0x30
  40b410:	bl	418c9c <_ZdlPvm@@Base+0xbb8>
  40b414:	add	x8, sp, #0x10
  40b418:	mov	x0, x20
  40b41c:	bl	402214 <printf@plt+0x534>
  40b420:	add	x0, sp, #0x30
  40b424:	add	x1, sp, #0x10
  40b428:	bl	418c9c <_ZdlPvm@@Base+0xbb8>
  40b42c:	add	x0, sp, #0x10
  40b430:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40b434:	ldp	w8, w9, [sp, #56]
  40b438:	cmp	w8, w9
  40b43c:	b.lt	40b44c <printf@plt+0x976c>  // b.tstop
  40b440:	add	x0, sp, #0x30
  40b444:	bl	418e5c <_ZdlPvm@@Base+0xd78>
  40b448:	ldr	w8, [sp, #56]
  40b44c:	ldr	x9, [sp, #48]
  40b450:	add	w10, w8, #0x1
  40b454:	str	w10, [sp, #56]
  40b458:	strb	wzr, [x9, w8, sxtw]
  40b45c:	add	x8, sp, #0x10
  40b460:	mov	x0, x20
  40b464:	bl	4021f4 <printf@plt+0x514>
  40b468:	ldp	w8, w9, [sp, #24]
  40b46c:	cmp	w8, w9
  40b470:	b.lt	40b480 <printf@plt+0x97a0>  // b.tstop
  40b474:	add	x0, sp, #0x10
  40b478:	bl	418e5c <_ZdlPvm@@Base+0xd78>
  40b47c:	ldr	w8, [sp, #24]
  40b480:	ldr	x9, [sp, #16]
  40b484:	add	w10, w8, #0x1
  40b488:	str	w10, [sp, #24]
  40b48c:	strb	wzr, [x9, w8, sxtw]
  40b490:	ldr	x0, [x27, #3712]
  40b494:	bl	401b20 <fflush@plt>
  40b498:	ldr	x0, [sp, #16]
  40b49c:	ldr	x2, [x27, #3712]
  40b4a0:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  40b4a4:	add	x1, x1, #0x594
  40b4a8:	bl	4019d0 <freopen@plt>
  40b4ac:	ldr	w8, [x25, #576]
  40b4b0:	cbnz	w8, 40b4b8 <printf@plt+0x97d8>
  40b4b4:	bl	40b760 <printf@plt+0x9a80>
  40b4b8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b4bc:	mov	x0, x21
  40b4c0:	add	x1, x1, #0xbbc
  40b4c4:	bl	40f294 <printf@plt+0xd5b4>
  40b4c8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b4cc:	add	x1, x1, #0xbcb
  40b4d0:	bl	40f314 <printf@plt+0xd634>
  40b4d4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b4d8:	add	x1, x1, #0xbd2
  40b4dc:	bl	40f314 <printf@plt+0xd634>
  40b4e0:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b4e4:	ldr	x1, [x8, #3696]
  40b4e8:	bl	40f314 <printf@plt+0xd634>
  40b4ec:	bl	40f408 <printf@plt+0xd728>
  40b4f0:	bl	412bd4 <printf@plt+0x10ef4>
  40b4f4:	str	x0, [sp, #8]
  40b4f8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b4fc:	mov	x0, x21
  40b500:	add	x1, x1, #0xbdb
  40b504:	bl	40f294 <printf@plt+0xd5b4>
  40b508:	mov	x28, x0
  40b50c:	add	x0, sp, #0x8
  40b510:	bl	401920 <ctime@plt>
  40b514:	mov	x23, x0
  40b518:	add	x0, sp, #0x8
  40b51c:	bl	401920 <ctime@plt>
  40b520:	bl	4018f0 <strlen@plt>
  40b524:	sub	w2, w0, #0x1
  40b528:	mov	x0, x28
  40b52c:	mov	x1, x23
  40b530:	bl	40f5c8 <printf@plt+0xd8e8>
  40b534:	bl	40f408 <printf@plt+0xd728>
  40b538:	ldr	w8, [x25, #576]
  40b53c:	cmp	w8, #0x1
  40b540:	b.ne	40b548 <printf@plt+0x9868>  // b.any
  40b544:	bl	40b760 <printf@plt+0x9a80>
  40b548:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b54c:	mov	x0, x21
  40b550:	add	x1, x1, #0x9bc
  40b554:	bl	40f314 <printf@plt+0xd634>
  40b558:	ldr	x1, [sp, #16]
  40b55c:	mov	x0, x21
  40b560:	bl	40f314 <printf@plt+0xd634>
  40b564:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b568:	mov	x0, x21
  40b56c:	add	x1, x1, #0x9ea
  40b570:	bl	40f314 <printf@plt+0xd634>
  40b574:	bl	40f448 <printf@plt+0xd768>
  40b578:	bl	40f448 <printf@plt+0xd768>
  40b57c:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b580:	ldr	x0, [x8, #3760]
  40b584:	ldr	x1, [x27, #3712]
  40b588:	bl	4018a0 <fputs@plt>
  40b58c:	ldr	x1, [x27, #3712]
  40b590:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b594:	add	x0, x0, #0xbea
  40b598:	bl	4018a0 <fputs@plt>
  40b59c:	sub	x1, x29, #0x10
  40b5a0:	sub	x2, x29, #0x20
  40b5a4:	add	x3, sp, #0x30
  40b5a8:	add	x4, sp, #0x20
  40b5ac:	mov	x0, x19
  40b5b0:	bl	40ae78 <printf@plt+0x9198>
  40b5b4:	add	x0, sp, #0x10
  40b5b8:	add	w26, w26, #0x1
  40b5bc:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40b5c0:	ldr	x8, [x19, #72]
  40b5c4:	cbz	x8, 40b5e4 <printf@plt+0x9904>
  40b5c8:	ldr	w9, [x8, #20]
  40b5cc:	cbz	w9, 40b5e4 <printf@plt+0x9904>
  40b5d0:	ldr	x1, [x27, #3712]
  40b5d4:	mov	w2, #0x1                   	// #1
  40b5d8:	mov	x0, x22
  40b5dc:	bl	403df8 <printf@plt+0x2118>
  40b5e0:	ldr	x8, [x19, #72]
  40b5e4:	cbnz	x8, 40b35c <printf@plt+0x967c>
  40b5e8:	cmp	w26, #0x2
  40b5ec:	b.lt	40b60c <printf@plt+0x992c>  // b.tstop
  40b5f0:	sub	x1, x29, #0x10
  40b5f4:	sub	x2, x29, #0x20
  40b5f8:	add	x3, sp, #0x30
  40b5fc:	add	x4, sp, #0x20
  40b600:	mov	x0, x19
  40b604:	bl	40ae78 <printf@plt+0x9198>
  40b608:	b	40b698 <printf@plt+0x99b8>
  40b60c:	ldr	x0, [x19, #536]
  40b610:	bl	40e2dc <printf@plt+0xc5fc>
  40b614:	bl	40b114 <printf@plt+0x9434>
  40b618:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b61c:	ldrb	w8, [x8, #3812]
  40b620:	cmp	w8, #0x1
  40b624:	b.ne	40b698 <printf@plt+0x99b8>  // b.any
  40b628:	adrp	x19, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b62c:	ldrb	w8, [x19, #3808]
  40b630:	cmp	w8, #0x1
  40b634:	b.ne	40b64c <printf@plt+0x996c>  // b.any
  40b638:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b63c:	ldr	x1, [x8, #3712]
  40b640:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b644:	add	x0, x0, #0xa1f
  40b648:	bl	4018a0 <fputs@plt>
  40b64c:	mov	w1, #0x1                   	// #1
  40b650:	bl	40b150 <printf@plt+0x9470>
  40b654:	ldrb	w8, [x19, #3808]
  40b658:	cmp	w8, #0x1
  40b65c:	b.ne	40b694 <printf@plt+0x99b4>  // b.any
  40b660:	adrp	x19, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b664:	ldr	x1, [x19, #3712]
  40b668:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b66c:	add	x0, x0, #0xb02
  40b670:	bl	4018a0 <fputs@plt>
  40b674:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b678:	ldr	x0, [x8, #3696]
  40b67c:	ldr	x1, [x19, #3712]
  40b680:	bl	4018a0 <fputs@plt>
  40b684:	ldr	x1, [x19, #3712]
  40b688:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b68c:	add	x0, x0, #0xb78
  40b690:	bl	4018a0 <fputs@plt>
  40b694:	bl	40b114 <printf@plt+0x9434>
  40b698:	add	x0, sp, #0x20
  40b69c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40b6a0:	add	x0, sp, #0x30
  40b6a4:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40b6a8:	sub	x0, x29, #0x20
  40b6ac:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40b6b0:	sub	x0, x29, #0x10
  40b6b4:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40b6b8:	ldp	x20, x19, [sp, #176]
  40b6bc:	ldp	x22, x21, [sp, #160]
  40b6c0:	ldp	x24, x23, [sp, #144]
  40b6c4:	ldp	x26, x25, [sp, #128]
  40b6c8:	ldp	x28, x27, [sp, #112]
  40b6cc:	ldp	x29, x30, [sp, #96]
  40b6d0:	add	sp, sp, #0xc0
  40b6d4:	ret
  40b6d8:	b	40b72c <printf@plt+0x9a4c>
  40b6dc:	b	40b724 <printf@plt+0x9a44>
  40b6e0:	b	40b72c <printf@plt+0x9a4c>
  40b6e4:	b	40b724 <printf@plt+0x9a44>
  40b6e8:	b	40b72c <printf@plt+0x9a4c>
  40b6ec:	b	40b724 <printf@plt+0x9a44>
  40b6f0:	b	40b72c <printf@plt+0x9a4c>
  40b6f4:	b	40b724 <printf@plt+0x9a44>
  40b6f8:	mov	x19, x0
  40b6fc:	b	40b740 <printf@plt+0x9a60>
  40b700:	mov	x19, x0
  40b704:	b	40b748 <printf@plt+0x9a68>
  40b708:	mov	x19, x0
  40b70c:	b	40b750 <printf@plt+0x9a70>
  40b710:	b	40b724 <printf@plt+0x9a44>
  40b714:	b	40b72c <printf@plt+0x9a4c>
  40b718:	b	40b724 <printf@plt+0x9a44>
  40b71c:	b	40b724 <printf@plt+0x9a44>
  40b720:	b	40b724 <printf@plt+0x9a44>
  40b724:	mov	x19, x0
  40b728:	b	40b738 <printf@plt+0x9a58>
  40b72c:	mov	x19, x0
  40b730:	add	x0, sp, #0x10
  40b734:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40b738:	add	x0, sp, #0x20
  40b73c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40b740:	add	x0, sp, #0x30
  40b744:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40b748:	sub	x0, x29, #0x20
  40b74c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40b750:	sub	x0, x29, #0x10
  40b754:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40b758:	mov	x0, x19
  40b75c:	bl	401c50 <_Unwind_Resume@plt>
  40b760:	stp	x29, x30, [sp, #-80]!
  40b764:	stp	x24, x23, [sp, #32]
  40b768:	stp	x22, x21, [sp, #48]
  40b76c:	stp	x20, x19, [sp, #64]
  40b770:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  40b774:	str	x25, [sp, #16]
  40b778:	ldr	w8, [x8, #576]
  40b77c:	adrp	x25, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b780:	ldr	x1, [x25, #3712]
  40b784:	mov	x29, sp
  40b788:	cmp	w8, #0x1
  40b78c:	b.ne	40b7d8 <printf@plt+0x9af8>  // b.any
  40b790:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b794:	add	x0, x0, #0xbf3
  40b798:	bl	4018a0 <fputs@plt>
  40b79c:	adrp	x19, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b7a0:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b7a4:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b7a8:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b7ac:	adrp	x23, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b7b0:	adrp	x24, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b7b4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b7b8:	add	x19, x19, #0xd25
  40b7bc:	add	x20, x20, #0xcf5
  40b7c0:	add	x21, x21, #0xcad
  40b7c4:	add	x22, x22, #0xc6c
  40b7c8:	add	x23, x23, #0xc64
  40b7cc:	add	x24, x24, #0xc5c
  40b7d0:	add	x0, x0, #0xc33
  40b7d4:	b	40b85c <printf@plt+0x9b7c>
  40b7d8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b7dc:	add	x0, x0, #0xd3e
  40b7e0:	bl	4018a0 <fputs@plt>
  40b7e4:	ldr	x1, [x25, #3712]
  40b7e8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b7ec:	add	x0, x0, #0xd69
  40b7f0:	bl	4018a0 <fputs@plt>
  40b7f4:	ldr	x1, [x25, #3712]
  40b7f8:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b7fc:	add	x0, x0, #0xdac
  40b800:	bl	4018a0 <fputs@plt>
  40b804:	ldr	x1, [x25, #3712]
  40b808:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b80c:	add	x0, x0, #0xde4
  40b810:	bl	4018a0 <fputs@plt>
  40b814:	ldr	x1, [x25, #3712]
  40b818:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b81c:	add	x0, x0, #0xe1f
  40b820:	bl	4018a0 <fputs@plt>
  40b824:	adrp	x19, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b828:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b82c:	adrp	x21, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b830:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b834:	adrp	x23, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b838:	adrp	x24, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b83c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b840:	add	x19, x19, #0xf3e
  40b844:	add	x20, x20, #0xf17
  40b848:	add	x21, x21, #0xd25
  40b84c:	add	x22, x22, #0xee6
  40b850:	add	x23, x23, #0xe9d
  40b854:	add	x24, x24, #0xe5a
  40b858:	add	x0, x0, #0xc64
  40b85c:	ldr	x1, [x25, #3712]
  40b860:	bl	4018a0 <fputs@plt>
  40b864:	ldr	x1, [x25, #3712]
  40b868:	mov	x0, x24
  40b86c:	bl	4018a0 <fputs@plt>
  40b870:	ldr	x1, [x25, #3712]
  40b874:	mov	x0, x23
  40b878:	bl	4018a0 <fputs@plt>
  40b87c:	ldr	x1, [x25, #3712]
  40b880:	mov	x0, x22
  40b884:	bl	4018a0 <fputs@plt>
  40b888:	ldr	x1, [x25, #3712]
  40b88c:	mov	x0, x21
  40b890:	bl	4018a0 <fputs@plt>
  40b894:	ldr	x1, [x25, #3712]
  40b898:	mov	x0, x20
  40b89c:	bl	4018a0 <fputs@plt>
  40b8a0:	ldr	x1, [x25, #3712]
  40b8a4:	mov	x0, x19
  40b8a8:	bl	4018a0 <fputs@plt>
  40b8ac:	ldr	x1, [x25, #3712]
  40b8b0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b8b4:	add	x0, x0, #0xf64
  40b8b8:	bl	4018a0 <fputs@plt>
  40b8bc:	ldr	x1, [x25, #3712]
  40b8c0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b8c4:	add	x0, x0, #0xfad
  40b8c8:	bl	4018a0 <fputs@plt>
  40b8cc:	ldr	x1, [x25, #3712]
  40b8d0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b8d4:	add	x0, x0, #0xff6
  40b8d8:	bl	4018a0 <fputs@plt>
  40b8dc:	ldr	x1, [x25, #3712]
  40b8e0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40b8e4:	add	x0, x0, #0x3f
  40b8e8:	bl	4018a0 <fputs@plt>
  40b8ec:	ldr	x1, [x25, #3712]
  40b8f0:	ldp	x20, x19, [sp, #64]
  40b8f4:	ldp	x22, x21, [sp, #48]
  40b8f8:	ldp	x24, x23, [sp, #32]
  40b8fc:	ldr	x25, [sp, #16]
  40b900:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40b904:	add	x0, x0, #0x66
  40b908:	ldp	x29, x30, [sp], #80
  40b90c:	b	4018a0 <fputs@plt>
  40b910:	sub	sp, sp, #0x50
  40b914:	stp	x29, x30, [sp, #16]
  40b918:	stp	x24, x23, [sp, #32]
  40b91c:	stp	x22, x21, [sp, #48]
  40b920:	stp	x20, x19, [sp, #64]
  40b924:	add	x29, sp, #0x10
  40b928:	mov	x19, x0
  40b92c:	ldr	x0, [x0, #536]
  40b930:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b934:	add	x8, x8, #0x2a0
  40b938:	str	x8, [x19]
  40b93c:	cbz	x0, 40b944 <printf@plt+0x9c64>
  40b940:	bl	40d890 <printf@plt+0xbbb0>
  40b944:	add	x20, x19, #0x50
  40b948:	mov	x0, x20
  40b94c:	bl	40f12c <printf@plt+0xd44c>
  40b950:	adrp	x23, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b954:	ldr	x1, [x23, #3712]
  40b958:	mov	x0, x20
  40b95c:	bl	40f0b4 <printf@plt+0xd3d4>
  40b960:	adrp	x24, 433000 <_Znam@GLIBCXX_3.4>
  40b964:	ldr	w8, [x24, #576]
  40b968:	cbnz	w8, 40b970 <printf@plt+0x9c90>
  40b96c:	bl	40b760 <printf@plt+0x9a80>
  40b970:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b974:	add	x1, x1, #0xbbc
  40b978:	mov	x0, x20
  40b97c:	bl	40f294 <printf@plt+0xd5b4>
  40b980:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b984:	add	x1, x1, #0xbcb
  40b988:	bl	40f314 <printf@plt+0xd634>
  40b98c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b990:	add	x1, x1, #0xbd2
  40b994:	bl	40f314 <printf@plt+0xd634>
  40b998:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b99c:	ldr	x1, [x8, #3696]
  40b9a0:	bl	40f314 <printf@plt+0xd634>
  40b9a4:	bl	40f408 <printf@plt+0xd728>
  40b9a8:	bl	412bd4 <printf@plt+0x10ef4>
  40b9ac:	str	x0, [sp, #8]
  40b9b0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40b9b4:	add	x1, x1, #0xbdb
  40b9b8:	mov	x0, x20
  40b9bc:	bl	40f294 <printf@plt+0xd5b4>
  40b9c0:	mov	x21, x0
  40b9c4:	add	x0, sp, #0x8
  40b9c8:	bl	401920 <ctime@plt>
  40b9cc:	mov	x22, x0
  40b9d0:	add	x0, sp, #0x8
  40b9d4:	bl	401920 <ctime@plt>
  40b9d8:	bl	4018f0 <strlen@plt>
  40b9dc:	sub	w2, w0, #0x1
  40b9e0:	mov	x0, x21
  40b9e4:	mov	x1, x22
  40b9e8:	bl	40f5c8 <printf@plt+0xd8e8>
  40b9ec:	bl	40f408 <printf@plt+0xd728>
  40b9f0:	ldr	w8, [x24, #576]
  40b9f4:	cmp	w8, #0x1
  40b9f8:	b.ne	40ba00 <printf@plt+0x9d20>  // b.any
  40b9fc:	bl	40b760 <printf@plt+0x9a80>
  40ba00:	mov	w1, #0x1                   	// #1
  40ba04:	mov	x0, x19
  40ba08:	bl	40ab8c <printf@plt+0x8eac>
  40ba0c:	adrp	x9, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ba10:	add	x9, x9, #0xeb8
  40ba14:	ldp	w8, w9, [x9]
  40ba18:	cmp	w8, w9
  40ba1c:	b.lt	40ba34 <printf@plt+0x9d54>  // b.tstop
  40ba20:	adrp	x0, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ba24:	add	x0, x0, #0xeb0
  40ba28:	bl	418e5c <_ZdlPvm@@Base+0xd78>
  40ba2c:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ba30:	ldr	w8, [x8, #3768]
  40ba34:	adrp	x9, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ba38:	add	x9, x9, #0xeb0
  40ba3c:	ldr	x10, [x9]
  40ba40:	add	w11, w8, #0x1
  40ba44:	str	w11, [x9, #8]
  40ba48:	strb	wzr, [x10, w8, sxtw]
  40ba4c:	ldr	x0, [x9]
  40ba50:	ldr	x1, [x23, #3712]
  40ba54:	bl	4018a0 <fputs@plt>
  40ba58:	ldr	x1, [x23, #3712]
  40ba5c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40ba60:	add	x0, x0, #0xbea
  40ba64:	bl	4018a0 <fputs@plt>
  40ba68:	mov	x0, x19
  40ba6c:	bl	40ad44 <printf@plt+0x9064>
  40ba70:	mov	x0, x19
  40ba74:	mov	w1, wzr
  40ba78:	bl	40ab8c <printf@plt+0x8eac>
  40ba7c:	ldr	x1, [x23, #3712]
  40ba80:	add	x21, x19, #0x1a0
  40ba84:	mov	x0, x21
  40ba88:	mov	w2, wzr
  40ba8c:	bl	403df8 <printf@plt+0x2118>
  40ba90:	bl	40b114 <printf@plt+0x9434>
  40ba94:	mov	x0, x20
  40ba98:	bl	40f12c <printf@plt+0xd44c>
  40ba9c:	mov	x0, x20
  40baa0:	bl	40f12c <printf@plt+0xd44c>
  40baa4:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40baa8:	ldrb	w8, [x8, #3780]
  40baac:	cmp	w8, #0x1
  40bab0:	b.ne	40bae0 <printf@plt+0x9e00>  // b.any
  40bab4:	ldr	x1, [x23, #3712]
  40bab8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40babc:	add	x0, x0, #0x70
  40bac0:	bl	4018a0 <fputs@plt>
  40bac4:	ldr	x1, [x23, #3712]
  40bac8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40bacc:	add	x0, x0, #0x79
  40bad0:	bl	4018a0 <fputs@plt>
  40bad4:	mov	x0, x19
  40bad8:	bl	40b1fc <printf@plt+0x951c>
  40badc:	b	40bb08 <printf@plt+0x9e28>
  40bae0:	mov	x0, x19
  40bae4:	bl	40b1fc <printf@plt+0x951c>
  40bae8:	ldr	x1, [x23, #3712]
  40baec:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40baf0:	add	x0, x0, #0x70
  40baf4:	bl	4018a0 <fputs@plt>
  40baf8:	ldr	x1, [x23, #3712]
  40bafc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40bb00:	add	x0, x0, #0x79
  40bb04:	bl	4018a0 <fputs@plt>
  40bb08:	add	x0, x19, #0x2a0
  40bb0c:	bl	404074 <printf@plt+0x2394>
  40bb10:	mov	x0, x21
  40bb14:	bl	403dc0 <printf@plt+0x20e0>
  40bb18:	add	x0, x19, #0x190
  40bb1c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40bb20:	add	x0, x19, #0x128
  40bb24:	bl	412048 <printf@plt+0x10368>
  40bb28:	add	x0, x19, #0xe0
  40bb2c:	bl	412048 <printf@plt+0x10368>
  40bb30:	add	x0, x19, #0xa0
  40bb34:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40bb38:	mov	x0, x19
  40bb3c:	bl	41193c <printf@plt+0xfc5c>
  40bb40:	ldp	x20, x19, [sp, #64]
  40bb44:	ldp	x22, x21, [sp, #48]
  40bb48:	ldp	x24, x23, [sp, #32]
  40bb4c:	ldp	x29, x30, [sp, #16]
  40bb50:	add	sp, sp, #0x50
  40bb54:	ret
  40bb58:	mov	x20, x0
  40bb5c:	add	x0, x19, #0x2a0
  40bb60:	bl	404074 <printf@plt+0x2394>
  40bb64:	add	x0, x19, #0x1a0
  40bb68:	bl	403dc0 <printf@plt+0x20e0>
  40bb6c:	add	x0, x19, #0x180
  40bb70:	bl	403d44 <printf@plt+0x2064>
  40bb74:	add	x0, x19, #0x110
  40bb78:	bl	40c67c <printf@plt+0xa99c>
  40bb7c:	add	x0, x19, #0xc8
  40bb80:	bl	40c67c <printf@plt+0xa99c>
  40bb84:	add	x0, x19, #0xa0
  40bb88:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40bb8c:	mov	x0, x19
  40bb90:	bl	41193c <printf@plt+0xfc5c>
  40bb94:	mov	x0, x20
  40bb98:	bl	40c684 <printf@plt+0xa9a4>
  40bb9c:	stp	x29, x30, [sp, #-32]!
  40bba0:	str	x19, [sp, #16]
  40bba4:	mov	x29, sp
  40bba8:	mov	x19, x0
  40bbac:	bl	40b910 <printf@plt+0x9c30>
  40bbb0:	mov	x0, x19
  40bbb4:	ldr	x19, [sp, #16]
  40bbb8:	ldp	x29, x30, [sp], #32
  40bbbc:	b	4180d8 <_ZdlPv@@Base>
  40bbc0:	sub	sp, sp, #0x60
  40bbc4:	stp	x29, x30, [sp, #32]
  40bbc8:	str	x23, [sp, #48]
  40bbcc:	stp	x22, x21, [sp, #64]
  40bbd0:	stp	x20, x19, [sp, #80]
  40bbd4:	add	x29, sp, #0x20
  40bbd8:	mov	w20, w1
  40bbdc:	cbz	x0, 40bc50 <printf@plt+0x9f70>
  40bbe0:	mov	x22, x4
  40bbe4:	mov	x23, x3
  40bbe8:	mov	x21, x2
  40bbec:	mov	x19, x0
  40bbf0:	sub	x0, x0, #0x1
  40bbf4:	ldrb	w8, [x0, #1]!
  40bbf8:	cmp	w8, #0x3d
  40bbfc:	b.eq	40bbf4 <printf@plt+0x9f14>  // b.none
  40bc00:	bl	401a40 <atoi@plt>
  40bc04:	cmp	w0, w20
  40bc08:	b.eq	40bc70 <printf@plt+0x9f90>  // b.none
  40bc0c:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40bc10:	adrp	x9, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bc14:	add	x8, x8, #0x519
  40bc18:	cmp	x23, #0x0
  40bc1c:	ldr	x0, [x9, #3720]
  40bc20:	csel	x2, x8, x23, eq  // eq = none
  40bc24:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40bc28:	add	x8, x8, #0x51f
  40bc2c:	cmp	x22, #0x0
  40bc30:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40bc34:	csel	x3, x8, x22, eq  // eq = none
  40bc38:	add	x1, x1, #0x82
  40bc3c:	mov	x4, x21
  40bc40:	mov	w5, w20
  40bc44:	mov	x6, x19
  40bc48:	bl	401900 <fprintf@plt>
  40bc4c:	b	40bc70 <printf@plt+0x9f90>
  40bc50:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  40bc54:	add	x1, x1, #0x741
  40bc58:	mov	x0, sp
  40bc5c:	mov	w2, w20
  40bc60:	bl	401a10 <sprintf@plt>
  40bc64:	mov	x0, sp
  40bc68:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  40bc6c:	mov	x19, x0
  40bc70:	mov	x0, x19
  40bc74:	ldp	x20, x19, [sp, #80]
  40bc78:	ldp	x22, x21, [sp, #64]
  40bc7c:	ldr	x23, [sp, #48]
  40bc80:	ldp	x29, x30, [sp, #32]
  40bc84:	add	sp, sp, #0x60
  40bc88:	ret
  40bc8c:	sub	sp, sp, #0x80
  40bc90:	stp	x29, x30, [sp, #32]
  40bc94:	stp	x28, x27, [sp, #48]
  40bc98:	stp	x26, x25, [sp, #64]
  40bc9c:	stp	x24, x23, [sp, #80]
  40bca0:	stp	x22, x21, [sp, #96]
  40bca4:	stp	x20, x19, [sp, #112]
  40bca8:	add	x29, sp, #0x20
  40bcac:	mov	w22, w1
  40bcb0:	mov	x19, x0
  40bcb4:	sub	x1, x29, #0x8
  40bcb8:	mov	x0, x5
  40bcbc:	mov	x25, x5
  40bcc0:	str	w4, [sp, #4]
  40bcc4:	mov	w23, w3
  40bcc8:	mov	w20, w2
  40bccc:	bl	40be44 <printf@plt+0xa164>
  40bcd0:	ldur	x8, [x29, #-8]
  40bcd4:	mov	x24, x0
  40bcd8:	sub	x1, x29, #0x8
  40bcdc:	mov	x0, x8
  40bce0:	bl	40be44 <printf@plt+0xa164>
  40bce4:	ldur	x8, [x29, #-8]
  40bce8:	mov	x26, x0
  40bcec:	sub	x1, x29, #0x8
  40bcf0:	mov	x0, x8
  40bcf4:	bl	40be44 <printf@plt+0xa164>
  40bcf8:	ldur	x8, [x29, #-8]
  40bcfc:	mov	x21, x0
  40bd00:	sub	x1, x29, #0x8
  40bd04:	mov	x0, x8
  40bd08:	bl	40be44 <printf@plt+0xa164>
  40bd0c:	ldur	x8, [x29, #-8]
  40bd10:	mov	x27, x0
  40bd14:	sub	x1, x29, #0x8
  40bd18:	mov	x0, x8
  40bd1c:	bl	40be44 <printf@plt+0xa164>
  40bd20:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40bd24:	mov	x28, x0
  40bd28:	add	x1, x1, #0xc9
  40bd2c:	mov	x0, x24
  40bd30:	bl	401ba0 <strcmp@plt>
  40bd34:	cbz	w0, 40bda8 <printf@plt+0xa0c8>
  40bd38:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40bd3c:	add	x1, x1, #0xd6
  40bd40:	mov	x0, x24
  40bd44:	bl	401ba0 <strcmp@plt>
  40bd48:	cbz	w0, 40bdd4 <printf@plt+0xa0f4>
  40bd4c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40bd50:	add	x1, x1, #0xe3
  40bd54:	mov	w2, #0xb                   	// #11
  40bd58:	mov	x0, x24
  40bd5c:	bl	401aa0 <strncmp@plt>
  40bd60:	cbnz	w0, 40be10 <printf@plt+0xa130>
  40bd64:	ldr	x21, [x19, #528]
  40bd68:	add	x0, sp, #0x8
  40bd6c:	mov	x1, x25
  40bd70:	add	x24, x19, #0xc8
  40bd74:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  40bd78:	ldr	w3, [x19, #608]
  40bd7c:	ldr	w7, [sp, #4]
  40bd80:	add	x2, sp, #0x8
  40bd84:	mov	x0, x21
  40bd88:	mov	x1, x24
  40bd8c:	mov	w4, w22
  40bd90:	mov	w5, w20
  40bd94:	mov	w6, w23
  40bd98:	bl	4035a8 <printf@plt+0x18c8>
  40bd9c:	add	x0, sp, #0x8
  40bda0:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40bda4:	b	40be10 <printf@plt+0xa130>
  40bda8:	mov	x0, x21
  40bdac:	mov	w1, w20
  40bdb0:	mov	x2, x26
  40bdb4:	mov	x3, x27
  40bdb8:	mov	x4, x28
  40bdbc:	add	x22, x19, #0x2a0
  40bdc0:	bl	40bbc0 <printf@plt+0x9ee0>
  40bdc4:	mov	x4, x0
  40bdc8:	add	x1, x19, #0x310
  40bdcc:	mov	x0, x22
  40bdd0:	b	40bdfc <printf@plt+0xa11c>
  40bdd4:	mov	x0, x21
  40bdd8:	mov	w1, w22
  40bddc:	mov	x2, x26
  40bde0:	mov	x3, x27
  40bde4:	mov	x4, x28
  40bde8:	add	x20, x19, #0x2a0
  40bdec:	bl	40bbc0 <printf@plt+0x9ee0>
  40bdf0:	mov	x4, x0
  40bdf4:	add	x1, x19, #0x318
  40bdf8:	mov	x0, x20
  40bdfc:	mov	x2, x24
  40be00:	mov	x3, x26
  40be04:	mov	x5, x27
  40be08:	mov	x6, x28
  40be0c:	bl	4040fc <printf@plt+0x241c>
  40be10:	ldp	x20, x19, [sp, #112]
  40be14:	ldp	x22, x21, [sp, #96]
  40be18:	ldp	x24, x23, [sp, #80]
  40be1c:	ldp	x26, x25, [sp, #64]
  40be20:	ldp	x28, x27, [sp, #48]
  40be24:	ldp	x29, x30, [sp, #32]
  40be28:	add	sp, sp, #0x80
  40be2c:	ret
  40be30:	mov	x19, x0
  40be34:	add	x0, sp, #0x8
  40be38:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40be3c:	mov	x0, x19
  40be40:	bl	401c50 <_Unwind_Resume@plt>
  40be44:	stp	x29, x30, [sp, #-64]!
  40be48:	stp	x24, x23, [sp, #16]
  40be4c:	stp	x22, x21, [sp, #32]
  40be50:	stp	x20, x19, [sp, #48]
  40be54:	mov	x29, sp
  40be58:	mov	x19, x1
  40be5c:	mov	x20, x0
  40be60:	mov	x8, xzr
  40be64:	ldrb	w23, [x20, x8]
  40be68:	cbz	w23, 40be84 <printf@plt+0xa1a4>
  40be6c:	cmp	w23, #0x2c
  40be70:	b.eq	40be84 <printf@plt+0xa1a4>  // b.none
  40be74:	cmp	w23, #0x5d
  40be78:	b.eq	40be84 <printf@plt+0xa1a4>  // b.none
  40be7c:	add	x8, x8, #0x1
  40be80:	b	40be64 <printf@plt+0xa184>
  40be84:	cbz	w8, 40bebc <printf@plt+0xa1dc>
  40be88:	add	w22, w8, #0x1
  40be8c:	mov	x0, x22
  40be90:	and	x24, x8, #0xffffffff
  40be94:	bl	401890 <_Znam@plt>
  40be98:	mov	x1, x20
  40be9c:	mov	x2, x22
  40bea0:	mov	x21, x0
  40bea4:	bl	4018b0 <memcpy@plt>
  40bea8:	cmp	w23, #0x2c
  40beac:	csel	x8, x22, x24, eq  // eq = none
  40beb0:	strb	wzr, [x21, x24]
  40beb4:	add	x8, x20, x8
  40beb8:	b	40bec8 <printf@plt+0xa1e8>
  40bebc:	cmp	w23, #0x2c
  40bec0:	mov	x21, xzr
  40bec4:	cinc	x8, x20, eq  // eq = none
  40bec8:	str	x8, [x19]
  40becc:	mov	x0, x21
  40bed0:	ldp	x20, x19, [sp, #48]
  40bed4:	ldp	x22, x21, [sp, #32]
  40bed8:	ldp	x24, x23, [sp, #16]
  40bedc:	ldp	x29, x30, [sp], #64
  40bee0:	ret
  40bee4:	sub	sp, sp, #0xd0
  40bee8:	stp	x29, x30, [sp, #144]
  40beec:	stp	x24, x23, [sp, #160]
  40bef0:	stp	x22, x21, [sp, #176]
  40bef4:	stp	x20, x19, [sp, #192]
  40bef8:	add	x29, sp, #0x90
  40befc:	cbz	x1, 40c230 <printf@plt+0xa550>
  40bf00:	and	w8, w3, #0xff
  40bf04:	cmp	w8, #0x70
  40bf08:	b.ne	40c230 <printf@plt+0xa550>  // b.any
  40bf0c:	mov	x19, x2
  40bf10:	mov	x21, x1
  40bf14:	mov	x20, x0
  40bf18:	bl	404bbc <printf@plt+0x2edc>
  40bf1c:	ldr	w1, [x19]
  40bf20:	tbnz	w1, #31, 40bf98 <printf@plt+0xa2b8>
  40bf24:	mov	x0, x20
  40bf28:	bl	411f98 <printf@plt+0x102b8>
  40bf2c:	ldp	x8, x9, [x19, #16]
  40bf30:	ldr	d0, [x19]
  40bf34:	sub	x10, x29, #0x40
  40bf38:	add	x22, x10, #0x18
  40bf3c:	ldp	q2, q1, [x9]
  40bf40:	ldr	x9, [x9, #32]
  40bf44:	rev64	v0.2s, v0.2s
  40bf48:	stur	x0, [x29, #-64]
  40bf4c:	stp	q2, q1, [sp, #32]
  40bf50:	ldp	q1, q2, [sp, #32]
  40bf54:	stur	x8, [x29, #-48]
  40bf58:	mov	x8, x9
  40bf5c:	add	x0, sp, #0x20
  40bf60:	str	x9, [sp, #64]
  40bf64:	stur	d0, [x29, #-56]
  40bf68:	stur	q1, [x29, #-40]
  40bf6c:	stur	q2, [x29, #-24]
  40bf70:	stur	x8, [x29, #-8]
  40bf74:	bl	412048 <printf@plt+0x10368>
  40bf78:	ldp	q1, q0, [x29, #-32]
  40bf7c:	ldp	q3, q2, [x29, #-64]
  40bf80:	mov	x0, x22
  40bf84:	stur	q0, [x20, #248]
  40bf88:	stur	q1, [x20, #232]
  40bf8c:	stur	q2, [x20, #216]
  40bf90:	stur	q3, [x20, #200]
  40bf94:	bl	412048 <printf@plt+0x10368>
  40bf98:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40bf9c:	add	x1, x1, #0xef
  40bfa0:	mov	w2, #0x5                   	// #5
  40bfa4:	mov	x0, x21
  40bfa8:	bl	401aa0 <strncmp@plt>
  40bfac:	cbz	w0, 40c1a8 <printf@plt+0xa4c8>
  40bfb0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40bfb4:	add	x1, x1, #0x77a
  40bfb8:	mov	w2, #0x9                   	// #9
  40bfbc:	mov	x0, x21
  40bfc0:	bl	401aa0 <strncmp@plt>
  40bfc4:	cbz	w0, 40c06c <printf@plt+0xa38c>
  40bfc8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40bfcc:	add	x1, x1, #0x784
  40bfd0:	mov	w2, #0x9                   	// #9
  40bfd4:	mov	x0, x21
  40bfd8:	bl	401aa0 <strncmp@plt>
  40bfdc:	cbz	w0, 40c06c <printf@plt+0xa38c>
  40bfe0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40bfe4:	add	x1, x1, #0x78e
  40bfe8:	mov	w2, #0x9                   	// #9
  40bfec:	mov	x0, x21
  40bff0:	bl	401aa0 <strncmp@plt>
  40bff4:	cbz	w0, 40c06c <printf@plt+0xa38c>
  40bff8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40bffc:	add	x1, x1, #0x131
  40c000:	mov	w2, #0x6                   	// #6
  40c004:	mov	x0, x21
  40c008:	bl	401aa0 <strncmp@plt>
  40c00c:	cbz	w0, 40c248 <printf@plt+0xa568>
  40c010:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40c014:	add	x1, x1, #0xe3
  40c018:	mov	w2, #0xb                   	// #11
  40c01c:	mov	x0, x21
  40c020:	bl	401aa0 <strncmp@plt>
  40c024:	cbnz	w0, 40c230 <printf@plt+0xa550>
  40c028:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  40c02c:	ldr	w8, [x8, #2728]
  40c030:	ldp	w9, w2, [x19, #4]
  40c034:	mov	w10, #0x8e39                	// #36409
  40c038:	ldr	w3, [x19, #12]
  40c03c:	movk	w10, #0x38e3, lsl #16
  40c040:	mul	w8, w9, w8
  40c044:	smull	x8, w8, w10
  40c048:	lsr	x9, x8, #63
  40c04c:	asr	x8, x8, #36
  40c050:	add	w8, w8, w9
  40c054:	sub	w1, w3, w8
  40c058:	mov	x0, x20
  40c05c:	mov	w4, w2
  40c060:	mov	x5, x21
  40c064:	bl	40bc8c <printf@plt+0x9fac>
  40c068:	b	40c230 <printf@plt+0xa550>
  40c06c:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  40c070:	mov	x22, x20
  40c074:	ldr	w24, [x8, #2728]
  40c078:	ldr	x23, [x22, #200]!
  40c07c:	sub	x0, x29, #0x40
  40c080:	bl	418aec <_ZdlPvm@@Base+0xa08>
  40c084:	cbnz	x23, 40c0a0 <printf@plt+0xa3c0>
  40c088:	str	wzr, [sp, #16]
  40c08c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40c090:	add	x0, x0, #0xf5
  40c094:	add	x1, sp, #0x10
  40c098:	mov	w2, wzr
  40c09c:	bl	414690 <printf@plt+0x129b0>
  40c0a0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40c0a4:	add	x1, x1, #0x78e
  40c0a8:	mov	w2, #0x9                   	// #9
  40c0ac:	mov	x0, x21
  40c0b0:	bl	401aa0 <strncmp@plt>
  40c0b4:	cbnz	w0, 40c144 <printf@plt+0xa464>
  40c0b8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40c0bc:	add	x0, x21, #0x9
  40c0c0:	add	x1, x1, #0xf8
  40c0c4:	mov	w2, #0x6                   	// #6
  40c0c8:	bl	401aa0 <strncmp@plt>
  40c0cc:	cbnz	w0, 40c144 <printf@plt+0xa464>
  40c0d0:	strb	wzr, [x21, #9]
  40c0d4:	sub	x0, x29, #0x40
  40c0d8:	mov	x1, x21
  40c0dc:	bl	418d48 <_ZdlPvm@@Base+0xc64>
  40c0e0:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40c0e4:	add	x1, x1, #0xff
  40c0e8:	sub	x0, x29, #0x40
  40c0ec:	bl	418f34 <_ZdlPvm@@Base+0xe50>
  40c0f0:	add	x1, x21, #0xf
  40c0f4:	sub	x0, x29, #0x40
  40c0f8:	bl	418f34 <_ZdlPvm@@Base+0xe50>
  40c0fc:	ldp	w8, w9, [x29, #-56]
  40c100:	cmp	w8, w9
  40c104:	b.lt	40c114 <printf@plt+0xa434>  // b.tstop
  40c108:	sub	x0, x29, #0x40
  40c10c:	bl	418e5c <_ZdlPvm@@Base+0xd78>
  40c110:	ldur	w8, [x29, #-56]
  40c114:	ldur	x9, [x29, #-64]
  40c118:	add	w10, w8, #0x1
  40c11c:	stur	w10, [x29, #-56]
  40c120:	strb	wzr, [x9, w8, sxtw]
  40c124:	ldur	w8, [x29, #-56]
  40c128:	cmp	w8, #0x0
  40c12c:	b.gt	40c140 <printf@plt+0xa460>
  40c130:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40c134:	add	x1, x1, #0x33c
  40c138:	mov	w0, #0x62                  	// #98
  40c13c:	bl	411fbc <printf@plt+0x102dc>
  40c140:	ldur	x21, [x29, #-64]
  40c144:	ldr	x23, [x20, #528]
  40c148:	add	x0, sp, #0x10
  40c14c:	mov	x1, x21
  40c150:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  40c154:	ldp	w8, w5, [x19, #4]
  40c158:	mov	w9, #0x8e39                	// #36409
  40c15c:	ldr	w6, [x19, #12]
  40c160:	movk	w9, #0x38e3, lsl #16
  40c164:	mul	w8, w8, w24
  40c168:	ldr	w3, [x20, #608]
  40c16c:	smull	x8, w8, w9
  40c170:	lsr	x9, x8, #63
  40c174:	asr	x8, x8, #36
  40c178:	add	w8, w8, w9
  40c17c:	sub	w4, w6, w8
  40c180:	mov	w8, #0x1                   	// #1
  40c184:	add	x2, sp, #0x10
  40c188:	mov	x0, x23
  40c18c:	mov	x1, x22
  40c190:	mov	w7, w5
  40c194:	str	w8, [sp]
  40c198:	bl	4037d0 <printf@plt+0x1af0>
  40c19c:	add	x0, sp, #0x10
  40c1a0:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40c1a4:	b	40c228 <printf@plt+0xa548>
  40c1a8:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  40c1ac:	mov	x22, x20
  40c1b0:	ldr	w24, [x8, #2728]
  40c1b4:	ldr	x8, [x22, #200]!
  40c1b8:	cbnz	x8, 40c1d4 <printf@plt+0xa4f4>
  40c1bc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40c1c0:	add	x0, x0, #0xf5
  40c1c4:	sub	x1, x29, #0x40
  40c1c8:	mov	w2, wzr
  40c1cc:	stur	wzr, [x29, #-64]
  40c1d0:	bl	414690 <printf@plt+0x129b0>
  40c1d4:	ldr	x23, [x20, #528]
  40c1d8:	add	x1, x21, #0x5
  40c1dc:	sub	x0, x29, #0x40
  40c1e0:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  40c1e4:	ldp	w8, w5, [x19, #4]
  40c1e8:	mov	w9, #0x8e39                	// #36409
  40c1ec:	ldr	w6, [x19, #12]
  40c1f0:	movk	w9, #0x38e3, lsl #16
  40c1f4:	mul	w8, w8, w24
  40c1f8:	ldr	w3, [x20, #608]
  40c1fc:	smull	x8, w8, w9
  40c200:	lsr	x9, x8, #63
  40c204:	asr	x8, x8, #36
  40c208:	add	w8, w8, w9
  40c20c:	sub	w4, w6, w8
  40c210:	sub	x2, x29, #0x40
  40c214:	mov	x0, x23
  40c218:	mov	x1, x22
  40c21c:	mov	w7, w5
  40c220:	str	wzr, [sp]
  40c224:	bl	4037d0 <printf@plt+0x1af0>
  40c228:	sub	x0, x29, #0x40
  40c22c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40c230:	ldp	x20, x19, [sp, #192]
  40c234:	ldp	x22, x21, [sp, #176]
  40c238:	ldp	x24, x23, [sp, #160]
  40c23c:	ldp	x29, x30, [sp, #144]
  40c240:	add	sp, sp, #0xd0
  40c244:	ret
  40c248:	add	x0, x21, #0x6
  40c24c:	bl	401a40 <atoi@plt>
  40c250:	str	w0, [x20, #520]
  40c254:	b	40c230 <printf@plt+0xa550>
  40c258:	b	40c274 <printf@plt+0xa594>
  40c25c:	b	40c274 <printf@plt+0xa594>
  40c260:	b	40c274 <printf@plt+0xa594>
  40c264:	mov	x19, x0
  40c268:	add	x0, sp, #0x10
  40c26c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40c270:	b	40c278 <printf@plt+0xa598>
  40c274:	mov	x19, x0
  40c278:	sub	x0, x29, #0x40
  40c27c:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40c280:	mov	x0, x19
  40c284:	bl	401c50 <_Unwind_Resume@plt>
  40c288:	sub	sp, sp, #0xb0
  40c28c:	stp	x29, x30, [sp, #112]
  40c290:	stp	x24, x23, [sp, #128]
  40c294:	stp	x22, x21, [sp, #144]
  40c298:	stp	x20, x19, [sp, #160]
  40c29c:	add	x29, sp, #0x70
  40c2a0:	cbz	x1, 40c3b8 <printf@plt+0xa6d8>
  40c2a4:	and	w8, w3, #0xff
  40c2a8:	cmp	w8, #0x70
  40c2ac:	b.ne	40c3b8 <printf@plt+0xa6d8>  // b.any
  40c2b0:	mov	x19, x2
  40c2b4:	mov	x21, x1
  40c2b8:	mov	x20, x0
  40c2bc:	bl	404bbc <printf@plt+0x2edc>
  40c2c0:	ldr	w1, [x19]
  40c2c4:	tbnz	w1, #31, 40c33c <printf@plt+0xa65c>
  40c2c8:	mov	x0, x20
  40c2cc:	bl	411f98 <printf@plt+0x102b8>
  40c2d0:	ldp	x8, x9, [x19, #16]
  40c2d4:	ldr	d0, [x19]
  40c2d8:	add	x10, sp, #0x30
  40c2dc:	add	x22, x10, #0x18
  40c2e0:	ldp	q2, q1, [x9]
  40c2e4:	ldr	x9, [x9, #32]
  40c2e8:	rev64	v0.2s, v0.2s
  40c2ec:	str	x0, [sp, #48]
  40c2f0:	stp	q2, q1, [sp]
  40c2f4:	ldp	q1, q2, [sp]
  40c2f8:	str	x8, [sp, #64]
  40c2fc:	mov	x8, x9
  40c300:	mov	x0, sp
  40c304:	str	x9, [sp, #32]
  40c308:	str	d0, [sp, #56]
  40c30c:	stur	q1, [sp, #72]
  40c310:	stur	q2, [sp, #88]
  40c314:	str	x8, [sp, #104]
  40c318:	bl	412048 <printf@plt+0x10368>
  40c31c:	ldp	q1, q0, [sp, #80]
  40c320:	ldp	q3, q2, [sp, #48]
  40c324:	mov	x0, x22
  40c328:	stur	q0, [x20, #248]
  40c32c:	stur	q1, [x20, #232]
  40c330:	stur	q2, [x20, #216]
  40c334:	stur	q3, [x20, #200]
  40c338:	bl	412048 <printf@plt+0x10368>
  40c33c:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40c340:	add	x1, x1, #0x4a2
  40c344:	mov	w2, #0x7                   	// #7
  40c348:	mov	x0, x21
  40c34c:	bl	401aa0 <strncmp@plt>
  40c350:	cbnz	w0, 40c3b8 <printf@plt+0xa6d8>
  40c354:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  40c358:	ldr	w24, [x8, #2728]
  40c35c:	ldr	x22, [x20, #528]
  40c360:	add	x0, sp, #0x30
  40c364:	mov	x1, x21
  40c368:	add	x23, x20, #0xc8
  40c36c:	bl	418b70 <_ZdlPvm@@Base+0xa8c>
  40c370:	ldp	w8, w5, [x19, #4]
  40c374:	mov	w9, #0x8e39                	// #36409
  40c378:	ldr	w6, [x19, #12]
  40c37c:	movk	w9, #0x38e3, lsl #16
  40c380:	mul	w8, w8, w24
  40c384:	ldr	w3, [x20, #608]
  40c388:	smull	x8, w8, w9
  40c38c:	lsr	x9, x8, #63
  40c390:	asr	x8, x8, #36
  40c394:	add	w8, w8, w9
  40c398:	sub	w4, w6, w8
  40c39c:	add	x2, sp, #0x30
  40c3a0:	mov	x0, x22
  40c3a4:	mov	x1, x23
  40c3a8:	mov	w7, w5
  40c3ac:	bl	4035a8 <printf@plt+0x18c8>
  40c3b0:	add	x0, sp, #0x30
  40c3b4:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40c3b8:	ldp	x20, x19, [sp, #160]
  40c3bc:	ldp	x22, x21, [sp, #144]
  40c3c0:	ldp	x24, x23, [sp, #128]
  40c3c4:	ldp	x29, x30, [sp, #112]
  40c3c8:	add	sp, sp, #0xb0
  40c3cc:	ret
  40c3d0:	mov	x19, x0
  40c3d4:	add	x0, sp, #0x30
  40c3d8:	bl	418c8c <_ZdlPvm@@Base+0xba8>
  40c3dc:	mov	x0, x19
  40c3e0:	bl	401c50 <_Unwind_Resume@plt>
  40c3e4:	stp	x29, x30, [sp, #-96]!
  40c3e8:	stp	x28, x27, [sp, #16]
  40c3ec:	stp	x26, x25, [sp, #32]
  40c3f0:	stp	x24, x23, [sp, #48]
  40c3f4:	stp	x22, x21, [sp, #64]
  40c3f8:	stp	x20, x19, [sp, #80]
  40c3fc:	mov	x29, sp
  40c400:	adrp	x9, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c404:	mov	w19, w0
  40c408:	ldr	x8, [x1]
  40c40c:	ldr	x0, [x9, #3720]
  40c410:	mov	x20, x1
  40c414:	adrp	x1, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c418:	adrp	x9, 438000 <stderr@@GLIBC_2.17+0x3178>
  40c41c:	add	x1, x1, #0xee5
  40c420:	str	x8, [x9, #3984]
  40c424:	bl	401ca0 <setbuf@plt>
  40c428:	adrp	x21, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40c42c:	adrp	x22, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40c430:	adrp	x26, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40c434:	add	x21, x21, #0x2a0
  40c438:	add	x22, x22, #0x308
  40c43c:	add	x26, x26, #0x232
  40c440:	adrp	x27, 439000 <stderr@@GLIBC_2.17+0x4178>
  40c444:	mov	w23, #0x1                   	// #1
  40c448:	adrp	x24, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c44c:	adrp	x25, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c450:	mov	w0, w19
  40c454:	mov	x1, x20
  40c458:	mov	x2, x21
  40c45c:	mov	x3, x22
  40c460:	mov	x4, xzr
  40c464:	bl	416e20 <printf@plt+0x15140>
  40c468:	cmp	w0, #0x43
  40c46c:	b.le	40c498 <printf@plt+0xa7b8>
  40c470:	sub	w8, w0, #0x44
  40c474:	cmp	w8, #0x35
  40c478:	b.hi	40c5a8 <printf@plt+0xa8c8>  // b.pmore
  40c47c:	adr	x9, 40c450 <printf@plt+0xa770>
  40c480:	ldrb	w10, [x26, x8]
  40c484:	add	x9, x9, x10, lsl #2
  40c488:	br	x9
  40c48c:	ldr	x0, [x27, #8]
  40c490:	bl	416200 <printf@plt+0x14520>
  40c494:	b	40c450 <printf@plt+0xa770>
  40c498:	cmn	w0, #0x1
  40c49c:	b.eq	40c5d0 <printf@plt+0xa8f0>  // b.none
  40c4a0:	cmp	w0, #0x3f
  40c4a4:	b.ne	40c5b0 <printf@plt+0xa8d0>  // b.any
  40c4a8:	b	40c628 <printf@plt+0xa948>
  40c4ac:	strb	w23, [x25, #3808]
  40c4b0:	b	40c450 <printf@plt+0xa770>
  40c4b4:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c4b8:	strb	w23, [x8, #3812]
  40c4bc:	b	40c450 <printf@plt+0xa770>
  40c4c0:	ldr	x0, [x27, #8]
  40c4c4:	bl	401a40 <atoi@plt>
  40c4c8:	add	w8, w0, #0x1
  40c4cc:	adrp	x9, 433000 <_Znam@GLIBCXX_3.4>
  40c4d0:	str	w8, [x9, #580]
  40c4d4:	b	40c450 <printf@plt+0xa770>
  40c4d8:	ldr	x1, [x27, #8]
  40c4dc:	adrp	x0, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c4e0:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c4e4:	add	x0, x0, #0xea0
  40c4e8:	strb	w23, [x8, #3780]
  40c4ec:	bl	418d48 <_ZdlPvm@@Base+0xc64>
  40c4f0:	b	40c450 <printf@plt+0xa770>
  40c4f4:	mov	w0, #0x28                  	// #40
  40c4f8:	bl	418034 <_Znwm@@Base>
  40c4fc:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  40c500:	ldr	x8, [x8, #4056]
  40c504:	mov	w1, #0xffff                	// #65535
  40c508:	str	wzr, [x0]
  40c50c:	str	x8, [x0, #32]
  40c510:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c514:	str	x0, [x8, #3800]
  40c518:	bl	4121e4 <printf@plt+0x10504>
  40c51c:	b	40c450 <printf@plt+0xa770>
  40c520:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c524:	strb	w23, [x8, #3788]
  40c528:	b	40c450 <printf@plt+0xa770>
  40c52c:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c530:	strb	w23, [x8, #3776]
  40c534:	b	40c450 <printf@plt+0xa770>
  40c538:	ldr	x28, [x27, #8]
  40c53c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  40c540:	add	x1, x1, #0x584
  40c544:	mov	x0, x28
  40c548:	bl	401ba0 <strcmp@plt>
  40c54c:	cbz	w0, 40c598 <printf@plt+0xa8b8>
  40c550:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  40c554:	mov	x0, x28
  40c558:	add	x1, x1, #0xcc7
  40c55c:	bl	401ba0 <strcmp@plt>
  40c560:	cbz	w0, 40c5c4 <printf@plt+0xa8e4>
  40c564:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40c568:	add	x0, x0, #0x2e7
  40c56c:	mov	x1, x28
  40c570:	bl	401ce0 <printf@plt>
  40c574:	b	40c450 <printf@plt+0xa770>
  40c578:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c57c:	strb	w23, [x8, #3792]
  40c580:	b	40c450 <printf@plt+0xa770>
  40c584:	ldr	x0, [x27, #8]
  40c588:	bl	401a40 <atoi@plt>
  40c58c:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c590:	str	w0, [x8, #3796]
  40c594:	b	40c450 <printf@plt+0xa770>
  40c598:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  40c59c:	str	wzr, [x8, #576]
  40c5a0:	strb	w23, [x24, #3784]
  40c5a4:	b	40c450 <printf@plt+0xa770>
  40c5a8:	cmp	w0, #0x100
  40c5ac:	b.eq	40c654 <printf@plt+0xa974>  // b.none
  40c5b0:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40c5b4:	mov	w0, #0x15a9                	// #5545
  40c5b8:	add	x1, x1, #0x31a
  40c5bc:	bl	411fbc <printf@plt+0x102dc>
  40c5c0:	b	40c450 <printf@plt+0xa770>
  40c5c4:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  40c5c8:	str	w23, [x8, #576]
  40c5cc:	b	40c450 <printf@plt+0xa770>
  40c5d0:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  40c5d4:	ldrsw	x8, [x8, #596]
  40c5d8:	cmp	w8, w19
  40c5dc:	b.ge	40c5fc <printf@plt+0xa91c>  // b.tcont
  40c5e0:	add	x20, x20, x8, lsl #3
  40c5e4:	sub	w19, w19, w8
  40c5e8:	ldr	x0, [x20], #8
  40c5ec:	bl	410fcc <printf@plt+0xf2ec>
  40c5f0:	subs	w19, w19, #0x1
  40c5f4:	b.ne	40c5e8 <printf@plt+0xa908>  // b.any
  40c5f8:	b	40c608 <printf@plt+0xa928>
  40c5fc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4f1c>
  40c600:	add	x0, x0, #0x10a
  40c604:	bl	410fcc <printf@plt+0xf2ec>
  40c608:	ldp	x20, x19, [sp, #80]
  40c60c:	ldp	x22, x21, [sp, #64]
  40c610:	ldp	x24, x23, [sp, #48]
  40c614:	ldp	x26, x25, [sp, #32]
  40c618:	ldp	x28, x27, [sp, #16]
  40c61c:	mov	w0, wzr
  40c620:	ldp	x29, x30, [sp], #96
  40c624:	ret
  40c628:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c62c:	ldr	x0, [x8, #3720]
  40c630:	bl	40c668 <printf@plt+0xa988>
  40c634:	mov	w0, #0x1                   	// #1
  40c638:	bl	401c40 <exit@plt>
  40c63c:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c640:	ldr	x1, [x8, #3696]
  40c644:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40c648:	add	x0, x0, #0x2c2
  40c64c:	bl	401ce0 <printf@plt>
  40c650:	b	40c660 <printf@plt+0xa980>
  40c654:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c658:	ldr	x0, [x8, #3712]
  40c65c:	bl	40c668 <printf@plt+0xa988>
  40c660:	mov	w0, wzr
  40c664:	bl	401c40 <exit@plt>
  40c668:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  40c66c:	ldr	x2, [x8, #3984]
  40c670:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40c674:	add	x1, x1, #0xaae
  40c678:	b	401900 <fprintf@plt>
  40c67c:	add	x0, x0, #0x18
  40c680:	b	412048 <printf@plt+0x10368>
  40c684:	str	x30, [sp, #-16]!
  40c688:	bl	401910 <__cxa_begin_catch@plt>
  40c68c:	bl	4018d0 <_ZSt9terminatev@plt>
  40c690:	str	xzr, [x0]
  40c694:	ret
  40c698:	stp	x29, x30, [sp, #-32]!
  40c69c:	stp	x20, x19, [sp, #16]
  40c6a0:	mov	x29, sp
  40c6a4:	mov	x19, x0
  40c6a8:	ldr	x0, [x0]
  40c6ac:	cbz	x0, 40c6c0 <printf@plt+0xa9e0>
  40c6b0:	ldr	x20, [x0, #8]
  40c6b4:	bl	4180d8 <_ZdlPv@@Base>
  40c6b8:	mov	x0, x20
  40c6bc:	cbnz	x20, 40c6b0 <printf@plt+0xa9d0>
  40c6c0:	str	xzr, [x19]
  40c6c4:	ldp	x20, x19, [sp, #16]
  40c6c8:	ldp	x29, x30, [sp], #32
  40c6cc:	ret
  40c6d0:	stp	x29, x30, [sp, #-32]!
  40c6d4:	stp	x20, x19, [sp, #16]
  40c6d8:	mov	x19, x0
  40c6dc:	ldr	x0, [x0]
  40c6e0:	mov	x29, sp
  40c6e4:	cbz	x0, 40c6f8 <printf@plt+0xaa18>
  40c6e8:	ldr	x20, [x0, #8]
  40c6ec:	bl	4180d8 <_ZdlPv@@Base>
  40c6f0:	mov	x0, x20
  40c6f4:	cbnz	x20, 40c6e8 <printf@plt+0xaa08>
  40c6f8:	str	xzr, [x19]
  40c6fc:	ldp	x20, x19, [sp, #16]
  40c700:	ldp	x29, x30, [sp], #32
  40c704:	ret
  40c708:	stp	x29, x30, [sp, #-32]!
  40c70c:	stp	x20, x19, [sp, #16]
  40c710:	mov	x19, x0
  40c714:	ldr	x0, [x0]
  40c718:	mov	x29, sp
  40c71c:	cbz	x0, 40c730 <printf@plt+0xaa50>
  40c720:	ldr	x20, [x0, #8]
  40c724:	bl	4180d8 <_ZdlPv@@Base>
  40c728:	mov	x0, x20
  40c72c:	cbnz	x20, 40c720 <printf@plt+0xaa40>
  40c730:	str	xzr, [x19]
  40c734:	ldp	x20, x19, [sp, #16]
  40c738:	ldp	x29, x30, [sp], #32
  40c73c:	ret
  40c740:	stp	x29, x30, [sp, #-64]!
  40c744:	stp	x22, x21, [sp, #32]
  40c748:	stp	x20, x19, [sp, #48]
  40c74c:	ldr	x22, [x0]
  40c750:	str	x23, [sp, #16]
  40c754:	mov	x29, sp
  40c758:	cbz	x22, 40c818 <printf@plt+0xab38>
  40c75c:	ldrb	w20, [x1]
  40c760:	mov	x19, x1
  40c764:	cbz	w20, 40c77c <printf@plt+0xaa9c>
  40c768:	and	w0, w20, #0xff
  40c76c:	bl	401960 <isspace@plt>
  40c770:	cbnz	w0, 40c7a4 <printf@plt+0xaac4>
  40c774:	ldrb	w20, [x19, #1]!
  40c778:	cbnz	w20, 40c768 <printf@plt+0xaa88>
  40c77c:	mov	w0, #0x1                   	// #1
  40c780:	b	40c81c <printf@plt+0xab3c>
  40c784:	ldr	w8, [x22, #4]
  40c788:	cmp	w8, w21
  40c78c:	b.ne	40c818 <printf@plt+0xab38>  // b.any
  40c790:	ldr	x22, [x22, #8]
  40c794:	mov	w0, #0x1                   	// #1
  40c798:	cbz	x22, 40c81c <printf@plt+0xab3c>
  40c79c:	tst	w20, #0xff
  40c7a0:	b.eq	40c81c <printf@plt+0xab3c>  // b.none
  40c7a4:	mov	w23, w20
  40c7a8:	and	w0, w23, #0xff
  40c7ac:	bl	401960 <isspace@plt>
  40c7b0:	cbz	w0, 40c7bc <printf@plt+0xaadc>
  40c7b4:	ldrb	w23, [x19, #1]!
  40c7b8:	cbnz	w23, 40c7a8 <printf@plt+0xaac8>
  40c7bc:	add	x19, x19, #0x1
  40c7c0:	ldrb	w20, [x19]
  40c7c4:	cbz	w20, 40c800 <printf@plt+0xab20>
  40c7c8:	mov	w0, w20
  40c7cc:	bl	401960 <isspace@plt>
  40c7d0:	add	x19, x19, #0x1
  40c7d4:	cbnz	w0, 40c7c0 <printf@plt+0xaae0>
  40c7d8:	sub	x19, x19, #0x1
  40c7dc:	mov	x0, x19
  40c7e0:	bl	401a40 <atoi@plt>
  40c7e4:	mov	w21, w0
  40c7e8:	and	w0, w20, #0xff
  40c7ec:	bl	401960 <isspace@plt>
  40c7f0:	cbnz	w0, 40c80c <printf@plt+0xab2c>
  40c7f4:	ldrb	w20, [x19, #1]!
  40c7f8:	cbnz	w20, 40c7e8 <printf@plt+0xab08>
  40c7fc:	b	40c80c <printf@plt+0xab2c>
  40c800:	mov	x0, x19
  40c804:	bl	401a40 <atoi@plt>
  40c808:	mov	w21, w0
  40c80c:	ldrb	w8, [x22]
  40c810:	cmp	w8, w23, uxtb
  40c814:	b.eq	40c784 <printf@plt+0xaaa4>  // b.none
  40c818:	mov	w0, wzr
  40c81c:	ldp	x20, x19, [sp, #48]
  40c820:	ldp	x22, x21, [sp, #32]
  40c824:	ldr	x23, [sp, #16]
  40c828:	ldp	x29, x30, [sp], #64
  40c82c:	ret
  40c830:	stp	x29, x30, [sp, #-64]!
  40c834:	stp	x24, x23, [sp, #16]
  40c838:	stp	x22, x21, [sp, #32]
  40c83c:	stp	x20, x19, [sp, #48]
  40c840:	mov	x29, sp
  40c844:	mov	x19, x0
  40c848:	ldr	x0, [x0]
  40c84c:	mov	x20, x1
  40c850:	cbz	x0, 40c864 <printf@plt+0xab84>
  40c854:	ldr	x21, [x0, #8]
  40c858:	bl	4180d8 <_ZdlPv@@Base>
  40c85c:	mov	x0, x21
  40c860:	cbnz	x21, 40c854 <printf@plt+0xab74>
  40c864:	str	xzr, [x19]
  40c868:	ldrb	w23, [x20]
  40c86c:	cbz	w23, 40c920 <printf@plt+0xac40>
  40c870:	and	w0, w23, #0xff
  40c874:	bl	401960 <isspace@plt>
  40c878:	cbnz	w0, 40c888 <printf@plt+0xaba8>
  40c87c:	ldrb	w23, [x20, #1]!
  40c880:	cbnz	w23, 40c870 <printf@plt+0xab90>
  40c884:	b	40c920 <printf@plt+0xac40>
  40c888:	mov	x24, xzr
  40c88c:	and	w0, w23, #0xff
  40c890:	bl	401960 <isspace@plt>
  40c894:	cbz	w0, 40c8a0 <printf@plt+0xabc0>
  40c898:	ldrb	w23, [x20, #1]!
  40c89c:	cbnz	w23, 40c88c <printf@plt+0xabac>
  40c8a0:	add	x20, x20, #0x1
  40c8a4:	ldrb	w22, [x20]
  40c8a8:	cbz	w22, 40c8e4 <printf@plt+0xac04>
  40c8ac:	mov	w0, w22
  40c8b0:	bl	401960 <isspace@plt>
  40c8b4:	add	x20, x20, #0x1
  40c8b8:	cbnz	w0, 40c8a4 <printf@plt+0xabc4>
  40c8bc:	sub	x20, x20, #0x1
  40c8c0:	mov	x0, x20
  40c8c4:	bl	401a40 <atoi@plt>
  40c8c8:	mov	w21, w0
  40c8cc:	and	w0, w22, #0xff
  40c8d0:	bl	401960 <isspace@plt>
  40c8d4:	cbnz	w0, 40c8f0 <printf@plt+0xac10>
  40c8d8:	ldrb	w22, [x20, #1]!
  40c8dc:	cbnz	w22, 40c8cc <printf@plt+0xabec>
  40c8e0:	b	40c8f0 <printf@plt+0xac10>
  40c8e4:	mov	x0, x20
  40c8e8:	bl	401a40 <atoi@plt>
  40c8ec:	mov	w21, w0
  40c8f0:	mov	w0, #0x10                  	// #16
  40c8f4:	bl	418034 <_Znwm@@Base>
  40c8f8:	add	x8, x24, #0x8
  40c8fc:	cmp	x24, #0x0
  40c900:	csel	x8, x19, x8, eq  // eq = none
  40c904:	str	x0, [x8]
  40c908:	strb	w23, [x0]
  40c90c:	str	w21, [x0, #4]
  40c910:	str	xzr, [x0, #8]
  40c914:	ldrb	w23, [x20]
  40c918:	mov	x24, x0
  40c91c:	cbnz	w23, 40c88c <printf@plt+0xabac>
  40c920:	ldp	x20, x19, [sp, #48]
  40c924:	ldp	x22, x21, [sp, #32]
  40c928:	ldp	x24, x23, [sp, #16]
  40c92c:	ldp	x29, x30, [sp], #64
  40c930:	ret
  40c934:	ldr	x8, [x0]
  40c938:	cbz	x8, 40c940 <printf@plt+0xac60>
  40c93c:	ret
  40c940:	b	40c830 <printf@plt+0xab50>
  40c944:	ldr	x8, [x0]
  40c948:	cbz	x8, 40c968 <printf@plt+0xac88>
  40c94c:	mov	w0, #0x1                   	// #1
  40c950:	ldr	w9, [x8, #4]
  40c954:	cmp	w9, w1
  40c958:	b.eq	40c96c <printf@plt+0xac8c>  // b.none
  40c95c:	ldr	x8, [x8, #8]
  40c960:	add	w0, w0, #0x1
  40c964:	cbnz	x8, 40c950 <printf@plt+0xac70>
  40c968:	mov	w0, wzr
  40c96c:	ret
  40c970:	mov	x8, x0
  40c974:	cmp	w1, #0x2
  40c978:	mov	w0, wzr
  40c97c:	b.lt	40c9ac <printf@plt+0xaccc>  // b.tstop
  40c980:	ldr	x8, [x8]
  40c984:	cbz	x8, 40c9ac <printf@plt+0xaccc>
  40c988:	sub	w9, w1, #0x1
  40c98c:	subs	w10, w9, #0x1
  40c990:	b.eq	40c9b0 <printf@plt+0xacd0>  // b.none
  40c994:	cmp	w9, #0x2
  40c998:	mov	w0, wzr
  40c99c:	b.lt	40c9ac <printf@plt+0xaccc>  // b.tstop
  40c9a0:	ldr	x8, [x8, #8]
  40c9a4:	mov	w9, w10
  40c9a8:	cbnz	x8, 40c98c <printf@plt+0xacac>
  40c9ac:	ret
  40c9b0:	ldr	w0, [x8, #4]
  40c9b4:	ret
  40c9b8:	mov	x8, x0
  40c9bc:	cmp	w1, #0x2
  40c9c0:	mov	w0, #0x4c                  	// #76
  40c9c4:	b.lt	40c9f4 <printf@plt+0xad14>  // b.tstop
  40c9c8:	ldr	x8, [x8]
  40c9cc:	cbz	x8, 40c9f4 <printf@plt+0xad14>
  40c9d0:	sub	w9, w1, #0x1
  40c9d4:	mov	w0, #0x4c                  	// #76
  40c9d8:	subs	w10, w9, #0x1
  40c9dc:	b.eq	40c9f8 <printf@plt+0xad18>  // b.none
  40c9e0:	cmp	w9, #0x2
  40c9e4:	b.lt	40c9f4 <printf@plt+0xad14>  // b.tstop
  40c9e8:	ldr	x8, [x8, #8]
  40c9ec:	mov	w9, w10
  40c9f0:	cbnz	x8, 40c9d8 <printf@plt+0xacf8>
  40c9f4:	ret
  40c9f8:	ldrb	w0, [x8]
  40c9fc:	ret
  40ca00:	stp	x29, x30, [sp, #-48]!
  40ca04:	stp	x20, x19, [sp, #32]
  40ca08:	str	x21, [sp, #16]
  40ca0c:	ldr	x21, [x0]
  40ca10:	mov	x29, sp
  40ca14:	cbz	x21, 40ca40 <printf@plt+0xad60>
  40ca18:	adrp	x20, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40ca1c:	mov	w19, #0x1                   	// #1
  40ca20:	add	x20, x20, #0xafa
  40ca24:	ldr	w2, [x21, #4]
  40ca28:	mov	x0, x20
  40ca2c:	mov	w1, w19
  40ca30:	bl	401ce0 <printf@plt>
  40ca34:	ldr	x21, [x21, #8]
  40ca38:	add	w19, w19, #0x1
  40ca3c:	cbnz	x21, 40ca24 <printf@plt+0xad44>
  40ca40:	ldp	x20, x19, [sp, #32]
  40ca44:	ldr	x21, [sp, #16]
  40ca48:	ldp	x29, x30, [sp], #48
  40ca4c:	ret
  40ca50:	stp	x29, x30, [sp, #-32]!
  40ca54:	str	x19, [sp, #16]
  40ca58:	mov	x29, sp
  40ca5c:	mov	x19, x0
  40ca60:	stp	x1, xzr, [x0, #8]
  40ca64:	str	w2, [x0, #24]
  40ca68:	str	xzr, [x0, #32]
  40ca6c:	str	wzr, [x0, #40]
  40ca70:	mov	w0, #0x8                   	// #8
  40ca74:	bl	418034 <_Znwm@@Base>
  40ca78:	str	xzr, [x0]
  40ca7c:	str	x0, [x19]
  40ca80:	ldr	x19, [sp, #16]
  40ca84:	ldp	x29, x30, [sp], #32
  40ca88:	ret
  40ca8c:	stp	x29, x30, [sp, #-48]!
  40ca90:	str	x21, [sp, #16]
  40ca94:	stp	x20, x19, [sp, #32]
  40ca98:	mov	x29, sp
  40ca9c:	ldr	x20, [x0]
  40caa0:	mov	x19, x0
  40caa4:	cbz	x20, 40cad4 <printf@plt+0xadf4>
  40caa8:	ldr	x0, [x20]
  40caac:	cbz	x0, 40cac0 <printf@plt+0xade0>
  40cab0:	ldr	x21, [x0, #8]
  40cab4:	bl	4180d8 <_ZdlPv@@Base>
  40cab8:	mov	x0, x21
  40cabc:	cbnz	x21, 40cab0 <printf@plt+0xadd0>
  40cac0:	mov	x0, x20
  40cac4:	b	40cad0 <printf@plt+0xadf0>
  40cac8:	ldr	x8, [x0, #16]
  40cacc:	str	x8, [x19, #16]
  40cad0:	bl	4180d8 <_ZdlPv@@Base>
  40cad4:	ldr	x0, [x19, #16]
  40cad8:	cbnz	x0, 40cac8 <printf@plt+0xade8>
  40cadc:	ldp	x20, x19, [sp, #32]
  40cae0:	ldr	x21, [sp, #16]
  40cae4:	ldp	x29, x30, [sp], #48
  40cae8:	ret
  40caec:	stp	x29, x30, [sp, #-32]!
  40caf0:	str	x19, [sp, #16]
  40caf4:	mov	x29, sp
  40caf8:	cbz	x1, 40cb10 <printf@plt+0xae30>
  40cafc:	mov	x0, x1
  40cb00:	ldr	x19, [x0, #16]
  40cb04:	bl	4180d8 <_ZdlPv@@Base>
  40cb08:	mov	x0, x19
  40cb0c:	cbnz	x19, 40cb00 <printf@plt+0xae20>
  40cb10:	ldr	x19, [sp, #16]
  40cb14:	ldp	x29, x30, [sp], #32
  40cb18:	ret
  40cb1c:	stp	x29, x30, [sp, #-32]!
  40cb20:	stp	x20, x19, [sp, #16]
  40cb24:	mov	x29, sp
  40cb28:	ldr	x8, [x0, #16]
  40cb2c:	str	w1, [x0, #24]
  40cb30:	cbz	x8, 40cb9c <printf@plt+0xaebc>
  40cb34:	mov	w3, w1
  40cb38:	mov	x19, x8
  40cb3c:	ldr	w8, [x8, #4]
  40cb40:	cmp	w8, w3
  40cb44:	b.gt	40cb7c <printf@plt+0xae9c>
  40cb48:	ldr	x8, [x19, #16]
  40cb4c:	cbnz	x8, 40cb38 <printf@plt+0xae58>
  40cb50:	ldr	w2, [x19, #4]
  40cb54:	cmp	w2, #0x1
  40cb58:	b.lt	40cb9c <printf@plt+0xaebc>  // b.tstop
  40cb5c:	cmp	w2, w3
  40cb60:	b.ge	40cb9c <printf@plt+0xaebc>  // b.tcont
  40cb64:	ldr	w8, [x19, #8]
  40cb68:	ldp	x20, x19, [sp, #16]
  40cb6c:	mov	w4, #0x4c                  	// #76
  40cb70:	add	w1, w8, #0x1
  40cb74:	ldp	x29, x30, [sp], #32
  40cb78:	b	40cba8 <printf@plt+0xaec8>
  40cb7c:	ldr	x0, [x19, #16]
  40cb80:	str	w3, [x19, #4]
  40cb84:	cbz	x0, 40cb98 <printf@plt+0xaeb8>
  40cb88:	ldr	x20, [x0, #16]
  40cb8c:	bl	4180d8 <_ZdlPv@@Base>
  40cb90:	mov	x0, x20
  40cb94:	cbnz	x20, 40cb88 <printf@plt+0xaea8>
  40cb98:	str	xzr, [x19, #16]
  40cb9c:	ldp	x20, x19, [sp, #16]
  40cba0:	ldp	x29, x30, [sp], #32
  40cba4:	ret
  40cba8:	ldr	x8, [x0, #16]
  40cbac:	cbz	x8, 40cbc4 <printf@plt+0xaee4>
  40cbb0:	ldr	w9, [x8, #8]
  40cbb4:	cmp	w9, w1
  40cbb8:	b.eq	40cbc8 <printf@plt+0xaee8>  // b.none
  40cbbc:	ldr	x8, [x8, #16]
  40cbc0:	cbnz	x8, 40cbb0 <printf@plt+0xaed0>
  40cbc4:	b	40d2e0 <printf@plt+0xb600>
  40cbc8:	mov	x1, x8
  40cbcc:	b	40d404 <printf@plt+0xb724>
  40cbd0:	ldr	x8, [x0, #16]
  40cbd4:	ldr	w0, [x0, #24]
  40cbd8:	cbz	x8, 40cbe4 <printf@plt+0xaf04>
  40cbdc:	ldr	w8, [x8]
  40cbe0:	sub	w0, w0, w8
  40cbe4:	ret
  40cbe8:	ldr	x8, [x0, #16]
  40cbec:	cbz	x8, 40cc0c <printf@plt+0xaf2c>
  40cbf0:	ldr	w3, [x8]
  40cbf4:	mov	w2, w1
  40cbf8:	cmp	w3, w1
  40cbfc:	b.le	40cc0c <printf@plt+0xaf2c>
  40cc00:	mov	w4, #0x4c                  	// #76
  40cc04:	mov	w1, wzr
  40cc08:	b	40cba8 <printf@plt+0xaec8>
  40cc0c:	ret
  40cc10:	stp	x29, x30, [sp, #-32]!
  40cc14:	stp	x20, x19, [sp, #16]
  40cc18:	mov	x29, sp
  40cc1c:	ldr	x8, [x0, #16]
  40cc20:	cbz	x8, 40ccfc <printf@plt+0xb01c>
  40cc24:	ldr	w8, [x0, #24]
  40cc28:	mov	x19, x0
  40cc2c:	str	xzr, [x0, #32]
  40cc30:	cmp	w8, #0x1
  40cc34:	b.lt	40ccfc <printf@plt+0xb01c>  // b.tstop
  40cc38:	ldr	x0, [x19, #8]
  40cc3c:	mov	w20, w1
  40cc40:	bl	40f448 <printf@plt+0xd768>
  40cc44:	ldr	x0, [x19, #8]
  40cc48:	bl	40f448 <printf@plt+0xd768>
  40cc4c:	ldr	x0, [x19, #8]
  40cc50:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40cc54:	add	x1, x1, #0xb08
  40cc58:	bl	40f314 <printf@plt+0xd634>
  40cc5c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40cc60:	add	x1, x1, #0xb1c
  40cc64:	bl	40f314 <printf@plt+0xd634>
  40cc68:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40cc6c:	add	x1, x1, #0xb43
  40cc70:	bl	40f314 <printf@plt+0xd634>
  40cc74:	ldr	x0, [x19, #8]
  40cc78:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40cc7c:	add	x1, x1, #0x753
  40cc80:	bl	40f314 <printf@plt+0xd634>
  40cc84:	bl	40f448 <printf@plt+0xd768>
  40cc88:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  40cc8c:	ldr	w8, [x8, #576]
  40cc90:	cbnz	w8, 40cc9c <printf@plt+0xafbc>
  40cc94:	mov	x0, x19
  40cc98:	bl	40cd08 <printf@plt+0xb028>
  40cc9c:	ldr	x0, [x19, #8]
  40cca0:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40cca4:	add	x1, x1, #0xb6a
  40cca8:	bl	40f314 <printf@plt+0xd634>
  40ccac:	cbz	w20, 40cce0 <printf@plt+0xb000>
  40ccb0:	ldr	x0, [x19, #8]
  40ccb4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40ccb8:	add	x1, x1, #0xb88
  40ccbc:	bl	40f314 <printf@plt+0xd634>
  40ccc0:	ldr	x0, [x19, #8]
  40ccc4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40ccc8:	add	x1, x1, #0xb9d
  40cccc:	bl	40f314 <printf@plt+0xd634>
  40ccd0:	ldr	x0, [x19, #8]
  40ccd4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40ccd8:	add	x1, x1, #0xb1a
  40ccdc:	bl	40f314 <printf@plt+0xd634>
  40cce0:	ldr	x0, [x19, #8]
  40cce4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40cce8:	add	x1, x1, #0x753
  40ccec:	bl	40f314 <printf@plt+0xd634>
  40ccf0:	ldp	x20, x19, [sp, #16]
  40ccf4:	ldp	x29, x30, [sp], #32
  40ccf8:	b	40f448 <printf@plt+0xd768>
  40ccfc:	ldp	x20, x19, [sp, #16]
  40cd00:	ldp	x29, x30, [sp], #32
  40cd04:	ret
  40cd08:	stp	x29, x30, [sp, #-96]!
  40cd0c:	stp	x28, x27, [sp, #16]
  40cd10:	stp	x26, x25, [sp, #32]
  40cd14:	stp	x24, x23, [sp, #48]
  40cd18:	stp	x22, x21, [sp, #64]
  40cd1c:	stp	x20, x19, [sp, #80]
  40cd20:	mov	x29, sp
  40cd24:	mov	x19, x0
  40cd28:	ldp	x0, x23, [x0, #8]
  40cd2c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40cd30:	add	x1, x1, #0xba1
  40cd34:	bl	40f314 <printf@plt+0xd634>
  40cd38:	cbz	x23, 40ce78 <printf@plt+0xb198>
  40cd3c:	adrp	x26, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40cd40:	adrp	x27, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40cd44:	adrp	x20, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40cd48:	adrp	x21, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40cd4c:	add	x24, x19, #0x18
  40cd50:	mov	w25, #0x64                  	// #100
  40cd54:	add	x26, x26, #0xbea
  40cd58:	add	x27, x27, #0xbd2
  40cd5c:	add	x20, x20, #0xbb9
  40cd60:	add	x21, x21, #0xbac
  40cd64:	mov	x22, x23
  40cd68:	mov	x28, x23
  40cd6c:	cbz	x22, 40cdbc <printf@plt+0xb0dc>
  40cd70:	cmp	x22, x28
  40cd74:	b.eq	40cdbc <printf@plt+0xb0dc>  // b.none
  40cd78:	mov	x0, x19
  40cd7c:	mov	x1, x22
  40cd80:	bl	40ced8 <printf@plt+0xb1f8>
  40cd84:	cbz	w0, 40cdbc <printf@plt+0xb0dc>
  40cd88:	ldr	x0, [x19, #8]
  40cd8c:	mov	x1, x21
  40cd90:	bl	40f314 <printf@plt+0xd634>
  40cd94:	mov	x23, x0
  40cd98:	mov	x0, x19
  40cd9c:	mov	x1, x22
  40cda0:	bl	40ced8 <printf@plt+0xb1f8>
  40cda4:	mov	w1, w0
  40cda8:	mov	x0, x23
  40cdac:	bl	40f624 <printf@plt+0xd944>
  40cdb0:	mov	x1, x20
  40cdb4:	bl	40f314 <printf@plt+0xd634>
  40cdb8:	bl	40f448 <printf@plt+0xd768>
  40cdbc:	ldr	w9, [x28, #4]
  40cdc0:	cmp	w9, #0x0
  40cdc4:	b.gt	40cdd8 <printf@plt+0xb0f8>
  40cdc8:	ldr	x8, [x28, #16]
  40cdcc:	cmp	x8, #0x0
  40cdd0:	csel	x8, x24, x28, eq  // eq = none
  40cdd4:	ldr	w9, [x8]
  40cdd8:	ldr	x10, [x19, #16]
  40cddc:	ldr	w8, [x19, #24]
  40cde0:	mul	w9, w9, w25
  40cde4:	cbz	x10, 40ce10 <printf@plt+0xb130>
  40cde8:	ldr	w10, [x10]
  40cdec:	ldr	w12, [x28]
  40cdf0:	sub	w8, w8, w10
  40cdf4:	cmp	w8, #0x0
  40cdf8:	cinc	w10, w8, lt  // lt = tstop
  40cdfc:	add	w9, w9, w10, asr #1
  40ce00:	asr	w11, w10, #1
  40ce04:	sdiv	w9, w9, w8
  40ce08:	mul	w10, w12, w25
  40ce0c:	b	40ce2c <printf@plt+0xb14c>
  40ce10:	ldr	w11, [x28]
  40ce14:	cmp	w8, #0x0
  40ce18:	cinc	w12, w8, lt  // lt = tstop
  40ce1c:	add	w9, w9, w12, asr #1
  40ce20:	asr	w10, w12, #1
  40ce24:	sdiv	w9, w9, w8
  40ce28:	mul	w11, w11, w25
  40ce2c:	add	w10, w11, w10
  40ce30:	ldrb	w11, [x28, #12]
  40ce34:	ldr	x0, [x19, #8]
  40ce38:	sdiv	w8, w10, w8
  40ce3c:	sub	w22, w9, w8
  40ce40:	cmp	w11, #0x52
  40ce44:	csel	x8, x27, x26, eq  // eq = none
  40ce48:	cmp	w11, #0x43
  40ce4c:	mov	x1, x21
  40ce50:	csel	x23, x20, x8, eq  // eq = none
  40ce54:	bl	40f314 <printf@plt+0xd634>
  40ce58:	mov	w1, w22
  40ce5c:	bl	40f624 <printf@plt+0xd944>
  40ce60:	mov	x1, x23
  40ce64:	bl	40f314 <printf@plt+0xd634>
  40ce68:	bl	40f448 <printf@plt+0xd768>
  40ce6c:	ldr	x23, [x28, #16]
  40ce70:	mov	x22, x28
  40ce74:	cbnz	x23, 40cd68 <printf@plt+0xb088>
  40ce78:	ldr	x0, [x19, #8]
  40ce7c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40ce80:	add	x1, x1, #0xbf4
  40ce84:	bl	40f314 <printf@plt+0xd634>
  40ce88:	ldp	x20, x19, [sp, #80]
  40ce8c:	ldp	x22, x21, [sp, #64]
  40ce90:	ldp	x24, x23, [sp, #48]
  40ce94:	ldp	x26, x25, [sp, #32]
  40ce98:	ldp	x28, x27, [sp, #16]
  40ce9c:	ldp	x29, x30, [sp], #96
  40cea0:	b	40f448 <printf@plt+0xd768>
  40cea4:	cbz	x1, 40ceb4 <printf@plt+0xb1d4>
  40cea8:	ldr	w8, [x1, #4]
  40ceac:	cmp	w8, #0x0
  40ceb0:	b.gt	40cec8 <printf@plt+0xb1e8>
  40ceb4:	ldr	x8, [x1, #16]
  40ceb8:	add	x9, x0, #0x18
  40cebc:	cmp	x8, #0x0
  40cec0:	csel	x8, x9, x1, eq  // eq = none
  40cec4:	ldr	w8, [x8]
  40cec8:	mov	w0, w8
  40cecc:	ret
  40ced0:	str	w1, [x0, #40]
  40ced4:	ret
  40ced8:	cbz	x1, 40cf34 <printf@plt+0xb254>
  40cedc:	ldr	w8, [x1, #4]
  40cee0:	cmp	w8, #0x1
  40cee4:	b.lt	40cf34 <printf@plt+0xb254>  // b.tstop
  40cee8:	ldr	x9, [x1, #16]
  40ceec:	cbz	x9, 40cf34 <printf@plt+0xb254>
  40cef0:	ldr	w10, [x9]
  40cef4:	ldr	x12, [x0, #16]
  40cef8:	ldr	w9, [x0, #24]
  40cefc:	mov	w11, #0x64                  	// #100
  40cf00:	mul	w10, w10, w11
  40cf04:	cbz	x12, 40cf10 <printf@plt+0xb230>
  40cf08:	ldr	w12, [x12]
  40cf0c:	sub	w9, w9, w12
  40cf10:	cmp	w9, #0x0
  40cf14:	mul	w8, w8, w11
  40cf18:	cinc	w11, w9, lt  // lt = tstop
  40cf1c:	add	w10, w10, w11, asr #1
  40cf20:	add	w8, w8, w11, asr #1
  40cf24:	sdiv	w10, w10, w9
  40cf28:	sdiv	w8, w8, w9
  40cf2c:	sub	w0, w10, w8
  40cf30:	ret
  40cf34:	mov	w0, wzr
  40cf38:	ret
  40cf3c:	cbz	w1, 40cf90 <printf@plt+0xb2b0>
  40cf40:	stp	x29, x30, [sp, #-48]!
  40cf44:	str	x21, [sp, #16]
  40cf48:	stp	x20, x19, [sp, #32]
  40cf4c:	mov	x29, sp
  40cf50:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  40cf54:	ldr	w8, [x8, #576]
  40cf58:	mov	x19, x0
  40cf5c:	ldr	x0, [x0, #8]
  40cf60:	mov	x20, x2
  40cf64:	cmp	w8, #0x1
  40cf68:	b.ne	40cf94 <printf@plt+0xb2b4>  // b.any
  40cf6c:	mov	w21, w1
  40cf70:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40cf74:	add	x1, x1, #0xc00
  40cf78:	bl	40f314 <printf@plt+0xd634>
  40cf7c:	mov	w1, w21
  40cf80:	bl	40f624 <printf@plt+0xd944>
  40cf84:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40cf88:	add	x1, x1, #0xb19
  40cf8c:	b	40cf9c <printf@plt+0xb2bc>
  40cf90:	ret
  40cf94:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40cf98:	add	x1, x1, #0xc0c
  40cf9c:	bl	40f314 <printf@plt+0xd634>
  40cfa0:	cbz	x20, 40cfb0 <printf@plt+0xb2d0>
  40cfa4:	ldr	x0, [x19, #8]
  40cfa8:	mov	x1, x20
  40cfac:	bl	40f314 <printf@plt+0xd634>
  40cfb0:	ldr	x0, [x19, #8]
  40cfb4:	ldp	x20, x19, [sp, #32]
  40cfb8:	ldr	x21, [sp, #16]
  40cfbc:	ldp	x29, x30, [sp], #48
  40cfc0:	b	40f448 <printf@plt+0xd768>
  40cfc4:	stp	x29, x30, [sp, #-80]!
  40cfc8:	str	x25, [sp, #16]
  40cfcc:	stp	x24, x23, [sp, #32]
  40cfd0:	stp	x22, x21, [sp, #48]
  40cfd4:	stp	x20, x19, [sp, #64]
  40cfd8:	mov	x29, sp
  40cfdc:	mov	x23, x0
  40cfe0:	ldr	x22, [x23, #16]!
  40cfe4:	mov	x19, x0
  40cfe8:	mov	w20, w1
  40cfec:	ldr	x8, [x23, #16]
  40cff0:	cbz	x8, 40d01c <printf@plt+0xb33c>
  40cff4:	ldr	w8, [x8, #8]
  40cff8:	cmp	w8, w20
  40cffc:	b.lt	40d01c <printf@plt+0xb33c>  // b.tstop
  40d000:	mov	x0, x19
  40d004:	bl	40d194 <printf@plt+0xb4b4>
  40d008:	b	40d01c <printf@plt+0xb33c>
  40d00c:	ldr	w8, [x22, #8]
  40d010:	cmp	w8, w20
  40d014:	b.ge	40d038 <printf@plt+0xb358>  // b.tcont
  40d018:	ldr	x22, [x22, #16]
  40d01c:	cbnz	x22, 40d00c <printf@plt+0xb32c>
  40d020:	ldp	x20, x19, [sp, #64]
  40d024:	ldp	x22, x21, [sp, #48]
  40d028:	ldp	x24, x23, [sp, #32]
  40d02c:	ldr	x25, [sp, #16]
  40d030:	ldp	x29, x30, [sp], #80
  40d034:	ret
  40d038:	b.ne	40d020 <printf@plt+0xb340>  // b.any
  40d03c:	ldr	x9, [x19, #32]
  40d040:	mov	x8, x23
  40d044:	cbz	x9, 40d08c <printf@plt+0xb3ac>
  40d048:	ldr	x0, [x19, #8]
  40d04c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d050:	add	x1, x1, #0xc11
  40d054:	bl	40f314 <printf@plt+0xd634>
  40d058:	bl	40f448 <printf@plt+0xd768>
  40d05c:	ldr	x20, [x19, #32]
  40d060:	mov	x8, x23
  40d064:	cbz	x20, 40d08c <printf@plt+0xb3ac>
  40d068:	mov	x0, x19
  40d06c:	mov	x1, x20
  40d070:	bl	40ced8 <printf@plt+0xb1f8>
  40d074:	adrp	x2, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d078:	mov	w1, w0
  40d07c:	add	x2, x2, #0xc10
  40d080:	mov	x0, x19
  40d084:	bl	40cf3c <printf@plt+0xb25c>
  40d088:	add	x8, x20, #0x10
  40d08c:	adrp	x20, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d090:	add	x24, x19, #0x18
  40d094:	mov	w25, #0x64                  	// #100
  40d098:	add	x20, x20, #0xc10
  40d09c:	ldr	x21, [x8]
  40d0a0:	cbz	x21, 40d0b0 <printf@plt+0xb3d0>
  40d0a4:	ldr	w9, [x21, #4]
  40d0a8:	cmp	w9, #0x0
  40d0ac:	b.gt	40d0c0 <printf@plt+0xb3e0>
  40d0b0:	ldr	x8, [x21, #16]
  40d0b4:	cmp	x8, #0x0
  40d0b8:	csel	x8, x24, x21, eq  // eq = none
  40d0bc:	ldr	w9, [x8]
  40d0c0:	ldr	x10, [x23]
  40d0c4:	ldr	w8, [x24]
  40d0c8:	mul	w9, w9, w25
  40d0cc:	cbz	x10, 40d0f8 <printf@plt+0xb418>
  40d0d0:	ldr	w10, [x10]
  40d0d4:	ldr	w12, [x21]
  40d0d8:	sub	w8, w8, w10
  40d0dc:	cmp	w8, #0x0
  40d0e0:	cinc	w10, w8, lt  // lt = tstop
  40d0e4:	add	w9, w9, w10, asr #1
  40d0e8:	asr	w11, w10, #1
  40d0ec:	sdiv	w9, w9, w8
  40d0f0:	mul	w10, w12, w25
  40d0f4:	b	40d114 <printf@plt+0xb434>
  40d0f8:	ldr	w11, [x21]
  40d0fc:	cmp	w8, #0x0
  40d100:	cinc	w12, w8, lt  // lt = tstop
  40d104:	add	w9, w9, w12, asr #1
  40d108:	asr	w10, w12, #1
  40d10c:	sdiv	w9, w9, w8
  40d110:	mul	w11, w11, w25
  40d114:	add	w10, w11, w10
  40d118:	sdiv	w8, w10, w8
  40d11c:	cmp	x21, x22
  40d120:	sub	w1, w9, w8
  40d124:	b.eq	40d158 <printf@plt+0xb478>  // b.none
  40d128:	mov	x0, x19
  40d12c:	mov	x2, x20
  40d130:	bl	40cf3c <printf@plt+0xb25c>
  40d134:	mov	x0, x19
  40d138:	mov	x1, x21
  40d13c:	bl	40ced8 <printf@plt+0xb1f8>
  40d140:	mov	w1, w0
  40d144:	mov	x0, x19
  40d148:	mov	x2, x20
  40d14c:	bl	40cf3c <printf@plt+0xb25c>
  40d150:	add	x8, x21, #0x10
  40d154:	b	40d09c <printf@plt+0xb3bc>
  40d158:	ldrb	w8, [x22, #12]
  40d15c:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40d160:	adrp	x10, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d164:	add	x9, x9, #0x753
  40d168:	add	x10, x10, #0xc26
  40d16c:	adrp	x11, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d170:	cmp	w8, #0x52
  40d174:	add	x11, x11, #0xc17
  40d178:	csel	x9, x10, x9, eq  // eq = none
  40d17c:	cmp	w8, #0x43
  40d180:	csel	x2, x11, x9, eq  // eq = none
  40d184:	mov	x0, x19
  40d188:	bl	40cf3c <printf@plt+0xb25c>
  40d18c:	str	x22, [x19, #32]
  40d190:	b	40d020 <printf@plt+0xb340>
  40d194:	stp	x29, x30, [sp, #-32]!
  40d198:	str	x19, [sp, #16]
  40d19c:	mov	x29, sp
  40d1a0:	mov	x19, x0
  40d1a4:	bl	40d218 <printf@plt+0xb538>
  40d1a8:	ldr	x0, [x19, #8]
  40d1ac:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d1b0:	add	x1, x1, #0xb6a
  40d1b4:	bl	40f314 <printf@plt+0xd634>
  40d1b8:	ldr	w8, [x19, #40]
  40d1bc:	cbz	w8, 40d1f0 <printf@plt+0xb510>
  40d1c0:	ldr	x0, [x19, #8]
  40d1c4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d1c8:	add	x1, x1, #0xb88
  40d1cc:	bl	40f314 <printf@plt+0xd634>
  40d1d0:	ldr	x0, [x19, #8]
  40d1d4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d1d8:	add	x1, x1, #0xb9d
  40d1dc:	bl	40f314 <printf@plt+0xd634>
  40d1e0:	ldr	x0, [x19, #8]
  40d1e4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d1e8:	add	x1, x1, #0xb1a
  40d1ec:	bl	40f314 <printf@plt+0xd634>
  40d1f0:	ldr	x0, [x19, #8]
  40d1f4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40d1f8:	add	x1, x1, #0x753
  40d1fc:	bl	40f314 <printf@plt+0xd634>
  40d200:	bl	40f448 <printf@plt+0xd768>
  40d204:	str	wzr, [x19, #40]
  40d208:	str	xzr, [x19, #32]
  40d20c:	ldr	x19, [sp, #16]
  40d210:	ldp	x29, x30, [sp], #32
  40d214:	ret
  40d218:	stp	x29, x30, [sp, #-32]!
  40d21c:	str	x19, [sp, #16]
  40d220:	mov	x29, sp
  40d224:	ldr	x8, [x0, #32]
  40d228:	cbz	x8, 40d290 <printf@plt+0xb5b0>
  40d22c:	ldr	x9, [x8, #16]
  40d230:	mov	x19, x0
  40d234:	cbz	x9, 40d260 <printf@plt+0xb580>
  40d238:	mov	x10, x9
  40d23c:	ldr	x9, [x9, #16]
  40d240:	cbnz	x9, 40d238 <printf@plt+0xb558>
  40d244:	ldr	w1, [x10, #8]
  40d248:	cmp	w1, #0x1
  40d24c:	b.lt	40d25c <printf@plt+0xb57c>  // b.tstop
  40d250:	mov	x0, x19
  40d254:	bl	40cfc4 <printf@plt+0xb2e4>
  40d258:	ldr	x8, [x19, #32]
  40d25c:	cbz	x8, 40d274 <printf@plt+0xb594>
  40d260:	ldr	x0, [x19, #8]
  40d264:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d268:	add	x1, x1, #0xc11
  40d26c:	bl	40f314 <printf@plt+0xd634>
  40d270:	str	xzr, [x19, #32]
  40d274:	ldr	x0, [x19, #8]
  40d278:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d27c:	add	x1, x1, #0xc34
  40d280:	bl	40f314 <printf@plt+0xd634>
  40d284:	ldr	x19, [sp, #16]
  40d288:	ldp	x29, x30, [sp], #32
  40d28c:	b	40f448 <printf@plt+0xd768>
  40d290:	ldr	x19, [sp, #16]
  40d294:	ldp	x29, x30, [sp], #32
  40d298:	ret
  40d29c:	stp	x29, x30, [sp, #-32]!
  40d2a0:	str	x19, [sp, #16]
  40d2a4:	mov	x29, sp
  40d2a8:	mov	x19, x0
  40d2ac:	bl	40d218 <printf@plt+0xb538>
  40d2b0:	ldr	x0, [x19, #8]
  40d2b4:	ldr	x19, [sp, #16]
  40d2b8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d2bc:	add	x1, x1, #0xc3a
  40d2c0:	ldp	x29, x30, [sp], #32
  40d2c4:	b	40f314 <printf@plt+0xd634>
  40d2c8:	ldr	x0, [x0, #16]
  40d2cc:	cbz	x0, 40d2dc <printf@plt+0xb5fc>
  40d2d0:	ldr	w8, [x0, #8]
  40d2d4:	cmp	w8, w1
  40d2d8:	b.ne	40d2c8 <printf@plt+0xb5e8>  // b.any
  40d2dc:	ret
  40d2e0:	stp	x29, x30, [sp, #-80]!
  40d2e4:	str	x25, [sp, #16]
  40d2e8:	stp	x24, x23, [sp, #32]
  40d2ec:	stp	x22, x21, [sp, #48]
  40d2f0:	stp	x20, x19, [sp, #64]
  40d2f4:	mov	x29, sp
  40d2f8:	mov	x23, x0
  40d2fc:	ldr	x24, [x23, #16]!
  40d300:	mov	w19, w4
  40d304:	mov	w20, w3
  40d308:	mov	w21, w2
  40d30c:	mov	w22, w1
  40d310:	cbz	x24, 40d3b8 <printf@plt+0xb6d8>
  40d314:	ldr	w8, [x24, #8]
  40d318:	cmp	w8, w22
  40d31c:	mov	x8, x24
  40d320:	b.ge	40d340 <printf@plt+0xb660>  // b.tcont
  40d324:	mov	x9, x24
  40d328:	mov	x8, x9
  40d32c:	ldr	x9, [x9, #16]
  40d330:	cbz	x9, 40d340 <printf@plt+0xb660>
  40d334:	ldr	w10, [x9, #8]
  40d338:	cmp	w10, w22
  40d33c:	b.lt	40d328 <printf@plt+0xb648>  // b.tstop
  40d340:	ldr	w9, [x8, #8]
  40d344:	cmp	w9, w22
  40d348:	b.le	40d358 <printf@plt+0xb678>
  40d34c:	ldr	w8, [x8]
  40d350:	cmp	w8, w20
  40d354:	b.lt	40d3a8 <printf@plt+0xb6c8>  // b.tstop
  40d358:	cbz	x24, 40d3b8 <printf@plt+0xb6d8>
  40d35c:	ldr	w8, [x24, #8]
  40d360:	cmp	w8, w22
  40d364:	b.ge	40d3b0 <printf@plt+0xb6d0>  // b.tcont
  40d368:	mov	x8, x24
  40d36c:	mov	x25, x8
  40d370:	ldr	x8, [x8, #16]
  40d374:	cbz	x8, 40d388 <printf@plt+0xb6a8>
  40d378:	ldr	w9, [x8, #8]
  40d37c:	cmp	w9, w22
  40d380:	b.lt	40d36c <printf@plt+0xb68c>  // b.tstop
  40d384:	cbz	x25, 40d3b8 <printf@plt+0xb6d8>
  40d388:	ldr	w8, [x25, #4]
  40d38c:	cmp	w8, w21
  40d390:	b.gt	40d3a8 <printf@plt+0xb6c8>
  40d394:	ldr	x8, [x25, #16]!
  40d398:	cbz	x8, 40d3f4 <printf@plt+0xb714>
  40d39c:	ldr	w8, [x8]
  40d3a0:	cmp	w8, w20
  40d3a4:	b.ge	40d3f4 <printf@plt+0xb714>  // b.tcont
  40d3a8:	mov	w0, wzr
  40d3ac:	b	40d3dc <printf@plt+0xb6fc>
  40d3b0:	mov	x25, xzr
  40d3b4:	cbnz	x25, 40d388 <printf@plt+0xb6a8>
  40d3b8:	mov	w0, #0x18                  	// #24
  40d3bc:	bl	418034 <_Znwm@@Base>
  40d3c0:	mov	x25, x23
  40d3c4:	str	x24, [x0, #16]
  40d3c8:	str	x0, [x25]
  40d3cc:	stp	w21, w20, [x0]
  40d3d0:	str	w22, [x0, #8]
  40d3d4:	strb	w19, [x0, #12]
  40d3d8:	mov	w0, #0x1                   	// #1
  40d3dc:	ldp	x20, x19, [sp, #64]
  40d3e0:	ldp	x22, x21, [sp, #48]
  40d3e4:	ldp	x24, x23, [sp, #32]
  40d3e8:	ldr	x25, [sp, #16]
  40d3ec:	ldp	x29, x30, [sp], #80
  40d3f0:	ret
  40d3f4:	mov	w0, #0x18                  	// #24
  40d3f8:	bl	418034 <_Znwm@@Base>
  40d3fc:	ldr	x24, [x25]
  40d400:	b	40d3c4 <printf@plt+0xb6e4>
  40d404:	ldr	x9, [x0, #16]
  40d408:	cbz	x9, 40d428 <printf@plt+0xb748>
  40d40c:	mov	x8, x9
  40d410:	ldr	x9, [x9, #16]
  40d414:	cmp	x9, x1
  40d418:	b.ne	40d408 <printf@plt+0xb728>  // b.any
  40d41c:	ldr	w8, [x8, #4]
  40d420:	cmp	w8, w2
  40d424:	b.gt	40d43c <printf@plt+0xb75c>
  40d428:	ldr	x8, [x1, #16]
  40d42c:	cbz	x8, 40d444 <printf@plt+0xb764>
  40d430:	ldr	w8, [x8]
  40d434:	cmp	w8, w3
  40d438:	b.ge	40d444 <printf@plt+0xb764>  // b.tcont
  40d43c:	mov	w0, wzr
  40d440:	ret
  40d444:	ldr	w8, [x1]
  40d448:	cmp	w8, w2
  40d44c:	b.le	40d454 <printf@plt+0xb774>
  40d450:	str	w2, [x1]
  40d454:	ldr	w8, [x1, #4]
  40d458:	cmp	w8, w3
  40d45c:	b.ge	40d464 <printf@plt+0xb784>  // b.tcont
  40d460:	str	w3, [x1, #4]
  40d464:	mov	w0, #0x1                   	// #1
  40d468:	strb	w4, [x1, #12]
  40d46c:	ret
  40d470:	ldr	x8, [x0]
  40d474:	ldr	x9, [x8]
  40d478:	cbz	x9, 40d498 <printf@plt+0xb7b8>
  40d47c:	mov	w8, #0x1                   	// #1
  40d480:	ldr	w10, [x9, #4]
  40d484:	cmp	w10, w1
  40d488:	b.eq	40d49c <printf@plt+0xb7bc>  // b.none
  40d48c:	ldr	x9, [x9, #8]
  40d490:	add	w8, w8, #0x1
  40d494:	cbnz	x9, 40d480 <printf@plt+0xb7a0>
  40d498:	mov	w8, wzr
  40d49c:	add	w0, w8, #0x1
  40d4a0:	ret
  40d4a4:	ldr	x8, [x0, #16]
  40d4a8:	cbz	x8, 40d4b8 <printf@plt+0xb7d8>
  40d4ac:	ldr	w9, [x8]
  40d4b0:	cmp	w9, w1
  40d4b4:	b.le	40d4c0 <printf@plt+0xb7e0>
  40d4b8:	mov	w0, wzr
  40d4bc:	ret
  40d4c0:	mov	x9, x8
  40d4c4:	ldr	x8, [x8, #16]
  40d4c8:	cbz	x8, 40d4d8 <printf@plt+0xb7f8>
  40d4cc:	ldr	w10, [x8]
  40d4d0:	cmp	w10, w1
  40d4d4:	b.le	40d4c0 <printf@plt+0xb7e0>
  40d4d8:	ldr	w0, [x9, #8]
  40d4dc:	ret
  40d4e0:	ldr	x8, [x0, #16]
  40d4e4:	cbz	x8, 40d4fc <printf@plt+0xb81c>
  40d4e8:	mov	w0, wzr
  40d4ec:	ldr	x8, [x8, #16]
  40d4f0:	add	w0, w0, #0x1
  40d4f4:	cbnz	x8, 40d4ec <printf@plt+0xb80c>
  40d4f8:	ret
  40d4fc:	mov	w0, wzr
  40d500:	ret
  40d504:	stp	x29, x30, [sp, #-48]!
  40d508:	stp	x20, x19, [sp, #32]
  40d50c:	ldr	x20, [x0, #16]
  40d510:	str	x21, [sp, #16]
  40d514:	mov	x29, sp
  40d518:	cbz	x20, 40d544 <printf@plt+0xb864>
  40d51c:	mov	x19, x0
  40d520:	mov	w21, wzr
  40d524:	mov	x0, x19
  40d528:	mov	x1, x20
  40d52c:	bl	40ced8 <printf@plt+0xb1f8>
  40d530:	ldr	x20, [x20, #16]
  40d534:	cmp	w0, #0x0
  40d538:	cinc	w21, w21, ne  // ne = any
  40d53c:	cbnz	x20, 40d524 <printf@plt+0xb844>
  40d540:	b	40d548 <printf@plt+0xb868>
  40d544:	mov	w21, wzr
  40d548:	mov	w0, w21
  40d54c:	ldp	x20, x19, [sp, #32]
  40d550:	ldr	x21, [sp, #16]
  40d554:	ldp	x29, x30, [sp], #48
  40d558:	ret
  40d55c:	mov	x8, x0
  40d560:	cmp	w1, #0x2
  40d564:	mov	w0, wzr
  40d568:	b.lt	40d59c <printf@plt+0xb8bc>  // b.tstop
  40d56c:	ldr	x8, [x8]
  40d570:	ldr	x8, [x8]
  40d574:	cbz	x8, 40d59c <printf@plt+0xb8bc>
  40d578:	sub	w9, w1, #0x1
  40d57c:	subs	w10, w9, #0x1
  40d580:	b.eq	40d5a0 <printf@plt+0xb8c0>  // b.none
  40d584:	cmp	w9, #0x2
  40d588:	mov	w0, wzr
  40d58c:	b.lt	40d59c <printf@plt+0xb8bc>  // b.tstop
  40d590:	ldr	x8, [x8, #8]
  40d594:	mov	w9, w10
  40d598:	cbnz	x8, 40d57c <printf@plt+0xb89c>
  40d59c:	ret
  40d5a0:	ldr	w0, [x8, #4]
  40d5a4:	ret
  40d5a8:	mov	x8, x0
  40d5ac:	cmp	w1, #0x2
  40d5b0:	mov	w0, #0x4c                  	// #76
  40d5b4:	b.lt	40d5e8 <printf@plt+0xb908>  // b.tstop
  40d5b8:	ldr	x8, [x8]
  40d5bc:	ldr	x8, [x8]
  40d5c0:	cbz	x8, 40d5e8 <printf@plt+0xb908>
  40d5c4:	sub	w9, w1, #0x1
  40d5c8:	mov	w0, #0x4c                  	// #76
  40d5cc:	subs	w10, w9, #0x1
  40d5d0:	b.eq	40d5ec <printf@plt+0xb90c>  // b.none
  40d5d4:	cmp	w9, #0x2
  40d5d8:	b.lt	40d5e8 <printf@plt+0xb908>  // b.tstop
  40d5dc:	ldr	x8, [x8, #8]
  40d5e0:	mov	w9, w10
  40d5e4:	cbnz	x8, 40d5cc <printf@plt+0xb8ec>
  40d5e8:	ret
  40d5ec:	ldrb	w0, [x8]
  40d5f0:	ret
  40d5f4:	stp	x29, x30, [sp, #-32]!
  40d5f8:	stp	x20, x19, [sp, #16]
  40d5fc:	ldr	x20, [x0, #16]
  40d600:	mov	x29, sp
  40d604:	cbz	x20, 40d638 <printf@plt+0xb958>
  40d608:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d60c:	add	x19, x19, #0xc43
  40d610:	ldp	w3, w1, [x20, #4]
  40d614:	ldr	w2, [x20]
  40d618:	ldrb	w4, [x20, #12]
  40d61c:	mov	x0, x19
  40d620:	bl	401ce0 <printf@plt>
  40d624:	ldr	x20, [x20, #16]
  40d628:	cbnz	x20, 40d610 <printf@plt+0xb930>
  40d62c:	ldp	x20, x19, [sp, #16]
  40d630:	ldp	x29, x30, [sp], #32
  40d634:	ret
  40d638:	ldr	x0, [x0]
  40d63c:	ldp	x20, x19, [sp, #16]
  40d640:	ldp	x29, x30, [sp], #32
  40d644:	b	40ca00 <printf@plt+0xad20>
  40d648:	stp	x29, x30, [sp, #-64]!
  40d64c:	stp	x24, x23, [sp, #16]
  40d650:	stp	x22, x21, [sp, #32]
  40d654:	stp	x20, x19, [sp, #48]
  40d658:	mov	x29, sp
  40d65c:	mov	x21, x0
  40d660:	mov	w0, #0x30                  	// #48
  40d664:	mov	w19, w4
  40d668:	mov	w20, w3
  40d66c:	mov	w22, w2
  40d670:	mov	x24, x1
  40d674:	bl	418034 <_Znwm@@Base>
  40d678:	mov	x23, x0
  40d67c:	stp	x24, xzr, [x0, #8]
  40d680:	str	w19, [x0, #24]
  40d684:	str	xzr, [x0, #32]
  40d688:	str	wzr, [x0, #40]
  40d68c:	mov	w0, #0x8                   	// #8
  40d690:	bl	418034 <_Znwm@@Base>
  40d694:	str	xzr, [x0]
  40d698:	str	x0, [x23]
  40d69c:	add	w2, w20, w22
  40d6a0:	mov	w1, #0x1                   	// #1
  40d6a4:	mov	w4, #0x4c                  	// #76
  40d6a8:	mov	x0, x23
  40d6ac:	mov	w3, w19
  40d6b0:	str	x23, [x21, #16]
  40d6b4:	bl	40cba8 <printf@plt+0xaec8>
  40d6b8:	ldr	x0, [x21, #16]
  40d6bc:	ldr	x8, [x0, #16]
  40d6c0:	cbz	x8, 40d6e0 <printf@plt+0xba00>
  40d6c4:	ldr	w3, [x8]
  40d6c8:	cmp	w3, w20
  40d6cc:	b.le	40d6e0 <printf@plt+0xba00>
  40d6d0:	mov	w4, #0x4c                  	// #76
  40d6d4:	mov	w1, wzr
  40d6d8:	mov	w2, w20
  40d6dc:	bl	40cba8 <printf@plt+0xaec8>
  40d6e0:	stp	w19, w22, [x21, #8]
  40d6e4:	str	w20, [x21, #4]
  40d6e8:	ldp	x20, x19, [sp, #48]
  40d6ec:	ldp	x22, x21, [sp, #32]
  40d6f0:	ldp	x24, x23, [sp, #16]
  40d6f4:	ldp	x29, x30, [sp], #64
  40d6f8:	ret
  40d6fc:	mov	x19, x0
  40d700:	mov	x0, x23
  40d704:	bl	4180d8 <_ZdlPv@@Base>
  40d708:	mov	x0, x19
  40d70c:	bl	401c50 <_Unwind_Resume@plt>
  40d710:	stp	x29, x30, [sp, #-32]!
  40d714:	str	x19, [sp, #16]
  40d718:	mov	x29, sp
  40d71c:	ldr	x19, [x0, #16]
  40d720:	cbz	x19, 40d73c <printf@plt+0xba5c>
  40d724:	mov	x0, x19
  40d728:	bl	40ca8c <printf@plt+0xadac>
  40d72c:	mov	x0, x19
  40d730:	ldr	x19, [sp, #16]
  40d734:	ldp	x29, x30, [sp], #32
  40d738:	b	4180d8 <_ZdlPv@@Base>
  40d73c:	ldr	x19, [sp, #16]
  40d740:	ldp	x29, x30, [sp], #32
  40d744:	ret
  40d748:	ret
  40d74c:	stp	x29, x30, [sp, #-32]!
  40d750:	stp	x20, x19, [sp, #16]
  40d754:	mov	x29, sp
  40d758:	ldr	w8, [x0, #12]
  40d75c:	ldr	w9, [x0, #4]
  40d760:	mov	x19, x0
  40d764:	mov	w20, w1
  40d768:	cmn	w8, w9
  40d76c:	b.ne	40d784 <printf@plt+0xbaa4>  // b.any
  40d770:	cbz	w20, 40d820 <printf@plt+0xbb40>
  40d774:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d778:	add	x19, x19, #0x10
  40d77c:	add	x1, x1, #0xb88
  40d780:	b	40d7e4 <printf@plt+0xbb04>
  40d784:	ldr	x8, [x19, #16]!
  40d788:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d78c:	add	x1, x1, #0xc5a
  40d790:	ldr	x0, [x8, #8]
  40d794:	bl	40f314 <printf@plt+0xd634>
  40d798:	ldp	w10, w8, [x19, #-8]
  40d79c:	ldur	w9, [x19, #-12]
  40d7a0:	mov	w11, #0x64                  	// #100
  40d7a4:	cmp	w10, #0x0
  40d7a8:	add	w8, w9, w8
  40d7ac:	mul	w8, w8, w11
  40d7b0:	cinc	w9, w10, lt  // lt = tstop
  40d7b4:	asr	w11, w9, #1
  40d7b8:	add	w8, w8, w9, asr #1
  40d7bc:	sdiv	w8, w8, w10
  40d7c0:	sdiv	w9, w11, w10
  40d7c4:	sub	w1, w8, w9
  40d7c8:	bl	40f624 <printf@plt+0xd944>
  40d7cc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d7d0:	add	x1, x1, #0xc6f
  40d7d4:	bl	40f314 <printf@plt+0xd634>
  40d7d8:	cbz	w20, 40d804 <printf@plt+0xbb24>
  40d7dc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d7e0:	add	x1, x1, #0xc72
  40d7e4:	ldr	x8, [x19]
  40d7e8:	ldr	x0, [x8, #8]
  40d7ec:	bl	40f314 <printf@plt+0xd634>
  40d7f0:	ldr	x8, [x19]
  40d7f4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d7f8:	add	x1, x1, #0xb9d
  40d7fc:	ldr	x0, [x8, #8]
  40d800:	bl	40f314 <printf@plt+0xd634>
  40d804:	ldr	x8, [x19]
  40d808:	ldp	x20, x19, [sp, #16]
  40d80c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d810:	add	x1, x1, #0xb1a
  40d814:	ldr	x0, [x8, #8]
  40d818:	ldp	x29, x30, [sp], #32
  40d81c:	b	40f314 <printf@plt+0xd634>
  40d820:	ldp	x20, x19, [sp, #16]
  40d824:	ldp	x29, x30, [sp], #32
  40d828:	ret
  40d82c:	ldr	w8, [x0, #12]
  40d830:	str	w8, [x1]
  40d834:	ldr	w8, [x0, #4]
  40d838:	str	w8, [x2]
  40d83c:	ldr	w8, [x0, #8]
  40d840:	str	w8, [x3]
  40d844:	ret
  40d848:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d84c:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d850:	ldr	d0, [x8, #3200]
  40d854:	ldr	d1, [x9, #3208]
  40d858:	movi	v2.2d, #0xffffffffffffffff
  40d85c:	stp	xzr, xzr, [x0]
  40d860:	str	x1, [x0, #16]
  40d864:	str	w2, [x0, #24]
  40d868:	stur	d2, [x0, #36]
  40d86c:	stur	d0, [x0, #28]
  40d870:	stur	d1, [x0, #44]
  40d874:	ret
  40d878:	stp	x29, x30, [sp, #-16]!
  40d87c:	mov	x29, sp
  40d880:	bl	40d890 <printf@plt+0xbbb0>
  40d884:	ldp	x29, x30, [sp], #16
  40d888:	ret
  40d88c:	bl	40c684 <printf@plt+0xa9a4>
  40d890:	stp	x29, x30, [sp, #-48]!
  40d894:	str	x21, [sp, #16]
  40d898:	stp	x20, x19, [sp, #32]
  40d89c:	mov	x29, sp
  40d8a0:	ldr	x20, [x0]
  40d8a4:	mov	x19, x0
  40d8a8:	cbz	x20, 40d90c <printf@plt+0xbc2c>
  40d8ac:	mov	w21, #0x1                   	// #1
  40d8b0:	cbz	w21, 40d8bc <printf@plt+0xbbdc>
  40d8b4:	ldr	w8, [x20, #16]
  40d8b8:	cbz	w8, 40d8e8 <printf@plt+0xbc08>
  40d8bc:	mov	x0, x19
  40d8c0:	mov	x1, x20
  40d8c4:	bl	40d924 <printf@plt+0xbc44>
  40d8c8:	ldr	x20, [x19]
  40d8cc:	mov	w21, wzr
  40d8d0:	ldr	x8, [x20, #72]
  40d8d4:	str	x8, [x19]
  40d8d8:	cbnz	x20, 40d8f4 <printf@plt+0xbc14>
  40d8dc:	mov	x20, x8
  40d8e0:	cbnz	x20, 40d8b0 <printf@plt+0xbbd0>
  40d8e4:	b	40d90c <printf@plt+0xbc2c>
  40d8e8:	ldr	x8, [x20, #72]
  40d8ec:	mov	w21, #0x1                   	// #1
  40d8f0:	str	x8, [x19]
  40d8f4:	add	x0, x20, #0x18
  40d8f8:	bl	412048 <printf@plt+0x10368>
  40d8fc:	mov	x0, x20
  40d900:	bl	4180d8 <_ZdlPv@@Base>
  40d904:	ldr	x20, [x19]
  40d908:	cbnz	x20, 40d8b0 <printf@plt+0xbbd0>
  40d90c:	str	xzr, [x19, #8]
  40d910:	ldp	x20, x19, [sp, #32]
  40d914:	ldr	x21, [sp, #16]
  40d918:	ldp	x29, x30, [sp], #48
  40d91c:	ret
  40d920:	ret
  40d924:	stp	x29, x30, [sp, #-48]!
  40d928:	str	x21, [sp, #16]
  40d92c:	stp	x20, x19, [sp, #32]
  40d930:	mov	x29, sp
  40d934:	ldr	w8, [x1]
  40d938:	cmp	w8, #0xa
  40d93c:	b.hi	40da9c <printf@plt+0xbdbc>  // b.pmore
  40d940:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d944:	add	x9, x9, #0xc90
  40d948:	adr	x10, 40d960 <printf@plt+0xbc80>
  40d94c:	ldrb	w11, [x9, x8]
  40d950:	add	x10, x10, x11, lsl #2
  40d954:	mov	x20, x1
  40d958:	mov	x19, x0
  40d95c:	br	x10
  40d960:	ldr	x0, [x19, #16]
  40d964:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d968:	add	x1, x1, #0xca6
  40d96c:	b	40daec <printf@plt+0xbe0c>
  40d970:	ldr	x0, [x19, #16]
  40d974:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40d978:	add	x1, x1, #0x75d
  40d97c:	b	40daec <printf@plt+0xbe0c>
  40d980:	ldr	x21, [x20, #64]
  40d984:	cbz	x21, 40d99c <printf@plt+0xbcbc>
  40d988:	mov	x0, x21
  40d98c:	bl	40d710 <printf@plt+0xba30>
  40d990:	mov	x0, x21
  40d994:	bl	4180d8 <_ZdlPv@@Base>
  40d998:	str	xzr, [x20, #64]
  40d99c:	ldr	x0, [x19, #16]
  40d9a0:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d9a4:	add	x1, x1, #0x28e
  40d9a8:	bl	40f314 <printf@plt+0xd634>
  40d9ac:	ldr	x0, [x19, #16]
  40d9b0:	mov	w1, wzr
  40d9b4:	bl	40f6d0 <printf@plt+0xd9f0>
  40d9b8:	mov	w8, #0x1                   	// #1
  40d9bc:	str	w8, [x19, #44]
  40d9c0:	b	40da34 <printf@plt+0xbd54>
  40d9c4:	ldr	x0, [x19, #16]
  40d9c8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d9cc:	add	x1, x1, #0xcab
  40d9d0:	b	40daec <printf@plt+0xbe0c>
  40d9d4:	ldr	x0, [x19, #16]
  40d9d8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d9dc:	add	x1, x1, #0xcb2
  40d9e0:	b	40daec <printf@plt+0xbe0c>
  40d9e4:	ldr	x0, [x19, #16]
  40d9e8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d9ec:	add	x1, x1, #0xcb9
  40d9f0:	b	40daec <printf@plt+0xbe0c>
  40d9f4:	ldr	x0, [x19, #16]
  40d9f8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40d9fc:	add	x1, x1, #0xcbf
  40da00:	bl	40f314 <printf@plt+0xd634>
  40da04:	ldr	x0, [x19, #16]
  40da08:	mov	w1, #0x1                   	// #1
  40da0c:	mov	w21, #0x1                   	// #1
  40da10:	bl	40f6d0 <printf@plt+0xd9f0>
  40da14:	str	w21, [x19, #44]
  40da18:	ldr	x19, [x20, #64]
  40da1c:	cbz	x19, 40da30 <printf@plt+0xbd50>
  40da20:	mov	x0, x19
  40da24:	bl	40d710 <printf@plt+0xba30>
  40da28:	mov	x0, x19
  40da2c:	bl	4180d8 <_ZdlPv@@Base>
  40da30:	str	xzr, [x20, #64]
  40da34:	ldp	x20, x19, [sp, #32]
  40da38:	ldr	x21, [sp, #16]
  40da3c:	ldp	x29, x30, [sp], #48
  40da40:	ret
  40da44:	ldr	x8, [x19]
  40da48:	cbz	x8, 40da60 <printf@plt+0xbd80>
  40da4c:	ldr	w9, [x8]
  40da50:	cmp	w9, #0x6
  40da54:	b.eq	40da34 <printf@plt+0xbd54>  // b.none
  40da58:	ldr	x8, [x8, #72]
  40da5c:	cbnz	x8, 40da4c <printf@plt+0xbd6c>
  40da60:	ldr	x0, [x19, #16]
  40da64:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40da68:	add	x1, x1, #0xcc6
  40da6c:	b	40daec <printf@plt+0xbe0c>
  40da70:	ldr	x8, [x19]
  40da74:	cbz	x8, 40da8c <printf@plt+0xbdac>
  40da78:	ldr	w9, [x8]
  40da7c:	cmp	w9, #0x6
  40da80:	b.eq	40da34 <printf@plt+0xbd54>  // b.none
  40da84:	ldr	x8, [x8, #72]
  40da88:	cbnz	x8, 40da78 <printf@plt+0xbd98>
  40da8c:	ldr	x0, [x19, #16]
  40da90:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40da94:	add	x1, x1, #0xccf
  40da98:	b	40daec <printf@plt+0xbe0c>
  40da9c:	ldp	x20, x19, [sp, #32]
  40daa0:	ldr	x21, [sp, #16]
  40daa4:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  40daa8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40daac:	add	x1, x1, #0xa80
  40dab0:	add	x0, x0, #0xcd6
  40dab4:	mov	x2, x1
  40dab8:	mov	x3, x1
  40dabc:	ldp	x29, x30, [sp], #48
  40dac0:	b	412f50 <printf@plt+0x11270>
  40dac4:	ldr	x8, [x19]
  40dac8:	cbz	x8, 40dae0 <printf@plt+0xbe00>
  40dacc:	ldr	w9, [x8]
  40dad0:	cmp	w9, #0x6
  40dad4:	b.eq	40da34 <printf@plt+0xbd54>  // b.none
  40dad8:	ldr	x8, [x8, #72]
  40dadc:	cbnz	x8, 40dacc <printf@plt+0xbdec>
  40dae0:	ldr	x0, [x19, #16]
  40dae4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40dae8:	add	x1, x1, #0x755
  40daec:	ldp	x20, x19, [sp, #32]
  40daf0:	ldr	x21, [sp, #16]
  40daf4:	ldp	x29, x30, [sp], #48
  40daf8:	b	40f314 <printf@plt+0xd634>
  40dafc:	ldr	x8, [x0]
  40db00:	cbz	x8, 40db18 <printf@plt+0xbe38>
  40db04:	ldr	w9, [x8]
  40db08:	cmp	w9, #0x6
  40db0c:	b.eq	40db20 <printf@plt+0xbe40>  // b.none
  40db10:	ldr	x8, [x8, #72]
  40db14:	cbnz	x8, 40db04 <printf@plt+0xbe24>
  40db18:	mov	w0, wzr
  40db1c:	ret
  40db20:	mov	w0, #0x1                   	// #1
  40db24:	ret
  40db28:	stp	x29, x30, [sp, #-48]!
  40db2c:	str	x21, [sp, #16]
  40db30:	stp	x20, x19, [sp, #32]
  40db34:	mov	x29, sp
  40db38:	mov	w20, w3
  40db3c:	mov	x19, x0
  40db40:	cbz	x2, 40db74 <printf@plt+0xbe94>
  40db44:	ldrb	w8, [x2]
  40db48:	mov	x21, x2
  40db4c:	cbz	w8, 40db74 <printf@plt+0xbe94>
  40db50:	ldr	x0, [x19, #16]
  40db54:	bl	40f314 <printf@plt+0xd634>
  40db58:	ldr	x0, [x19, #16]
  40db5c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40db60:	add	x1, x1, #0x364
  40db64:	bl	40f314 <printf@plt+0xd634>
  40db68:	ldr	x0, [x19, #16]
  40db6c:	mov	x1, x21
  40db70:	b	40db78 <printf@plt+0xbe98>
  40db74:	ldr	x0, [x19, #16]
  40db78:	bl	40f314 <printf@plt+0xd634>
  40db7c:	cmp	w20, #0x1
  40db80:	b.ne	40dbb4 <printf@plt+0xbed4>  // b.any
  40db84:	ldr	x0, [x19, #16]
  40db88:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40db8c:	add	x1, x1, #0xb88
  40db90:	bl	40f314 <printf@plt+0xd634>
  40db94:	ldr	x0, [x19, #16]
  40db98:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40db9c:	add	x1, x1, #0xb9d
  40dba0:	bl	40f314 <printf@plt+0xd634>
  40dba4:	ldr	x0, [x19, #16]
  40dba8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40dbac:	add	x1, x1, #0xb1a
  40dbb0:	bl	40f314 <printf@plt+0xd634>
  40dbb4:	ldr	x0, [x19, #16]
  40dbb8:	ldp	x20, x19, [sp, #32]
  40dbbc:	ldr	x21, [sp, #16]
  40dbc0:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40dbc4:	add	x1, x1, #0x753
  40dbc8:	ldp	x29, x30, [sp], #48
  40dbcc:	b	40f314 <printf@plt+0xd634>
  40dbd0:	sub	sp, sp, #0x40
  40dbd4:	stp	x29, x30, [sp, #32]
  40dbd8:	stp	x20, x19, [sp, #48]
  40dbdc:	add	x29, sp, #0x20
  40dbe0:	mov	x19, x0
  40dbe4:	ldr	x0, [x0, #16]
  40dbe8:	mov	x20, x1
  40dbec:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40dbf0:	add	x1, x1, #0xce7
  40dbf4:	bl	40f314 <printf@plt+0xd634>
  40dbf8:	ldr	w8, [x20]
  40dbfc:	cbz	w8, 40dc50 <printf@plt+0xbf70>
  40dc00:	sub	x1, x29, #0x4
  40dc04:	sub	x2, x29, #0x8
  40dc08:	sub	x3, x29, #0xc
  40dc0c:	mov	x0, x20
  40dc10:	bl	412314 <printf@plt+0x10634>
  40dc14:	ldp	w9, w8, [x29, #-8]
  40dc18:	ldur	w10, [x29, #-12]
  40dc1c:	mov	w11, #0xff01                	// #65281
  40dc20:	movk	w11, #0xff00, lsl #16
  40dc24:	mul	x8, x8, x11
  40dc28:	mul	x9, x9, x11
  40dc2c:	mul	x10, x10, x11
  40dc30:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40dc34:	lsr	x2, x8, #40
  40dc38:	lsr	x3, x9, #40
  40dc3c:	lsr	x4, x10, #40
  40dc40:	add	x1, x1, #0x9fc
  40dc44:	add	x0, sp, #0xc
  40dc48:	bl	401a10 <sprintf@plt>
  40dc4c:	b	40dc64 <printf@plt+0xbf84>
  40dc50:	mov	w8, #0x3030                	// #12336
  40dc54:	movk	w8, #0x30, lsl #16
  40dc58:	mov	w9, #0x30303030            	// #808464432
  40dc5c:	stur	w8, [sp, #15]
  40dc60:	str	w9, [sp, #12]
  40dc64:	ldr	x0, [x19, #16]
  40dc68:	add	x1, sp, #0xc
  40dc6c:	bl	40f314 <printf@plt+0xd634>
  40dc70:	ldr	x0, [x19, #16]
  40dc74:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40dc78:	add	x1, x1, #0x752
  40dc7c:	bl	40f314 <printf@plt+0xd634>
  40dc80:	ldp	x20, x19, [sp, #48]
  40dc84:	ldp	x29, x30, [sp, #32]
  40dc88:	add	sp, sp, #0x40
  40dc8c:	ret
  40dc90:	stp	x29, x30, [sp, #-48]!
  40dc94:	str	x21, [sp, #16]
  40dc98:	stp	x20, x19, [sp, #32]
  40dc9c:	mov	x29, sp
  40dca0:	ldr	w8, [x1]
  40dca4:	cmp	w8, #0xa
  40dca8:	b.hi	40dcdc <printf@plt+0xbffc>  // b.pmore
  40dcac:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40dcb0:	add	x9, x9, #0xc9b
  40dcb4:	adr	x10, 40dccc <printf@plt+0xbfec>
  40dcb8:	ldrb	w11, [x9, x8]
  40dcbc:	add	x10, x10, x11, lsl #2
  40dcc0:	mov	x20, x1
  40dcc4:	mov	x19, x0
  40dcc8:	br	x10
  40dccc:	ldr	x2, [x20, #8]
  40dcd0:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40dcd4:	add	x1, x1, #0xcfd
  40dcd8:	b	40de20 <printf@plt+0xc140>
  40dcdc:	ldp	x20, x19, [sp, #32]
  40dce0:	ldr	x21, [sp, #16]
  40dce4:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  40dce8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40dcec:	add	x1, x1, #0xa80
  40dcf0:	add	x0, x0, #0xcd6
  40dcf4:	mov	x2, x1
  40dcf8:	mov	x3, x1
  40dcfc:	ldp	x29, x30, [sp], #48
  40dd00:	b	412f50 <printf@plt+0x11270>
  40dd04:	ldr	x2, [x20, #8]
  40dd08:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40dd0c:	add	x1, x1, #0xd00
  40dd10:	b	40de20 <printf@plt+0xc140>
  40dd14:	ldr	x0, [x19, #16]
  40dd18:	ldr	x21, [x20, #64]
  40dd1c:	bl	40f448 <printf@plt+0xd768>
  40dd20:	cbz	x21, 40de7c <printf@plt+0xc19c>
  40dd24:	ldr	x0, [x19, #16]
  40dd28:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40dd2c:	add	x1, x1, #0xd03
  40dd30:	bl	40f314 <printf@plt+0xd634>
  40dd34:	ldr	x0, [x20, #64]
  40dd38:	ldr	w1, [x19, #48]
  40dd3c:	bl	40d74c <printf@plt+0xba6c>
  40dd40:	ldr	x2, [x20, #8]
  40dd44:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40dd48:	add	x1, x1, #0xa1e
  40dd4c:	mov	w3, #0x2                   	// #2
  40dd50:	b	40de8c <printf@plt+0xc1ac>
  40dd54:	ldr	x2, [x20, #8]
  40dd58:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40dd5c:	add	x1, x1, #0xd07
  40dd60:	b	40de20 <printf@plt+0xc140>
  40dd64:	ldr	x2, [x20, #8]
  40dd68:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40dd6c:	add	x1, x1, #0xd0c
  40dd70:	b	40de20 <printf@plt+0xc140>
  40dd74:	ldr	x2, [x20, #8]
  40dd78:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40dd7c:	add	x1, x1, #0xd11
  40dd80:	b	40de20 <printf@plt+0xc140>
  40dd84:	ldr	x0, [x19, #16]
  40dd88:	mov	w1, #0x1                   	// #1
  40dd8c:	bl	40f6d0 <printf@plt+0xd9f0>
  40dd90:	ldr	x0, [x19, #16]
  40dd94:	bl	40f448 <printf@plt+0xd768>
  40dd98:	ldr	x0, [x19, #16]
  40dd9c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40dda0:	add	x1, x1, #0xd15
  40dda4:	bl	40f314 <printf@plt+0xd634>
  40dda8:	ldr	x0, [x20, #64]
  40ddac:	cbz	x0, 40dea0 <printf@plt+0xc1c0>
  40ddb0:	ldr	w1, [x19, #48]
  40ddb4:	bl	40d74c <printf@plt+0xba6c>
  40ddb8:	ldr	x2, [x20, #8]
  40ddbc:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40ddc0:	add	x1, x1, #0xa1e
  40ddc4:	mov	w3, #0x2                   	// #2
  40ddc8:	b	40deb0 <printf@plt+0xc1d0>
  40ddcc:	ldr	x8, [x19]
  40ddd0:	cbz	x8, 40dde8 <printf@plt+0xc108>
  40ddd4:	ldr	w9, [x8]
  40ddd8:	cmp	w9, #0x6
  40dddc:	b.eq	40de6c <printf@plt+0xc18c>  // b.none
  40dde0:	ldr	x8, [x8, #72]
  40dde4:	cbnz	x8, 40ddd4 <printf@plt+0xc0f4>
  40dde8:	ldr	x2, [x20, #8]
  40ddec:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40ddf0:	add	x1, x1, #0xd1a
  40ddf4:	b	40de20 <printf@plt+0xc140>
  40ddf8:	ldr	x8, [x19]
  40ddfc:	cbz	x8, 40de14 <printf@plt+0xc134>
  40de00:	ldr	w9, [x8]
  40de04:	cmp	w9, #0x6
  40de08:	b.eq	40de6c <printf@plt+0xc18c>  // b.none
  40de0c:	ldr	x8, [x8, #72]
  40de10:	cbnz	x8, 40de00 <printf@plt+0xc120>
  40de14:	ldr	x2, [x20, #8]
  40de18:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40de1c:	add	x1, x1, #0xd21
  40de20:	mov	x0, x19
  40de24:	ldp	x20, x19, [sp, #32]
  40de28:	ldr	x21, [sp, #16]
  40de2c:	mov	w3, #0x2                   	// #2
  40de30:	ldp	x29, x30, [sp], #48
  40de34:	b	40db28 <printf@plt+0xbe48>
  40de38:	ldr	x8, [x19]
  40de3c:	cbz	x8, 40de54 <printf@plt+0xc174>
  40de40:	ldr	w9, [x8]
  40de44:	cmp	w9, #0x6
  40de48:	b.eq	40de6c <printf@plt+0xc18c>  // b.none
  40de4c:	ldr	x8, [x8, #72]
  40de50:	cbnz	x8, 40de40 <printf@plt+0xc160>
  40de54:	add	x1, x20, #0x18
  40de58:	mov	x0, x19
  40de5c:	ldp	x20, x19, [sp, #32]
  40de60:	ldr	x21, [sp, #16]
  40de64:	ldp	x29, x30, [sp], #48
  40de68:	b	40dbd0 <printf@plt+0xbef0>
  40de6c:	ldp	x20, x19, [sp, #32]
  40de70:	ldr	x21, [sp, #16]
  40de74:	ldp	x29, x30, [sp], #48
  40de78:	ret
  40de7c:	ldr	x2, [x20, #8]
  40de80:	ldr	w3, [x19, #48]
  40de84:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40de88:	add	x1, x1, #0xd03
  40de8c:	mov	x0, x19
  40de90:	bl	40db28 <printf@plt+0xbe48>
  40de94:	ldr	x0, [x19, #16]
  40de98:	mov	w1, #0x1                   	// #1
  40de9c:	b	40dec0 <printf@plt+0xc1e0>
  40dea0:	ldr	x2, [x20, #8]
  40dea4:	ldr	w3, [x19, #48]
  40dea8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40deac:	add	x1, x1, #0xa1e
  40deb0:	mov	x0, x19
  40deb4:	bl	40db28 <printf@plt+0xbe48>
  40deb8:	ldr	x0, [x19, #16]
  40debc:	mov	w1, wzr
  40dec0:	ldp	x20, x19, [sp, #32]
  40dec4:	ldr	x21, [sp, #16]
  40dec8:	ldp	x29, x30, [sp], #48
  40decc:	b	40f6d0 <printf@plt+0xd9f0>
  40ded0:	ldr	x8, [x0]
  40ded4:	cbz	x8, 40deec <printf@plt+0xc20c>
  40ded8:	ldr	w9, [x8]
  40dedc:	cmp	w9, w1
  40dee0:	b.eq	40def4 <printf@plt+0xc214>  // b.none
  40dee4:	ldr	x8, [x8, #72]
  40dee8:	cbnz	x8, 40ded8 <printf@plt+0xc1f8>
  40deec:	mov	w0, wzr
  40def0:	ret
  40def4:	mov	w0, #0x1                   	// #1
  40def8:	ret
  40defc:	ldr	x8, [x0]
  40df00:	cbz	x8, 40df14 <printf@plt+0xc234>
  40df04:	ldr	x9, [x8, #64]
  40df08:	cbnz	x9, 40df1c <printf@plt+0xc23c>
  40df0c:	ldr	x8, [x8, #72]
  40df10:	cbnz	x8, 40df04 <printf@plt+0xc224>
  40df14:	mov	w0, wzr
  40df18:	ret
  40df1c:	mov	w0, #0x1                   	// #1
  40df20:	ret
  40df24:	ldr	w8, [x1]
  40df28:	orr	w8, w8, #0x4
  40df2c:	cmp	w8, #0x6
  40df30:	b.ne	40df4c <printf@plt+0xc26c>  // b.any
  40df34:	ldr	x8, [x0, #8]
  40df38:	cbz	x8, 40df4c <printf@plt+0xc26c>
  40df3c:	str	x1, [x8, #72]
  40df40:	str	x1, [x0, #8]
  40df44:	str	xzr, [x1, #72]
  40df48:	ret
  40df4c:	ldr	x8, [x0]
  40df50:	str	x8, [x1, #72]
  40df54:	cbnz	x8, 40df5c <printf@plt+0xc27c>
  40df58:	str	x1, [x0, #8]
  40df5c:	str	x1, [x0]
  40df60:	ret
  40df64:	stp	x29, x30, [sp, #-64]!
  40df68:	str	x23, [sp, #16]
  40df6c:	stp	x22, x21, [sp, #32]
  40df70:	stp	x20, x19, [sp, #48]
  40df74:	mov	x29, sp
  40df78:	mov	x19, x0
  40df7c:	mov	w0, #0x50                  	// #80
  40df80:	mov	x22, x3
  40df84:	mov	x23, x2
  40df88:	mov	w21, w1
  40df8c:	bl	418034 <_Znwm@@Base>
  40df90:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  40df94:	ldr	x8, [x8, #4056]
  40df98:	mov	x20, x0
  40df9c:	cmp	w21, #0x6
  40dfa0:	str	wzr, [x0, #24]
  40dfa4:	str	w21, [x0]
  40dfa8:	str	x23, [x0, #8]
  40dfac:	str	wzr, [x0, #16]
  40dfb0:	stp	x8, x22, [x0, #56]
  40dfb4:	b.ne	40dff8 <printf@plt+0xc318>  // b.any
  40dfb8:	ldr	x8, [x19]
  40dfbc:	cbz	x8, 40e004 <printf@plt+0xc324>
  40dfc0:	ldr	w9, [x8]
  40dfc4:	cmp	w9, #0x6
  40dfc8:	b.eq	40dfd8 <printf@plt+0xc2f8>  // b.none
  40dfcc:	ldr	x8, [x8, #72]
  40dfd0:	cbnz	x8, 40dfc0 <printf@plt+0xc2e0>
  40dfd4:	b	40e004 <printf@plt+0xc324>
  40dfd8:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  40dfdc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40dfe0:	add	x1, x1, #0xa80
  40dfe4:	add	x0, x0, #0xd26
  40dfe8:	mov	x2, x1
  40dfec:	mov	x3, x1
  40dff0:	bl	412fb8 <printf@plt+0x112d8>
  40dff4:	ldr	w21, [x20]
  40dff8:	orr	w8, w21, #0x4
  40dffc:	cmp	w8, #0x6
  40e000:	b.ne	40e01c <printf@plt+0xc33c>  // b.any
  40e004:	ldr	x8, [x19, #8]
  40e008:	cbz	x8, 40e01c <printf@plt+0xc33c>
  40e00c:	str	x20, [x8, #72]
  40e010:	str	x20, [x19, #8]
  40e014:	str	xzr, [x20, #72]
  40e018:	b	40e030 <printf@plt+0xc350>
  40e01c:	ldr	x8, [x19]
  40e020:	str	x8, [x20, #72]
  40e024:	cbnz	x8, 40e02c <printf@plt+0xc34c>
  40e028:	str	x20, [x19, #8]
  40e02c:	str	x20, [x19]
  40e030:	ldp	x20, x19, [sp, #48]
  40e034:	ldp	x22, x21, [sp, #32]
  40e038:	ldr	x23, [sp, #16]
  40e03c:	ldp	x29, x30, [sp], #64
  40e040:	ret
  40e044:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40e048:	add	x2, x2, #0xa1e
  40e04c:	mov	x3, xzr
  40e050:	b	40df64 <printf@plt+0xc284>
  40e054:	stp	x29, x30, [sp, #-32]!
  40e058:	stp	x20, x19, [sp, #16]
  40e05c:	mov	x29, sp
  40e060:	mov	x19, x0
  40e064:	mov	w0, #0x50                  	// #80
  40e068:	mov	x20, x1
  40e06c:	bl	418034 <_Znwm@@Base>
  40e070:	mov	w8, #0xa                   	// #10
  40e074:	str	xzr, [x0, #8]
  40e078:	str	w8, [x0]
  40e07c:	ldp	q0, q1, [x20]
  40e080:	ldr	x8, [x20, #32]
  40e084:	str	wzr, [x0, #16]
  40e088:	stur	q0, [x0, #24]
  40e08c:	stur	q1, [x0, #40]
  40e090:	stp	x8, xzr, [x0, #56]
  40e094:	ldr	x8, [x19]
  40e098:	str	x8, [x0, #72]
  40e09c:	cbnz	x8, 40e0a4 <printf@plt+0xc3c4>
  40e0a0:	str	x0, [x19, #8]
  40e0a4:	str	x0, [x19]
  40e0a8:	ldp	x20, x19, [sp, #16]
  40e0ac:	ldp	x29, x30, [sp], #32
  40e0b0:	ret
  40e0b4:	ldr	x8, [x0]
  40e0b8:	cbz	x8, 40e0cc <printf@plt+0xc3ec>
  40e0bc:	ldr	w9, [x8]
  40e0c0:	cbz	w9, 40e0e0 <printf@plt+0xc400>
  40e0c4:	ldr	x8, [x8, #72]
  40e0c8:	cbnz	x8, 40e0bc <printf@plt+0xc3dc>
  40e0cc:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40e0d0:	add	x2, x2, #0xa1e
  40e0d4:	mov	w1, wzr
  40e0d8:	mov	x3, xzr
  40e0dc:	b	40df64 <printf@plt+0xc284>
  40e0e0:	ret
  40e0e4:	ldr	x8, [x0]
  40e0e8:	cbz	x8, 40e100 <printf@plt+0xc420>
  40e0ec:	ldr	w9, [x8]
  40e0f0:	cmp	w9, #0x1
  40e0f4:	b.eq	40e114 <printf@plt+0xc434>  // b.none
  40e0f8:	ldr	x8, [x8, #72]
  40e0fc:	cbnz	x8, 40e0ec <printf@plt+0xc40c>
  40e100:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40e104:	add	x2, x2, #0xa1e
  40e108:	mov	w1, #0x1                   	// #1
  40e10c:	mov	x3, xzr
  40e110:	b	40df64 <printf@plt+0xc284>
  40e114:	ret
  40e118:	ldr	x8, [x0]
  40e11c:	cbz	x8, 40e154 <printf@plt+0xc474>
  40e120:	mov	x9, x8
  40e124:	ldr	w10, [x9]
  40e128:	cmp	w10, #0x5
  40e12c:	b.eq	40e150 <printf@plt+0xc470>  // b.none
  40e130:	ldr	x9, [x9, #72]
  40e134:	cbnz	x9, 40e124 <printf@plt+0xc444>
  40e138:	b	40e144 <printf@plt+0xc464>
  40e13c:	ldr	x8, [x8, #72]
  40e140:	cbz	x8, 40e154 <printf@plt+0xc474>
  40e144:	ldr	w9, [x8]
  40e148:	cmp	w9, #0x6
  40e14c:	b.ne	40e13c <printf@plt+0xc45c>  // b.any
  40e150:	ret
  40e154:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40e158:	add	x2, x2, #0xa1e
  40e15c:	mov	w1, #0x5                   	// #5
  40e160:	mov	x3, xzr
  40e164:	b	40df64 <printf@plt+0xc284>
  40e168:	stp	x29, x30, [sp, #-48]!
  40e16c:	str	x21, [sp, #16]
  40e170:	stp	x20, x19, [sp, #32]
  40e174:	mov	x29, sp
  40e178:	mov	w1, #0x5                   	// #5
  40e17c:	mov	x19, x0
  40e180:	bl	40e33c <printf@plt+0xc65c>
  40e184:	ldr	x8, [x19]
  40e188:	cbz	x8, 40e1dc <printf@plt+0xc4fc>
  40e18c:	mov	x9, x8
  40e190:	ldr	w10, [x9]
  40e194:	cmp	w10, #0x2
  40e198:	b.eq	40e1a8 <printf@plt+0xc4c8>  // b.none
  40e19c:	ldr	x9, [x9, #72]
  40e1a0:	cbnz	x9, 40e190 <printf@plt+0xc4b0>
  40e1a4:	b	40e1cc <printf@plt+0xc4ec>
  40e1a8:	ldr	w9, [x8]
  40e1ac:	cmp	w9, #0x2
  40e1b0:	b.eq	40e1fc <printf@plt+0xc51c>  // b.none
  40e1b4:	ldr	x8, [x8, #72]
  40e1b8:	cbnz	x8, 40e1a8 <printf@plt+0xc4c8>
  40e1bc:	mov	x20, xzr
  40e1c0:	b	40e204 <printf@plt+0xc524>
  40e1c4:	ldr	x8, [x8, #72]
  40e1c8:	cbz	x8, 40e1dc <printf@plt+0xc4fc>
  40e1cc:	ldr	w9, [x8]
  40e1d0:	cmp	w9, #0x6
  40e1d4:	b.ne	40e1c4 <printf@plt+0xc4e4>  // b.any
  40e1d8:	b	40e270 <printf@plt+0xc590>
  40e1dc:	mov	x0, x19
  40e1e0:	ldp	x20, x19, [sp, #32]
  40e1e4:	ldr	x21, [sp, #16]
  40e1e8:	mov	w1, #0x6                   	// #6
  40e1ec:	mov	x2, xzr
  40e1f0:	mov	x3, xzr
  40e1f4:	ldp	x29, x30, [sp], #48
  40e1f8:	b	40df64 <printf@plt+0xc284>
  40e1fc:	ldr	x20, [x8, #64]
  40e200:	str	xzr, [x8, #64]
  40e204:	ldr	w8, [x19, #48]
  40e208:	cbz	w8, 40e220 <printf@plt+0xc540>
  40e20c:	ldr	w8, [x19, #44]
  40e210:	cbz	w8, 40e220 <printf@plt+0xc540>
  40e214:	mov	w21, #0x1                   	// #1
  40e218:	str	wzr, [x19, #48]
  40e21c:	b	40e224 <printf@plt+0xc544>
  40e220:	mov	w21, wzr
  40e224:	mov	w8, #0x1                   	// #1
  40e228:	mov	w1, #0x2                   	// #2
  40e22c:	mov	x0, x19
  40e230:	str	w8, [x19, #28]
  40e234:	bl	40e33c <printf@plt+0xc65c>
  40e238:	ldr	x8, [x19]
  40e23c:	str	wzr, [x19, #48]
  40e240:	cbz	x8, 40e258 <printf@plt+0xc578>
  40e244:	ldr	w9, [x8]
  40e248:	cmp	w9, #0x6
  40e24c:	b.eq	40e26c <printf@plt+0xc58c>  // b.none
  40e250:	ldr	x8, [x8, #72]
  40e254:	cbnz	x8, 40e244 <printf@plt+0xc564>
  40e258:	mov	w1, #0x6                   	// #6
  40e25c:	mov	x0, x19
  40e260:	mov	x2, xzr
  40e264:	mov	x3, x20
  40e268:	bl	40df64 <printf@plt+0xc284>
  40e26c:	str	w21, [x19, #48]
  40e270:	ldp	x20, x19, [sp, #32]
  40e274:	ldr	x21, [sp, #16]
  40e278:	ldp	x29, x30, [sp], #48
  40e27c:	ret
  40e280:	mov	w1, #0x5                   	// #5
  40e284:	b	40e33c <printf@plt+0xc65c>
  40e288:	ldr	x8, [x0]
  40e28c:	cbz	x8, 40e2a4 <printf@plt+0xc5c4>
  40e290:	ldr	w9, [x8]
  40e294:	cmp	w9, w1
  40e298:	b.eq	40e2ac <printf@plt+0xc5cc>  // b.none
  40e29c:	ldr	x8, [x8, #72]
  40e2a0:	cbnz	x8, 40e290 <printf@plt+0xc5b0>
  40e2a4:	mov	x0, xzr
  40e2a8:	ret
  40e2ac:	ldr	x0, [x8, #64]
  40e2b0:	str	xzr, [x8, #64]
  40e2b4:	ret
  40e2b8:	ldr	w8, [x0, #48]
  40e2bc:	cbz	w8, 40e2d4 <printf@plt+0xc5f4>
  40e2c0:	ldr	w8, [x0, #44]
  40e2c4:	cbz	w8, 40e2d4 <printf@plt+0xc5f4>
  40e2c8:	str	wzr, [x0, #48]
  40e2cc:	mov	w0, #0x1                   	// #1
  40e2d0:	ret
  40e2d4:	mov	w0, wzr
  40e2d8:	ret
  40e2dc:	stp	x29, x30, [sp, #-32]!
  40e2e0:	str	x19, [sp, #16]
  40e2e4:	mov	x29, sp
  40e2e8:	mov	w8, #0x1                   	// #1
  40e2ec:	mov	w1, #0x2                   	// #2
  40e2f0:	mov	x19, x0
  40e2f4:	str	w8, [x0, #28]
  40e2f8:	bl	40e33c <printf@plt+0xc65c>
  40e2fc:	str	wzr, [x19, #48]
  40e300:	ldr	x19, [sp, #16]
  40e304:	ldp	x29, x30, [sp], #32
  40e308:	ret
  40e30c:	stp	x29, x30, [sp, #-32]!
  40e310:	stp	x20, x19, [sp, #16]
  40e314:	mov	x29, sp
  40e318:	mov	x19, x1
  40e31c:	mov	w1, #0xa                   	// #10
  40e320:	mov	x20, x0
  40e324:	bl	40e33c <printf@plt+0xc65c>
  40e328:	mov	x0, x20
  40e32c:	mov	x1, x19
  40e330:	ldp	x20, x19, [sp, #16]
  40e334:	ldp	x29, x30, [sp], #32
  40e338:	b	40e054 <printf@plt+0xc374>
  40e33c:	stp	x29, x30, [sp, #-64]!
  40e340:	str	x23, [sp, #16]
  40e344:	stp	x22, x21, [sp, #32]
  40e348:	stp	x20, x19, [sp, #48]
  40e34c:	mov	x29, sp
  40e350:	ldr	x8, [x0]
  40e354:	cbz	x8, 40e378 <printf@plt+0xc698>
  40e358:	mov	x19, x0
  40e35c:	mov	w21, w1
  40e360:	mov	x9, x8
  40e364:	ldr	w10, [x9]
  40e368:	cmp	w10, w21
  40e36c:	b.eq	40e380 <printf@plt+0xc6a0>  // b.none
  40e370:	ldr	x9, [x9, #72]
  40e374:	cbnz	x9, 40e364 <printf@plt+0xc684>
  40e378:	mov	x21, xzr
  40e37c:	b	40e4a8 <printf@plt+0xc7c8>
  40e380:	ldr	w9, [x8]
  40e384:	cmp	w9, w21
  40e388:	b.ne	40e394 <printf@plt+0xc6b4>  // b.any
  40e38c:	mov	x20, xzr
  40e390:	b	40e3e8 <printf@plt+0xc708>
  40e394:	mov	x22, xzr
  40e398:	mov	w9, #0x1                   	// #1
  40e39c:	cbz	w9, 40e3a8 <printf@plt+0xc6c8>
  40e3a0:	ldr	w9, [x8, #16]
  40e3a4:	cbz	w9, 40e3c0 <printf@plt+0xc6e0>
  40e3a8:	mov	x0, x19
  40e3ac:	mov	x1, x8
  40e3b0:	bl	40d924 <printf@plt+0xbc44>
  40e3b4:	ldr	x20, [x19]
  40e3b8:	mov	w9, wzr
  40e3bc:	b	40e3c8 <printf@plt+0xc6e8>
  40e3c0:	mov	w9, #0x1                   	// #1
  40e3c4:	mov	x20, x8
  40e3c8:	ldr	x8, [x20, #72]
  40e3cc:	str	x8, [x19]
  40e3d0:	cbz	x8, 40e454 <printf@plt+0xc774>
  40e3d4:	str	x22, [x20, #72]
  40e3d8:	ldr	w10, [x8]
  40e3dc:	mov	x22, x20
  40e3e0:	cmp	w10, w21
  40e3e4:	b.ne	40e39c <printf@plt+0xc6bc>  // b.any
  40e3e8:	ldr	w9, [x8, #16]
  40e3ec:	cbz	w9, 40e3fc <printf@plt+0xc71c>
  40e3f0:	mov	x0, x19
  40e3f4:	mov	x1, x8
  40e3f8:	bl	40d924 <printf@plt+0xbc44>
  40e3fc:	ldr	x22, [x19]
  40e400:	cmp	w21, #0x2
  40e404:	b.ne	40e410 <printf@plt+0xc730>  // b.any
  40e408:	ldr	x21, [x22, #8]
  40e40c:	b	40e414 <printf@plt+0xc734>
  40e410:	mov	x21, xzr
  40e414:	ldr	x8, [x22, #72]
  40e418:	str	x8, [x19]
  40e41c:	cbnz	x8, 40e424 <printf@plt+0xc744>
  40e420:	str	xzr, [x19, #8]
  40e424:	ldr	x23, [x22, #64]
  40e428:	cbz	x23, 40e43c <printf@plt+0xc75c>
  40e42c:	mov	x0, x23
  40e430:	bl	40d710 <printf@plt+0xba30>
  40e434:	mov	x0, x23
  40e438:	bl	4180d8 <_ZdlPv@@Base>
  40e43c:	add	x0, x22, #0x18
  40e440:	bl	412048 <printf@plt+0x10368>
  40e444:	mov	x0, x22
  40e448:	bl	4180d8 <_ZdlPv@@Base>
  40e44c:	cbnz	x20, 40e460 <printf@plt+0xc780>
  40e450:	b	40e4a8 <printf@plt+0xc7c8>
  40e454:	mov	x21, xzr
  40e458:	str	xzr, [x19, #8]
  40e45c:	str	x22, [x20, #72]
  40e460:	ldr	w1, [x20]
  40e464:	cmp	w1, #0xa
  40e468:	b.ne	40e47c <printf@plt+0xc79c>  // b.any
  40e46c:	add	x1, x20, #0x18
  40e470:	mov	x0, x19
  40e474:	bl	40e054 <printf@plt+0xc374>
  40e478:	b	40e48c <printf@plt+0xc7ac>
  40e47c:	ldr	x2, [x20, #8]
  40e480:	ldr	x3, [x20, #64]
  40e484:	mov	x0, x19
  40e488:	bl	40df64 <printf@plt+0xc284>
  40e48c:	ldr	x22, [x20, #72]
  40e490:	add	x0, x20, #0x18
  40e494:	bl	412048 <printf@plt+0x10368>
  40e498:	mov	x0, x20
  40e49c:	bl	4180d8 <_ZdlPv@@Base>
  40e4a0:	mov	x20, x22
  40e4a4:	cbnz	x22, 40e460 <printf@plt+0xc780>
  40e4a8:	mov	x0, x21
  40e4ac:	ldp	x20, x19, [sp, #48]
  40e4b0:	ldp	x22, x21, [sp, #32]
  40e4b4:	ldr	x23, [sp, #16]
  40e4b8:	ldp	x29, x30, [sp], #64
  40e4bc:	ret
  40e4c0:	mov	w1, #0xa                   	// #10
  40e4c4:	b	40e33c <printf@plt+0xc65c>
  40e4c8:	mov	w1, #0x1                   	// #1
  40e4cc:	b	40e33c <printf@plt+0xc65c>
  40e4d0:	mov	w1, wzr
  40e4d4:	b	40e33c <printf@plt+0xc65c>
  40e4d8:	mov	w1, #0x4                   	// #4
  40e4dc:	b	40e33c <printf@plt+0xc65c>
  40e4e0:	mov	w1, #0x3                   	// #3
  40e4e4:	b	40e33c <printf@plt+0xc65c>
  40e4e8:	mov	w1, #0x6                   	// #6
  40e4ec:	b	40e33c <printf@plt+0xc65c>
  40e4f0:	mov	w1, #0x7                   	// #7
  40e4f4:	b	40e33c <printf@plt+0xc65c>
  40e4f8:	mov	w1, #0x8                   	// #8
  40e4fc:	b	40e33c <printf@plt+0xc65c>
  40e500:	stp	x29, x30, [sp, #-32]!
  40e504:	stp	x20, x19, [sp, #16]
  40e508:	mov	x29, sp
  40e50c:	cbz	x1, 40e51c <printf@plt+0xc83c>
  40e510:	ldr	w8, [x1, #16]
  40e514:	mov	x19, x1
  40e518:	cbz	w8, 40e528 <printf@plt+0xc848>
  40e51c:	ldp	x20, x19, [sp, #16]
  40e520:	ldp	x29, x30, [sp], #32
  40e524:	ret
  40e528:	ldr	x1, [x19, #72]
  40e52c:	mov	x20, x0
  40e530:	bl	40e500 <printf@plt+0xc820>
  40e534:	mov	w8, #0x1                   	// #1
  40e538:	str	w8, [x19, #16]
  40e53c:	mov	x0, x20
  40e540:	mov	x1, x19
  40e544:	ldp	x20, x19, [sp, #16]
  40e548:	ldp	x29, x30, [sp], #32
  40e54c:	b	40dc90 <printf@plt+0xbfb0>
  40e550:	stp	x29, x30, [sp, #-48]!
  40e554:	stp	x22, x21, [sp, #16]
  40e558:	stp	x20, x19, [sp, #32]
  40e55c:	mov	x29, sp
  40e560:	ldr	x8, [x0]
  40e564:	mov	w20, w2
  40e568:	mov	x19, x0
  40e56c:	mov	x21, x1
  40e570:	cbz	x8, 40e5a4 <printf@plt+0xc8c4>
  40e574:	mov	x9, x8
  40e578:	ldr	w10, [x9]
  40e57c:	cmp	w10, #0x2
  40e580:	b.eq	40e5c0 <printf@plt+0xc8e0>  // b.none
  40e584:	ldr	x9, [x9, #72]
  40e588:	cbnz	x9, 40e578 <printf@plt+0xc898>
  40e58c:	mov	x9, x8
  40e590:	ldr	w10, [x9]
  40e594:	cmp	w10, #0x6
  40e598:	b.eq	40e5c0 <printf@plt+0xc8e0>  // b.none
  40e59c:	ldr	x9, [x9, #72]
  40e5a0:	cbnz	x9, 40e590 <printf@plt+0xc8b0>
  40e5a4:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40e5a8:	add	x1, x1, #0xa1e
  40e5ac:	mov	x0, x19
  40e5b0:	mov	x2, xzr
  40e5b4:	mov	w3, wzr
  40e5b8:	bl	40e764 <printf@plt+0xca84>
  40e5bc:	ldr	x8, [x19]
  40e5c0:	cbz	x8, 40e5dc <printf@plt+0xc8fc>
  40e5c4:	mov	x9, x8
  40e5c8:	ldr	w10, [x9]
  40e5cc:	cmp	w10, #0x9
  40e5d0:	b.eq	40e5ec <printf@plt+0xc90c>  // b.none
  40e5d4:	ldr	x9, [x9, #72]
  40e5d8:	cbnz	x9, 40e5c8 <printf@plt+0xc8e8>
  40e5dc:	mov	x0, x19
  40e5e0:	mov	x1, x8
  40e5e4:	bl	40e500 <printf@plt+0xc820>
  40e5e8:	b	40e654 <printf@plt+0xc974>
  40e5ec:	mov	x0, x19
  40e5f0:	bl	40e688 <printf@plt+0xc9a8>
  40e5f4:	ldr	x1, [x19]
  40e5f8:	mov	w22, w0
  40e5fc:	mov	x0, x19
  40e600:	bl	40e500 <printf@plt+0xc820>
  40e604:	cbz	w22, 40e654 <printf@plt+0xc974>
  40e608:	ldr	x8, [x19]
  40e60c:	cbz	x8, 40e624 <printf@plt+0xc944>
  40e610:	ldr	w9, [x8]
  40e614:	cmp	w9, #0x6
  40e618:	b.eq	40e63c <printf@plt+0xc95c>  // b.none
  40e61c:	ldr	x8, [x8, #72]
  40e620:	cbnz	x8, 40e610 <printf@plt+0xc930>
  40e624:	ldr	w8, [x19, #24]
  40e628:	ldr	x0, [x19, #16]
  40e62c:	cbz	w8, 40e644 <printf@plt+0xc964>
  40e630:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40e634:	add	x1, x1, #0xd4a
  40e638:	b	40e64c <printf@plt+0xc96c>
  40e63c:	ldr	x0, [x19, #16]
  40e640:	b	40e650 <printf@plt+0xc970>
  40e644:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40e648:	add	x1, x1, #0xd44
  40e64c:	bl	40f314 <printf@plt+0xd634>
  40e650:	bl	40f448 <printf@plt+0xd768>
  40e654:	ldr	x0, [x19, #16]
  40e658:	mov	x1, x21
  40e65c:	mov	w2, w20
  40e660:	bl	40f5c8 <printf@plt+0xd8e8>
  40e664:	str	wzr, [x19, #28]
  40e668:	str	wzr, [x19, #44]
  40e66c:	ldp	x20, x19, [sp, #32]
  40e670:	ldp	x22, x21, [sp, #16]
  40e674:	ldp	x29, x30, [sp], #48
  40e678:	ret
  40e67c:	mov	w3, w2
  40e680:	mov	x2, xzr
  40e684:	b	40e764 <printf@plt+0xca84>
  40e688:	stp	x29, x30, [sp, #-32]!
  40e68c:	stp	x20, x19, [sp, #16]
  40e690:	mov	x29, sp
  40e694:	ldr	x8, [x0]
  40e698:	cbz	x8, 40e74c <printf@plt+0xca6c>
  40e69c:	ldr	w9, [x8]
  40e6a0:	cmp	w9, #0x9
  40e6a4:	b.ne	40e6b4 <printf@plt+0xc9d4>  // b.any
  40e6a8:	mov	x9, xzr
  40e6ac:	mov	x19, x8
  40e6b0:	b	40e6d0 <printf@plt+0xc9f0>
  40e6b4:	mov	x19, x8
  40e6b8:	mov	x9, x19
  40e6bc:	ldr	x19, [x19, #72]
  40e6c0:	cbz	x19, 40e74c <printf@plt+0xca6c>
  40e6c4:	ldr	w10, [x19]
  40e6c8:	cmp	w10, #0x9
  40e6cc:	b.ne	40e6b8 <printf@plt+0xc9d8>  // b.any
  40e6d0:	cmp	x19, x8
  40e6d4:	b.eq	40e6f4 <printf@plt+0xca14>  // b.none
  40e6d8:	cbz	x9, 40e708 <printf@plt+0xca28>
  40e6dc:	ldr	x8, [x19, #72]
  40e6e0:	str	x8, [x9, #72]
  40e6e4:	ldr	x20, [x19, #72]
  40e6e8:	cbnz	x8, 40e728 <printf@plt+0xca48>
  40e6ec:	str	x9, [x0, #8]
  40e6f0:	b	40e728 <printf@plt+0xca48>
  40e6f4:	ldr	x20, [x8, #72]
  40e6f8:	str	x20, [x0]
  40e6fc:	cbnz	x20, 40e728 <printf@plt+0xca48>
  40e700:	str	xzr, [x0, #8]
  40e704:	b	40e728 <printf@plt+0xca48>
  40e708:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  40e70c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40e710:	add	x1, x1, #0xa80
  40e714:	add	x0, x0, #0xd4f
  40e718:	mov	x2, x1
  40e71c:	mov	x3, x1
  40e720:	bl	412f50 <printf@plt+0x11270>
  40e724:	mov	x20, xzr
  40e728:	add	x0, x19, #0x18
  40e72c:	bl	412048 <printf@plt+0x10368>
  40e730:	mov	x0, x19
  40e734:	bl	4180d8 <_ZdlPv@@Base>
  40e738:	cbz	x20, 40e74c <printf@plt+0xca6c>
  40e73c:	ldr	w8, [x20, #16]
  40e740:	cbnz	w8, 40e75c <printf@plt+0xca7c>
  40e744:	ldr	x20, [x20, #72]
  40e748:	cbnz	x20, 40e73c <printf@plt+0xca5c>
  40e74c:	mov	w0, wzr
  40e750:	ldp	x20, x19, [sp, #16]
  40e754:	ldp	x29, x30, [sp], #32
  40e758:	ret
  40e75c:	mov	w0, #0x1                   	// #1
  40e760:	b	40e750 <printf@plt+0xca70>
  40e764:	stp	x29, x30, [sp, #-64]!
  40e768:	str	x23, [sp, #16]
  40e76c:	stp	x22, x21, [sp, #32]
  40e770:	stp	x20, x19, [sp, #48]
  40e774:	mov	x29, sp
  40e778:	ldr	x8, [x0]
  40e77c:	mov	w19, w3
  40e780:	mov	x21, x2
  40e784:	mov	x20, x0
  40e788:	mov	x22, x1
  40e78c:	cbz	x8, 40e828 <printf@plt+0xcb48>
  40e790:	mov	x9, x8
  40e794:	ldr	w10, [x9]
  40e798:	cmp	w10, #0x2
  40e79c:	b.eq	40e848 <printf@plt+0xcb68>  // b.none
  40e7a0:	ldr	x9, [x9, #72]
  40e7a4:	cbnz	x9, 40e794 <printf@plt+0xcab4>
  40e7a8:	mov	x9, x8
  40e7ac:	ldr	w10, [x9]
  40e7b0:	cmp	w10, #0x6
  40e7b4:	b.eq	40e7cc <printf@plt+0xcaec>  // b.none
  40e7b8:	ldr	x9, [x9, #72]
  40e7bc:	cbnz	x9, 40e7ac <printf@plt+0xcacc>
  40e7c0:	b	40e828 <printf@plt+0xcb48>
  40e7c4:	ldr	x8, [x8, #72]
  40e7c8:	cbz	x8, 40e7e4 <printf@plt+0xcb04>
  40e7cc:	ldr	w9, [x8]
  40e7d0:	cmp	w9, #0x6
  40e7d4:	b.ne	40e7c4 <printf@plt+0xcae4>  // b.any
  40e7d8:	ldr	x23, [x8, #64]
  40e7dc:	str	xzr, [x8, #64]
  40e7e0:	b	40e7e8 <printf@plt+0xcb08>
  40e7e4:	mov	x23, xzr
  40e7e8:	mov	w1, #0x6                   	// #6
  40e7ec:	mov	x0, x20
  40e7f0:	bl	40e33c <printf@plt+0xc65c>
  40e7f4:	cbz	x22, 40e800 <printf@plt+0xcb20>
  40e7f8:	ldrb	w8, [x22]
  40e7fc:	cbnz	w8, 40e80c <printf@plt+0xcb2c>
  40e800:	cbz	x21, 40e824 <printf@plt+0xcb44>
  40e804:	cmp	x23, x21
  40e808:	b.eq	40e824 <printf@plt+0xcb44>  // b.none
  40e80c:	cbz	x23, 40e828 <printf@plt+0xcb48>
  40e810:	mov	x0, x23
  40e814:	bl	40d710 <printf@plt+0xba30>
  40e818:	mov	x0, x23
  40e81c:	bl	4180d8 <_ZdlPv@@Base>
  40e820:	b	40e828 <printf@plt+0xcb48>
  40e824:	mov	x21, x23
  40e828:	mov	x0, x20
  40e82c:	bl	40e85c <printf@plt+0xcb7c>
  40e830:	mov	w1, #0x2                   	// #2
  40e834:	mov	x0, x20
  40e838:	mov	x2, x22
  40e83c:	mov	x3, x21
  40e840:	bl	40df64 <printf@plt+0xc284>
  40e844:	str	w19, [x20, #48]
  40e848:	ldp	x20, x19, [sp, #48]
  40e84c:	ldp	x22, x21, [sp, #32]
  40e850:	ldr	x23, [sp, #16]
  40e854:	ldp	x29, x30, [sp], #64
  40e858:	ret
  40e85c:	stp	x29, x30, [sp, #-32]!
  40e860:	str	x19, [sp, #16]
  40e864:	mov	x29, sp
  40e868:	ldr	x1, [x0]
  40e86c:	cbz	x1, 40e950 <printf@plt+0xcc70>
  40e870:	mov	x19, x0
  40e874:	mov	x8, x1
  40e878:	ldr	w9, [x8]
  40e87c:	cmp	w9, #0x3
  40e880:	b.eq	40e890 <printf@plt+0xcbb0>  // b.none
  40e884:	ldr	x8, [x8, #72]
  40e888:	cbnz	x8, 40e878 <printf@plt+0xcb98>
  40e88c:	b	40e8a8 <printf@plt+0xcbc8>
  40e890:	mov	x8, x1
  40e894:	ldr	w9, [x8]
  40e898:	cmp	w9, #0x3
  40e89c:	b.eq	40e8b0 <printf@plt+0xcbd0>  // b.none
  40e8a0:	ldr	x8, [x8, #72]
  40e8a4:	cbnz	x8, 40e894 <printf@plt+0xcbb4>
  40e8a8:	cbnz	x1, 40e8c4 <printf@plt+0xcbe4>
  40e8ac:	b	40e950 <printf@plt+0xcc70>
  40e8b0:	mov	x0, x19
  40e8b4:	mov	x1, x8
  40e8b8:	bl	40ec24 <printf@plt+0xcf44>
  40e8bc:	ldr	x1, [x19]
  40e8c0:	cbz	x1, 40e950 <printf@plt+0xcc70>
  40e8c4:	mov	x8, x1
  40e8c8:	ldr	w9, [x8]
  40e8cc:	cmp	w9, #0x4
  40e8d0:	b.eq	40e8e0 <printf@plt+0xcc00>  // b.none
  40e8d4:	ldr	x8, [x8, #72]
  40e8d8:	cbnz	x8, 40e8c8 <printf@plt+0xcbe8>
  40e8dc:	b	40e8f8 <printf@plt+0xcc18>
  40e8e0:	mov	x8, x1
  40e8e4:	ldr	w9, [x8]
  40e8e8:	cmp	w9, #0x4
  40e8ec:	b.eq	40e93c <printf@plt+0xcc5c>  // b.none
  40e8f0:	ldr	x8, [x8, #72]
  40e8f4:	cbnz	x8, 40e8e4 <printf@plt+0xcc04>
  40e8f8:	cbz	x1, 40e950 <printf@plt+0xcc70>
  40e8fc:	mov	x8, x1
  40e900:	ldr	w9, [x8]
  40e904:	cmp	w9, #0x6
  40e908:	b.eq	40e920 <printf@plt+0xcc40>  // b.none
  40e90c:	ldr	x8, [x8, #72]
  40e910:	cbnz	x8, 40e900 <printf@plt+0xcc20>
  40e914:	b	40e950 <printf@plt+0xcc70>
  40e918:	ldr	x1, [x1, #72]
  40e91c:	cbz	x1, 40e950 <printf@plt+0xcc70>
  40e920:	ldr	w8, [x1]
  40e924:	cmp	w8, #0x6
  40e928:	b.ne	40e918 <printf@plt+0xcc38>  // b.any
  40e92c:	mov	x0, x19
  40e930:	ldr	x19, [sp, #16]
  40e934:	ldp	x29, x30, [sp], #32
  40e938:	b	40ec24 <printf@plt+0xcf44>
  40e93c:	mov	x0, x19
  40e940:	mov	x1, x8
  40e944:	bl	40ec24 <printf@plt+0xcf44>
  40e948:	ldr	x1, [x19]
  40e94c:	cbnz	x1, 40e8fc <printf@plt+0xcc1c>
  40e950:	ldr	x19, [sp, #16]
  40e954:	ldp	x29, x30, [sp], #32
  40e958:	ret
  40e95c:	stp	x29, x30, [sp, #-80]!
  40e960:	stp	x26, x25, [sp, #16]
  40e964:	stp	x24, x23, [sp, #32]
  40e968:	stp	x22, x21, [sp, #48]
  40e96c:	stp	x20, x19, [sp, #64]
  40e970:	mov	x29, sp
  40e974:	mov	w19, w6
  40e978:	mov	x20, x2
  40e97c:	mov	x21, x0
  40e980:	cbz	w3, 40e9b8 <printf@plt+0xccd8>
  40e984:	mov	w0, #0x18                  	// #24
  40e988:	mov	w23, w5
  40e98c:	mov	w24, w4
  40e990:	mov	w25, w3
  40e994:	mov	x26, x1
  40e998:	bl	418034 <_Znwm@@Base>
  40e99c:	mov	x22, x0
  40e9a0:	mov	x1, x26
  40e9a4:	mov	w2, w25
  40e9a8:	mov	w3, w24
  40e9ac:	mov	w4, w23
  40e9b0:	bl	40d648 <printf@plt+0xb968>
  40e9b4:	b	40e9bc <printf@plt+0xccdc>
  40e9b8:	mov	x22, xzr
  40e9bc:	mov	x0, x21
  40e9c0:	mov	x1, x20
  40e9c4:	mov	x2, x22
  40e9c8:	mov	w3, w19
  40e9cc:	ldp	x20, x19, [sp, #64]
  40e9d0:	ldp	x22, x21, [sp, #48]
  40e9d4:	ldp	x24, x23, [sp, #32]
  40e9d8:	ldp	x26, x25, [sp, #16]
  40e9dc:	ldp	x29, x30, [sp], #80
  40e9e0:	b	40e764 <printf@plt+0xca84>
  40e9e4:	mov	x19, x0
  40e9e8:	mov	x0, x22
  40e9ec:	bl	4180d8 <_ZdlPv@@Base>
  40e9f0:	mov	x0, x19
  40e9f4:	bl	401c50 <_Unwind_Resume@plt>
  40e9f8:	str	wzr, [x0, #48]
  40e9fc:	ret
  40ea00:	stp	x29, x30, [sp, #-48]!
  40ea04:	str	x21, [sp, #16]
  40ea08:	stp	x20, x19, [sp, #32]
  40ea0c:	mov	x29, sp
  40ea10:	ldr	x8, [x0]
  40ea14:	mov	x19, x0
  40ea18:	cbz	x8, 40ea58 <printf@plt+0xcd78>
  40ea1c:	mov	x9, x8
  40ea20:	ldr	w10, [x9]
  40ea24:	cmp	w10, #0x6
  40ea28:	b.eq	40ea90 <printf@plt+0xcdb0>  // b.none
  40ea2c:	ldr	x9, [x9, #72]
  40ea30:	cbnz	x9, 40ea20 <printf@plt+0xcd40>
  40ea34:	b	40ea40 <printf@plt+0xcd60>
  40ea38:	ldr	x8, [x8, #72]
  40ea3c:	cbz	x8, 40ea58 <printf@plt+0xcd78>
  40ea40:	ldr	w9, [x8]
  40ea44:	cmp	w9, #0x2
  40ea48:	b.ne	40ea38 <printf@plt+0xcd58>  // b.any
  40ea4c:	ldr	x20, [x8, #64]
  40ea50:	str	xzr, [x8, #64]
  40ea54:	b	40ea5c <printf@plt+0xcd7c>
  40ea58:	mov	x20, xzr
  40ea5c:	mov	w8, #0x1                   	// #1
  40ea60:	mov	x21, x19
  40ea64:	mov	w1, #0x2                   	// #2
  40ea68:	mov	x0, x19
  40ea6c:	str	w8, [x21, #28]!
  40ea70:	bl	40e33c <printf@plt+0xc65c>
  40ea74:	mov	x1, x0
  40ea78:	mov	w3, #0x1                   	// #1
  40ea7c:	mov	x0, x19
  40ea80:	mov	x2, x20
  40ea84:	str	wzr, [x19, #48]
  40ea88:	bl	40e764 <printf@plt+0xca84>
  40ea8c:	b	40eab0 <printf@plt+0xcdd0>
  40ea90:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40ea94:	add	x1, x1, #0xa1e
  40ea98:	mov	x0, x19
  40ea9c:	mov	w2, wzr
  40eaa0:	bl	40e550 <printf@plt+0xc870>
  40eaa4:	ldr	x0, [x19, #16]
  40eaa8:	bl	40f4f0 <printf@plt+0xd810>
  40eaac:	add	x21, x19, #0x1c
  40eab0:	mov	w8, #0x1                   	// #1
  40eab4:	str	w8, [x21]
  40eab8:	ldp	x20, x19, [sp, #32]
  40eabc:	ldr	x21, [sp, #16]
  40eac0:	ldp	x29, x30, [sp], #48
  40eac4:	ret
  40eac8:	stp	x29, x30, [sp, #-32]!
  40eacc:	str	x19, [sp, #16]
  40ead0:	mov	x29, sp
  40ead4:	ldr	x8, [x0]
  40ead8:	mov	x19, x0
  40eadc:	cbz	x8, 40eaf8 <printf@plt+0xce18>
  40eae0:	mov	x9, x8
  40eae4:	ldr	w10, [x9]
  40eae8:	cmp	w10, #0x6
  40eaec:	b.eq	40eb30 <printf@plt+0xce50>  // b.none
  40eaf0:	ldr	x9, [x9, #72]
  40eaf4:	cbnz	x9, 40eae4 <printf@plt+0xce04>
  40eaf8:	ldr	w9, [x19, #28]
  40eafc:	cbnz	w9, 40eb30 <printf@plt+0xce50>
  40eb00:	cbz	x8, 40eb18 <printf@plt+0xce38>
  40eb04:	ldr	w9, [x8]
  40eb08:	cmp	w9, #0x9
  40eb0c:	b.eq	40eb30 <printf@plt+0xce50>  // b.none
  40eb10:	ldr	x8, [x8, #72]
  40eb14:	cbnz	x8, 40eb04 <printf@plt+0xce24>
  40eb18:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40eb1c:	add	x2, x2, #0xa1e
  40eb20:	mov	w1, #0x9                   	// #9
  40eb24:	mov	x0, x19
  40eb28:	mov	x3, xzr
  40eb2c:	bl	40df64 <printf@plt+0xc284>
  40eb30:	mov	w8, #0x1                   	// #1
  40eb34:	str	w8, [x19, #28]
  40eb38:	ldr	x19, [sp, #16]
  40eb3c:	ldp	x29, x30, [sp], #32
  40eb40:	ret
  40eb44:	ldr	w8, [x0, #28]
  40eb48:	cmp	w8, #0x0
  40eb4c:	cset	w0, eq  // eq = none
  40eb50:	ret
  40eb54:	stp	x29, x30, [sp, #-32]!
  40eb58:	stp	x20, x19, [sp, #16]
  40eb5c:	mov	x29, sp
  40eb60:	ldr	x8, [x0]
  40eb64:	cbz	x8, 40eba0 <printf@plt+0xcec0>
  40eb68:	mov	x19, x0
  40eb6c:	ldr	w9, [x8]
  40eb70:	cmp	w9, #0x6
  40eb74:	b.eq	40eb84 <printf@plt+0xcea4>  // b.none
  40eb78:	ldr	x8, [x8, #72]
  40eb7c:	cbnz	x8, 40eb6c <printf@plt+0xce8c>
  40eb80:	b	40eba0 <printf@plt+0xcec0>
  40eb84:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40eb88:	add	x1, x1, #0xa1d
  40eb8c:	mov	w2, #0x1                   	// #1
  40eb90:	mov	x0, x19
  40eb94:	mov	w20, #0x1                   	// #1
  40eb98:	bl	40e550 <printf@plt+0xc870>
  40eb9c:	str	w20, [x19, #28]
  40eba0:	ldp	x20, x19, [sp, #16]
  40eba4:	ldp	x29, x30, [sp], #32
  40eba8:	ret
  40ebac:	ldr	w8, [x0, #44]
  40ebb0:	cmp	w8, #0x0
  40ebb4:	cset	w0, eq  // eq = none
  40ebb8:	ret
  40ebbc:	ldr	w0, [x0, #48]
  40ebc0:	ret
  40ebc4:	stp	x29, x30, [sp, #-32]!
  40ebc8:	str	x19, [sp, #16]
  40ebcc:	mov	x29, sp
  40ebd0:	ldr	x8, [x0]
  40ebd4:	mov	x19, x0
  40ebd8:	cbz	x8, 40ebf0 <printf@plt+0xcf10>
  40ebdc:	ldr	w9, [x8]
  40ebe0:	cmp	w9, #0x6
  40ebe4:	b.eq	40ebfc <printf@plt+0xcf1c>  // b.none
  40ebe8:	ldr	x8, [x8, #72]
  40ebec:	cbnz	x8, 40ebdc <printf@plt+0xcefc>
  40ebf0:	ldr	x0, [x19, #16]
  40ebf4:	bl	40f35c <printf@plt+0xd67c>
  40ebf8:	b	40ec10 <printf@plt+0xcf30>
  40ebfc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40ec00:	add	x1, x1, #0x364
  40ec04:	mov	w2, #0x1                   	// #1
  40ec08:	mov	x0, x19
  40ec0c:	bl	40e550 <printf@plt+0xc870>
  40ec10:	mov	w8, #0x1                   	// #1
  40ec14:	str	w8, [x19, #28]
  40ec18:	ldr	x19, [sp, #16]
  40ec1c:	ldp	x29, x30, [sp], #32
  40ec20:	ret
  40ec24:	stp	x29, x30, [sp, #-32]!
  40ec28:	str	x19, [sp, #16]
  40ec2c:	mov	x29, sp
  40ec30:	mov	x19, x1
  40ec34:	mov	x9, xzr
  40ec38:	mov	x10, x0
  40ec3c:	mov	x8, x9
  40ec40:	ldr	x9, [x10]
  40ec44:	cbz	x9, 40ec54 <printf@plt+0xcf74>
  40ec48:	cmp	x9, x19
  40ec4c:	add	x10, x9, #0x48
  40ec50:	b.ne	40ec3c <printf@plt+0xcf5c>  // b.any
  40ec54:	cbz	x9, 40ec84 <printf@plt+0xcfa4>
  40ec58:	cmp	x9, x19
  40ec5c:	b.ne	40ec84 <printf@plt+0xcfa4>  // b.any
  40ec60:	ldr	x9, [x0]
  40ec64:	cmp	x9, x19
  40ec68:	b.eq	40ec90 <printf@plt+0xcfb0>  // b.none
  40ec6c:	cbz	x8, 40eca4 <printf@plt+0xcfc4>
  40ec70:	ldr	x9, [x19, #72]
  40ec74:	str	x9, [x8, #72]
  40ec78:	cbnz	x9, 40ecc0 <printf@plt+0xcfe0>
  40ec7c:	str	x8, [x0, #8]
  40ec80:	b	40ecc0 <printf@plt+0xcfe0>
  40ec84:	ldr	x19, [sp, #16]
  40ec88:	ldp	x29, x30, [sp], #32
  40ec8c:	ret
  40ec90:	ldr	x8, [x19, #72]
  40ec94:	str	x8, [x0]
  40ec98:	cbnz	x8, 40ecc0 <printf@plt+0xcfe0>
  40ec9c:	str	xzr, [x0, #8]
  40eca0:	b	40ecc0 <printf@plt+0xcfe0>
  40eca4:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  40eca8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40ecac:	add	x1, x1, #0xa80
  40ecb0:	add	x0, x0, #0xd4f
  40ecb4:	mov	x2, x1
  40ecb8:	mov	x3, x1
  40ecbc:	bl	412f50 <printf@plt+0x11270>
  40ecc0:	add	x0, x19, #0x18
  40ecc4:	bl	412048 <printf@plt+0x10368>
  40ecc8:	mov	x0, x19
  40eccc:	ldr	x19, [sp, #16]
  40ecd0:	ldp	x29, x30, [sp], #32
  40ecd4:	b	4180d8 <_ZdlPv@@Base>
  40ecd8:	ldr	x8, [x0]
  40ecdc:	cbz	x8, 40ecf4 <printf@plt+0xd014>
  40ece0:	ldr	w9, [x8]
  40ece4:	cmp	w9, w1
  40ece8:	b.eq	40ecf8 <printf@plt+0xd018>  // b.none
  40ecec:	ldr	x8, [x8, #72]
  40ecf0:	cbnz	x8, 40ece0 <printf@plt+0xd000>
  40ecf4:	ret
  40ecf8:	mov	x1, x8
  40ecfc:	b	40ec24 <printf@plt+0xcf44>
  40ed00:	stp	x29, x30, [sp, #-48]!
  40ed04:	str	x21, [sp, #16]
  40ed08:	stp	x20, x19, [sp, #32]
  40ed0c:	mov	x29, sp
  40ed10:	ldr	x8, [x0]
  40ed14:	cbz	x8, 40ed58 <printf@plt+0xd078>
  40ed18:	mov	x19, x0
  40ed1c:	mov	x9, x8
  40ed20:	ldr	w10, [x9]
  40ed24:	cmp	w10, #0x2
  40ed28:	b.eq	40ed38 <printf@plt+0xd058>  // b.none
  40ed2c:	ldr	x9, [x9, #72]
  40ed30:	cbnz	x9, 40ed20 <printf@plt+0xd040>
  40ed34:	b	40ed58 <printf@plt+0xd078>
  40ed38:	mov	x9, x8
  40ed3c:	ldr	w10, [x9]
  40ed40:	cmp	w10, #0x2
  40ed44:	b.ne	40ed50 <printf@plt+0xd070>  // b.any
  40ed48:	ldr	x10, [x9, #8]
  40ed4c:	cbnz	x10, 40ed68 <printf@plt+0xd088>
  40ed50:	ldr	x9, [x9, #72]
  40ed54:	cbnz	x9, 40ed3c <printf@plt+0xd05c>
  40ed58:	ldp	x20, x19, [sp, #32]
  40ed5c:	ldr	x21, [sp, #16]
  40ed60:	ldp	x29, x30, [sp], #48
  40ed64:	ret
  40ed68:	ldr	w9, [x8]
  40ed6c:	cmp	w9, #0x2
  40ed70:	b.eq	40ed84 <printf@plt+0xd0a4>  // b.none
  40ed74:	ldr	x8, [x8, #72]
  40ed78:	cbnz	x8, 40ed68 <printf@plt+0xd088>
  40ed7c:	mov	x20, xzr
  40ed80:	b	40ed8c <printf@plt+0xd0ac>
  40ed84:	ldr	x20, [x8, #64]
  40ed88:	str	xzr, [x8, #64]
  40ed8c:	ldr	w8, [x19, #48]
  40ed90:	cbz	w8, 40eda8 <printf@plt+0xd0c8>
  40ed94:	ldr	w8, [x19, #44]
  40ed98:	cbz	w8, 40eda8 <printf@plt+0xd0c8>
  40ed9c:	mov	w21, #0x1                   	// #1
  40eda0:	str	wzr, [x19, #48]
  40eda4:	b	40edac <printf@plt+0xd0cc>
  40eda8:	mov	w21, wzr
  40edac:	mov	w8, #0x1                   	// #1
  40edb0:	mov	w1, #0x2                   	// #2
  40edb4:	mov	x0, x19
  40edb8:	str	w8, [x19, #28]
  40edbc:	bl	40e33c <printf@plt+0xc65c>
  40edc0:	str	wzr, [x19, #48]
  40edc4:	mov	x0, x19
  40edc8:	mov	x2, x20
  40edcc:	mov	w3, w21
  40edd0:	ldp	x20, x19, [sp, #32]
  40edd4:	ldr	x21, [sp, #16]
  40edd8:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40eddc:	add	x1, x1, #0xa1e
  40ede0:	ldp	x29, x30, [sp], #48
  40ede4:	b	40e764 <printf@plt+0xca84>
  40ede8:	ldr	x8, [x0]
  40edec:	cbz	x8, 40ee14 <printf@plt+0xd134>
  40edf0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40edf4:	add	x0, x0, #0xa1e
  40edf8:	mov	x9, x8
  40edfc:	ldr	w10, [x9]
  40ee00:	cmp	w10, #0x2
  40ee04:	b.eq	40ee20 <printf@plt+0xd140>  // b.none
  40ee08:	ldr	x9, [x9, #72]
  40ee0c:	cbnz	x9, 40edfc <printf@plt+0xd11c>
  40ee10:	ret
  40ee14:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40ee18:	add	x0, x0, #0xa1e
  40ee1c:	ret
  40ee20:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40ee24:	add	x9, x9, #0xa1e
  40ee28:	ldr	w10, [x8]
  40ee2c:	cmp	w10, #0x2
  40ee30:	b.ne	40ee3c <printf@plt+0xd15c>  // b.any
  40ee34:	ldr	x0, [x8, #8]
  40ee38:	cbnz	x0, 40ee10 <printf@plt+0xd130>
  40ee3c:	ldr	x8, [x8, #72]
  40ee40:	cbnz	x8, 40ee28 <printf@plt+0xd148>
  40ee44:	mov	x0, x9
  40ee48:	ret
  40ee4c:	ldr	x8, [x0]
  40ee50:	cbz	x8, 40ee68 <printf@plt+0xd188>
  40ee54:	ldr	w9, [x8]
  40ee58:	cmp	w9, #0x8
  40ee5c:	b.eq	40ee7c <printf@plt+0xd19c>  // b.none
  40ee60:	ldr	x8, [x8, #72]
  40ee64:	cbnz	x8, 40ee54 <printf@plt+0xd174>
  40ee68:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40ee6c:	add	x2, x2, #0xa1e
  40ee70:	mov	w1, #0x7                   	// #7
  40ee74:	mov	x3, xzr
  40ee78:	b	40df64 <printf@plt+0xc284>
  40ee7c:	mov	w1, #0x8                   	// #8
  40ee80:	b	40e33c <printf@plt+0xc65c>
  40ee84:	ldr	x8, [x0]
  40ee88:	cbz	x8, 40eea0 <printf@plt+0xd1c0>
  40ee8c:	ldr	w9, [x8]
  40ee90:	cmp	w9, #0x7
  40ee94:	b.eq	40eeb4 <printf@plt+0xd1d4>  // b.none
  40ee98:	ldr	x8, [x8, #72]
  40ee9c:	cbnz	x8, 40ee8c <printf@plt+0xd1ac>
  40eea0:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40eea4:	add	x2, x2, #0xa1e
  40eea8:	mov	w1, #0x8                   	// #8
  40eeac:	mov	x3, xzr
  40eeb0:	b	40df64 <printf@plt+0xc284>
  40eeb4:	mov	w1, #0x7                   	// #7
  40eeb8:	b	40e33c <printf@plt+0xc65c>
  40eebc:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40eec0:	add	x2, x2, #0xa1e
  40eec4:	mov	w1, #0x4                   	// #4
  40eec8:	mov	x3, xzr
  40eecc:	b	40df64 <printf@plt+0xc284>
  40eed0:	adrp	x2, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40eed4:	add	x2, x2, #0xa1e
  40eed8:	mov	w1, #0x3                   	// #3
  40eedc:	mov	x3, xzr
  40eee0:	b	40df64 <printf@plt+0xc284>
  40eee4:	stp	x29, x30, [sp, #-48]!
  40eee8:	str	x21, [sp, #16]
  40eeec:	stp	x20, x19, [sp, #32]
  40eef0:	mov	x29, sp
  40eef4:	add	w8, w2, #0x1
  40eef8:	mov	x21, x0
  40eefc:	str	xzr, [x0, #8]
  40ef00:	sxtw	x0, w8
  40ef04:	mov	w19, w2
  40ef08:	mov	x20, x1
  40ef0c:	bl	401890 <_Znam@plt>
  40ef10:	sxtw	x2, w19
  40ef14:	mov	x1, x20
  40ef18:	str	x0, [x21]
  40ef1c:	bl	401ac0 <strncpy@plt>
  40ef20:	ldr	x8, [x21]
  40ef24:	ldr	x21, [sp, #16]
  40ef28:	strb	wzr, [x8, w19, sxtw]
  40ef2c:	ldp	x20, x19, [sp, #32]
  40ef30:	ldp	x29, x30, [sp], #48
  40ef34:	ret
  40ef38:	ldr	x0, [x0]
  40ef3c:	cbz	x0, 40ef44 <printf@plt+0xd264>
  40ef40:	b	401b60 <_ZdaPv@plt>
  40ef44:	ret
  40ef48:	str	wzr, [x0]
  40ef4c:	stp	xzr, xzr, [x0, #8]
  40ef50:	ret
  40ef54:	stp	x29, x30, [sp, #-64]!
  40ef58:	str	x23, [sp, #16]
  40ef5c:	stp	x22, x21, [sp, #32]
  40ef60:	stp	x20, x19, [sp, #48]
  40ef64:	mov	x23, x0
  40ef68:	ldr	w19, [x0]
  40ef6c:	ldr	x22, [x23, #8]!
  40ef70:	mov	x20, x0
  40ef74:	mov	x29, sp
  40ef78:	cbz	x22, 40efb0 <printf@plt+0xd2d0>
  40ef7c:	mov	x21, x1
  40ef80:	ldr	x8, [x22, #8]
  40ef84:	mov	x1, x21
  40ef88:	str	x8, [x23]
  40ef8c:	ldr	x0, [x22]
  40ef90:	bl	4018a0 <fputs@plt>
  40ef94:	ldr	x0, [x22]
  40ef98:	cbz	x0, 40efa0 <printf@plt+0xd2c0>
  40ef9c:	bl	401b60 <_ZdaPv@plt>
  40efa0:	mov	x0, x22
  40efa4:	bl	4180d8 <_ZdlPv@@Base>
  40efa8:	ldr	x22, [x23]
  40efac:	cbnz	x22, 40ef80 <printf@plt+0xd2a0>
  40efb0:	str	wzr, [x20]
  40efb4:	stp	xzr, xzr, [x23]
  40efb8:	mov	w0, w19
  40efbc:	ldp	x20, x19, [sp, #48]
  40efc0:	ldp	x22, x21, [sp, #32]
  40efc4:	ldr	x23, [sp, #16]
  40efc8:	ldp	x29, x30, [sp], #64
  40efcc:	ret
  40efd0:	stp	x29, x30, [sp, #-64]!
  40efd4:	str	x23, [sp, #16]
  40efd8:	stp	x22, x21, [sp, #32]
  40efdc:	stp	x20, x19, [sp, #48]
  40efe0:	mov	x29, sp
  40efe4:	ldr	x23, [x0, #8]
  40efe8:	mov	x21, x0
  40efec:	mov	w0, #0x10                  	// #16
  40eff0:	mov	w19, w2
  40eff4:	mov	x22, x1
  40eff8:	bl	418034 <_Znwm@@Base>
  40effc:	add	w8, w19, #0x1
  40f000:	mov	x20, x0
  40f004:	str	xzr, [x0, #8]
  40f008:	sxtw	x0, w8
  40f00c:	cbz	x23, 40f038 <printf@plt+0xd358>
  40f010:	bl	401890 <_Znam@plt>
  40f014:	sxtw	x2, w19
  40f018:	mov	x1, x22
  40f01c:	str	x0, [x20]
  40f020:	bl	401ac0 <strncpy@plt>
  40f024:	ldr	x8, [x20]
  40f028:	strb	wzr, [x8, w19, sxtw]
  40f02c:	ldr	x8, [x21, #16]
  40f030:	str	x20, [x8, #8]
  40f034:	b	40f058 <printf@plt+0xd378>
  40f038:	bl	401890 <_Znam@plt>
  40f03c:	sxtw	x2, w19
  40f040:	mov	x1, x22
  40f044:	str	x0, [x20]
  40f048:	bl	401ac0 <strncpy@plt>
  40f04c:	ldr	x8, [x20]
  40f050:	strb	wzr, [x8, w19, sxtw]
  40f054:	str	x20, [x21, #8]
  40f058:	ldr	w8, [x21]
  40f05c:	str	x20, [x21, #16]
  40f060:	ldr	x23, [sp, #16]
  40f064:	add	w8, w8, w19
  40f068:	str	w8, [x21]
  40f06c:	ldp	x20, x19, [sp, #48]
  40f070:	ldp	x22, x21, [sp, #32]
  40f074:	ldp	x29, x30, [sp], #64
  40f078:	ret
  40f07c:	b	40f080 <printf@plt+0xd3a0>
  40f080:	mov	x19, x0
  40f084:	mov	x0, x20
  40f088:	bl	4180d8 <_ZdlPv@@Base>
  40f08c:	mov	x0, x19
  40f090:	bl	401c50 <_Unwind_Resume@plt>
  40f094:	ldr	w0, [x0]
  40f098:	ret
  40f09c:	str	x1, [x0]
  40f0a0:	str	w2, [x0, #8]
  40f0a4:	stp	xzr, xzr, [x0, #32]
  40f0a8:	stur	xzr, [x0, #20]
  40f0ac:	stur	xzr, [x0, #12]
  40f0b0:	ret
  40f0b4:	stp	x29, x30, [sp, #-32]!
  40f0b8:	stp	x20, x19, [sp, #16]
  40f0bc:	mov	x19, x0
  40f0c0:	ldr	x0, [x0]
  40f0c4:	mov	x20, x1
  40f0c8:	mov	x29, sp
  40f0cc:	cbz	x0, 40f0d4 <printf@plt+0xd3f4>
  40f0d0:	bl	401b20 <fflush@plt>
  40f0d4:	str	x20, [x19]
  40f0d8:	mov	x0, x19
  40f0dc:	ldp	x20, x19, [sp, #16]
  40f0e0:	ldp	x29, x30, [sp], #32
  40f0e4:	ret
  40f0e8:	stp	x29, x30, [sp, #-32]!
  40f0ec:	stp	x20, x19, [sp, #16]
  40f0f0:	mov	x29, sp
  40f0f4:	mov	x20, x1
  40f0f8:	mov	x19, x0
  40f0fc:	mov	x0, x1
  40f100:	bl	401a90 <getc@plt>
  40f104:	cmn	w0, #0x1
  40f108:	b.eq	40f11c <printf@plt+0xd43c>  // b.none
  40f10c:	ldr	x1, [x19]
  40f110:	bl	401930 <putc@plt>
  40f114:	mov	x0, x20
  40f118:	b	40f100 <printf@plt+0xd420>
  40f11c:	mov	x0, x19
  40f120:	ldp	x20, x19, [sp, #16]
  40f124:	ldp	x29, x30, [sp], #32
  40f128:	ret
  40f12c:	stp	x29, x30, [sp, #-32]!
  40f130:	str	x19, [sp, #16]
  40f134:	mov	x29, sp
  40f138:	mov	x19, x0
  40f13c:	bl	40f168 <printf@plt+0xd488>
  40f140:	ldr	w8, [x19, #12]
  40f144:	cbz	w8, 40f158 <printf@plt+0xd478>
  40f148:	ldr	x1, [x19]
  40f14c:	mov	w0, #0xa                   	// #10
  40f150:	bl	401930 <putc@plt>
  40f154:	str	wzr, [x19, #12]
  40f158:	mov	x0, x19
  40f15c:	ldr	x19, [sp, #16]
  40f160:	ldp	x29, x30, [sp], #32
  40f164:	ret
  40f168:	stp	x29, x30, [sp, #-32]!
  40f16c:	stp	x20, x19, [sp, #16]
  40f170:	mov	x20, x0
  40f174:	ldr	w8, [x20, #24]!
  40f178:	mov	x29, sp
  40f17c:	cmp	w8, #0x1
  40f180:	b.lt	40f1f0 <printf@plt+0xd510>  // b.tstop
  40f184:	ldr	w9, [x0, #20]
  40f188:	mov	x19, x0
  40f18c:	cbz	w9, 40f1bc <printf@plt+0xd4dc>
  40f190:	ldp	w10, w9, [x19, #8]
  40f194:	ldr	x1, [x19]
  40f198:	add	w8, w9, w8
  40f19c:	cmp	w8, w10
  40f1a0:	b.ge	40f1fc <printf@plt+0xd51c>  // b.tcont
  40f1a4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40f1a8:	add	x0, x0, #0x364
  40f1ac:	bl	4018a0 <fputs@plt>
  40f1b0:	ldr	w8, [x19, #12]
  40f1b4:	add	w8, w8, #0x1
  40f1b8:	b	40f20c <printf@plt+0xd52c>
  40f1bc:	ldr	x1, [x19]
  40f1c0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40f1c4:	add	x0, x0, #0x364
  40f1c8:	bl	4018a0 <fputs@plt>
  40f1cc:	ldr	w8, [x19, #12]
  40f1d0:	ldr	x1, [x19]
  40f1d4:	mov	x0, x20
  40f1d8:	add	w8, w8, #0x1
  40f1dc:	str	w8, [x19, #12]
  40f1e0:	bl	40ef54 <printf@plt+0xd274>
  40f1e4:	ldr	w8, [x19, #12]
  40f1e8:	add	w8, w8, w0
  40f1ec:	str	w8, [x19, #12]
  40f1f0:	ldp	x20, x19, [sp, #16]
  40f1f4:	ldp	x29, x30, [sp], #32
  40f1f8:	ret
  40f1fc:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  40f200:	add	x0, x0, #0xa1d
  40f204:	bl	4018a0 <fputs@plt>
  40f208:	mov	w8, wzr
  40f20c:	str	w8, [x19, #12]
  40f210:	ldr	x1, [x19]
  40f214:	mov	x0, x20
  40f218:	ldp	x20, x19, [sp, #16]
  40f21c:	ldp	x29, x30, [sp], #32
  40f220:	b	40ef54 <printf@plt+0xd274>
  40f224:	ret
  40f228:	stp	x29, x30, [sp, #-32]!
  40f22c:	stp	x20, x19, [sp, #16]
  40f230:	mov	x29, sp
  40f234:	mov	x20, x1
  40f238:	mov	x19, x0
  40f23c:	bl	40f168 <printf@plt+0xd488>
  40f240:	ldr	w8, [x19, #12]
  40f244:	cbz	w8, 40f254 <printf@plt+0xd574>
  40f248:	ldr	x1, [x19]
  40f24c:	mov	w0, #0xa                   	// #10
  40f250:	bl	401930 <putc@plt>
  40f254:	ldr	x1, [x19]
  40f258:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40f25c:	add	x0, x0, #0xd6d
  40f260:	bl	4018a0 <fputs@plt>
  40f264:	ldr	x1, [x19]
  40f268:	mov	x0, x20
  40f26c:	bl	4018a0 <fputs@plt>
  40f270:	ldr	x1, [x19]
  40f274:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40f278:	add	x0, x0, #0xd73
  40f27c:	bl	4018a0 <fputs@plt>
  40f280:	str	wzr, [x19, #12]
  40f284:	mov	x0, x19
  40f288:	ldp	x20, x19, [sp, #16]
  40f28c:	ldp	x29, x30, [sp], #32
  40f290:	ret
  40f294:	stp	x29, x30, [sp, #-48]!
  40f298:	str	x21, [sp, #16]
  40f29c:	stp	x20, x19, [sp, #32]
  40f2a0:	mov	x29, sp
  40f2a4:	mov	x20, x1
  40f2a8:	mov	x19, x0
  40f2ac:	bl	40f168 <printf@plt+0xd488>
  40f2b0:	ldr	w8, [x19, #12]
  40f2b4:	cbz	w8, 40f2c4 <printf@plt+0xd5e4>
  40f2b8:	ldr	x1, [x19]
  40f2bc:	mov	w0, #0xa                   	// #10
  40f2c0:	bl	401930 <putc@plt>
  40f2c4:	add	x21, x19, #0x18
  40f2c8:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40f2cc:	add	x1, x1, #0xd79
  40f2d0:	mov	w2, #0x4                   	// #4
  40f2d4:	mov	x0, x21
  40f2d8:	str	wzr, [x19, #12]
  40f2dc:	bl	40efd0 <printf@plt+0xd2f0>
  40f2e0:	mov	x0, x19
  40f2e4:	bl	40f35c <printf@plt+0xd67c>
  40f2e8:	mov	x0, x20
  40f2ec:	bl	4018f0 <strlen@plt>
  40f2f0:	mov	x2, x0
  40f2f4:	mov	x0, x21
  40f2f8:	mov	x1, x20
  40f2fc:	bl	40efd0 <printf@plt+0xd2f0>
  40f300:	mov	x0, x19
  40f304:	ldp	x20, x19, [sp, #32]
  40f308:	ldr	x21, [sp, #16]
  40f30c:	ldp	x29, x30, [sp], #48
  40f310:	ret
  40f314:	stp	x29, x30, [sp, #-48]!
  40f318:	str	x21, [sp, #16]
  40f31c:	stp	x20, x19, [sp, #32]
  40f320:	mov	x29, sp
  40f324:	mov	x20, x0
  40f328:	add	x21, x0, #0x18
  40f32c:	mov	x0, x1
  40f330:	mov	x19, x1
  40f334:	bl	4018f0 <strlen@plt>
  40f338:	mov	x2, x0
  40f33c:	mov	x0, x21
  40f340:	mov	x1, x19
  40f344:	bl	40efd0 <printf@plt+0xd2f0>
  40f348:	mov	x0, x20
  40f34c:	ldp	x20, x19, [sp, #32]
  40f350:	ldr	x21, [sp, #16]
  40f354:	ldp	x29, x30, [sp], #48
  40f358:	ret
  40f35c:	stp	x29, x30, [sp, #-32]!
  40f360:	stp	x20, x19, [sp, #16]
  40f364:	mov	x20, x0
  40f368:	ldr	w9, [x20, #24]!
  40f36c:	mov	x19, x0
  40f370:	mov	x29, sp
  40f374:	ldp	w10, w8, [x20, #-16]
  40f378:	add	w11, w9, w8
  40f37c:	cmp	w11, w10
  40f380:	b.lt	40f3b4 <printf@plt+0xd6d4>  // b.tstop
  40f384:	ldr	w10, [x19, #20]
  40f388:	cbz	w10, 40f3b4 <printf@plt+0xd6d4>
  40f38c:	ldr	x1, [x19]
  40f390:	mov	w0, #0xa                   	// #10
  40f394:	bl	401ae0 <fputc@plt>
  40f398:	ldr	w8, [x19, #24]
  40f39c:	cmp	w8, #0x1
  40f3a0:	b.lt	40f3f0 <printf@plt+0xd710>  // b.tstop
  40f3a4:	ldr	x1, [x19]
  40f3a8:	mov	x0, x20
  40f3ac:	bl	40ef54 <printf@plt+0xd274>
  40f3b0:	b	40f3f4 <printf@plt+0xd714>
  40f3b4:	cbz	w9, 40f3f8 <printf@plt+0xd718>
  40f3b8:	cmp	w8, #0x1
  40f3bc:	b.lt	40f3d8 <printf@plt+0xd6f8>  // b.tstop
  40f3c0:	ldr	x1, [x19]
  40f3c4:	mov	w0, #0x20                  	// #32
  40f3c8:	bl	401ae0 <fputc@plt>
  40f3cc:	ldr	w8, [x19, #12]
  40f3d0:	add	w8, w8, #0x1
  40f3d4:	str	w8, [x19, #12]
  40f3d8:	ldr	x1, [x19]
  40f3dc:	mov	x0, x20
  40f3e0:	bl	40ef54 <printf@plt+0xd274>
  40f3e4:	ldr	w8, [x19, #12]
  40f3e8:	add	w0, w8, w0
  40f3ec:	b	40f3f4 <printf@plt+0xd714>
  40f3f0:	mov	w0, wzr
  40f3f4:	str	w0, [x19, #12]
  40f3f8:	mov	x0, x19
  40f3fc:	ldp	x20, x19, [sp, #16]
  40f400:	ldp	x29, x30, [sp], #32
  40f404:	ret
  40f408:	stp	x29, x30, [sp, #-32]!
  40f40c:	str	x19, [sp, #16]
  40f410:	mov	x29, sp
  40f414:	mov	x19, x0
  40f418:	bl	40f168 <printf@plt+0xd488>
  40f41c:	mov	x0, x19
  40f420:	bl	40f35c <printf@plt+0xd67c>
  40f424:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40f428:	add	x0, x19, #0x18
  40f42c:	add	x1, x1, #0xd7e
  40f430:	mov	w2, #0x3                   	// #3
  40f434:	bl	40efd0 <printf@plt+0xd2f0>
  40f438:	mov	x0, x19
  40f43c:	ldr	x19, [sp, #16]
  40f440:	ldp	x29, x30, [sp], #32
  40f444:	b	40f448 <printf@plt+0xd768>
  40f448:	stp	x29, x30, [sp, #-32]!
  40f44c:	str	x19, [sp, #16]
  40f450:	mov	x29, sp
  40f454:	mov	x19, x0
  40f458:	bl	40f35c <printf@plt+0xd67c>
  40f45c:	ldr	x1, [x0], #24
  40f460:	bl	40ef54 <printf@plt+0xd274>
  40f464:	ldr	w8, [x19, #12]
  40f468:	ldr	x1, [x19]
  40f46c:	add	w8, w8, w0
  40f470:	mov	w0, #0xa                   	// #10
  40f474:	str	w8, [x19, #12]
  40f478:	bl	401ae0 <fputc@plt>
  40f47c:	str	wzr, [x19, #12]
  40f480:	mov	x0, x19
  40f484:	ldr	x19, [sp, #16]
  40f488:	ldp	x29, x30, [sp], #32
  40f48c:	ret
  40f490:	stp	x29, x30, [sp, #-32]!
  40f494:	stp	x20, x19, [sp, #16]
  40f498:	mov	x20, x0
  40f49c:	ldr	w8, [x20, #24]!
  40f4a0:	mov	x19, x0
  40f4a4:	mov	x29, sp
  40f4a8:	ldp	w10, w9, [x20, #-16]
  40f4ac:	add	w9, w9, w1
  40f4b0:	add	w8, w9, w8
  40f4b4:	cmp	w8, w10
  40f4b8:	b.lt	40f4e0 <printf@plt+0xd800>  // b.tstop
  40f4bc:	ldr	w8, [x19, #20]
  40f4c0:	cbz	w8, 40f4e0 <printf@plt+0xd800>
  40f4c4:	ldr	x1, [x19]
  40f4c8:	mov	w0, #0xa                   	// #10
  40f4cc:	bl	401ae0 <fputc@plt>
  40f4d0:	ldr	x1, [x19]
  40f4d4:	mov	x0, x20
  40f4d8:	bl	40ef54 <printf@plt+0xd274>
  40f4dc:	str	w0, [x19, #12]
  40f4e0:	mov	x0, x19
  40f4e4:	ldp	x20, x19, [sp, #16]
  40f4e8:	ldp	x29, x30, [sp], #32
  40f4ec:	ret
  40f4f0:	stp	x29, x30, [sp, #-32]!
  40f4f4:	str	x19, [sp, #16]
  40f4f8:	mov	x29, sp
  40f4fc:	mov	x19, x0
  40f500:	bl	40f35c <printf@plt+0xd67c>
  40f504:	ldr	x1, [x0], #24
  40f508:	bl	40ef54 <printf@plt+0xd274>
  40f50c:	ldr	w8, [x19, #12]
  40f510:	ldr	x1, [x19]
  40f514:	add	w8, w8, w0
  40f518:	mov	w0, #0xa                   	// #10
  40f51c:	str	w8, [x19, #12]
  40f520:	bl	401ae0 <fputc@plt>
  40f524:	str	wzr, [x19, #12]
  40f528:	mov	x0, x19
  40f52c:	ldr	x19, [sp, #16]
  40f530:	ldp	x29, x30, [sp], #32
  40f534:	ret
  40f538:	stp	x29, x30, [sp, #-32]!
  40f53c:	stp	x20, x19, [sp, #16]
  40f540:	mov	x29, sp
  40f544:	mov	w19, w1
  40f548:	cmp	w1, #0xb
  40f54c:	mov	x20, x0
  40f550:	b.cc	40f564 <printf@plt+0xd884>  // b.lo, b.ul, b.last
  40f554:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40f558:	add	x1, x1, #0xd82
  40f55c:	mov	w0, #0x11b                 	// #283
  40f560:	bl	411fbc <printf@plt+0x102dc>
  40f564:	str	w19, [x20, #16]
  40f568:	mov	x0, x20
  40f56c:	ldp	x20, x19, [sp, #16]
  40f570:	ldp	x29, x30, [sp], #32
  40f574:	ret
  40f578:	stp	x29, x30, [sp, #-32]!
  40f57c:	stp	x20, x19, [sp, #16]
  40f580:	mov	w19, w1
  40f584:	mov	x20, x0
  40f588:	ldr	x1, [x0], #24
  40f58c:	mov	x29, sp
  40f590:	bl	40ef54 <printf@plt+0xd274>
  40f594:	ldr	w8, [x20, #12]
  40f598:	ldr	x1, [x20]
  40f59c:	add	w8, w8, w0
  40f5a0:	and	w0, w19, #0xff
  40f5a4:	str	w8, [x20, #12]
  40f5a8:	bl	401930 <putc@plt>
  40f5ac:	ldr	w8, [x20, #12]
  40f5b0:	mov	x0, x20
  40f5b4:	add	w8, w8, #0x1
  40f5b8:	str	w8, [x20, #12]
  40f5bc:	ldp	x20, x19, [sp, #16]
  40f5c0:	ldp	x29, x30, [sp], #32
  40f5c4:	ret
  40f5c8:	stp	x29, x30, [sp, #-32]!
  40f5cc:	str	x19, [sp, #16]
  40f5d0:	mov	x29, sp
  40f5d4:	mov	x19, x0
  40f5d8:	add	x0, x0, #0x18
  40f5dc:	bl	40efd0 <printf@plt+0xd2f0>
  40f5e0:	mov	x0, x19
  40f5e4:	ldr	x19, [sp, #16]
  40f5e8:	ldp	x29, x30, [sp], #32
  40f5ec:	ret
  40f5f0:	stp	x29, x30, [sp, #-32]!
  40f5f4:	str	x19, [sp, #16]
  40f5f8:	mov	x29, sp
  40f5fc:	ldr	x8, [x1]
  40f600:	ldr	w2, [x1, #8]
  40f604:	mov	x19, x0
  40f608:	add	x0, x0, #0x18
  40f60c:	mov	x1, x8
  40f610:	bl	40efd0 <printf@plt+0xd2f0>
  40f614:	mov	x0, x19
  40f618:	ldr	x19, [sp, #16]
  40f61c:	ldp	x29, x30, [sp], #32
  40f620:	ret
  40f624:	sub	sp, sp, #0x30
  40f628:	stp	x29, x30, [sp, #16]
  40f62c:	stp	x20, x19, [sp, #32]
  40f630:	add	x29, sp, #0x10
  40f634:	mov	w2, w1
  40f638:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  40f63c:	mov	x19, x0
  40f640:	add	x1, x1, #0x741
  40f644:	add	x0, sp, #0x4
  40f648:	bl	401a10 <sprintf@plt>
  40f64c:	add	x0, sp, #0x4
  40f650:	add	x20, x19, #0x18
  40f654:	bl	4018f0 <strlen@plt>
  40f658:	mov	x2, x0
  40f65c:	add	x1, sp, #0x4
  40f660:	mov	x0, x20
  40f664:	bl	40efd0 <printf@plt+0xd2f0>
  40f668:	mov	x0, x19
  40f66c:	ldp	x20, x19, [sp, #32]
  40f670:	ldp	x29, x30, [sp, #16]
  40f674:	add	sp, sp, #0x30
  40f678:	ret
  40f67c:	sub	sp, sp, #0xa0
  40f680:	stp	x29, x30, [sp, #128]
  40f684:	stp	x20, x19, [sp, #144]
  40f688:	add	x29, sp, #0x80
  40f68c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40f690:	mov	x19, x0
  40f694:	add	x1, x1, #0xda1
  40f698:	mov	x0, sp
  40f69c:	bl	401a10 <sprintf@plt>
  40f6a0:	mov	x0, sp
  40f6a4:	add	x20, x19, #0x18
  40f6a8:	bl	4018f0 <strlen@plt>
  40f6ac:	mov	x2, x0
  40f6b0:	mov	x1, sp
  40f6b4:	mov	x0, x20
  40f6b8:	bl	40efd0 <printf@plt+0xd2f0>
  40f6bc:	mov	x0, x19
  40f6c0:	ldp	x20, x19, [sp, #144]
  40f6c4:	ldp	x29, x30, [sp, #128]
  40f6c8:	add	sp, sp, #0xa0
  40f6cc:	ret
  40f6d0:	stp	x29, x30, [sp, #-32]!
  40f6d4:	str	x19, [sp, #16]
  40f6d8:	mov	w19, w1
  40f6dc:	mov	w1, wzr
  40f6e0:	mov	x29, sp
  40f6e4:	bl	40f490 <printf@plt+0xd7b0>
  40f6e8:	str	w19, [x0, #20]
  40f6ec:	ldr	x19, [sp, #16]
  40f6f0:	mov	w1, wzr
  40f6f4:	ldp	x29, x30, [sp], #32
  40f6f8:	b	40f490 <printf@plt+0xd7b0>
  40f6fc:	stp	x29, x30, [sp, #-32]!
  40f700:	str	x19, [sp, #16]
  40f704:	mov	x29, sp
  40f708:	mov	w8, #0x4                   	// #4
  40f70c:	mov	x19, x0
  40f710:	str	x8, [x0]
  40f714:	mov	w0, #0x10                  	// #16
  40f718:	bl	401890 <_Znam@plt>
  40f71c:	stp	xzr, x0, [x19, #8]
  40f720:	ldr	x19, [sp, #16]
  40f724:	ldp	x29, x30, [sp], #32
  40f728:	ret
  40f72c:	stp	x29, x30, [sp, #-32]!
  40f730:	stp	x20, x19, [sp, #16]
  40f734:	mov	x29, sp
  40f738:	mov	x20, x1
  40f73c:	mov	x19, x0
  40f740:	cbnz	x1, 40f760 <printf@plt+0xda80>
  40f744:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  40f748:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40f74c:	add	x1, x1, #0xa80
  40f750:	add	x0, x0, #0xe38
  40f754:	mov	x2, x1
  40f758:	mov	x3, x1
  40f75c:	bl	412fb8 <printf@plt+0x112d8>
  40f760:	lsl	x8, x20, #2
  40f764:	cmp	xzr, x20, lsr #62
  40f768:	csinv	x0, x8, xzr, eq  // eq = none
  40f76c:	str	x20, [x19]
  40f770:	bl	401890 <_Znam@plt>
  40f774:	stp	xzr, x0, [x19, #8]
  40f778:	ldp	x20, x19, [sp, #16]
  40f77c:	ldp	x29, x30, [sp], #32
  40f780:	ret
  40f784:	ldr	x0, [x0, #16]
  40f788:	cbz	x0, 40f790 <printf@plt+0xdab0>
  40f78c:	b	401b60 <_ZdaPv@plt>
  40f790:	ret
  40f794:	stp	x29, x30, [sp, #-48]!
  40f798:	stp	x22, x21, [sp, #16]
  40f79c:	stp	x20, x19, [sp, #32]
  40f7a0:	mov	x29, sp
  40f7a4:	ldp	x8, x22, [x0]
  40f7a8:	mov	x19, x0
  40f7ac:	mov	w20, w1
  40f7b0:	cmp	x22, x8
  40f7b4:	b.cc	40f804 <printf@plt+0xdb24>  // b.lo, b.ul, b.last
  40f7b8:	ldr	x21, [x19, #16]
  40f7bc:	lsl	x9, x8, #1
  40f7c0:	lsl	x8, x8, #3
  40f7c4:	cmp	xzr, x9, lsr #62
  40f7c8:	csinv	x0, x8, xzr, eq  // eq = none
  40f7cc:	str	x9, [x19]
  40f7d0:	bl	401890 <_Znam@plt>
  40f7d4:	str	x0, [x19, #16]
  40f7d8:	cbz	x22, 40f7f4 <printf@plt+0xdb14>
  40f7dc:	mov	x8, x21
  40f7e0:	ldr	w9, [x8], #4
  40f7e4:	subs	x22, x22, #0x1
  40f7e8:	str	w9, [x0], #4
  40f7ec:	b.ne	40f7e0 <printf@plt+0xdb00>  // b.any
  40f7f0:	b	40f7f8 <printf@plt+0xdb18>
  40f7f4:	cbz	x21, 40f824 <printf@plt+0xdb44>
  40f7f8:	mov	x0, x21
  40f7fc:	bl	401b60 <_ZdaPv@plt>
  40f800:	ldr	x22, [x19, #8]
  40f804:	ldr	x8, [x19, #16]
  40f808:	add	x9, x22, #0x1
  40f80c:	str	w20, [x8, x22, lsl #2]
  40f810:	str	x9, [x19, #8]
  40f814:	ldp	x20, x19, [sp, #32]
  40f818:	ldp	x22, x21, [sp, #16]
  40f81c:	ldp	x29, x30, [sp], #48
  40f820:	ret
  40f824:	mov	x22, xzr
  40f828:	b	40f804 <printf@plt+0xdb24>
  40f82c:	stp	x29, x30, [sp, #-32]!
  40f830:	stp	x20, x19, [sp, #16]
  40f834:	mov	x29, sp
  40f838:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40f83c:	ldr	q0, [x8, #3504]
  40f840:	mov	x19, x0
  40f844:	str	q0, [x0]
  40f848:	mov	w0, #0x200                 	// #512
  40f84c:	bl	401890 <_Znam@plt>
  40f850:	mov	w2, #0x200                 	// #512
  40f854:	mov	w1, wzr
  40f858:	mov	x20, x0
  40f85c:	bl	4019a0 <memset@plt>
  40f860:	str	x20, [x19, #16]
  40f864:	ldp	x20, x19, [sp, #16]
  40f868:	ldp	x29, x30, [sp], #32
  40f86c:	ret
  40f870:	ldr	x0, [x0, #16]
  40f874:	cbz	x0, 40f87c <printf@plt+0xdb9c>
  40f878:	b	401b60 <_ZdaPv@plt>
  40f87c:	ret
  40f880:	stp	x29, x30, [sp, #-80]!
  40f884:	str	x25, [sp, #16]
  40f888:	stp	x24, x23, [sp, #32]
  40f88c:	stp	x22, x21, [sp, #48]
  40f890:	stp	x20, x19, [sp, #64]
  40f894:	mov	x29, sp
  40f898:	ldp	x8, x24, [x0]
  40f89c:	mov	x19, x0
  40f8a0:	mov	x20, x1
  40f8a4:	cmp	x24, x8
  40f8a8:	b.cc	40f910 <printf@plt+0xdc30>  // b.lo, b.ul, b.last
  40f8ac:	ldr	x21, [x19, #16]
  40f8b0:	lsl	x25, x8, #1
  40f8b4:	lsl	x23, x8, #3
  40f8b8:	cmp	xzr, x25, lsr #62
  40f8bc:	csinv	x0, x23, xzr, eq  // eq = none
  40f8c0:	str	x25, [x19]
  40f8c4:	bl	401890 <_Znam@plt>
  40f8c8:	mov	x22, x0
  40f8cc:	cbz	x25, 40f8e0 <printf@plt+0xdc00>
  40f8d0:	mov	x0, x22
  40f8d4:	mov	w1, wzr
  40f8d8:	mov	x2, x23
  40f8dc:	bl	4019a0 <memset@plt>
  40f8e0:	str	x22, [x19, #16]
  40f8e4:	cbz	x24, 40f900 <printf@plt+0xdc20>
  40f8e8:	mov	x8, x21
  40f8ec:	ldr	w9, [x8], #4
  40f8f0:	subs	x24, x24, #0x1
  40f8f4:	str	w9, [x22], #4
  40f8f8:	b.ne	40f8ec <printf@plt+0xdc0c>  // b.any
  40f8fc:	b	40f904 <printf@plt+0xdc24>
  40f900:	cbz	x21, 40f93c <printf@plt+0xdc5c>
  40f904:	mov	x0, x21
  40f908:	bl	401b60 <_ZdaPv@plt>
  40f90c:	ldr	x24, [x19, #8]
  40f910:	ldr	x8, [x19, #16]
  40f914:	ldr	x25, [sp, #16]
  40f918:	str	w20, [x8, x24, lsl #2]
  40f91c:	ldr	x8, [x19, #8]
  40f920:	add	x8, x8, #0x1
  40f924:	str	x8, [x19, #8]
  40f928:	ldp	x20, x19, [sp, #64]
  40f92c:	ldp	x22, x21, [sp, #48]
  40f930:	ldp	x24, x23, [sp, #32]
  40f934:	ldp	x29, x30, [sp], #80
  40f938:	ret
  40f93c:	mov	x24, xzr
  40f940:	b	40f910 <printf@plt+0xdc30>
  40f944:	stp	x29, x30, [sp, #-32]!
  40f948:	stp	x20, x19, [sp, #16]
  40f94c:	mov	x29, sp
  40f950:	ldr	x20, [x0, #8]
  40f954:	mov	x19, x0
  40f958:	add	x0, x20, #0x1
  40f95c:	bl	401890 <_Znam@plt>
  40f960:	cbz	x20, 40f980 <printf@plt+0xdca0>
  40f964:	ldr	x8, [x19, #16]
  40f968:	mov	x9, x0
  40f96c:	mov	x10, x20
  40f970:	ldr	w11, [x8], #4
  40f974:	subs	x10, x10, #0x1
  40f978:	strb	w11, [x9], #1
  40f97c:	b.ne	40f970 <printf@plt+0xdc90>  // b.any
  40f980:	strb	wzr, [x0, x20]
  40f984:	ldp	x20, x19, [sp, #16]
  40f988:	ldp	x29, x30, [sp], #32
  40f98c:	ret
  40f990:	str	xzr, [x0, #8]
  40f994:	ret
  40f998:	mov	w8, #0x3e80000             	// #65536000
  40f99c:	mov	w9, #0x4dd3                	// #19923
  40f9a0:	sub	w8, w8, w0, lsl #16
  40f9a4:	movk	w9, #0x1062, lsl #16
  40f9a8:	umull	x8, w8, w9
  40f9ac:	lsr	x0, x8, #38
  40f9b0:	ret
  40f9b4:	stp	x29, x30, [sp, #-32]!
  40f9b8:	stp	x20, x19, [sp, #16]
  40f9bc:	adrp	x20, 436000 <stderr@@GLIBC_2.17+0x1178>
  40f9c0:	ldr	x0, [x20, #3904]
  40f9c4:	mov	x29, sp
  40f9c8:	ldr	x19, [x0, #24]
  40f9cc:	cbz	x19, 40f9e4 <printf@plt+0xdd04>
  40f9d0:	mov	x0, x19
  40f9d4:	bl	412048 <printf@plt+0x10368>
  40f9d8:	mov	x0, x19
  40f9dc:	bl	4180d8 <_ZdlPv@@Base>
  40f9e0:	ldr	x0, [x20, #3904]
  40f9e4:	ldr	x19, [x0, #32]
  40f9e8:	cbz	x19, 40fa00 <printf@plt+0xdd20>
  40f9ec:	mov	x0, x19
  40f9f0:	bl	412048 <printf@plt+0x10368>
  40f9f4:	mov	x0, x19
  40f9f8:	bl	4180d8 <_ZdlPv@@Base>
  40f9fc:	ldr	x0, [x20, #3904]
  40fa00:	cbz	x0, 40fa08 <printf@plt+0xdd28>
  40fa04:	bl	4180d8 <_ZdlPv@@Base>
  40fa08:	str	xzr, [x20, #3904]
  40fa0c:	ldp	x20, x19, [sp, #16]
  40fa10:	ldp	x29, x30, [sp], #32
  40fa14:	ret
  40fa18:	sub	sp, sp, #0x20
  40fa1c:	stp	x29, x30, [sp, #16]
  40fa20:	add	x29, sp, #0x10
  40fa24:	mov	w1, w0
  40fa28:	mov	x0, sp
  40fa2c:	bl	412d48 <printf@plt+0x11068>
  40fa30:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x2178>
  40fa34:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40fa38:	add	x2, x2, #0xa80
  40fa3c:	add	x0, x0, #0xe67
  40fa40:	mov	x1, sp
  40fa44:	mov	x3, x2
  40fa48:	bl	412fb8 <printf@plt+0x112d8>
  40fa4c:	ldp	x29, x30, [sp, #16]
  40fa50:	add	sp, sp, #0x20
  40fa54:	ret
  40fa58:	stp	x29, x30, [sp, #-16]!
  40fa5c:	mov	x29, sp
  40fa60:	bl	40fa94 <printf@plt+0xddb4>
  40fa64:	cmp	w0, #0x10, lsl #12
  40fa68:	b.ls	40fa8c <printf@plt+0xddac>  // b.plast
  40fa6c:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  40fa70:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40fa74:	add	x1, x1, #0xa80
  40fa78:	add	x0, x0, #0xe95
  40fa7c:	mov	x2, x1
  40fa80:	mov	x3, x1
  40fa84:	bl	412f50 <printf@plt+0x11270>
  40fa88:	mov	w0, wzr
  40fa8c:	ldp	x29, x30, [sp], #16
  40fa90:	ret
  40fa94:	sub	sp, sp, #0x50
  40fa98:	stp	x29, x30, [sp, #32]
  40fa9c:	str	x21, [sp, #48]
  40faa0:	stp	x20, x19, [sp, #64]
  40faa4:	add	x29, sp, #0x20
  40faa8:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40faac:	ldr	q0, [x8, #3504]
  40fab0:	mov	w0, #0x200                 	// #512
  40fab4:	str	q0, [sp]
  40fab8:	bl	401890 <_Znam@plt>
  40fabc:	mov	w2, #0x200                 	// #512
  40fac0:	mov	w1, wzr
  40fac4:	mov	x19, x0
  40fac8:	bl	4019a0 <memset@plt>
  40facc:	str	x19, [sp, #16]
  40fad0:	bl	410244 <printf@plt+0xe564>
  40fad4:	mov	x19, x0
  40fad8:	cmp	w19, #0x2d
  40fadc:	adrp	x20, 436000 <stderr@@GLIBC_2.17+0x1178>
  40fae0:	b.ne	40fafc <printf@plt+0xde1c>  // b.any
  40fae4:	and	x1, x19, #0xffffffff
  40fae8:	mov	x0, sp
  40faec:	bl	40f880 <printf@plt+0xdba0>
  40faf0:	ldr	x0, [x20, #3888]
  40faf4:	bl	401a90 <getc@plt>
  40faf8:	mov	w19, w0
  40fafc:	sub	w8, w19, #0x30
  40fb00:	cmp	w8, #0x9
  40fb04:	b.hi	40fb30 <printf@plt+0xde50>  // b.pmore
  40fb08:	mov	w1, w19
  40fb0c:	mov	x0, sp
  40fb10:	bl	40f880 <printf@plt+0xdba0>
  40fb14:	ldr	x0, [x20, #3888]
  40fb18:	bl	401a90 <getc@plt>
  40fb1c:	sub	w8, w0, #0x30
  40fb20:	mov	w19, w0
  40fb24:	cmp	w8, #0xa
  40fb28:	b.cc	40fb08 <printf@plt+0xde28>  // b.lo, b.ul, b.last
  40fb2c:	b	40fb4c <printf@plt+0xde6c>
  40fb30:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  40fb34:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40fb38:	add	x1, x1, #0xa80
  40fb3c:	add	x0, x0, #0xf2d
  40fb40:	mov	x2, x1
  40fb44:	mov	x3, x1
  40fb48:	bl	412fb8 <printf@plt+0x112d8>
  40fb4c:	cmn	w19, #0x1
  40fb50:	b.eq	40fb84 <printf@plt+0xdea4>  // b.none
  40fb54:	ldr	x1, [x20, #3888]
  40fb58:	mov	w0, w19
  40fb5c:	bl	4018c0 <ungetc@plt>
  40fb60:	cmn	w0, #0x1
  40fb64:	b.ne	40fb84 <printf@plt+0xdea4>  // b.any
  40fb68:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  40fb6c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  40fb70:	add	x1, x1, #0xa80
  40fb74:	add	x0, x0, #0x262
  40fb78:	mov	x2, x1
  40fb7c:	mov	x3, x1
  40fb80:	bl	412fb8 <printf@plt+0x112d8>
  40fb84:	ldr	x20, [sp, #8]
  40fb88:	add	x0, x20, #0x1
  40fb8c:	bl	401890 <_Znam@plt>
  40fb90:	mov	x19, x0
  40fb94:	cbz	x20, 40fbb4 <printf@plt+0xded4>
  40fb98:	ldr	x8, [sp, #16]
  40fb9c:	mov	x9, x19
  40fba0:	mov	x10, x20
  40fba4:	ldr	w11, [x8], #4
  40fba8:	subs	x10, x10, #0x1
  40fbac:	strb	w11, [x9], #1
  40fbb0:	b.ne	40fba4 <printf@plt+0xdec4>  // b.any
  40fbb4:	strb	wzr, [x19, x20]
  40fbb8:	bl	401b70 <__errno_location@plt>
  40fbbc:	mov	x21, x0
  40fbc0:	str	wzr, [x0]
  40fbc4:	mov	w2, #0xa                   	// #10
  40fbc8:	mov	x0, x19
  40fbcc:	mov	x1, xzr
  40fbd0:	bl	401980 <strtol@plt>
  40fbd4:	mov	w8, #0x7fffffff            	// #2147483647
  40fbd8:	add	x8, x0, x8
  40fbdc:	mov	w9, #0xfffffffe            	// #-2
  40fbe0:	cmp	x8, x9
  40fbe4:	b.hi	40fbf4 <printf@plt+0xdf14>  // b.pmore
  40fbe8:	ldr	w8, [x21]
  40fbec:	mov	x20, x0
  40fbf0:	cbz	w8, 40fc14 <printf@plt+0xdf34>
  40fbf4:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  40fbf8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40fbfc:	add	x1, x1, #0xa80
  40fc00:	add	x0, x0, #0xf47
  40fc04:	mov	x2, x1
  40fc08:	mov	x3, x1
  40fc0c:	bl	412f50 <printf@plt+0x11270>
  40fc10:	mov	x20, xzr
  40fc14:	mov	x0, x19
  40fc18:	bl	401b60 <_ZdaPv@plt>
  40fc1c:	ldr	x0, [sp, #16]
  40fc20:	cbz	x0, 40fc28 <printf@plt+0xdf48>
  40fc24:	bl	401b60 <_ZdaPv@plt>
  40fc28:	mov	w0, w20
  40fc2c:	ldp	x20, x19, [sp, #64]
  40fc30:	ldr	x21, [sp, #48]
  40fc34:	ldp	x29, x30, [sp, #32]
  40fc38:	add	sp, sp, #0x50
  40fc3c:	ret
  40fc40:	b	40fc4c <printf@plt+0xdf6c>
  40fc44:	b	40fc4c <printf@plt+0xdf6c>
  40fc48:	b	40fc4c <printf@plt+0xdf6c>
  40fc4c:	mov	x19, x0
  40fc50:	ldr	x0, [sp, #16]
  40fc54:	cbz	x0, 40fc5c <printf@plt+0xdf7c>
  40fc58:	bl	401b60 <_ZdaPv@plt>
  40fc5c:	mov	x0, x19
  40fc60:	bl	401c50 <_Unwind_Resume@plt>
  40fc64:	stp	x29, x30, [sp, #-32]!
  40fc68:	stp	x20, x19, [sp, #16]
  40fc6c:	mov	x29, sp
  40fc70:	mov	x19, x0
  40fc74:	cbnz	x0, 40fc94 <printf@plt+0xdfb4>
  40fc78:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  40fc7c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40fc80:	add	x1, x1, #0xa80
  40fc84:	add	x0, x0, #0xebb
  40fc88:	mov	x2, x1
  40fc8c:	mov	x3, x1
  40fc90:	bl	412fb8 <printf@plt+0x112d8>
  40fc94:	mov	w0, #0x18                  	// #24
  40fc98:	bl	418034 <_Znwm@@Base>
  40fc9c:	mov	x20, x0
  40fca0:	mov	x1, x19
  40fca4:	bl	40f72c <printf@plt+0xda4c>
  40fca8:	cbz	x19, 40fcc4 <printf@plt+0xdfe4>
  40fcac:	bl	40fa94 <printf@plt+0xddb4>
  40fcb0:	mov	w1, w0
  40fcb4:	mov	x0, x20
  40fcb8:	bl	40f794 <printf@plt+0xdab4>
  40fcbc:	subs	x19, x19, #0x1
  40fcc0:	b.ne	40fcac <printf@plt+0xdfcc>  // b.any
  40fcc4:	bl	410814 <printf@plt+0xeb34>
  40fcc8:	mov	x0, x20
  40fccc:	ldp	x20, x19, [sp, #16]
  40fcd0:	ldp	x29, x30, [sp], #32
  40fcd4:	ret
  40fcd8:	mov	x19, x0
  40fcdc:	mov	x0, x20
  40fce0:	bl	4180d8 <_ZdlPv@@Base>
  40fce4:	mov	x0, x19
  40fce8:	bl	401c50 <_Unwind_Resume@plt>
  40fcec:	b	410814 <printf@plt+0xeb34>
  40fcf0:	stp	x29, x30, [sp, #-48]!
  40fcf4:	str	x21, [sp, #16]
  40fcf8:	stp	x20, x19, [sp, #32]
  40fcfc:	mov	x29, sp
  40fd00:	mov	x20, x0
  40fd04:	cbnz	x0, 40fd24 <printf@plt+0xe044>
  40fd08:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  40fd0c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40fd10:	add	x1, x1, #0xa80
  40fd14:	add	x0, x0, #0xebb
  40fd18:	mov	x2, x1
  40fd1c:	mov	x3, x1
  40fd20:	bl	412fb8 <printf@plt+0x112d8>
  40fd24:	mov	w0, #0x18                  	// #24
  40fd28:	bl	418034 <_Znwm@@Base>
  40fd2c:	mov	x19, x0
  40fd30:	mov	x1, x20
  40fd34:	bl	40f72c <printf@plt+0xda4c>
  40fd38:	cbz	x20, 40fda0 <printf@plt+0xe0c0>
  40fd3c:	mov	x21, x20
  40fd40:	bl	40fa94 <printf@plt+0xddb4>
  40fd44:	mov	w1, w0
  40fd48:	mov	x0, x19
  40fd4c:	bl	40f794 <printf@plt+0xdab4>
  40fd50:	subs	x21, x21, #0x1
  40fd54:	b.ne	40fd40 <printf@plt+0xe060>  // b.any
  40fd58:	tbz	w20, #0, 40fda0 <printf@plt+0xe0c0>
  40fd5c:	bl	40fdcc <printf@plt+0xe0ec>
  40fd60:	ldr	x8, [x0, #8]
  40fd64:	mov	x20, x0
  40fd68:	cmp	x8, #0x2
  40fd6c:	b.cc	40fd8c <printf@plt+0xe0ac>  // b.lo, b.ul, b.last
  40fd70:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  40fd74:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40fd78:	add	x1, x1, #0xa80
  40fd7c:	add	x0, x0, #0xee5
  40fd80:	mov	x2, x1
  40fd84:	mov	x3, x1
  40fd88:	bl	412f50 <printf@plt+0x11270>
  40fd8c:	ldr	x0, [x20, #16]
  40fd90:	cbz	x0, 40fd98 <printf@plt+0xe0b8>
  40fd94:	bl	401b60 <_ZdaPv@plt>
  40fd98:	mov	x0, x20
  40fd9c:	bl	4180d8 <_ZdlPv@@Base>
  40fda0:	bl	410814 <printf@plt+0xeb34>
  40fda4:	mov	x0, x19
  40fda8:	ldp	x20, x19, [sp, #32]
  40fdac:	ldr	x21, [sp, #16]
  40fdb0:	ldp	x29, x30, [sp], #48
  40fdb4:	ret
  40fdb8:	mov	x20, x0
  40fdbc:	mov	x0, x19
  40fdc0:	bl	4180d8 <_ZdlPv@@Base>
  40fdc4:	mov	x0, x20
  40fdc8:	bl	401c50 <_Unwind_Resume@plt>
  40fdcc:	sub	sp, sp, #0x80
  40fdd0:	stp	x29, x30, [sp, #32]
  40fdd4:	stp	x28, x27, [sp, #48]
  40fdd8:	stp	x26, x25, [sp, #64]
  40fddc:	stp	x24, x23, [sp, #80]
  40fde0:	stp	x22, x21, [sp, #96]
  40fde4:	stp	x20, x19, [sp, #112]
  40fde8:	add	x29, sp, #0x20
  40fdec:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40fdf0:	ldr	q0, [x8, #3504]
  40fdf4:	mov	w0, #0x200                 	// #512
  40fdf8:	str	q0, [sp]
  40fdfc:	bl	401890 <_Znam@plt>
  40fe00:	mov	w2, #0x200                 	// #512
  40fe04:	mov	w1, wzr
  40fe08:	mov	x19, x0
  40fe0c:	bl	4019a0 <memset@plt>
  40fe10:	adrp	x26, 436000 <stderr@@GLIBC_2.17+0x1178>
  40fe14:	ldr	x0, [x26, #3888]
  40fe18:	str	x19, [sp, #16]
  40fe1c:	bl	401a90 <getc@plt>
  40fe20:	mov	w23, w0
  40fe24:	mov	w0, #0x18                  	// #24
  40fe28:	bl	418034 <_Znwm@@Base>
  40fe2c:	mov	x19, x0
  40fe30:	mov	w8, #0x4                   	// #4
  40fe34:	str	x8, [x0]
  40fe38:	mov	w0, #0x10                  	// #16
  40fe3c:	bl	401890 <_Znam@plt>
  40fe40:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x3f1c>
  40fe44:	adrp	x21, 437000 <stderr@@GLIBC_2.17+0x2178>
  40fe48:	adrp	x22, 41b000 <_ZdlPvm@@Base+0x2f1c>
  40fe4c:	add	x20, x20, #0x262
  40fe50:	add	x21, x21, #0xa80
  40fe54:	mov	w27, #0x7fffffff            	// #2147483647
  40fe58:	mov	w28, #0xfffffffe            	// #-2
  40fe5c:	add	x22, x22, #0xf62
  40fe60:	stp	xzr, x0, [x19, #8]
  40fe64:	str	xzr, [sp, #8]
  40fe68:	cmp	w23, #0x9
  40fe6c:	b.eq	40fe78 <printf@plt+0xe198>  // b.none
  40fe70:	cmp	w23, #0x20
  40fe74:	b.ne	40fe88 <printf@plt+0xe1a8>  // b.any
  40fe78:	ldr	x0, [x26, #3888]
  40fe7c:	bl	401a90 <getc@plt>
  40fe80:	mov	w23, w0
  40fe84:	b	40fe68 <printf@plt+0xe188>
  40fe88:	cmp	w23, #0x2d
  40fe8c:	b.ne	40feb4 <printf@plt+0xe1d4>  // b.any
  40fe90:	ldr	x0, [x26, #3888]
  40fe94:	bl	401a90 <getc@plt>
  40fe98:	sub	w8, w0, #0x30
  40fe9c:	mov	w23, w0
  40fea0:	cmp	w8, #0x9
  40fea4:	b.hi	40fee8 <printf@plt+0xe208>  // b.pmore
  40fea8:	mov	x0, sp
  40feac:	mov	w1, #0x2d                  	// #45
  40feb0:	bl	40f880 <printf@plt+0xdba0>
  40feb4:	sub	w8, w23, #0x30
  40feb8:	cmp	w8, #0x9
  40febc:	b.hi	40ff1c <printf@plt+0xe23c>  // b.pmore
  40fec0:	mov	w1, w23
  40fec4:	mov	x0, sp
  40fec8:	bl	40f880 <printf@plt+0xdba0>
  40fecc:	ldr	x0, [x26, #3888]
  40fed0:	bl	401a90 <getc@plt>
  40fed4:	sub	w8, w0, #0x30
  40fed8:	mov	w23, w0
  40fedc:	cmp	w8, #0xa
  40fee0:	b.cc	40fec0 <printf@plt+0xe1e0>  // b.lo, b.ul, b.last
  40fee4:	b	40ff1c <printf@plt+0xe23c>
  40fee8:	cmn	w23, #0x1
  40feec:	b.eq	40ff18 <printf@plt+0xe238>  // b.none
  40fef0:	ldr	x1, [x26, #3888]
  40fef4:	mov	w0, w23
  40fef8:	bl	4018c0 <ungetc@plt>
  40fefc:	cmn	w0, #0x1
  40ff00:	b.ne	40ff18 <printf@plt+0xe238>  // b.any
  40ff04:	mov	x0, x20
  40ff08:	mov	x1, x21
  40ff0c:	mov	x2, x21
  40ff10:	mov	x3, x21
  40ff14:	bl	412fb8 <printf@plt+0x112d8>
  40ff18:	mov	w23, #0x2d                  	// #45
  40ff1c:	ldr	x25, [sp, #8]
  40ff20:	cbz	x25, 40ffac <printf@plt+0xe2cc>
  40ff24:	add	x0, x25, #0x1
  40ff28:	bl	401890 <_Znam@plt>
  40ff2c:	ldr	x8, [sp, #16]
  40ff30:	mov	x24, x0
  40ff34:	mov	x9, xzr
  40ff38:	ldr	w10, [x8, x9, lsl #2]
  40ff3c:	strb	w10, [x24, x9]
  40ff40:	add	x9, x9, #0x1
  40ff44:	cmp	x25, x9
  40ff48:	b.ne	40ff38 <printf@plt+0xe258>  // b.any
  40ff4c:	strb	wzr, [x24, x25]
  40ff50:	bl	401b70 <__errno_location@plt>
  40ff54:	mov	x25, x0
  40ff58:	str	wzr, [x0]
  40ff5c:	mov	w2, #0xa                   	// #10
  40ff60:	mov	x0, x24
  40ff64:	mov	x1, xzr
  40ff68:	bl	401980 <strtol@plt>
  40ff6c:	add	x8, x0, x27
  40ff70:	cmp	x8, x28
  40ff74:	b.hi	40ff84 <printf@plt+0xe2a4>  // b.pmore
  40ff78:	ldr	w8, [x25]
  40ff7c:	mov	x1, x0
  40ff80:	cbz	w8, 40ff9c <printf@plt+0xe2bc>
  40ff84:	mov	x0, x22
  40ff88:	mov	x1, x21
  40ff8c:	mov	x2, x21
  40ff90:	mov	x3, x21
  40ff94:	bl	412f50 <printf@plt+0x11270>
  40ff98:	mov	x1, xzr
  40ff9c:	mov	x0, x19
  40ffa0:	bl	40f794 <printf@plt+0xdab4>
  40ffa4:	mov	x0, x24
  40ffa8:	bl	401b60 <_ZdaPv@plt>
  40ffac:	cmp	w23, #0x9
  40ffb0:	b.le	40ffc0 <printf@plt+0xe2e0>
  40ffb4:	cmp	w23, #0x20
  40ffb8:	b.eq	40fe64 <printf@plt+0xe184>  // b.none
  40ffbc:	b	40ffd0 <printf@plt+0xe2f0>
  40ffc0:	b.eq	40fe64 <printf@plt+0xe184>  // b.none
  40ffc4:	cmn	w23, #0x1
  40ffc8:	b.eq	410038 <printf@plt+0xe358>  // b.none
  40ffcc:	b	41001c <printf@plt+0xe33c>
  40ffd0:	cmp	w23, #0xa
  40ffd4:	b.eq	40ffe8 <printf@plt+0xe308>  // b.none
  40ffd8:	cmp	w23, #0x23
  40ffdc:	b.ne	41001c <printf@plt+0xe33c>  // b.any
  40ffe0:	bl	4102b8 <printf@plt+0xe5d8>
  40ffe4:	b	410038 <printf@plt+0xe358>
  40ffe8:	ldr	x1, [x26, #3888]
  40ffec:	mov	w0, #0xa                   	// #10
  40fff0:	bl	4018c0 <ungetc@plt>
  40fff4:	cmn	w0, #0x1
  40fff8:	b.ne	410038 <printf@plt+0xe358>  // b.any
  40fffc:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  410000:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  410004:	add	x1, x1, #0xa80
  410008:	add	x0, x0, #0x262
  41000c:	mov	x2, x1
  410010:	mov	x3, x1
  410014:	bl	412fb8 <printf@plt+0x112d8>
  410018:	b	410038 <printf@plt+0xe358>
  41001c:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  410020:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  410024:	add	x1, x1, #0xa80
  410028:	add	x0, x0, #0xf2d
  41002c:	mov	x2, x1
  410030:	mov	x3, x1
  410034:	bl	412f50 <printf@plt+0x11270>
  410038:	ldr	x0, [sp, #16]
  41003c:	cbz	x0, 410044 <printf@plt+0xe364>
  410040:	bl	401b60 <_ZdaPv@plt>
  410044:	mov	x0, x19
  410048:	ldp	x20, x19, [sp, #112]
  41004c:	ldp	x22, x21, [sp, #96]
  410050:	ldp	x24, x23, [sp, #80]
  410054:	ldp	x26, x25, [sp, #64]
  410058:	ldp	x28, x27, [sp, #48]
  41005c:	ldp	x29, x30, [sp, #32]
  410060:	add	sp, sp, #0x80
  410064:	ret
  410068:	b	41008c <printf@plt+0xe3ac>
  41006c:	mov	x20, x0
  410070:	mov	x0, x19
  410074:	bl	4180d8 <_ZdlPv@@Base>
  410078:	b	410090 <printf@plt+0xe3b0>
  41007c:	b	41008c <printf@plt+0xe3ac>
  410080:	b	41008c <printf@plt+0xe3ac>
  410084:	b	41008c <printf@plt+0xe3ac>
  410088:	b	41008c <printf@plt+0xe3ac>
  41008c:	mov	x20, x0
  410090:	ldr	x0, [sp, #16]
  410094:	cbz	x0, 41009c <printf@plt+0xe3bc>
  410098:	bl	401b60 <_ZdaPv@plt>
  41009c:	mov	x0, x20
  4100a0:	bl	401c50 <_Unwind_Resume@plt>
  4100a4:	stp	x29, x30, [sp, #-32]!
  4100a8:	str	x19, [sp, #16]
  4100ac:	mov	x29, sp
  4100b0:	bl	40fdcc <printf@plt+0xe0ec>
  4100b4:	ldr	x8, [x0, #8]
  4100b8:	mov	x19, x0
  4100bc:	cbz	x8, 4100d0 <printf@plt+0xe3f0>
  4100c0:	tbz	w8, #0, 4100ec <printf@plt+0xe40c>
  4100c4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4100c8:	add	x0, x0, #0xf0b
  4100cc:	b	4100d8 <printf@plt+0xe3f8>
  4100d0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4100d4:	add	x0, x0, #0xef8
  4100d8:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  4100dc:	add	x1, x1, #0xa80
  4100e0:	mov	x2, x1
  4100e4:	mov	x3, x1
  4100e8:	bl	412f50 <printf@plt+0x11270>
  4100ec:	bl	410814 <printf@plt+0xeb34>
  4100f0:	mov	x0, x19
  4100f4:	ldr	x19, [sp, #16]
  4100f8:	ldp	x29, x30, [sp], #32
  4100fc:	ret
  410100:	sub	sp, sp, #0x40
  410104:	stp	x29, x30, [sp, #32]
  410108:	stp	x20, x19, [sp, #48]
  41010c:	add	x29, sp, #0x20
  410110:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x2f1c>
  410114:	ldr	q0, [x8, #3504]
  410118:	mov	w0, #0x200                 	// #512
  41011c:	str	q0, [sp]
  410120:	bl	401890 <_Znam@plt>
  410124:	mov	w2, #0x200                 	// #512
  410128:	mov	w1, wzr
  41012c:	mov	x19, x0
  410130:	bl	4019a0 <memset@plt>
  410134:	str	x19, [sp, #16]
  410138:	bl	410244 <printf@plt+0xe564>
  41013c:	adrp	x20, 436000 <stderr@@GLIBC_2.17+0x1178>
  410140:	adrp	x19, 436000 <stderr@@GLIBC_2.17+0x1178>
  410144:	cmp	w0, #0xa
  410148:	b.eq	410164 <printf@plt+0xe484>  // b.none
  41014c:	cmn	w0, #0x1
  410150:	b.eq	4101cc <printf@plt+0xe4ec>  // b.none
  410154:	mov	w1, w0
  410158:	mov	x0, sp
  41015c:	bl	40f880 <printf@plt+0xdba0>
  410160:	b	41018c <printf@plt+0xe4ac>
  410164:	ldr	w8, [x20, #3864]
  410168:	ldr	x0, [x19, #3888]
  41016c:	add	w8, w8, #0x1
  410170:	str	w8, [x20, #3864]
  410174:	bl	401a90 <getc@plt>
  410178:	cmp	w0, #0x2b
  41017c:	b.ne	410198 <printf@plt+0xe4b8>  // b.any
  410180:	mov	x0, sp
  410184:	mov	w1, #0xa                   	// #10
  410188:	bl	40f880 <printf@plt+0xdba0>
  41018c:	ldr	x0, [x19, #3888]
  410190:	bl	401a90 <getc@plt>
  410194:	b	410144 <printf@plt+0xe464>
  410198:	cmn	w0, #0x1
  41019c:	b.eq	4101cc <printf@plt+0xe4ec>  // b.none
  4101a0:	ldr	x1, [x19, #3888]
  4101a4:	bl	4018c0 <ungetc@plt>
  4101a8:	cmn	w0, #0x1
  4101ac:	b.ne	4101cc <printf@plt+0xe4ec>  // b.any
  4101b0:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  4101b4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4101b8:	add	x1, x1, #0xa80
  4101bc:	add	x0, x0, #0x262
  4101c0:	mov	x2, x1
  4101c4:	mov	x3, x1
  4101c8:	bl	412fb8 <printf@plt+0x112d8>
  4101cc:	ldr	x20, [sp, #8]
  4101d0:	add	x0, x20, #0x1
  4101d4:	bl	401890 <_Znam@plt>
  4101d8:	mov	x19, x0
  4101dc:	ldr	x0, [sp, #16]
  4101e0:	cbz	x20, 410208 <printf@plt+0xe528>
  4101e4:	mov	x8, x0
  4101e8:	mov	x9, x19
  4101ec:	mov	x10, x20
  4101f0:	ldr	w11, [x8], #4
  4101f4:	subs	x10, x10, #0x1
  4101f8:	strb	w11, [x9], #1
  4101fc:	b.ne	4101f0 <printf@plt+0xe510>  // b.any
  410200:	strb	wzr, [x19, x20]
  410204:	b	410210 <printf@plt+0xe530>
  410208:	strb	wzr, [x19, x20]
  41020c:	cbz	x0, 410214 <printf@plt+0xe534>
  410210:	bl	401b60 <_ZdaPv@plt>
  410214:	mov	x0, x19
  410218:	ldp	x20, x19, [sp, #48]
  41021c:	ldp	x29, x30, [sp, #32]
  410220:	add	sp, sp, #0x40
  410224:	ret
  410228:	b	41022c <printf@plt+0xe54c>
  41022c:	mov	x19, x0
  410230:	ldr	x0, [sp, #16]
  410234:	cbz	x0, 41023c <printf@plt+0xe55c>
  410238:	bl	401b60 <_ZdaPv@plt>
  41023c:	mov	x0, x19
  410240:	bl	401c50 <_Unwind_Resume@plt>
  410244:	stp	x29, x30, [sp, #-32]!
  410248:	stp	x20, x19, [sp, #16]
  41024c:	mov	x29, sp
  410250:	adrp	x20, 436000 <stderr@@GLIBC_2.17+0x1178>
  410254:	ldr	x0, [x20, #3888]
  410258:	bl	401a90 <getc@plt>
  41025c:	mov	w19, w0
  410260:	cmp	w0, #0x9
  410264:	b.gt	410270 <printf@plt+0xe590>
  410268:	b.eq	410254 <printf@plt+0xe574>  // b.none
  41026c:	b	4102ac <printf@plt+0xe5cc>
  410270:	cmp	w19, #0x20
  410274:	b.eq	410254 <printf@plt+0xe574>  // b.none
  410278:	cmp	w19, #0xa
  41027c:	b.ne	41029c <printf@plt+0xe5bc>  // b.any
  410280:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  410284:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  410288:	add	x1, x1, #0xa80
  41028c:	add	x0, x0, #0xf85
  410290:	mov	x2, x1
  410294:	mov	x3, x1
  410298:	bl	412f50 <printf@plt+0x11270>
  41029c:	mov	w0, w19
  4102a0:	ldp	x20, x19, [sp, #16]
  4102a4:	ldp	x29, x30, [sp], #32
  4102a8:	ret
  4102ac:	cmn	w19, #0x1
  4102b0:	b.eq	410280 <printf@plt+0xe5a0>  // b.none
  4102b4:	b	41029c <printf@plt+0xe5bc>
  4102b8:	stp	x29, x30, [sp, #-32]!
  4102bc:	str	x19, [sp, #16]
  4102c0:	mov	x29, sp
  4102c4:	adrp	x19, 436000 <stderr@@GLIBC_2.17+0x1178>
  4102c8:	ldr	x0, [x19, #3888]
  4102cc:	bl	401a90 <getc@plt>
  4102d0:	cmn	w0, #0x1
  4102d4:	b.eq	4102f0 <printf@plt+0xe610>  // b.none
  4102d8:	cmp	w0, #0xa
  4102dc:	b.ne	4102c8 <printf@plt+0xe5e8>  // b.any
  4102e0:	ldr	x1, [x19, #3888]
  4102e4:	bl	4018c0 <ungetc@plt>
  4102e8:	cmn	w0, #0x1
  4102ec:	b.eq	4102fc <printf@plt+0xe61c>  // b.none
  4102f0:	ldr	x19, [sp, #16]
  4102f4:	ldp	x29, x30, [sp], #32
  4102f8:	ret
  4102fc:	ldr	x19, [sp, #16]
  410300:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  410304:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  410308:	add	x1, x1, #0xa80
  41030c:	add	x0, x0, #0x262
  410310:	mov	x2, x1
  410314:	mov	x3, x1
  410318:	ldp	x29, x30, [sp], #32
  41031c:	b	412fb8 <printf@plt+0x112d8>
  410320:	sub	sp, sp, #0x40
  410324:	stp	x29, x30, [sp, #32]
  410328:	stp	x20, x19, [sp, #48]
  41032c:	add	x29, sp, #0x20
  410330:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x2f1c>
  410334:	ldr	q0, [x8, #3504]
  410338:	mov	w0, #0x200                 	// #512
  41033c:	str	q0, [sp]
  410340:	bl	401890 <_Znam@plt>
  410344:	mov	w2, #0x200                 	// #512
  410348:	mov	w1, wzr
  41034c:	mov	x19, x0
  410350:	bl	4019a0 <memset@plt>
  410354:	str	x19, [sp, #16]
  410358:	bl	410244 <printf@plt+0xe564>
  41035c:	adrp	x19, 436000 <stderr@@GLIBC_2.17+0x1178>
  410360:	sub	w8, w0, #0x9
  410364:	cmp	w8, #0x2
  410368:	b.cc	410394 <printf@plt+0xe6b4>  // b.lo, b.ul, b.last
  41036c:	cmn	w0, #0x1
  410370:	b.eq	4103c0 <printf@plt+0xe6e0>  // b.none
  410374:	cmp	w0, #0x20
  410378:	b.eq	410394 <printf@plt+0xe6b4>  // b.none
  41037c:	mov	w1, w0
  410380:	mov	x0, sp
  410384:	bl	40f880 <printf@plt+0xdba0>
  410388:	ldr	x0, [x19, #3888]
  41038c:	bl	401a90 <getc@plt>
  410390:	b	410360 <printf@plt+0xe680>
  410394:	ldr	x1, [x19, #3888]
  410398:	bl	4018c0 <ungetc@plt>
  41039c:	cmn	w0, #0x1
  4103a0:	b.ne	4103c0 <printf@plt+0xe6e0>  // b.any
  4103a4:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  4103a8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4103ac:	add	x1, x1, #0xa80
  4103b0:	add	x0, x0, #0x262
  4103b4:	mov	x2, x1
  4103b8:	mov	x3, x1
  4103bc:	bl	412fb8 <printf@plt+0x112d8>
  4103c0:	ldr	x20, [sp, #8]
  4103c4:	add	x0, x20, #0x1
  4103c8:	bl	401890 <_Znam@plt>
  4103cc:	mov	x19, x0
  4103d0:	ldr	x0, [sp, #16]
  4103d4:	cbz	x20, 4103fc <printf@plt+0xe71c>
  4103d8:	mov	x8, x0
  4103dc:	mov	x9, x19
  4103e0:	mov	x10, x20
  4103e4:	ldr	w11, [x8], #4
  4103e8:	subs	x10, x10, #0x1
  4103ec:	strb	w11, [x9], #1
  4103f0:	b.ne	4103e4 <printf@plt+0xe704>  // b.any
  4103f4:	strb	wzr, [x19, x20]
  4103f8:	b	410404 <printf@plt+0xe724>
  4103fc:	strb	wzr, [x19, x20]
  410400:	cbz	x0, 410408 <printf@plt+0xe728>
  410404:	bl	401b60 <_ZdaPv@plt>
  410408:	mov	x0, x19
  41040c:	ldp	x20, x19, [sp, #48]
  410410:	ldp	x29, x30, [sp, #32]
  410414:	add	sp, sp, #0x40
  410418:	ret
  41041c:	b	410420 <printf@plt+0xe740>
  410420:	mov	x19, x0
  410424:	ldr	x0, [sp, #16]
  410428:	cbz	x0, 410430 <printf@plt+0xe750>
  41042c:	bl	401b60 <_ZdaPv@plt>
  410430:	mov	x0, x19
  410434:	bl	401c50 <_Unwind_Resume@plt>
  410438:	stp	x29, x30, [sp, #-32]!
  41043c:	stp	x20, x19, [sp, #16]
  410440:	adrp	x19, 436000 <stderr@@GLIBC_2.17+0x1178>
  410444:	adrp	x20, 436000 <stderr@@GLIBC_2.17+0x1178>
  410448:	mov	x29, sp
  41044c:	ldr	x0, [x19, #3888]
  410450:	bl	401a90 <getc@plt>
  410454:	cmp	w0, #0x1f
  410458:	b.gt	41047c <printf@plt+0xe79c>
  41045c:	cmp	w0, #0x9
  410460:	b.eq	41044c <printf@plt+0xe76c>  // b.none
  410464:	cmp	w0, #0xa
  410468:	b.ne	410494 <printf@plt+0xe7b4>  // b.any
  41046c:	ldr	w8, [x20, #3864]
  410470:	add	w8, w8, #0x1
  410474:	str	w8, [x20, #3864]
  410478:	b	41044c <printf@plt+0xe76c>
  41047c:	cmp	w0, #0x20
  410480:	b.eq	41044c <printf@plt+0xe76c>  // b.none
  410484:	cmp	w0, #0x23
  410488:	b.ne	410494 <printf@plt+0xe7b4>  // b.any
  41048c:	bl	4104a4 <printf@plt+0xe7c4>
  410490:	b	41044c <printf@plt+0xe76c>
  410494:	ldp	x20, x19, [sp, #16]
  410498:	mov	w0, w0
  41049c:	ldp	x29, x30, [sp], #32
  4104a0:	ret
  4104a4:	stp	x29, x30, [sp, #-32]!
  4104a8:	str	x19, [sp, #16]
  4104ac:	adrp	x19, 436000 <stderr@@GLIBC_2.17+0x1178>
  4104b0:	mov	x29, sp
  4104b4:	ldr	x0, [x19, #3888]
  4104b8:	bl	401a90 <getc@plt>
  4104bc:	cmn	w0, #0x1
  4104c0:	b.eq	4104dc <printf@plt+0xe7fc>  // b.none
  4104c4:	cmp	w0, #0xa
  4104c8:	b.ne	4104b4 <printf@plt+0xe7d4>  // b.any
  4104cc:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  4104d0:	ldr	w9, [x8, #3864]
  4104d4:	add	w9, w9, #0x1
  4104d8:	str	w9, [x8, #3864]
  4104dc:	ldr	x19, [sp, #16]
  4104e0:	ldp	x29, x30, [sp], #32
  4104e4:	ret
  4104e8:	stp	x29, x30, [sp, #-64]!
  4104ec:	stp	x24, x23, [sp, #16]
  4104f0:	stp	x22, x21, [sp, #32]
  4104f4:	stp	x20, x19, [sp, #48]
  4104f8:	mov	x29, sp
  4104fc:	ldr	x22, [x0, #8]
  410500:	cbz	x22, 4105cc <printf@plt+0xe8ec>
  410504:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x3f1c>
  410508:	adrp	x21, 437000 <stderr@@GLIBC_2.17+0x2178>
  41050c:	mov	x19, x0
  410510:	mov	x24, xzr
  410514:	adrp	x23, 436000 <stderr@@GLIBC_2.17+0x1178>
  410518:	add	x20, x20, #0x24f
  41051c:	add	x21, x21, #0xa80
  410520:	mov	x8, x22
  410524:	cmp	x8, x24
  410528:	b.hi	410540 <printf@plt+0xe860>  // b.pmore
  41052c:	mov	x0, x20
  410530:	mov	x1, x21
  410534:	mov	x2, x21
  410538:	mov	x3, x21
  41053c:	bl	412fb8 <printf@plt+0x112d8>
  410540:	ldr	x8, [x19, #16]
  410544:	ldr	x9, [x23, #3904]
  410548:	ldr	w8, [x8, x24, lsl #2]
  41054c:	ldr	w10, [x9, #8]
  410550:	add	x24, x24, #0x2
  410554:	cmp	x24, x22
  410558:	add	w8, w10, w8
  41055c:	str	w8, [x9, #8]
  410560:	b.cs	41056c <printf@plt+0xe88c>  // b.hs, b.nlast
  410564:	ldr	x8, [x19, #8]
  410568:	b	410524 <printf@plt+0xe844>
  41056c:	cmp	x22, #0x2
  410570:	b.cc	4105cc <printf@plt+0xe8ec>  // b.lo, b.ul, b.last
  410574:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x3f1c>
  410578:	adrp	x21, 437000 <stderr@@GLIBC_2.17+0x2178>
  41057c:	mov	w24, #0x1                   	// #1
  410580:	add	x20, x20, #0x24f
  410584:	add	x21, x21, #0xa80
  410588:	ldr	x8, [x19, #8]
  41058c:	cmp	x8, x24
  410590:	b.hi	4105a8 <printf@plt+0xe8c8>  // b.pmore
  410594:	mov	x0, x20
  410598:	mov	x1, x21
  41059c:	mov	x2, x21
  4105a0:	mov	x3, x21
  4105a4:	bl	412fb8 <printf@plt+0x112d8>
  4105a8:	ldr	x8, [x19, #16]
  4105ac:	ldr	x9, [x23, #3904]
  4105b0:	ldr	w8, [x8, x24, lsl #2]
  4105b4:	ldr	w10, [x9, #12]
  4105b8:	add	x24, x24, #0x2
  4105bc:	cmp	x24, x22
  4105c0:	add	w8, w10, w8
  4105c4:	str	w8, [x9, #12]
  4105c8:	b.cc	410588 <printf@plt+0xe8a8>  // b.lo, b.ul, b.last
  4105cc:	ldp	x20, x19, [sp, #48]
  4105d0:	ldp	x22, x21, [sp, #32]
  4105d4:	ldp	x24, x23, [sp, #16]
  4105d8:	ldp	x29, x30, [sp], #64
  4105dc:	ret
  4105e0:	stp	x29, x30, [sp, #-48]!
  4105e4:	str	x21, [sp, #16]
  4105e8:	stp	x20, x19, [sp, #32]
  4105ec:	mov	x29, sp
  4105f0:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  4105f4:	add	x1, x1, #0x10a
  4105f8:	mov	x19, x0
  4105fc:	bl	401ba0 <strcmp@plt>
  410600:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x1f1c>
  410604:	add	x8, x8, #0xae9
  410608:	cmp	w0, #0x0
  41060c:	csel	x19, x8, x19, eq  // eq = none
  410610:	mov	x0, x19
  410614:	bl	4018f0 <strlen@plt>
  410618:	adrp	x21, 436000 <stderr@@GLIBC_2.17+0x1178>
  41061c:	ldr	x8, [x21, #3848]
  410620:	add	x20, x0, #0x1
  410624:	cbz	x8, 410630 <printf@plt+0xe950>
  410628:	mov	x0, x8
  41062c:	bl	401990 <free@plt>
  410630:	mov	x0, x20
  410634:	bl	401bc0 <malloc@plt>
  410638:	str	x0, [x21, #3848]
  41063c:	cbnz	x0, 410660 <printf@plt+0xe980>
  410640:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  410644:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  410648:	add	x1, x1, #0xa80
  41064c:	add	x0, x0, #0xf96
  410650:	mov	x2, x1
  410654:	mov	x3, x1
  410658:	bl	412fb8 <printf@plt+0x112d8>
  41065c:	ldr	x0, [x21, #3848]
  410660:	mov	x1, x19
  410664:	mov	x2, x20
  410668:	ldp	x20, x19, [sp, #32]
  41066c:	ldr	x21, [sp, #16]
  410670:	ldp	x29, x30, [sp], #48
  410674:	b	401ac0 <strncpy@plt>
  410678:	stp	x29, x30, [sp, #-48]!
  41067c:	str	x21, [sp, #16]
  410680:	stp	x20, x19, [sp, #32]
  410684:	mov	x29, sp
  410688:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  41068c:	add	x1, x1, #0x10a
  410690:	mov	x19, x0
  410694:	bl	401ba0 <strcmp@plt>
  410698:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x1f1c>
  41069c:	add	x8, x8, #0xae9
  4106a0:	cmp	w0, #0x0
  4106a4:	csel	x19, x8, x19, eq  // eq = none
  4106a8:	mov	x0, x19
  4106ac:	bl	4018f0 <strlen@plt>
  4106b0:	adrp	x21, 436000 <stderr@@GLIBC_2.17+0x1178>
  4106b4:	ldr	x8, [x21, #3856]
  4106b8:	add	x20, x0, #0x1
  4106bc:	cbz	x8, 4106c8 <printf@plt+0xe9e8>
  4106c0:	mov	x0, x8
  4106c4:	bl	401990 <free@plt>
  4106c8:	mov	x0, x20
  4106cc:	bl	401bc0 <malloc@plt>
  4106d0:	str	x0, [x21, #3856]
  4106d4:	cbnz	x0, 4106f8 <printf@plt+0xea18>
  4106d8:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  4106dc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4106e0:	add	x1, x1, #0xa80
  4106e4:	add	x0, x0, #0xf96
  4106e8:	mov	x2, x1
  4106ec:	mov	x3, x1
  4106f0:	bl	412fb8 <printf@plt+0x112d8>
  4106f4:	ldr	x0, [x21, #3856]
  4106f8:	mov	x1, x19
  4106fc:	mov	x2, x20
  410700:	ldp	x20, x19, [sp, #32]
  410704:	ldr	x21, [sp, #16]
  410708:	ldp	x29, x30, [sp], #48
  41070c:	b	401ac0 <strncpy@plt>
  410710:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  410714:	ldr	x8, [x8, #3880]
  410718:	adrp	x10, 436000 <stderr@@GLIBC_2.17+0x1178>
  41071c:	ldr	w3, [x1, #8]
  410720:	ldr	x2, [x1, #16]
  410724:	ldr	x9, [x8]
  410728:	ldr	x4, [x10, #3904]
  41072c:	mov	x1, x0
  410730:	mov	x0, x8
  410734:	ldr	x5, [x9, #24]
  410738:	br	x5
  41073c:	stp	x29, x30, [sp, #-32]!
  410740:	str	x19, [sp, #16]
  410744:	adrp	x19, 436000 <stderr@@GLIBC_2.17+0x1178>
  410748:	mov	x29, sp
  41074c:	ldr	x0, [x19, #3888]
  410750:	bl	401a90 <getc@plt>
  410754:	cmp	w0, #0x9
  410758:	b.le	410768 <printf@plt+0xea88>
  41075c:	cmp	w0, #0x20
  410760:	b.eq	41074c <printf@plt+0xea6c>  // b.none
  410764:	b	410778 <printf@plt+0xea98>
  410768:	b.eq	41074c <printf@plt+0xea6c>  // b.none
  41076c:	cmn	w0, #0x1
  410770:	b.eq	4107ac <printf@plt+0xeacc>  // b.none
  410774:	b	410790 <printf@plt+0xeab0>
  410778:	cmp	w0, #0xa
  41077c:	b.eq	41079c <printf@plt+0xeabc>  // b.none
  410780:	cmp	w0, #0x23
  410784:	b.ne	410790 <printf@plt+0xeab0>  // b.any
  410788:	bl	4104a4 <printf@plt+0xe7c4>
  41078c:	b	4107ac <printf@plt+0xeacc>
  410790:	bl	4104a4 <printf@plt+0xe7c4>
  410794:	mov	w0, wzr
  410798:	b	4107b0 <printf@plt+0xead0>
  41079c:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  4107a0:	ldr	w9, [x8, #3864]
  4107a4:	add	w9, w9, #0x1
  4107a8:	str	w9, [x8, #3864]
  4107ac:	mov	w0, #0x1                   	// #1
  4107b0:	ldr	x19, [sp, #16]
  4107b4:	ldp	x29, x30, [sp], #32
  4107b8:	ret
  4107bc:	stp	x29, x30, [sp, #-32]!
  4107c0:	str	x19, [sp, #16]
  4107c4:	mov	x29, sp
  4107c8:	bl	41073c <printf@plt+0xea5c>
  4107cc:	tbnz	w0, #0, 410808 <printf@plt+0xeb28>
  4107d0:	adrp	x19, 436000 <stderr@@GLIBC_2.17+0x1178>
  4107d4:	ldr	w8, [x19, #3864]
  4107d8:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  4107dc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4107e0:	add	x1, x1, #0xa80
  4107e4:	sub	w8, w8, #0x1
  4107e8:	add	x0, x0, #0xee5
  4107ec:	mov	x2, x1
  4107f0:	mov	x3, x1
  4107f4:	str	w8, [x19, #3864]
  4107f8:	bl	412f50 <printf@plt+0x11270>
  4107fc:	ldr	w8, [x19, #3864]
  410800:	add	w8, w8, #0x1
  410804:	str	w8, [x19, #3864]
  410808:	ldr	x19, [sp, #16]
  41080c:	ldp	x29, x30, [sp], #32
  410810:	ret
  410814:	stp	x29, x30, [sp, #-32]!
  410818:	str	x19, [sp, #16]
  41081c:	mov	x29, sp
  410820:	bl	41073c <printf@plt+0xea5c>
  410824:	tbnz	w0, #0, 410860 <printf@plt+0xeb80>
  410828:	adrp	x19, 436000 <stderr@@GLIBC_2.17+0x1178>
  41082c:	ldr	w8, [x19, #3864]
  410830:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  410834:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  410838:	add	x1, x1, #0xa80
  41083c:	sub	w8, w8, #0x1
  410840:	add	x0, x0, #0xfb6
  410844:	mov	x2, x1
  410848:	mov	x3, x1
  41084c:	str	w8, [x19, #3864]
  410850:	bl	412f84 <printf@plt+0x112a4>
  410854:	ldr	w8, [x19, #3864]
  410858:	add	w8, w8, #0x1
  41085c:	str	w8, [x19, #3864]
  410860:	ldr	x19, [sp, #16]
  410864:	ldp	x29, x30, [sp], #32
  410868:	ret
  41086c:	b	410814 <printf@plt+0xeb34>
  410870:	sub	sp, sp, #0x40
  410874:	stp	x29, x30, [sp, #16]
  410878:	stp	x22, x21, [sp, #32]
  41087c:	stp	x20, x19, [sp, #48]
  410880:	add	x29, sp, #0x10
  410884:	mov	x19, x0
  410888:	bl	410244 <printf@plt+0xe564>
  41088c:	mov	x1, x0
  410890:	sub	w8, w1, #0x63
  410894:	cmp	w8, #0x8
  410898:	b.hi	4108ec <printf@plt+0xec0c>  // b.pmore
  41089c:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4108a0:	add	x9, x9, #0xdc0
  4108a4:	adr	x10, 4108b4 <printf@plt+0xebd4>
  4108a8:	ldrb	w11, [x9, x8]
  4108ac:	add	x10, x10, x11, lsl #2
  4108b0:	br	x10
  4108b4:	bl	40fa58 <printf@plt+0xdd78>
  4108b8:	mov	w20, w0
  4108bc:	bl	40fa58 <printf@plt+0xdd78>
  4108c0:	mov	w21, w0
  4108c4:	bl	40fa58 <printf@plt+0xdd78>
  4108c8:	mov	w3, w0
  4108cc:	mov	x0, x19
  4108d0:	mov	w1, w20
  4108d4:	mov	w2, w21
  4108d8:	ldp	x20, x19, [sp, #48]
  4108dc:	ldp	x22, x21, [sp, #32]
  4108e0:	ldp	x29, x30, [sp, #16]
  4108e4:	add	sp, sp, #0x40
  4108e8:	b	412180 <printf@plt+0x104a0>
  4108ec:	cmp	w1, #0x72
  4108f0:	b.ne	41092c <printf@plt+0xec4c>  // b.any
  4108f4:	bl	40fa58 <printf@plt+0xdd78>
  4108f8:	mov	w20, w0
  4108fc:	bl	40fa58 <printf@plt+0xdd78>
  410900:	mov	w21, w0
  410904:	bl	40fa58 <printf@plt+0xdd78>
  410908:	mov	w3, w0
  41090c:	mov	x0, x19
  410910:	mov	w1, w20
  410914:	mov	w2, w21
  410918:	ldp	x20, x19, [sp, #48]
  41091c:	ldp	x22, x21, [sp, #32]
  410920:	ldp	x29, x30, [sp, #16]
  410924:	add	sp, sp, #0x40
  410928:	b	412154 <printf@plt+0x10474>
  41092c:	mov	x0, sp
  410930:	bl	412d28 <printf@plt+0x11048>
  410934:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x2178>
  410938:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  41093c:	add	x2, x2, #0xa80
  410940:	add	x0, x0, #0xfd9
  410944:	mov	x1, sp
  410948:	mov	x3, x2
  41094c:	bl	412f50 <printf@plt+0x11270>
  410950:	ldp	x20, x19, [sp, #48]
  410954:	ldp	x22, x21, [sp, #32]
  410958:	ldp	x29, x30, [sp, #16]
  41095c:	add	sp, sp, #0x40
  410960:	ret
  410964:	mov	x0, x19
  410968:	ldp	x20, x19, [sp, #48]
  41096c:	ldp	x22, x21, [sp, #32]
  410970:	ldp	x29, x30, [sp, #16]
  410974:	add	sp, sp, #0x40
  410978:	b	41214c <printf@plt+0x1046c>
  41097c:	bl	40fa58 <printf@plt+0xdd78>
  410980:	mov	w1, w0
  410984:	mov	x0, x19
  410988:	ldp	x20, x19, [sp, #48]
  41098c:	ldp	x22, x21, [sp, #32]
  410990:	ldp	x29, x30, [sp, #16]
  410994:	add	sp, sp, #0x40
  410998:	b	4121e4 <printf@plt+0x10504>
  41099c:	bl	40fa58 <printf@plt+0xdd78>
  4109a0:	mov	w20, w0
  4109a4:	bl	40fa58 <printf@plt+0xdd78>
  4109a8:	mov	w21, w0
  4109ac:	bl	40fa58 <printf@plt+0xdd78>
  4109b0:	mov	w22, w0
  4109b4:	bl	40fa58 <printf@plt+0xdd78>
  4109b8:	mov	w4, w0
  4109bc:	mov	x0, x19
  4109c0:	mov	w1, w20
  4109c4:	mov	w2, w21
  4109c8:	mov	w3, w22
  4109cc:	ldp	x20, x19, [sp, #48]
  4109d0:	ldp	x22, x21, [sp, #32]
  4109d4:	ldp	x29, x30, [sp, #16]
  4109d8:	add	sp, sp, #0x40
  4109dc:	b	4121ac <printf@plt+0x104cc>
  4109e0:	stp	x29, x30, [sp, #-48]!
  4109e4:	stp	x22, x21, [sp, #16]
  4109e8:	stp	x20, x19, [sp, #32]
  4109ec:	mov	x29, sp
  4109f0:	bl	410244 <printf@plt+0xe564>
  4109f4:	mov	x19, x0
  4109f8:	cmp	w19, #0x60
  4109fc:	b.le	410a54 <printf@plt+0xed74>
  410a00:	sub	w8, w19, #0x61
  410a04:	cmp	w8, #0xb
  410a08:	b.hi	410ae0 <printf@plt+0xee00>  // b.pmore
  410a0c:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x2f1c>
  410a10:	add	x9, x9, #0xdc9
  410a14:	adr	x10, 410a24 <printf@plt+0xed44>
  410a18:	ldrb	w11, [x9, x8]
  410a1c:	add	x10, x10, x11, lsl #2
  410a20:	br	x10
  410a24:	mov	w0, #0x4                   	// #4
  410a28:	bl	40fc64 <printf@plt+0xdf84>
  410a2c:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  410a30:	mov	x19, x0
  410a34:	ldr	x0, [x8, #3880]
  410a38:	adrp	x9, 436000 <stderr@@GLIBC_2.17+0x1178>
  410a3c:	ldr	w3, [x19, #8]
  410a40:	ldr	x2, [x19, #16]
  410a44:	ldr	x8, [x0]
  410a48:	ldr	x4, [x9, #3904]
  410a4c:	mov	w1, #0x61                  	// #97
  410a50:	b	410ba4 <printf@plt+0xeec4>
  410a54:	cmp	w19, #0x45
  410a58:	b.gt	410b20 <printf@plt+0xee40>
  410a5c:	cmp	w19, #0x43
  410a60:	b.eq	410c30 <printf@plt+0xef50>  // b.none
  410a64:	cmp	w19, #0x45
  410a68:	b.ne	410b2c <printf@plt+0xee4c>  // b.any
  410a6c:	mov	w0, #0x2                   	// #2
  410a70:	bl	40fc64 <printf@plt+0xdf84>
  410a74:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  410a78:	mov	x20, x0
  410a7c:	ldr	x0, [x8, #3880]
  410a80:	adrp	x21, 436000 <stderr@@GLIBC_2.17+0x1178>
  410a84:	ldr	w3, [x20, #8]
  410a88:	ldr	x2, [x20, #16]
  410a8c:	ldr	x8, [x0]
  410a90:	ldr	x4, [x21, #3904]
  410a94:	mov	w1, w19
  410a98:	ldr	x8, [x8, #24]
  410a9c:	blr	x8
  410aa0:	ldr	x8, [x20, #8]
  410aa4:	cbnz	x8, 410ac4 <printf@plt+0xede4>
  410aa8:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  410aac:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  410ab0:	add	x1, x1, #0xa80
  410ab4:	add	x0, x0, #0x24f
  410ab8:	mov	x2, x1
  410abc:	mov	x3, x1
  410ac0:	bl	412fb8 <printf@plt+0x112d8>
  410ac4:	ldr	x0, [x20, #16]
  410ac8:	ldr	x8, [x21, #3904]
  410acc:	ldr	w9, [x0]
  410ad0:	ldr	w10, [x8, #8]
  410ad4:	add	w9, w10, w9
  410ad8:	str	w9, [x8, #8]
  410adc:	b	410b6c <printf@plt+0xee8c>
  410ae0:	cmp	w19, #0x70
  410ae4:	b.eq	410b2c <printf@plt+0xee4c>  // b.none
  410ae8:	cmp	w19, #0x74
  410aec:	b.ne	410b2c <printf@plt+0xee4c>  // b.any
  410af0:	mov	w0, #0x1                   	// #1
  410af4:	bl	40fcf0 <printf@plt+0xe010>
  410af8:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  410afc:	mov	x19, x0
  410b00:	ldr	x0, [x8, #3880]
  410b04:	adrp	x9, 436000 <stderr@@GLIBC_2.17+0x1178>
  410b08:	ldr	w3, [x19, #8]
  410b0c:	ldr	x2, [x19, #16]
  410b10:	ldr	x8, [x0]
  410b14:	ldr	x4, [x9, #3904]
  410b18:	mov	w1, #0x74                  	// #116
  410b1c:	b	410ba4 <printf@plt+0xeec4>
  410b20:	cmp	w19, #0x46
  410b24:	b.eq	410cb8 <printf@plt+0xefd8>  // b.none
  410b28:	cmp	w19, #0x50
  410b2c:	bl	4100a4 <printf@plt+0xe3c4>
  410b30:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  410b34:	mov	x20, x0
  410b38:	ldr	x0, [x8, #3880]
  410b3c:	adrp	x9, 436000 <stderr@@GLIBC_2.17+0x1178>
  410b40:	ldr	w3, [x20, #8]
  410b44:	ldr	x2, [x20, #16]
  410b48:	ldr	x8, [x0]
  410b4c:	ldr	x4, [x9, #3904]
  410b50:	mov	w1, w19
  410b54:	ldr	x8, [x8, #24]
  410b58:	blr	x8
  410b5c:	mov	x0, x20
  410b60:	bl	4104e8 <printf@plt+0xe808>
  410b64:	ldr	x0, [x20, #16]
  410b68:	cbz	x0, 410b70 <printf@plt+0xee90>
  410b6c:	bl	401b60 <_ZdaPv@plt>
  410b70:	mov	x0, x20
  410b74:	b	410ca8 <printf@plt+0xefc8>
  410b78:	mov	w0, #0x2                   	// #2
  410b7c:	bl	40fc64 <printf@plt+0xdf84>
  410b80:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  410b84:	mov	x19, x0
  410b88:	ldr	x0, [x8, #3880]
  410b8c:	adrp	x9, 436000 <stderr@@GLIBC_2.17+0x1178>
  410b90:	ldr	w3, [x19, #8]
  410b94:	ldr	x2, [x19, #16]
  410b98:	ldr	x8, [x0]
  410b9c:	ldr	x4, [x9, #3904]
  410ba0:	mov	w1, #0x6c                  	// #108
  410ba4:	ldr	x8, [x8, #24]
  410ba8:	blr	x8
  410bac:	mov	x0, x19
  410bb0:	bl	4104e8 <printf@plt+0xe808>
  410bb4:	ldr	x0, [x19, #16]
  410bb8:	cbnz	x0, 410ca0 <printf@plt+0xefc0>
  410bbc:	b	410ca4 <printf@plt+0xefc4>
  410bc0:	mov	w0, #0x1                   	// #1
  410bc4:	bl	40fc64 <printf@plt+0xdf84>
  410bc8:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  410bcc:	mov	x19, x0
  410bd0:	ldr	x0, [x8, #3880]
  410bd4:	adrp	x20, 436000 <stderr@@GLIBC_2.17+0x1178>
  410bd8:	ldr	w3, [x19, #8]
  410bdc:	ldr	x2, [x19, #16]
  410be0:	ldr	x8, [x0]
  410be4:	ldr	x4, [x20, #3904]
  410be8:	mov	w1, #0x63                  	// #99
  410bec:	b	410c5c <printf@plt+0xef7c>
  410bf0:	bl	40fa94 <printf@plt+0xddb4>
  410bf4:	mov	w19, w0
  410bf8:	cmp	w0, #0x3e8
  410bfc:	b.hi	410ce4 <printf@plt+0xf004>  // b.pmore
  410c00:	adrp	x20, 436000 <stderr@@GLIBC_2.17+0x1178>
  410c04:	ldr	x8, [x20, #3904]
  410c08:	mov	w9, #0x3e80000             	// #65536000
  410c0c:	sub	w9, w9, w19, lsl #16
  410c10:	ldr	x0, [x8, #32]
  410c14:	mov	w8, #0x4dd3                	// #19923
  410c18:	movk	w8, #0x1062, lsl #16
  410c1c:	umull	x8, w9, w8
  410c20:	lsr	x1, x8, #38
  410c24:	bl	4121e4 <printf@plt+0x10504>
  410c28:	ldr	x1, [x20, #3904]
  410c2c:	b	410d24 <printf@plt+0xf044>
  410c30:	mov	w0, #0x1                   	// #1
  410c34:	bl	40fcf0 <printf@plt+0xe010>
  410c38:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  410c3c:	mov	x19, x0
  410c40:	ldr	x0, [x8, #3880]
  410c44:	adrp	x20, 436000 <stderr@@GLIBC_2.17+0x1178>
  410c48:	ldr	w3, [x19, #8]
  410c4c:	ldr	x2, [x19, #16]
  410c50:	ldr	x8, [x0]
  410c54:	ldr	x4, [x20, #3904]
  410c58:	mov	w1, #0x43                  	// #67
  410c5c:	ldr	x8, [x8, #24]
  410c60:	blr	x8
  410c64:	ldr	x8, [x19, #8]
  410c68:	cbnz	x8, 410c88 <printf@plt+0xefa8>
  410c6c:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  410c70:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  410c74:	add	x1, x1, #0xa80
  410c78:	add	x0, x0, #0x24f
  410c7c:	mov	x2, x1
  410c80:	mov	x3, x1
  410c84:	bl	412fb8 <printf@plt+0x112d8>
  410c88:	ldr	x0, [x19, #16]
  410c8c:	ldr	x8, [x20, #3904]
  410c90:	ldr	w9, [x0]
  410c94:	ldr	w10, [x8, #8]
  410c98:	add	w9, w10, w9
  410c9c:	str	w9, [x8, #8]
  410ca0:	bl	401b60 <_ZdaPv@plt>
  410ca4:	mov	x0, x19
  410ca8:	ldp	x20, x19, [sp, #32]
  410cac:	ldp	x22, x21, [sp, #16]
  410cb0:	ldp	x29, x30, [sp], #48
  410cb4:	b	4180d8 <_ZdlPv@@Base>
  410cb8:	adrp	x19, 436000 <stderr@@GLIBC_2.17+0x1178>
  410cbc:	ldr	x8, [x19, #3904]
  410cc0:	ldr	x0, [x8, #32]
  410cc4:	bl	410870 <printf@plt+0xeb90>
  410cc8:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  410ccc:	ldr	x0, [x8, #3880]
  410cd0:	ldr	x1, [x19, #3904]
  410cd4:	ldr	x8, [x0]
  410cd8:	ldr	x8, [x8, #40]
  410cdc:	blr	x8
  410ce0:	b	410d50 <printf@plt+0xf070>
  410ce4:	adrp	x21, 436000 <stderr@@GLIBC_2.17+0x1178>
  410ce8:	ldr	x22, [x21, #3904]
  410cec:	ldr	x20, [x22, #32]
  410cf0:	cbz	x20, 410d08 <printf@plt+0xf028>
  410cf4:	mov	x0, x20
  410cf8:	bl	412048 <printf@plt+0x10368>
  410cfc:	mov	x0, x20
  410d00:	bl	4180d8 <_ZdlPv@@Base>
  410d04:	ldr	x22, [x21, #3904]
  410d08:	mov	w0, #0x28                  	// #40
  410d0c:	bl	418034 <_Znwm@@Base>
  410d10:	ldr	x1, [x22, #24]
  410d14:	mov	x20, x0
  410d18:	bl	412018 <printf@plt+0x10338>
  410d1c:	ldr	x1, [x21, #3904]
  410d20:	str	x20, [x1, #32]
  410d24:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  410d28:	ldr	x0, [x8, #3880]
  410d2c:	ldr	x8, [x0]
  410d30:	ldr	x8, [x8, #40]
  410d34:	blr	x8
  410d38:	bl	40fa94 <printf@plt+0xddb4>
  410d3c:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  410d40:	ldr	x8, [x8, #3904]
  410d44:	ldr	w9, [x8, #8]
  410d48:	add	w9, w9, w19
  410d4c:	str	w9, [x8, #8]
  410d50:	ldp	x20, x19, [sp, #32]
  410d54:	ldp	x22, x21, [sp, #16]
  410d58:	ldp	x29, x30, [sp], #48
  410d5c:	b	410814 <printf@plt+0xeb34>
  410d60:	mov	x19, x0
  410d64:	mov	x0, x20
  410d68:	bl	4180d8 <_ZdlPv@@Base>
  410d6c:	mov	x0, x19
  410d70:	bl	401c50 <_Unwind_Resume@plt>
  410d74:	sub	sp, sp, #0x40
  410d78:	stp	x29, x30, [sp, #16]
  410d7c:	str	x21, [sp, #32]
  410d80:	stp	x20, x19, [sp, #48]
  410d84:	add	x29, sp, #0x10
  410d88:	bl	410320 <printf@plt+0xe640>
  410d8c:	ldrb	w1, [x0]
  410d90:	mov	x19, x0
  410d94:	cmp	w1, #0x53
  410d98:	b.le	410df0 <printf@plt+0xf110>
  410d9c:	sub	w8, w1, #0x66
  410da0:	cmp	w8, #0xf
  410da4:	b.hi	410e1c <printf@plt+0xf13c>  // b.pmore
  410da8:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x2f1c>
  410dac:	add	x9, x9, #0xdd5
  410db0:	adr	x10, 410dc0 <printf@plt+0xf0e0>
  410db4:	ldrb	w11, [x9, x8]
  410db8:	add	x10, x10, x11, lsl #2
  410dbc:	br	x10
  410dc0:	bl	40fa94 <printf@plt+0xddb4>
  410dc4:	mov	w20, w0
  410dc8:	bl	410320 <printf@plt+0xe640>
  410dcc:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  410dd0:	ldr	x8, [x8, #3880]
  410dd4:	mov	x21, x0
  410dd8:	mov	w1, w20
  410ddc:	mov	x2, x21
  410de0:	mov	x0, x8
  410de4:	bl	4119e8 <printf@plt+0xfd08>
  410de8:	mov	x0, x21
  410dec:	b	410f3c <printf@plt+0xf25c>
  410df0:	cmp	w1, #0x46
  410df4:	b.eq	410e78 <printf@plt+0xf198>  // b.none
  410df8:	cmp	w1, #0x48
  410dfc:	b.eq	410e88 <printf@plt+0xf1a8>  // b.none
  410e00:	cmp	w1, #0x53
  410e04:	b.ne	410ea8 <printf@plt+0xf1c8>  // b.any
  410e08:	bl	40fa94 <printf@plt+0xddb4>
  410e0c:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  410e10:	ldr	x8, [x8, #3904]
  410e14:	str	w0, [x8, #20]
  410e18:	b	410f40 <printf@plt+0xf260>
  410e1c:	cmp	w1, #0x54
  410e20:	b.eq	410f48 <printf@plt+0xf268>  // b.none
  410e24:	cmp	w1, #0x58
  410e28:	b.ne	410ea8 <printf@plt+0xf1c8>  // b.any
  410e2c:	bl	410100 <printf@plt+0xe420>
  410e30:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  410e34:	ldr	w8, [x8, #3896]
  410e38:	mov	x20, x0
  410e3c:	cmp	w8, #0x0
  410e40:	b.le	410f6c <printf@plt+0xf28c>
  410e44:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  410e48:	add	x1, x1, #0x4a2
  410e4c:	mov	w2, #0x7                   	// #7
  410e50:	mov	x0, x20
  410e54:	bl	401aa0 <strncmp@plt>
  410e58:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  410e5c:	ldr	x8, [x8, #3880]
  410e60:	adrp	x9, 436000 <stderr@@GLIBC_2.17+0x1178>
  410e64:	ldr	x2, [x9, #3904]
  410e68:	ldr	x9, [x8]
  410e6c:	cbz	w0, 410f8c <printf@plt+0xf2ac>
  410e70:	ldr	x9, [x9, #80]
  410e74:	b	410f90 <printf@plt+0xf2b0>
  410e78:	bl	410100 <printf@plt+0xe420>
  410e7c:	mov	x20, x0
  410e80:	bl	410678 <printf@plt+0xe998>
  410e84:	b	410fa0 <printf@plt+0xf2c0>
  410e88:	bl	40fa94 <printf@plt+0xddb4>
  410e8c:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  410e90:	ldr	x8, [x8, #3904]
  410e94:	ldr	w9, [x8, #4]
  410e98:	cmp	w0, w9
  410e9c:	csel	w9, wzr, w0, eq  // eq = none
  410ea0:	str	w9, [x8, #16]
  410ea4:	b	410f40 <printf@plt+0xf260>
  410ea8:	mov	x0, sp
  410eac:	bl	412d48 <printf@plt+0x11068>
  410eb0:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x2178>
  410eb4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  410eb8:	add	x2, x2, #0xa80
  410ebc:	add	x0, x0, #0x6f
  410ec0:	mov	x1, sp
  410ec4:	mov	x3, x2
  410ec8:	bl	412f84 <printf@plt+0x112a4>
  410ecc:	b	410f64 <printf@plt+0xf284>
  410ed0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x2f1c>
  410ed4:	add	x0, x0, #0xff3
  410ed8:	b	410ee4 <printf@plt+0xf204>
  410edc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  410ee0:	add	x0, x0, #0xe
  410ee4:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  410ee8:	add	x1, x1, #0xa80
  410eec:	mov	x2, x1
  410ef0:	mov	x3, x1
  410ef4:	bl	412f50 <printf@plt+0x11270>
  410ef8:	b	410f40 <printf@plt+0xf260>
  410efc:	bl	410814 <printf@plt+0xeb34>
  410f00:	mov	w20, #0x1                   	// #1
  410f04:	b	410fac <printf@plt+0xf2cc>
  410f08:	bl	410320 <printf@plt+0xe640>
  410f0c:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  410f10:	ldr	x8, [x8, #3880]
  410f14:	adrp	x10, 436000 <stderr@@GLIBC_2.17+0x1178>
  410f18:	ldr	x2, [x10, #3904]
  410f1c:	mov	x20, x0
  410f20:	ldr	x9, [x8]
  410f24:	mov	w3, #0x75                  	// #117
  410f28:	mov	x0, x8
  410f2c:	mov	x1, x20
  410f30:	ldr	x9, [x9, #80]
  410f34:	blr	x9
  410f38:	mov	x0, x20
  410f3c:	bl	401b60 <_ZdaPv@plt>
  410f40:	bl	410814 <printf@plt+0xeb34>
  410f44:	b	410fa8 <printf@plt+0xf2c8>
  410f48:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  410f4c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  410f50:	add	x1, x1, #0xa80
  410f54:	add	x0, x0, #0x28
  410f58:	mov	x2, x1
  410f5c:	mov	x3, x1
  410f60:	bl	412f50 <printf@plt+0x11270>
  410f64:	bl	4104a4 <printf@plt+0xe7c4>
  410f68:	b	410fa8 <printf@plt+0xf2c8>
  410f6c:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  410f70:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  410f74:	add	x1, x1, #0xa80
  410f78:	add	x0, x0, #0x40
  410f7c:	mov	x2, x1
  410f80:	mov	x3, x1
  410f84:	bl	412f50 <printf@plt+0x11270>
  410f88:	b	410fa0 <printf@plt+0xf2c0>
  410f8c:	ldr	x9, [x9, #88]
  410f90:	mov	w3, #0x70                  	// #112
  410f94:	mov	x0, x8
  410f98:	mov	x1, x20
  410f9c:	blr	x9
  410fa0:	mov	x0, x20
  410fa4:	bl	401b60 <_ZdaPv@plt>
  410fa8:	mov	w20, wzr
  410fac:	mov	x0, x19
  410fb0:	bl	401b60 <_ZdaPv@plt>
  410fb4:	mov	w0, w20
  410fb8:	ldp	x20, x19, [sp, #48]
  410fbc:	ldr	x21, [sp, #32]
  410fc0:	ldp	x29, x30, [sp, #16]
  410fc4:	add	sp, sp, #0x40
  410fc8:	ret
  410fcc:	sub	sp, sp, #0x80
  410fd0:	stp	x29, x30, [sp, #32]
  410fd4:	stp	x28, x27, [sp, #48]
  410fd8:	stp	x26, x25, [sp, #64]
  410fdc:	stp	x24, x23, [sp, #80]
  410fe0:	stp	x22, x21, [sp, #96]
  410fe4:	stp	x20, x19, [sp, #112]
  410fe8:	add	x29, sp, #0x20
  410fec:	adrp	x25, 436000 <stderr@@GLIBC_2.17+0x1178>
  410ff0:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  410ff4:	mov	w9, #0x1                   	// #1
  410ff8:	str	wzr, [x25, #3896]
  410ffc:	str	w9, [x8, #3864]
  411000:	ldrb	w8, [x0]
  411004:	mov	x19, x0
  411008:	adrp	x21, 436000 <stderr@@GLIBC_2.17+0x1178>
  41100c:	cmp	w8, #0x2d
  411010:	b.ne	41101c <printf@plt+0xf33c>  // b.any
  411014:	ldrb	w8, [x19, #1]
  411018:	cbz	w8, 411074 <printf@plt+0xf394>
  41101c:	bl	401b70 <__errno_location@plt>
  411020:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  411024:	mov	x20, x0
  411028:	str	wzr, [x0]
  41102c:	add	x1, x1, #0x557
  411030:	mov	x0, x19
  411034:	bl	401b90 <fopen@plt>
  411038:	str	x0, [x21, #3888]
  41103c:	cbz	x0, 411048 <printf@plt+0xf368>
  411040:	ldr	w8, [x20]
  411044:	cbz	w8, 411080 <printf@plt+0xf3a0>
  411048:	add	x0, sp, #0x10
  41104c:	mov	x1, x19
  411050:	bl	412d00 <printf@plt+0x11020>
  411054:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x2178>
  411058:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  41105c:	add	x2, x2, #0xa80
  411060:	add	x0, x0, #0x86
  411064:	add	x1, sp, #0x10
  411068:	mov	x3, x2
  41106c:	bl	412f50 <printf@plt+0x11270>
  411070:	b	4118fc <printf@plt+0xfc1c>
  411074:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411078:	ldr	x8, [x8, #3704]
  41107c:	str	x8, [x21, #3888]
  411080:	mov	x0, x19
  411084:	bl	4105e0 <printf@plt+0xe900>
  411088:	adrp	x24, 436000 <stderr@@GLIBC_2.17+0x1178>
  41108c:	ldr	x8, [x24, #3904]
  411090:	cbz	x8, 411098 <printf@plt+0xf3b8>
  411094:	bl	40f9b4 <printf@plt+0xdcd4>
  411098:	mov	w0, #0x28                  	// #40
  41109c:	bl	418034 <_Znwm@@Base>
  4110a0:	mov	x19, x0
  4110a4:	str	x0, [x24, #3904]
  4110a8:	mov	w0, #0x28                  	// #40
  4110ac:	bl	418034 <_Znwm@@Base>
  4110b0:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  4110b4:	ldr	x20, [x8, #4056]
  4110b8:	str	wzr, [x0]
  4110bc:	str	x0, [x19, #24]
  4110c0:	str	x20, [x0, #32]
  4110c4:	mov	w0, #0x28                  	// #40
  4110c8:	bl	418034 <_Znwm@@Base>
  4110cc:	movi	d0, #0xffffffff
  4110d0:	movi	v1.2d, #0xffffffffffffffff
  4110d4:	str	wzr, [x0]
  4110d8:	str	x20, [x0, #32]
  4110dc:	str	x0, [x19, #32]
  4110e0:	str	xzr, [x19, #16]
  4110e4:	stp	d0, d1, [x19]
  4110e8:	bl	410438 <printf@plt+0xe758>
  4110ec:	cmn	w0, #0x1
  4110f0:	b.eq	4118fc <printf@plt+0xfc1c>  // b.none
  4110f4:	cmp	w0, #0x78
  4110f8:	b.eq	411118 <printf@plt+0xf438>  // b.none
  4110fc:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  411100:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  411104:	add	x1, x1, #0xa80
  411108:	add	x0, x0, #0x9b
  41110c:	mov	x2, x1
  411110:	mov	x3, x1
  411114:	bl	412fb8 <printf@plt+0x112d8>
  411118:	bl	410320 <printf@plt+0xe640>
  41111c:	ldrb	w8, [x0]
  411120:	mov	x19, x0
  411124:	cmp	w8, #0x54
  411128:	b.eq	411148 <printf@plt+0xf468>  // b.none
  41112c:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  411130:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  411134:	add	x1, x1, #0xa80
  411138:	add	x0, x0, #0x9b
  41113c:	mov	x2, x1
  411140:	mov	x3, x1
  411144:	bl	412fb8 <printf@plt+0x112d8>
  411148:	mov	x0, x19
  41114c:	bl	401b60 <_ZdaPv@plt>
  411150:	bl	410320 <printf@plt+0xe640>
  411154:	adrp	x28, 436000 <stderr@@GLIBC_2.17+0x1178>
  411158:	ldr	x9, [x28, #3880]
  41115c:	mov	x19, x0
  411160:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  411164:	cbz	x9, 4111a4 <printf@plt+0xf4c4>
  411168:	ldr	x0, [x8, #3872]
  41116c:	cbz	x0, 41117c <printf@plt+0xf49c>
  411170:	mov	x1, x19
  411174:	bl	401ba0 <strcmp@plt>
  411178:	cbz	w0, 411198 <printf@plt+0xf4b8>
  41117c:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  411180:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  411184:	add	x1, x1, #0xa80
  411188:	add	x0, x0, #0xe3
  41118c:	mov	x2, x1
  411190:	mov	x3, x1
  411194:	bl	412fb8 <printf@plt+0x112d8>
  411198:	mov	x0, x19
  41119c:	bl	401b60 <_ZdaPv@plt>
  4111a0:	b	4111cc <printf@plt+0xf4ec>
  4111a4:	str	x19, [x8, #3872]
  4111a8:	bl	415690 <printf@plt+0x139b0>
  4111ac:	cbnz	w0, 4111cc <printf@plt+0xf4ec>
  4111b0:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  4111b4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4111b8:	add	x1, x1, #0xa80
  4111bc:	add	x0, x0, #0xbb
  4111c0:	mov	x2, x1
  4111c4:	mov	x3, x1
  4111c8:	bl	412fb8 <printf@plt+0x112d8>
  4111cc:	bl	410814 <printf@plt+0xeb34>
  4111d0:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  4111d4:	ldr	w8, [x8, #592]
  4111d8:	ldr	x9, [x24, #3904]
  4111dc:	add	w8, w8, w8, lsl #2
  4111e0:	lsl	w8, w8, #1
  4111e4:	str	w8, [x9, #4]
  4111e8:	bl	410438 <printf@plt+0xe758>
  4111ec:	cmp	w0, #0x78
  4111f0:	b.eq	411210 <printf@plt+0xf530>  // b.none
  4111f4:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  4111f8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4111fc:	add	x1, x1, #0xa80
  411200:	add	x0, x0, #0x106
  411204:	mov	x2, x1
  411208:	mov	x3, x1
  41120c:	bl	412fb8 <printf@plt+0x112d8>
  411210:	bl	410320 <printf@plt+0xe640>
  411214:	ldrb	w8, [x0]
  411218:	mov	x19, x0
  41121c:	cmp	w8, #0x72
  411220:	b.eq	411240 <printf@plt+0xf560>  // b.none
  411224:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  411228:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  41122c:	add	x1, x1, #0xa80
  411230:	add	x0, x0, #0x106
  411234:	mov	x2, x1
  411238:	mov	x3, x1
  41123c:	bl	412fb8 <printf@plt+0x112d8>
  411240:	mov	x0, x19
  411244:	bl	401b60 <_ZdaPv@plt>
  411248:	bl	40fa94 <printf@plt+0xddb4>
  41124c:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  411250:	ldr	w8, [x8, #2728]
  411254:	cmp	w0, w8
  411258:	b.eq	411278 <printf@plt+0xf598>  // b.none
  41125c:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  411260:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  411264:	add	x1, x1, #0xa80
  411268:	add	x0, x0, #0x129
  41126c:	mov	x2, x1
  411270:	mov	x3, x1
  411274:	bl	412fb8 <printf@plt+0x112d8>
  411278:	bl	40fa94 <printf@plt+0xddb4>
  41127c:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  411280:	ldr	w8, [x8, #584]
  411284:	cmp	w0, w8
  411288:	b.eq	4112a8 <printf@plt+0xf5c8>  // b.none
  41128c:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  411290:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  411294:	add	x1, x1, #0xa80
  411298:	add	x0, x0, #0x143
  41129c:	mov	x2, x1
  4112a0:	mov	x3, x1
  4112a4:	bl	412fb8 <printf@plt+0x112d8>
  4112a8:	bl	40fa94 <printf@plt+0xddb4>
  4112ac:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  4112b0:	ldr	w8, [x8, #588]
  4112b4:	cmp	w0, w8
  4112b8:	b.eq	4112d8 <printf@plt+0xf5f8>  // b.none
  4112bc:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  4112c0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4112c4:	add	x1, x1, #0xa80
  4112c8:	add	x0, x0, #0x16c
  4112cc:	mov	x2, x1
  4112d0:	mov	x3, x1
  4112d4:	bl	412fb8 <printf@plt+0x112d8>
  4112d8:	bl	410814 <printf@plt+0xeb34>
  4112dc:	bl	410438 <printf@plt+0xe758>
  4112e0:	cmp	w0, #0x78
  4112e4:	b.eq	411304 <printf@plt+0xf624>  // b.none
  4112e8:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  4112ec:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4112f0:	add	x1, x1, #0xa80
  4112f4:	add	x0, x0, #0x193
  4112f8:	mov	x2, x1
  4112fc:	mov	x3, x1
  411300:	bl	412fb8 <printf@plt+0x112d8>
  411304:	bl	410320 <printf@plt+0xe640>
  411308:	ldrb	w8, [x0]
  41130c:	mov	x19, x0
  411310:	cmp	w8, #0x69
  411314:	b.eq	411334 <printf@plt+0xf654>  // b.none
  411318:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  41131c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  411320:	add	x1, x1, #0xa80
  411324:	add	x0, x0, #0x193
  411328:	mov	x2, x1
  41132c:	mov	x3, x1
  411330:	bl	412fb8 <printf@plt+0x112d8>
  411334:	mov	x0, x19
  411338:	bl	401b60 <_ZdaPv@plt>
  41133c:	bl	410814 <printf@plt+0xeb34>
  411340:	ldr	x8, [x28, #3880]
  411344:	cbnz	x8, 411350 <printf@plt+0xf670>
  411348:	bl	404a3c <printf@plt+0x2d5c>
  41134c:	str	x0, [x28, #3880]
  411350:	adrp	x23, 41b000 <_ZdlPvm@@Base+0x2f1c>
  411354:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  411358:	adrp	x20, 437000 <stderr@@GLIBC_2.17+0x2178>
  41135c:	adrp	x21, 41c000 <_ZdlPvm@@Base+0x3f1c>
  411360:	adrp	x22, 41b000 <_ZdlPvm@@Base+0x2f1c>
  411364:	add	x23, x23, #0xde5
  411368:	add	x19, x19, #0xe67
  41136c:	add	x20, x20, #0xa80
  411370:	add	x21, x21, #0x1df
  411374:	add	x22, x22, #0xe0c
  411378:	bl	410438 <printf@plt+0xe758>
  41137c:	mov	x26, x0
  411380:	cmp	w26, #0x62
  411384:	b.le	4113f4 <printf@plt+0xf714>
  411388:	sub	w8, w26, #0x63
  41138c:	cmp	w8, #0x15
  411390:	b.hi	41151c <printf@plt+0xf83c>  // b.pmore
  411394:	adr	x9, 411378 <printf@plt+0xf698>
  411398:	ldrh	w10, [x22, x8, lsl #1]
  41139c:	add	x9, x9, x10, lsl #2
  4113a0:	br	x9
  4113a4:	ldr	w8, [x25, #3896]
  4113a8:	cmp	w8, #0x0
  4113ac:	b.gt	4113d0 <printf@plt+0xf6f0>
  4113b0:	add	x0, sp, #0x10
  4113b4:	mov	w1, w26
  4113b8:	bl	412d48 <printf@plt+0x11068>
  4113bc:	add	x1, sp, #0x10
  4113c0:	mov	x0, x19
  4113c4:	mov	x2, x20
  4113c8:	mov	x3, x20
  4113cc:	bl	412fb8 <printf@plt+0x112d8>
  4113d0:	bl	410244 <printf@plt+0xe564>
  4113d4:	mov	x1, x0
  4113d8:	cmp	w1, #0xa
  4113dc:	b.eq	4113e8 <printf@plt+0xf708>  // b.none
  4113e0:	cmn	w1, #0x1
  4113e4:	b.ne	4114f8 <printf@plt+0xf818>  // b.any
  4113e8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4113ec:	add	x0, x0, #0x1fb
  4113f0:	b	4114e4 <printf@plt+0xf804>
  4113f4:	sub	w8, w26, #0x30
  4113f8:	cmp	w8, #0x26
  4113fc:	b.hi	41150c <printf@plt+0xf82c>  // b.pmore
  411400:	adr	x9, 411410 <printf@plt+0xf730>
  411404:	ldrb	w10, [x23, x8]
  411408:	add	x9, x9, x10, lsl #2
  41140c:	br	x9
  411410:	bl	410244 <printf@plt+0xe564>
  411414:	ldr	w8, [x25, #3896]
  411418:	mov	x27, x0
  41141c:	cmp	w8, #0x0
  411420:	b.gt	411444 <printf@plt+0xf764>
  411424:	add	x0, sp, #0x10
  411428:	mov	w1, w26
  41142c:	bl	412d48 <printf@plt+0x11068>
  411430:	add	x1, sp, #0x10
  411434:	mov	x0, x19
  411438:	mov	x2, x20
  41143c:	mov	x3, x20
  411440:	bl	412fb8 <printf@plt+0x112d8>
  411444:	sub	w8, w27, #0x30
  411448:	cmp	w8, #0xa
  41144c:	b.cc	41146c <printf@plt+0xf78c>  // b.lo, b.ul, b.last
  411450:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  411454:	add	x0, x0, #0x1b6
  411458:	mov	x1, x20
  41145c:	mov	x2, x20
  411460:	mov	x3, x20
  411464:	bl	412f50 <printf@plt+0x11270>
  411468:	mov	w27, wzr
  41146c:	strb	w26, [sp, #12]
  411470:	strb	w27, [sp, #13]
  411474:	strb	wzr, [sp, #14]
  411478:	bl	401b70 <__errno_location@plt>
  41147c:	mov	x26, x0
  411480:	str	wzr, [x0]
  411484:	add	x0, sp, #0xc
  411488:	mov	w2, #0xa                   	// #10
  41148c:	mov	x1, xzr
  411490:	bl	401980 <strtol@plt>
  411494:	ldr	w8, [x26]
  411498:	mov	x26, x0
  41149c:	cbz	w8, 4114b8 <printf@plt+0xf7d8>
  4114a0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4114a4:	add	x0, x0, #0x1c5
  4114a8:	mov	x1, x20
  4114ac:	mov	x2, x20
  4114b0:	mov	x3, x20
  4114b4:	bl	412f50 <printf@plt+0x11270>
  4114b8:	ldr	x8, [x24, #3904]
  4114bc:	ldr	w9, [x8, #8]
  4114c0:	add	w9, w9, w26
  4114c4:	str	w9, [x8, #8]
  4114c8:	bl	410244 <printf@plt+0xe564>
  4114cc:	mov	x1, x0
  4114d0:	cmp	w1, #0xa
  4114d4:	b.eq	4114e0 <printf@plt+0xf800>  // b.none
  4114d8:	cmn	w1, #0x1
  4114dc:	b.ne	4114f8 <printf@plt+0xf818>  // b.any
  4114e0:	mov	x0, x21
  4114e4:	mov	x1, x20
  4114e8:	mov	x2, x20
  4114ec:	mov	x3, x20
  4114f0:	bl	412f50 <printf@plt+0x11270>
  4114f4:	b	411378 <printf@plt+0xf698>
  4114f8:	ldr	x0, [x28, #3880]
  4114fc:	ldr	x2, [x24, #3904]
  411500:	mov	x3, xzr
  411504:	bl	411c10 <printf@plt+0xff30>
  411508:	b	411378 <printf@plt+0xf698>
  41150c:	cmp	w26, #0x23
  411510:	b.eq	411540 <printf@plt+0xf860>  // b.none
  411514:	cmn	w26, #0x1
  411518:	b.eq	41188c <printf@plt+0xfbac>  // b.none
  41151c:	add	x0, sp, #0x10
  411520:	mov	w1, w26
  411524:	bl	412d58 <printf@plt+0x11078>
  411528:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  41152c:	add	x1, sp, #0x10
  411530:	add	x0, x0, #0x21b
  411534:	mov	x2, x20
  411538:	mov	x3, x20
  41153c:	bl	412f84 <printf@plt+0x112a4>
  411540:	bl	4104a4 <printf@plt+0xe7c4>
  411544:	b	411378 <printf@plt+0xf698>
  411548:	ldr	w8, [x25, #3896]
  41154c:	cmp	w8, #0x0
  411550:	b.gt	411574 <printf@plt+0xf894>
  411554:	add	x0, sp, #0x10
  411558:	mov	w1, w26
  41155c:	bl	412d48 <printf@plt+0x11068>
  411560:	add	x1, sp, #0x10
  411564:	mov	x0, x19
  411568:	mov	x2, x20
  41156c:	mov	x3, x20
  411570:	bl	412fb8 <printf@plt+0x112d8>
  411574:	bl	410320 <printf@plt+0xe640>
  411578:	ldr	x8, [x28, #3880]
  41157c:	ldr	x2, [x24, #3904]
  411580:	mov	x26, x0
  411584:	mov	x1, x26
  411588:	mov	x0, x8
  41158c:	mov	x3, xzr
  411590:	bl	411de0 <printf@plt+0x10100>
  411594:	b	4115d8 <printf@plt+0xf8f8>
  411598:	ldr	w8, [x25, #3896]
  41159c:	cmp	w8, #0x0
  4115a0:	b.gt	4115c4 <printf@plt+0xf8e4>
  4115a4:	add	x0, sp, #0x10
  4115a8:	mov	w1, w26
  4115ac:	bl	412d48 <printf@plt+0x11068>
  4115b0:	add	x1, sp, #0x10
  4115b4:	mov	x0, x19
  4115b8:	mov	x2, x20
  4115bc:	mov	x3, x20
  4115c0:	bl	412fb8 <printf@plt+0x112d8>
  4115c4:	bl	4109e0 <printf@plt+0xed00>
  4115c8:	b	411378 <printf@plt+0xf698>
  4115cc:	bl	410100 <printf@plt+0xe420>
  4115d0:	mov	x26, x0
  4115d4:	bl	410678 <printf@plt+0xe998>
  4115d8:	mov	x0, x26
  4115dc:	bl	401b60 <_ZdaPv@plt>
  4115e0:	b	411378 <printf@plt+0xf698>
  4115e4:	bl	40fa94 <printf@plt+0xddb4>
  4115e8:	ldr	x8, [x24, #3904]
  4115ec:	str	w0, [x8, #8]
  4115f0:	b	411378 <printf@plt+0xf698>
  4115f4:	ldr	w8, [x25, #3896]
  4115f8:	cmp	w8, #0x0
  4115fc:	b.gt	411620 <printf@plt+0xf940>
  411600:	add	x0, sp, #0x10
  411604:	mov	w1, w26
  411608:	bl	412d48 <printf@plt+0x11068>
  41160c:	add	x1, sp, #0x10
  411610:	mov	x0, x19
  411614:	mov	x2, x20
  411618:	mov	x3, x20
  41161c:	bl	412fb8 <printf@plt+0x112d8>
  411620:	ldr	x26, [x28, #3880]
  411624:	bl	40fa94 <printf@plt+0xddb4>
  411628:	ldr	x8, [x26]
  41162c:	ldr	x2, [x24, #3904]
  411630:	mov	w1, w0
  411634:	mov	x0, x26
  411638:	ldr	x8, [x8, #16]
  41163c:	mov	x3, xzr
  411640:	blr	x8
  411644:	b	411378 <printf@plt+0xf698>
  411648:	bl	40fa94 <printf@plt+0xddb4>
  41164c:	ldr	x8, [x24, #3904]
  411650:	str	w0, [x8, #12]
  411654:	b	411378 <printf@plt+0xf698>
  411658:	bl	40fa94 <printf@plt+0xddb4>
  41165c:	ldr	x8, [x24, #3904]
  411660:	str	w0, [x8]
  411664:	b	411378 <printf@plt+0xf698>
  411668:	bl	40fa94 <printf@plt+0xddb4>
  41166c:	ldr	x8, [x24, #3904]
  411670:	ldr	w9, [x8, #8]
  411674:	add	w9, w9, w0
  411678:	str	w9, [x8, #8]
  41167c:	b	411378 <printf@plt+0xf698>
  411680:	ldr	x8, [x24, #3904]
  411684:	ldr	x0, [x8, #24]
  411688:	bl	410870 <printf@plt+0xeb90>
  41168c:	ldr	x0, [x28, #3880]
  411690:	ldr	x1, [x24, #3904]
  411694:	ldr	x8, [x0]
  411698:	ldr	x8, [x8, #32]
  41169c:	blr	x8
  4116a0:	b	411378 <printf@plt+0xf698>
  4116a4:	ldr	w8, [x25, #3896]
  4116a8:	cmp	w8, #0x0
  4116ac:	b.gt	4116d0 <printf@plt+0xf9f0>
  4116b0:	add	x0, sp, #0x10
  4116b4:	mov	w1, w26
  4116b8:	bl	412d48 <printf@plt+0x11068>
  4116bc:	add	x1, sp, #0x10
  4116c0:	mov	x0, x19
  4116c4:	mov	x2, x20
  4116c8:	mov	x3, x20
  4116cc:	bl	412fb8 <printf@plt+0x112d8>
  4116d0:	ldr	x0, [x28, #3880]
  4116d4:	ldr	x8, [x0]
  4116d8:	ldr	x8, [x8, #72]
  4116dc:	blr	x8
  4116e0:	bl	40fa94 <printf@plt+0xddb4>
  4116e4:	bl	40fa94 <printf@plt+0xddb4>
  4116e8:	b	411378 <printf@plt+0xf698>
  4116ec:	ldr	w8, [x25, #3896]
  4116f0:	cmp	w8, #0x1
  4116f4:	b.lt	411714 <printf@plt+0xfa34>  // b.tstop
  4116f8:	ldr	x0, [x28, #3880]
  4116fc:	ldr	x8, [x24, #3904]
  411700:	ldr	x9, [x0]
  411704:	ldr	w1, [x8, #12]
  411708:	ldr	x8, [x9, #56]
  41170c:	blr	x8
  411710:	ldr	w8, [x25, #3896]
  411714:	ldr	x26, [x28, #3880]
  411718:	add	w8, w8, #0x1
  41171c:	str	w8, [x25, #3896]
  411720:	bl	40fa94 <printf@plt+0xddb4>
  411724:	ldr	x8, [x26]
  411728:	mov	w1, w0
  41172c:	mov	x0, x26
  411730:	ldr	x8, [x8, #48]
  411734:	blr	x8
  411738:	ldr	x8, [x24, #3904]
  41173c:	str	wzr, [x8, #12]
  411740:	b	411378 <printf@plt+0xf698>
  411744:	bl	40fa94 <printf@plt+0xddb4>
  411748:	ldr	x8, [x24, #3904]
  41174c:	ldr	w9, [x8, #16]
  411750:	str	w0, [x8, #4]
  411754:	cmp	w9, w0
  411758:	b.ne	411378 <printf@plt+0xf698>  // b.any
  41175c:	str	wzr, [x8, #16]
  411760:	b	411378 <printf@plt+0xf698>
  411764:	ldr	w8, [x25, #3896]
  411768:	cmp	w8, #0x0
  41176c:	b.gt	411790 <printf@plt+0xfab0>
  411770:	add	x0, sp, #0x10
  411774:	mov	w1, w26
  411778:	bl	412d48 <printf@plt+0x11068>
  41177c:	add	x1, sp, #0x10
  411780:	mov	x0, x19
  411784:	mov	x2, x20
  411788:	mov	x3, x20
  41178c:	bl	412fb8 <printf@plt+0x112d8>
  411790:	bl	410320 <printf@plt+0xe640>
  411794:	ldrb	w1, [x0]
  411798:	mov	x26, x0
  41179c:	cbz	w1, 4117d0 <printf@plt+0xfaf0>
  4117a0:	ldr	x2, [x24, #3904]
  4117a4:	add	x19, x26, #0x1
  4117a8:	ldr	x0, [x28, #3880]
  4117ac:	add	x3, sp, #0x10
  4117b0:	bl	411c10 <printf@plt+0xff30>
  4117b4:	ldr	x2, [x24, #3904]
  4117b8:	ldr	w8, [sp, #16]
  4117bc:	ldr	w9, [x2, #8]
  4117c0:	add	w8, w9, w8
  4117c4:	str	w8, [x2, #8]
  4117c8:	ldrb	w1, [x19], #1
  4117cc:	cbnz	w1, 4117a8 <printf@plt+0xfac8>
  4117d0:	mov	x0, x26
  4117d4:	b	411854 <printf@plt+0xfb74>
  4117d8:	ldr	w8, [x25, #3896]
  4117dc:	cmp	w8, #0x0
  4117e0:	b.gt	411804 <printf@plt+0xfb24>
  4117e4:	add	x0, sp, #0x10
  4117e8:	mov	w1, w26
  4117ec:	bl	412d48 <printf@plt+0x11068>
  4117f0:	add	x1, sp, #0x10
  4117f4:	mov	x0, x19
  4117f8:	mov	x2, x20
  4117fc:	mov	x3, x20
  411800:	bl	412fb8 <printf@plt+0x112d8>
  411804:	bl	40fa94 <printf@plt+0xddb4>
  411808:	mov	w26, w0
  41180c:	bl	410320 <printf@plt+0xe640>
  411810:	ldrb	w1, [x0]
  411814:	mov	x27, x0
  411818:	cbz	w1, 411850 <printf@plt+0xfb70>
  41181c:	ldr	x2, [x24, #3904]
  411820:	add	x19, x27, #0x1
  411824:	ldr	x0, [x28, #3880]
  411828:	add	x3, sp, #0x10
  41182c:	bl	411c10 <printf@plt+0xff30>
  411830:	ldr	x2, [x24, #3904]
  411834:	ldr	w8, [sp, #16]
  411838:	ldr	w9, [x2, #8]
  41183c:	add	w8, w8, w26
  411840:	add	w8, w8, w9
  411844:	str	w8, [x2, #8]
  411848:	ldrb	w1, [x19], #1
  41184c:	cbnz	w1, 411824 <printf@plt+0xfb44>
  411850:	mov	x0, x27
  411854:	bl	401b60 <_ZdaPv@plt>
  411858:	adrp	x19, 41b000 <_ZdlPvm@@Base+0x2f1c>
  41185c:	add	x19, x19, #0xe67
  411860:	b	411378 <printf@plt+0xf698>
  411864:	bl	40fa94 <printf@plt+0xddb4>
  411868:	ldr	x8, [x24, #3904]
  41186c:	ldr	w9, [x8, #12]
  411870:	add	w9, w9, w0
  411874:	str	w9, [x8, #12]
  411878:	b	411378 <printf@plt+0xf698>
  41187c:	bl	410d74 <printf@plt+0xf094>
  411880:	tbz	w0, #0, 411378 <printf@plt+0xf698>
  411884:	mov	w19, #0x1                   	// #1
  411888:	b	411890 <printf@plt+0xfbb0>
  41188c:	mov	w19, wzr
  411890:	ldr	w8, [x25, #3896]
  411894:	adrp	x20, 436000 <stderr@@GLIBC_2.17+0x1178>
  411898:	cmp	w8, #0x1
  41189c:	b.lt	4118b8 <printf@plt+0xfbd8>  // b.tstop
  4118a0:	ldr	x0, [x28, #3880]
  4118a4:	ldr	x8, [x24, #3904]
  4118a8:	ldr	x9, [x0]
  4118ac:	ldr	w1, [x8, #12]
  4118b0:	ldr	x8, [x9, #56]
  4118b4:	blr	x8
  4118b8:	ldr	x0, [x28, #3880]
  4118bc:	cbz	x0, 4118cc <printf@plt+0xfbec>
  4118c0:	ldr	x8, [x0]
  4118c4:	ldr	x8, [x8, #8]
  4118c8:	blr	x8
  4118cc:	ldr	x0, [x20, #3888]
  4118d0:	str	xzr, [x28, #3880]
  4118d4:	bl	401950 <fclose@plt>
  4118d8:	tbnz	w19, #0, 4118f8 <printf@plt+0xfc18>
  4118dc:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  4118e0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4118e4:	add	x1, x1, #0xa80
  4118e8:	add	x0, x0, #0x235
  4118ec:	mov	x2, x1
  4118f0:	mov	x3, x1
  4118f4:	bl	412f84 <printf@plt+0x112a4>
  4118f8:	bl	40f9b4 <printf@plt+0xdcd4>
  4118fc:	ldp	x20, x19, [sp, #112]
  411900:	ldp	x22, x21, [sp, #96]
  411904:	ldp	x24, x23, [sp, #80]
  411908:	ldp	x26, x25, [sp, #64]
  41190c:	ldp	x28, x27, [sp, #48]
  411910:	ldp	x29, x30, [sp, #32]
  411914:	add	sp, sp, #0x80
  411918:	ret
  41191c:	stp	x1, x2, [x0]
  411920:	ret
  411924:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x3f1c>
  411928:	add	x8, x8, #0x290
  41192c:	stp	xzr, xzr, [x0, #8]
  411930:	str	x8, [x0]
  411934:	str	wzr, [x0, #24]
  411938:	ret
  41193c:	stp	x29, x30, [sp, #-32]!
  411940:	stp	x20, x19, [sp, #16]
  411944:	mov	x29, sp
  411948:	mov	x19, x0
  41194c:	ldr	x0, [x0, #16]
  411950:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x3f1c>
  411954:	add	x8, x8, #0x290
  411958:	str	x8, [x19]
  41195c:	cbz	x0, 41198c <printf@plt+0xfcac>
  411960:	bl	401b60 <_ZdaPv@plt>
  411964:	b	41198c <printf@plt+0xfcac>
  411968:	ldr	x8, [x20, #8]
  41196c:	str	x8, [x19, #8]
  411970:	ldr	x0, [x20]
  411974:	cbz	x0, 411984 <printf@plt+0xfca4>
  411978:	ldr	x8, [x0]
  41197c:	ldr	x8, [x8, #8]
  411980:	blr	x8
  411984:	mov	x0, x20
  411988:	bl	4180d8 <_ZdlPv@@Base>
  41198c:	ldr	x20, [x19, #8]
  411990:	cbnz	x20, 411968 <printf@plt+0xfc88>
  411994:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411998:	ldr	x19, [x8, #3712]
  41199c:	mov	x0, x19
  4119a0:	bl	401c60 <ferror@plt>
  4119a4:	cbz	w0, 4119c8 <printf@plt+0xfce8>
  4119a8:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  4119ac:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4119b0:	add	x1, x1, #0xa80
  4119b4:	add	x0, x0, #0x318
  4119b8:	mov	x2, x1
  4119bc:	mov	x3, x1
  4119c0:	bl	412fb8 <printf@plt+0x112d8>
  4119c4:	b	4119d4 <printf@plt+0xfcf4>
  4119c8:	mov	x0, x19
  4119cc:	bl	401b20 <fflush@plt>
  4119d0:	tbnz	w0, #31, 4119a8 <printf@plt+0xfcc8>
  4119d4:	ldp	x20, x19, [sp, #16]
  4119d8:	ldp	x29, x30, [sp], #32
  4119dc:	ret
  4119e0:	bl	40c684 <printf@plt+0xa9a4>
  4119e4:	brk	#0x1
  4119e8:	stp	x29, x30, [sp, #-80]!
  4119ec:	str	x25, [sp, #16]
  4119f0:	stp	x24, x23, [sp, #32]
  4119f4:	stp	x22, x21, [sp, #48]
  4119f8:	stp	x20, x19, [sp, #64]
  4119fc:	mov	x29, sp
  411a00:	mov	x21, x2
  411a04:	mov	w19, w1
  411a08:	mov	x20, x0
  411a0c:	tbz	w1, #31, 411a20 <printf@plt+0xfd40>
  411a10:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  411a14:	add	x1, x1, #0x325
  411a18:	mov	w0, #0x64                  	// #100
  411a1c:	bl	411fbc <printf@plt+0x102dc>
  411a20:	ldr	w24, [x20, #24]
  411a24:	cmp	w24, w19
  411a28:	b.gt	411b18 <printf@plt+0xfe38>
  411a2c:	sxtw	x23, w24
  411a30:	cbz	w23, 411ac0 <printf@plt+0xfde0>
  411a34:	lsl	w8, w24, #1
  411a38:	cmp	w8, w19
  411a3c:	csinc	w8, w8, w19, gt
  411a40:	ldr	x22, [x20, #16]
  411a44:	sxtw	x25, w8
  411a48:	str	w8, [x20, #24]
  411a4c:	sbfiz	x8, x8, #3, #32
  411a50:	cmp	xzr, x25, lsr #61
  411a54:	csinv	x0, x8, xzr, eq  // eq = none
  411a58:	bl	401890 <_Znam@plt>
  411a5c:	cmp	w23, #0x1
  411a60:	str	x0, [x20, #16]
  411a64:	b.lt	411a94 <printf@plt+0xfdb4>  // b.tstop
  411a68:	ldr	x8, [x22]
  411a6c:	cmp	w24, #0x1
  411a70:	str	x8, [x0]
  411a74:	b.eq	411a94 <printf@plt+0xfdb4>  // b.none
  411a78:	mov	w8, #0x1                   	// #1
  411a7c:	ldr	x9, [x20, #16]
  411a80:	ldr	x10, [x22, x8, lsl #3]
  411a84:	str	x10, [x9, x8, lsl #3]
  411a88:	add	x8, x8, #0x1
  411a8c:	cmp	x24, x8
  411a90:	b.ne	411a7c <printf@plt+0xfd9c>  // b.any
  411a94:	cmp	w23, w25
  411a98:	b.ge	411ab0 <printf@plt+0xfdd0>  // b.tcont
  411a9c:	ldr	x8, [x20, #16]
  411aa0:	str	xzr, [x8, x23, lsl #3]
  411aa4:	add	x23, x23, #0x1
  411aa8:	cmp	x25, x23
  411aac:	b.ne	411a9c <printf@plt+0xfdbc>  // b.any
  411ab0:	cbz	x22, 411b18 <printf@plt+0xfe38>
  411ab4:	mov	x0, x22
  411ab8:	bl	401b60 <_ZdaPv@plt>
  411abc:	b	411b18 <printf@plt+0xfe38>
  411ac0:	cmp	w19, #0xa
  411ac4:	mov	w8, #0xa                   	// #10
  411ac8:	csinc	w22, w8, w19, lt  // lt = tstop
  411acc:	sxtw	x8, w22
  411ad0:	sbfiz	x9, x22, #3, #32
  411ad4:	cmp	xzr, x8, lsr #61
  411ad8:	csinv	x0, x9, xzr, eq  // eq = none
  411adc:	str	w22, [x20, #24]
  411ae0:	bl	401890 <_Znam@plt>
  411ae4:	cmp	w22, #0x1
  411ae8:	str	x0, [x20, #16]
  411aec:	b.lt	411b18 <printf@plt+0xfe38>  // b.tstop
  411af0:	cmp	w22, #0x1
  411af4:	str	xzr, [x0]
  411af8:	b.eq	411b18 <printf@plt+0xfe38>  // b.none
  411afc:	mov	w8, w22
  411b00:	mov	w9, #0x1                   	// #1
  411b04:	ldr	x10, [x20, #16]
  411b08:	str	xzr, [x10, x9, lsl #3]
  411b0c:	add	x9, x9, #0x1
  411b10:	cmp	x8, x9
  411b14:	b.ne	411b04 <printf@plt+0xfe24>  // b.any
  411b18:	mov	x0, x20
  411b1c:	mov	x1, x21
  411b20:	bl	411b44 <printf@plt+0xfe64>
  411b24:	ldr	x8, [x20, #16]
  411b28:	ldr	x25, [sp, #16]
  411b2c:	str	x0, [x8, w19, sxtw #3]
  411b30:	ldp	x20, x19, [sp, #64]
  411b34:	ldp	x22, x21, [sp, #48]
  411b38:	ldp	x24, x23, [sp, #32]
  411b3c:	ldp	x29, x30, [sp], #80
  411b40:	ret
  411b44:	stp	x29, x30, [sp, #-48]!
  411b48:	str	x21, [sp, #16]
  411b4c:	stp	x20, x19, [sp, #32]
  411b50:	mov	x29, sp
  411b54:	ldr	x21, [x0, #8]
  411b58:	mov	x19, x0
  411b5c:	mov	x20, x1
  411b60:	cbz	x21, 411b80 <printf@plt+0xfea0>
  411b64:	ldr	x0, [x21]
  411b68:	bl	41423c <printf@plt+0x1255c>
  411b6c:	mov	x1, x20
  411b70:	bl	401ba0 <strcmp@plt>
  411b74:	cbz	w0, 411bd0 <printf@plt+0xfef0>
  411b78:	ldr	x21, [x21, #8]
  411b7c:	cbnz	x21, 411b64 <printf@plt+0xfe84>
  411b80:	ldr	x8, [x19]
  411b84:	mov	x0, x19
  411b88:	mov	x1, x20
  411b8c:	ldr	x8, [x8, #64]
  411b90:	blr	x8
  411b94:	mov	x20, x0
  411b98:	cbnz	x0, 411bb8 <printf@plt+0xfed8>
  411b9c:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  411ba0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  411ba4:	add	x1, x1, #0xa80
  411ba8:	add	x0, x0, #0x344
  411bac:	mov	x2, x1
  411bb0:	mov	x3, x1
  411bb4:	bl	412fb8 <printf@plt+0x112d8>
  411bb8:	mov	w0, #0x10                  	// #16
  411bbc:	bl	418034 <_Znwm@@Base>
  411bc0:	ldr	x8, [x19, #8]
  411bc4:	stp	x20, x8, [x0]
  411bc8:	str	x0, [x19, #8]
  411bcc:	b	411bd4 <printf@plt+0xfef4>
  411bd0:	ldr	x20, [x21]
  411bd4:	mov	x0, x20
  411bd8:	ldp	x20, x19, [sp, #32]
  411bdc:	ldr	x21, [sp, #16]
  411be0:	ldp	x29, x30, [sp], #48
  411be4:	ret
  411be8:	mov	x0, x1
  411bec:	mov	x1, xzr
  411bf0:	mov	w2, wzr
  411bf4:	b	414690 <printf@plt+0x129b0>
  411bf8:	ret
  411bfc:	ret
  411c00:	ret
  411c04:	ret
  411c08:	ret
  411c0c:	ret
  411c10:	sub	sp, sp, #0x40
  411c14:	stp	x29, x30, [sp, #16]
  411c18:	str	x21, [sp, #32]
  411c1c:	stp	x20, x19, [sp, #48]
  411c20:	add	x29, sp, #0x10
  411c24:	mov	x19, x3
  411c28:	strb	w1, [x29, #28]
  411c2c:	add	x1, x29, #0x1c
  411c30:	add	x3, x29, #0x18
  411c34:	add	x4, sp, #0x8
  411c38:	mov	x20, x2
  411c3c:	mov	x21, x0
  411c40:	strb	wzr, [x29, #29]
  411c44:	bl	411c8c <printf@plt+0xffac>
  411c48:	ldr	x8, [x21]
  411c4c:	ldr	x2, [sp, #8]
  411c50:	ldr	w4, [x29, #24]
  411c54:	mov	x1, x0
  411c58:	ldr	x8, [x8, #96]
  411c5c:	mov	x0, x21
  411c60:	mov	x3, x20
  411c64:	mov	x5, xzr
  411c68:	blr	x8
  411c6c:	cbz	x19, 411c78 <printf@plt+0xff98>
  411c70:	ldr	w8, [x29, #24]
  411c74:	str	w8, [x19]
  411c78:	ldp	x20, x19, [sp, #48]
  411c7c:	ldr	x21, [sp, #32]
  411c80:	ldp	x29, x30, [sp, #16]
  411c84:	add	sp, sp, #0x40
  411c88:	ret
  411c8c:	sub	sp, sp, #0x60
  411c90:	stp	x29, x30, [sp, #32]
  411c94:	stp	x24, x23, [sp, #48]
  411c98:	stp	x22, x21, [sp, #64]
  411c9c:	stp	x20, x19, [sp, #80]
  411ca0:	add	x29, sp, #0x20
  411ca4:	mov	x24, x0
  411ca8:	mov	x0, x1
  411cac:	mov	x22, x4
  411cb0:	mov	x21, x3
  411cb4:	mov	x23, x2
  411cb8:	mov	x19, x1
  411cbc:	bl	417ec4 <printf@plt+0x161e4>
  411cc0:	ldr	w1, [x23]
  411cc4:	tbnz	w1, #31, 411d10 <printf@plt+0x10030>
  411cc8:	ldr	w8, [x24, #24]
  411ccc:	cmp	w1, w8
  411cd0:	b.ge	411d10 <printf@plt+0x10030>  // b.tcont
  411cd4:	ldr	x8, [x24, #16]
  411cd8:	mov	x20, x0
  411cdc:	ldr	x0, [x8, x1, lsl #3]
  411ce0:	str	x0, [x22]
  411ce4:	cbz	x0, 411d54 <printf@plt+0x10074>
  411ce8:	mov	x1, x20
  411cec:	bl	413888 <printf@plt+0x11ba8>
  411cf0:	cbz	w0, 411d68 <printf@plt+0x10088>
  411cf4:	ldr	x0, [x22]
  411cf8:	ldr	w2, [x23, #4]
  411cfc:	mov	x1, x20
  411d00:	bl	41397c <printf@plt+0x11c9c>
  411d04:	cbz	x21, 411d38 <printf@plt+0x10058>
  411d08:	str	w0, [x21]
  411d0c:	b	411d38 <printf@plt+0x10058>
  411d10:	add	x0, sp, #0x10
  411d14:	bl	412d28 <printf@plt+0x11048>
  411d18:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  411d1c:	add	x0, x0, #0x8fa
  411d20:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x2178>
  411d24:	add	x2, x2, #0xa80
  411d28:	add	x1, sp, #0x10
  411d2c:	mov	x3, x2
  411d30:	bl	412f50 <printf@plt+0x11270>
  411d34:	mov	x20, xzr
  411d38:	mov	x0, x20
  411d3c:	ldp	x20, x19, [sp, #80]
  411d40:	ldp	x22, x21, [sp, #64]
  411d44:	ldp	x24, x23, [sp, #48]
  411d48:	ldp	x29, x30, [sp, #32]
  411d4c:	add	sp, sp, #0x60
  411d50:	ret
  411d54:	add	x0, sp, #0x10
  411d58:	bl	412d28 <printf@plt+0x11048>
  411d5c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  411d60:	add	x0, x0, #0x911
  411d64:	b	411d20 <printf@plt+0x10040>
  411d68:	ldrb	w8, [x19]
  411d6c:	cbz	w8, 411d78 <printf@plt+0x10098>
  411d70:	ldrb	w8, [x19, #1]
  411d74:	cbz	w8, 411da4 <printf@plt+0x100c4>
  411d78:	ldr	x0, [x22]
  411d7c:	bl	41423c <printf@plt+0x1255c>
  411d80:	mov	x1, x0
  411d84:	add	x0, sp, #0x10
  411d88:	bl	412d00 <printf@plt+0x11020>
  411d8c:	mov	x0, sp
  411d90:	mov	x1, x19
  411d94:	bl	412d00 <printf@plt+0x11020>
  411d98:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  411d9c:	add	x0, x0, #0x98a
  411da0:	b	411dcc <printf@plt+0x100ec>
  411da4:	ldr	x0, [x22]
  411da8:	bl	41423c <printf@plt+0x1255c>
  411dac:	mov	x1, x0
  411db0:	add	x0, sp, #0x10
  411db4:	bl	412d00 <printf@plt+0x11020>
  411db8:	ldrb	w1, [x19]
  411dbc:	mov	x0, sp
  411dc0:	bl	412d48 <printf@plt+0x11068>
  411dc4:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  411dc8:	add	x0, x0, #0x95a
  411dcc:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  411dd0:	add	x3, x3, #0xa80
  411dd4:	add	x1, sp, #0x10
  411dd8:	mov	x2, sp
  411ddc:	b	411d30 <printf@plt+0x10050>
  411de0:	sub	sp, sp, #0x40
  411de4:	stp	x29, x30, [sp, #16]
  411de8:	stp	x22, x21, [sp, #32]
  411dec:	stp	x20, x19, [sp, #48]
  411df0:	add	x29, sp, #0x10
  411df4:	mov	x19, x3
  411df8:	add	x3, sp, #0x4
  411dfc:	add	x4, sp, #0x8
  411e00:	mov	x21, x2
  411e04:	mov	x20, x1
  411e08:	mov	x22, x0
  411e0c:	bl	411c8c <printf@plt+0xffac>
  411e10:	cbz	x0, 411e44 <printf@plt+0x10164>
  411e14:	ldr	x8, [x22]
  411e18:	ldr	x2, [sp, #8]
  411e1c:	ldr	w4, [sp, #4]
  411e20:	mov	x1, x0
  411e24:	ldr	x8, [x8, #96]
  411e28:	mov	x0, x22
  411e2c:	mov	x3, x21
  411e30:	mov	x5, x20
  411e34:	blr	x8
  411e38:	cbz	x19, 411e44 <printf@plt+0x10164>
  411e3c:	ldr	w8, [sp, #4]
  411e40:	str	w8, [x19]
  411e44:	ldp	x20, x19, [sp, #48]
  411e48:	ldp	x22, x21, [sp, #32]
  411e4c:	ldp	x29, x30, [sp, #16]
  411e50:	add	sp, sp, #0x40
  411e54:	ret
  411e58:	sub	sp, sp, #0x60
  411e5c:	stp	x29, x30, [sp, #32]
  411e60:	stp	x24, x23, [sp, #48]
  411e64:	stp	x22, x21, [sp, #64]
  411e68:	stp	x20, x19, [sp, #80]
  411e6c:	add	x29, sp, #0x20
  411e70:	mov	x20, x0
  411e74:	mov	w0, w1
  411e78:	mov	x22, x3
  411e7c:	mov	x19, x2
  411e80:	mov	w21, w1
  411e84:	bl	417e00 <printf@plt+0x16120>
  411e88:	ldr	w1, [x19]
  411e8c:	tbnz	w1, #31, 411f0c <printf@plt+0x1022c>
  411e90:	ldr	w8, [x20, #24]
  411e94:	cmp	w1, w8
  411e98:	b.ge	411f0c <printf@plt+0x1022c>  // b.tcont
  411e9c:	ldr	x8, [x20, #16]
  411ea0:	ldr	x24, [x8, x1, lsl #3]
  411ea4:	cbz	x24, 411f48 <printf@plt+0x10268>
  411ea8:	mov	x23, x0
  411eac:	mov	x0, x24
  411eb0:	mov	x1, x23
  411eb4:	bl	413888 <printf@plt+0x11ba8>
  411eb8:	cbz	w0, 411f5c <printf@plt+0x1027c>
  411ebc:	ldr	w2, [x19, #4]
  411ec0:	mov	x0, x24
  411ec4:	mov	x1, x23
  411ec8:	bl	41397c <printf@plt+0x11c9c>
  411ecc:	mov	w4, w0
  411ed0:	cbz	x22, 411ed8 <printf@plt+0x101f8>
  411ed4:	str	w4, [x22]
  411ed8:	ldr	x8, [x20]
  411edc:	mov	x0, x20
  411ee0:	mov	x1, x23
  411ee4:	mov	x2, x24
  411ee8:	ldr	x6, [x8, #96]
  411eec:	mov	x3, x19
  411ef0:	ldp	x20, x19, [sp, #80]
  411ef4:	ldp	x22, x21, [sp, #64]
  411ef8:	ldp	x24, x23, [sp, #48]
  411efc:	ldp	x29, x30, [sp, #32]
  411f00:	mov	x5, xzr
  411f04:	add	sp, sp, #0x60
  411f08:	br	x6
  411f0c:	add	x0, sp, #0x10
  411f10:	bl	412d28 <printf@plt+0x11048>
  411f14:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  411f18:	add	x0, x0, #0x8fa
  411f1c:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x2178>
  411f20:	add	x2, x2, #0xa80
  411f24:	add	x1, sp, #0x10
  411f28:	mov	x3, x2
  411f2c:	bl	412f50 <printf@plt+0x11270>
  411f30:	ldp	x20, x19, [sp, #80]
  411f34:	ldp	x22, x21, [sp, #64]
  411f38:	ldp	x24, x23, [sp, #48]
  411f3c:	ldp	x29, x30, [sp, #32]
  411f40:	add	sp, sp, #0x60
  411f44:	ret
  411f48:	add	x0, sp, #0x10
  411f4c:	bl	412d28 <printf@plt+0x11048>
  411f50:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  411f54:	add	x0, x0, #0x911
  411f58:	b	411f1c <printf@plt+0x1023c>
  411f5c:	mov	x0, x24
  411f60:	bl	41423c <printf@plt+0x1255c>
  411f64:	mov	x1, x0
  411f68:	add	x0, sp, #0x10
  411f6c:	bl	412d00 <printf@plt+0x11020>
  411f70:	mov	x0, sp
  411f74:	mov	w1, w21
  411f78:	bl	412d28 <printf@plt+0x11048>
  411f7c:	adrp	x0, 41a000 <_ZdlPvm@@Base+0x1f1c>
  411f80:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  411f84:	add	x0, x0, #0x929
  411f88:	add	x3, x3, #0xa80
  411f8c:	add	x1, sp, #0x10
  411f90:	mov	x2, sp
  411f94:	b	411f2c <printf@plt+0x1024c>
  411f98:	tbnz	w1, #31, 411fb4 <printf@plt+0x102d4>
  411f9c:	ldr	w8, [x0, #24]
  411fa0:	cmp	w8, w1
  411fa4:	b.le	411fb4 <printf@plt+0x102d4>
  411fa8:	ldr	x8, [x0, #16]
  411fac:	ldr	x0, [x8, w1, uxtw #3]
  411fb0:	ret
  411fb4:	mov	x0, xzr
  411fb8:	ret
  411fbc:	stp	x29, x30, [sp, #-48]!
  411fc0:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  411fc4:	ldr	x2, [x8, #3984]
  411fc8:	str	x21, [sp, #16]
  411fcc:	stp	x20, x19, [sp, #32]
  411fd0:	mov	x19, x1
  411fd4:	mov	w20, w0
  411fd8:	adrp	x21, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  411fdc:	mov	x29, sp
  411fe0:	cbz	x2, 411ff4 <printf@plt+0x10314>
  411fe4:	ldr	x0, [x21, #3720]
  411fe8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  411fec:	add	x1, x1, #0x35c
  411ff0:	bl	401900 <fprintf@plt>
  411ff4:	ldr	x0, [x21, #3720]
  411ff8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  411ffc:	add	x1, x1, #0x361
  412000:	mov	w2, w20
  412004:	mov	x3, x19
  412008:	bl	401900 <fprintf@plt>
  41200c:	ldr	x0, [x21, #3720]
  412010:	bl	401b20 <fflush@plt>
  412014:	bl	401bf0 <abort@plt>
  412018:	str	xzr, [x0, #32]
  41201c:	ldr	x8, [x1, #32]
  412020:	str	x8, [x0, #32]
  412024:	ldr	x8, [x1]
  412028:	str	x8, [x0]
  41202c:	ldr	w8, [x1, #8]
  412030:	str	w8, [x0, #8]
  412034:	ldr	w8, [x1, #12]
  412038:	str	w8, [x0, #12]
  41203c:	ldr	w8, [x1, #16]
  412040:	str	w8, [x0, #16]
  412044:	ret
  412048:	ret
  41204c:	ldr	w8, [x0]
  412050:	ldr	w9, [x1]
  412054:	cmp	w8, w9
  412058:	b.ne	412100 <printf@plt+0x10420>  // b.any
  41205c:	sub	w8, w8, #0x1
  412060:	cmp	w8, #0x3
  412064:	b.hi	4120f8 <printf@plt+0x10418>  // b.pmore
  412068:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x3f1c>
  41206c:	add	x9, x9, #0x38a
  412070:	adr	x10, 412080 <printf@plt+0x103a0>
  412074:	ldrb	w11, [x9, x8]
  412078:	add	x10, x10, x11, lsl #2
  41207c:	br	x10
  412080:	ldr	w8, [x0, #4]
  412084:	ldr	w9, [x1, #4]
  412088:	cmp	w8, w9
  41208c:	b.ne	412100 <printf@plt+0x10420>  // b.any
  412090:	ldr	w8, [x0, #8]
  412094:	ldr	w9, [x1, #8]
  412098:	cmp	w8, w9
  41209c:	b.ne	412100 <printf@plt+0x10420>  // b.any
  4120a0:	ldr	w8, [x0, #12]
  4120a4:	ldr	w9, [x1, #12]
  4120a8:	b	4120f0 <printf@plt+0x10410>
  4120ac:	ldr	w8, [x0, #4]
  4120b0:	ldr	w9, [x1, #4]
  4120b4:	cmp	w8, w9
  4120b8:	b.ne	412100 <printf@plt+0x10420>  // b.any
  4120bc:	ldr	w8, [x0, #8]
  4120c0:	ldr	w9, [x1, #8]
  4120c4:	cmp	w8, w9
  4120c8:	b.ne	412100 <printf@plt+0x10420>  // b.any
  4120cc:	ldr	w8, [x0, #12]
  4120d0:	ldr	w9, [x1, #12]
  4120d4:	cmp	w8, w9
  4120d8:	b.ne	412100 <printf@plt+0x10420>  // b.any
  4120dc:	ldr	w8, [x0, #16]
  4120e0:	ldr	w9, [x1, #16]
  4120e4:	b	4120f0 <printf@plt+0x10410>
  4120e8:	ldr	w8, [x0, #4]
  4120ec:	ldr	w9, [x1, #4]
  4120f0:	cmp	w8, w9
  4120f4:	b.ne	412100 <printf@plt+0x10420>  // b.any
  4120f8:	mov	w0, #0x1                   	// #1
  4120fc:	ret
  412100:	mov	w0, wzr
  412104:	ret
  412108:	stp	x29, x30, [sp, #-16]!
  41210c:	mov	x29, sp
  412110:	bl	41204c <printf@plt+0x1036c>
  412114:	cmp	w0, #0x0
  412118:	cset	w0, eq  // eq = none
  41211c:	ldp	x29, x30, [sp], #16
  412120:	ret
  412124:	ldr	w8, [x0, #4]
  412128:	str	w8, [x1]
  41212c:	ldr	w8, [x0, #8]
  412130:	str	w8, [x1, #4]
  412134:	ldr	w8, [x0, #12]
  412138:	str	w8, [x1, #8]
  41213c:	ldr	w8, [x0, #16]
  412140:	str	w8, [x1, #12]
  412144:	ldr	w0, [x0]
  412148:	ret
  41214c:	str	wzr, [x0]
  412150:	ret
  412154:	mov	w9, #0xffff                	// #65535
  412158:	cmp	w1, w9
  41215c:	mov	w8, #0x3                   	// #3
  412160:	csel	w10, w1, w9, cc  // cc = lo, ul, last
  412164:	cmp	w2, w9
  412168:	stp	w8, w10, [x0]
  41216c:	csel	w8, w2, w9, cc  // cc = lo, ul, last
  412170:	cmp	w3, w9
  412174:	csel	w9, w3, w9, cc  // cc = lo, ul, last
  412178:	stp	w8, w9, [x0, #8]
  41217c:	ret
  412180:	mov	w9, #0xffff                	// #65535
  412184:	cmp	w1, w9
  412188:	mov	w8, #0x1                   	// #1
  41218c:	csel	w10, w1, w9, cc  // cc = lo, ul, last
  412190:	cmp	w2, w9
  412194:	stp	w8, w10, [x0]
  412198:	csel	w8, w2, w9, cc  // cc = lo, ul, last
  41219c:	cmp	w3, w9
  4121a0:	csel	w9, w3, w9, cc  // cc = lo, ul, last
  4121a4:	stp	w8, w9, [x0, #8]
  4121a8:	ret
  4121ac:	mov	w9, #0xffff                	// #65535
  4121b0:	cmp	w1, w9
  4121b4:	mov	w8, #0x2                   	// #2
  4121b8:	csel	w10, w1, w9, cc  // cc = lo, ul, last
  4121bc:	cmp	w2, w9
  4121c0:	stp	w8, w10, [x0]
  4121c4:	csel	w8, w2, w9, cc  // cc = lo, ul, last
  4121c8:	cmp	w3, w9
  4121cc:	csel	w10, w3, w9, cc  // cc = lo, ul, last
  4121d0:	cmp	w4, w9
  4121d4:	stp	w8, w10, [x0, #8]
  4121d8:	csel	w8, w4, w9, cc  // cc = lo, ul, last
  4121dc:	str	w8, [x0, #16]
  4121e0:	ret
  4121e4:	mov	w9, #0xffff                	// #65535
  4121e8:	cmp	w1, w9
  4121ec:	mov	w8, #0x4                   	// #4
  4121f0:	csel	w9, w1, w9, cc  // cc = lo, ul, last
  4121f4:	stp	w8, w9, [x0]
  4121f8:	ret
  4121fc:	str	w1, [x0]
  412200:	mov	x13, x2
  412204:	ldrb	w8, [x13, #1]!
  412208:	mov	w9, #0x2                   	// #2
  41220c:	mov	w10, #0x4                   	// #4
  412210:	cmp	w8, #0x23
  412214:	csel	x9, x10, x9, eq  // eq = none
  412218:	cbz	x3, 4122c4 <printf@plt+0x105e4>
  41221c:	add	x14, x2, #0x2
  412220:	cmp	w8, #0x23
  412224:	adrp	x11, 437000 <stderr@@GLIBC_2.17+0x2178>
  412228:	adrp	x12, 437000 <stderr@@GLIBC_2.17+0x2178>
  41222c:	csel	x13, x14, x13, eq  // eq = none
  412230:	adrp	x14, 437000 <stderr@@GLIBC_2.17+0x2178>
  412234:	mov	x10, xzr
  412238:	add	x11, x11, #0x378
  41223c:	add	x12, x12, #0x278
  412240:	add	x14, x14, #0x78
  412244:	add	x15, x0, x10, lsl #2
  412248:	mov	w16, wzr
  41224c:	mov	x17, xzr
  412250:	add	x15, x15, #0x4
  412254:	ldrb	w18, [x13, x17]
  412258:	ldrb	w1, [x11, x18]
  41225c:	cbz	w1, 41229c <printf@plt+0x105bc>
  412260:	ldrb	w1, [x12, x18]
  412264:	cbz	w1, 412274 <printf@plt+0x10594>
  412268:	add	w16, w18, w16, lsl #4
  41226c:	sub	w16, w16, #0x30
  412270:	b	41228c <printf@plt+0x105ac>
  412274:	ldrb	w1, [x14, x18]
  412278:	add	w16, w18, w16, lsl #4
  41227c:	cbz	w1, 412288 <printf@plt+0x105a8>
  412280:	sub	w16, w16, #0x37
  412284:	b	41228c <printf@plt+0x105ac>
  412288:	sub	w16, w16, #0x57
  41228c:	add	x17, x17, #0x1
  412290:	cmp	x9, x17
  412294:	b.ne	412254 <printf@plt+0x10574>  // b.any
  412298:	b	4122a4 <printf@plt+0x105c4>
  41229c:	cmp	x9, x17
  4122a0:	b.ne	4122cc <printf@plt+0x105ec>  // b.any
  4122a4:	add	w17, w16, w16, lsl #8
  4122a8:	cmp	w8, #0x23
  4122ac:	add	x10, x10, #0x1
  4122b0:	csel	w16, w16, w17, eq  // eq = none
  4122b4:	cmp	x10, x3
  4122b8:	add	x13, x13, x9
  4122bc:	str	w16, [x15]
  4122c0:	b.ne	412244 <printf@plt+0x10564>  // b.any
  4122c4:	mov	w0, #0x1                   	// #1
  4122c8:	ret
  4122cc:	mov	w0, wzr
  4122d0:	ret
  4122d4:	mov	x2, x1
  4122d8:	mov	w1, #0x3                   	// #3
  4122dc:	mov	w3, #0x3                   	// #3
  4122e0:	b	4121fc <printf@plt+0x1051c>
  4122e4:	mov	x2, x1
  4122e8:	mov	w1, #0x1                   	// #1
  4122ec:	mov	w3, #0x3                   	// #3
  4122f0:	b	4121fc <printf@plt+0x1051c>
  4122f4:	mov	x2, x1
  4122f8:	mov	w1, #0x2                   	// #2
  4122fc:	mov	w3, #0x4                   	// #4
  412300:	b	4121fc <printf@plt+0x1051c>
  412304:	mov	x2, x1
  412308:	mov	w1, #0x4                   	// #4
  41230c:	mov	w3, #0x1                   	// #1
  412310:	b	4121fc <printf@plt+0x1051c>
  412314:	ldr	w8, [x0]
  412318:	sub	w8, w8, #0x1
  41231c:	cmp	w8, #0x3
  412320:	b.hi	412364 <printf@plt+0x10684>  // b.pmore
  412324:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x3f1c>
  412328:	add	x9, x9, #0x38e
  41232c:	adr	x10, 41233c <printf@plt+0x1065c>
  412330:	ldrb	w11, [x9, x8]
  412334:	add	x10, x10, x11, lsl #2
  412338:	br	x10
  41233c:	ldr	w8, [x0, #4]
  412340:	mov	w9, #0xffff                	// #65535
  412344:	sub	w8, w9, w8
  412348:	str	w8, [x1]
  41234c:	ldr	w8, [x0, #8]
  412350:	sub	w8, w9, w8
  412354:	str	w8, [x2]
  412358:	ldr	w8, [x0, #12]
  41235c:	sub	w8, w9, w8
  412360:	b	412414 <printf@plt+0x10734>
  412364:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  412368:	add	x1, x1, #0x3b0
  41236c:	mov	w0, #0x100                 	// #256
  412370:	b	411fbc <printf@plt+0x102dc>
  412374:	ldr	w8, [x0, #16]
  412378:	ldr	w9, [x0, #4]
  41237c:	mov	w10, #0xffff                	// #65535
  412380:	sub	w11, w10, w8
  412384:	mul	w9, w11, w9
  412388:	mov	w11, #0x8001                	// #32769
  41238c:	movk	w11, #0x8000, lsl #16
  412390:	umull	x9, w9, w11
  412394:	lsr	x9, x9, #47
  412398:	add	w8, w9, w8
  41239c:	cmp	w8, w10
  4123a0:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  4123a4:	eor	w8, w8, #0xffff
  4123a8:	str	w8, [x1]
  4123ac:	ldr	w8, [x0, #16]
  4123b0:	ldr	w9, [x0, #8]
  4123b4:	sub	w12, w10, w8
  4123b8:	mul	w9, w12, w9
  4123bc:	umull	x9, w9, w11
  4123c0:	lsr	x9, x9, #47
  4123c4:	add	w8, w9, w8
  4123c8:	cmp	w8, w10
  4123cc:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  4123d0:	eor	w8, w8, #0xffff
  4123d4:	str	w8, [x2]
  4123d8:	ldp	w9, w8, [x0, #12]
  4123dc:	sub	w12, w10, w8
  4123e0:	mul	w9, w12, w9
  4123e4:	umull	x9, w9, w11
  4123e8:	lsr	x9, x9, #47
  4123ec:	add	w8, w9, w8
  4123f0:	cmp	w8, w10
  4123f4:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  4123f8:	eor	w8, w8, #0xffff
  4123fc:	b	412414 <printf@plt+0x10734>
  412400:	ldr	w8, [x0, #4]
  412404:	str	w8, [x1]
  412408:	ldr	w8, [x0, #8]
  41240c:	str	w8, [x2]
  412410:	ldr	w8, [x0, #12]
  412414:	str	w8, [x3]
  412418:	ret
  41241c:	ldr	w8, [x0, #4]
  412420:	str	w8, [x3]
  412424:	str	w8, [x2]
  412428:	str	w8, [x1]
  41242c:	ret
  412430:	ldr	w8, [x0]
  412434:	sub	w8, w8, #0x1
  412438:	cmp	w8, #0x3
  41243c:	b.hi	412470 <printf@plt+0x10790>  // b.pmore
  412440:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x3f1c>
  412444:	add	x9, x9, #0x392
  412448:	adr	x10, 412458 <printf@plt+0x10778>
  41244c:	ldrb	w11, [x9, x8]
  412450:	add	x10, x10, x11, lsl #2
  412454:	br	x10
  412458:	ldr	w8, [x0, #4]
  41245c:	str	w8, [x1]
  412460:	ldr	w8, [x0, #8]
  412464:	str	w8, [x2]
  412468:	ldr	w8, [x0, #12]
  41246c:	b	412524 <printf@plt+0x10844>
  412470:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  412474:	add	x1, x1, #0x3b0
  412478:	mov	w0, #0x11f                 	// #287
  41247c:	b	411fbc <printf@plt+0x102dc>
  412480:	ldr	w8, [x0, #16]
  412484:	ldr	w9, [x0, #4]
  412488:	mov	w10, #0xffff                	// #65535
  41248c:	sub	w11, w10, w8
  412490:	mul	w9, w11, w9
  412494:	mov	w11, #0x8001                	// #32769
  412498:	movk	w11, #0x8000, lsl #16
  41249c:	umull	x9, w9, w11
  4124a0:	lsr	x9, x9, #47
  4124a4:	add	w8, w9, w8
  4124a8:	cmp	w8, w10
  4124ac:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  4124b0:	str	w8, [x1]
  4124b4:	ldr	w8, [x0, #16]
  4124b8:	ldr	w9, [x0, #8]
  4124bc:	sub	w12, w10, w8
  4124c0:	mul	w9, w12, w9
  4124c4:	umull	x9, w9, w11
  4124c8:	lsr	x9, x9, #47
  4124cc:	add	w8, w9, w8
  4124d0:	cmp	w8, w10
  4124d4:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  4124d8:	str	w8, [x2]
  4124dc:	ldp	w9, w8, [x0, #12]
  4124e0:	sub	w12, w10, w8
  4124e4:	mul	w9, w12, w9
  4124e8:	umull	x9, w9, w11
  4124ec:	lsr	x9, x9, #47
  4124f0:	add	w8, w9, w8
  4124f4:	cmp	w8, w10
  4124f8:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  4124fc:	b	412524 <printf@plt+0x10844>
  412500:	ldr	w8, [x0, #4]
  412504:	mov	w9, #0xffff                	// #65535
  412508:	sub	w8, w9, w8
  41250c:	str	w8, [x1]
  412510:	ldr	w8, [x0, #8]
  412514:	sub	w8, w9, w8
  412518:	str	w8, [x2]
  41251c:	ldr	w8, [x0, #12]
  412520:	sub	w8, w9, w8
  412524:	str	w8, [x3]
  412528:	ret
  41252c:	ldr	w8, [x0, #4]
  412530:	mov	w9, #0xffff                	// #65535
  412534:	sub	w8, w9, w8
  412538:	str	w8, [x3]
  41253c:	str	w8, [x2]
  412540:	str	w8, [x1]
  412544:	ret
  412548:	ldr	w8, [x0]
  41254c:	sub	w8, w8, #0x1
  412550:	cmp	w8, #0x3
  412554:	b.hi	412640 <printf@plt+0x10960>  // b.pmore
  412558:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x3f1c>
  41255c:	add	x9, x9, #0x396
  412560:	adr	x10, 412570 <printf@plt+0x10890>
  412564:	ldrb	w11, [x9, x8]
  412568:	add	x10, x10, x11, lsl #2
  41256c:	br	x10
  412570:	ldp	w8, w9, [x0, #8]
  412574:	ldr	w10, [x0, #4]
  412578:	cmp	w8, w9
  41257c:	csel	w8, w8, w9, cc  // cc = lo, ul, last
  412580:	cmp	w10, w8
  412584:	csel	w9, w10, w8, cc  // cc = lo, ul, last
  412588:	mov	w8, #0xffff                	// #65535
  41258c:	cmp	w9, w8
  412590:	str	w9, [x4]
  412594:	b.eq	412618 <printf@plt+0x10938>  // b.none
  412598:	ldr	w10, [x0, #4]
  41259c:	sub	w11, w8, w9
  4125a0:	sub	w9, w10, w9
  4125a4:	lsl	w10, w9, #16
  4125a8:	sub	w9, w10, w9
  4125ac:	udiv	w9, w9, w11
  4125b0:	str	w9, [x1]
  4125b4:	ldr	w9, [x0, #8]
  4125b8:	ldr	w10, [x4]
  4125bc:	sub	w9, w9, w10
  4125c0:	lsl	w11, w9, #16
  4125c4:	sub	w10, w8, w10
  4125c8:	sub	w9, w11, w9
  4125cc:	udiv	w9, w9, w10
  4125d0:	str	w9, [x2]
  4125d4:	ldr	w9, [x0, #12]
  4125d8:	ldr	w10, [x4]
  4125dc:	sub	w9, w9, w10
  4125e0:	b	4126c4 <printf@plt+0x109e4>
  4125e4:	ldp	w9, w10, [x0, #4]
  4125e8:	ldr	w11, [x0, #12]
  4125ec:	mov	w8, #0xffff                	// #65535
  4125f0:	sub	w10, w8, w10
  4125f4:	sub	w11, w8, w11
  4125f8:	cmp	w10, w11
  4125fc:	sub	w9, w8, w9
  412600:	csel	w10, w10, w11, cc  // cc = lo, ul, last
  412604:	cmp	w9, w10
  412608:	csel	w9, w9, w10, cc  // cc = lo, ul, last
  41260c:	cmp	w9, w8
  412610:	str	w9, [x4]
  412614:	b.ne	412674 <printf@plt+0x10994>  // b.any
  412618:	str	w8, [x1]
  41261c:	str	w8, [x2]
  412620:	b	4126d4 <printf@plt+0x109f4>
  412624:	str	wzr, [x3]
  412628:	str	wzr, [x2]
  41262c:	str	wzr, [x1]
  412630:	ldr	w8, [x0, #4]
  412634:	mov	w9, #0xffff                	// #65535
  412638:	sub	w8, w9, w8
  41263c:	b	41266c <printf@plt+0x1098c>
  412640:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  412644:	add	x1, x1, #0x3b0
  412648:	mov	w0, #0x151                 	// #337
  41264c:	b	411fbc <printf@plt+0x102dc>
  412650:	ldr	w8, [x0, #4]
  412654:	str	w8, [x1]
  412658:	ldr	w8, [x0, #8]
  41265c:	str	w8, [x2]
  412660:	ldr	w8, [x0, #12]
  412664:	str	w8, [x3]
  412668:	ldr	w8, [x0, #16]
  41266c:	str	w8, [x4]
  412670:	ret
  412674:	ldr	w10, [x0, #4]
  412678:	sub	w9, w8, w9
  41267c:	sub	w10, w9, w10
  412680:	lsl	w11, w10, #16
  412684:	sub	w10, w11, w10
  412688:	udiv	w9, w10, w9
  41268c:	str	w9, [x1]
  412690:	ldr	w9, [x0, #8]
  412694:	ldr	w10, [x4]
  412698:	add	w9, w9, w10
  41269c:	sub	w9, w8, w9
  4126a0:	lsl	w11, w9, #16
  4126a4:	sub	w10, w8, w10
  4126a8:	sub	w9, w11, w9
  4126ac:	udiv	w9, w9, w10
  4126b0:	str	w9, [x2]
  4126b4:	ldr	w9, [x0, #12]
  4126b8:	ldr	w10, [x4]
  4126bc:	add	w9, w9, w10
  4126c0:	sub	w9, w8, w9
  4126c4:	lsl	w11, w9, #16
  4126c8:	sub	w9, w11, w9
  4126cc:	sub	w8, w8, w10
  4126d0:	udiv	w8, w9, w8
  4126d4:	str	w8, [x3]
  4126d8:	ret
  4126dc:	ldr	w8, [x0]
  4126e0:	sub	w8, w8, #0x1
  4126e4:	cmp	w8, #0x3
  4126e8:	b.hi	412740 <printf@plt+0x10a60>  // b.pmore
  4126ec:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4126f0:	add	x9, x9, #0x39a
  4126f4:	adr	x10, 412704 <printf@plt+0x10a24>
  4126f8:	ldrb	w11, [x9, x8]
  4126fc:	add	x10, x10, x11, lsl #2
  412700:	br	x10
  412704:	ldp	w9, w10, [x0, #4]
  412708:	ldr	w12, [x0, #12]
  41270c:	mov	w8, #0xde                  	// #222
  412710:	mov	w11, #0x2c3                 	// #707
  412714:	mul	w8, w9, w8
  412718:	mov	w13, #0x47                  	// #71
  41271c:	mov	w14, #0x4dd3                	// #19923
  412720:	madd	w8, w10, w11, w8
  412724:	movk	w14, #0x1062, lsl #16
  412728:	madd	w8, w12, w13, w8
  41272c:	umull	x8, w8, w14
  412730:	lsr	x8, x8, #38
  412734:	mov	w9, #0xffff                	// #65535
  412738:	sub	w8, w9, w8
  41273c:	b	4127d0 <printf@plt+0x10af0>
  412740:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  412744:	add	x1, x1, #0x3b0
  412748:	mov	w0, #0x16a                 	// #362
  41274c:	b	411fbc <printf@plt+0x102dc>
  412750:	ldp	w8, w10, [x0, #4]
  412754:	mov	w9, #0xde                  	// #222
  412758:	mov	w11, #0x2c3                 	// #707
  41275c:	mul	w8, w8, w9
  412760:	madd	w8, w10, w11, w8
  412764:	ldp	w9, w11, [x0, #12]
  412768:	mov	w10, #0x47                  	// #71
  41276c:	madd	w8, w9, w10, w8
  412770:	mov	w9, #0x4dd3                	// #19923
  412774:	movk	w9, #0x1062, lsl #16
  412778:	umull	x8, w8, w9
  41277c:	mov	w10, #0xffff                	// #65535
  412780:	lsr	x8, x8, #38
  412784:	sub	w8, w10, w8
  412788:	sub	w9, w10, w11
  41278c:	mul	w8, w8, w9
  412790:	b	4127d0 <printf@plt+0x10af0>
  412794:	ldp	w9, w10, [x0, #4]
  412798:	ldr	w12, [x0, #12]
  41279c:	mov	w8, #0xde                  	// #222
  4127a0:	mov	w11, #0x2c3                 	// #707
  4127a4:	mul	w8, w9, w8
  4127a8:	mov	w13, #0x47                  	// #71
  4127ac:	madd	w8, w10, w11, w8
  4127b0:	mov	w9, #0x4dd3                	// #19923
  4127b4:	madd	w8, w12, w13, w8
  4127b8:	movk	w9, #0x1062, lsl #16
  4127bc:	umull	x8, w8, w9
  4127c0:	lsr	x8, x8, #38
  4127c4:	str	w8, [x1]
  4127c8:	ret
  4127cc:	ldr	w8, [x0, #4]
  4127d0:	str	w8, [x1]
  4127d4:	ret
  4127d8:	stp	x29, x30, [sp, #-32]!
  4127dc:	stp	x20, x19, [sp, #16]
  4127e0:	mov	x29, sp
  4127e4:	mov	x20, x0
  4127e8:	mov	w0, #0x1e                  	// #30
  4127ec:	bl	401890 <_Znam@plt>
  4127f0:	ldr	w8, [x20]
  4127f4:	mov	x19, x0
  4127f8:	cmp	w8, #0x4
  4127fc:	b.hi	412908 <printf@plt+0x10c28>  // b.pmore
  412800:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x3f1c>
  412804:	add	x9, x9, #0x39e
  412808:	adr	x10, 412818 <printf@plt+0x10b38>
  41280c:	ldrb	w11, [x9, x8]
  412810:	add	x10, x10, x11, lsl #2
  412814:	br	x10
  412818:	mov	x8, #0x6564                	// #25956
  41281c:	movk	x8, #0x6166, lsl #16
  412820:	movk	x8, #0x6c75, lsl #32
  412824:	movk	x8, #0x74, lsl #48
  412828:	str	x8, [x19]
  41282c:	b	412908 <printf@plt+0x10c28>
  412830:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x3f1c>
  412834:	ldp	s0, s1, [x20, #4]
  412838:	ldr	s2, [x20, #12]
  41283c:	ldr	d3, [x8, #936]
  412840:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  412844:	ucvtf	d0, d0
  412848:	ucvtf	d1, d1
  41284c:	ucvtf	d2, d2
  412850:	fdiv	d0, d0, d3
  412854:	fdiv	d1, d1, d3
  412858:	fdiv	d2, d2, d3
  41285c:	add	x1, x1, #0x3e2
  412860:	b	4128d8 <printf@plt+0x10bf8>
  412864:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x3f1c>
  412868:	ldp	s0, s1, [x20, #4]
  41286c:	ldp	s2, s3, [x20, #12]
  412870:	ldr	d4, [x8, #936]
  412874:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  412878:	ucvtf	d0, d0
  41287c:	ucvtf	d1, d1
  412880:	ucvtf	d2, d2
  412884:	ucvtf	d3, d3
  412888:	fdiv	d0, d0, d4
  41288c:	fdiv	d1, d1, d4
  412890:	fdiv	d2, d2, d4
  412894:	fdiv	d3, d3, d4
  412898:	add	x1, x1, #0x3f8
  41289c:	mov	x0, x19
  4128a0:	bl	401a10 <sprintf@plt>
  4128a4:	b	412908 <printf@plt+0x10c28>
  4128a8:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4128ac:	ldp	s0, s1, [x20, #4]
  4128b0:	ldr	s2, [x20, #12]
  4128b4:	ldr	d3, [x8, #936]
  4128b8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4128bc:	ucvtf	d0, d0
  4128c0:	ucvtf	d1, d1
  4128c4:	ucvtf	d2, d2
  4128c8:	fdiv	d0, d0, d3
  4128cc:	fdiv	d1, d1, d3
  4128d0:	fdiv	d2, d2, d3
  4128d4:	add	x1, x1, #0x3cc
  4128d8:	mov	x0, x19
  4128dc:	bl	401a10 <sprintf@plt>
  4128e0:	b	412908 <printf@plt+0x10c28>
  4128e4:	ldr	s0, [x20, #4]
  4128e8:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4128ec:	ldr	d1, [x8, #936]
  4128f0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4128f4:	ucvtf	d0, d0
  4128f8:	add	x1, x1, #0x415
  4128fc:	fdiv	d0, d0, d1
  412900:	mov	x0, x19
  412904:	bl	401a10 <sprintf@plt>
  412908:	mov	x0, x19
  41290c:	ldp	x20, x19, [sp, #16]
  412910:	ldp	x29, x30, [sp], #32
  412914:	ret
  412918:	stp	x29, x30, [sp, #-16]!
  41291c:	mov	w2, #0x100                 	// #256
  412920:	mov	w1, wzr
  412924:	mov	x29, sp
  412928:	bl	4019a0 <memset@plt>
  41292c:	ldp	x29, x30, [sp], #16
  412930:	ret
  412934:	mov	w2, #0x100                 	// #256
  412938:	mov	w1, wzr
  41293c:	b	4019a0 <memset@plt>
  412940:	stp	x29, x30, [sp, #-32]!
  412944:	stp	x20, x19, [sp, #16]
  412948:	mov	x20, x1
  41294c:	mov	w2, #0x100                 	// #256
  412950:	mov	w1, wzr
  412954:	mov	x29, sp
  412958:	mov	x19, x0
  41295c:	bl	4019a0 <memset@plt>
  412960:	ldrb	w8, [x20]
  412964:	cbz	w8, 412980 <printf@plt+0x10ca0>
  412968:	add	x9, x20, #0x1
  41296c:	mov	w10, #0x1                   	// #1
  412970:	and	x8, x8, #0xff
  412974:	strb	w10, [x19, x8]
  412978:	ldrb	w8, [x9], #1
  41297c:	cbnz	w8, 412970 <printf@plt+0x10c90>
  412980:	ldp	x20, x19, [sp, #16]
  412984:	ldp	x29, x30, [sp], #32
  412988:	ret
  41298c:	stp	x29, x30, [sp, #-32]!
  412990:	stp	x20, x19, [sp, #16]
  412994:	mov	x20, x1
  412998:	mov	w2, #0x100                 	// #256
  41299c:	mov	w1, wzr
  4129a0:	mov	x29, sp
  4129a4:	mov	x19, x0
  4129a8:	bl	4019a0 <memset@plt>
  4129ac:	ldrb	w8, [x20]
  4129b0:	cbz	w8, 4129cc <printf@plt+0x10cec>
  4129b4:	add	x9, x20, #0x1
  4129b8:	mov	w10, #0x1                   	// #1
  4129bc:	and	x8, x8, #0xff
  4129c0:	strb	w10, [x19, x8]
  4129c4:	ldrb	w8, [x9], #1
  4129c8:	cbnz	w8, 4129bc <printf@plt+0x10cdc>
  4129cc:	ldp	x20, x19, [sp, #16]
  4129d0:	ldp	x29, x30, [sp], #32
  4129d4:	ret
  4129d8:	ret
  4129dc:	mov	x8, xzr
  4129e0:	mov	w9, #0x1                   	// #1
  4129e4:	ldrb	w10, [x1, x8]
  4129e8:	cbz	w10, 4129f0 <printf@plt+0x10d10>
  4129ec:	strb	w9, [x0, x8]
  4129f0:	add	x8, x8, #0x1
  4129f4:	cmp	x8, #0x100
  4129f8:	b.ne	4129e4 <printf@plt+0x10d04>  // b.any
  4129fc:	ret
  412a00:	stp	x29, x30, [sp, #-96]!
  412a04:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  412a08:	ldr	w9, [x8, #2680]
  412a0c:	stp	x28, x27, [sp, #16]
  412a10:	stp	x26, x25, [sp, #32]
  412a14:	stp	x24, x23, [sp, #48]
  412a18:	stp	x22, x21, [sp, #64]
  412a1c:	stp	x20, x19, [sp, #80]
  412a20:	mov	x29, sp
  412a24:	cbnz	w9, 412bb8 <printf@plt+0x10ed8>
  412a28:	adrp	x22, 437000 <stderr@@GLIBC_2.17+0x2178>
  412a2c:	adrp	x23, 437000 <stderr@@GLIBC_2.17+0x2178>
  412a30:	adrp	x24, 437000 <stderr@@GLIBC_2.17+0x2178>
  412a34:	adrp	x25, 437000 <stderr@@GLIBC_2.17+0x2178>
  412a38:	adrp	x26, 437000 <stderr@@GLIBC_2.17+0x2178>
  412a3c:	adrp	x27, 437000 <stderr@@GLIBC_2.17+0x2178>
  412a40:	adrp	x28, 437000 <stderr@@GLIBC_2.17+0x2178>
  412a44:	adrp	x20, 437000 <stderr@@GLIBC_2.17+0x2178>
  412a48:	adrp	x21, 437000 <stderr@@GLIBC_2.17+0x2178>
  412a4c:	mov	x19, xzr
  412a50:	mov	w9, #0x1                   	// #1
  412a54:	add	x22, x22, #0x178
  412a58:	add	x23, x23, #0x278
  412a5c:	add	x24, x24, #0x378
  412a60:	add	x25, x25, #0x478
  412a64:	add	x26, x26, #0x578
  412a68:	add	x27, x27, #0x678
  412a6c:	add	x28, x28, #0x778
  412a70:	add	x20, x20, #0x878
  412a74:	add	x21, x21, #0x978
  412a78:	str	w9, [x8, #2680]
  412a7c:	tst	w19, #0x7fffff80
  412a80:	b.eq	412ac4 <printf@plt+0x10de4>  // b.none
  412a84:	adrp	x9, 436000 <stderr@@GLIBC_2.17+0x1178>
  412a88:	add	x9, x9, #0xf78
  412a8c:	strb	wzr, [x9, x19]
  412a90:	adrp	x9, 437000 <stderr@@GLIBC_2.17+0x2178>
  412a94:	mov	w8, wzr
  412a98:	add	x9, x9, #0x78
  412a9c:	strb	wzr, [x9, x19]
  412aa0:	strb	wzr, [x22, x19]
  412aa4:	strb	wzr, [x23, x19]
  412aa8:	strb	wzr, [x24, x19]
  412aac:	strb	wzr, [x25, x19]
  412ab0:	strb	wzr, [x26, x19]
  412ab4:	strb	wzr, [x27, x19]
  412ab8:	strb	wzr, [x28, x19]
  412abc:	strb	wzr, [x20, x19]
  412ac0:	b	412ba8 <printf@plt+0x10ec8>
  412ac4:	mov	w0, w19
  412ac8:	bl	401b40 <isalpha@plt>
  412acc:	cmp	w0, #0x0
  412ad0:	adrp	x9, 436000 <stderr@@GLIBC_2.17+0x1178>
  412ad4:	cset	w8, ne  // ne = any
  412ad8:	add	x9, x9, #0xf78
  412adc:	mov	w0, w19
  412ae0:	strb	w8, [x9, x19]
  412ae4:	bl	401ad0 <isupper@plt>
  412ae8:	cmp	w0, #0x0
  412aec:	adrp	x9, 437000 <stderr@@GLIBC_2.17+0x2178>
  412af0:	cset	w8, ne  // ne = any
  412af4:	add	x9, x9, #0x78
  412af8:	mov	w0, w19
  412afc:	strb	w8, [x9, x19]
  412b00:	bl	401940 <islower@plt>
  412b04:	cmp	w0, #0x0
  412b08:	sub	w8, w19, #0x30
  412b0c:	cset	w9, ne  // ne = any
  412b10:	cmp	w8, #0xa
  412b14:	cset	w8, cc  // cc = lo, ul, last
  412b18:	mov	w0, w19
  412b1c:	strb	w9, [x22, x19]
  412b20:	strb	w8, [x23, x19]
  412b24:	bl	401a20 <isxdigit@plt>
  412b28:	cmp	w0, #0x0
  412b2c:	cset	w8, ne  // ne = any
  412b30:	mov	w0, w19
  412b34:	strb	w8, [x24, x19]
  412b38:	bl	401960 <isspace@plt>
  412b3c:	cmp	w0, #0x0
  412b40:	cset	w8, ne  // ne = any
  412b44:	mov	w0, w19
  412b48:	strb	w8, [x25, x19]
  412b4c:	bl	401bd0 <ispunct@plt>
  412b50:	cmp	w0, #0x0
  412b54:	cset	w8, ne  // ne = any
  412b58:	mov	w0, w19
  412b5c:	strb	w8, [x26, x19]
  412b60:	bl	4018e0 <isalnum@plt>
  412b64:	cmp	w0, #0x0
  412b68:	cset	w8, ne  // ne = any
  412b6c:	mov	w0, w19
  412b70:	strb	w8, [x27, x19]
  412b74:	bl	401ab0 <isprint@plt>
  412b78:	cmp	w0, #0x0
  412b7c:	cset	w8, ne  // ne = any
  412b80:	mov	w0, w19
  412b84:	strb	w8, [x28, x19]
  412b88:	bl	401a80 <isgraph@plt>
  412b8c:	cmp	w0, #0x0
  412b90:	cset	w8, ne  // ne = any
  412b94:	mov	w0, w19
  412b98:	strb	w8, [x20, x19]
  412b9c:	bl	401be0 <iscntrl@plt>
  412ba0:	cmp	w0, #0x0
  412ba4:	cset	w8, ne  // ne = any
  412ba8:	strb	w8, [x21, x19]
  412bac:	add	x19, x19, #0x1
  412bb0:	cmp	x19, #0x100
  412bb4:	b.ne	412a7c <printf@plt+0x10d9c>  // b.any
  412bb8:	ldp	x20, x19, [sp, #80]
  412bbc:	ldp	x22, x21, [sp, #64]
  412bc0:	ldp	x24, x23, [sp, #48]
  412bc4:	ldp	x26, x25, [sp, #32]
  412bc8:	ldp	x28, x27, [sp, #16]
  412bcc:	ldp	x29, x30, [sp], #96
  412bd0:	ret
  412bd4:	sub	sp, sp, #0x40
  412bd8:	stp	x29, x30, [sp, #16]
  412bdc:	str	x21, [sp, #32]
  412be0:	stp	x20, x19, [sp, #48]
  412be4:	add	x29, sp, #0x10
  412be8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  412bec:	add	x0, x0, #0x420
  412bf0:	bl	401c00 <getenv@plt>
  412bf4:	cbz	x0, 412cec <printf@plt+0x1100c>
  412bf8:	mov	x20, x0
  412bfc:	bl	401b70 <__errno_location@plt>
  412c00:	mov	x19, x0
  412c04:	str	wzr, [x0]
  412c08:	add	x1, x29, #0x18
  412c0c:	mov	w2, #0xa                   	// #10
  412c10:	mov	x0, x20
  412c14:	bl	401980 <strtol@plt>
  412c18:	ldr	w8, [x19]
  412c1c:	mov	x19, x0
  412c20:	cmp	w8, #0x22
  412c24:	b.ne	412c38 <printf@plt+0x10f58>  // b.any
  412c28:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  412c2c:	add	x9, x19, x9
  412c30:	cmp	x9, #0x2
  412c34:	b.cc	412c40 <printf@plt+0x10f60>  // b.lo, b.ul, b.last
  412c38:	cbnz	x19, 412c70 <printf@plt+0x10f90>
  412c3c:	cbz	w8, 412c70 <printf@plt+0x10f90>
  412c40:	mov	w0, w8
  412c44:	bl	4019e0 <strerror@plt>
  412c48:	mov	x1, x0
  412c4c:	mov	x0, sp
  412c50:	bl	412d00 <printf@plt+0x11020>
  412c54:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x2178>
  412c58:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  412c5c:	add	x2, x2, #0xa80
  412c60:	add	x0, x0, #0x432
  412c64:	mov	x1, sp
  412c68:	mov	x3, x2
  412c6c:	bl	412fb8 <printf@plt+0x112d8>
  412c70:	ldr	x21, [x29, #24]
  412c74:	cmp	x21, x20
  412c78:	b.ne	412ca4 <printf@plt+0x10fc4>  // b.any
  412c7c:	mov	x0, sp
  412c80:	mov	x1, x20
  412c84:	bl	412d00 <printf@plt+0x11020>
  412c88:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x2178>
  412c8c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  412c90:	add	x2, x2, #0xa80
  412c94:	add	x0, x0, #0x451
  412c98:	mov	x1, sp
  412c9c:	mov	x3, x2
  412ca0:	bl	412fb8 <printf@plt+0x112d8>
  412ca4:	ldrb	w8, [x21]
  412ca8:	cbz	w8, 412cd4 <printf@plt+0x10ff4>
  412cac:	mov	x0, sp
  412cb0:	mov	x1, x21
  412cb4:	bl	412d00 <printf@plt+0x11020>
  412cb8:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x2178>
  412cbc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  412cc0:	add	x2, x2, #0xa80
  412cc4:	add	x0, x0, #0x479
  412cc8:	mov	x1, sp
  412ccc:	mov	x3, x2
  412cd0:	bl	412fb8 <printf@plt+0x112d8>
  412cd4:	mov	x0, x19
  412cd8:	ldp	x20, x19, [sp, #48]
  412cdc:	ldr	x21, [sp, #32]
  412ce0:	ldp	x29, x30, [sp, #16]
  412ce4:	add	sp, sp, #0x40
  412ce8:	ret
  412cec:	ldp	x20, x19, [sp, #48]
  412cf0:	ldr	x21, [sp, #32]
  412cf4:	ldp	x29, x30, [sp, #16]
  412cf8:	add	sp, sp, #0x40
  412cfc:	b	401b50 <time@plt>
  412d00:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x3f1c>
  412d04:	mov	w8, #0x1                   	// #1
  412d08:	add	x9, x9, #0x4a7
  412d0c:	cmp	x1, #0x0
  412d10:	str	w8, [x0]
  412d14:	csel	x8, x9, x1, eq  // eq = none
  412d18:	str	x8, [x0, #8]
  412d1c:	ret
  412d20:	str	wzr, [x0]
  412d24:	ret
  412d28:	mov	w8, #0x3                   	// #3
  412d2c:	str	w8, [x0]
  412d30:	str	w1, [x0, #8]
  412d34:	ret
  412d38:	mov	w8, #0x4                   	// #4
  412d3c:	str	w8, [x0]
  412d40:	str	w1, [x0, #8]
  412d44:	ret
  412d48:	mov	w8, #0x2                   	// #2
  412d4c:	str	w8, [x0]
  412d50:	strb	w1, [x0, #8]
  412d54:	ret
  412d58:	mov	w8, #0x2                   	// #2
  412d5c:	str	w8, [x0]
  412d60:	strb	w1, [x0, #8]
  412d64:	ret
  412d68:	mov	w8, #0x5                   	// #5
  412d6c:	str	w8, [x0]
  412d70:	str	d0, [x0, #8]
  412d74:	ret
  412d78:	ldr	w8, [x0]
  412d7c:	cmp	w8, #0x0
  412d80:	cset	w0, eq  // eq = none
  412d84:	ret
  412d88:	stp	x29, x30, [sp, #-16]!
  412d8c:	mov	x29, sp
  412d90:	ldr	w8, [x0]
  412d94:	sub	w8, w8, #0x1
  412d98:	cmp	w8, #0x4
  412d9c:	b.hi	412dcc <printf@plt+0x110ec>  // b.pmore
  412da0:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x3f1c>
  412da4:	add	x9, x9, #0x4a2
  412da8:	adr	x10, 412db8 <printf@plt+0x110d8>
  412dac:	ldrb	w11, [x9, x8]
  412db0:	add	x10, x10, x11, lsl #2
  412db4:	br	x10
  412db8:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412dbc:	ldrb	w0, [x0, #8]
  412dc0:	ldr	x1, [x8, #3720]
  412dc4:	ldp	x29, x30, [sp], #16
  412dc8:	b	401930 <putc@plt>
  412dcc:	ldp	x29, x30, [sp], #16
  412dd0:	ret
  412dd4:	ldr	x0, [x0, #8]
  412dd8:	b	412df0 <printf@plt+0x11110>
  412ddc:	ldr	w0, [x0, #8]
  412de0:	bl	41737c <printf@plt+0x1569c>
  412de4:	b	412df0 <printf@plt+0x11110>
  412de8:	ldr	w0, [x0, #8]
  412dec:	bl	417418 <printf@plt+0x15738>
  412df0:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412df4:	ldr	x1, [x8, #3720]
  412df8:	ldp	x29, x30, [sp], #16
  412dfc:	b	4018a0 <fputs@plt>
  412e00:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412e04:	ldr	x8, [x8, #3720]
  412e08:	ldr	d0, [x0, #8]
  412e0c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  412e10:	add	x1, x1, #0x4ae
  412e14:	mov	x0, x8
  412e18:	ldp	x29, x30, [sp], #16
  412e1c:	b	401900 <fprintf@plt>
  412e20:	stp	x29, x30, [sp, #-80]!
  412e24:	str	x25, [sp, #16]
  412e28:	stp	x24, x23, [sp, #32]
  412e2c:	stp	x22, x21, [sp, #48]
  412e30:	stp	x20, x19, [sp, #64]
  412e34:	mov	x29, sp
  412e38:	mov	x19, x3
  412e3c:	mov	x20, x2
  412e40:	mov	x21, x1
  412e44:	mov	x23, x0
  412e48:	cbnz	x0, 412e5c <printf@plt+0x1117c>
  412e4c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  412e50:	add	x1, x1, #0x4b1
  412e54:	mov	w0, #0x62                  	// #98
  412e58:	bl	411fbc <printf@plt+0x102dc>
  412e5c:	adrp	x22, 41c000 <_ZdlPvm@@Base+0x3f1c>
  412e60:	add	x22, x22, #0x4b1
  412e64:	adrp	x24, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  412e68:	mov	x25, x23
  412e6c:	ldrb	w0, [x25], #1
  412e70:	cmp	w0, #0x25
  412e74:	b.eq	412e8c <printf@plt+0x111ac>  // b.none
  412e78:	cbz	w0, 412f38 <printf@plt+0x11258>
  412e7c:	ldr	x1, [x24, #3720]
  412e80:	bl	401930 <putc@plt>
  412e84:	mov	x23, x25
  412e88:	b	412e68 <printf@plt+0x11188>
  412e8c:	ldrb	w8, [x23, #1]
  412e90:	add	x23, x23, #0x2
  412e94:	cmp	w8, #0x31
  412e98:	b.le	412ecc <printf@plt+0x111ec>
  412e9c:	cmp	w8, #0x32
  412ea0:	b.eq	412ef0 <printf@plt+0x11210>  // b.none
  412ea4:	cmp	w8, #0x33
  412ea8:	b.ne	412f18 <printf@plt+0x11238>  // b.any
  412eac:	ldr	w8, [x19]
  412eb0:	cbnz	w8, 412ec0 <printf@plt+0x111e0>
  412eb4:	mov	w0, #0x74                  	// #116
  412eb8:	mov	x1, x22
  412ebc:	bl	411fbc <printf@plt+0x102dc>
  412ec0:	mov	x0, x19
  412ec4:	bl	412d88 <printf@plt+0x110a8>
  412ec8:	b	412e68 <printf@plt+0x11188>
  412ecc:	b.ne	412f10 <printf@plt+0x11230>  // b.any
  412ed0:	ldr	w8, [x21]
  412ed4:	cbnz	w8, 412ee4 <printf@plt+0x11204>
  412ed8:	mov	w0, #0x6c                  	// #108
  412edc:	mov	x1, x22
  412ee0:	bl	411fbc <printf@plt+0x102dc>
  412ee4:	mov	x0, x21
  412ee8:	bl	412d88 <printf@plt+0x110a8>
  412eec:	b	412e68 <printf@plt+0x11188>
  412ef0:	ldr	w8, [x20]
  412ef4:	cbnz	w8, 412f04 <printf@plt+0x11224>
  412ef8:	mov	w0, #0x70                  	// #112
  412efc:	mov	x1, x22
  412f00:	bl	411fbc <printf@plt+0x102dc>
  412f04:	mov	x0, x20
  412f08:	bl	412d88 <printf@plt+0x110a8>
  412f0c:	b	412e68 <printf@plt+0x11188>
  412f10:	cmp	w8, #0x25
  412f14:	b.eq	412f28 <printf@plt+0x11248>  // b.none
  412f18:	mov	w0, #0x78                  	// #120
  412f1c:	mov	x1, x22
  412f20:	bl	411fbc <printf@plt+0x102dc>
  412f24:	b	412e68 <printf@plt+0x11188>
  412f28:	ldr	x1, [x24, #3720]
  412f2c:	mov	w0, #0x25                  	// #37
  412f30:	bl	401ae0 <fputc@plt>
  412f34:	b	412e68 <printf@plt+0x11188>
  412f38:	ldp	x20, x19, [sp, #64]
  412f3c:	ldp	x22, x21, [sp, #48]
  412f40:	ldp	x24, x23, [sp, #32]
  412f44:	ldr	x25, [sp, #16]
  412f48:	ldp	x29, x30, [sp], #80
  412f4c:	ret
  412f50:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  412f54:	adrp	x9, 436000 <stderr@@GLIBC_2.17+0x1178>
  412f58:	adrp	x10, 436000 <stderr@@GLIBC_2.17+0x1178>
  412f5c:	ldr	x8, [x8, #3848]
  412f60:	mov	x6, x2
  412f64:	mov	x5, x1
  412f68:	ldr	x1, [x9, #3856]
  412f6c:	ldr	w2, [x10, #3864]
  412f70:	mov	x7, x3
  412f74:	mov	w3, #0x1                   	// #1
  412f78:	mov	x4, x0
  412f7c:	mov	x0, x8
  412f80:	b	41300c <printf@plt+0x1132c>
  412f84:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  412f88:	adrp	x9, 436000 <stderr@@GLIBC_2.17+0x1178>
  412f8c:	adrp	x10, 436000 <stderr@@GLIBC_2.17+0x1178>
  412f90:	ldr	x8, [x8, #3848]
  412f94:	mov	x6, x2
  412f98:	mov	x5, x1
  412f9c:	ldr	x1, [x9, #3856]
  412fa0:	ldr	w2, [x10, #3864]
  412fa4:	mov	x7, x3
  412fa8:	mov	x4, x0
  412fac:	mov	x0, x8
  412fb0:	mov	w3, wzr
  412fb4:	b	41300c <printf@plt+0x1132c>
  412fb8:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  412fbc:	adrp	x9, 436000 <stderr@@GLIBC_2.17+0x1178>
  412fc0:	adrp	x10, 436000 <stderr@@GLIBC_2.17+0x1178>
  412fc4:	ldr	x8, [x8, #3848]
  412fc8:	mov	x6, x2
  412fcc:	mov	x5, x1
  412fd0:	ldr	x1, [x9, #3856]
  412fd4:	ldr	w2, [x10, #3864]
  412fd8:	mov	x7, x3
  412fdc:	mov	w3, #0x2                   	// #2
  412fe0:	mov	x4, x0
  412fe4:	mov	x0, x8
  412fe8:	b	41300c <printf@plt+0x1132c>
  412fec:	mov	x7, x5
  412ff0:	mov	x6, x4
  412ff4:	mov	x5, x3
  412ff8:	mov	x4, x2
  412ffc:	mov	w2, w1
  413000:	mov	w3, #0x1                   	// #1
  413004:	mov	x1, xzr
  413008:	b	41300c <printf@plt+0x1132c>
  41300c:	stp	x29, x30, [sp, #-96]!
  413010:	str	x27, [sp, #16]
  413014:	stp	x26, x25, [sp, #32]
  413018:	stp	x24, x23, [sp, #48]
  41301c:	stp	x22, x21, [sp, #64]
  413020:	stp	x20, x19, [sp, #80]
  413024:	mov	x29, sp
  413028:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  41302c:	mov	w24, w2
  413030:	ldr	x2, [x8, #3984]
  413034:	mov	x20, x7
  413038:	mov	x21, x6
  41303c:	mov	x22, x5
  413040:	mov	x23, x4
  413044:	mov	w19, w3
  413048:	mov	x25, x1
  41304c:	mov	x26, x0
  413050:	adrp	x27, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  413054:	cbnz	x2, 413064 <printf@plt+0x11384>
  413058:	mov	w8, wzr
  41305c:	cbnz	x26, 41307c <printf@plt+0x1139c>
  413060:	b	4130c0 <printf@plt+0x113e0>
  413064:	ldr	x0, [x27, #3720]
  413068:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  41306c:	add	x1, x1, #0x4ce
  413070:	bl	401900 <fprintf@plt>
  413074:	mov	w8, #0x1                   	// #1
  413078:	cbz	x26, 4130c0 <printf@plt+0x113e0>
  41307c:	tbnz	w24, #31, 4130c0 <printf@plt+0x113e0>
  413080:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  413084:	add	x1, x1, #0x10a
  413088:	mov	x0, x26
  41308c:	bl	401ba0 <strcmp@plt>
  413090:	mov	w8, w0
  413094:	ldr	x0, [x27, #3720]
  413098:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x1f1c>
  41309c:	add	x9, x9, #0xae9
  4130a0:	cmp	w8, #0x0
  4130a4:	csel	x2, x9, x26, eq  // eq = none
  4130a8:	cbnz	x25, 4130c8 <printf@plt+0x113e8>
  4130ac:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4130b0:	add	x1, x1, #0x4de
  4130b4:	mov	w3, w24
  4130b8:	bl	401900 <fprintf@plt>
  4130bc:	b	4130dc <printf@plt+0x113fc>
  4130c0:	cbnz	w8, 4130dc <printf@plt+0x113fc>
  4130c4:	b	4130e8 <printf@plt+0x11408>
  4130c8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4130cc:	add	x1, x1, #0x4d2
  4130d0:	mov	x3, x25
  4130d4:	mov	w4, w24
  4130d8:	bl	401900 <fprintf@plt>
  4130dc:	ldr	x1, [x27, #3720]
  4130e0:	mov	w0, #0x20                  	// #32
  4130e4:	bl	401ae0 <fputc@plt>
  4130e8:	cmp	w19, #0x2
  4130ec:	b.eq	413100 <printf@plt+0x11420>  // b.none
  4130f0:	cbnz	w19, 41311c <printf@plt+0x1143c>
  4130f4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4130f8:	add	x0, x0, #0x4f2
  4130fc:	b	413108 <printf@plt+0x11428>
  413100:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  413104:	add	x0, x0, #0x4e5
  413108:	ldr	x1, [x27, #3720]
  41310c:	bl	4018a0 <fputs@plt>
  413110:	ldr	x1, [x27, #3720]
  413114:	mov	w0, #0x20                  	// #32
  413118:	bl	401ae0 <fputc@plt>
  41311c:	mov	x0, x23
  413120:	mov	x1, x22
  413124:	mov	x2, x21
  413128:	mov	x3, x20
  41312c:	bl	412e20 <printf@plt+0x11140>
  413130:	ldr	x1, [x27, #3720]
  413134:	mov	w0, #0xa                   	// #10
  413138:	bl	401ae0 <fputc@plt>
  41313c:	ldr	x0, [x27, #3720]
  413140:	bl	401b20 <fflush@plt>
  413144:	cmp	w19, #0x2
  413148:	b.ne	413168 <printf@plt+0x11488>  // b.any
  41314c:	ldp	x20, x19, [sp, #80]
  413150:	ldp	x22, x21, [sp, #64]
  413154:	ldp	x24, x23, [sp, #48]
  413158:	ldp	x26, x25, [sp, #32]
  41315c:	ldr	x27, [sp, #16]
  413160:	ldp	x29, x30, [sp], #96
  413164:	b	4131c4 <printf@plt+0x114e4>
  413168:	ldp	x20, x19, [sp, #80]
  41316c:	ldp	x22, x21, [sp, #64]
  413170:	ldp	x24, x23, [sp, #48]
  413174:	ldp	x26, x25, [sp, #32]
  413178:	ldr	x27, [sp, #16]
  41317c:	ldp	x29, x30, [sp], #96
  413180:	ret
  413184:	mov	x7, x5
  413188:	mov	x6, x4
  41318c:	mov	x5, x3
  413190:	mov	x4, x2
  413194:	mov	w2, w1
  413198:	mov	x1, xzr
  41319c:	mov	w3, wzr
  4131a0:	b	41300c <printf@plt+0x1132c>
  4131a4:	mov	x7, x5
  4131a8:	mov	x6, x4
  4131ac:	mov	x5, x3
  4131b0:	mov	x4, x2
  4131b4:	mov	w2, w1
  4131b8:	mov	w3, #0x2                   	// #2
  4131bc:	mov	x1, xzr
  4131c0:	b	41300c <printf@plt+0x1132c>
  4131c4:	stp	x29, x30, [sp, #-16]!
  4131c8:	mov	w0, #0x3                   	// #3
  4131cc:	mov	x29, sp
  4131d0:	bl	401c40 <exit@plt>
  4131d4:	adrp	x8, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4131d8:	ldr	d0, [x8, #3208]
  4131dc:	stp	x1, x2, [x0]
  4131e0:	str	xzr, [x0, #16]
  4131e4:	str	xzr, [x0, #32]
  4131e8:	str	d0, [x0, #24]
  4131ec:	ret
  4131f0:	stp	x29, x30, [sp, #-32]!
  4131f4:	str	x19, [sp, #16]
  4131f8:	mov	x29, sp
  4131fc:	mov	x19, x0
  413200:	ldr	x0, [x0, #32]
  413204:	cbz	x0, 41320c <printf@plt+0x1152c>
  413208:	bl	401b60 <_ZdaPv@plt>
  41320c:	ldr	x0, [x19, #8]
  413210:	bl	401990 <free@plt>
  413214:	ldr	x0, [x19]
  413218:	cbz	x0, 413228 <printf@plt+0x11548>
  41321c:	ldr	x19, [sp, #16]
  413220:	ldp	x29, x30, [sp], #32
  413224:	b	401950 <fclose@plt>
  413228:	ldr	x19, [sp, #16]
  41322c:	ldp	x29, x30, [sp], #32
  413230:	ret
  413234:	sub	sp, sp, #0x70
  413238:	stp	x29, x30, [sp, #16]
  41323c:	stp	x28, x27, [sp, #32]
  413240:	stp	x26, x25, [sp, #48]
  413244:	stp	x24, x23, [sp, #64]
  413248:	stp	x22, x21, [sp, #80]
  41324c:	stp	x20, x19, [sp, #96]
  413250:	add	x29, sp, #0x10
  413254:	ldr	x20, [x0]
  413258:	cbz	x20, 4133c4 <printf@plt+0x116e4>
  41325c:	ldr	x8, [x0, #32]
  413260:	mov	x19, x0
  413264:	cbnz	x8, 41327c <printf@plt+0x1159c>
  413268:	mov	w0, #0x80                  	// #128
  41326c:	mov	w21, #0x80                  	// #128
  413270:	bl	401890 <_Znam@plt>
  413274:	str	x0, [x19, #32]
  413278:	str	w21, [x19, #20]
  41327c:	mov	x0, x20
  413280:	bl	401a90 <getc@plt>
  413284:	cmn	w0, #0x1
  413288:	b.eq	4133c4 <printf@plt+0x116e4>  // b.none
  41328c:	adrp	x26, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  413290:	adrp	x21, 437000 <stderr@@GLIBC_2.17+0x2178>
  413294:	adrp	x27, 437000 <stderr@@GLIBC_2.17+0x2178>
  413298:	mov	w22, w0
  41329c:	mov	w20, wzr
  4132a0:	add	x26, x26, #0xd60
  4132a4:	add	x21, x21, #0xa80
  4132a8:	add	x27, x27, #0x478
  4132ac:	tbnz	w22, #31, 4132f4 <printf@plt+0x11614>
  4132b0:	ldrb	w8, [x26, w22, uxtw]
  4132b4:	cbz	w8, 4132f4 <printf@plt+0x11614>
  4132b8:	mov	x0, sp
  4132bc:	mov	w1, w22
  4132c0:	bl	412d28 <printf@plt+0x11048>
  4132c4:	ldr	w8, [x19, #28]
  4132c8:	cbnz	w8, 4132ec <printf@plt+0x1160c>
  4132cc:	ldr	x0, [x19, #8]
  4132d0:	ldr	w1, [x19, #16]
  4132d4:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4132d8:	mov	x3, sp
  4132dc:	add	x2, x2, #0x530
  4132e0:	mov	x4, x21
  4132e4:	mov	x5, x21
  4132e8:	bl	412fec <printf@plt+0x1130c>
  4132ec:	mov	w28, w20
  4132f0:	b	413350 <printf@plt+0x11670>
  4132f4:	ldrsw	x24, [x19, #20]
  4132f8:	add	w28, w20, #0x1
  4132fc:	cmp	w28, w24
  413300:	b.lt	41333c <printf@plt+0x1165c>  // b.tstop
  413304:	ldr	x25, [x19, #32]
  413308:	lsl	x23, x24, #1
  41330c:	mov	x0, x23
  413310:	bl	401890 <_Znam@plt>
  413314:	mov	x1, x25
  413318:	mov	x2, x24
  41331c:	str	x0, [x19, #32]
  413320:	bl	4018b0 <memcpy@plt>
  413324:	cbz	x25, 413338 <printf@plt+0x11658>
  413328:	mov	x0, x25
  41332c:	bl	401b60 <_ZdaPv@plt>
  413330:	ldr	w8, [x19, #20]
  413334:	lsl	w23, w8, #1
  413338:	str	w23, [x19, #20]
  41333c:	ldr	x8, [x19, #32]
  413340:	cmp	w22, #0xa
  413344:	strb	w22, [x8, w20, sxtw]
  413348:	mov	w20, w28
  41334c:	b.eq	413364 <printf@plt+0x11684>  // b.none
  413350:	ldr	x0, [x19]
  413354:	bl	401a90 <getc@plt>
  413358:	mov	w22, w0
  41335c:	cmn	w0, #0x1
  413360:	b.ne	4132ac <printf@plt+0x115cc>  // b.any
  413364:	cbz	w28, 4133c4 <printf@plt+0x116e4>
  413368:	ldr	x8, [x19, #32]
  41336c:	strb	wzr, [x8, w28, sxtw]
  413370:	ldr	w8, [x19, #16]
  413374:	ldr	x9, [x19, #32]
  413378:	add	w8, w8, #0x1
  41337c:	str	w8, [x19, #16]
  413380:	ldrb	w8, [x9], #1
  413384:	ldrb	w10, [x27, x8]
  413388:	cbnz	w10, 413380 <printf@plt+0x116a0>
  41338c:	cbz	w8, 4133a4 <printf@plt+0x116c4>
  413390:	cmp	w8, #0x23
  413394:	mov	w0, #0x1                   	// #1
  413398:	b.ne	4133c8 <printf@plt+0x116e8>  // b.any
  41339c:	ldr	w8, [x19, #24]
  4133a0:	cbz	w8, 4133c8 <printf@plt+0x116e8>
  4133a4:	ldr	x0, [x19]
  4133a8:	bl	401a90 <getc@plt>
  4133ac:	mov	w22, w0
  4133b0:	mov	w20, wzr
  4133b4:	cmn	w0, #0x1
  4133b8:	mov	w0, wzr
  4133bc:	b.ne	4132ac <printf@plt+0x115cc>  // b.any
  4133c0:	b	4133c8 <printf@plt+0x116e8>
  4133c4:	mov	w0, wzr
  4133c8:	ldp	x20, x19, [sp, #96]
  4133cc:	ldp	x22, x21, [sp, #80]
  4133d0:	ldp	x24, x23, [sp, #64]
  4133d4:	ldp	x26, x25, [sp, #48]
  4133d8:	ldp	x28, x27, [sp, #32]
  4133dc:	ldp	x29, x30, [sp, #16]
  4133e0:	add	sp, sp, #0x70
  4133e4:	ret
  4133e8:	ldr	w8, [x0, #28]
  4133ec:	cbz	w8, 4133f4 <printf@plt+0x11714>
  4133f0:	ret
  4133f4:	ldr	x8, [x0, #8]
  4133f8:	mov	x5, x4
  4133fc:	mov	x4, x3
  413400:	mov	x3, x2
  413404:	mov	x2, x1
  413408:	ldr	w1, [x0, #16]
  41340c:	mov	x0, x8
  413410:	b	412fec <printf@plt+0x1130c>
  413414:	sub	sp, sp, #0x30
  413418:	stp	x29, x30, [sp, #16]
  41341c:	str	x19, [sp, #32]
  413420:	add	x29, sp, #0x10
  413424:	bl	417f30 <printf@plt+0x16250>
  413428:	cbz	x0, 413528 <printf@plt+0x11848>
  41342c:	ldrb	w8, [x0]
  413430:	mov	x19, x0
  413434:	cmp	w8, #0x63
  413438:	b.ne	4134cc <printf@plt+0x117ec>  // b.any
  41343c:	ldrb	w8, [x19, #1]
  413440:	cmp	w8, #0x68
  413444:	b.ne	4134cc <printf@plt+0x117ec>  // b.any
  413448:	ldrb	w8, [x19, #2]
  41344c:	cmp	w8, #0x61
  413450:	b.ne	4134cc <printf@plt+0x117ec>  // b.any
  413454:	ldrb	w8, [x19, #3]
  413458:	cmp	w8, #0x72
  41345c:	b.ne	4134cc <printf@plt+0x117ec>  // b.any
  413460:	ldrb	w9, [x19, #4]
  413464:	sub	w0, w9, #0x30
  413468:	cmp	w0, #0x9
  41346c:	b.hi	4134cc <printf@plt+0x117ec>  // b.pmore
  413470:	ldrb	w8, [x19, #5]
  413474:	cbz	w8, 41352c <printf@plt+0x1184c>
  413478:	cmp	w9, #0x31
  41347c:	b.cc	4134cc <printf@plt+0x117ec>  // b.lo, b.ul, b.last
  413480:	sub	w9, w8, #0x30
  413484:	and	w9, w9, #0xff
  413488:	cmp	w9, #0x9
  41348c:	b.hi	4134cc <printf@plt+0x117ec>  // b.pmore
  413490:	ldrb	w9, [x19, #6]
  413494:	mov	w10, #0xa                   	// #10
  413498:	madd	w8, w0, w10, w8
  41349c:	sub	w0, w8, #0x30
  4134a0:	cbz	w9, 41352c <printf@plt+0x1184c>
  4134a4:	sub	w8, w9, #0x30
  4134a8:	cmp	w8, #0x9
  4134ac:	b.hi	4134cc <printf@plt+0x117ec>  // b.pmore
  4134b0:	mov	w8, #0xa                   	// #10
  4134b4:	madd	w8, w0, w8, w9
  4134b8:	sub	w0, w8, #0x30
  4134bc:	cmp	w0, #0x7f
  4134c0:	b.gt	4134cc <printf@plt+0x117ec>
  4134c4:	ldrb	w8, [x19, #7]
  4134c8:	cbz	w8, 41352c <printf@plt+0x1184c>
  4134cc:	mov	x0, x19
  4134d0:	bl	419d28 <_ZdlPvm@@Base+0x1c44>
  4134d4:	cbz	x0, 4134ec <printf@plt+0x1180c>
  4134d8:	add	x0, x19, #0x1
  4134dc:	add	x1, x29, #0x18
  4134e0:	mov	w2, #0x10                  	// #16
  4134e4:	bl	401980 <strtol@plt>
  4134e8:	b	41352c <printf@plt+0x1184c>
  4134ec:	mov	w8, #0x5c                  	// #92
  4134f0:	sturb	wzr, [x29, #-2]
  4134f4:	sturh	w8, [x29, #-4]
  4134f8:	ldrb	w8, [x19, #1]
  4134fc:	cbnz	w8, 41350c <printf@plt+0x1182c>
  413500:	ldrb	w8, [x19]
  413504:	sub	x19, x29, #0x4
  413508:	sturb	w8, [x29, #-3]
  41350c:	mov	x0, x19
  413510:	bl	417354 <printf@plt+0x15674>
  413514:	cbz	x0, 413528 <printf@plt+0x11848>
  413518:	mov	w1, #0x5f                  	// #95
  41351c:	mov	x19, x0
  413520:	bl	4019b0 <strchr@plt>
  413524:	cbz	x0, 41353c <printf@plt+0x1185c>
  413528:	mov	w0, #0xffffffff            	// #-1
  41352c:	ldr	x19, [sp, #32]
  413530:	ldp	x29, x30, [sp, #16]
  413534:	add	sp, sp, #0x30
  413538:	ret
  41353c:	add	x1, x29, #0x18
  413540:	mov	w2, #0x10                  	// #16
  413544:	mov	x0, x19
  413548:	b	4134e4 <printf@plt+0x11804>
  41354c:	stp	x29, x30, [sp, #-32]!
  413550:	stp	x20, x19, [sp, #16]
  413554:	mov	x29, sp
  413558:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x3f1c>
  41355c:	add	x8, x8, #0xb70
  413560:	mov	x20, x0
  413564:	str	wzr, [x0, #8]
  413568:	str	xzr, [x0, #64]
  41356c:	str	wzr, [x0, #72]
  413570:	stp	xzr, xzr, [x0, #16]
  413574:	stp	xzr, xzr, [x0, #88]
  413578:	str	x8, [x0]
  41357c:	str	xzr, [x0, #80]
  413580:	mov	x0, x1
  413584:	mov	x19, x1
  413588:	bl	4018f0 <strlen@plt>
  41358c:	add	x0, x0, #0x1
  413590:	bl	401890 <_Znam@plt>
  413594:	mov	x1, x19
  413598:	str	x0, [x20, #32]
  41359c:	bl	4019f0 <strcpy@plt>
  4135a0:	stp	xzr, xzr, [x20, #40]
  4135a4:	str	wzr, [x20, #56]
  4135a8:	ldp	x20, x19, [sp, #16]
  4135ac:	ldp	x29, x30, [sp], #32
  4135b0:	ret
  4135b4:	stp	x29, x30, [sp, #-48]!
  4135b8:	stp	x20, x19, [sp, #32]
  4135bc:	ldr	w9, [x0, #88]
  4135c0:	mov	x19, x0
  4135c4:	ldr	x0, [x0, #80]
  4135c8:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4135cc:	add	x8, x8, #0xb70
  4135d0:	cmp	w9, #0x1
  4135d4:	str	x21, [sp, #16]
  4135d8:	mov	x29, sp
  4135dc:	str	x8, [x19]
  4135e0:	b.lt	413614 <printf@plt+0x11934>  // b.tstop
  4135e4:	mov	x20, xzr
  4135e8:	mov	w21, #0x20                  	// #32
  4135ec:	ldr	x8, [x0, x21]
  4135f0:	cbz	x8, 413604 <printf@plt+0x11924>
  4135f4:	mov	x0, x8
  4135f8:	bl	401b60 <_ZdaPv@plt>
  4135fc:	ldr	w9, [x19, #88]
  413600:	ldr	x0, [x19, #80]
  413604:	add	x20, x20, #0x1
  413608:	cmp	x20, w9, sxtw
  41360c:	add	x21, x21, #0x28
  413610:	b.lt	4135ec <printf@plt+0x1190c>  // b.tstop
  413614:	cbz	x0, 41361c <printf@plt+0x1193c>
  413618:	bl	401b60 <_ZdaPv@plt>
  41361c:	ldr	x0, [x19, #64]
  413620:	cbz	x0, 413628 <printf@plt+0x11948>
  413624:	bl	401b60 <_ZdaPv@plt>
  413628:	ldr	x0, [x19, #16]
  41362c:	cbz	x0, 413668 <printf@plt+0x11988>
  413630:	mov	x20, xzr
  413634:	ldr	x8, [x0, x20, lsl #3]
  413638:	cbz	x8, 413654 <printf@plt+0x11974>
  41363c:	ldr	x21, [x8, #24]
  413640:	mov	x0, x8
  413644:	bl	4180d8 <_ZdlPv@@Base>
  413648:	mov	x8, x21
  41364c:	cbnz	x21, 41363c <printf@plt+0x1195c>
  413650:	ldr	x0, [x19, #16]
  413654:	add	x20, x20, #0x1
  413658:	cmp	x20, #0x1f7
  41365c:	b.ne	413634 <printf@plt+0x11954>  // b.any
  413660:	cbz	x0, 413668 <printf@plt+0x11988>
  413664:	bl	401b60 <_ZdaPv@plt>
  413668:	ldr	x0, [x19, #32]
  41366c:	cbz	x0, 413674 <printf@plt+0x11994>
  413670:	bl	401b60 <_ZdaPv@plt>
  413674:	ldr	x0, [x19, #40]
  413678:	cbz	x0, 4136a0 <printf@plt+0x119c0>
  41367c:	bl	401b60 <_ZdaPv@plt>
  413680:	b	4136a0 <printf@plt+0x119c0>
  413684:	ldr	x8, [x20]
  413688:	str	x8, [x19, #96]
  41368c:	ldr	x0, [x20, #16]
  413690:	cbz	x0, 413698 <printf@plt+0x119b8>
  413694:	bl	401b60 <_ZdaPv@plt>
  413698:	mov	x0, x20
  41369c:	bl	4180d8 <_ZdlPv@@Base>
  4136a0:	ldr	x20, [x19, #96]
  4136a4:	cbnz	x20, 413684 <printf@plt+0x119a4>
  4136a8:	ldp	x20, x19, [sp, #32]
  4136ac:	ldr	x21, [sp, #16]
  4136b0:	ldp	x29, x30, [sp], #48
  4136b4:	ret
  4136b8:	stp	x29, x30, [sp, #-32]!
  4136bc:	str	x19, [sp, #16]
  4136c0:	mov	x29, sp
  4136c4:	mov	x19, x0
  4136c8:	bl	4135b4 <printf@plt+0x118d4>
  4136cc:	mov	x0, x19
  4136d0:	ldr	x19, [sp, #16]
  4136d4:	ldp	x29, x30, [sp], #32
  4136d8:	b	4180d8 <_ZdlPv@@Base>
  4136dc:	stp	x29, x30, [sp, #-16]!
  4136e0:	mov	x29, sp
  4136e4:	and	w8, w1, #0xff
  4136e8:	cmp	w8, #0x68
  4136ec:	b.gt	41370c <printf@plt+0x11a2c>
  4136f0:	cmp	w8, #0x50
  4136f4:	b.eq	413740 <printf@plt+0x11a60>  // b.none
  4136f8:	cmp	w8, #0x63
  4136fc:	b.ne	413728 <printf@plt+0x11a48>  // b.any
  413700:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x3f1c>
  413704:	ldr	d0, [x8, #1280]
  413708:	b	41374c <printf@plt+0x11a6c>
  41370c:	cmp	w8, #0x69
  413710:	b.eq	413748 <printf@plt+0x11a68>  // b.none
  413714:	cmp	w8, #0x70
  413718:	b.ne	413728 <printf@plt+0x11a48>  // b.any
  41371c:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  413720:	fmov	d0, x8
  413724:	b	41374c <printf@plt+0x11a6c>
  413728:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  41372c:	add	x1, x1, #0x552
  413730:	mov	w0, #0x11f                 	// #287
  413734:	bl	411fbc <printf@plt+0x102dc>
  413738:	mov	w0, wzr
  41373c:	b	41375c <printf@plt+0x11a7c>
  413740:	fmov	d0, #6.000000000000000000e+00
  413744:	b	41374c <printf@plt+0x11a6c>
  413748:	fmov	d0, #1.000000000000000000e+00
  41374c:	ldr	d1, [x0]
  413750:	fdiv	d0, d1, d0
  413754:	str	d0, [x0]
  413758:	mov	w0, #0x1                   	// #1
  41375c:	ldp	x29, x30, [sp], #16
  413760:	ret
  413764:	str	d8, [sp, #-48]!
  413768:	stp	x29, x30, [sp, #16]
  41376c:	stp	x20, x19, [sp, #32]
  413770:	mov	x29, sp
  413774:	mov	w19, w3
  413778:	mov	x20, x0
  41377c:	bl	4137cc <printf@plt+0x11aec>
  413780:	ldr	d0, [x20, #48]
  413784:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x3f1c>
  413788:	ldr	d1, [x8, #1288]
  41378c:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x3f1c>
  413790:	ldr	d2, [x8, #1296]
  413794:	scvtf	d3, w19
  413798:	fadd	d0, d0, d3
  41379c:	fmul	d0, d0, d1
  4137a0:	fdiv	d0, d0, d2
  4137a4:	scvtf	d8, w0
  4137a8:	bl	401c30 <tan@plt>
  4137ac:	ldp	x20, x19, [sp, #32]
  4137b0:	ldp	x29, x30, [sp, #16]
  4137b4:	fmul	d0, d0, d8
  4137b8:	fmov	d1, #5.000000000000000000e-01
  4137bc:	fadd	d0, d0, d1
  4137c0:	fcvtzs	w0, d0
  4137c4:	ldr	d8, [sp], #48
  4137c8:	ret
  4137cc:	stp	x29, x30, [sp, #-48]!
  4137d0:	str	x21, [sp, #16]
  4137d4:	stp	x20, x19, [sp, #32]
  4137d8:	mov	x29, sp
  4137dc:	ldrsw	x21, [x1]
  4137e0:	mov	w19, w2
  4137e4:	mov	x20, x0
  4137e8:	tbz	w21, #31, 4137fc <printf@plt+0x11b1c>
  4137ec:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4137f0:	add	x1, x1, #0x552
  4137f4:	mov	w0, #0x190                 	// #400
  4137f8:	bl	411fbc <printf@plt+0x102dc>
  4137fc:	ldr	w8, [x20, #72]
  413800:	cmp	w21, w8
  413804:	b.ge	413848 <printf@plt+0x11b68>  // b.tcont
  413808:	ldr	x8, [x20, #64]
  41380c:	ldr	w8, [x8, x21, lsl #2]
  413810:	tbnz	w8, #31, 413848 <printf@plt+0x11b68>
  413814:	ldr	x9, [x20, #80]
  413818:	mov	w10, #0x28                  	// #40
  41381c:	adrp	x11, 437000 <stderr@@GLIBC_2.17+0x2178>
  413820:	ldr	w3, [x20, #56]
  413824:	madd	x8, x8, x10, x9
  413828:	ldr	w0, [x8, #12]
  41382c:	ldr	w2, [x11, #2732]
  413830:	cbz	w3, 413868 <printf@plt+0x11b88>
  413834:	mov	w1, w19
  413838:	ldp	x20, x19, [sp, #32]
  41383c:	ldr	x21, [sp, #16]
  413840:	ldp	x29, x30, [sp], #48
  413844:	b	415510 <printf@plt+0x13830>
  413848:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  41384c:	ldr	w8, [x8, #2776]
  413850:	cbz	w8, 413884 <printf@plt+0x11ba4>
  413854:	mov	w0, wzr
  413858:	ldp	x20, x19, [sp, #32]
  41385c:	ldr	x21, [sp, #16]
  413860:	ldp	x29, x30, [sp], #48
  413864:	ret
  413868:	cmp	w2, w19
  41386c:	b.eq	413858 <printf@plt+0x11b78>  // b.none
  413870:	mov	w1, w19
  413874:	ldp	x20, x19, [sp, #32]
  413878:	ldr	x21, [sp, #16]
  41387c:	ldp	x29, x30, [sp], #48
  413880:	b	4155b4 <printf@plt+0x138d4>
  413884:	bl	401bf0 <abort@plt>
  413888:	stp	x29, x30, [sp, #-48]!
  41388c:	str	x21, [sp, #16]
  413890:	stp	x20, x19, [sp, #32]
  413894:	mov	x29, sp
  413898:	ldrsw	x21, [x1]
  41389c:	mov	x19, x1
  4138a0:	mov	x20, x0
  4138a4:	tbz	w21, #31, 4138b8 <printf@plt+0x11bd8>
  4138a8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4138ac:	add	x1, x1, #0x552
  4138b0:	mov	w0, #0x132                 	// #306
  4138b4:	bl	411fbc <printf@plt+0x102dc>
  4138b8:	ldr	w8, [x20, #72]
  4138bc:	cmp	w21, w8
  4138c0:	b.ge	4138d0 <printf@plt+0x11bf0>  // b.tcont
  4138c4:	ldr	x8, [x20, #64]
  4138c8:	ldr	w8, [x8, x21, lsl #2]
  4138cc:	tbz	w8, #31, 4138f0 <printf@plt+0x11c10>
  4138d0:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  4138d4:	ldr	w8, [x8, #2776]
  4138d8:	cbz	w8, 4138f8 <printf@plt+0x11c18>
  4138dc:	mov	x0, x19
  4138e0:	bl	413414 <printf@plt+0x11734>
  4138e4:	tbz	w0, #31, 4138f0 <printf@plt+0x11c10>
  4138e8:	ldr	w8, [x19, #4]
  4138ec:	tbnz	w8, #31, 4138f8 <printf@plt+0x11c18>
  4138f0:	mov	w0, #0x1                   	// #1
  4138f4:	b	4138fc <printf@plt+0x11c1c>
  4138f8:	mov	w0, wzr
  4138fc:	ldp	x20, x19, [sp, #32]
  413900:	ldr	x21, [sp, #16]
  413904:	ldp	x29, x30, [sp], #48
  413908:	ret
  41390c:	ldr	w0, [x0, #28]
  413910:	ret
  413914:	stp	x29, x30, [sp, #-32]!
  413918:	stp	x20, x19, [sp, #16]
  41391c:	mov	x29, sp
  413920:	mov	w19, w2
  413924:	sxtw	x8, w19
  413928:	sbfiz	x9, x19, #2, #32
  41392c:	cmp	xzr, x8, lsr #62
  413930:	mov	x20, x0
  413934:	str	x3, [x0]
  413938:	str	w1, [x0, #8]
  41393c:	csinv	x0, x9, xzr, eq  // eq = none
  413940:	bl	401890 <_Znam@plt>
  413944:	cmp	w19, #0x1
  413948:	str	x0, [x20, #16]
  41394c:	b.lt	413960 <printf@plt+0x11c80>  // b.tstop
  413950:	mov	w8, w19
  413954:	lsl	x2, x8, #2
  413958:	mov	w1, #0xff                  	// #255
  41395c:	bl	4019a0 <memset@plt>
  413960:	ldp	x20, x19, [sp, #16]
  413964:	ldp	x29, x30, [sp], #32
  413968:	ret
  41396c:	ldr	x0, [x0, #16]
  413970:	cbz	x0, 413978 <printf@plt+0x11c98>
  413974:	b	401b60 <_ZdaPv@plt>
  413978:	ret
  41397c:	stp	x29, x30, [sp, #-96]!
  413980:	str	x27, [sp, #16]
  413984:	stp	x26, x25, [sp, #32]
  413988:	stp	x24, x23, [sp, #48]
  41398c:	stp	x22, x21, [sp, #64]
  413990:	stp	x20, x19, [sp, #80]
  413994:	mov	x29, sp
  413998:	ldrsw	x23, [x1]
  41399c:	mov	w19, w2
  4139a0:	mov	x22, x1
  4139a4:	mov	x20, x0
  4139a8:	tbz	w23, #31, 4139bc <printf@plt+0x11cdc>
  4139ac:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4139b0:	add	x1, x1, #0x552
  4139b4:	mov	w0, #0x158                 	// #344
  4139b8:	bl	411fbc <printf@plt+0x102dc>
  4139bc:	ldr	w21, [x20, #56]
  4139c0:	mov	w25, w19
  4139c4:	cbz	w21, 413a24 <printf@plt+0x11d44>
  4139c8:	mov	w8, #0xfe0b                	// #65035
  4139cc:	movk	w8, #0x7fff, lsl #16
  4139d0:	sdiv	w8, w8, w21
  4139d4:	cmp	w8, w19
  4139d8:	b.ge	413a04 <printf@plt+0x11d24>  // b.tcont
  4139dc:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4139e0:	ldr	d0, [x8, #1304]
  4139e4:	scvtf	d1, w19
  4139e8:	scvtf	d2, w21
  4139ec:	fmul	d1, d1, d2
  4139f0:	fdiv	d0, d1, d0
  4139f4:	fmov	d1, #5.000000000000000000e-01
  4139f8:	fadd	d0, d0, d1
  4139fc:	fcvtzs	w25, d0
  413a00:	b	413a24 <printf@plt+0x11d44>
  413a04:	mul	w8, w21, w19
  413a08:	mov	w9, #0x4dd3                	// #19923
  413a0c:	movk	w9, #0x1062, lsl #16
  413a10:	add	w8, w8, #0x1f4
  413a14:	smull	x8, w8, w9
  413a18:	lsr	x9, x8, #63
  413a1c:	asr	x8, x8, #38
  413a20:	add	w25, w8, w9
  413a24:	ldr	w8, [x20, #72]
  413a28:	cmp	w23, w8
  413a2c:	b.ge	413a74 <printf@plt+0x11d94>  // b.tcont
  413a30:	ldr	x8, [x20, #64]
  413a34:	ldr	w24, [x8, x23, lsl #2]
  413a38:	tbnz	w24, #31, 413a74 <printf@plt+0x11d94>
  413a3c:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  413a40:	ldr	w22, [x8, #2732]
  413a44:	cmp	w25, w22
  413a48:	b.eq	413ae8 <printf@plt+0x11e08>  // b.none
  413a4c:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  413a50:	ldr	w8, [x8, #2768]
  413a54:	cbnz	w8, 413ae8 <printf@plt+0x11e08>
  413a58:	ldr	x26, [x20, #96]
  413a5c:	cbz	x26, 413b24 <printf@plt+0x11e44>
  413a60:	ldr	w8, [x26, #8]
  413a64:	cmp	w8, w25
  413a68:	b.ne	413b54 <printf@plt+0x11e74>  // b.any
  413a6c:	mov	x23, x26
  413a70:	b	413bcc <printf@plt+0x11eec>
  413a74:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  413a78:	ldr	w8, [x8, #2776]
  413a7c:	cbz	w8, 413c38 <printf@plt+0x11f58>
  413a80:	mov	x0, x20
  413a84:	mov	x1, x22
  413a88:	bl	413c54 <printf@plt+0x11f74>
  413a8c:	bl	401b80 <wcwidth@plt>
  413a90:	adrp	x9, 437000 <stderr@@GLIBC_2.17+0x2178>
  413a94:	ldr	w2, [x9, #2732]
  413a98:	add	w8, w0, w0, lsl #1
  413a9c:	lsl	w8, w8, #3
  413aa0:	cmp	w0, #0x1
  413aa4:	mov	w9, #0x18                  	// #24
  413aa8:	csel	w0, w8, w9, gt
  413aac:	cmp	w25, w2
  413ab0:	b.eq	413c1c <printf@plt+0x11f3c>  // b.none
  413ab4:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  413ab8:	ldr	w8, [x8, #2768]
  413abc:	cbnz	w8, 413c1c <printf@plt+0x11f3c>
  413ac0:	ldr	w3, [x20, #56]
  413ac4:	cbz	w3, 413afc <printf@plt+0x11e1c>
  413ac8:	mov	w1, w19
  413acc:	ldp	x20, x19, [sp, #80]
  413ad0:	ldp	x22, x21, [sp, #64]
  413ad4:	ldp	x24, x23, [sp, #48]
  413ad8:	ldp	x26, x25, [sp, #32]
  413adc:	ldr	x27, [sp, #16]
  413ae0:	ldp	x29, x30, [sp], #96
  413ae4:	b	415510 <printf@plt+0x13830>
  413ae8:	ldr	x8, [x20, #80]
  413aec:	mov	w9, #0x28                  	// #40
  413af0:	madd	x8, x24, x9, x8
  413af4:	ldr	w0, [x8, #8]
  413af8:	b	413c1c <printf@plt+0x11f3c>
  413afc:	cmp	w2, w19
  413b00:	b.eq	413c1c <printf@plt+0x11f3c>  // b.none
  413b04:	mov	w1, w19
  413b08:	ldp	x20, x19, [sp, #80]
  413b0c:	ldp	x22, x21, [sp, #64]
  413b10:	ldp	x24, x23, [sp, #48]
  413b14:	ldp	x26, x25, [sp, #32]
  413b18:	ldr	x27, [sp, #16]
  413b1c:	ldp	x29, x30, [sp], #96
  413b20:	b	4155b4 <printf@plt+0x138d4>
  413b24:	mov	w0, #0x18                  	// #24
  413b28:	bl	418034 <_Znwm@@Base>
  413b2c:	ldrsw	x26, [x20, #92]
  413b30:	mov	x23, x0
  413b34:	str	xzr, [x0]
  413b38:	str	w25, [x0, #8]
  413b3c:	lsl	x8, x26, #2
  413b40:	cmp	xzr, x26, lsr #62
  413b44:	csinv	x0, x8, xzr, eq  // eq = none
  413b48:	bl	401890 <_Znam@plt>
  413b4c:	and	x8, x26, #0xffffffff
  413b50:	b	413bb0 <printf@plt+0x11ed0>
  413b54:	mov	x23, x26
  413b58:	mov	x8, x23
  413b5c:	ldr	x23, [x23]
  413b60:	cbz	x23, 413b84 <printf@plt+0x11ea4>
  413b64:	ldr	w9, [x23, #8]
  413b68:	cmp	w9, w25
  413b6c:	b.ne	413b58 <printf@plt+0x11e78>  // b.any
  413b70:	ldr	x9, [x23]
  413b74:	str	x9, [x8]
  413b78:	ldr	x8, [x20, #96]
  413b7c:	str	x8, [x23]
  413b80:	b	413bc8 <printf@plt+0x11ee8>
  413b84:	mov	w0, #0x18                  	// #24
  413b88:	bl	418034 <_Znwm@@Base>
  413b8c:	ldrsw	x27, [x20, #92]
  413b90:	mov	x23, x0
  413b94:	str	x26, [x0]
  413b98:	str	w25, [x0, #8]
  413b9c:	lsl	x8, x27, #2
  413ba0:	cmp	xzr, x27, lsr #62
  413ba4:	csinv	x0, x8, xzr, eq  // eq = none
  413ba8:	bl	401890 <_Znam@plt>
  413bac:	and	x8, x27, #0xffffffff
  413bb0:	cmp	w8, #0x1
  413bb4:	str	x0, [x23, #16]
  413bb8:	b.lt	413bc8 <printf@plt+0x11ee8>  // b.tstop
  413bbc:	lsl	x2, x8, #2
  413bc0:	mov	w1, #0xff                  	// #255
  413bc4:	bl	4019a0 <memset@plt>
  413bc8:	str	x23, [x20, #96]
  413bcc:	ldr	x23, [x23, #16]
  413bd0:	ldr	w0, [x23, w24, sxtw #2]
  413bd4:	tbz	w0, #31, 413c1c <printf@plt+0x11f3c>
  413bd8:	ldr	x8, [x20, #80]
  413bdc:	sxtw	x20, w24
  413be0:	mov	w9, #0x28                  	// #40
  413be4:	madd	x8, x20, x9, x8
  413be8:	ldr	w0, [x8, #8]
  413bec:	cbz	w21, 413c04 <printf@plt+0x11f24>
  413bf0:	mov	w1, w19
  413bf4:	mov	w2, w22
  413bf8:	mov	w3, w21
  413bfc:	bl	415510 <printf@plt+0x13830>
  413c00:	b	413c18 <printf@plt+0x11f38>
  413c04:	cmp	w22, w19
  413c08:	b.eq	413c18 <printf@plt+0x11f38>  // b.none
  413c0c:	mov	w1, w19
  413c10:	mov	w2, w22
  413c14:	bl	4155b4 <printf@plt+0x138d4>
  413c18:	str	w0, [x23, x20, lsl #2]
  413c1c:	ldp	x20, x19, [sp, #80]
  413c20:	ldp	x22, x21, [sp, #64]
  413c24:	ldp	x24, x23, [sp, #48]
  413c28:	ldp	x26, x25, [sp, #32]
  413c2c:	ldr	x27, [sp, #16]
  413c30:	ldp	x29, x30, [sp], #96
  413c34:	ret
  413c38:	bl	401bf0 <abort@plt>
  413c3c:	b	413c40 <printf@plt+0x11f60>
  413c40:	mov	x19, x0
  413c44:	mov	x0, x23
  413c48:	bl	4180d8 <_ZdlPv@@Base>
  413c4c:	mov	x0, x19
  413c50:	bl	401c50 <_Unwind_Resume@plt>
  413c54:	stp	x29, x30, [sp, #-48]!
  413c58:	str	x21, [sp, #16]
  413c5c:	stp	x20, x19, [sp, #32]
  413c60:	mov	x29, sp
  413c64:	ldrsw	x21, [x1]
  413c68:	mov	x19, x1
  413c6c:	mov	x20, x0
  413c70:	tbz	w21, #31, 413c84 <printf@plt+0x11fa4>
  413c74:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  413c78:	add	x1, x1, #0x552
  413c7c:	mov	w0, #0x224                 	// #548
  413c80:	bl	411fbc <printf@plt+0x102dc>
  413c84:	ldr	w8, [x20, #72]
  413c88:	cmp	w21, w8
  413c8c:	b.ge	413cb0 <printf@plt+0x11fd0>  // b.tcont
  413c90:	ldr	x8, [x20, #64]
  413c94:	ldr	w8, [x8, x21, lsl #2]
  413c98:	tbnz	w8, #31, 413cb0 <printf@plt+0x11fd0>
  413c9c:	ldr	x9, [x20, #80]
  413ca0:	mov	w10, #0x28                  	// #40
  413ca4:	madd	x8, x8, x10, x9
  413ca8:	ldr	w0, [x8, #4]
  413cac:	b	413cd0 <printf@plt+0x11ff0>
  413cb0:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  413cb4:	ldr	w8, [x8, #2776]
  413cb8:	cbz	w8, 413ce0 <printf@plt+0x12000>
  413cbc:	mov	x0, x19
  413cc0:	bl	413414 <printf@plt+0x11734>
  413cc4:	tbz	w0, #31, 413cd0 <printf@plt+0x11ff0>
  413cc8:	ldr	w0, [x19, #4]
  413ccc:	tbnz	w0, #31, 413ce0 <printf@plt+0x12000>
  413cd0:	ldp	x20, x19, [sp, #32]
  413cd4:	ldr	x21, [sp, #16]
  413cd8:	ldp	x29, x30, [sp], #48
  413cdc:	ret
  413ce0:	bl	401bf0 <abort@plt>
  413ce4:	stp	x29, x30, [sp, #-48]!
  413ce8:	str	x21, [sp, #16]
  413cec:	stp	x20, x19, [sp, #32]
  413cf0:	mov	x29, sp
  413cf4:	ldrsw	x21, [x1]
  413cf8:	mov	w19, w2
  413cfc:	mov	x20, x0
  413d00:	tbz	w21, #31, 413d14 <printf@plt+0x12034>
  413d04:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  413d08:	add	x1, x1, #0x552
  413d0c:	mov	w0, #0x19f                 	// #415
  413d10:	bl	411fbc <printf@plt+0x102dc>
  413d14:	ldr	w8, [x20, #72]
  413d18:	cmp	w21, w8
  413d1c:	b.ge	413d60 <printf@plt+0x12080>  // b.tcont
  413d20:	ldr	x8, [x20, #64]
  413d24:	ldr	w8, [x8, x21, lsl #2]
  413d28:	tbnz	w8, #31, 413d60 <printf@plt+0x12080>
  413d2c:	ldr	x9, [x20, #80]
  413d30:	mov	w10, #0x28                  	// #40
  413d34:	adrp	x11, 437000 <stderr@@GLIBC_2.17+0x2178>
  413d38:	ldr	w3, [x20, #56]
  413d3c:	madd	x8, x8, x10, x9
  413d40:	ldr	w0, [x8, #16]
  413d44:	ldr	w2, [x11, #2732]
  413d48:	cbz	w3, 413d80 <printf@plt+0x120a0>
  413d4c:	mov	w1, w19
  413d50:	ldp	x20, x19, [sp, #32]
  413d54:	ldr	x21, [sp, #16]
  413d58:	ldp	x29, x30, [sp], #48
  413d5c:	b	415510 <printf@plt+0x13830>
  413d60:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  413d64:	ldr	w8, [x8, #2776]
  413d68:	cbz	w8, 413d9c <printf@plt+0x120bc>
  413d6c:	mov	w0, wzr
  413d70:	ldp	x20, x19, [sp, #32]
  413d74:	ldr	x21, [sp, #16]
  413d78:	ldp	x29, x30, [sp], #48
  413d7c:	ret
  413d80:	cmp	w2, w19
  413d84:	b.eq	413d70 <printf@plt+0x12090>  // b.none
  413d88:	mov	w1, w19
  413d8c:	ldp	x20, x19, [sp, #32]
  413d90:	ldr	x21, [sp, #16]
  413d94:	ldp	x29, x30, [sp], #48
  413d98:	b	4155b4 <printf@plt+0x138d4>
  413d9c:	bl	401bf0 <abort@plt>
  413da0:	stp	x29, x30, [sp, #-48]!
  413da4:	str	x21, [sp, #16]
  413da8:	stp	x20, x19, [sp, #32]
  413dac:	mov	x29, sp
  413db0:	ldrsw	x21, [x1]
  413db4:	mov	w19, w2
  413db8:	mov	x20, x0
  413dbc:	tbz	w21, #31, 413dd0 <printf@plt+0x120f0>
  413dc0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  413dc4:	add	x1, x1, #0x552
  413dc8:	mov	w0, #0x1ae                 	// #430
  413dcc:	bl	411fbc <printf@plt+0x102dc>
  413dd0:	ldr	w8, [x20, #72]
  413dd4:	cmp	w21, w8
  413dd8:	b.ge	413e1c <printf@plt+0x1213c>  // b.tcont
  413ddc:	ldr	x8, [x20, #64]
  413de0:	ldr	w8, [x8, x21, lsl #2]
  413de4:	tbnz	w8, #31, 413e1c <printf@plt+0x1213c>
  413de8:	ldr	x9, [x20, #80]
  413dec:	mov	w10, #0x28                  	// #40
  413df0:	adrp	x11, 437000 <stderr@@GLIBC_2.17+0x2178>
  413df4:	ldr	w3, [x20, #56]
  413df8:	madd	x8, x8, x10, x9
  413dfc:	ldr	w0, [x8, #24]
  413e00:	ldr	w2, [x11, #2732]
  413e04:	cbz	w3, 413e3c <printf@plt+0x1215c>
  413e08:	mov	w1, w19
  413e0c:	ldp	x20, x19, [sp, #32]
  413e10:	ldr	x21, [sp, #16]
  413e14:	ldp	x29, x30, [sp], #48
  413e18:	b	415510 <printf@plt+0x13830>
  413e1c:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  413e20:	ldr	w8, [x8, #2776]
  413e24:	cbz	w8, 413e58 <printf@plt+0x12178>
  413e28:	mov	w0, wzr
  413e2c:	ldp	x20, x19, [sp, #32]
  413e30:	ldr	x21, [sp, #16]
  413e34:	ldp	x29, x30, [sp], #48
  413e38:	ret
  413e3c:	cmp	w2, w19
  413e40:	b.eq	413e2c <printf@plt+0x1214c>  // b.none
  413e44:	mov	w1, w19
  413e48:	ldp	x20, x19, [sp, #32]
  413e4c:	ldr	x21, [sp, #16]
  413e50:	ldp	x29, x30, [sp], #48
  413e54:	b	4155b4 <printf@plt+0x138d4>
  413e58:	bl	401bf0 <abort@plt>
  413e5c:	stp	x29, x30, [sp, #-48]!
  413e60:	str	x21, [sp, #16]
  413e64:	stp	x20, x19, [sp, #32]
  413e68:	mov	x29, sp
  413e6c:	ldrsw	x21, [x1]
  413e70:	mov	w19, w2
  413e74:	mov	x20, x0
  413e78:	tbz	w21, #31, 413e8c <printf@plt+0x121ac>
  413e7c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  413e80:	add	x1, x1, #0x552
  413e84:	mov	w0, #0x1bd                 	// #445
  413e88:	bl	411fbc <printf@plt+0x102dc>
  413e8c:	ldr	w8, [x20, #72]
  413e90:	cmp	w21, w8
  413e94:	b.ge	413ed8 <printf@plt+0x121f8>  // b.tcont
  413e98:	ldr	x8, [x20, #64]
  413e9c:	ldr	w8, [x8, x21, lsl #2]
  413ea0:	tbnz	w8, #31, 413ed8 <printf@plt+0x121f8>
  413ea4:	ldr	x9, [x20, #80]
  413ea8:	mov	w10, #0x28                  	// #40
  413eac:	adrp	x11, 437000 <stderr@@GLIBC_2.17+0x2178>
  413eb0:	ldr	w3, [x20, #56]
  413eb4:	madd	x8, x8, x10, x9
  413eb8:	ldr	w0, [x8, #20]
  413ebc:	ldr	w2, [x11, #2732]
  413ec0:	cbz	w3, 413ef8 <printf@plt+0x12218>
  413ec4:	mov	w1, w19
  413ec8:	ldp	x20, x19, [sp, #32]
  413ecc:	ldr	x21, [sp, #16]
  413ed0:	ldp	x29, x30, [sp], #48
  413ed4:	b	415510 <printf@plt+0x13830>
  413ed8:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  413edc:	ldr	w8, [x8, #2776]
  413ee0:	cbz	w8, 413f14 <printf@plt+0x12234>
  413ee4:	mov	w0, wzr
  413ee8:	ldp	x20, x19, [sp, #32]
  413eec:	ldr	x21, [sp, #16]
  413ef0:	ldp	x29, x30, [sp], #48
  413ef4:	ret
  413ef8:	cmp	w2, w19
  413efc:	b.eq	413ee8 <printf@plt+0x12208>  // b.none
  413f00:	mov	w1, w19
  413f04:	ldp	x20, x19, [sp, #32]
  413f08:	ldr	x21, [sp, #16]
  413f0c:	ldp	x29, x30, [sp], #48
  413f10:	b	4155b4 <printf@plt+0x138d4>
  413f14:	bl	401bf0 <abort@plt>
  413f18:	stp	x29, x30, [sp, #-48]!
  413f1c:	str	x21, [sp, #16]
  413f20:	stp	x20, x19, [sp, #32]
  413f24:	mov	x29, sp
  413f28:	ldrsw	x21, [x1]
  413f2c:	mov	w19, w2
  413f30:	mov	x20, x0
  413f34:	tbz	w21, #31, 413f48 <printf@plt+0x12268>
  413f38:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  413f3c:	add	x1, x1, #0x552
  413f40:	mov	w0, #0x1cc                 	// #460
  413f44:	bl	411fbc <printf@plt+0x102dc>
  413f48:	ldr	w8, [x20, #72]
  413f4c:	cmp	w21, w8
  413f50:	b.ge	413f94 <printf@plt+0x122b4>  // b.tcont
  413f54:	ldr	x8, [x20, #64]
  413f58:	ldr	w8, [x8, x21, lsl #2]
  413f5c:	tbnz	w8, #31, 413f94 <printf@plt+0x122b4>
  413f60:	ldr	x9, [x20, #80]
  413f64:	mov	w10, #0x28                  	// #40
  413f68:	adrp	x11, 437000 <stderr@@GLIBC_2.17+0x2178>
  413f6c:	ldr	w3, [x20, #56]
  413f70:	madd	x8, x8, x10, x9
  413f74:	ldr	w0, [x8, #28]
  413f78:	ldr	w2, [x11, #2732]
  413f7c:	cbz	w3, 413fb4 <printf@plt+0x122d4>
  413f80:	mov	w1, w19
  413f84:	ldp	x20, x19, [sp, #32]
  413f88:	ldr	x21, [sp, #16]
  413f8c:	ldp	x29, x30, [sp], #48
  413f90:	b	415510 <printf@plt+0x13830>
  413f94:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  413f98:	ldr	w8, [x8, #2776]
  413f9c:	cbz	w8, 413fd0 <printf@plt+0x122f0>
  413fa0:	mov	w0, wzr
  413fa4:	ldp	x20, x19, [sp, #32]
  413fa8:	ldr	x21, [sp, #16]
  413fac:	ldp	x29, x30, [sp], #48
  413fb0:	ret
  413fb4:	cmp	w2, w19
  413fb8:	b.eq	413fa4 <printf@plt+0x122c4>  // b.none
  413fbc:	mov	w1, w19
  413fc0:	ldp	x20, x19, [sp, #32]
  413fc4:	ldr	x21, [sp, #16]
  413fc8:	ldp	x29, x30, [sp], #48
  413fcc:	b	4155b4 <printf@plt+0x138d4>
  413fd0:	bl	401bf0 <abort@plt>
  413fd4:	stp	x29, x30, [sp, #-32]!
  413fd8:	stp	x20, x19, [sp, #16]
  413fdc:	mov	x29, sp
  413fe0:	mov	w20, w1
  413fe4:	mov	x19, x0
  413fe8:	tbz	w1, #31, 413ffc <printf@plt+0x1231c>
  413fec:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  413ff0:	add	x1, x1, #0x552
  413ff4:	mov	w0, #0x1da                 	// #474
  413ff8:	bl	411fbc <printf@plt+0x102dc>
  413ffc:	cmp	w20, #0x3e8
  414000:	csel	w8, wzr, w20, eq  // eq = none
  414004:	str	w8, [x19, #56]
  414008:	ldp	x20, x19, [sp, #16]
  41400c:	ldp	x29, x30, [sp], #32
  414010:	ret
  414014:	ldr	w0, [x0, #56]
  414018:	ret
  41401c:	mov	x8, x0
  414020:	ldr	w3, [x8, #56]
  414024:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  414028:	ldr	w0, [x0, #24]
  41402c:	ldr	w2, [x8, #2732]
  414030:	cbz	w3, 414038 <printf@plt+0x12358>
  414034:	b	415510 <printf@plt+0x13830>
  414038:	cmp	w2, w1
  41403c:	b.ne	414044 <printf@plt+0x12364>  // b.any
  414040:	ret
  414044:	b	4155b4 <printf@plt+0x138d4>
  414048:	stp	x1, x2, [x0]
  41404c:	str	w3, [x0, #16]
  414050:	str	x4, [x0, #24]
  414054:	ret
  414058:	stp	x29, x30, [sp, #-64]!
  41405c:	str	x23, [sp, #16]
  414060:	stp	x22, x21, [sp, #32]
  414064:	stp	x20, x19, [sp, #48]
  414068:	mov	x29, sp
  41406c:	ldr	x22, [x0, #16]
  414070:	mov	w19, w3
  414074:	mov	x20, x2
  414078:	mov	x21, x1
  41407c:	cbnz	x22, 4140ac <printf@plt+0x123cc>
  414080:	mov	x23, x0
  414084:	mov	w0, #0xfb8                 	// #4024
  414088:	bl	401890 <_Znam@plt>
  41408c:	mov	x22, x0
  414090:	mov	x8, xzr
  414094:	str	x0, [x23, #16]
  414098:	str	xzr, [x22, x8]
  41409c:	ldr	x22, [x23, #16]
  4140a0:	add	x8, x8, #0x8
  4140a4:	cmp	x8, #0xfb8
  4140a8:	b.ne	414098 <printf@plt+0x123b8>  // b.any
  4140ac:	ldr	w8, [x21]
  4140b0:	ldr	w9, [x20]
  4140b4:	mov	w10, #0x4e61                	// #20065
  4140b8:	movk	w10, #0x824a, lsl #16
  4140bc:	mov	w0, #0x20                  	// #32
  4140c0:	add	w8, w9, w8, lsl #10
  4140c4:	smull	x9, w8, w10
  4140c8:	lsr	x9, x9, #32
  4140cc:	add	w9, w9, w8
  4140d0:	asr	w10, w9, #8
  4140d4:	add	w9, w10, w9, lsr #31
  4140d8:	mov	w10, #0x1f7                 	// #503
  4140dc:	msub	w8, w9, w10, w8
  4140e0:	cmp	w8, #0x0
  4140e4:	cneg	w23, w8, mi  // mi = first
  4140e8:	bl	418034 <_Znwm@@Base>
  4140ec:	ldr	x8, [x22, w23, uxtw #3]
  4140f0:	stp	x21, x20, [x0]
  4140f4:	str	w19, [x0, #16]
  4140f8:	str	x8, [x0, #24]
  4140fc:	str	x0, [x22, w23, uxtw #3]
  414100:	ldp	x20, x19, [sp, #48]
  414104:	ldp	x22, x21, [sp, #32]
  414108:	ldr	x23, [sp, #16]
  41410c:	ldp	x29, x30, [sp], #64
  414110:	ret
  414114:	ldr	x8, [x0, #16]
  414118:	cbz	x8, 41417c <printf@plt+0x1249c>
  41411c:	ldr	w9, [x1]
  414120:	ldr	w10, [x2]
  414124:	mov	w11, #0x4e61                	// #20065
  414128:	movk	w11, #0x824a, lsl #16
  41412c:	add	w9, w10, w9, lsl #10
  414130:	smull	x10, w9, w11
  414134:	lsr	x10, x10, #32
  414138:	add	w10, w10, w9
  41413c:	asr	w11, w10, #8
  414140:	add	w10, w11, w10, lsr #31
  414144:	mov	w11, #0x1f7                 	// #503
  414148:	msub	w9, w10, w11, w9
  41414c:	cmp	w9, #0x0
  414150:	cneg	w9, w9, mi  // mi = first
  414154:	ldr	x8, [x8, w9, uxtw #3]
  414158:	cbz	x8, 41417c <printf@plt+0x1249c>
  41415c:	ldr	x9, [x8]
  414160:	cmp	x9, x1
  414164:	b.ne	414174 <printf@plt+0x12494>  // b.any
  414168:	ldr	x9, [x8, #8]
  41416c:	cmp	x9, x2
  414170:	b.eq	414184 <printf@plt+0x124a4>  // b.none
  414174:	ldr	x8, [x8, #24]
  414178:	cbnz	x8, 41415c <printf@plt+0x1247c>
  41417c:	mov	w0, w8
  414180:	ret
  414184:	adrp	x10, 437000 <stderr@@GLIBC_2.17+0x2178>
  414188:	ldr	w8, [x8, #16]
  41418c:	ldr	w9, [x0, #56]
  414190:	ldr	w2, [x10, #2732]
  414194:	cbz	w9, 4141a8 <printf@plt+0x124c8>
  414198:	mov	w0, w8
  41419c:	mov	w1, w3
  4141a0:	mov	w3, w9
  4141a4:	b	415510 <printf@plt+0x13830>
  4141a8:	cmp	w2, w3
  4141ac:	b.eq	41417c <printf@plt+0x1249c>  // b.none
  4141b0:	mov	w0, w8
  4141b4:	mov	w1, w3
  4141b8:	b	4155b4 <printf@plt+0x138d4>
  4141bc:	ldr	w8, [x0, #8]
  4141c0:	and	w0, w8, w1
  4141c4:	ret
  4141c8:	stp	x29, x30, [sp, #-32]!
  4141cc:	stp	x20, x19, [sp, #16]
  4141d0:	mov	x29, sp
  4141d4:	ldrsw	x20, [x1]
  4141d8:	mov	x19, x0
  4141dc:	tbz	w20, #31, 4141f0 <printf@plt+0x12510>
  4141e0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4141e4:	add	x1, x1, #0x552
  4141e8:	mov	w0, #0x215                 	// #533
  4141ec:	bl	411fbc <printf@plt+0x102dc>
  4141f0:	ldr	w8, [x19, #72]
  4141f4:	cmp	w20, w8
  4141f8:	b.ge	41421c <printf@plt+0x1253c>  // b.tcont
  4141fc:	ldr	x8, [x19, #64]
  414200:	ldr	w8, [x8, x20, lsl #2]
  414204:	tbnz	w8, #31, 41421c <printf@plt+0x1253c>
  414208:	ldr	x9, [x19, #80]
  41420c:	mov	w10, #0x28                  	// #40
  414210:	mul	x8, x8, x10
  414214:	ldrb	w0, [x9, x8]
  414218:	b	41422c <printf@plt+0x1254c>
  41421c:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  414220:	ldr	w8, [x8, #2776]
  414224:	cbz	w8, 414238 <printf@plt+0x12558>
  414228:	mov	w0, wzr
  41422c:	ldp	x20, x19, [sp, #16]
  414230:	ldp	x29, x30, [sp], #32
  414234:	ret
  414238:	bl	401bf0 <abort@plt>
  41423c:	ldr	x0, [x0, #32]
  414240:	ret
  414244:	ldr	x0, [x0, #40]
  414248:	ret
  41424c:	stp	x29, x30, [sp, #-32]!
  414250:	stp	x20, x19, [sp, #16]
  414254:	mov	x29, sp
  414258:	ldrsw	x20, [x1]
  41425c:	mov	x19, x0
  414260:	tbz	w20, #31, 414274 <printf@plt+0x12594>
  414264:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414268:	add	x1, x1, #0x552
  41426c:	mov	w0, #0x245                 	// #581
  414270:	bl	411fbc <printf@plt+0x102dc>
  414274:	ldr	w8, [x19, #72]
  414278:	cmp	w20, w8
  41427c:	b.ge	4142a0 <printf@plt+0x125c0>  // b.tcont
  414280:	ldr	x8, [x19, #64]
  414284:	ldr	w8, [x8, x20, lsl #2]
  414288:	tbnz	w8, #31, 4142a0 <printf@plt+0x125c0>
  41428c:	ldr	x9, [x19, #80]
  414290:	mov	w10, #0x28                  	// #40
  414294:	madd	x8, x8, x10, x9
  414298:	ldr	x0, [x8, #32]
  41429c:	b	4142b0 <printf@plt+0x125d0>
  4142a0:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  4142a4:	ldr	w8, [x8, #2776]
  4142a8:	cbz	w8, 4142bc <printf@plt+0x125dc>
  4142ac:	mov	x0, xzr
  4142b0:	ldp	x20, x19, [sp, #16]
  4142b4:	ldp	x29, x30, [sp], #32
  4142b8:	ret
  4142bc:	bl	401bf0 <abort@plt>
  4142c0:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  4142c4:	ldr	x0, [x8, #2784]
  4142c8:	ret
  4142cc:	stp	x29, x30, [sp, #-64]!
  4142d0:	stp	x24, x23, [sp, #16]
  4142d4:	stp	x22, x21, [sp, #32]
  4142d8:	stp	x20, x19, [sp, #48]
  4142dc:	mov	x29, sp
  4142e0:	ldrsw	x22, [x0, #72]
  4142e4:	mov	x19, x0
  4142e8:	cbz	w22, 414364 <printf@plt+0x12684>
  4142ec:	lsl	w8, w22, #1
  4142f0:	add	w9, w1, #0xa
  4142f4:	cmp	w8, w1
  4142f8:	csel	w24, w8, w9, gt
  4142fc:	ldr	x20, [x19, #64]
  414300:	sxtw	x23, w24
  414304:	sbfiz	x8, x24, #2, #32
  414308:	cmp	xzr, x23, lsr #62
  41430c:	csinv	x0, x8, xzr, eq  // eq = none
  414310:	str	w24, [x19, #72]
  414314:	bl	401890 <_Znam@plt>
  414318:	lsl	x2, x22, #2
  41431c:	mov	x1, x20
  414320:	mov	x21, x0
  414324:	str	x0, [x19, #64]
  414328:	bl	4018b0 <memcpy@plt>
  41432c:	cmp	w22, w24
  414330:	b.ge	414348 <printf@plt+0x12668>  // b.tcont
  414334:	mov	w8, #0xffffffff            	// #-1
  414338:	str	w8, [x21, x22, lsl #2]
  41433c:	add	x22, x22, #0x1
  414340:	cmp	x22, x23
  414344:	b.lt	414338 <printf@plt+0x12658>  // b.tstop
  414348:	cbz	x20, 4143b0 <printf@plt+0x126d0>
  41434c:	mov	x0, x20
  414350:	ldp	x20, x19, [sp, #48]
  414354:	ldp	x22, x21, [sp, #32]
  414358:	ldp	x24, x23, [sp, #16]
  41435c:	ldp	x29, x30, [sp], #64
  414360:	b	401b60 <_ZdaPv@plt>
  414364:	add	w8, w1, #0xa
  414368:	cmp	w1, #0x80
  41436c:	mov	w9, #0x80                  	// #128
  414370:	csel	w21, w9, w8, lt  // lt = tstop
  414374:	sxtw	x20, w21
  414378:	sbfiz	x8, x21, #2, #32
  41437c:	cmp	xzr, x20, lsr #62
  414380:	csinv	x0, x8, xzr, eq  // eq = none
  414384:	str	w21, [x19, #72]
  414388:	bl	401890 <_Znam@plt>
  41438c:	cmp	w21, #0x1
  414390:	str	x0, [x19, #64]
  414394:	b.lt	4143b0 <printf@plt+0x126d0>  // b.tstop
  414398:	mov	x8, xzr
  41439c:	mov	w9, #0xffffffff            	// #-1
  4143a0:	str	w9, [x0, x8, lsl #2]
  4143a4:	add	x8, x8, #0x1
  4143a8:	cmp	x8, x20
  4143ac:	b.lt	4143a0 <printf@plt+0x126c0>  // b.tstop
  4143b0:	ldp	x20, x19, [sp, #48]
  4143b4:	ldp	x22, x21, [sp, #32]
  4143b8:	ldp	x24, x23, [sp, #16]
  4143bc:	ldp	x29, x30, [sp], #64
  4143c0:	ret
  4143c4:	stp	x29, x30, [sp, #-48]!
  4143c8:	str	x21, [sp, #16]
  4143cc:	stp	x20, x19, [sp, #32]
  4143d0:	mov	x29, sp
  4143d4:	ldr	x20, [x0, #80]
  4143d8:	mov	x19, x0
  4143dc:	cbz	x20, 41442c <printf@plt+0x1274c>
  4143e0:	ldrsw	x8, [x19, #92]
  4143e4:	mov	w9, #0x28                  	// #40
  4143e8:	lsl	x10, x8, #1
  4143ec:	add	x21, x8, x8, lsl #2
  4143f0:	umulh	x8, x10, x9
  4143f4:	lsl	x9, x21, #4
  4143f8:	cmp	xzr, x8
  4143fc:	csinv	x0, x9, xzr, eq  // eq = none
  414400:	str	w10, [x19, #92]
  414404:	bl	401890 <_Znam@plt>
  414408:	lsl	x2, x21, #3
  41440c:	mov	x1, x20
  414410:	str	x0, [x19, #80]
  414414:	bl	4018b0 <memcpy@plt>
  414418:	mov	x0, x20
  41441c:	ldp	x20, x19, [sp, #32]
  414420:	ldr	x21, [sp, #16]
  414424:	ldp	x29, x30, [sp], #48
  414428:	b	401b60 <_ZdaPv@plt>
  41442c:	mov	w8, #0x10                  	// #16
  414430:	mov	w0, #0x280                 	// #640
  414434:	str	w8, [x19, #92]
  414438:	bl	401890 <_Znam@plt>
  41443c:	str	x0, [x19, #80]
  414440:	ldp	x20, x19, [sp, #32]
  414444:	ldr	x21, [sp, #16]
  414448:	ldp	x29, x30, [sp], #48
  41444c:	ret
  414450:	stp	x29, x30, [sp, #-48]!
  414454:	stp	x22, x21, [sp, #16]
  414458:	stp	x20, x19, [sp, #32]
  41445c:	mov	x29, sp
  414460:	ldrsw	x8, [x0, #72]
  414464:	mov	x19, x0
  414468:	mov	x10, #0xffffffff00000000    	// #-4294967296
  41446c:	lsl	x12, x8, #32
  414470:	mov	x11, x8
  414474:	mov	x22, x11
  414478:	subs	x11, x11, #0x1
  41447c:	mov	x9, x12
  414480:	b.lt	414498 <printf@plt+0x127b8>  // b.tstop
  414484:	ldr	x12, [x19, #64]
  414488:	add	x12, x12, x22, lsl #2
  41448c:	ldur	w13, [x12, #-4]
  414490:	add	x12, x9, x10
  414494:	tbnz	w13, #31, 414474 <printf@plt+0x12794>
  414498:	cmp	w8, w22
  41449c:	b.le	4144d8 <printf@plt+0x127f8>
  4144a0:	ldr	x20, [x19, #64]
  4144a4:	asr	x8, x9, #32
  4144a8:	cmp	xzr, x8, lsr #62
  4144ac:	asr	x21, x9, #30
  4144b0:	csinv	x0, x21, xzr, eq  // eq = none
  4144b4:	bl	401890 <_Znam@plt>
  4144b8:	mov	x1, x20
  4144bc:	mov	x2, x21
  4144c0:	str	x0, [x19, #64]
  4144c4:	bl	4018b0 <memcpy@plt>
  4144c8:	cbz	x20, 4144d4 <printf@plt+0x127f4>
  4144cc:	mov	x0, x20
  4144d0:	bl	401b60 <_ZdaPv@plt>
  4144d4:	str	w22, [x19, #72]
  4144d8:	ldp	w22, w8, [x19, #88]
  4144dc:	cmp	w22, w8
  4144e0:	b.ge	41452c <printf@plt+0x1284c>  // b.tcont
  4144e4:	sxtw	x8, w22
  4144e8:	mov	w9, #0x28                  	// #40
  4144ec:	ldr	x20, [x19, #80]
  4144f0:	umulh	x9, x8, x9
  4144f4:	add	x8, x8, x8, lsl #2
  4144f8:	lsl	x21, x8, #3
  4144fc:	cmp	xzr, x9
  414500:	csinv	x0, x21, xzr, eq  // eq = none
  414504:	bl	401890 <_Znam@plt>
  414508:	mov	x1, x20
  41450c:	mov	x2, x21
  414510:	str	x0, [x19, #80]
  414514:	bl	4018b0 <memcpy@plt>
  414518:	cbz	x20, 414528 <printf@plt+0x12848>
  41451c:	mov	x0, x20
  414520:	bl	401b60 <_ZdaPv@plt>
  414524:	ldr	w22, [x19, #88]
  414528:	str	w22, [x19, #92]
  41452c:	ldp	x20, x19, [sp, #32]
  414530:	ldp	x22, x21, [sp, #16]
  414534:	ldp	x29, x30, [sp], #48
  414538:	ret
  41453c:	stp	x29, x30, [sp, #-48]!
  414540:	str	x21, [sp, #16]
  414544:	stp	x20, x19, [sp, #32]
  414548:	mov	x29, sp
  41454c:	ldrsw	x21, [x1]
  414550:	mov	x19, x2
  414554:	mov	x20, x0
  414558:	tbz	w21, #31, 41456c <printf@plt+0x1288c>
  41455c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414560:	add	x1, x1, #0x552
  414564:	mov	w0, #0x296                 	// #662
  414568:	bl	411fbc <printf@plt+0x102dc>
  41456c:	ldr	w8, [x20, #72]
  414570:	cmp	w21, w8
  414574:	b.lt	414588 <printf@plt+0x128a8>  // b.tstop
  414578:	mov	x0, x20
  41457c:	mov	w1, w21
  414580:	bl	4142cc <printf@plt+0x125ec>
  414584:	ldr	w8, [x20, #72]
  414588:	cmp	w21, w8
  41458c:	b.lt	4145a0 <printf@plt+0x128c0>  // b.tstop
  414590:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414594:	add	x1, x1, #0x552
  414598:	mov	w0, #0x299                 	// #665
  41459c:	bl	411fbc <printf@plt+0x102dc>
  4145a0:	ldp	w8, w9, [x20, #88]
  4145a4:	add	w10, w8, #0x1
  4145a8:	cmp	w10, w9
  4145ac:	b.lt	4145c0 <printf@plt+0x128e0>  // b.tstop
  4145b0:	mov	x0, x20
  4145b4:	bl	4143c4 <printf@plt+0x126e4>
  4145b8:	ldp	w8, w9, [x20, #88]
  4145bc:	add	w10, w8, #0x1
  4145c0:	cmp	w10, w9
  4145c4:	b.lt	4145dc <printf@plt+0x128fc>  // b.tstop
  4145c8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4145cc:	add	x1, x1, #0x552
  4145d0:	mov	w0, #0x29c                 	// #668
  4145d4:	bl	411fbc <printf@plt+0x102dc>
  4145d8:	ldr	w8, [x20, #88]
  4145dc:	ldr	x9, [x20, #64]
  4145e0:	mov	w11, #0x28                  	// #40
  4145e4:	str	w8, [x9, x21, lsl #2]
  4145e8:	ldrsw	x8, [x20, #88]
  4145ec:	ldr	x9, [x20, #80]
  4145f0:	add	w10, w8, #0x1
  4145f4:	str	w10, [x20, #88]
  4145f8:	ldr	x10, [x19, #32]
  4145fc:	ldp	q0, q1, [x19]
  414600:	madd	x8, x8, x11, x9
  414604:	str	x10, [x8, #32]
  414608:	stp	q0, q1, [x8]
  41460c:	ldp	x20, x19, [sp, #32]
  414610:	ldr	x21, [sp, #16]
  414614:	ldp	x29, x30, [sp], #48
  414618:	ret
  41461c:	stp	x29, x30, [sp, #-48]!
  414620:	str	x21, [sp, #16]
  414624:	stp	x20, x19, [sp, #32]
  414628:	mov	x29, sp
  41462c:	ldrsw	x19, [x1]
  414630:	ldrsw	x21, [x2]
  414634:	mov	x20, x0
  414638:	orr	w8, w21, w19
  41463c:	tbnz	w8, #31, 41464c <printf@plt+0x1296c>
  414640:	ldr	w8, [x20, #72]
  414644:	cmp	w21, w8
  414648:	b.lt	414660 <printf@plt+0x12980>  // b.tstop
  41464c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414650:	add	x1, x1, #0x552
  414654:	mov	w0, #0x2a5                 	// #677
  414658:	bl	411fbc <printf@plt+0x102dc>
  41465c:	ldr	w8, [x20, #72]
  414660:	cmp	w19, w8
  414664:	b.lt	414674 <printf@plt+0x12994>  // b.tstop
  414668:	mov	x0, x20
  41466c:	mov	w1, w19
  414670:	bl	4142cc <printf@plt+0x125ec>
  414674:	ldr	x8, [x20, #64]
  414678:	ldr	w9, [x8, x21, lsl #2]
  41467c:	ldr	x21, [sp, #16]
  414680:	str	w9, [x8, x19, lsl #2]
  414684:	ldp	x20, x19, [sp, #32]
  414688:	ldp	x29, x30, [sp], #48
  41468c:	ret
  414690:	stp	x29, x30, [sp, #-48]!
  414694:	stp	x22, x21, [sp, #16]
  414698:	stp	x20, x19, [sp, #32]
  41469c:	mov	x29, sp
  4146a0:	mov	x22, x0
  4146a4:	mov	w0, #0x68                  	// #104
  4146a8:	mov	w20, w2
  4146ac:	mov	x21, x1
  4146b0:	bl	418034 <_Znwm@@Base>
  4146b4:	mov	x19, x0
  4146b8:	mov	x1, x22
  4146bc:	bl	41354c <printf@plt+0x1186c>
  4146c0:	mov	x0, x19
  4146c4:	mov	x1, x21
  4146c8:	mov	w2, w20
  4146cc:	bl	414710 <printf@plt+0x12a30>
  4146d0:	cbnz	w0, 4146e8 <printf@plt+0x12a08>
  4146d4:	ldr	x8, [x19]
  4146d8:	mov	x0, x19
  4146dc:	ldr	x8, [x8, #8]
  4146e0:	blr	x8
  4146e4:	mov	x19, xzr
  4146e8:	mov	x0, x19
  4146ec:	ldp	x20, x19, [sp, #32]
  4146f0:	ldp	x22, x21, [sp, #16]
  4146f4:	ldp	x29, x30, [sp], #48
  4146f8:	ret
  4146fc:	mov	x20, x0
  414700:	mov	x0, x19
  414704:	bl	4180d8 <_ZdlPv@@Base>
  414708:	mov	x0, x20
  41470c:	bl	401c50 <_Unwind_Resume@plt>
  414710:	sub	sp, sp, #0x130
  414714:	stp	d9, d8, [sp, #192]
  414718:	stp	x29, x30, [sp, #208]
  41471c:	stp	x28, x27, [sp, #224]
  414720:	stp	x26, x25, [sp, #240]
  414724:	stp	x24, x23, [sp, #256]
  414728:	stp	x22, x21, [sp, #272]
  41472c:	stp	x20, x19, [sp, #288]
  414730:	add	x29, sp, #0xc0
  414734:	ldr	x21, [x0, #32]
  414738:	mov	x20, x1
  41473c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414740:	mov	x19, x0
  414744:	add	x1, x1, #0x58c
  414748:	mov	x0, x21
  41474c:	mov	w24, w2
  414750:	bl	401ba0 <strcmp@plt>
  414754:	cbz	w0, 414a44 <printf@plt+0x12d64>
  414758:	sub	x1, x29, #0x10
  41475c:	mov	x0, x21
  414760:	bl	416214 <printf@plt+0x14534>
  414764:	cbz	x0, 414a64 <printf@plt+0x12d84>
  414768:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x3f1c>
  41476c:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414770:	ldur	x8, [x29, #-16]
  414774:	ldr	d8, [x9, #1312]
  414778:	ldr	d9, [x10, #1320]
  41477c:	adrp	x21, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414780:	adrp	x22, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414784:	adrp	x23, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414788:	adrp	x25, 41c000 <_ZdlPvm@@Base+0x3f1c>
  41478c:	adrp	x27, 41b000 <_ZdlPvm@@Base+0x2f1c>
  414790:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414794:	mov	w11, w24
  414798:	adrp	x24, 41a000 <_ZdlPvm@@Base+0x1f1c>
  41479c:	adrp	x28, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4147a0:	mov	w12, #0x1                   	// #1
  4147a4:	add	x21, x21, #0x5d0
  4147a8:	add	x22, x22, #0x5b1
  4147ac:	add	x23, x23, #0x5d5
  4147b0:	add	x25, x25, #0x606
  4147b4:	add	x27, x27, #0xe65
  4147b8:	add	x20, x20, #0x3df
  4147bc:	add	x24, x24, #0x3f3
  4147c0:	add	x28, x28, #0x640
  4147c4:	stur	xzr, [x29, #-40]
  4147c8:	stur	xzr, [x29, #-24]
  4147cc:	stp	w12, w11, [x29, #-32]
  4147d0:	str	w11, [sp, #44]
  4147d4:	stp	x0, x8, [x29, #-56]
  4147d8:	sub	x0, x29, #0x38
  4147dc:	bl	413234 <printf@plt+0x11554>
  4147e0:	cbz	w0, 414e4c <printf@plt+0x1316c>
  4147e4:	ldur	x0, [x29, #-24]
  4147e8:	mov	x1, x21
  4147ec:	bl	401a00 <strtok@plt>
  4147f0:	mov	x1, x22
  4147f4:	mov	x26, x0
  4147f8:	bl	401ba0 <strcmp@plt>
  4147fc:	cbz	w0, 4147d8 <printf@plt+0x12af8>
  414800:	mov	x0, x26
  414804:	mov	x1, x23
  414808:	bl	401ba0 <strcmp@plt>
  41480c:	cbz	w0, 4148bc <printf@plt+0x12bdc>
  414810:	mov	x0, x26
  414814:	mov	x1, x25
  414818:	bl	401ba0 <strcmp@plt>
  41481c:	cbz	w0, 4148f8 <printf@plt+0x12c18>
  414820:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414824:	mov	x0, x26
  414828:	add	x1, x1, #0x631
  41482c:	bl	401ba0 <strcmp@plt>
  414830:	cbz	w0, 414944 <printf@plt+0x12c64>
  414834:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414838:	mov	x0, x26
  41483c:	add	x1, x1, #0x65e
  414840:	bl	401ba0 <strcmp@plt>
  414844:	cbz	w0, 414a08 <printf@plt+0x12d28>
  414848:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  41484c:	mov	x0, x26
  414850:	add	x1, x1, #0xa22
  414854:	bl	401ba0 <strcmp@plt>
  414858:	cbz	w0, 414a38 <printf@plt+0x12d58>
  41485c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414860:	mov	x0, x26
  414864:	add	x1, x1, #0x694
  414868:	bl	401ba0 <strcmp@plt>
  41486c:	cbz	w0, 414b14 <printf@plt+0x12e34>
  414870:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414874:	mov	x0, x26
  414878:	add	x1, x1, #0x69e
  41487c:	bl	401ba0 <strcmp@plt>
  414880:	cbz	w0, 414b14 <printf@plt+0x12e34>
  414884:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  414888:	mov	x0, xzr
  41488c:	add	x1, x1, #0xa1d
  414890:	bl	401a00 <strtok@plt>
  414894:	bl	4154a4 <printf@plt+0x137c4>
  414898:	ldr	x8, [x19]
  41489c:	ldur	x3, [x29, #-48]
  4148a0:	ldur	w4, [x29, #-40]
  4148a4:	mov	x2, x0
  4148a8:	ldr	x8, [x8, #16]
  4148ac:	mov	x0, x19
  4148b0:	mov	x1, x26
  4148b4:	blr	x8
  4148b8:	b	4147d8 <printf@plt+0x12af8>
  4148bc:	mov	x0, xzr
  4148c0:	mov	x1, x21
  4148c4:	bl	401a00 <strtok@plt>
  4148c8:	cbz	x0, 414aa8 <printf@plt+0x12dc8>
  4148cc:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4148d0:	add	x2, sp, #0x60
  4148d4:	add	x1, x1, #0x741
  4148d8:	bl	401b00 <__isoc99_sscanf@plt>
  4148dc:	cmp	w0, #0x1
  4148e0:	b.ne	414aa8 <printf@plt+0x12dc8>  // b.any
  4148e4:	ldr	w8, [sp, #96]
  4148e8:	cmp	w8, #0x0
  4148ec:	b.le	414aa8 <printf@plt+0x12dc8>
  4148f0:	str	w8, [x19, #24]
  4148f4:	b	4147d8 <printf@plt+0x12af8>
  4148f8:	mov	x0, xzr
  4148fc:	mov	x1, x21
  414900:	bl	401a00 <strtok@plt>
  414904:	mov	x26, x0
  414908:	cbz	x0, 414ad8 <printf@plt+0x12df8>
  41490c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414910:	add	x2, sp, #0x50
  414914:	mov	x0, x26
  414918:	add	x1, x1, #0x60c
  41491c:	bl	401b00 <__isoc99_sscanf@plt>
  414920:	ldr	d0, [sp, #80]
  414924:	fcmp	d0, d8
  414928:	b.ls	414ad8 <printf@plt+0x12df8>  // b.plast
  41492c:	cmp	w0, #0x1
  414930:	b.ne	414ad8 <printf@plt+0x12df8>  // b.any
  414934:	fcmp	d0, d9
  414938:	b.ge	414ad8 <printf@plt+0x12df8>  // b.tcont
  41493c:	str	d0, [x19, #48]
  414940:	b	4147d8 <printf@plt+0x12af8>
  414944:	mov	x0, xzr
  414948:	mov	x1, x21
  41494c:	bl	401a00 <strtok@plt>
  414950:	cbz	x0, 4147d8 <printf@plt+0x12af8>
  414954:	mov	x26, x0
  414958:	mov	x0, x26
  41495c:	mov	x1, x27
  414960:	bl	401ba0 <strcmp@plt>
  414964:	cbz	w0, 4147d8 <printf@plt+0x12af8>
  414968:	mov	x0, x26
  41496c:	mov	x1, x20
  414970:	bl	401ba0 <strcmp@plt>
  414974:	cbz	w0, 4149c8 <printf@plt+0x12ce8>
  414978:	mov	x0, x26
  41497c:	mov	x1, x24
  414980:	bl	401ba0 <strcmp@plt>
  414984:	cbz	w0, 4149d0 <printf@plt+0x12cf0>
  414988:	mov	x0, x26
  41498c:	mov	x1, x28
  414990:	bl	401ba0 <strcmp@plt>
  414994:	cbz	w0, 4149d8 <printf@plt+0x12cf8>
  414998:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  41499c:	mov	x0, x26
  4149a0:	add	x1, x1, #0x63b
  4149a4:	bl	401ba0 <strcmp@plt>
  4149a8:	cbz	w0, 4149e0 <printf@plt+0x12d00>
  4149ac:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4149b0:	mov	x0, x26
  4149b4:	add	x1, x1, #0x63f
  4149b8:	bl	401ba0 <strcmp@plt>
  4149bc:	cbnz	w0, 414efc <printf@plt+0x1321c>
  4149c0:	mov	w8, #0x10                  	// #16
  4149c4:	b	4149e4 <printf@plt+0x12d04>
  4149c8:	mov	w8, #0x1                   	// #1
  4149cc:	b	4149e4 <printf@plt+0x12d04>
  4149d0:	mov	w8, #0x2                   	// #2
  4149d4:	b	4149e4 <printf@plt+0x12d04>
  4149d8:	mov	w8, #0x4                   	// #4
  4149dc:	b	4149e4 <printf@plt+0x12d04>
  4149e0:	mov	w8, #0x8                   	// #8
  4149e4:	ldr	w9, [x19, #8]
  4149e8:	mov	x0, xzr
  4149ec:	mov	x1, x21
  4149f0:	orr	w8, w9, w8
  4149f4:	str	w8, [x19, #8]
  4149f8:	bl	401a00 <strtok@plt>
  4149fc:	mov	x26, x0
  414a00:	cbnz	x0, 414958 <printf@plt+0x12c78>
  414a04:	b	4147d8 <printf@plt+0x12af8>
  414a08:	mov	x0, xzr
  414a0c:	mov	x1, x21
  414a10:	bl	401a00 <strtok@plt>
  414a14:	cbz	x0, 414f48 <printf@plt+0x13268>
  414a18:	mov	x26, x0
  414a1c:	bl	4018f0 <strlen@plt>
  414a20:	add	x0, x0, #0x1
  414a24:	bl	401890 <_Znam@plt>
  414a28:	mov	x1, x26
  414a2c:	str	x0, [x19, #40]
  414a30:	bl	4019f0 <strcpy@plt>
  414a34:	b	4147d8 <printf@plt+0x12af8>
  414a38:	mov	w8, #0x1                   	// #1
  414a3c:	str	w8, [x19, #28]
  414a40:	b	4147d8 <printf@plt+0x12af8>
  414a44:	cbnz	x20, 414a68 <printf@plt+0x12d88>
  414a48:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  414a4c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414a50:	add	x1, x1, #0xa80
  414a54:	add	x0, x0, #0x591
  414a58:	mov	x2, x1
  414a5c:	mov	x3, x1
  414a60:	b	414a9c <printf@plt+0x12dbc>
  414a64:	cbz	x20, 414a78 <printf@plt+0x12d98>
  414a68:	mov	w19, wzr
  414a6c:	mov	w8, #0x1                   	// #1
  414a70:	str	w8, [x20]
  414a74:	b	415228 <printf@plt+0x13548>
  414a78:	ldr	x1, [x19, #32]
  414a7c:	sub	x0, x29, #0x38
  414a80:	bl	412d00 <printf@plt+0x11020>
  414a84:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x2178>
  414a88:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414a8c:	add	x2, x2, #0xa80
  414a90:	add	x0, x0, #0x5b6
  414a94:	sub	x1, x29, #0x38
  414a98:	mov	x3, x2
  414a9c:	bl	412f50 <printf@plt+0x11270>
  414aa0:	mov	w19, wzr
  414aa4:	b	415228 <printf@plt+0x13548>
  414aa8:	ldur	w8, [x29, #-28]
  414aac:	cbnz	w8, 41521c <printf@plt+0x1353c>
  414ab0:	ldur	x0, [x29, #-48]
  414ab4:	ldur	w1, [x29, #-40]
  414ab8:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  414abc:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414ac0:	add	x3, x3, #0xa80
  414ac4:	add	x2, x2, #0x5e0
  414ac8:	mov	x4, x3
  414acc:	mov	x5, x3
  414ad0:	bl	412fec <printf@plt+0x1130c>
  414ad4:	b	41521c <printf@plt+0x1353c>
  414ad8:	add	x0, sp, #0x60
  414adc:	mov	x1, x26
  414ae0:	bl	412d00 <printf@plt+0x11020>
  414ae4:	ldur	w8, [x29, #-28]
  414ae8:	cbnz	w8, 41521c <printf@plt+0x1353c>
  414aec:	ldur	x0, [x29, #-48]
  414af0:	ldur	w1, [x29, #-40]
  414af4:	adrp	x4, 437000 <stderr@@GLIBC_2.17+0x2178>
  414af8:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414afc:	add	x4, x4, #0xa80
  414b00:	add	x2, x2, #0x610
  414b04:	add	x3, sp, #0x60
  414b08:	mov	x5, x4
  414b0c:	bl	412fec <printf@plt+0x1130c>
  414b10:	b	41521c <printf@plt+0x1353c>
  414b14:	cbz	x26, 414e4c <printf@plt+0x1316c>
  414b18:	add	x8, sp, #0x60
  414b1c:	add	x9, x8, #0x14
  414b20:	adrp	x21, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414b24:	adrp	x22, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414b28:	adrp	x25, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414b2c:	adrp	x28, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414b30:	str	x9, [sp, #32]
  414b34:	add	x9, x8, #0x18
  414b38:	mov	w24, wzr
  414b3c:	add	x21, x21, #0x694
  414b40:	add	x22, x22, #0x5d0
  414b44:	add	x25, x25, #0x708
  414b48:	add	x28, x28, #0x732
  414b4c:	add	x27, x8, #0xc
  414b50:	add	x23, x8, #0x10
  414b54:	str	x9, [sp, #24]
  414b58:	add	x9, x8, #0x1c
  414b5c:	add	x8, x8, #0x8
  414b60:	stur	wzr, [x29, #-32]
  414b64:	stp	x8, x9, [sp, #8]
  414b68:	mov	x0, x26
  414b6c:	mov	x1, x21
  414b70:	bl	401ba0 <strcmp@plt>
  414b74:	cbz	w0, 414d6c <printf@plt+0x1308c>
  414b78:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414b7c:	mov	x0, x26
  414b80:	add	x1, x1, #0x69e
  414b84:	bl	401ba0 <strcmp@plt>
  414b88:	cbnz	w0, 415044 <printf@plt+0x13364>
  414b8c:	ldr	w8, [sp, #44]
  414b90:	cbnz	w8, 414f40 <printf@plt+0x13260>
  414b94:	mov	x20, xzr
  414b98:	sub	x0, x29, #0x38
  414b9c:	bl	413234 <printf@plt+0x11554>
  414ba0:	cbz	w0, 414e10 <printf@plt+0x13130>
  414ba4:	ldur	x0, [x29, #-24]
  414ba8:	mov	x1, x22
  414bac:	bl	401a00 <strtok@plt>
  414bb0:	cbz	x0, 414b98 <printf@plt+0x12eb8>
  414bb4:	mov	x26, x0
  414bb8:	mov	x0, xzr
  414bbc:	mov	x1, x22
  414bc0:	bl	401a00 <strtok@plt>
  414bc4:	cbz	x0, 414e14 <printf@plt+0x13134>
  414bc8:	ldrb	w8, [x0]
  414bcc:	cmp	w8, #0x22
  414bd0:	b.ne	414c04 <printf@plt+0x12f24>  // b.any
  414bd4:	cbz	x20, 414f78 <printf@plt+0x13298>
  414bd8:	mov	x0, x26
  414bdc:	mov	x1, x25
  414be0:	bl	401ba0 <strcmp@plt>
  414be4:	cbz	w0, 414fa8 <printf@plt+0x132c8>
  414be8:	mov	x0, x26
  414bec:	bl	417ec4 <printf@plt+0x161e4>
  414bf0:	mov	x1, x0
  414bf4:	mov	x0, x19
  414bf8:	mov	x2, x20
  414bfc:	bl	41461c <printf@plt+0x1293c>
  414c00:	b	414b98 <printf@plt+0x12eb8>
  414c04:	ldp	x2, x7, [sp, #8]
  414c08:	ldp	x5, x6, [sp, #24]
  414c0c:	mov	x1, x28
  414c10:	mov	x3, x27
  414c14:	mov	x4, x23
  414c18:	stp	xzr, xzr, [x27]
  414c1c:	str	wzr, [x27, #16]
  414c20:	bl	401b00 <__isoc99_sscanf@plt>
  414c24:	cmp	w0, #0x0
  414c28:	b.le	4150b0 <printf@plt+0x133d0>
  414c2c:	mov	x0, xzr
  414c30:	mov	x1, x22
  414c34:	bl	401a00 <strtok@plt>
  414c38:	cbz	x0, 4150ec <printf@plt+0x1340c>
  414c3c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414c40:	add	x2, sp, #0x4c
  414c44:	add	x1, x1, #0x741
  414c48:	bl	401b00 <__isoc99_sscanf@plt>
  414c4c:	cmp	w0, #0x1
  414c50:	b.ne	415128 <printf@plt+0x13448>  // b.any
  414c54:	ldr	w1, [sp, #76]
  414c58:	cmp	w1, #0x100
  414c5c:	b.cs	415164 <printf@plt+0x13484>  // b.hs, b.nlast
  414c60:	strb	w1, [sp, #96]
  414c64:	mov	x0, xzr
  414c68:	mov	x1, x22
  414c6c:	bl	401a00 <strtok@plt>
  414c70:	cbz	x0, 41519c <printf@plt+0x134bc>
  414c74:	add	x1, sp, #0x40
  414c78:	mov	w2, wzr
  414c7c:	mov	x20, x0
  414c80:	bl	401980 <strtol@plt>
  414c84:	str	w0, [sp, #100]
  414c88:	cbnz	w0, 414c98 <printf@plt+0x12fb8>
  414c8c:	ldr	x8, [sp, #64]
  414c90:	cmp	x8, x20
  414c94:	b.eq	4151d8 <printf@plt+0x134f8>  // b.none
  414c98:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  414c9c:	ldr	w8, [x8, #2776]
  414ca0:	cbz	w8, 414cbc <printf@plt+0x12fdc>
  414ca4:	bl	401b80 <wcwidth@plt>
  414ca8:	cmp	w0, #0x2
  414cac:	b.lt	414cbc <printf@plt+0x12fdc>  // b.tstop
  414cb0:	ldr	w8, [sp, #104]
  414cb4:	mul	w8, w8, w0
  414cb8:	str	w8, [sp, #104]
  414cbc:	mov	x0, xzr
  414cc0:	mov	x1, x22
  414cc4:	bl	401a00 <strtok@plt>
  414cc8:	cbz	x0, 414d00 <printf@plt+0x13020>
  414ccc:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  414cd0:	add	x1, x1, #0xd7b
  414cd4:	mov	x20, x0
  414cd8:	bl	401ba0 <strcmp@plt>
  414cdc:	cbz	w0, 414cfc <printf@plt+0x1301c>
  414ce0:	mov	x0, x20
  414ce4:	bl	4018f0 <strlen@plt>
  414ce8:	add	x0, x0, #0x1
  414cec:	bl	401890 <_Znam@plt>
  414cf0:	mov	x1, x20
  414cf4:	bl	4019f0 <strcpy@plt>
  414cf8:	b	414d00 <printf@plt+0x13020>
  414cfc:	mov	x0, xzr
  414d00:	str	x0, [sp, #128]
  414d04:	mov	x0, x26
  414d08:	mov	x1, x25
  414d0c:	bl	401ba0 <strcmp@plt>
  414d10:	cbz	w0, 414d4c <printf@plt+0x1306c>
  414d14:	mov	x0, x26
  414d18:	bl	417ec4 <printf@plt+0x161e4>
  414d1c:	mov	x20, x0
  414d20:	add	x2, sp, #0x60
  414d24:	mov	x0, x19
  414d28:	mov	x1, x20
  414d2c:	bl	41453c <printf@plt+0x1285c>
  414d30:	ldr	w0, [sp, #100]
  414d34:	bl	417e00 <printf@plt+0x16120>
  414d38:	mov	x1, x0
  414d3c:	mov	x0, x19
  414d40:	mov	x2, x20
  414d44:	bl	41461c <printf@plt+0x1293c>
  414d48:	b	414b98 <printf@plt+0x12eb8>
  414d4c:	ldr	w0, [sp, #100]
  414d50:	bl	417e00 <printf@plt+0x16120>
  414d54:	mov	x20, x0
  414d58:	add	x2, sp, #0x60
  414d5c:	mov	x0, x19
  414d60:	mov	x1, x20
  414d64:	bl	41453c <printf@plt+0x1285c>
  414d68:	b	414b98 <printf@plt+0x12eb8>
  414d6c:	ldr	w8, [sp, #44]
  414d70:	cbnz	w8, 414f40 <printf@plt+0x13260>
  414d74:	str	x23, [sp]
  414d78:	mov	x23, x27
  414d7c:	mov	x27, x21
  414d80:	mov	x21, x28
  414d84:	sub	x0, x29, #0x38
  414d88:	bl	413234 <printf@plt+0x11554>
  414d8c:	cbz	w0, 414e38 <printf@plt+0x13158>
  414d90:	ldur	x0, [x29, #-24]
  414d94:	mov	x1, x22
  414d98:	bl	401a00 <strtok@plt>
  414d9c:	cbz	x0, 414d84 <printf@plt+0x130a4>
  414da0:	mov	x26, x0
  414da4:	mov	x0, xzr
  414da8:	mov	x1, x22
  414dac:	bl	401a00 <strtok@plt>
  414db0:	cbz	x0, 414e24 <printf@plt+0x13144>
  414db4:	mov	x20, x0
  414db8:	mov	x0, xzr
  414dbc:	mov	x1, x22
  414dc0:	bl	401a00 <strtok@plt>
  414dc4:	cbz	x0, 414fd8 <printf@plt+0x132f8>
  414dc8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414dcc:	add	x2, sp, #0x50
  414dd0:	add	x1, x1, #0x741
  414dd4:	mov	x28, x0
  414dd8:	bl	401b00 <__isoc99_sscanf@plt>
  414ddc:	cmp	w0, #0x1
  414de0:	b.ne	415008 <printf@plt+0x13328>  // b.any
  414de4:	mov	x0, x26
  414de8:	bl	417ec4 <printf@plt+0x161e4>
  414dec:	mov	x26, x0
  414df0:	mov	x0, x20
  414df4:	bl	417ec4 <printf@plt+0x161e4>
  414df8:	ldr	w3, [sp, #80]
  414dfc:	mov	x2, x0
  414e00:	mov	x0, x19
  414e04:	mov	x1, x26
  414e08:	bl	414058 <printf@plt+0x12378>
  414e0c:	b	414d84 <printf@plt+0x130a4>
  414e10:	mov	x26, xzr
  414e14:	cbz	x20, 415080 <printf@plt+0x133a0>
  414e18:	mov	w24, #0x1                   	// #1
  414e1c:	cbnz	x26, 414b68 <printf@plt+0x12e88>
  414e20:	b	414e38 <printf@plt+0x13158>
  414e24:	mov	x28, x21
  414e28:	mov	x21, x27
  414e2c:	mov	x27, x23
  414e30:	ldr	x23, [sp]
  414e34:	cbnz	x26, 414b68 <printf@plt+0x12e88>
  414e38:	mov	x0, x19
  414e3c:	bl	414450 <printf@plt+0x12770>
  414e40:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  414e44:	ldr	w8, [x8, #2776]
  414e48:	b	414e5c <printf@plt+0x1317c>
  414e4c:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  414e50:	ldr	w8, [x8, #2776]
  414e54:	cbz	w8, 414e9c <printf@plt+0x131bc>
  414e58:	mov	w24, wzr
  414e5c:	orr	w8, w8, w24
  414e60:	cbz	w8, 414ecc <printf@plt+0x131ec>
  414e64:	ldr	w8, [x19, #24]
  414e68:	cbnz	w8, 414f40 <printf@plt+0x13260>
  414e6c:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  414e70:	adrp	x10, 433000 <_Znam@GLIBCXX_3.4>
  414e74:	adrp	x9, 437000 <stderr@@GLIBC_2.17+0x2178>
  414e78:	ldr	w0, [x8, #2732]
  414e7c:	ldr	w8, [x10, #592]
  414e80:	ldr	w3, [x19, #56]
  414e84:	ldr	w1, [x9, #2728]
  414e88:	mov	w9, #0xd8                  	// #216
  414e8c:	mul	w2, w8, w9
  414e90:	cbz	w3, 414f38 <printf@plt+0x13258>
  414e94:	bl	415510 <printf@plt+0x13830>
  414e98:	b	414f3c <printf@plt+0x1325c>
  414e9c:	ldur	w8, [x29, #-28]
  414ea0:	cbnz	w8, 41521c <printf@plt+0x1353c>
  414ea4:	ldur	x0, [x29, #-48]
  414ea8:	ldur	w1, [x29, #-40]
  414eac:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  414eb0:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414eb4:	add	x3, x3, #0xa80
  414eb8:	add	x2, x2, #0x6a6
  414ebc:	mov	x4, x3
  414ec0:	mov	x5, x3
  414ec4:	bl	412fec <printf@plt+0x1130c>
  414ec8:	b	41521c <printf@plt+0x1353c>
  414ecc:	ldur	w8, [x29, #-28]
  414ed0:	cbnz	w8, 41521c <printf@plt+0x1353c>
  414ed4:	ldur	x0, [x29, #-48]
  414ed8:	ldur	w1, [x29, #-40]
  414edc:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  414ee0:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414ee4:	add	x3, x3, #0xa80
  414ee8:	add	x2, x2, #0x851
  414eec:	mov	x4, x3
  414ef0:	mov	x5, x3
  414ef4:	bl	412fec <printf@plt+0x1130c>
  414ef8:	b	41521c <printf@plt+0x1353c>
  414efc:	add	x0, sp, #0x60
  414f00:	mov	x1, x26
  414f04:	bl	412d00 <printf@plt+0x11020>
  414f08:	ldur	w8, [x29, #-28]
  414f0c:	cbnz	w8, 41521c <printf@plt+0x1353c>
  414f10:	ldur	x0, [x29, #-48]
  414f14:	ldur	w1, [x29, #-40]
  414f18:	adrp	x4, 437000 <stderr@@GLIBC_2.17+0x2178>
  414f1c:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414f20:	add	x4, x4, #0xa80
  414f24:	add	x2, x2, #0x643
  414f28:	add	x3, sp, #0x60
  414f2c:	mov	x5, x4
  414f30:	bl	412fec <printf@plt+0x1130c>
  414f34:	b	41521c <printf@plt+0x1353c>
  414f38:	bl	4155b4 <printf@plt+0x138d4>
  414f3c:	str	w0, [x19, #24]
  414f40:	mov	w19, #0x1                   	// #1
  414f44:	b	415220 <printf@plt+0x13540>
  414f48:	ldur	w8, [x29, #-28]
  414f4c:	cbnz	w8, 41521c <printf@plt+0x1353c>
  414f50:	ldur	x0, [x29, #-48]
  414f54:	ldur	w1, [x29, #-40]
  414f58:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  414f5c:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414f60:	add	x3, x3, #0xa80
  414f64:	add	x2, x2, #0x66b
  414f68:	mov	x4, x3
  414f6c:	mov	x5, x3
  414f70:	bl	412fec <printf@plt+0x1130c>
  414f74:	b	41521c <printf@plt+0x1353c>
  414f78:	ldur	w8, [x29, #-28]
  414f7c:	cbnz	w8, 41521c <printf@plt+0x1353c>
  414f80:	ldur	x0, [x29, #-48]
  414f84:	ldur	w1, [x29, #-40]
  414f88:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  414f8c:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414f90:	add	x3, x3, #0xa80
  414f94:	add	x2, x2, #0x6e7
  414f98:	mov	x4, x3
  414f9c:	mov	x5, x3
  414fa0:	bl	412fec <printf@plt+0x1130c>
  414fa4:	b	41521c <printf@plt+0x1353c>
  414fa8:	ldur	w8, [x29, #-28]
  414fac:	cbnz	w8, 41521c <printf@plt+0x1353c>
  414fb0:	ldur	x0, [x29, #-48]
  414fb4:	ldur	w1, [x29, #-40]
  414fb8:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  414fbc:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414fc0:	add	x3, x3, #0xa80
  414fc4:	add	x2, x2, #0x70c
  414fc8:	mov	x4, x3
  414fcc:	mov	x5, x3
  414fd0:	bl	412fec <printf@plt+0x1130c>
  414fd4:	b	41521c <printf@plt+0x1353c>
  414fd8:	ldur	w8, [x29, #-28]
  414fdc:	cbnz	w8, 41521c <printf@plt+0x1353c>
  414fe0:	ldur	x0, [x29, #-48]
  414fe4:	ldur	w1, [x29, #-40]
  414fe8:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  414fec:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  414ff0:	add	x3, x3, #0xa80
  414ff4:	add	x2, x2, #0x6be
  414ff8:	mov	x4, x3
  414ffc:	mov	x5, x3
  415000:	bl	412fec <printf@plt+0x1130c>
  415004:	b	41521c <printf@plt+0x1353c>
  415008:	add	x0, sp, #0x60
  41500c:	mov	x1, x28
  415010:	bl	412d00 <printf@plt+0x11020>
  415014:	ldur	w8, [x29, #-28]
  415018:	cbnz	w8, 41521c <printf@plt+0x1353c>
  41501c:	ldur	x0, [x29, #-48]
  415020:	ldur	w1, [x29, #-40]
  415024:	adrp	x4, 437000 <stderr@@GLIBC_2.17+0x2178>
  415028:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  41502c:	add	x4, x4, #0xa80
  415030:	add	x2, x2, #0x6d2
  415034:	add	x3, sp, #0x60
  415038:	mov	x5, x4
  41503c:	bl	412fec <printf@plt+0x1130c>
  415040:	b	41521c <printf@plt+0x1353c>
  415044:	add	x0, sp, #0x60
  415048:	mov	x1, x26
  41504c:	bl	412d00 <printf@plt+0x11020>
  415050:	ldur	w8, [x29, #-28]
  415054:	cbnz	w8, 41521c <printf@plt+0x1353c>
  415058:	ldur	x0, [x29, #-48]
  41505c:	ldur	w1, [x29, #-40]
  415060:	adrp	x4, 437000 <stderr@@GLIBC_2.17+0x2178>
  415064:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415068:	add	x4, x4, #0xa80
  41506c:	add	x2, x2, #0x810
  415070:	add	x3, sp, #0x60
  415074:	mov	x5, x4
  415078:	bl	412fec <printf@plt+0x1130c>
  41507c:	b	41521c <printf@plt+0x1353c>
  415080:	ldur	w8, [x29, #-28]
  415084:	cbnz	w8, 41521c <printf@plt+0x1353c>
  415088:	ldur	x0, [x29, #-48]
  41508c:	ldur	w1, [x29, #-40]
  415090:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  415094:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415098:	add	x3, x3, #0xa80
  41509c:	add	x2, x2, #0x7eb
  4150a0:	mov	x4, x3
  4150a4:	mov	x5, x3
  4150a8:	bl	412fec <printf@plt+0x1130c>
  4150ac:	b	41521c <printf@plt+0x1353c>
  4150b0:	add	x0, sp, #0x50
  4150b4:	mov	x1, x26
  4150b8:	bl	412d00 <printf@plt+0x11020>
  4150bc:	ldur	w8, [x29, #-28]
  4150c0:	cbnz	w8, 41521c <printf@plt+0x1353c>
  4150c4:	ldur	x0, [x29, #-48]
  4150c8:	ldur	w1, [x29, #-40]
  4150cc:	adrp	x4, 437000 <stderr@@GLIBC_2.17+0x2178>
  4150d0:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4150d4:	add	x4, x4, #0xa80
  4150d8:	add	x2, x2, #0x744
  4150dc:	add	x3, sp, #0x50
  4150e0:	mov	x5, x4
  4150e4:	bl	412fec <printf@plt+0x1130c>
  4150e8:	b	41521c <printf@plt+0x1353c>
  4150ec:	add	x0, sp, #0x50
  4150f0:	mov	x1, x26
  4150f4:	bl	412d00 <printf@plt+0x11020>
  4150f8:	ldur	w8, [x29, #-28]
  4150fc:	cbnz	w8, 41521c <printf@plt+0x1353c>
  415100:	ldur	x0, [x29, #-48]
  415104:	ldur	w1, [x29, #-40]
  415108:	adrp	x4, 437000 <stderr@@GLIBC_2.17+0x2178>
  41510c:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415110:	add	x4, x4, #0xa80
  415114:	add	x2, x2, #0x757
  415118:	add	x3, sp, #0x50
  41511c:	mov	x5, x4
  415120:	bl	412fec <printf@plt+0x1130c>
  415124:	b	41521c <printf@plt+0x1353c>
  415128:	add	x0, sp, #0x50
  41512c:	mov	x1, x26
  415130:	bl	412d00 <printf@plt+0x11020>
  415134:	ldur	w8, [x29, #-28]
  415138:	cbnz	w8, 41521c <printf@plt+0x1353c>
  41513c:	ldur	x0, [x29, #-48]
  415140:	ldur	w1, [x29, #-40]
  415144:	adrp	x4, 437000 <stderr@@GLIBC_2.17+0x2178>
  415148:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  41514c:	add	x4, x4, #0xa80
  415150:	add	x2, x2, #0x777
  415154:	add	x3, sp, #0x50
  415158:	mov	x5, x4
  41515c:	bl	412fec <printf@plt+0x1130c>
  415160:	b	41521c <printf@plt+0x1353c>
  415164:	add	x0, sp, #0x50
  415168:	bl	412d28 <printf@plt+0x11048>
  41516c:	ldur	w8, [x29, #-28]
  415170:	cbnz	w8, 41521c <printf@plt+0x1353c>
  415174:	ldur	x0, [x29, #-48]
  415178:	ldur	w1, [x29, #-40]
  41517c:	adrp	x4, 437000 <stderr@@GLIBC_2.17+0x2178>
  415180:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415184:	add	x4, x4, #0xa80
  415188:	add	x2, x2, #0x793
  41518c:	add	x3, sp, #0x50
  415190:	mov	x5, x4
  415194:	bl	412fec <printf@plt+0x1130c>
  415198:	b	41521c <printf@plt+0x1353c>
  41519c:	add	x0, sp, #0x50
  4151a0:	mov	x1, x26
  4151a4:	bl	412d00 <printf@plt+0x11020>
  4151a8:	ldur	w8, [x29, #-28]
  4151ac:	cbnz	w8, 41521c <printf@plt+0x1353c>
  4151b0:	ldur	x0, [x29, #-48]
  4151b4:	ldur	w1, [x29, #-40]
  4151b8:	adrp	x4, 437000 <stderr@@GLIBC_2.17+0x2178>
  4151bc:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4151c0:	add	x4, x4, #0xa80
  4151c4:	add	x2, x2, #0x7b4
  4151c8:	add	x3, sp, #0x50
  4151cc:	mov	x5, x4
  4151d0:	bl	412fec <printf@plt+0x1130c>
  4151d4:	b	41521c <printf@plt+0x1353c>
  4151d8:	add	x0, sp, #0x50
  4151dc:	mov	x1, x20
  4151e0:	bl	412d00 <printf@plt+0x11020>
  4151e4:	add	x0, sp, #0x30
  4151e8:	mov	x1, x26
  4151ec:	bl	412d00 <printf@plt+0x11020>
  4151f0:	ldur	w8, [x29, #-28]
  4151f4:	cbnz	w8, 41521c <printf@plt+0x1353c>
  4151f8:	ldur	x0, [x29, #-48]
  4151fc:	ldur	w1, [x29, #-40]
  415200:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415204:	adrp	x5, 437000 <stderr@@GLIBC_2.17+0x2178>
  415208:	add	x2, x2, #0x7ca
  41520c:	add	x5, x5, #0xa80
  415210:	add	x3, sp, #0x50
  415214:	add	x4, sp, #0x30
  415218:	bl	412fec <printf@plt+0x1130c>
  41521c:	mov	w19, wzr
  415220:	sub	x0, x29, #0x38
  415224:	bl	4131f0 <printf@plt+0x11510>
  415228:	mov	w0, w19
  41522c:	ldp	x20, x19, [sp, #288]
  415230:	ldp	x22, x21, [sp, #272]
  415234:	ldp	x24, x23, [sp, #256]
  415238:	ldp	x26, x25, [sp, #240]
  41523c:	ldp	x28, x27, [sp, #224]
  415240:	ldp	x29, x30, [sp, #208]
  415244:	ldp	d9, d8, [sp, #192]
  415248:	add	sp, sp, #0x130
  41524c:	ret
  415250:	b	4152b8 <printf@plt+0x135d8>
  415254:	b	4152b8 <printf@plt+0x135d8>
  415258:	b	4152b8 <printf@plt+0x135d8>
  41525c:	b	4152b8 <printf@plt+0x135d8>
  415260:	b	4152b8 <printf@plt+0x135d8>
  415264:	b	4152b8 <printf@plt+0x135d8>
  415268:	b	4152b8 <printf@plt+0x135d8>
  41526c:	b	4152b8 <printf@plt+0x135d8>
  415270:	b	4152b8 <printf@plt+0x135d8>
  415274:	b	4152b8 <printf@plt+0x135d8>
  415278:	b	4152b8 <printf@plt+0x135d8>
  41527c:	b	4152b8 <printf@plt+0x135d8>
  415280:	b	4152b8 <printf@plt+0x135d8>
  415284:	b	4152b8 <printf@plt+0x135d8>
  415288:	b	4152b8 <printf@plt+0x135d8>
  41528c:	b	4152b8 <printf@plt+0x135d8>
  415290:	b	4152b8 <printf@plt+0x135d8>
  415294:	b	4152b8 <printf@plt+0x135d8>
  415298:	b	4152b8 <printf@plt+0x135d8>
  41529c:	b	4152b8 <printf@plt+0x135d8>
  4152a0:	b	4152b8 <printf@plt+0x135d8>
  4152a4:	b	4152b8 <printf@plt+0x135d8>
  4152a8:	b	4152b8 <printf@plt+0x135d8>
  4152ac:	b	4152b8 <printf@plt+0x135d8>
  4152b0:	b	4152b8 <printf@plt+0x135d8>
  4152b4:	b	4152b8 <printf@plt+0x135d8>
  4152b8:	mov	x19, x0
  4152bc:	sub	x0, x29, #0x38
  4152c0:	bl	4131f0 <printf@plt+0x11510>
  4152c4:	mov	x0, x19
  4152c8:	bl	401c50 <_Unwind_Resume@plt>
  4152cc:	sub	sp, sp, #0x190
  4152d0:	stp	x29, x30, [sp, #304]
  4152d4:	stp	x28, x27, [sp, #320]
  4152d8:	stp	x26, x25, [sp, #336]
  4152dc:	stp	x24, x23, [sp, #352]
  4152e0:	stp	x22, x21, [sp, #368]
  4152e4:	stp	x20, x19, [sp, #384]
  4152e8:	add	x29, sp, #0x130
  4152ec:	ldrb	w8, [x0]
  4152f0:	adrp	x27, 437000 <stderr@@GLIBC_2.17+0x2178>
  4152f4:	add	x27, x27, #0x278
  4152f8:	mov	x20, x3
  4152fc:	ldrb	w8, [x27, x8]
  415300:	mov	x21, x2
  415304:	mov	x22, x0
  415308:	mov	x19, x1
  41530c:	cbz	w8, 4153a4 <printf@plt+0x136c4>
  415310:	mov	x24, x22
  415314:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415318:	add	x1, x1, #0x56d
  41531c:	sub	x2, x29, #0x10
  415320:	sub	x3, x29, #0x1c
  415324:	sub	x4, x29, #0x18
  415328:	sub	x5, x29, #0x20
  41532c:	mov	x0, x24
  415330:	bl	401b00 <__isoc99_sscanf@plt>
  415334:	cmp	w0, #0x4
  415338:	mov	w0, wzr
  41533c:	b.ne	41547c <printf@plt+0x1379c>  // b.any
  415340:	ldur	d0, [x29, #-16]
  415344:	fcmp	d0, #0.0
  415348:	b.le	41547c <printf@plt+0x1379c>
  41534c:	ldur	d0, [x29, #-24]
  415350:	fcmp	d0, #0.0
  415354:	b.le	41547c <printf@plt+0x1379c>
  415358:	ldurb	w1, [x29, #-28]
  41535c:	sub	x0, x29, #0x10
  415360:	bl	4136dc <printf@plt+0x119fc>
  415364:	cbz	w0, 41547c <printf@plt+0x1379c>
  415368:	ldurb	w1, [x29, #-32]
  41536c:	sub	x0, x29, #0x18
  415370:	bl	4136dc <printf@plt+0x119fc>
  415374:	cbz	w0, 41547c <printf@plt+0x1379c>
  415378:	cbz	x21, 415384 <printf@plt+0x136a4>
  41537c:	ldur	x8, [x29, #-16]
  415380:	str	x8, [x21]
  415384:	cbz	x20, 415390 <printf@plt+0x136b0>
  415388:	ldur	x8, [x29, #-24]
  41538c:	str	x8, [x20]
  415390:	cbz	x19, 415478 <printf@plt+0x13798>
  415394:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415398:	add	x8, x8, #0x585
  41539c:	str	x8, [x19]
  4153a0:	b	415478 <printf@plt+0x13798>
  4153a4:	add	x8, sp, #0x10
  4153a8:	adrp	x26, 438000 <stderr@@GLIBC_2.17+0x3178>
  4153ac:	mov	w23, #0x1                   	// #1
  4153b0:	add	x26, x26, #0xbb0
  4153b4:	sub	x8, x8, #0x1
  4153b8:	mov	x24, x22
  4153bc:	str	x8, [sp, #8]
  4153c0:	mov	x28, xzr
  4153c4:	ldr	x25, [x26, x28]
  4153c8:	mov	x1, x24
  4153cc:	mov	x0, x25
  4153d0:	bl	401c10 <strcasecmp@plt>
  4153d4:	cbz	w0, 415450 <printf@plt+0x13770>
  4153d8:	add	x28, x28, #0x18
  4153dc:	cmp	x28, #0x3d8
  4153e0:	b.ne	4153c4 <printf@plt+0x136e4>  // b.any
  4153e4:	cbz	w23, 41549c <printf@plt+0x137bc>
  4153e8:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  4153ec:	mov	x0, x22
  4153f0:	add	x1, x1, #0x557
  4153f4:	bl	401b90 <fopen@plt>
  4153f8:	cbz	x0, 41547c <printf@plt+0x1379c>
  4153fc:	mov	x24, x0
  415400:	add	x0, sp, #0x10
  415404:	mov	w1, #0xfe                  	// #254
  415408:	mov	x2, x24
  41540c:	bl	401af0 <fgets_unlocked@plt>
  415410:	mov	x0, x24
  415414:	bl	401950 <fclose@plt>
  415418:	add	x0, sp, #0x10
  41541c:	bl	4018f0 <strlen@plt>
  415420:	ldr	x8, [sp, #8]
  415424:	ldrb	w8, [x8, x0]
  415428:	cmp	w8, #0xa
  41542c:	b.ne	415438 <printf@plt+0x13758>  // b.any
  415430:	ldr	x8, [sp, #8]
  415434:	strb	wzr, [x8, x0]
  415438:	ldrb	w8, [sp, #16]
  41543c:	mov	w23, wzr
  415440:	add	x24, sp, #0x10
  415444:	ldrb	w8, [x27, x8]
  415448:	cbz	w8, 4153c0 <printf@plt+0x136e0>
  41544c:	b	415314 <printf@plt+0x13634>
  415450:	cbz	x21, 415460 <printf@plt+0x13780>
  415454:	add	x8, x26, x28
  415458:	ldr	x8, [x8, #8]
  41545c:	str	x8, [x21]
  415460:	cbz	x20, 415470 <printf@plt+0x13790>
  415464:	add	x8, x26, x28
  415468:	ldr	x8, [x8, #16]
  41546c:	str	x8, [x20]
  415470:	cbz	x19, 415478 <printf@plt+0x13798>
  415474:	str	x25, [x19]
  415478:	mov	w0, #0x1                   	// #1
  41547c:	ldp	x20, x19, [sp, #384]
  415480:	ldp	x22, x21, [sp, #368]
  415484:	ldp	x24, x23, [sp, #352]
  415488:	ldp	x26, x25, [sp, #336]
  41548c:	ldp	x28, x27, [sp, #320]
  415490:	ldp	x29, x30, [sp, #304]
  415494:	add	sp, sp, #0x190
  415498:	ret
  41549c:	mov	w0, wzr
  4154a0:	b	41547c <printf@plt+0x1379c>
  4154a4:	stp	x29, x30, [sp, #-32]!
  4154a8:	stp	x20, x19, [sp, #16]
  4154ac:	mov	x29, sp
  4154b0:	cbz	x0, 4154fc <printf@plt+0x1381c>
  4154b4:	adrp	x20, 437000 <stderr@@GLIBC_2.17+0x2178>
  4154b8:	sub	x19, x0, #0x1
  4154bc:	add	x20, x20, #0x478
  4154c0:	ldrb	w8, [x19, #1]!
  4154c4:	ldrb	w8, [x20, x8]
  4154c8:	cbnz	w8, 4154c0 <printf@plt+0x137e0>
  4154cc:	mov	x0, x19
  4154d0:	bl	4018f0 <strlen@plt>
  4154d4:	add	x9, x19, x0
  4154d8:	mov	x8, x9
  4154dc:	cmp	x9, x19
  4154e0:	b.ls	4154f4 <printf@plt+0x13814>  // b.plast
  4154e4:	mov	x9, x8
  4154e8:	ldrb	w10, [x9, #-1]!
  4154ec:	ldrb	w10, [x20, x10]
  4154f0:	cbnz	w10, 4154d8 <printf@plt+0x137f8>
  4154f4:	strb	wzr, [x8]
  4154f8:	b	415500 <printf@plt+0x13820>
  4154fc:	mov	x19, xzr
  415500:	mov	x0, x19
  415504:	ldp	x20, x19, [sp, #16]
  415508:	ldp	x29, x30, [sp], #32
  41550c:	ret
  415510:	stp	x29, x30, [sp, #-48]!
  415514:	stp	x22, x21, [sp, #16]
  415518:	stp	x20, x19, [sp, #32]
  41551c:	mov	x29, sp
  415520:	mov	w19, w3
  415524:	mov	w21, w2
  415528:	mov	w22, w1
  41552c:	mov	w20, w0
  415530:	tbnz	w1, #31, 41557c <printf@plt+0x1389c>
  415534:	cmp	w21, #0x1
  415538:	b.lt	41557c <printf@plt+0x1389c>  // b.tstop
  41553c:	cmp	w19, #0x0
  415540:	b.le	41557c <printf@plt+0x1389c>
  415544:	cbz	w22, 415590 <printf@plt+0x138b0>
  415548:	scvtf	d0, w20
  41554c:	scvtf	d1, w22
  415550:	adrp	x8, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415554:	fmul	d0, d0, d1
  415558:	ldr	d1, [x8, #1304]
  41555c:	scvtf	d2, w21
  415560:	fdiv	d0, d0, d2
  415564:	scvtf	d2, w19
  415568:	fdiv	d1, d2, d1
  41556c:	fmul	d0, d0, d1
  415570:	tbnz	w20, #31, 415598 <printf@plt+0x138b8>
  415574:	fmov	d1, #5.000000000000000000e-01
  415578:	b	41559c <printf@plt+0x138bc>
  41557c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415580:	add	x1, x1, #0x552
  415584:	mov	w0, #0xfc                  	// #252
  415588:	bl	411fbc <printf@plt+0x102dc>
  41558c:	cbnz	w22, 415548 <printf@plt+0x13868>
  415590:	mov	w0, wzr
  415594:	b	4155a4 <printf@plt+0x138c4>
  415598:	fmov	d1, #-5.000000000000000000e-01
  41559c:	fadd	d0, d0, d1
  4155a0:	fcvtzs	w0, d0
  4155a4:	ldp	x20, x19, [sp, #32]
  4155a8:	ldp	x22, x21, [sp, #16]
  4155ac:	ldp	x29, x30, [sp], #48
  4155b0:	ret
  4155b4:	stp	x29, x30, [sp, #-48]!
  4155b8:	str	x21, [sp, #16]
  4155bc:	stp	x20, x19, [sp, #32]
  4155c0:	mov	x29, sp
  4155c4:	mov	w19, w2
  4155c8:	mov	w20, w1
  4155cc:	mov	w21, w0
  4155d0:	tbnz	w1, #31, 4155dc <printf@plt+0x138fc>
  4155d4:	cmp	w19, #0x0
  4155d8:	b.gt	4155ec <printf@plt+0x1390c>
  4155dc:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4155e0:	add	x1, x1, #0x552
  4155e4:	mov	w0, #0xea                  	// #234
  4155e8:	bl	411fbc <printf@plt+0x102dc>
  4155ec:	cmp	w19, #0x0
  4155f0:	cinc	w8, w19, lt  // lt = tstop
  4155f4:	cbz	w20, 415630 <printf@plt+0x13950>
  4155f8:	asr	w8, w8, #1
  4155fc:	tbnz	w21, #31, 415638 <printf@plt+0x13958>
  415600:	mov	w9, #0x7fffffff            	// #2147483647
  415604:	sub	w9, w9, w8
  415608:	sdiv	w9, w9, w20
  41560c:	cmp	w9, w21
  415610:	b.ge	415678 <printf@plt+0x13998>  // b.tcont
  415614:	scvtf	d0, w21
  415618:	scvtf	d1, w20
  41561c:	scvtf	d2, w19
  415620:	fmul	d0, d0, d1
  415624:	fdiv	d0, d0, d2
  415628:	fmov	d1, #5.000000000000000000e-01
  41562c:	b	415668 <printf@plt+0x13988>
  415630:	mov	w0, wzr
  415634:	b	415680 <printf@plt+0x139a0>
  415638:	mov	w10, #0x80000000            	// #-2147483648
  41563c:	sub	w10, w10, w8
  415640:	neg	w9, w21
  415644:	udiv	w10, w10, w20
  415648:	cmp	w10, w9
  41564c:	b.cs	415674 <printf@plt+0x13994>  // b.hs, b.nlast
  415650:	scvtf	d0, w21
  415654:	scvtf	d1, w20
  415658:	scvtf	d2, w19
  41565c:	fmul	d0, d0, d1
  415660:	fdiv	d0, d0, d2
  415664:	fmov	d1, #-5.000000000000000000e-01
  415668:	fadd	d0, d0, d1
  41566c:	fcvtzs	w0, d0
  415670:	b	415680 <printf@plt+0x139a0>
  415674:	neg	w8, w8
  415678:	madd	w8, w20, w21, w8
  41567c:	sdiv	w0, w8, w19
  415680:	ldp	x20, x19, [sp, #32]
  415684:	ldr	x21, [sp, #16]
  415688:	ldp	x29, x30, [sp], #48
  41568c:	ret
  415690:	sub	sp, sp, #0xc0
  415694:	str	d8, [sp, #80]
  415698:	stp	x29, x30, [sp, #96]
  41569c:	stp	x28, x27, [sp, #112]
  4156a0:	stp	x26, x25, [sp, #128]
  4156a4:	stp	x24, x23, [sp, #144]
  4156a8:	stp	x22, x21, [sp, #160]
  4156ac:	stp	x20, x19, [sp, #176]
  4156b0:	add	x29, sp, #0x50
  4156b4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4156b8:	add	x0, x0, #0x58c
  4156bc:	sub	x1, x29, #0x8
  4156c0:	str	wzr, [x29, #12]
  4156c4:	bl	416214 <printf@plt+0x14534>
  4156c8:	cbz	x0, 415d34 <printf@plt+0x14054>
  4156cc:	adrp	x9, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4156d0:	ldur	x8, [x29, #-8]
  4156d4:	ldr	d0, [x9, #3208]
  4156d8:	adrp	x19, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4156dc:	adrp	x23, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4156e0:	adrp	x24, 437000 <stderr@@GLIBC_2.17+0x2178>
  4156e4:	adrp	x10, 437000 <stderr@@GLIBC_2.17+0x2178>
  4156e8:	add	x19, x19, #0x5d0
  4156ec:	add	x23, x23, #0xb88
  4156f0:	add	x24, x24, #0xab8
  4156f4:	fmov	d8, #5.000000000000000000e-01
  4156f8:	adrp	x22, 437000 <stderr@@GLIBC_2.17+0x2178>
  4156fc:	stp	x8, xzr, [sp, #40]
  415700:	str	xzr, [sp, #64]
  415704:	str	d0, [sp, #56]
  415708:	str	x0, [sp, #32]
  41570c:	str	wzr, [x10, #2728]
  415710:	add	x0, sp, #0x20
  415714:	bl	413234 <printf@plt+0x11554>
  415718:	cbz	w0, 415d88 <printf@plt+0x140a8>
  41571c:	ldr	x0, [sp, #64]
  415720:	mov	x1, x19
  415724:	bl	401a00 <strtok@plt>
  415728:	mov	x27, x0
  41572c:	mov	x25, xzr
  415730:	mov	w21, wzr
  415734:	mov	x20, x23
  415738:	ldr	x0, [x20], #16
  41573c:	mov	x1, x27
  415740:	bl	401ba0 <strcmp@plt>
  415744:	cmp	w0, #0x0
  415748:	csinc	w21, w21, wzr, ne  // ne = any
  41574c:	cmp	x25, #0x8
  415750:	b.hi	41575c <printf@plt+0x13a7c>  // b.pmore
  415754:	add	x25, x25, #0x1
  415758:	cbz	w21, 415738 <printf@plt+0x13a58>
  41575c:	cbz	w21, 415790 <printf@plt+0x13ab0>
  415760:	mov	x0, xzr
  415764:	mov	x1, x19
  415768:	bl	401a00 <strtok@plt>
  41576c:	cbz	x0, 415e20 <printf@plt+0x14140>
  415770:	ldur	x2, [x20, #-8]
  415774:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415778:	add	x1, x1, #0x741
  41577c:	mov	x28, x0
  415780:	bl	401b00 <__isoc99_sscanf@plt>
  415784:	cmp	w0, #0x1
  415788:	b.eq	415710 <printf@plt+0x13a30>  // b.none
  41578c:	b	415e5c <printf@plt+0x1417c>
  415790:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415794:	add	x0, x0, #0x8b1
  415798:	mov	x1, x27
  41579c:	bl	401ba0 <strcmp@plt>
  4157a0:	cbz	w0, 4158c4 <printf@plt+0x13be4>
  4157a4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4157a8:	add	x0, x0, #0x941
  4157ac:	mov	x1, x27
  4157b0:	bl	401ba0 <strcmp@plt>
  4157b4:	adrp	x25, 437000 <stderr@@GLIBC_2.17+0x2178>
  4157b8:	cbz	w0, 4158f8 <printf@plt+0x13c18>
  4157bc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4157c0:	add	x0, x0, #0x947
  4157c4:	mov	x1, x27
  4157c8:	bl	401ba0 <strcmp@plt>
  4157cc:	cbz	w0, 4159d0 <printf@plt+0x13cf0>
  4157d0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4157d4:	add	x0, x0, #0x987
  4157d8:	mov	x1, x27
  4157dc:	bl	401ba0 <strcmp@plt>
  4157e0:	cbz	w0, 415a08 <printf@plt+0x13d28>
  4157e4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4157e8:	add	x0, x0, #0x99b
  4157ec:	mov	x1, x27
  4157f0:	bl	401ba0 <strcmp@plt>
  4157f4:	cbz	w0, 415a54 <printf@plt+0x13d74>
  4157f8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4157fc:	add	x0, x0, #0x9fb
  415800:	mov	x1, x27
  415804:	bl	401ba0 <strcmp@plt>
  415808:	cbz	w0, 415a64 <printf@plt+0x13d84>
  41580c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415810:	add	x0, x0, #0xa01
  415814:	mov	x1, x27
  415818:	bl	401ba0 <strcmp@plt>
  41581c:	cbz	w0, 415b98 <printf@plt+0x13eb8>
  415820:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415824:	add	x0, x0, #0xa08
  415828:	mov	x1, x27
  41582c:	bl	401ba0 <strcmp@plt>
  415830:	cbz	w0, 415cb0 <printf@plt+0x13fd0>
  415834:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415838:	add	x0, x0, #0xa11
  41583c:	mov	x1, x27
  415840:	bl	401ba0 <strcmp@plt>
  415844:	cbz	w0, 415cc0 <printf@plt+0x13fe0>
  415848:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  41584c:	add	x0, x0, #0xa2a
  415850:	mov	x1, x27
  415854:	bl	401ba0 <strcmp@plt>
  415858:	cbz	w0, 415cd0 <printf@plt+0x13ff0>
  41585c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415860:	add	x0, x0, #0xa32
  415864:	mov	x1, x27
  415868:	bl	401ba0 <strcmp@plt>
  41586c:	cbz	w0, 415ce0 <printf@plt+0x14000>
  415870:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415874:	add	x0, x0, #0x69e
  415878:	mov	x1, x27
  41587c:	bl	401ba0 <strcmp@plt>
  415880:	cbz	w0, 415d88 <printf@plt+0x140a8>
  415884:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  415888:	ldr	x8, [x8, #2824]
  41588c:	cbz	x8, 415710 <printf@plt+0x13a30>
  415890:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  415894:	mov	x0, xzr
  415898:	add	x1, x1, #0xa1d
  41589c:	bl	401a00 <strtok@plt>
  4158a0:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  4158a4:	ldr	x20, [x8, #2824]
  4158a8:	bl	4154a4 <printf@plt+0x137c4>
  4158ac:	ldr	x2, [sp, #40]
  4158b0:	ldr	w3, [sp, #48]
  4158b4:	mov	x1, x0
  4158b8:	mov	x0, x27
  4158bc:	blr	x20
  4158c0:	b	415710 <printf@plt+0x13a30>
  4158c4:	mov	x0, xzr
  4158c8:	mov	x1, x19
  4158cc:	bl	401a00 <strtok@plt>
  4158d0:	cbz	x0, 415f94 <printf@plt+0x142b4>
  4158d4:	mov	x27, x0
  4158d8:	bl	4018f0 <strlen@plt>
  4158dc:	add	x0, x0, #0x1
  4158e0:	bl	401890 <_Znam@plt>
  4158e4:	mov	x1, x27
  4158e8:	bl	4019f0 <strcpy@plt>
  4158ec:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  4158f0:	str	x0, [x8, #2808]
  4158f4:	b	415710 <printf@plt+0x13a30>
  4158f8:	mov	x0, xzr
  4158fc:	mov	x1, x19
  415900:	bl	401a00 <strtok@plt>
  415904:	mov	x27, x0
  415908:	cbz	x0, 415f28 <printf@plt+0x14248>
  41590c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415910:	add	x2, x29, #0xc
  415914:	mov	x0, x27
  415918:	add	x1, x1, #0x741
  41591c:	bl	401b00 <__isoc99_sscanf@plt>
  415920:	cmp	w0, #0x1
  415924:	b.ne	415f28 <printf@plt+0x14248>  // b.any
  415928:	ldr	w8, [x29, #12]
  41592c:	cmp	w8, #0x0
  415930:	b.le	415f28 <printf@plt+0x14248>
  415934:	add	w8, w8, #0x1
  415938:	sbfiz	x0, x8, #3, #32
  41593c:	bl	401890 <_Znam@plt>
  415940:	str	x0, [x25, #2792]
  415944:	mov	x0, xzr
  415948:	mov	x1, x19
  41594c:	bl	401a00 <strtok@plt>
  415950:	mov	x27, x0
  415954:	mov	x21, xzr
  415958:	cbnz	x27, 41597c <printf@plt+0x13c9c>
  41595c:	add	x0, sp, #0x20
  415960:	bl	413234 <printf@plt+0x11554>
  415964:	cbz	w0, 415d58 <printf@plt+0x14078>
  415968:	ldr	x0, [sp, #64]
  41596c:	mov	x1, x19
  415970:	bl	401a00 <strtok@plt>
  415974:	cbz	x0, 41595c <printf@plt+0x13c7c>
  415978:	mov	x27, x0
  41597c:	mov	x0, x27
  415980:	bl	4018f0 <strlen@plt>
  415984:	add	x0, x0, #0x1
  415988:	bl	401890 <_Znam@plt>
  41598c:	mov	x1, x27
  415990:	bl	4019f0 <strcpy@plt>
  415994:	ldr	x8, [x25, #2792]
  415998:	mov	x1, x19
  41599c:	str	x0, [x8, x21, lsl #3]
  4159a0:	ldrsw	x20, [x29, #12]
  4159a4:	mov	x0, xzr
  4159a8:	add	x21, x21, #0x1
  4159ac:	bl	401a00 <strtok@plt>
  4159b0:	cmp	x21, x20
  4159b4:	mov	x27, x0
  4159b8:	b.lt	415958 <printf@plt+0x13c78>  // b.tstop
  4159bc:	cbnz	x27, 4160f0 <printf@plt+0x14410>
  4159c0:	ldr	x8, [x25, #2792]
  4159c4:	ldrsw	x9, [x29, #12]
  4159c8:	str	xzr, [x8, x9, lsl #3]
  4159cc:	b	415710 <printf@plt+0x13a30>
  4159d0:	mov	x0, xzr
  4159d4:	mov	x1, x19
  4159d8:	bl	401a00 <strtok@plt>
  4159dc:	cbz	x0, 416060 <printf@plt+0x14380>
  4159e0:	add	x2, sp, #0x8
  4159e4:	add	x3, sp, #0x10
  4159e8:	mov	x1, x24
  4159ec:	bl	4152cc <printf@plt+0x135ec>
  4159f0:	cbnz	w0, 415a18 <printf@plt+0x13d38>
  4159f4:	mov	x0, xzr
  4159f8:	mov	x1, x19
  4159fc:	bl	401a00 <strtok@plt>
  415a00:	cbnz	x0, 4159e0 <printf@plt+0x13d00>
  415a04:	b	415df0 <printf@plt+0x14110>
  415a08:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  415a0c:	mov	w9, #0x1                   	// #1
  415a10:	str	w9, [x8, #2768]
  415a14:	b	415710 <printf@plt+0x13a30>
  415a18:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  415a1c:	ldr	w8, [x8, #2728]
  415a20:	ldp	d1, d0, [sp, #8]
  415a24:	adrp	x10, 437000 <stderr@@GLIBC_2.17+0x2178>
  415a28:	scvtf	d2, w8
  415a2c:	fmul	d0, d0, d2
  415a30:	fmul	d1, d1, d2
  415a34:	fadd	d0, d0, d8
  415a38:	fadd	d1, d1, d8
  415a3c:	fcvtzs	w8, d0
  415a40:	fcvtzs	w9, d1
  415a44:	str	w8, [x10, #2736]
  415a48:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  415a4c:	str	w9, [x8, #2740]
  415a50:	b	415710 <printf@plt+0x13a30>
  415a54:	mov	w8, #0x1                   	// #1
  415a58:	adrp	x9, 437000 <stderr@@GLIBC_2.17+0x2178>
  415a5c:	str	w8, [x9, #2764]
  415a60:	b	415710 <printf@plt+0x13a30>
  415a64:	mov	w0, #0x40                  	// #64
  415a68:	bl	401890 <_Znam@plt>
  415a6c:	mov	x28, xzr
  415a70:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  415a74:	mov	w21, #0x10                  	// #16
  415a78:	str	x0, [x8, #2800]
  415a7c:	mov	x0, xzr
  415a80:	mov	x1, x19
  415a84:	bl	401a00 <strtok@plt>
  415a88:	mov	x27, x0
  415a8c:	cbnz	x0, 415ab0 <printf@plt+0x13dd0>
  415a90:	add	x0, sp, #0x20
  415a94:	bl	413234 <printf@plt+0x11554>
  415a98:	cbz	w0, 415ec8 <printf@plt+0x141e8>
  415a9c:	ldr	x0, [sp, #64]
  415aa0:	mov	x1, x19
  415aa4:	bl	401a00 <strtok@plt>
  415aa8:	cbz	x0, 415a90 <printf@plt+0x13db0>
  415aac:	mov	x27, x0
  415ab0:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415ab4:	add	x2, sp, #0x8
  415ab8:	add	x3, x29, #0x8
  415abc:	mov	x0, x27
  415ac0:	add	x1, x1, #0x9d2
  415ac4:	bl	401b00 <__isoc99_sscanf@plt>
  415ac8:	cmp	w0, #0x1
  415acc:	b.eq	415ae4 <printf@plt+0x13e04>  // b.none
  415ad0:	cmp	w0, #0x2
  415ad4:	b.ne	415ff4 <printf@plt+0x14314>  // b.any
  415ad8:	ldr	w25, [sp, #8]
  415adc:	ldr	w8, [x29, #8]
  415ae0:	b	415af0 <printf@plt+0x13e10>
  415ae4:	ldr	w8, [sp, #8]
  415ae8:	mov	w25, w8
  415aec:	str	w8, [x29, #8]
  415af0:	tbnz	w25, #31, 415ff4 <printf@plt+0x14314>
  415af4:	cmp	w25, w8
  415af8:	b.gt	415ff4 <printf@plt+0x14314>
  415afc:	add	x26, x28, #0x2
  415b00:	cmp	w21, w26
  415b04:	b.ge	415b64 <printf@plt+0x13e84>  // b.tcont
  415b08:	str	x28, [sp]
  415b0c:	mov	x28, x23
  415b10:	mov	x23, x24
  415b14:	adrp	x24, 437000 <stderr@@GLIBC_2.17+0x2178>
  415b18:	ldr	x27, [x24, #2800]
  415b1c:	lsl	w20, w21, #1
  415b20:	sxtw	x8, w20
  415b24:	sbfiz	x9, x20, #2, #32
  415b28:	cmp	xzr, x8, lsr #62
  415b2c:	csinv	x0, x9, xzr, eq  // eq = none
  415b30:	bl	401890 <_Znam@plt>
  415b34:	sbfiz	x2, x21, #2, #32
  415b38:	mov	x1, x27
  415b3c:	str	x0, [x24, #2800]
  415b40:	bl	4018b0 <memcpy@plt>
  415b44:	cbz	x27, 415b54 <printf@plt+0x13e74>
  415b48:	mov	x0, x27
  415b4c:	bl	401b60 <_ZdaPv@plt>
  415b50:	ldr	w25, [sp, #8]
  415b54:	mov	x24, x23
  415b58:	mov	x23, x28
  415b5c:	ldr	x28, [sp]
  415b60:	b	415b68 <printf@plt+0x13e88>
  415b64:	mov	w20, w21
  415b68:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  415b6c:	ldr	x8, [x8, #2800]
  415b70:	str	w25, [x8, x28, lsl #2]
  415b74:	ldr	w9, [sp, #8]
  415b78:	cbz	w9, 415d00 <printf@plt+0x14020>
  415b7c:	ldr	w9, [x29, #8]
  415b80:	lsl	x10, x28, #2
  415b84:	orr	x10, x10, #0x4
  415b88:	mov	x28, x26
  415b8c:	str	w9, [x8, x10]
  415b90:	mov	w21, w20
  415b94:	b	415a7c <printf@plt+0x13d9c>
  415b98:	mov	w0, #0x28                  	// #40
  415b9c:	bl	401890 <_Znam@plt>
  415ba0:	mov	w8, #0x8                   	// #8
  415ba4:	str	x0, [x22, #2816]
  415ba8:	str	xzr, [x0]
  415bac:	ldr	x9, [x22, #2816]
  415bb0:	str	xzr, [x9, x8]
  415bb4:	add	x8, x8, #0x8
  415bb8:	cmp	x8, #0x28
  415bbc:	b.ne	415bac <printf@plt+0x13ecc>  // b.any
  415bc0:	mov	x0, xzr
  415bc4:	mov	x1, x19
  415bc8:	bl	401a00 <strtok@plt>
  415bcc:	cbz	x0, 415710 <printf@plt+0x13a30>
  415bd0:	mov	x27, x0
  415bd4:	mov	x21, xzr
  415bd8:	mov	w26, #0x5                   	// #5
  415bdc:	add	x25, x21, #0x1
  415be0:	cmp	w26, w25
  415be4:	b.gt	415c74 <printf@plt+0x13f94>
  415be8:	ldr	x28, [x22, #2816]
  415bec:	lsl	w26, w26, #1
  415bf0:	sxtw	x8, w26
  415bf4:	sbfiz	x9, x26, #3, #32
  415bf8:	cmp	xzr, x8, lsr #61
  415bfc:	csinv	x0, x9, xzr, eq  // eq = none
  415c00:	bl	401890 <_Znam@plt>
  415c04:	str	x0, [x22, #2816]
  415c08:	cbz	x21, 415c40 <printf@plt+0x13f60>
  415c0c:	ldr	x8, [x28]
  415c10:	cmp	x21, #0x1
  415c14:	str	x8, [x0]
  415c18:	b.eq	415c38 <printf@plt+0x13f58>  // b.none
  415c1c:	mov	w8, #0x1                   	// #1
  415c20:	ldr	x9, [x22, #2816]
  415c24:	ldr	x10, [x28, x8, lsl #3]
  415c28:	str	x10, [x9, x8, lsl #3]
  415c2c:	add	x8, x8, #0x1
  415c30:	cmp	x21, x8
  415c34:	b.ne	415c20 <printf@plt+0x13f40>  // b.any
  415c38:	mov	w8, w21
  415c3c:	b	415c44 <printf@plt+0x13f64>
  415c40:	mov	w8, wzr
  415c44:	cmp	w8, w26
  415c48:	b.ge	415c68 <printf@plt+0x13f88>  // b.tcont
  415c4c:	mov	w8, w8
  415c50:	mov	w9, w26
  415c54:	ldr	x10, [x22, #2816]
  415c58:	str	xzr, [x10, x8, lsl #3]
  415c5c:	add	x8, x8, #0x1
  415c60:	cmp	x9, x8
  415c64:	b.ne	415c54 <printf@plt+0x13f74>  // b.any
  415c68:	cbz	x28, 415c74 <printf@plt+0x13f94>
  415c6c:	mov	x0, x28
  415c70:	bl	401b60 <_ZdaPv@plt>
  415c74:	mov	x0, x27
  415c78:	bl	4018f0 <strlen@plt>
  415c7c:	add	x0, x0, #0x1
  415c80:	bl	401890 <_Znam@plt>
  415c84:	mov	x1, x27
  415c88:	bl	4019f0 <strcpy@plt>
  415c8c:	ldr	x8, [x22, #2816]
  415c90:	mov	x1, x19
  415c94:	str	x0, [x8, x21, lsl #3]
  415c98:	mov	x0, xzr
  415c9c:	bl	401a00 <strtok@plt>
  415ca0:	mov	x27, x0
  415ca4:	mov	x21, x25
  415ca8:	cbnz	x0, 415bdc <printf@plt+0x13efc>
  415cac:	b	415710 <printf@plt+0x13a30>
  415cb0:	mov	w8, #0x1                   	// #1
  415cb4:	adrp	x9, 437000 <stderr@@GLIBC_2.17+0x2178>
  415cb8:	str	w8, [x9, #2760]
  415cbc:	b	415710 <printf@plt+0x13a30>
  415cc0:	mov	w8, #0x1                   	// #1
  415cc4:	adrp	x9, 437000 <stderr@@GLIBC_2.17+0x2178>
  415cc8:	str	w8, [x9, #2772]
  415ccc:	b	415710 <printf@plt+0x13a30>
  415cd0:	mov	w8, #0x1                   	// #1
  415cd4:	adrp	x9, 437000 <stderr@@GLIBC_2.17+0x2178>
  415cd8:	str	w8, [x9, #2776]
  415cdc:	b	415710 <printf@plt+0x13a30>
  415ce0:	mov	x0, xzr
  415ce4:	mov	x1, x19
  415ce8:	bl	401a00 <strtok@plt>
  415cec:	cbz	x0, 416150 <printf@plt+0x14470>
  415cf0:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  415cf4:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  415cf8:	str	x0, [x8, #2784]
  415cfc:	b	415710 <printf@plt+0x13a30>
  415d00:	cbnz	w28, 415710 <printf@plt+0x13a30>
  415d04:	ldr	w8, [sp, #60]
  415d08:	cbnz	w8, 41611c <printf@plt+0x1443c>
  415d0c:	ldr	x0, [sp, #40]
  415d10:	ldr	w1, [sp, #48]
  415d14:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  415d18:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415d1c:	add	x3, x3, #0xa80
  415d20:	add	x2, x2, #0x9ec
  415d24:	mov	x4, x3
  415d28:	mov	x5, x3
  415d2c:	bl	412fec <printf@plt+0x1130c>
  415d30:	b	41611c <printf@plt+0x1443c>
  415d34:	adrp	x1, 437000 <stderr@@GLIBC_2.17+0x2178>
  415d38:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415d3c:	add	x1, x1, #0xa80
  415d40:	add	x0, x0, #0x86b
  415d44:	mov	x2, x1
  415d48:	mov	x3, x1
  415d4c:	bl	412f50 <printf@plt+0x11270>
  415d50:	mov	w19, wzr
  415d54:	b	416128 <printf@plt+0x14448>
  415d58:	ldr	w8, [sp, #60]
  415d5c:	cbnz	w8, 41611c <printf@plt+0x1443c>
  415d60:	ldr	x0, [sp, #40]
  415d64:	ldr	w1, [sp, #48]
  415d68:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  415d6c:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415d70:	add	x3, x3, #0xa80
  415d74:	add	x2, x2, #0x8f5
  415d78:	mov	x4, x3
  415d7c:	mov	x5, x3
  415d80:	bl	412fec <printf@plt+0x1130c>
  415d84:	b	41611c <printf@plt+0x1443c>
  415d88:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  415d8c:	ldr	w8, [x8, #2728]
  415d90:	cbz	w8, 415e98 <printf@plt+0x141b8>
  415d94:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  415d98:	ldr	w8, [x8, #2732]
  415d9c:	cbz	w8, 415ef8 <printf@plt+0x14218>
  415da0:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  415da4:	ldr	x8, [x8, #2792]
  415da8:	cbz	x8, 415f64 <printf@plt+0x14284>
  415dac:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  415db0:	ldr	x8, [x8, #2800]
  415db4:	cbz	x8, 415fc4 <printf@plt+0x142e4>
  415db8:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  415dbc:	ldr	w8, [x8, #592]
  415dc0:	cmp	w8, #0x0
  415dc4:	b.le	416030 <printf@plt+0x14350>
  415dc8:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  415dcc:	ldr	w8, [x8, #584]
  415dd0:	cmp	w8, #0x0
  415dd4:	b.le	416090 <printf@plt+0x143b0>
  415dd8:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  415ddc:	ldr	w8, [x8, #588]
  415de0:	cmp	w8, #0x0
  415de4:	b.le	4160c0 <printf@plt+0x143e0>
  415de8:	mov	w19, #0x1                   	// #1
  415dec:	b	416120 <printf@plt+0x14440>
  415df0:	ldr	w8, [sp, #60]
  415df4:	cbnz	w8, 41611c <printf@plt+0x1443c>
  415df8:	ldr	x0, [sp, #40]
  415dfc:	ldr	w1, [sp, #48]
  415e00:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  415e04:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415e08:	add	x3, x3, #0xa80
  415e0c:	add	x2, x2, #0x978
  415e10:	mov	x4, x3
  415e14:	mov	x5, x3
  415e18:	bl	412fec <printf@plt+0x1130c>
  415e1c:	b	41611c <printf@plt+0x1443c>
  415e20:	add	x0, sp, #0x10
  415e24:	mov	x1, x27
  415e28:	bl	412d00 <printf@plt+0x11020>
  415e2c:	ldr	w8, [sp, #60]
  415e30:	cbnz	w8, 41611c <printf@plt+0x1443c>
  415e34:	ldr	x0, [sp, #40]
  415e38:	ldr	w1, [sp, #48]
  415e3c:	adrp	x4, 437000 <stderr@@GLIBC_2.17+0x2178>
  415e40:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415e44:	add	x4, x4, #0xa80
  415e48:	add	x2, x2, #0x882
  415e4c:	add	x3, sp, #0x10
  415e50:	mov	x5, x4
  415e54:	bl	412fec <printf@plt+0x1130c>
  415e58:	b	41611c <printf@plt+0x1443c>
  415e5c:	add	x0, sp, #0x10
  415e60:	mov	x1, x28
  415e64:	bl	412d00 <printf@plt+0x11020>
  415e68:	ldr	w8, [sp, #60]
  415e6c:	cbnz	w8, 41611c <printf@plt+0x1443c>
  415e70:	ldr	x0, [sp, #40]
  415e74:	ldr	w1, [sp, #48]
  415e78:	adrp	x4, 437000 <stderr@@GLIBC_2.17+0x2178>
  415e7c:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415e80:	add	x4, x4, #0xa80
  415e84:	add	x2, x2, #0x8a1
  415e88:	add	x3, sp, #0x10
  415e8c:	mov	x5, x4
  415e90:	bl	412fec <printf@plt+0x1130c>
  415e94:	b	41611c <printf@plt+0x1443c>
  415e98:	ldr	w8, [sp, #60]
  415e9c:	cbnz	w8, 41611c <printf@plt+0x1443c>
  415ea0:	ldr	x0, [sp, #40]
  415ea4:	ldr	w1, [sp, #48]
  415ea8:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  415eac:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415eb0:	add	x3, x3, #0xa80
  415eb4:	add	x2, x2, #0xa6f
  415eb8:	mov	x4, x3
  415ebc:	mov	x5, x3
  415ec0:	bl	412fec <printf@plt+0x1130c>
  415ec4:	b	41611c <printf@plt+0x1443c>
  415ec8:	ldr	w8, [sp, #60]
  415ecc:	cbnz	w8, 41611c <printf@plt+0x1443c>
  415ed0:	ldr	x0, [sp, #40]
  415ed4:	ldr	w1, [sp, #48]
  415ed8:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  415edc:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415ee0:	add	x3, x3, #0xa80
  415ee4:	add	x2, x2, #0x9aa
  415ee8:	mov	x4, x3
  415eec:	mov	x5, x3
  415ef0:	bl	412fec <printf@plt+0x1130c>
  415ef4:	b	41611c <printf@plt+0x1443c>
  415ef8:	ldr	w8, [sp, #60]
  415efc:	cbnz	w8, 41611c <printf@plt+0x1443c>
  415f00:	ldr	x0, [sp, #40]
  415f04:	ldr	w1, [sp, #48]
  415f08:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  415f0c:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415f10:	add	x3, x3, #0xa80
  415f14:	add	x2, x2, #0xa85
  415f18:	mov	x4, x3
  415f1c:	mov	x5, x3
  415f20:	bl	412fec <printf@plt+0x1130c>
  415f24:	b	41611c <printf@plt+0x1443c>
  415f28:	add	x0, sp, #0x10
  415f2c:	mov	x1, x27
  415f30:	bl	412d00 <printf@plt+0x11020>
  415f34:	ldr	w8, [sp, #60]
  415f38:	cbnz	w8, 41611c <printf@plt+0x1443c>
  415f3c:	ldr	x0, [sp, #40]
  415f40:	ldr	w1, [sp, #48]
  415f44:	adrp	x4, 437000 <stderr@@GLIBC_2.17+0x2178>
  415f48:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415f4c:	add	x4, x4, #0xa80
  415f50:	add	x2, x2, #0x8dc
  415f54:	add	x3, sp, #0x10
  415f58:	mov	x5, x4
  415f5c:	bl	412fec <printf@plt+0x1130c>
  415f60:	b	41611c <printf@plt+0x1443c>
  415f64:	ldr	w8, [sp, #60]
  415f68:	cbnz	w8, 41611c <printf@plt+0x1443c>
  415f6c:	ldr	x0, [sp, #40]
  415f70:	ldr	w1, [sp, #48]
  415f74:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  415f78:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415f7c:	add	x3, x3, #0xa80
  415f80:	add	x2, x2, #0xaa1
  415f84:	mov	x4, x3
  415f88:	mov	x5, x3
  415f8c:	bl	412fec <printf@plt+0x1130c>
  415f90:	b	41611c <printf@plt+0x1443c>
  415f94:	ldr	w8, [sp, #60]
  415f98:	cbnz	w8, 41611c <printf@plt+0x1443c>
  415f9c:	ldr	x0, [sp, #40]
  415fa0:	ldr	w1, [sp, #48]
  415fa4:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  415fa8:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415fac:	add	x3, x3, #0xa80
  415fb0:	add	x2, x2, #0x8b8
  415fb4:	mov	x4, x3
  415fb8:	mov	x5, x3
  415fbc:	bl	412fec <printf@plt+0x1130c>
  415fc0:	b	41611c <printf@plt+0x1443c>
  415fc4:	ldr	w8, [sp, #60]
  415fc8:	cbnz	w8, 41611c <printf@plt+0x1443c>
  415fcc:	ldr	x0, [sp, #40]
  415fd0:	ldr	w1, [sp, #48]
  415fd4:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  415fd8:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  415fdc:	add	x3, x3, #0xa80
  415fe0:	add	x2, x2, #0xab9
  415fe4:	mov	x4, x3
  415fe8:	mov	x5, x3
  415fec:	bl	412fec <printf@plt+0x1130c>
  415ff0:	b	41611c <printf@plt+0x1443c>
  415ff4:	add	x0, sp, #0x10
  415ff8:	mov	x1, x27
  415ffc:	bl	412d00 <printf@plt+0x11020>
  416000:	ldr	w8, [sp, #60]
  416004:	cbnz	w8, 41611c <printf@plt+0x1443c>
  416008:	ldr	x0, [sp, #40]
  41600c:	ldr	w1, [sp, #48]
  416010:	adrp	x4, 437000 <stderr@@GLIBC_2.17+0x2178>
  416014:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  416018:	add	x4, x4, #0xa80
  41601c:	add	x2, x2, #0x9d8
  416020:	add	x3, sp, #0x10
  416024:	mov	x5, x4
  416028:	bl	412fec <printf@plt+0x1130c>
  41602c:	b	41611c <printf@plt+0x1443c>
  416030:	ldr	w8, [sp, #60]
  416034:	cbnz	w8, 41611c <printf@plt+0x1443c>
  416038:	ldr	x0, [sp, #40]
  41603c:	ldr	w1, [sp, #48]
  416040:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  416044:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  416048:	add	x3, x3, #0xa80
  41604c:	add	x2, x2, #0xad1
  416050:	mov	x4, x3
  416054:	mov	x5, x3
  416058:	bl	412fec <printf@plt+0x1130c>
  41605c:	b	41611c <printf@plt+0x1443c>
  416060:	ldr	w8, [sp, #60]
  416064:	cbnz	w8, 41611c <printf@plt+0x1443c>
  416068:	ldr	x0, [sp, #40]
  41606c:	ldr	w1, [sp, #48]
  416070:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  416074:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  416078:	add	x3, x3, #0xa80
  41607c:	add	x2, x2, #0x951
  416080:	mov	x4, x3
  416084:	mov	x5, x3
  416088:	bl	412fec <printf@plt+0x1130c>
  41608c:	b	41611c <printf@plt+0x1443c>
  416090:	ldr	w8, [sp, #60]
  416094:	cbnz	w8, 41611c <printf@plt+0x1443c>
  416098:	ldr	x0, [sp, #40]
  41609c:	ldr	w1, [sp, #48]
  4160a0:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  4160a4:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4160a8:	add	x3, x3, #0xa80
  4160ac:	add	x2, x2, #0xae7
  4160b0:	mov	x4, x3
  4160b4:	mov	x5, x3
  4160b8:	bl	412fec <printf@plt+0x1130c>
  4160bc:	b	41611c <printf@plt+0x1443c>
  4160c0:	ldr	w8, [sp, #60]
  4160c4:	cbnz	w8, 41611c <printf@plt+0x1443c>
  4160c8:	ldr	x0, [sp, #40]
  4160cc:	ldr	w1, [sp, #48]
  4160d0:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  4160d4:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4160d8:	add	x3, x3, #0xa80
  4160dc:	add	x2, x2, #0xaf7
  4160e0:	mov	x4, x3
  4160e4:	mov	x5, x3
  4160e8:	bl	412fec <printf@plt+0x1130c>
  4160ec:	b	41611c <printf@plt+0x1443c>
  4160f0:	ldr	w8, [sp, #60]
  4160f4:	cbnz	w8, 41611c <printf@plt+0x1443c>
  4160f8:	ldr	x0, [sp, #40]
  4160fc:	ldr	w1, [sp, #48]
  416100:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  416104:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  416108:	add	x3, x3, #0xa80
  41610c:	add	x2, x2, #0x91d
  416110:	mov	x4, x3
  416114:	mov	x5, x3
  416118:	bl	412fec <printf@plt+0x1130c>
  41611c:	mov	w19, wzr
  416120:	add	x0, sp, #0x20
  416124:	bl	4131f0 <printf@plt+0x11510>
  416128:	mov	w0, w19
  41612c:	ldp	x20, x19, [sp, #176]
  416130:	ldp	x22, x21, [sp, #160]
  416134:	ldp	x24, x23, [sp, #144]
  416138:	ldp	x26, x25, [sp, #128]
  41613c:	ldp	x28, x27, [sp, #112]
  416140:	ldp	x29, x30, [sp, #96]
  416144:	ldr	d8, [sp, #80]
  416148:	add	sp, sp, #0xc0
  41614c:	ret
  416150:	ldr	w8, [sp, #60]
  416154:	cbnz	w8, 41611c <printf@plt+0x1443c>
  416158:	ldr	x0, [sp, #40]
  41615c:	ldr	w1, [sp, #48]
  416160:	adrp	x3, 437000 <stderr@@GLIBC_2.17+0x2178>
  416164:	adrp	x2, 41c000 <_ZdlPvm@@Base+0x3f1c>
  416168:	add	x3, x3, #0xa80
  41616c:	add	x2, x2, #0xa42
  416170:	mov	x4, x3
  416174:	mov	x5, x3
  416178:	bl	412fec <printf@plt+0x1130c>
  41617c:	b	41611c <printf@plt+0x1443c>
  416180:	b	4161d4 <printf@plt+0x144f4>
  416184:	b	4161d4 <printf@plt+0x144f4>
  416188:	b	4161d4 <printf@plt+0x144f4>
  41618c:	b	4161d4 <printf@plt+0x144f4>
  416190:	b	4161d4 <printf@plt+0x144f4>
  416194:	b	4161d4 <printf@plt+0x144f4>
  416198:	b	4161d4 <printf@plt+0x144f4>
  41619c:	b	4161d4 <printf@plt+0x144f4>
  4161a0:	b	4161d4 <printf@plt+0x144f4>
  4161a4:	b	4161d4 <printf@plt+0x144f4>
  4161a8:	b	4161d4 <printf@plt+0x144f4>
  4161ac:	b	4161d4 <printf@plt+0x144f4>
  4161b0:	b	4161d4 <printf@plt+0x144f4>
  4161b4:	b	4161d4 <printf@plt+0x144f4>
  4161b8:	b	4161d4 <printf@plt+0x144f4>
  4161bc:	b	4161d4 <printf@plt+0x144f4>
  4161c0:	b	4161d4 <printf@plt+0x144f4>
  4161c4:	b	4161d4 <printf@plt+0x144f4>
  4161c8:	b	4161d4 <printf@plt+0x144f4>
  4161cc:	b	4161d4 <printf@plt+0x144f4>
  4161d0:	b	4161d4 <printf@plt+0x144f4>
  4161d4:	mov	x19, x0
  4161d8:	add	x0, sp, #0x20
  4161dc:	bl	4131f0 <printf@plt+0x11510>
  4161e0:	mov	x0, x19
  4161e4:	bl	401c50 <_Unwind_Resume@plt>
  4161e8:	ret
  4161ec:	adrp	x9, 437000 <stderr@@GLIBC_2.17+0x2178>
  4161f0:	ldr	x8, [x9, #2824]
  4161f4:	str	x0, [x9, #2824]
  4161f8:	mov	x0, x8
  4161fc:	ret
  416200:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  416204:	add	x8, x8, #0xa98
  416208:	mov	x1, x0
  41620c:	mov	x0, x8
  416210:	b	418618 <_ZdlPvm@@Base+0x534>
  416214:	stp	x29, x30, [sp, #-48]!
  416218:	stp	x22, x21, [sp, #16]
  41621c:	stp	x20, x19, [sp, #32]
  416220:	mov	x29, sp
  416224:	mov	x19, x1
  416228:	mov	x20, x0
  41622c:	bl	4018f0 <strlen@plt>
  416230:	adrp	x8, 436000 <stderr@@GLIBC_2.17+0x1178>
  416234:	ldr	x21, [x8, #3872]
  416238:	mov	x22, x0
  41623c:	mov	x0, x21
  416240:	bl	4018f0 <strlen@plt>
  416244:	add	x8, x22, x0
  416248:	add	x0, x8, #0x5
  41624c:	bl	401890 <_Znam@plt>
  416250:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  416254:	add	x1, x1, #0xc96
  416258:	mov	x2, x21
  41625c:	mov	x3, x20
  416260:	mov	x22, x0
  416264:	bl	401a10 <sprintf@plt>
  416268:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x2178>
  41626c:	add	x0, x0, #0xa98
  416270:	mov	x1, x22
  416274:	mov	x2, x19
  416278:	bl	418714 <_ZdlPvm@@Base+0x630>
  41627c:	mov	x19, x0
  416280:	mov	x0, x22
  416284:	bl	401b60 <_ZdaPv@plt>
  416288:	mov	x0, x19
  41628c:	ldp	x20, x19, [sp, #32]
  416290:	ldp	x22, x21, [sp, #16]
  416294:	ldp	x29, x30, [sp], #48
  416298:	ret
  41629c:	sub	sp, sp, #0xc0
  4162a0:	stp	x29, x30, [sp, #96]
  4162a4:	stp	x28, x27, [sp, #112]
  4162a8:	stp	x26, x25, [sp, #128]
  4162ac:	stp	x24, x23, [sp, #144]
  4162b0:	stp	x22, x21, [sp, #160]
  4162b4:	stp	x20, x19, [sp, #176]
  4162b8:	ldrb	w8, [x2]
  4162bc:	ldr	w9, [x7, #4]
  4162c0:	add	x29, sp, #0x60
  4162c4:	cmp	w8, #0x3a
  4162c8:	csel	w28, wzr, w9, eq  // eq = none
  4162cc:	cmp	w0, #0x1
  4162d0:	b.lt	416650 <printf@plt+0x14970>  // b.tstop
  4162d4:	ldr	w22, [x7]
  4162d8:	mov	x19, x7
  4162dc:	mov	x27, x4
  4162e0:	mov	x20, x3
  4162e4:	mov	x24, x2
  4162e8:	mov	w23, w0
  4162ec:	mov	x25, x1
  4162f0:	mov	w21, w5
  4162f4:	str	xzr, [x7, #16]
  4162f8:	stur	w5, [x29, #-8]
  4162fc:	cbz	w22, 41636c <printf@plt+0x1468c>
  416300:	ldr	w8, [x19, #24]
  416304:	cbz	w8, 416374 <printf@plt+0x14694>
  416308:	mov	x26, x19
  41630c:	ldr	x21, [x26, #32]!
  416310:	cbz	x21, 4163ec <printf@plt+0x1470c>
  416314:	ldrb	w8, [x21]
  416318:	cbz	w8, 4163ec <printf@plt+0x1470c>
  41631c:	cbz	x20, 41673c <printf@plt+0x14a5c>
  416320:	ldr	x8, [x25, w22, sxtw #3]
  416324:	ldrb	w9, [x8, #1]
  416328:	str	x8, [sp, #32]
  41632c:	cmp	w9, #0x2d
  416330:	b.eq	416348 <printf@plt+0x14668>  // b.none
  416334:	ldur	w8, [x29, #-8]
  416338:	cbz	w8, 41673c <printf@plt+0x14a5c>
  41633c:	ldr	x8, [sp, #32]
  416340:	ldrb	w8, [x8, #2]
  416344:	cbz	w8, 416724 <printf@plt+0x14a44>
  416348:	str	x26, [sp, #40]
  41634c:	sxtw	x10, w22
  416350:	mov	x26, x21
  416354:	ldrb	w8, [x26]
  416358:	cbz	w8, 416544 <printf@plt+0x14864>
  41635c:	cmp	w8, #0x3d
  416360:	b.eq	416544 <printf@plt+0x14864>  // b.none
  416364:	add	x26, x26, #0x1
  416368:	b	416354 <printf@plt+0x14674>
  41636c:	mov	w22, #0x1                   	// #1
  416370:	str	w22, [x19]
  416374:	stp	w22, w22, [x19, #48]
  416378:	str	xzr, [x19, #32]
  41637c:	cbz	w6, 416388 <printf@plt+0x146a8>
  416380:	mov	w8, #0x1                   	// #1
  416384:	b	41639c <printf@plt+0x146bc>
  416388:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x3f1c>
  41638c:	add	x0, x0, #0xe27
  416390:	bl	401c00 <getenv@plt>
  416394:	cmp	x0, #0x0
  416398:	cset	w8, ne  // ne = any
  41639c:	str	w8, [x19, #44]
  4163a0:	ldrb	w9, [x24]
  4163a4:	cmp	w9, #0x2b
  4163a8:	b.eq	4163c0 <printf@plt+0x146e0>  // b.none
  4163ac:	cmp	w9, #0x2d
  4163b0:	b.ne	4163cc <printf@plt+0x146ec>  // b.any
  4163b4:	mov	w8, #0x2                   	// #2
  4163b8:	str	w8, [x19, #40]
  4163bc:	b	4163c4 <printf@plt+0x146e4>
  4163c0:	str	wzr, [x19, #40]
  4163c4:	add	x24, x24, #0x1
  4163c8:	b	4163e0 <printf@plt+0x14700>
  4163cc:	cbz	w8, 4163d8 <printf@plt+0x146f8>
  4163d0:	str	wzr, [x19, #40]
  4163d4:	b	4163e0 <printf@plt+0x14700>
  4163d8:	mov	w8, #0x1                   	// #1
  4163dc:	str	w8, [x19, #40]
  4163e0:	mov	w8, #0x1                   	// #1
  4163e4:	add	x26, x19, #0x20
  4163e8:	str	w8, [x19, #24]
  4163ec:	ldr	w21, [x19, #52]
  4163f0:	cmp	w21, w22
  4163f4:	b.le	416400 <printf@plt+0x14720>
  4163f8:	mov	w21, w22
  4163fc:	str	w22, [x19, #52]
  416400:	ldr	w8, [x19, #48]
  416404:	cmp	w8, w22
  416408:	b.le	416414 <printf@plt+0x14734>
  41640c:	mov	w8, w22
  416410:	str	w22, [x19, #48]
  416414:	ldr	w9, [x19, #40]
  416418:	cmp	w9, #0x1
  41641c:	b.ne	416494 <printf@plt+0x147b4>  // b.any
  416420:	cmp	w8, w21
  416424:	b.eq	416444 <printf@plt+0x14764>  // b.none
  416428:	cmp	w21, w22
  41642c:	b.eq	416444 <printf@plt+0x14764>  // b.none
  416430:	mov	x0, x25
  416434:	mov	x1, x19
  416438:	bl	416c9c <printf@plt+0x14fbc>
  41643c:	ldr	w22, [x19]
  416440:	b	416450 <printf@plt+0x14770>
  416444:	cmp	w21, w22
  416448:	b.eq	416450 <printf@plt+0x14770>  // b.none
  41644c:	str	w22, [x19, #48]
  416450:	cmp	w22, w23
  416454:	b.ge	41648c <printf@plt+0x147ac>  // b.tcont
  416458:	add	x8, x25, w22, sxtw #3
  41645c:	ldr	x9, [x8]
  416460:	ldrb	w10, [x9]
  416464:	cmp	w10, #0x2d
  416468:	b.ne	416474 <printf@plt+0x14794>  // b.any
  41646c:	ldrb	w9, [x9, #1]
  416470:	cbnz	w9, 41648c <printf@plt+0x147ac>
  416474:	add	w22, w22, #0x1
  416478:	cmp	w23, w22
  41647c:	add	x8, x8, #0x8
  416480:	str	w22, [x19]
  416484:	b.ne	41645c <printf@plt+0x1477c>  // b.any
  416488:	mov	w22, w23
  41648c:	mov	w21, w22
  416490:	str	w22, [x19, #52]
  416494:	cmp	w22, w23
  416498:	b.eq	416640 <printf@plt+0x14960>  // b.none
  41649c:	ldr	x0, [x25, w22, sxtw #3]
  4164a0:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x2f1c>
  4164a4:	add	x1, x1, #0xd7b
  4164a8:	bl	401ba0 <strcmp@plt>
  4164ac:	cbz	w0, 4164fc <printf@plt+0x1481c>
  4164b0:	cmp	w22, w23
  4164b4:	b.eq	416640 <printf@plt+0x14960>  // b.none
  4164b8:	sxtw	x8, w22
  4164bc:	ldr	x8, [x25, x8, lsl #3]
  4164c0:	ldrb	w9, [x8]
  4164c4:	cmp	w9, #0x2d
  4164c8:	b.ne	416528 <printf@plt+0x14848>  // b.any
  4164cc:	mov	x9, x8
  4164d0:	ldrb	w10, [x9, #1]!
  4164d4:	cbz	w10, 416528 <printf@plt+0x14848>
  4164d8:	cmp	x20, #0x0
  4164dc:	cset	w8, ne  // ne = any
  4164e0:	cmp	w10, #0x2d
  4164e4:	cset	w10, eq  // eq = none
  4164e8:	and	w8, w8, w10
  4164ec:	add	x21, x9, x8
  4164f0:	str	x21, [x26]
  4164f4:	cbnz	x20, 416320 <printf@plt+0x14640>
  4164f8:	b	41673c <printf@plt+0x14a5c>
  4164fc:	ldr	w9, [x19, #48]
  416500:	add	w8, w22, #0x1
  416504:	str	w8, [x19]
  416508:	cmp	w9, w21
  41650c:	b.eq	416628 <printf@plt+0x14948>  // b.none
  416510:	cmp	w21, w8
  416514:	b.eq	416628 <printf@plt+0x14948>  // b.none
  416518:	mov	x0, x25
  41651c:	mov	x1, x19
  416520:	bl	416c9c <printf@plt+0x14fbc>
  416524:	b	416634 <printf@plt+0x14954>
  416528:	ldr	w9, [x19, #40]
  41652c:	cbz	w9, 416650 <printf@plt+0x14970>
  416530:	add	w9, w22, #0x1
  416534:	str	x8, [x19, #16]
  416538:	str	w9, [x19]
  41653c:	mov	w27, #0x1                   	// #1
  416540:	b	416654 <printf@plt+0x14974>
  416544:	stur	w28, [x29, #-44]
  416548:	ldr	x28, [x20]
  41654c:	cbz	x28, 4166d0 <printf@plt+0x149f0>
  416550:	stur	x27, [x29, #-40]
  416554:	stp	x24, x25, [sp, #8]
  416558:	mov	w25, wzr
  41655c:	sub	x27, x26, x21
  416560:	mov	w8, #0xffffffff            	// #-1
  416564:	mov	x24, x20
  416568:	str	x10, [sp]
  41656c:	str	w9, [sp, #28]
  416570:	stur	xzr, [x29, #-16]
  416574:	stp	w8, wzr, [x29, #-28]
  416578:	mov	x0, x28
  41657c:	mov	x1, x21
  416580:	mov	x2, x27
  416584:	bl	401aa0 <strncmp@plt>
  416588:	cbnz	w0, 4165f0 <printf@plt+0x14910>
  41658c:	mov	x0, x28
  416590:	bl	4018f0 <strlen@plt>
  416594:	cmp	w27, w0
  416598:	b.eq	416678 <printf@plt+0x14998>  // b.none
  41659c:	ldur	x10, [x29, #-16]
  4165a0:	cbz	x10, 4165e8 <printf@plt+0x14908>
  4165a4:	ldur	w8, [x29, #-8]
  4165a8:	cbnz	w8, 4165dc <printf@plt+0x148fc>
  4165ac:	ldr	w8, [x10, #8]
  4165b0:	ldr	w9, [x24, #8]
  4165b4:	cmp	w8, w9
  4165b8:	b.ne	4165dc <printf@plt+0x148fc>  // b.any
  4165bc:	ldr	x8, [x10, #16]
  4165c0:	ldr	x9, [x24, #16]
  4165c4:	cmp	x8, x9
  4165c8:	b.ne	4165dc <printf@plt+0x148fc>  // b.any
  4165cc:	ldr	w8, [x10, #24]
  4165d0:	ldr	w9, [x24, #24]
  4165d4:	cmp	w8, w9
  4165d8:	b.eq	4165f0 <printf@plt+0x14910>  // b.none
  4165dc:	mov	w8, #0x1                   	// #1
  4165e0:	stur	w8, [x29, #-24]
  4165e4:	b	4165f0 <printf@plt+0x14910>
  4165e8:	stur	x24, [x29, #-16]
  4165ec:	stur	w25, [x29, #-28]
  4165f0:	ldr	x28, [x24, #32]!
  4165f4:	add	w25, w25, #0x1
  4165f8:	cbnz	x28, 416578 <printf@plt+0x14898>
  4165fc:	ldr	x25, [sp, #16]
  416600:	ldur	w8, [x29, #-24]
  416604:	cbz	w8, 416690 <printf@plt+0x149b0>
  416608:	ldur	w8, [x29, #-44]
  41660c:	cbnz	w8, 416af8 <printf@plt+0x14e18>
  416610:	mov	x0, x21
  416614:	bl	4018f0 <strlen@plt>
  416618:	add	x8, x21, x0
  41661c:	add	w9, w22, #0x1
  416620:	str	wzr, [x19, #8]
  416624:	b	416970 <printf@plt+0x14c90>
  416628:	cmp	w9, w21
  41662c:	b.ne	416634 <printf@plt+0x14954>  // b.any
  416630:	str	w8, [x19, #48]
  416634:	str	w23, [x19, #52]
  416638:	str	w23, [x19]
  41663c:	mov	w21, w23
  416640:	ldr	w8, [x19, #48]
  416644:	cmp	w8, w21
  416648:	b.eq	416650 <printf@plt+0x14970>  // b.none
  41664c:	str	w8, [x19]
  416650:	mov	w27, #0xffffffff            	// #-1
  416654:	mov	w0, w27
  416658:	ldp	x20, x19, [sp, #176]
  41665c:	ldp	x22, x21, [sp, #160]
  416660:	ldp	x24, x23, [sp, #144]
  416664:	ldp	x26, x25, [sp, #128]
  416668:	ldp	x28, x27, [sp, #112]
  41666c:	ldp	x29, x30, [sp, #96]
  416670:	add	sp, sp, #0xc0
  416674:	ret
  416678:	mov	x28, x24
  41667c:	stur	w25, [x29, #-28]
  416680:	ldp	x24, x25, [sp, #8]
  416684:	ldur	x27, [x29, #-40]
  416688:	ldr	x8, [sp]
  41668c:	b	4166a4 <printf@plt+0x149c4>
  416690:	ldp	x8, x24, [sp]
  416694:	ldur	x27, [x29, #-40]
  416698:	ldur	x28, [x29, #-16]
  41669c:	ldr	w9, [sp, #28]
  4166a0:	cbz	x28, 4166d0 <printf@plt+0x149f0>
  4166a4:	add	x8, x8, #0x1
  4166a8:	str	w8, [x19]
  4166ac:	ldrb	w10, [x26]
  4166b0:	ldr	w9, [x28, #8]
  4166b4:	cbz	w10, 4167fc <printf@plt+0x14b1c>
  4166b8:	ldur	w8, [x29, #-44]
  4166bc:	cbz	w9, 416868 <printf@plt+0x14b88>
  4166c0:	ldr	x20, [sp, #40]
  4166c4:	add	x8, x26, #0x1
  4166c8:	str	x8, [x19, #16]
  4166cc:	b	416824 <printf@plt+0x14b44>
  4166d0:	ldr	x26, [sp, #40]
  4166d4:	ldur	w28, [x29, #-44]
  4166d8:	ldur	w8, [x29, #-8]
  4166dc:	cbz	w8, 416700 <printf@plt+0x14a20>
  4166e0:	cmp	w9, #0x2d
  4166e4:	b.eq	416700 <printf@plt+0x14a20>  // b.none
  4166e8:	ldrb	w1, [x21]
  4166ec:	mov	x0, x24
  4166f0:	str	w9, [sp, #28]
  4166f4:	bl	4019b0 <strchr@plt>
  4166f8:	ldr	w9, [sp, #28]
  4166fc:	cbnz	x0, 41673c <printf@plt+0x14a5c>
  416700:	cbnz	w28, 416ab8 <printf@plt+0x14dd8>
  416704:	ldr	w8, [x19]
  416708:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x1f1c>
  41670c:	add	x9, x9, #0xa1e
  416710:	str	wzr, [x19, #8]
  416714:	add	w8, w8, #0x1
  416718:	str	x9, [x19, #32]
  41671c:	str	w8, [x19]
  416720:	b	416978 <printf@plt+0x14c98>
  416724:	mov	x0, x24
  416728:	mov	w1, w9
  41672c:	str	w9, [sp, #28]
  416730:	bl	4019b0 <strchr@plt>
  416734:	ldr	w9, [sp, #28]
  416738:	cbz	x0, 416348 <printf@plt+0x14668>
  41673c:	add	x8, x21, #0x1
  416740:	str	x8, [x26]
  416744:	stur	x27, [x29, #-40]
  416748:	ldrb	w27, [x21]
  41674c:	mov	x0, x24
  416750:	stur	x8, [x29, #-8]
  416754:	mov	w1, w27
  416758:	bl	4019b0 <strchr@plt>
  41675c:	ldrb	w8, [x21, #1]
  416760:	cbnz	w8, 41676c <printf@plt+0x14a8c>
  416764:	add	w22, w22, #0x1
  416768:	str	w22, [x19]
  41676c:	cmp	w27, #0x3a
  416770:	b.eq	4167b4 <printf@plt+0x14ad4>  // b.none
  416774:	cbz	x0, 4167b4 <printf@plt+0x14ad4>
  416778:	ldrb	w9, [x0]
  41677c:	ldrb	w8, [x0, #1]
  416780:	cmp	w9, #0x57
  416784:	b.ne	4167c0 <printf@plt+0x14ae0>  // b.any
  416788:	cmp	w8, #0x3b
  41678c:	b.ne	4167c0 <printf@plt+0x14ae0>  // b.any
  416790:	ldur	x9, [x29, #-8]
  416794:	ldrb	w8, [x9]
  416798:	cbz	w8, 4167e8 <printf@plt+0x14b08>
  41679c:	add	w8, w22, #0x1
  4167a0:	str	x25, [sp, #16]
  4167a4:	str	x9, [x19, #16]
  4167a8:	stur	w8, [x29, #-28]
  4167ac:	str	w8, [x19]
  4167b0:	b	4168a8 <printf@plt+0x14bc8>
  4167b4:	cbnz	w28, 4169d4 <printf@plt+0x14cf4>
  4167b8:	str	w27, [x19, #8]
  4167bc:	b	416978 <printf@plt+0x14c98>
  4167c0:	cmp	w8, #0x3a
  4167c4:	b.ne	416654 <printf@plt+0x14974>  // b.any
  4167c8:	ldur	x10, [x29, #-8]
  4167cc:	ldrb	w9, [x0, #2]
  4167d0:	ldrb	w8, [x10]
  4167d4:	cmp	w9, #0x3a
  4167d8:	b.ne	416850 <printf@plt+0x14b70>  // b.any
  4167dc:	cbnz	w8, 416854 <printf@plt+0x14b74>
  4167e0:	str	xzr, [x19, #16]
  4167e4:	b	416860 <printf@plt+0x14b80>
  4167e8:	cmp	w22, w23
  4167ec:	b.ne	416890 <printf@plt+0x14bb0>  // b.any
  4167f0:	cbnz	w28, 416bcc <printf@plt+0x14eec>
  4167f4:	str	w27, [x19, #8]
  4167f8:	b	416aa4 <printf@plt+0x14dc4>
  4167fc:	cmp	w9, #0x1
  416800:	ldr	x20, [sp, #40]
  416804:	ldur	w9, [x29, #-44]
  416808:	b.ne	416824 <printf@plt+0x14b44>  // b.any
  41680c:	cmp	w8, w23
  416810:	b.ge	416a88 <printf@plt+0x14da8>  // b.tcont
  416814:	add	w9, w22, #0x2
  416818:	str	w9, [x19]
  41681c:	ldr	x8, [x25, x8, lsl #3]
  416820:	b	4166c8 <printf@plt+0x149e8>
  416824:	mov	x0, x21
  416828:	bl	4018f0 <strlen@plt>
  41682c:	add	x8, x21, x0
  416830:	str	x8, [x20]
  416834:	cbz	x27, 416840 <printf@plt+0x14b60>
  416838:	ldur	w8, [x29, #-28]
  41683c:	str	w8, [x27]
  416840:	ldr	x8, [x28, #16]
  416844:	ldr	w27, [x28, #24]
  416848:	cbnz	x8, 416a7c <printf@plt+0x14d9c>
  41684c:	b	416654 <printf@plt+0x14974>
  416850:	cbz	w8, 416a08 <printf@plt+0x14d28>
  416854:	add	w8, w22, #0x1
  416858:	str	x10, [x19, #16]
  41685c:	str	w8, [x19]
  416860:	str	xzr, [x26]
  416864:	b	416654 <printf@plt+0x14974>
  416868:	cbnz	w8, 416b9c <printf@plt+0x14ebc>
  41686c:	ldr	x20, [x19, #32]
  416870:	mov	x0, x20
  416874:	bl	4018f0 <strlen@plt>
  416878:	add	x8, x20, x0
  41687c:	str	x8, [x19, #32]
  416880:	ldr	w8, [x28, #24]
  416884:	mov	w27, #0x3f                  	// #63
  416888:	str	w8, [x19, #8]
  41688c:	b	416654 <printf@plt+0x14974>
  416890:	add	w8, w22, #0x1
  416894:	str	w8, [x19]
  416898:	ldr	x9, [x25, w22, sxtw #3]
  41689c:	stur	w8, [x29, #-28]
  4168a0:	str	x25, [sp, #16]
  4168a4:	str	x9, [x19, #16]
  4168a8:	mov	x25, x9
  4168ac:	str	x9, [x26]
  4168b0:	ldrb	w21, [x25]
  4168b4:	cbz	w21, 4168c8 <printf@plt+0x14be8>
  4168b8:	cmp	w21, #0x3d
  4168bc:	b.eq	4168c8 <printf@plt+0x14be8>  // b.none
  4168c0:	add	x25, x25, #0x1
  4168c4:	b	4168b0 <printf@plt+0x14bd0>
  4168c8:	ldr	x27, [x20]
  4168cc:	cbz	x27, 4169c8 <printf@plt+0x14ce8>
  4168d0:	str	x26, [sp, #40]
  4168d4:	sub	x26, x25, x9
  4168d8:	stur	w28, [x29, #-44]
  4168dc:	str	x24, [sp, #8]
  4168e0:	mov	w24, wzr
  4168e4:	mov	w28, wzr
  4168e8:	mov	x22, x9
  4168ec:	and	x8, x26, #0xffffffff
  4168f0:	stur	wzr, [x29, #-16]
  4168f4:	stur	xzr, [x29, #-8]
  4168f8:	stur	x8, [x29, #-24]
  4168fc:	mov	x0, x27
  416900:	mov	x1, x22
  416904:	mov	x2, x26
  416908:	bl	401aa0 <strncmp@plt>
  41690c:	cbnz	w0, 416944 <printf@plt+0x14c64>
  416910:	mov	x0, x27
  416914:	bl	4018f0 <strlen@plt>
  416918:	ldur	x8, [x29, #-24]
  41691c:	cmp	x8, x0
  416920:	b.eq	416980 <printf@plt+0x14ca0>  // b.none
  416924:	ldur	x8, [x29, #-8]
  416928:	cmp	x8, #0x0
  41692c:	csel	x8, x20, x8, eq  // eq = none
  416930:	stur	x8, [x29, #-8]
  416934:	ldur	w8, [x29, #-16]
  416938:	csinc	w28, w28, wzr, eq  // eq = none
  41693c:	csel	w8, w24, w8, eq  // eq = none
  416940:	stur	w8, [x29, #-16]
  416944:	ldr	x27, [x20, #32]!
  416948:	add	w24, w24, #0x1
  41694c:	cbnz	x27, 4168fc <printf@plt+0x14c1c>
  416950:	cbz	w28, 416994 <printf@plt+0x14cb4>
  416954:	ldur	w8, [x29, #-44]
  416958:	cbnz	w8, 416b6c <printf@plt+0x14e8c>
  41695c:	ldur	w21, [x29, #-28]
  416960:	mov	x0, x22
  416964:	bl	4018f0 <strlen@plt>
  416968:	add	x8, x22, x0
  41696c:	add	w9, w21, #0x1
  416970:	str	x8, [x19, #32]
  416974:	str	w9, [x19]
  416978:	mov	w27, #0x3f                  	// #63
  41697c:	b	416654 <printf@plt+0x14974>
  416980:	mov	x27, x20
  416984:	ldr	x20, [sp, #8]
  416988:	ldr	x26, [sp, #40]
  41698c:	ldur	w9, [x29, #-44]
  416990:	b	4169ac <printf@plt+0x14ccc>
  416994:	ldr	x20, [sp, #8]
  416998:	ldr	x26, [sp, #40]
  41699c:	ldur	w9, [x29, #-44]
  4169a0:	ldur	x27, [x29, #-8]
  4169a4:	ldur	w24, [x29, #-16]
  4169a8:	cbz	x27, 4169c8 <printf@plt+0x14ce8>
  4169ac:	ldr	w8, [x27, #8]
  4169b0:	cbz	w21, 416a2c <printf@plt+0x14d4c>
  4169b4:	ldur	x21, [x29, #-40]
  4169b8:	cbz	w8, 416ae0 <printf@plt+0x14e00>
  4169bc:	add	x8, x25, #0x1
  4169c0:	str	x8, [x19, #16]
  4169c4:	b	416a58 <printf@plt+0x14d78>
  4169c8:	str	xzr, [x26]
  4169cc:	mov	w27, #0x57                  	// #87
  4169d0:	b	416654 <printf@plt+0x14974>
  4169d4:	ldr	w8, [x19, #44]
  4169d8:	adrp	x9, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4169dc:	ldr	x0, [x9, #3720]
  4169e0:	ldr	x2, [x25]
  4169e4:	adrp	x9, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4169e8:	adrp	x10, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4169ec:	add	x9, x9, #0xd7d
  4169f0:	add	x10, x10, #0xd97
  4169f4:	cmp	w8, #0x0
  4169f8:	csel	x1, x10, x9, eq  // eq = none
  4169fc:	mov	w3, w27
  416a00:	bl	401900 <fprintf@plt>
  416a04:	b	4167b8 <printf@plt+0x14ad8>
  416a08:	cmp	w22, w23
  416a0c:	b.ne	416b20 <printf@plt+0x14e40>  // b.any
  416a10:	cbnz	w28, 416c50 <printf@plt+0x14f70>
  416a14:	str	w27, [x19, #8]
  416a18:	ldrb	w8, [x24]
  416a1c:	mov	w9, #0x3f                  	// #63
  416a20:	cmp	w8, #0x3a
  416a24:	csel	w27, w8, w9, eq  // eq = none
  416a28:	b	416860 <printf@plt+0x14b80>
  416a2c:	ldur	x21, [x29, #-40]
  416a30:	cmp	w8, #0x1
  416a34:	b.ne	416a58 <printf@plt+0x14d78>  // b.any
  416a38:	ldur	w10, [x29, #-28]
  416a3c:	cmp	w10, w23
  416a40:	b.ge	416b50 <printf@plt+0x14e70>  // b.tcont
  416a44:	add	w8, w10, #0x1
  416a48:	str	w8, [x19]
  416a4c:	ldr	x8, [sp, #16]
  416a50:	ldr	x8, [x8, w10, sxtw #3]
  416a54:	b	4169c0 <printf@plt+0x14ce0>
  416a58:	mov	x0, x22
  416a5c:	bl	4018f0 <strlen@plt>
  416a60:	add	x8, x22, x0
  416a64:	str	x8, [x26]
  416a68:	cbz	x21, 416a70 <printf@plt+0x14d90>
  416a6c:	str	w24, [x21]
  416a70:	ldr	x8, [x27, #16]
  416a74:	ldr	w27, [x27, #24]
  416a78:	cbz	x8, 416654 <printf@plt+0x14974>
  416a7c:	str	w27, [x8]
  416a80:	mov	w27, wzr
  416a84:	b	416654 <printf@plt+0x14974>
  416a88:	cbnz	w9, 416c04 <printf@plt+0x14f24>
  416a8c:	mov	x0, x21
  416a90:	bl	4018f0 <strlen@plt>
  416a94:	add	x8, x21, x0
  416a98:	str	x8, [x19, #32]
  416a9c:	ldr	w8, [x28, #24]
  416aa0:	str	w8, [x19, #8]
  416aa4:	ldrb	w8, [x24]
  416aa8:	cmp	w8, #0x3a
  416aac:	mov	w9, #0x3f                  	// #63
  416ab0:	csel	w27, w8, w9, eq  // eq = none
  416ab4:	b	416654 <printf@plt+0x14974>
  416ab8:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416abc:	ldr	x0, [x8, #3720]
  416ac0:	ldr	x2, [x25]
  416ac4:	cmp	w9, #0x2d
  416ac8:	b.ne	416b34 <printf@plt+0x14e54>  // b.any
  416acc:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  416ad0:	add	x1, x1, #0xd3d
  416ad4:	mov	x3, x21
  416ad8:	bl	401900 <fprintf@plt>
  416adc:	b	416704 <printf@plt+0x14a24>
  416ae0:	cbnz	w9, 416c28 <printf@plt+0x14f48>
  416ae4:	mov	x0, x22
  416ae8:	bl	4018f0 <strlen@plt>
  416aec:	add	x8, x22, x0
  416af0:	str	x8, [x26]
  416af4:	b	416978 <printf@plt+0x14c98>
  416af8:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416afc:	ldr	x0, [x8, #3720]
  416b00:	ldr	x2, [x25]
  416b04:	ldr	x3, [sp, #32]
  416b08:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  416b0c:	add	x1, x1, #0xc9f
  416b10:	bl	401900 <fprintf@plt>
  416b14:	ldr	x21, [x19, #32]
  416b18:	ldr	w22, [x19]
  416b1c:	b	416610 <printf@plt+0x14930>
  416b20:	add	w8, w22, #0x1
  416b24:	str	w8, [x19]
  416b28:	ldr	x8, [x25, w22, sxtw #3]
  416b2c:	str	x8, [x19, #16]
  416b30:	b	416860 <printf@plt+0x14b80>
  416b34:	ldr	x8, [sp, #32]
  416b38:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  416b3c:	add	x1, x1, #0xd5d
  416b40:	mov	x4, x21
  416b44:	ldrb	w3, [x8]
  416b48:	bl	401900 <fprintf@plt>
  416b4c:	b	416704 <printf@plt+0x14a24>
  416b50:	cbnz	w9, 416c70 <printf@plt+0x14f90>
  416b54:	mov	x0, x22
  416b58:	bl	4018f0 <strlen@plt>
  416b5c:	add	x8, x22, x0
  416b60:	str	x8, [x26]
  416b64:	ldrb	w8, [x20]
  416b68:	b	416aa8 <printf@plt+0x14dc8>
  416b6c:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416b70:	ldr	x9, [sp, #16]
  416b74:	ldr	x0, [x8, #3720]
  416b78:	ldur	w8, [x29, #-28]
  416b7c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  416b80:	ldr	x2, [x9]
  416b84:	add	x1, x1, #0xdd8
  416b88:	ldr	x3, [x9, w8, sxtw #3]
  416b8c:	bl	401900 <fprintf@plt>
  416b90:	ldr	x22, [x19, #32]
  416b94:	ldr	w21, [x19]
  416b98:	b	416960 <printf@plt+0x14c80>
  416b9c:	ldr	x10, [sp, #32]
  416ba0:	adrp	x9, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416ba4:	ldr	x0, [x9, #3720]
  416ba8:	ldr	x2, [x25]
  416bac:	ldrb	w8, [x10, #1]
  416bb0:	cmp	w8, #0x2d
  416bb4:	b.ne	416bec <printf@plt+0x14f0c>  // b.any
  416bb8:	ldr	x3, [x28]
  416bbc:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  416bc0:	add	x1, x1, #0xcbd
  416bc4:	bl	401900 <fprintf@plt>
  416bc8:	b	41686c <printf@plt+0x14b8c>
  416bcc:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416bd0:	ldr	x0, [x8, #3720]
  416bd4:	ldr	x2, [x25]
  416bd8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  416bdc:	add	x1, x1, #0xdb1
  416be0:	mov	w3, w27
  416be4:	bl	401900 <fprintf@plt>
  416be8:	b	4167f4 <printf@plt+0x14b14>
  416bec:	ldrb	w3, [x10]
  416bf0:	ldr	x4, [x28]
  416bf4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  416bf8:	add	x1, x1, #0xcea
  416bfc:	bl	401900 <fprintf@plt>
  416c00:	b	41686c <printf@plt+0x14b8c>
  416c04:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416c08:	ldr	x0, [x8, #3720]
  416c0c:	ldr	x2, [x25]
  416c10:	ldr	x3, [sp, #32]
  416c14:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  416c18:	add	x1, x1, #0xd17
  416c1c:	bl	401900 <fprintf@plt>
  416c20:	ldr	x21, [x20]
  416c24:	b	416a8c <printf@plt+0x14dac>
  416c28:	ldr	x9, [sp, #16]
  416c2c:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416c30:	ldr	x0, [x8, #3720]
  416c34:	ldr	x3, [x27]
  416c38:	ldr	x2, [x9]
  416c3c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  416c40:	add	x1, x1, #0xdf9
  416c44:	bl	401900 <fprintf@plt>
  416c48:	ldr	x22, [x26]
  416c4c:	b	416ae4 <printf@plt+0x14e04>
  416c50:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416c54:	ldr	x0, [x8, #3720]
  416c58:	ldr	x2, [x25]
  416c5c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  416c60:	add	x1, x1, #0xdb1
  416c64:	mov	w3, w27
  416c68:	bl	401900 <fprintf@plt>
  416c6c:	b	416a14 <printf@plt+0x14d34>
  416c70:	ldr	x9, [sp, #16]
  416c74:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  416c78:	ldr	x0, [x8, #3720]
  416c7c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  416c80:	ldr	x2, [x9]
  416c84:	add	x9, x9, w10, sxtw #3
  416c88:	ldur	x3, [x9, #-8]
  416c8c:	add	x1, x1, #0xd17
  416c90:	bl	401900 <fprintf@plt>
  416c94:	ldr	x22, [x26]
  416c98:	b	416b54 <printf@plt+0x14e74>
  416c9c:	ldp	w9, w11, [x1, #48]
  416ca0:	ldr	w8, [x1]
  416ca4:	sxtw	x10, w11
  416ca8:	cmp	w8, w11
  416cac:	b.le	416d48 <printf@plt+0x15068>
  416cb0:	cmp	w9, w11
  416cb4:	b.ge	416d48 <printf@plt+0x15068>  // b.tcont
  416cb8:	add	x11, x0, x10, lsl #3
  416cbc:	mov	w12, w9
  416cc0:	mov	w13, w8
  416cc4:	sub	w14, w13, w10
  416cc8:	sub	w15, w10, w12
  416ccc:	cmp	w14, w15
  416cd0:	b.le	416d08 <printf@plt+0x15028>
  416cd4:	cmp	w15, #0x1
  416cd8:	sub	w13, w13, w15
  416cdc:	b.lt	416d38 <printf@plt+0x15058>  // b.tstop
  416ce0:	mov	w14, w15
  416ce4:	add	x15, x0, w13, sxtw #3
  416ce8:	add	x16, x0, w12, sxtw #3
  416cec:	ldr	x17, [x15]
  416cf0:	ldr	x18, [x16]
  416cf4:	subs	x14, x14, #0x1
  416cf8:	str	x17, [x16], #8
  416cfc:	str	x18, [x15], #8
  416d00:	b.ne	416cec <printf@plt+0x1500c>  // b.any
  416d04:	b	416d38 <printf@plt+0x15058>
  416d08:	cmp	w14, #0x1
  416d0c:	b.lt	416d34 <printf@plt+0x15054>  // b.tstop
  416d10:	sub	w15, w13, w10
  416d14:	add	x16, x0, w12, sxtw #3
  416d18:	mov	x17, x11
  416d1c:	ldr	x18, [x17]
  416d20:	ldr	x2, [x16]
  416d24:	subs	x15, x15, #0x1
  416d28:	str	x18, [x16], #8
  416d2c:	str	x2, [x17], #8
  416d30:	b.ne	416d1c <printf@plt+0x1503c>  // b.any
  416d34:	add	w12, w12, w14
  416d38:	cmp	w13, w10
  416d3c:	b.le	416d48 <printf@plt+0x15068>
  416d40:	cmp	w10, w12
  416d44:	b.gt	416cc4 <printf@plt+0x14fe4>
  416d48:	sub	w9, w9, w10
  416d4c:	add	w9, w9, w8
  416d50:	stp	w9, w8, [x1, #48]
  416d54:	ret
  416d58:	stp	x29, x30, [sp, #-32]!
  416d5c:	stp	x20, x19, [sp, #16]
  416d60:	adrp	x20, 433000 <_Znam@GLIBCXX_3.4>
  416d64:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  416d68:	ldr	w9, [x20, #596]
  416d6c:	ldr	w8, [x8, #600]
  416d70:	adrp	x19, 437000 <stderr@@GLIBC_2.17+0x2178>
  416d74:	add	x19, x19, #0xb10
  416d78:	mov	x7, x19
  416d7c:	mov	x29, sp
  416d80:	stp	w9, w8, [x19]
  416d84:	bl	41629c <printf@plt+0x145bc>
  416d88:	ldr	w8, [x19]
  416d8c:	ldr	x9, [x19, #16]
  416d90:	ldr	w11, [x19, #8]
  416d94:	adrp	x10, 439000 <stderr@@GLIBC_2.17+0x4178>
  416d98:	str	w8, [x20, #596]
  416d9c:	ldp	x20, x19, [sp, #16]
  416da0:	adrp	x12, 433000 <_Znam@GLIBCXX_3.4>
  416da4:	str	x9, [x10, #8]
  416da8:	str	w11, [x12, #604]
  416dac:	ldp	x29, x30, [sp], #32
  416db0:	ret
  416db4:	stp	x29, x30, [sp, #-32]!
  416db8:	stp	x20, x19, [sp, #16]
  416dbc:	adrp	x20, 433000 <_Znam@GLIBCXX_3.4>
  416dc0:	adrp	x8, 433000 <_Znam@GLIBCXX_3.4>
  416dc4:	ldr	w9, [x20, #596]
  416dc8:	ldr	w8, [x8, #600]
  416dcc:	adrp	x19, 437000 <stderr@@GLIBC_2.17+0x2178>
  416dd0:	add	x19, x19, #0xb10
  416dd4:	mov	w6, #0x1                   	// #1
  416dd8:	mov	x3, xzr
  416ddc:	mov	x4, xzr
  416de0:	mov	w5, wzr
  416de4:	mov	x7, x19
  416de8:	mov	x29, sp
  416dec:	stp	w9, w8, [x19]
  416df0:	bl	41629c <printf@plt+0x145bc>
  416df4:	ldr	w8, [x19]
  416df8:	ldr	x9, [x19, #16]
  416dfc:	ldr	w11, [x19, #8]
  416e00:	adrp	x10, 439000 <stderr@@GLIBC_2.17+0x4178>
  416e04:	str	w8, [x20, #596]
  416e08:	ldp	x20, x19, [sp, #16]
  416e0c:	adrp	x12, 433000 <_Znam@GLIBCXX_3.4>
  416e10:	str	x9, [x10, #8]
  416e14:	str	w11, [x12, #604]
  416e18:	ldp	x29, x30, [sp], #32
  416e1c:	ret
  416e20:	mov	w5, wzr
  416e24:	mov	w6, wzr
  416e28:	b	416d58 <printf@plt+0x15078>
  416e2c:	mov	x7, x5
  416e30:	mov	w5, wzr
  416e34:	mov	w6, wzr
  416e38:	b	41629c <printf@plt+0x145bc>
  416e3c:	mov	w5, #0x1                   	// #1
  416e40:	mov	w6, wzr
  416e44:	b	416d58 <printf@plt+0x15078>
  416e48:	mov	x7, x5
  416e4c:	mov	w5, #0x1                   	// #1
  416e50:	mov	w6, wzr
  416e54:	b	41629c <printf@plt+0x145bc>
  416e58:	stp	xzr, xzr, [x0]
  416e5c:	ret
  416e60:	stp	x29, x30, [sp, #-32]!
  416e64:	stp	x20, x19, [sp, #16]
  416e68:	mov	x29, sp
  416e6c:	mov	w8, #0x11                  	// #17
  416e70:	mov	x19, x0
  416e74:	str	w8, [x0, #8]
  416e78:	mov	w0, #0x110                 	// #272
  416e7c:	bl	401890 <_Znam@plt>
  416e80:	mov	w2, #0x110                 	// #272
  416e84:	mov	w1, wzr
  416e88:	mov	x20, x0
  416e8c:	bl	4019a0 <memset@plt>
  416e90:	str	x20, [x19]
  416e94:	str	wzr, [x19, #12]
  416e98:	ldp	x20, x19, [sp, #16]
  416e9c:	ldp	x29, x30, [sp], #32
  416ea0:	ret
  416ea4:	stp	x29, x30, [sp, #-48]!
  416ea8:	stp	x20, x19, [sp, #32]
  416eac:	mov	x19, x0
  416eb0:	ldr	w8, [x0, #8]
  416eb4:	ldr	x0, [x0]
  416eb8:	str	x21, [sp, #16]
  416ebc:	mov	x29, sp
  416ec0:	cbz	w8, 416eec <printf@plt+0x1520c>
  416ec4:	mov	x20, xzr
  416ec8:	mov	x21, xzr
  416ecc:	ldr	x0, [x0, x20]
  416ed0:	bl	401990 <free@plt>
  416ed4:	ldr	w8, [x19, #8]
  416ed8:	ldr	x0, [x19]
  416edc:	add	x21, x21, #0x1
  416ee0:	add	x20, x20, #0x10
  416ee4:	cmp	x21, x8
  416ee8:	b.cc	416ecc <printf@plt+0x151ec>  // b.lo, b.ul, b.last
  416eec:	cbz	x0, 416f00 <printf@plt+0x15220>
  416ef0:	ldp	x20, x19, [sp, #32]
  416ef4:	ldr	x21, [sp, #16]
  416ef8:	ldp	x29, x30, [sp], #48
  416efc:	b	401b60 <_ZdaPv@plt>
  416f00:	ldp	x20, x19, [sp, #32]
  416f04:	ldr	x21, [sp, #16]
  416f08:	ldp	x29, x30, [sp], #48
  416f0c:	ret
  416f10:	stp	x29, x30, [sp, #-96]!
  416f14:	stp	x28, x27, [sp, #16]
  416f18:	stp	x26, x25, [sp, #32]
  416f1c:	stp	x24, x23, [sp, #48]
  416f20:	stp	x22, x21, [sp, #64]
  416f24:	stp	x20, x19, [sp, #80]
  416f28:	mov	x29, sp
  416f2c:	mov	x19, x2
  416f30:	mov	x21, x1
  416f34:	mov	x20, x0
  416f38:	cbnz	x1, 416f4c <printf@plt+0x1526c>
  416f3c:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  416f40:	add	x1, x1, #0xe37
  416f44:	mov	w0, #0x1f                  	// #31
  416f48:	bl	411fbc <printf@plt+0x102dc>
  416f4c:	mov	x0, x21
  416f50:	bl	41837c <_ZdlPvm@@Base+0x298>
  416f54:	ldr	w24, [x20, #8]
  416f58:	ldr	x22, [x20]
  416f5c:	mov	x23, x0
  416f60:	udiv	x8, x0, x24
  416f64:	msub	x27, x8, x24, x0
  416f68:	lsl	x8, x27, #4
  416f6c:	ldr	x25, [x22, x8]
  416f70:	cbz	x25, 416fbc <printf@plt+0x152dc>
  416f74:	mov	x0, x25
  416f78:	mov	x1, x21
  416f7c:	bl	401ba0 <strcmp@plt>
  416f80:	cbz	w0, 416fb0 <printf@plt+0x152d0>
  416f84:	cmp	w27, #0x0
  416f88:	csel	w8, w24, w27, eq  // eq = none
  416f8c:	sub	w27, w8, #0x1
  416f90:	lsl	x8, x27, #4
  416f94:	ldr	x25, [x22, x8]
  416f98:	cbz	x25, 416fbc <printf@plt+0x152dc>
  416f9c:	mov	x0, x25
  416fa0:	mov	x1, x21
  416fa4:	bl	401ba0 <strcmp@plt>
  416fa8:	cbnz	w0, 416f84 <printf@plt+0x152a4>
  416fac:	mov	w27, w27
  416fb0:	add	x8, x22, x27, lsl #4
  416fb4:	str	x19, [x8, #8]
  416fb8:	b	417104 <printf@plt+0x15424>
  416fbc:	cbz	x19, 4170bc <printf@plt+0x153dc>
  416fc0:	ldr	w8, [x20, #12]
  416fc4:	cmp	w24, w8, lsl #2
  416fc8:	b.hi	4170d0 <printf@plt+0x153f0>  // b.pmore
  416fcc:	mov	w0, w24
  416fd0:	bl	4183e8 <_ZdlPvm@@Base+0x304>
  416fd4:	mov	w28, w0
  416fd8:	lsl	x27, x28, #4
  416fdc:	mov	w25, w0
  416fe0:	str	w0, [x20, #8]
  416fe4:	mov	x0, x27
  416fe8:	bl	401890 <_Znam@plt>
  416fec:	mov	x26, x0
  416ff0:	cbz	w25, 417004 <printf@plt+0x15324>
  416ff4:	mov	x0, x26
  416ff8:	mov	w1, wzr
  416ffc:	mov	x2, x27
  417000:	bl	4019a0 <memset@plt>
  417004:	str	x26, [x20]
  417008:	cbz	w24, 417098 <printf@plt+0x153b8>
  41700c:	mov	x25, xzr
  417010:	add	x26, x22, x25, lsl #4
  417014:	ldr	x0, [x26]
  417018:	cbz	x0, 417080 <printf@plt+0x153a0>
  41701c:	mov	x27, x26
  417020:	ldr	x8, [x27, #8]!
  417024:	cbz	x8, 41707c <printf@plt+0x1539c>
  417028:	bl	41837c <_ZdlPvm@@Base+0x298>
  41702c:	ldr	w10, [x20, #8]
  417030:	ldr	x8, [x20]
  417034:	udiv	x9, x0, x10
  417038:	msub	x9, x9, x10, x0
  41703c:	add	x11, x8, x9, lsl #4
  417040:	ldr	x12, [x11]
  417044:	cbz	x12, 417064 <printf@plt+0x15384>
  417048:	cmp	w9, #0x0
  41704c:	csel	w9, w10, w9, eq  // eq = none
  417050:	sub	w9, w9, #0x1
  417054:	add	x11, x8, w9, uxtw #4
  417058:	ldr	x12, [x11]
  41705c:	cbnz	x12, 417048 <printf@plt+0x15368>
  417060:	mov	w9, w9
  417064:	ldr	x10, [x26]
  417068:	add	x8, x8, x9, lsl #4
  41706c:	str	x10, [x11]
  417070:	ldr	x10, [x27]
  417074:	str	x10, [x8, #8]
  417078:	b	417080 <printf@plt+0x153a0>
  41707c:	bl	401990 <free@plt>
  417080:	add	x25, x25, #0x1
  417084:	cmp	x25, x24
  417088:	b.ne	417010 <printf@plt+0x15330>  // b.any
  41708c:	ldr	w28, [x20, #8]
  417090:	ldr	x26, [x20]
  417094:	mov	w25, w28
  417098:	udiv	x8, x23, x28
  41709c:	msub	x27, x8, x28, x23
  4170a0:	lsl	x8, x27, #4
  4170a4:	ldr	x8, [x26, x8]
  4170a8:	cbz	x8, 4170c4 <printf@plt+0x153e4>
  4170ac:	cmp	w27, #0x0
  4170b0:	csel	w8, w25, w27, eq  // eq = none
  4170b4:	sub	w27, w8, #0x1
  4170b8:	b	4170a0 <printf@plt+0x153c0>
  4170bc:	mov	x25, xzr
  4170c0:	b	417104 <printf@plt+0x15424>
  4170c4:	cbz	x22, 4170d0 <printf@plt+0x153f0>
  4170c8:	mov	x0, x22
  4170cc:	bl	401b60 <_ZdaPv@plt>
  4170d0:	mov	x0, x21
  4170d4:	bl	4018f0 <strlen@plt>
  4170d8:	add	x0, x0, #0x1
  4170dc:	bl	401bc0 <malloc@plt>
  4170e0:	mov	x1, x21
  4170e4:	mov	x25, x0
  4170e8:	bl	4019f0 <strcpy@plt>
  4170ec:	ldr	x8, [x20]
  4170f0:	add	x8, x8, w27, uxtw #4
  4170f4:	stp	x0, x19, [x8]
  4170f8:	ldr	w8, [x20, #12]
  4170fc:	add	w8, w8, #0x1
  417100:	str	w8, [x20, #12]
  417104:	mov	x0, x25
  417108:	ldp	x20, x19, [sp, #80]
  41710c:	ldp	x22, x21, [sp, #64]
  417110:	ldp	x24, x23, [sp, #48]
  417114:	ldp	x26, x25, [sp, #32]
  417118:	ldp	x28, x27, [sp, #16]
  41711c:	ldp	x29, x30, [sp], #96
  417120:	ret
  417124:	stp	x29, x30, [sp, #-48]!
  417128:	stp	x22, x21, [sp, #16]
  41712c:	stp	x20, x19, [sp, #32]
  417130:	mov	x29, sp
  417134:	mov	x19, x1
  417138:	mov	x20, x0
  41713c:	cbnz	x1, 417150 <printf@plt+0x15470>
  417140:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  417144:	add	x1, x1, #0xe37
  417148:	mov	w0, #0x1f                  	// #31
  41714c:	bl	411fbc <printf@plt+0x102dc>
  417150:	mov	x0, x19
  417154:	bl	41837c <_ZdlPvm@@Base+0x298>
  417158:	ldr	w22, [x20, #8]
  41715c:	ldr	x20, [x20]
  417160:	udiv	x8, x0, x22
  417164:	msub	x21, x8, x22, x0
  417168:	lsl	x8, x21, #4
  41716c:	ldr	x0, [x20, x8]
  417170:	cbz	x0, 4171b0 <printf@plt+0x154d0>
  417174:	mov	x1, x19
  417178:	bl	401ba0 <strcmp@plt>
  41717c:	cbz	w0, 4171a8 <printf@plt+0x154c8>
  417180:	cmp	w21, #0x0
  417184:	csel	w8, w22, w21, eq  // eq = none
  417188:	sub	w21, w8, #0x1
  41718c:	lsl	x8, x21, #4
  417190:	ldr	x0, [x20, x8]
  417194:	cbz	x0, 4171b0 <printf@plt+0x154d0>
  417198:	mov	x1, x19
  41719c:	bl	401ba0 <strcmp@plt>
  4171a0:	cbnz	w0, 417180 <printf@plt+0x154a0>
  4171a4:	mov	w21, w21
  4171a8:	add	x8, x20, x21, lsl #4
  4171ac:	ldr	x0, [x8, #8]
  4171b0:	ldp	x20, x19, [sp, #32]
  4171b4:	ldp	x22, x21, [sp, #16]
  4171b8:	ldp	x29, x30, [sp], #48
  4171bc:	ret
  4171c0:	stp	x29, x30, [sp, #-80]!
  4171c4:	str	x25, [sp, #16]
  4171c8:	stp	x24, x23, [sp, #32]
  4171cc:	stp	x22, x21, [sp, #48]
  4171d0:	stp	x20, x19, [sp, #64]
  4171d4:	mov	x29, sp
  4171d8:	ldr	x21, [x1]
  4171dc:	mov	x19, x1
  4171e0:	mov	x20, x0
  4171e4:	cbnz	x21, 4171f8 <printf@plt+0x15518>
  4171e8:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  4171ec:	add	x1, x1, #0xe37
  4171f0:	mov	w0, #0x1f                  	// #31
  4171f4:	bl	411fbc <printf@plt+0x102dc>
  4171f8:	mov	x0, x21
  4171fc:	bl	41837c <_ZdlPvm@@Base+0x298>
  417200:	ldr	w24, [x20, #8]
  417204:	ldr	x25, [x20]
  417208:	udiv	x8, x0, x24
  41720c:	msub	x23, x8, x24, x0
  417210:	lsl	x8, x23, #4
  417214:	ldr	x22, [x25, x8]
  417218:	cbz	x22, 41726c <printf@plt+0x1558c>
  41721c:	mov	x0, x22
  417220:	mov	x1, x21
  417224:	bl	401ba0 <strcmp@plt>
  417228:	cbz	w0, 417258 <printf@plt+0x15578>
  41722c:	cmp	w23, #0x0
  417230:	csel	w8, w24, w23, eq  // eq = none
  417234:	sub	w23, w8, #0x1
  417238:	lsl	x8, x23, #4
  41723c:	ldr	x22, [x25, x8]
  417240:	cbz	x22, 41726c <printf@plt+0x1558c>
  417244:	mov	x0, x22
  417248:	mov	x1, x21
  41724c:	bl	401ba0 <strcmp@plt>
  417250:	cbnz	w0, 41722c <printf@plt+0x1554c>
  417254:	mov	w23, w23
  417258:	str	x22, [x19]
  41725c:	ldr	x8, [x20]
  417260:	add	x8, x8, x23, lsl #4
  417264:	ldr	x0, [x8, #8]
  417268:	b	417270 <printf@plt+0x15590>
  41726c:	mov	x0, xzr
  417270:	ldp	x20, x19, [sp, #64]
  417274:	ldp	x22, x21, [sp, #48]
  417278:	ldp	x24, x23, [sp, #32]
  41727c:	ldr	x25, [sp, #16]
  417280:	ldp	x29, x30, [sp], #80
  417284:	ret
  417288:	str	x1, [x0]
  41728c:	str	wzr, [x0, #8]
  417290:	ret
  417294:	ldr	x10, [x0]
  417298:	ldr	w8, [x0, #8]
  41729c:	ldr	w9, [x10, #8]
  4172a0:	cmp	w8, w9
  4172a4:	b.cs	4172cc <printf@plt+0x155ec>  // b.hs, b.nlast
  4172a8:	ldr	x10, [x10]
  4172ac:	add	x11, x10, x8, lsl #4
  4172b0:	ldr	x12, [x11]
  4172b4:	cbnz	x12, 4172d4 <printf@plt+0x155f4>
  4172b8:	add	x8, x8, #0x1
  4172bc:	cmp	w9, w8
  4172c0:	add	x11, x11, #0x10
  4172c4:	str	w8, [x0, #8]
  4172c8:	b.ne	4172b0 <printf@plt+0x155d0>  // b.any
  4172cc:	mov	w0, wzr
  4172d0:	ret
  4172d4:	str	x12, [x1]
  4172d8:	add	x9, x10, w8, uxtw #4
  4172dc:	ldr	x9, [x9, #8]
  4172e0:	add	w8, w8, #0x1
  4172e4:	str	x9, [x2]
  4172e8:	str	w8, [x0, #8]
  4172ec:	mov	w0, #0x1                   	// #1
  4172f0:	ret
  4172f4:	stp	x29, x30, [sp, #-48]!
  4172f8:	str	x21, [sp, #16]
  4172fc:	stp	x20, x19, [sp, #32]
  417300:	mov	x29, sp
  417304:	adrp	x21, 433000 <_Znam@GLIBCXX_3.4>
  417308:	adrp	x19, 437000 <stderr@@GLIBC_2.17+0x2178>
  41730c:	mov	x20, #0xffffffffffffe500    	// #-6912
  417310:	add	x21, x21, #0x260
  417314:	add	x19, x19, #0xb48
  417318:	mov	w0, #0x8                   	// #8
  41731c:	bl	401890 <_Znam@plt>
  417320:	add	x8, x21, x20
  417324:	ldr	x9, [x8, #6920]
  417328:	ldr	x1, [x8, #6912]
  41732c:	mov	x2, x0
  417330:	str	x9, [x0]
  417334:	mov	x0, x19
  417338:	bl	416f10 <printf@plt+0x15230>
  41733c:	adds	x20, x20, #0x10
  417340:	b.ne	417318 <printf@plt+0x15638>  // b.any
  417344:	ldp	x20, x19, [sp, #32]
  417348:	ldr	x21, [sp, #16]
  41734c:	ldp	x29, x30, [sp], #48
  417350:	ret
  417354:	stp	x29, x30, [sp, #-16]!
  417358:	mov	x29, sp
  41735c:	mov	x1, x0
  417360:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x2178>
  417364:	add	x0, x0, #0xb48
  417368:	bl	417124 <printf@plt+0x15444>
  41736c:	cbz	x0, 417374 <printf@plt+0x15694>
  417370:	ldr	x0, [x0]
  417374:	ldp	x29, x30, [sp], #16
  417378:	ret
  41737c:	mov	w8, w0
  417380:	tbnz	w0, #31, 4173c8 <printf@plt+0x156e8>
  417384:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x2178>
  417388:	mov	w9, #0x6667                	// #26215
  41738c:	add	x0, x0, #0xb6c
  417390:	movk	w9, #0x6666, lsl #16
  417394:	mov	w10, #0xa                   	// #10
  417398:	smull	x11, w8, w9
  41739c:	lsr	x13, x11, #63
  4173a0:	asr	x11, x11, #34
  4173a4:	add	w11, w11, w13
  4173a8:	add	w12, w8, #0x9
  4173ac:	msub	w8, w11, w10, w8
  4173b0:	add	w8, w8, #0x30
  4173b4:	cmp	w12, #0x12
  4173b8:	strb	w8, [x0, #-1]!
  4173bc:	mov	w8, w11
  4173c0:	b.hi	417398 <printf@plt+0x156b8>  // b.pmore
  4173c4:	ret
  4173c8:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x2178>
  4173cc:	mov	w9, #0x6667                	// #26215
  4173d0:	add	x0, x0, #0xb6b
  4173d4:	movk	w9, #0x6666, lsl #16
  4173d8:	mov	w10, #0xa                   	// #10
  4173dc:	smull	x11, w8, w9
  4173e0:	lsr	x13, x11, #63
  4173e4:	asr	x11, x11, #34
  4173e8:	neg	w12, w8
  4173ec:	add	w11, w11, w13
  4173f0:	madd	w12, w11, w10, w12
  4173f4:	add	w8, w8, #0x9
  4173f8:	add	w12, w12, #0x30
  4173fc:	cmp	w8, #0x12
  417400:	strb	w12, [x0], #-1
  417404:	mov	w8, w11
  417408:	b.hi	4173dc <printf@plt+0x156fc>  // b.pmore
  41740c:	mov	w8, #0x2d                  	// #45
  417410:	strb	w8, [x0]
  417414:	ret
  417418:	mov	w8, w0
  41741c:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x2178>
  417420:	mov	w9, #0xcccd                	// #52429
  417424:	add	x0, x0, #0xb81
  417428:	movk	w9, #0xcccc, lsl #16
  41742c:	mov	w10, #0xa                   	// #10
  417430:	umull	x11, w8, w9
  417434:	lsr	x11, x11, #35
  417438:	msub	w12, w11, w10, w8
  41743c:	orr	w12, w12, #0x30
  417440:	cmp	w8, #0x9
  417444:	strb	w12, [x0, #-1]!
  417448:	mov	w8, w11
  41744c:	b.hi	417430 <printf@plt+0x15750>  // b.pmore
  417450:	ret
  417454:	stp	xzr, xzr, [x0]
  417458:	ret
  41745c:	stp	x29, x30, [sp, #-32]!
  417460:	stp	x20, x19, [sp, #16]
  417464:	mov	x29, sp
  417468:	mov	w8, #0x11                  	// #17
  41746c:	mov	x19, x0
  417470:	str	w8, [x0, #8]
  417474:	mov	w0, #0x110                 	// #272
  417478:	bl	401890 <_Znam@plt>
  41747c:	mov	w2, #0x110                 	// #272
  417480:	mov	w1, wzr
  417484:	mov	x20, x0
  417488:	bl	4019a0 <memset@plt>
  41748c:	str	x20, [x19]
  417490:	str	wzr, [x19, #12]
  417494:	ldp	x20, x19, [sp, #16]
  417498:	ldp	x29, x30, [sp], #32
  41749c:	ret
  4174a0:	stp	x29, x30, [sp, #-48]!
  4174a4:	stp	x20, x19, [sp, #32]
  4174a8:	mov	x19, x0
  4174ac:	ldr	w8, [x0, #8]
  4174b0:	ldr	x0, [x0]
  4174b4:	str	x21, [sp, #16]
  4174b8:	mov	x29, sp
  4174bc:	cbz	w8, 4174e8 <printf@plt+0x15808>
  4174c0:	mov	x20, xzr
  4174c4:	mov	x21, xzr
  4174c8:	ldr	x0, [x0, x20]
  4174cc:	bl	401990 <free@plt>
  4174d0:	ldr	w8, [x19, #8]
  4174d4:	ldr	x0, [x19]
  4174d8:	add	x21, x21, #0x1
  4174dc:	add	x20, x20, #0x10
  4174e0:	cmp	x21, x8
  4174e4:	b.cc	4174c8 <printf@plt+0x157e8>  // b.lo, b.ul, b.last
  4174e8:	cbz	x0, 4174fc <printf@plt+0x1581c>
  4174ec:	ldp	x20, x19, [sp, #32]
  4174f0:	ldr	x21, [sp, #16]
  4174f4:	ldp	x29, x30, [sp], #48
  4174f8:	b	401b60 <_ZdaPv@plt>
  4174fc:	ldp	x20, x19, [sp, #32]
  417500:	ldr	x21, [sp, #16]
  417504:	ldp	x29, x30, [sp], #48
  417508:	ret
  41750c:	stp	x29, x30, [sp, #-96]!
  417510:	stp	x28, x27, [sp, #16]
  417514:	stp	x26, x25, [sp, #32]
  417518:	stp	x24, x23, [sp, #48]
  41751c:	stp	x22, x21, [sp, #64]
  417520:	stp	x20, x19, [sp, #80]
  417524:	mov	x29, sp
  417528:	mov	x19, x2
  41752c:	mov	x21, x1
  417530:	mov	x20, x0
  417534:	cbnz	x1, 417548 <printf@plt+0x15868>
  417538:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  41753c:	add	x1, x1, #0xa76
  417540:	mov	w0, #0x28                  	// #40
  417544:	bl	411fbc <printf@plt+0x102dc>
  417548:	mov	x0, x21
  41754c:	bl	41837c <_ZdlPvm@@Base+0x298>
  417550:	ldr	w24, [x20, #8]
  417554:	ldr	x22, [x20]
  417558:	mov	x23, x0
  41755c:	udiv	x8, x0, x24
  417560:	msub	x27, x8, x24, x0
  417564:	lsl	x8, x27, #4
  417568:	ldr	x25, [x22, x8]
  41756c:	cbz	x25, 4175b8 <printf@plt+0x158d8>
  417570:	mov	x0, x25
  417574:	mov	x1, x21
  417578:	bl	401ba0 <strcmp@plt>
  41757c:	cbz	w0, 4175ac <printf@plt+0x158cc>
  417580:	cmp	w27, #0x0
  417584:	csel	w8, w24, w27, eq  // eq = none
  417588:	sub	w27, w8, #0x1
  41758c:	lsl	x8, x27, #4
  417590:	ldr	x25, [x22, x8]
  417594:	cbz	x25, 4175b8 <printf@plt+0x158d8>
  417598:	mov	x0, x25
  41759c:	mov	x1, x21
  4175a0:	bl	401ba0 <strcmp@plt>
  4175a4:	cbnz	w0, 417580 <printf@plt+0x158a0>
  4175a8:	mov	w27, w27
  4175ac:	add	x8, x22, x27, lsl #4
  4175b0:	str	x19, [x8, #8]
  4175b4:	b	417700 <printf@plt+0x15a20>
  4175b8:	cbz	x19, 4176b8 <printf@plt+0x159d8>
  4175bc:	ldr	w8, [x20, #12]
  4175c0:	cmp	w24, w8, lsl #2
  4175c4:	b.hi	4176cc <printf@plt+0x159ec>  // b.pmore
  4175c8:	mov	w0, w24
  4175cc:	bl	4183e8 <_ZdlPvm@@Base+0x304>
  4175d0:	mov	w28, w0
  4175d4:	lsl	x27, x28, #4
  4175d8:	mov	w25, w0
  4175dc:	str	w0, [x20, #8]
  4175e0:	mov	x0, x27
  4175e4:	bl	401890 <_Znam@plt>
  4175e8:	mov	x26, x0
  4175ec:	cbz	w25, 417600 <printf@plt+0x15920>
  4175f0:	mov	x0, x26
  4175f4:	mov	w1, wzr
  4175f8:	mov	x2, x27
  4175fc:	bl	4019a0 <memset@plt>
  417600:	str	x26, [x20]
  417604:	cbz	w24, 417694 <printf@plt+0x159b4>
  417608:	mov	x25, xzr
  41760c:	add	x26, x22, x25, lsl #4
  417610:	ldr	x0, [x26]
  417614:	cbz	x0, 41767c <printf@plt+0x1599c>
  417618:	mov	x27, x26
  41761c:	ldr	x8, [x27, #8]!
  417620:	cbz	x8, 417678 <printf@plt+0x15998>
  417624:	bl	41837c <_ZdlPvm@@Base+0x298>
  417628:	ldr	w10, [x20, #8]
  41762c:	ldr	x8, [x20]
  417630:	udiv	x9, x0, x10
  417634:	msub	x9, x9, x10, x0
  417638:	add	x11, x8, x9, lsl #4
  41763c:	ldr	x12, [x11]
  417640:	cbz	x12, 417660 <printf@plt+0x15980>
  417644:	cmp	w9, #0x0
  417648:	csel	w9, w10, w9, eq  // eq = none
  41764c:	sub	w9, w9, #0x1
  417650:	add	x11, x8, w9, uxtw #4
  417654:	ldr	x12, [x11]
  417658:	cbnz	x12, 417644 <printf@plt+0x15964>
  41765c:	mov	w9, w9
  417660:	ldr	x10, [x26]
  417664:	add	x8, x8, x9, lsl #4
  417668:	str	x10, [x11]
  41766c:	ldr	x10, [x27]
  417670:	str	x10, [x8, #8]
  417674:	b	41767c <printf@plt+0x1599c>
  417678:	bl	401990 <free@plt>
  41767c:	add	x25, x25, #0x1
  417680:	cmp	x25, x24
  417684:	b.ne	41760c <printf@plt+0x1592c>  // b.any
  417688:	ldr	w28, [x20, #8]
  41768c:	ldr	x26, [x20]
  417690:	mov	w25, w28
  417694:	udiv	x8, x23, x28
  417698:	msub	x27, x8, x28, x23
  41769c:	lsl	x8, x27, #4
  4176a0:	ldr	x8, [x26, x8]
  4176a4:	cbz	x8, 4176c0 <printf@plt+0x159e0>
  4176a8:	cmp	w27, #0x0
  4176ac:	csel	w8, w25, w27, eq  // eq = none
  4176b0:	sub	w27, w8, #0x1
  4176b4:	b	41769c <printf@plt+0x159bc>
  4176b8:	mov	x25, xzr
  4176bc:	b	417700 <printf@plt+0x15a20>
  4176c0:	cbz	x22, 4176cc <printf@plt+0x159ec>
  4176c4:	mov	x0, x22
  4176c8:	bl	401b60 <_ZdaPv@plt>
  4176cc:	mov	x0, x21
  4176d0:	bl	4018f0 <strlen@plt>
  4176d4:	add	x0, x0, #0x1
  4176d8:	bl	401bc0 <malloc@plt>
  4176dc:	mov	x1, x21
  4176e0:	mov	x25, x0
  4176e4:	bl	4019f0 <strcpy@plt>
  4176e8:	ldr	x8, [x20]
  4176ec:	add	x8, x8, w27, uxtw #4
  4176f0:	stp	x0, x19, [x8]
  4176f4:	ldr	w8, [x20, #12]
  4176f8:	add	w8, w8, #0x1
  4176fc:	str	w8, [x20, #12]
  417700:	mov	x0, x25
  417704:	ldp	x20, x19, [sp, #80]
  417708:	ldp	x22, x21, [sp, #64]
  41770c:	ldp	x24, x23, [sp, #48]
  417710:	ldp	x26, x25, [sp, #32]
  417714:	ldp	x28, x27, [sp, #16]
  417718:	ldp	x29, x30, [sp], #96
  41771c:	ret
  417720:	stp	x29, x30, [sp, #-48]!
  417724:	stp	x22, x21, [sp, #16]
  417728:	stp	x20, x19, [sp, #32]
  41772c:	mov	x29, sp
  417730:	mov	x19, x1
  417734:	mov	x20, x0
  417738:	cbnz	x1, 41774c <printf@plt+0x15a6c>
  41773c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  417740:	add	x1, x1, #0xa76
  417744:	mov	w0, #0x28                  	// #40
  417748:	bl	411fbc <printf@plt+0x102dc>
  41774c:	mov	x0, x19
  417750:	bl	41837c <_ZdlPvm@@Base+0x298>
  417754:	ldr	w22, [x20, #8]
  417758:	ldr	x20, [x20]
  41775c:	udiv	x8, x0, x22
  417760:	msub	x21, x8, x22, x0
  417764:	lsl	x8, x21, #4
  417768:	ldr	x0, [x20, x8]
  41776c:	cbz	x0, 4177ac <printf@plt+0x15acc>
  417770:	mov	x1, x19
  417774:	bl	401ba0 <strcmp@plt>
  417778:	cbz	w0, 4177a4 <printf@plt+0x15ac4>
  41777c:	cmp	w21, #0x0
  417780:	csel	w8, w22, w21, eq  // eq = none
  417784:	sub	w21, w8, #0x1
  417788:	lsl	x8, x21, #4
  41778c:	ldr	x0, [x20, x8]
  417790:	cbz	x0, 4177ac <printf@plt+0x15acc>
  417794:	mov	x1, x19
  417798:	bl	401ba0 <strcmp@plt>
  41779c:	cbnz	w0, 41777c <printf@plt+0x15a9c>
  4177a0:	mov	w21, w21
  4177a4:	add	x8, x20, x21, lsl #4
  4177a8:	ldr	x0, [x8, #8]
  4177ac:	ldp	x20, x19, [sp, #32]
  4177b0:	ldp	x22, x21, [sp, #16]
  4177b4:	ldp	x29, x30, [sp], #48
  4177b8:	ret
  4177bc:	stp	x29, x30, [sp, #-80]!
  4177c0:	str	x25, [sp, #16]
  4177c4:	stp	x24, x23, [sp, #32]
  4177c8:	stp	x22, x21, [sp, #48]
  4177cc:	stp	x20, x19, [sp, #64]
  4177d0:	mov	x29, sp
  4177d4:	ldr	x21, [x1]
  4177d8:	mov	x19, x1
  4177dc:	mov	x20, x0
  4177e0:	cbnz	x21, 4177f4 <printf@plt+0x15b14>
  4177e4:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  4177e8:	add	x1, x1, #0xa76
  4177ec:	mov	w0, #0x28                  	// #40
  4177f0:	bl	411fbc <printf@plt+0x102dc>
  4177f4:	mov	x0, x21
  4177f8:	bl	41837c <_ZdlPvm@@Base+0x298>
  4177fc:	ldr	w24, [x20, #8]
  417800:	ldr	x25, [x20]
  417804:	udiv	x8, x0, x24
  417808:	msub	x23, x8, x24, x0
  41780c:	lsl	x8, x23, #4
  417810:	ldr	x22, [x25, x8]
  417814:	cbz	x22, 417868 <printf@plt+0x15b88>
  417818:	mov	x0, x22
  41781c:	mov	x1, x21
  417820:	bl	401ba0 <strcmp@plt>
  417824:	cbz	w0, 417854 <printf@plt+0x15b74>
  417828:	cmp	w23, #0x0
  41782c:	csel	w8, w24, w23, eq  // eq = none
  417830:	sub	w23, w8, #0x1
  417834:	lsl	x8, x23, #4
  417838:	ldr	x22, [x25, x8]
  41783c:	cbz	x22, 417868 <printf@plt+0x15b88>
  417840:	mov	x0, x22
  417844:	mov	x1, x21
  417848:	bl	401ba0 <strcmp@plt>
  41784c:	cbnz	w0, 417828 <printf@plt+0x15b48>
  417850:	mov	w23, w23
  417854:	str	x22, [x19]
  417858:	ldr	x8, [x20]
  41785c:	add	x8, x8, x23, lsl #4
  417860:	ldr	x0, [x8, #8]
  417864:	b	41786c <printf@plt+0x15b8c>
  417868:	mov	x0, xzr
  41786c:	ldp	x20, x19, [sp, #64]
  417870:	ldp	x22, x21, [sp, #48]
  417874:	ldp	x24, x23, [sp, #32]
  417878:	ldr	x25, [sp, #16]
  41787c:	ldp	x29, x30, [sp], #80
  417880:	ret
  417884:	str	x1, [x0]
  417888:	str	wzr, [x0, #8]
  41788c:	ret
  417890:	ldr	x10, [x0]
  417894:	ldr	w8, [x0, #8]
  417898:	ldr	w9, [x10, #8]
  41789c:	cmp	w8, w9
  4178a0:	b.cs	4178c8 <printf@plt+0x15be8>  // b.hs, b.nlast
  4178a4:	ldr	x10, [x10]
  4178a8:	add	x11, x10, x8, lsl #4
  4178ac:	ldr	x12, [x11]
  4178b0:	cbnz	x12, 4178d0 <printf@plt+0x15bf0>
  4178b4:	add	x8, x8, #0x1
  4178b8:	cmp	w9, w8
  4178bc:	add	x11, x11, #0x10
  4178c0:	str	w8, [x0, #8]
  4178c4:	b.ne	4178ac <printf@plt+0x15bcc>  // b.any
  4178c8:	mov	w0, wzr
  4178cc:	ret
  4178d0:	str	x12, [x1]
  4178d4:	add	x9, x10, w8, uxtw #4
  4178d8:	ldr	x9, [x9, #8]
  4178dc:	add	w8, w8, #0x1
  4178e0:	str	x9, [x2]
  4178e4:	str	w8, [x0, #8]
  4178e8:	mov	w0, #0x1                   	// #1
  4178ec:	ret
  4178f0:	mov	w8, #0xffffffff            	// #-1
  4178f4:	str	w8, [x0]
  4178f8:	str	xzr, [x0, #8]
  4178fc:	ret
  417900:	stp	x29, x30, [sp, #-32]!
  417904:	str	x19, [sp, #16]
  417908:	mov	x29, sp
  41790c:	mov	w8, #0x11                  	// #17
  417910:	mov	x19, x0
  417914:	str	w8, [x0, #8]
  417918:	mov	w0, #0x110                 	// #272
  41791c:	bl	401890 <_Znam@plt>
  417920:	add	x8, x0, #0x110
  417924:	mov	w9, #0xffffffff            	// #-1
  417928:	mov	x10, x0
  41792c:	str	w9, [x10]
  417930:	str	xzr, [x10, #8]
  417934:	add	x10, x10, #0x10
  417938:	cmp	x10, x8
  41793c:	b.ne	41792c <printf@plt+0x15c4c>  // b.any
  417940:	str	x0, [x19]
  417944:	str	wzr, [x19, #12]
  417948:	ldr	x19, [sp, #16]
  41794c:	ldp	x29, x30, [sp], #32
  417950:	ret
  417954:	stp	x29, x30, [sp, #-48]!
  417958:	stp	x20, x19, [sp, #32]
  41795c:	mov	x19, x0
  417960:	ldr	w9, [x0, #8]
  417964:	ldr	x0, [x0]
  417968:	str	x21, [sp, #16]
  41796c:	mov	x29, sp
  417970:	cbz	w9, 4179a4 <printf@plt+0x15cc4>
  417974:	mov	x20, xzr
  417978:	mov	w21, #0x8                   	// #8
  41797c:	ldr	x8, [x0, x21]
  417980:	cbz	x8, 417994 <printf@plt+0x15cb4>
  417984:	mov	x0, x8
  417988:	bl	401b60 <_ZdaPv@plt>
  41798c:	ldr	w9, [x19, #8]
  417990:	ldr	x0, [x19]
  417994:	add	x20, x20, #0x1
  417998:	cmp	x20, w9, uxtw
  41799c:	add	x21, x21, #0x10
  4179a0:	b.cc	41797c <printf@plt+0x15c9c>  // b.lo, b.ul, b.last
  4179a4:	cbz	x0, 4179b8 <printf@plt+0x15cd8>
  4179a8:	ldp	x20, x19, [sp, #32]
  4179ac:	ldr	x21, [sp, #16]
  4179b0:	ldp	x29, x30, [sp], #48
  4179b4:	b	401b60 <_ZdaPv@plt>
  4179b8:	ldp	x20, x19, [sp, #32]
  4179bc:	ldr	x21, [sp, #16]
  4179c0:	ldp	x29, x30, [sp], #48
  4179c4:	ret
  4179c8:	stp	x29, x30, [sp, #-80]!
  4179cc:	str	x25, [sp, #16]
  4179d0:	stp	x24, x23, [sp, #32]
  4179d4:	stp	x22, x21, [sp, #48]
  4179d8:	stp	x20, x19, [sp, #64]
  4179dc:	mov	x29, sp
  4179e0:	mov	x19, x2
  4179e4:	mov	w21, w1
  4179e8:	mov	x20, x0
  4179ec:	tbz	w1, #31, 417a00 <printf@plt+0x15d20>
  4179f0:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  4179f4:	add	x1, x1, #0xa76
  4179f8:	mov	w0, #0x2c                  	// #44
  4179fc:	bl	411fbc <printf@plt+0x102dc>
  417a00:	ldr	w23, [x20, #8]
  417a04:	ldr	x22, [x20]
  417a08:	udiv	w8, w21, w23
  417a0c:	msub	w24, w8, w23, w21
  417a10:	lsl	x8, x24, #4
  417a14:	ldr	w8, [x22, x8]
  417a18:	tbnz	w8, #31, 417a68 <printf@plt+0x15d88>
  417a1c:	cmp	w8, w21
  417a20:	b.eq	417a48 <printf@plt+0x15d68>  // b.none
  417a24:	cmp	w24, #0x0
  417a28:	csel	w8, w23, w24, eq  // eq = none
  417a2c:	sub	w24, w8, #0x1
  417a30:	lsl	x8, x24, #4
  417a34:	ldr	w8, [x22, x8]
  417a38:	tbnz	w8, #31, 417a68 <printf@plt+0x15d88>
  417a3c:	cmp	w8, w21
  417a40:	b.ne	417a24 <printf@plt+0x15d44>  // b.any
  417a44:	mov	w24, w24
  417a48:	add	x8, x22, x24, lsl #4
  417a4c:	ldr	x0, [x8, #8]
  417a50:	cbz	x0, 417a5c <printf@plt+0x15d7c>
  417a54:	bl	401b60 <_ZdaPv@plt>
  417a58:	ldr	x22, [x20]
  417a5c:	add	x8, x22, x24, lsl #4
  417a60:	str	x19, [x8, #8]
  417a64:	b	417b7c <printf@plt+0x15e9c>
  417a68:	cbz	x19, 417b7c <printf@plt+0x15e9c>
  417a6c:	ldr	w8, [x20, #12]
  417a70:	add	w8, w8, w8, lsl #1
  417a74:	cmp	w8, w23, lsl #1
  417a78:	b.cc	417b64 <printf@plt+0x15e84>  // b.lo, b.ul, b.last
  417a7c:	mov	w0, w23
  417a80:	bl	4183e8 <_ZdlPvm@@Base+0x304>
  417a84:	mov	w25, w0
  417a88:	mov	w24, w0
  417a8c:	str	w0, [x20, #8]
  417a90:	lsl	x0, x25, #4
  417a94:	bl	401890 <_Znam@plt>
  417a98:	cbz	w24, 417abc <printf@plt+0x15ddc>
  417a9c:	add	x8, x0, x25, lsl #4
  417aa0:	mov	w9, #0xffffffff            	// #-1
  417aa4:	mov	x10, x0
  417aa8:	str	w9, [x10]
  417aac:	str	xzr, [x10, #8]
  417ab0:	add	x10, x10, #0x10
  417ab4:	cmp	x10, x8
  417ab8:	b.ne	417aa8 <printf@plt+0x15dc8>  // b.any
  417abc:	str	x0, [x20]
  417ac0:	cbz	w23, 417b28 <printf@plt+0x15e48>
  417ac4:	mov	x8, xzr
  417ac8:	lsl	x9, x8, #4
  417acc:	ldr	w9, [x22, x9]
  417ad0:	tbnz	w9, #31, 417b1c <printf@plt+0x15e3c>
  417ad4:	add	x10, x22, x8, lsl #4
  417ad8:	ldr	x10, [x10, #8]
  417adc:	cbz	x10, 417b1c <printf@plt+0x15e3c>
  417ae0:	udiv	w11, w9, w25
  417ae4:	msub	w11, w11, w25, w9
  417ae8:	add	x12, x0, w11, uxtw #4
  417aec:	ldr	w13, [x12]
  417af0:	tbnz	w13, #31, 417b10 <printf@plt+0x15e30>
  417af4:	cmp	w11, #0x0
  417af8:	csel	w11, w25, w11, eq  // eq = none
  417afc:	sub	w11, w11, #0x1
  417b00:	add	x12, x0, w11, uxtw #4
  417b04:	ldr	w13, [x12]
  417b08:	tbz	w13, #31, 417af4 <printf@plt+0x15e14>
  417b0c:	mov	w11, w11
  417b10:	str	w9, [x12]
  417b14:	add	x9, x0, x11, lsl #4
  417b18:	str	x10, [x9, #8]
  417b1c:	add	x8, x8, #0x1
  417b20:	cmp	x8, x23
  417b24:	b.ne	417ac8 <printf@plt+0x15de8>  // b.any
  417b28:	udiv	w8, w21, w25
  417b2c:	msub	w24, w8, w25, w21
  417b30:	lsl	x8, x24, #4
  417b34:	ldr	w8, [x0, x8]
  417b38:	tbnz	w8, #31, 417b4c <printf@plt+0x15e6c>
  417b3c:	cmp	w24, #0x0
  417b40:	csel	w8, w25, w24, eq  // eq = none
  417b44:	sub	w24, w8, #0x1
  417b48:	b	417b30 <printf@plt+0x15e50>
  417b4c:	cbz	x22, 417b60 <printf@plt+0x15e80>
  417b50:	mov	x0, x22
  417b54:	bl	401b60 <_ZdaPv@plt>
  417b58:	ldr	x22, [x20]
  417b5c:	b	417b64 <printf@plt+0x15e84>
  417b60:	mov	x22, x0
  417b64:	add	x8, x22, w24, uxtw #4
  417b68:	str	w21, [x8]
  417b6c:	str	x19, [x8, #8]
  417b70:	ldr	w8, [x20, #12]
  417b74:	add	w8, w8, #0x1
  417b78:	str	w8, [x20, #12]
  417b7c:	ldp	x20, x19, [sp, #64]
  417b80:	ldp	x22, x21, [sp, #48]
  417b84:	ldp	x24, x23, [sp, #32]
  417b88:	ldr	x25, [sp, #16]
  417b8c:	ldp	x29, x30, [sp], #80
  417b90:	ret
  417b94:	stp	x29, x30, [sp, #-32]!
  417b98:	stp	x20, x19, [sp, #16]
  417b9c:	mov	x29, sp
  417ba0:	mov	w19, w1
  417ba4:	mov	x20, x0
  417ba8:	tbz	w1, #31, 417bbc <printf@plt+0x15edc>
  417bac:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  417bb0:	add	x1, x1, #0xa76
  417bb4:	mov	w0, #0x2c                  	// #44
  417bb8:	bl	411fbc <printf@plt+0x102dc>
  417bbc:	ldr	w10, [x20, #8]
  417bc0:	ldr	x8, [x20]
  417bc4:	udiv	w9, w19, w10
  417bc8:	msub	w9, w9, w10, w19
  417bcc:	lsl	x11, x9, #4
  417bd0:	ldr	w11, [x8, x11]
  417bd4:	tbnz	w11, #31, 417c10 <printf@plt+0x15f30>
  417bd8:	cmp	w11, w19
  417bdc:	b.eq	417c04 <printf@plt+0x15f24>  // b.none
  417be0:	cmp	w9, #0x0
  417be4:	csel	w9, w10, w9, eq  // eq = none
  417be8:	sub	w9, w9, #0x1
  417bec:	lsl	x11, x9, #4
  417bf0:	ldr	w11, [x8, x11]
  417bf4:	tbnz	w11, #31, 417c10 <printf@plt+0x15f30>
  417bf8:	cmp	w11, w19
  417bfc:	b.ne	417be0 <printf@plt+0x15f00>  // b.any
  417c00:	mov	w9, w9
  417c04:	add	x8, x8, x9, lsl #4
  417c08:	ldr	x0, [x8, #8]
  417c0c:	b	417c14 <printf@plt+0x15f34>
  417c10:	mov	x0, xzr
  417c14:	ldp	x20, x19, [sp, #16]
  417c18:	ldp	x29, x30, [sp], #32
  417c1c:	ret
  417c20:	str	x1, [x0]
  417c24:	str	wzr, [x0, #8]
  417c28:	ret
  417c2c:	ldr	x8, [x0]
  417c30:	ldr	w10, [x0, #8]
  417c34:	ldr	w9, [x8, #8]
  417c38:	cmp	w10, w9
  417c3c:	b.cs	417c64 <printf@plt+0x15f84>  // b.hs, b.nlast
  417c40:	ldr	x8, [x8]
  417c44:	add	x11, x8, x10, lsl #4
  417c48:	ldr	w12, [x11]
  417c4c:	tbz	w12, #31, 417c6c <printf@plt+0x15f8c>
  417c50:	add	w10, w10, #0x1
  417c54:	cmp	w9, w10
  417c58:	add	x11, x11, #0x10
  417c5c:	str	w10, [x0, #8]
  417c60:	b.ne	417c48 <printf@plt+0x15f68>  // b.any
  417c64:	mov	w0, wzr
  417c68:	ret
  417c6c:	str	w12, [x1]
  417c70:	ldr	w9, [x0, #8]
  417c74:	add	x8, x8, x9, lsl #4
  417c78:	ldr	x8, [x8, #8]
  417c7c:	add	w9, w9, #0x1
  417c80:	str	x8, [x2]
  417c84:	str	w9, [x0, #8]
  417c88:	mov	w0, #0x1                   	// #1
  417c8c:	ret
  417c90:	stp	x29, x30, [sp, #-48]!
  417c94:	stp	x22, x21, [sp, #16]
  417c98:	stp	x20, x19, [sp, #32]
  417c9c:	mov	x29, sp
  417ca0:	mov	w22, #0x11                  	// #17
  417ca4:	mov	x19, x0
  417ca8:	str	wzr, [x0]
  417cac:	str	w22, [x0, #16]
  417cb0:	mov	w0, #0x110                 	// #272
  417cb4:	bl	401890 <_Znam@plt>
  417cb8:	mov	w2, #0x110                 	// #272
  417cbc:	mov	w1, wzr
  417cc0:	mov	x21, x0
  417cc4:	bl	4019a0 <memset@plt>
  417cc8:	mov	x20, x19
  417ccc:	str	x21, [x20, #8]!
  417cd0:	str	wzr, [x20, #12]
  417cd4:	str	w22, [x20, #2072]
  417cd8:	mov	w0, #0x110                 	// #272
  417cdc:	bl	401890 <_Znam@plt>
  417ce0:	add	x8, x0, #0x110
  417ce4:	mov	w9, #0xffffffff            	// #-1
  417ce8:	mov	x10, x0
  417cec:	str	w9, [x10]
  417cf0:	str	xzr, [x10, #8]
  417cf4:	add	x10, x10, #0x10
  417cf8:	cmp	x10, x8
  417cfc:	b.ne	417cec <printf@plt+0x1600c>  // b.any
  417d00:	add	x20, x19, #0x818
  417d04:	str	x0, [x20], #12
  417d08:	add	x0, x19, #0x18
  417d0c:	mov	w2, #0x800                 	// #2048
  417d10:	mov	w1, wzr
  417d14:	bl	4019a0 <memset@plt>
  417d18:	mov	w2, #0x804                 	// #2052
  417d1c:	mov	x0, x20
  417d20:	mov	w1, wzr
  417d24:	bl	4019a0 <memset@plt>
  417d28:	ldp	x20, x19, [sp, #32]
  417d2c:	ldp	x22, x21, [sp, #16]
  417d30:	ldp	x29, x30, [sp], #48
  417d34:	ret
  417d38:	mov	x19, x0
  417d3c:	mov	x0, x20
  417d40:	bl	4174a0 <printf@plt+0x157c0>
  417d44:	mov	x0, x19
  417d48:	bl	401c50 <_Unwind_Resume@plt>
  417d4c:	stp	x29, x30, [sp, #-32]!
  417d50:	str	x19, [sp, #16]
  417d54:	mov	x19, x0
  417d58:	add	x0, x0, #0x818
  417d5c:	mov	x29, sp
  417d60:	bl	417954 <printf@plt+0x15c74>
  417d64:	add	x0, x19, #0x8
  417d68:	ldr	x19, [sp, #16]
  417d6c:	ldp	x29, x30, [sp], #32
  417d70:	b	4174a0 <printf@plt+0x157c0>
  417d74:	stp	x29, x30, [sp, #-48]!
  417d78:	str	x21, [sp, #16]
  417d7c:	stp	x20, x19, [sp, #32]
  417d80:	mov	x29, sp
  417d84:	add	x21, x0, w1, uxtb #3
  417d88:	ldr	x20, [x21, #24]!
  417d8c:	cbnz	x20, 417dec <printf@plt+0x1610c>
  417d90:	mov	w8, #0x6863                	// #26723
  417d94:	mov	x19, x0
  417d98:	movk	w8, #0x7261, lsl #16
  417d9c:	add	x9, x29, #0x18
  417da0:	and	w0, w1, #0xff
  417da4:	str	w8, [x29, #24]
  417da8:	add	x20, x9, #0x4
  417dac:	bl	41737c <printf@plt+0x1569c>
  417db0:	mov	x1, x0
  417db4:	mov	x0, x20
  417db8:	bl	4019f0 <strcpy@plt>
  417dbc:	mov	w0, #0x10                  	// #16
  417dc0:	bl	418034 <_Znwm@@Base>
  417dc4:	ldr	w8, [x19]
  417dc8:	mov	w9, #0xffffffff            	// #-1
  417dcc:	mov	x20, x0
  417dd0:	add	w10, w8, #0x1
  417dd4:	str	w10, [x19]
  417dd8:	stp	w8, w9, [x0]
  417ddc:	add	x0, x29, #0x18
  417de0:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  417de4:	str	x0, [x20, #8]
  417de8:	str	x20, [x21]
  417dec:	mov	x0, x20
  417df0:	ldp	x20, x19, [sp, #32]
  417df4:	ldr	x21, [sp, #16]
  417df8:	ldp	x29, x30, [sp], #48
  417dfc:	ret
  417e00:	stp	x29, x30, [sp, #-48]!
  417e04:	str	x21, [sp, #16]
  417e08:	stp	x20, x19, [sp, #32]
  417e0c:	mov	x29, sp
  417e10:	mov	w19, w0
  417e14:	cmp	w0, #0xff
  417e18:	b.hi	417e60 <printf@plt+0x16180>  // b.pmore
  417e1c:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  417e20:	add	x8, x8, #0xb88
  417e24:	add	x8, x8, w19, uxtw #3
  417e28:	ldr	x20, [x8, #2088]
  417e2c:	cbnz	x20, 417eb0 <printf@plt+0x161d0>
  417e30:	mov	w0, #0x10                  	// #16
  417e34:	add	x21, x8, #0x828
  417e38:	bl	418034 <_Znwm@@Base>
  417e3c:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  417e40:	ldr	w9, [x8, #2952]
  417e44:	mov	x20, x0
  417e48:	str	xzr, [x0, #8]
  417e4c:	add	w10, w9, #0x1
  417e50:	stp	w9, w19, [x0]
  417e54:	str	w10, [x8, #2952]
  417e58:	str	x0, [x21]
  417e5c:	b	417eb0 <printf@plt+0x161d0>
  417e60:	adrp	x0, 438000 <stderr@@GLIBC_2.17+0x3178>
  417e64:	add	x0, x0, #0x3a0
  417e68:	mov	w1, w19
  417e6c:	bl	417b94 <printf@plt+0x15eb4>
  417e70:	mov	x20, x0
  417e74:	cbnz	x0, 417eb0 <printf@plt+0x161d0>
  417e78:	mov	w0, #0x10                  	// #16
  417e7c:	bl	401890 <_Znam@plt>
  417e80:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  417e84:	add	x8, x8, #0xb88
  417e88:	ldr	w9, [x8]
  417e8c:	mov	x20, x0
  417e90:	str	xzr, [x0, #8]
  417e94:	mov	w1, w19
  417e98:	add	w10, w9, #0x1
  417e9c:	stp	w9, w19, [x0]
  417ea0:	add	x0, x8, #0x818
  417ea4:	mov	x2, x20
  417ea8:	str	w10, [x8]
  417eac:	bl	4179c8 <printf@plt+0x15ce8>
  417eb0:	mov	x0, x20
  417eb4:	ldp	x20, x19, [sp, #32]
  417eb8:	ldr	x21, [sp, #16]
  417ebc:	ldp	x29, x30, [sp], #48
  417ec0:	ret
  417ec4:	stp	x29, x30, [sp, #-32]!
  417ec8:	str	x19, [sp, #16]
  417ecc:	mov	x29, sp
  417ed0:	mov	x19, x0
  417ed4:	cbz	x0, 417ee8 <printf@plt+0x16208>
  417ed8:	ldrb	w8, [x19]
  417edc:	orr	w8, w8, #0x20
  417ee0:	cmp	w8, #0x20
  417ee4:	b.ne	417ef8 <printf@plt+0x16218>  // b.any
  417ee8:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  417eec:	add	x1, x1, #0xa76
  417ef0:	mov	w0, #0x96                  	// #150
  417ef4:	bl	411fbc <printf@plt+0x102dc>
  417ef8:	ldrb	w8, [x19, #1]
  417efc:	cbz	w8, 417f18 <printf@plt+0x16238>
  417f00:	mov	x1, x19
  417f04:	ldr	x19, [sp, #16]
  417f08:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x2178>
  417f0c:	add	x0, x0, #0xb88
  417f10:	ldp	x29, x30, [sp], #32
  417f14:	b	417f38 <printf@plt+0x16258>
  417f18:	ldrb	w1, [x19]
  417f1c:	ldr	x19, [sp, #16]
  417f20:	adrp	x0, 437000 <stderr@@GLIBC_2.17+0x2178>
  417f24:	add	x0, x0, #0xb88
  417f28:	ldp	x29, x30, [sp], #32
  417f2c:	b	417d74 <printf@plt+0x16094>
  417f30:	ldr	x0, [x0, #8]
  417f34:	ret
  417f38:	sub	sp, sp, #0x40
  417f3c:	stp	x29, x30, [sp, #16]
  417f40:	str	x21, [sp, #32]
  417f44:	stp	x20, x19, [sp, #48]
  417f48:	add	x29, sp, #0x10
  417f4c:	str	x1, [x29, #24]
  417f50:	ldrb	w8, [x1]
  417f54:	mov	x19, x0
  417f58:	cmp	w8, #0x63
  417f5c:	b.ne	417fd0 <printf@plt+0x162f0>  // b.any
  417f60:	ldrb	w8, [x1, #1]
  417f64:	cmp	w8, #0x68
  417f68:	b.ne	417fd0 <printf@plt+0x162f0>  // b.any
  417f6c:	ldrb	w8, [x1, #2]
  417f70:	cmp	w8, #0x61
  417f74:	b.ne	417fd0 <printf@plt+0x162f0>  // b.any
  417f78:	ldrb	w8, [x1, #3]
  417f7c:	cmp	w8, #0x72
  417f80:	b.ne	417fd0 <printf@plt+0x162f0>  // b.any
  417f84:	add	x20, x1, #0x4
  417f88:	add	x1, sp, #0x8
  417f8c:	mov	w2, #0xa                   	// #10
  417f90:	mov	x0, x20
  417f94:	bl	401980 <strtol@plt>
  417f98:	ldr	x8, [sp, #8]
  417f9c:	cmp	x8, x20
  417fa0:	b.eq	417fd0 <printf@plt+0x162f0>  // b.none
  417fa4:	mov	x1, x0
  417fa8:	cmp	x0, #0xff
  417fac:	b.hi	417fd0 <printf@plt+0x162f0>  // b.pmore
  417fb0:	ldrb	w8, [x8]
  417fb4:	cbnz	w8, 417fd0 <printf@plt+0x162f0>
  417fb8:	mov	x0, x19
  417fbc:	ldp	x20, x19, [sp, #48]
  417fc0:	ldr	x21, [sp, #32]
  417fc4:	ldp	x29, x30, [sp, #16]
  417fc8:	add	sp, sp, #0x40
  417fcc:	b	417d74 <printf@plt+0x16094>
  417fd0:	add	x20, x19, #0x8
  417fd4:	add	x1, x29, #0x18
  417fd8:	mov	x0, x20
  417fdc:	bl	4177bc <printf@plt+0x15adc>
  417fe0:	mov	x21, x0
  417fe4:	cbnz	x0, 41801c <printf@plt+0x1633c>
  417fe8:	mov	w0, #0x10                  	// #16
  417fec:	bl	401890 <_Znam@plt>
  417ff0:	ldr	w8, [x19]
  417ff4:	mov	x21, x0
  417ff8:	mov	x2, x21
  417ffc:	add	w9, w8, #0x1
  418000:	str	w9, [x19]
  418004:	ldr	x1, [x29, #24]
  418008:	mov	w9, #0xffffffff            	// #-1
  41800c:	stp	w8, w9, [x0]
  418010:	mov	x0, x20
  418014:	bl	41750c <printf@plt+0x1582c>
  418018:	str	x0, [x21, #8]
  41801c:	mov	x0, x21
  418020:	ldp	x20, x19, [sp, #48]
  418024:	ldr	x21, [sp, #32]
  418028:	ldp	x29, x30, [sp, #16]
  41802c:	add	sp, sp, #0x40
  418030:	ret

0000000000418034 <_Znwm@@Base>:
  418034:	stp	x29, x30, [sp, #-32]!
  418038:	str	x19, [sp, #16]
  41803c:	mov	x29, sp
  418040:	and	x8, x0, #0xffffffff
  418044:	cmp	x0, #0x0
  418048:	csinc	x0, x8, xzr, ne  // ne = any
  41804c:	bl	401bc0 <malloc@plt>
  418050:	cbz	x0, 418060 <_Znwm@@Base+0x2c>
  418054:	ldr	x19, [sp, #16]
  418058:	ldp	x29, x30, [sp], #32
  41805c:	ret
  418060:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  418064:	ldr	x19, [x8, #3984]
  418068:	cbz	x19, 418098 <_Znwm@@Base+0x64>
  41806c:	mov	x0, x19
  418070:	bl	4018f0 <strlen@plt>
  418074:	mov	x2, x0
  418078:	mov	w0, #0x2                   	// #2
  41807c:	mov	x1, x19
  418080:	bl	401bb0 <write@plt>
  418084:	adrp	x1, 41a000 <_ZdlPvm@@Base+0x1f1c>
  418088:	add	x1, x1, #0xbc8
  41808c:	mov	w0, #0x2                   	// #2
  418090:	mov	w2, #0x2                   	// #2
  418094:	bl	401bb0 <write@plt>
  418098:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4f1c>
  41809c:	add	x0, x0, #0xa98
  4180a0:	bl	4180ac <_Znwm@@Base+0x78>
  4180a4:	mov	w0, #0xffffffff            	// #-1
  4180a8:	bl	4019c0 <_exit@plt>
  4180ac:	stp	x29, x30, [sp, #-32]!
  4180b0:	str	x19, [sp, #16]
  4180b4:	mov	x29, sp
  4180b8:	mov	x19, x0
  4180bc:	bl	4018f0 <strlen@plt>
  4180c0:	mov	x1, x19
  4180c4:	ldr	x19, [sp, #16]
  4180c8:	mov	x2, x0
  4180cc:	mov	w0, #0x2                   	// #2
  4180d0:	ldp	x29, x30, [sp], #32
  4180d4:	b	401bb0 <write@plt>

00000000004180d8 <_ZdlPv@@Base>:
  4180d8:	cbz	x0, 4180e0 <_ZdlPv@@Base+0x8>
  4180dc:	b	401990 <free@plt>
  4180e0:	ret

00000000004180e4 <_ZdlPvm@@Base>:
  4180e4:	cbz	x0, 4180ec <_ZdlPvm@@Base+0x8>
  4180e8:	b	401990 <free@plt>
  4180ec:	ret
  4180f0:	str	d10, [sp, #-48]!
  4180f4:	stp	d9, d8, [sp, #16]
  4180f8:	stp	x29, x30, [sp, #32]
  4180fc:	mov	x29, sp
  418100:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  418104:	ldr	w9, [x8, #3976]
  418108:	cbz	w9, 41811c <_ZdlPvm@@Base+0x38>
  41810c:	ldp	x29, x30, [sp, #32]
  418110:	ldp	d9, d8, [sp, #16]
  418114:	ldr	d10, [sp], #48
  418118:	ret
  41811c:	mov	w9, #0x1                   	// #1
  418120:	mov	w0, #0x61                  	// #97
  418124:	mov	w2, #0x4a5                 	// #1189
  418128:	mov	w3, #0x349                 	// #841
  41812c:	mov	w1, wzr
  418130:	str	w9, [x8, #3976]
  418134:	bl	418274 <_ZdlPvm@@Base+0x190>
  418138:	mov	w0, #0x62                  	// #98
  41813c:	mov	w1, #0x8                   	// #8
  418140:	mov	w2, #0x586                 	// #1414
  418144:	mov	w3, #0x3e8                 	// #1000
  418148:	bl	418274 <_ZdlPvm@@Base+0x190>
  41814c:	mov	w0, #0x63                  	// #99
  418150:	mov	w1, #0x10                  	// #16
  418154:	mov	w2, #0x511                 	// #1297
  418158:	mov	w3, #0x395                 	// #917
  41815c:	bl	418274 <_ZdlPvm@@Base+0x190>
  418160:	mov	w0, #0x64                  	// #100
  418164:	mov	w1, #0x18                  	// #24
  418168:	mov	w2, #0x442                 	// #1090
  41816c:	mov	w3, #0x303                 	// #771
  418170:	bl	418274 <_ZdlPvm@@Base+0x190>
  418174:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4f1c>
  418178:	fmov	d8, #1.100000000000000000e+01
  41817c:	fmov	d9, #8.500000000000000000e+00
  418180:	add	x0, x0, #0xac8
  418184:	mov	w1, #0x20                  	// #32
  418188:	mov	v0.16b, v8.16b
  41818c:	mov	v1.16b, v9.16b
  418190:	bl	418320 <_ZdlPvm@@Base+0x23c>
  418194:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4f1c>
  418198:	add	x0, x0, #0xacf
  41819c:	fmov	d0, #1.400000000000000000e+01
  4181a0:	mov	w1, #0x21                  	// #33
  4181a4:	mov	v1.16b, v9.16b
  4181a8:	bl	418320 <_ZdlPvm@@Base+0x23c>
  4181ac:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4f1c>
  4181b0:	fmov	d10, #1.700000000000000000e+01
  4181b4:	add	x0, x0, #0xad5
  4181b8:	mov	w1, #0x22                  	// #34
  4181bc:	mov	v0.16b, v10.16b
  4181c0:	mov	v1.16b, v8.16b
  4181c4:	bl	418320 <_ZdlPvm@@Base+0x23c>
  4181c8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4f1c>
  4181cc:	add	x0, x0, #0xadd
  4181d0:	mov	w1, #0x23                  	// #35
  4181d4:	mov	v0.16b, v8.16b
  4181d8:	mov	v1.16b, v10.16b
  4181dc:	bl	418320 <_ZdlPvm@@Base+0x23c>
  4181e0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4f1c>
  4181e4:	add	x0, x0, #0xae4
  4181e8:	fmov	d1, #5.500000000000000000e+00
  4181ec:	mov	w1, #0x24                  	// #36
  4181f0:	mov	v0.16b, v9.16b
  4181f4:	bl	418320 <_ZdlPvm@@Base+0x23c>
  4181f8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4f1c>
  4181fc:	fmov	d8, #7.500000000000000000e+00
  418200:	add	x0, x0, #0xaee
  418204:	fmov	d0, #1.000000000000000000e+01
  418208:	mov	w1, #0x25                  	// #37
  41820c:	mov	v1.16b, v8.16b
  418210:	bl	418320 <_ZdlPvm@@Base+0x23c>
  418214:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x4f1c>
  418218:	ldr	d1, [x8, #2728]
  41821c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4f1c>
  418220:	add	x0, x0, #0xaf8
  418224:	fmov	d0, #9.500000000000000000e+00
  418228:	mov	w1, #0x26                  	// #38
  41822c:	bl	418320 <_ZdlPvm@@Base+0x23c>
  418230:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4f1c>
  418234:	add	x0, x0, #0xafe
  418238:	fmov	d1, #3.875000000000000000e+00
  41823c:	mov	w1, #0x27                  	// #39
  418240:	mov	v0.16b, v8.16b
  418244:	bl	418320 <_ZdlPvm@@Base+0x23c>
  418248:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x4f1c>
  41824c:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x4f1c>
  418250:	ldr	d0, [x8, #2736]
  418254:	ldr	d1, [x9, #2744]
  418258:	ldp	x29, x30, [sp, #32]
  41825c:	ldp	d9, d8, [sp, #16]
  418260:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4f1c>
  418264:	add	x0, x0, #0xb06
  418268:	mov	w1, #0x28                  	// #40
  41826c:	ldr	d10, [sp], #48
  418270:	b	418320 <_ZdlPvm@@Base+0x23c>
  418274:	str	d8, [sp, #-64]!
  418278:	stp	x29, x30, [sp, #8]
  41827c:	str	x23, [sp, #24]
  418280:	stp	x22, x21, [sp, #32]
  418284:	stp	x20, x19, [sp, #48]
  418288:	mov	x29, sp
  41828c:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x4f1c>
  418290:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  418294:	ldr	d8, [x9, #2752]
  418298:	add	x8, x8, #0xbb0
  41829c:	mov	w9, #0x18                  	// #24
  4182a0:	smaddl	x8, w1, w9, x8
  4182a4:	mov	w19, w3
  4182a8:	mov	w21, w2
  4182ac:	mov	w20, w0
  4182b0:	mov	x22, xzr
  4182b4:	add	x23, x8, #0x10
  4182b8:	mov	w0, #0x3                   	// #3
  4182bc:	bl	401890 <_Znam@plt>
  4182c0:	scvtf	d0, w21
  4182c4:	fdiv	d0, d0, d8
  4182c8:	add	w8, w22, #0x30
  4182cc:	stur	d0, [x23, #-8]
  4182d0:	scvtf	d0, w19
  4182d4:	cmp	w21, #0x0
  4182d8:	add	x22, x22, #0x1
  4182dc:	strb	w8, [x0, #1]
  4182e0:	fdiv	d0, d0, d8
  4182e4:	cinc	w8, w21, lt  // lt = tstop
  4182e8:	stur	x0, [x23, #-16]
  4182ec:	mov	w21, w19
  4182f0:	str	d0, [x23], #24
  4182f4:	asr	w19, w8, #1
  4182f8:	cmp	x22, #0x8
  4182fc:	strb	w20, [x0]
  418300:	strb	wzr, [x0, #2]
  418304:	b.ne	4182b8 <_ZdlPvm@@Base+0x1d4>  // b.any
  418308:	ldp	x20, x19, [sp, #48]
  41830c:	ldp	x22, x21, [sp, #32]
  418310:	ldr	x23, [sp, #24]
  418314:	ldp	x29, x30, [sp, #8]
  418318:	ldr	d8, [sp], #64
  41831c:	ret
  418320:	stp	d9, d8, [sp, #-48]!
  418324:	stp	x29, x30, [sp, #16]
  418328:	stp	x20, x19, [sp, #32]
  41832c:	mov	x29, sp
  418330:	mov	v8.16b, v1.16b
  418334:	mov	v9.16b, v0.16b
  418338:	mov	w19, w1
  41833c:	mov	x20, x0
  418340:	bl	4018f0 <strlen@plt>
  418344:	add	x0, x0, #0x1
  418348:	bl	401890 <_Znam@plt>
  41834c:	mov	x1, x20
  418350:	bl	4019f0 <strcpy@plt>
  418354:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  418358:	add	x8, x8, #0xbb0
  41835c:	mov	w9, #0x18                  	// #24
  418360:	smaddl	x8, w19, w9, x8
  418364:	ldp	x20, x19, [sp, #32]
  418368:	ldp	x29, x30, [sp, #16]
  41836c:	str	x0, [x8]
  418370:	stp	d9, d8, [x8, #8]
  418374:	ldp	d9, d8, [sp], #48
  418378:	ret
  41837c:	stp	x29, x30, [sp, #-32]!
  418380:	str	x19, [sp, #16]
  418384:	mov	x29, sp
  418388:	mov	x19, x0
  41838c:	cbnz	x0, 4183a0 <_ZdlPvm@@Base+0x2bc>
  418390:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  418394:	add	x1, x1, #0xb09
  418398:	mov	w0, #0x1b                  	// #27
  41839c:	bl	411fbc <printf@plt+0x102dc>
  4183a0:	ldrb	w9, [x19]
  4183a4:	cbz	w9, 4183d8 <_ZdlPvm@@Base+0x2f4>
  4183a8:	mov	x0, xzr
  4183ac:	add	x8, x19, #0x1
  4183b0:	lsl	x10, x0, #4
  4183b4:	add	x10, x10, w9, uxtb
  4183b8:	ldrb	w9, [x8], #1
  4183bc:	and	x11, x10, #0xf0000000
  4183c0:	and	x12, x10, #0xffffffff0fffffff
  4183c4:	eor	x11, x12, x11, lsr #24
  4183c8:	tst	x10, #0xf0000000
  4183cc:	csel	x0, x10, x11, eq  // eq = none
  4183d0:	cbnz	w9, 4183b0 <_ZdlPvm@@Base+0x2cc>
  4183d4:	b	4183dc <_ZdlPvm@@Base+0x2f8>
  4183d8:	mov	x0, xzr
  4183dc:	ldr	x19, [sp, #16]
  4183e0:	ldp	x29, x30, [sp], #32
  4183e4:	ret
  4183e8:	stp	x29, x30, [sp, #-48]!
  4183ec:	stp	x22, x21, [sp, #16]
  4183f0:	stp	x20, x19, [sp, #32]
  4183f4:	mov	x29, sp
  4183f8:	cmp	w0, #0x65
  4183fc:	b.cs	418408 <_ZdlPvm@@Base+0x324>  // b.hs, b.nlast
  418400:	mov	w0, #0x65                  	// #101
  418404:	b	41844c <_ZdlPvm@@Base+0x368>
  418408:	adrp	x22, 41d000 <_ZdlPvm@@Base+0x4f1c>
  41840c:	adrp	x20, 41d000 <_ZdlPvm@@Base+0x4f1c>
  418410:	adrp	x21, 437000 <stderr@@GLIBC_2.17+0x2178>
  418414:	mov	w19, w0
  418418:	mov	w0, #0x65                  	// #101
  41841c:	add	x22, x22, #0xb40
  418420:	add	x20, x20, #0xb26
  418424:	add	x21, x21, #0xa80
  418428:	cbnz	w0, 418440 <_ZdlPvm@@Base+0x35c>
  41842c:	mov	x0, x20
  418430:	mov	x1, x21
  418434:	mov	x2, x21
  418438:	mov	x3, x21
  41843c:	bl	412fb8 <printf@plt+0x112d8>
  418440:	ldr	w0, [x22], #4
  418444:	cmp	w0, w19
  418448:	b.ls	418428 <_ZdlPvm@@Base+0x344>  // b.plast
  41844c:	ldp	x20, x19, [sp, #32]
  418450:	ldp	x22, x21, [sp, #16]
  418454:	ldp	x29, x30, [sp], #48
  418458:	ret
  41845c:	stp	x29, x30, [sp, #-80]!
  418460:	stp	x26, x25, [sp, #16]
  418464:	stp	x24, x23, [sp, #32]
  418468:	stp	x22, x21, [sp, #48]
  41846c:	stp	x20, x19, [sp, #64]
  418470:	mov	x29, sp
  418474:	mov	w22, w4
  418478:	mov	x20, x2
  41847c:	mov	x23, x1
  418480:	mov	x19, x0
  418484:	cbz	w3, 4184a0 <_ZdlPvm@@Base+0x3bc>
  418488:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4f1c>
  41848c:	add	x0, x0, #0xb94
  418490:	bl	401c00 <getenv@plt>
  418494:	mov	x21, x0
  418498:	cbnz	x23, 4184a8 <_ZdlPvm@@Base+0x3c4>
  41849c:	b	4184d0 <_ZdlPvm@@Base+0x3ec>
  4184a0:	mov	x21, xzr
  4184a4:	cbz	x23, 4184d0 <_ZdlPvm@@Base+0x3ec>
  4184a8:	mov	x0, x23
  4184ac:	bl	401c00 <getenv@plt>
  4184b0:	mov	x23, x0
  4184b4:	cbz	x0, 4184d0 <_ZdlPvm@@Base+0x3ec>
  4184b8:	ldrb	w8, [x23]
  4184bc:	cbz	w8, 4184e0 <_ZdlPvm@@Base+0x3fc>
  4184c0:	mov	x0, x23
  4184c4:	bl	4018f0 <strlen@plt>
  4184c8:	add	x25, x0, #0x1
  4184cc:	b	4184e4 <_ZdlPvm@@Base+0x400>
  4184d0:	mov	w24, wzr
  4184d4:	mov	x25, xzr
  4184d8:	cbnz	x21, 4184ec <_ZdlPvm@@Base+0x408>
  4184dc:	b	418508 <_ZdlPvm@@Base+0x424>
  4184e0:	mov	x25, xzr
  4184e4:	mov	w24, #0x1                   	// #1
  4184e8:	cbz	x21, 418508 <_ZdlPvm@@Base+0x424>
  4184ec:	ldrb	w8, [x21]
  4184f0:	cbz	w8, 418508 <_ZdlPvm@@Base+0x424>
  4184f4:	mov	x0, x21
  4184f8:	bl	4018f0 <strlen@plt>
  4184fc:	add	x26, x0, #0x1
  418500:	cbnz	x20, 418510 <_ZdlPvm@@Base+0x42c>
  418504:	b	418524 <_ZdlPvm@@Base+0x440>
  418508:	mov	x26, xzr
  41850c:	cbz	x20, 418524 <_ZdlPvm@@Base+0x440>
  418510:	ldrb	w8, [x20]
  418514:	cbz	w8, 418524 <_ZdlPvm@@Base+0x440>
  418518:	mov	x0, x20
  41851c:	bl	4018f0 <strlen@plt>
  418520:	b	418528 <_ZdlPvm@@Base+0x444>
  418524:	mov	x0, xzr
  418528:	cmp	w22, #0x0
  41852c:	mov	w8, #0x3                   	// #3
  418530:	csinc	x8, x8, xzr, ne  // ne = any
  418534:	add	x8, x8, x25
  418538:	add	x8, x8, x26
  41853c:	add	x0, x8, x0
  418540:	bl	401890 <_Znam@plt>
  418544:	str	x0, [x19]
  418548:	strb	wzr, [x0]
  41854c:	cbz	w24, 418574 <_ZdlPvm@@Base+0x490>
  418550:	ldrb	w8, [x23]
  418554:	cbz	w8, 418574 <_ZdlPvm@@Base+0x490>
  418558:	mov	x1, x23
  41855c:	bl	401cc0 <strcat@plt>
  418560:	ldr	x23, [x19]
  418564:	mov	x0, x23
  418568:	bl	4018f0 <strlen@plt>
  41856c:	mov	w8, #0x3a                  	// #58
  418570:	strh	w8, [x23, x0]
  418574:	cbz	w22, 4185a0 <_ZdlPvm@@Base+0x4bc>
  418578:	ldr	x22, [x19]
  41857c:	mov	x0, x22
  418580:	bl	4018f0 <strlen@plt>
  418584:	mov	w8, #0x2e                  	// #46
  418588:	strh	w8, [x22, x0]
  41858c:	ldr	x22, [x19]
  418590:	mov	x0, x22
  418594:	bl	4018f0 <strlen@plt>
  418598:	mov	w8, #0x3a                  	// #58
  41859c:	strh	w8, [x22, x0]
  4185a0:	cbz	x21, 4185cc <_ZdlPvm@@Base+0x4e8>
  4185a4:	ldrb	w8, [x21]
  4185a8:	cbz	w8, 4185cc <_ZdlPvm@@Base+0x4e8>
  4185ac:	ldr	x0, [x19]
  4185b0:	mov	x1, x21
  4185b4:	bl	401cc0 <strcat@plt>
  4185b8:	ldr	x21, [x19]
  4185bc:	mov	x0, x21
  4185c0:	bl	4018f0 <strlen@plt>
  4185c4:	mov	w8, #0x3a                  	// #58
  4185c8:	strh	w8, [x21, x0]
  4185cc:	cbz	x20, 4185e4 <_ZdlPvm@@Base+0x500>
  4185d0:	ldrb	w8, [x20]
  4185d4:	cbz	w8, 4185e4 <_ZdlPvm@@Base+0x500>
  4185d8:	ldr	x0, [x19]
  4185dc:	mov	x1, x20
  4185e0:	bl	401cc0 <strcat@plt>
  4185e4:	ldr	x0, [x19]
  4185e8:	bl	4018f0 <strlen@plt>
  4185ec:	str	w0, [x19, #8]
  4185f0:	ldp	x20, x19, [sp, #64]
  4185f4:	ldp	x22, x21, [sp, #48]
  4185f8:	ldp	x24, x23, [sp, #32]
  4185fc:	ldp	x26, x25, [sp, #16]
  418600:	ldp	x29, x30, [sp], #80
  418604:	ret
  418608:	ldr	x0, [x0]
  41860c:	cbz	x0, 418614 <_ZdlPvm@@Base+0x530>
  418610:	b	401b60 <_ZdaPv@plt>
  418614:	ret
  418618:	stp	x29, x30, [sp, #-80]!
  41861c:	str	x25, [sp, #16]
  418620:	stp	x24, x23, [sp, #32]
  418624:	stp	x22, x21, [sp, #48]
  418628:	stp	x20, x19, [sp, #64]
  41862c:	mov	x29, sp
  418630:	ldr	x19, [x0]
  418634:	mov	x24, x0
  418638:	mov	x20, x1
  41863c:	mov	x0, x19
  418640:	bl	4018f0 <strlen@plt>
  418644:	mov	x22, x0
  418648:	mov	x0, x20
  41864c:	bl	4018f0 <strlen@plt>
  418650:	mov	x21, x0
  418654:	add	w8, w22, w21
  418658:	add	w0, w8, #0x2
  41865c:	bl	401890 <_Znam@plt>
  418660:	ldr	w23, [x24, #8]
  418664:	str	x0, [x24]
  418668:	mov	x1, x19
  41866c:	mov	x25, x0
  418670:	sub	w24, w22, w23
  418674:	mov	x2, x24
  418678:	bl	4018b0 <memcpy@plt>
  41867c:	add	x24, x25, x24
  418680:	cbz	w23, 4186bc <_ZdlPvm@@Base+0x5d8>
  418684:	and	x2, x21, #0xffffffff
  418688:	mov	x0, x24
  41868c:	mov	x1, x20
  418690:	bl	4018b0 <memcpy@plt>
  418694:	add	x20, x24, w21, uxtw
  418698:	mov	w8, #0x3a                  	// #58
  41869c:	add	x9, x19, w22, uxtw
  4186a0:	strb	w8, [x20], #1
  4186a4:	sub	x1, x9, x23
  4186a8:	mov	x0, x20
  4186ac:	mov	x2, x23
  4186b0:	bl	4018b0 <memcpy@plt>
  4186b4:	add	x8, x20, x23
  4186b8:	b	4186d8 <_ZdlPvm@@Base+0x5f4>
  4186bc:	mov	w8, #0x3a                  	// #58
  4186c0:	strb	w8, [x24], #1
  4186c4:	and	x2, x21, #0xffffffff
  4186c8:	mov	x0, x24
  4186cc:	mov	x1, x20
  4186d0:	bl	4018b0 <memcpy@plt>
  4186d4:	add	x8, x24, w21, uxtw
  4186d8:	strb	wzr, [x8]
  4186dc:	cbz	x19, 4186fc <_ZdlPvm@@Base+0x618>
  4186e0:	mov	x0, x19
  4186e4:	ldp	x20, x19, [sp, #64]
  4186e8:	ldp	x22, x21, [sp, #48]
  4186ec:	ldp	x24, x23, [sp, #32]
  4186f0:	ldr	x25, [sp, #16]
  4186f4:	ldp	x29, x30, [sp], #80
  4186f8:	b	401b60 <_ZdaPv@plt>
  4186fc:	ldp	x20, x19, [sp, #64]
  418700:	ldp	x22, x21, [sp, #48]
  418704:	ldp	x24, x23, [sp, #32]
  418708:	ldr	x25, [sp, #16]
  41870c:	ldp	x29, x30, [sp], #80
  418710:	ret
  418714:	sub	sp, sp, #0x70
  418718:	stp	x29, x30, [sp, #16]
  41871c:	stp	x28, x27, [sp, #32]
  418720:	stp	x26, x25, [sp, #48]
  418724:	stp	x24, x23, [sp, #64]
  418728:	stp	x22, x21, [sp, #80]
  41872c:	stp	x20, x19, [sp, #96]
  418730:	add	x29, sp, #0x10
  418734:	mov	x19, x2
  418738:	mov	x20, x1
  41873c:	mov	x21, x0
  418740:	cbnz	x1, 418754 <_ZdlPvm@@Base+0x670>
  418744:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  418748:	add	x1, x1, #0xb99
  41874c:	mov	w0, #0x61                  	// #97
  418750:	bl	411fbc <printf@plt+0x102dc>
  418754:	ldrb	w8, [x20]
  418758:	cmp	w8, #0x2f
  41875c:	b.eq	418858 <_ZdlPvm@@Base+0x774>  // b.none
  418760:	ldr	x23, [x21]
  418764:	ldrb	w8, [x23]
  418768:	cbz	w8, 418858 <_ZdlPvm@@Base+0x774>
  41876c:	mov	x0, x20
  418770:	str	x19, [sp, #8]
  418774:	bl	4018f0 <strlen@plt>
  418778:	and	x8, x0, #0xffffffff
  41877c:	mov	x27, #0x1                   	// #1
  418780:	adrp	x21, 41d000 <_ZdlPvm@@Base+0x4f1c>
  418784:	movk	x27, #0x8000, lsl #32
  418788:	mov	w28, #0x2f                  	// #47
  41878c:	add	x19, x8, #0x1
  418790:	add	x21, x21, #0x557
  418794:	mov	w1, #0x3a                  	// #58
  418798:	mov	x0, x23
  41879c:	bl	4019b0 <strchr@plt>
  4187a0:	mov	x22, x0
  4187a4:	cbnz	x0, 4187b4 <_ZdlPvm@@Base+0x6d0>
  4187a8:	mov	x0, x23
  4187ac:	bl	4018f0 <strlen@plt>
  4187b0:	add	x22, x23, x0
  4187b4:	subs	x24, x22, x23
  4187b8:	b.ls	4187e0 <_ZdlPvm@@Base+0x6fc>  // b.plast
  4187bc:	ldurb	w8, [x22, #-1]
  4187c0:	mov	w9, #0x1                   	// #1
  4187c4:	cmp	x8, #0x3f
  4187c8:	lsl	x8, x9, x8
  4187cc:	cset	w9, hi  // hi = pmore
  4187d0:	tst	x8, x27
  4187d4:	cset	w8, eq  // eq = none
  4187d8:	orr	w26, w9, w8
  4187dc:	b	4187e4 <_ZdlPvm@@Base+0x700>
  4187e0:	mov	w26, wzr
  4187e4:	add	x8, x19, x24
  4187e8:	add	x0, x8, x26
  4187ec:	bl	401890 <_Znam@plt>
  4187f0:	mov	x1, x23
  4187f4:	mov	x2, x24
  4187f8:	mov	x25, x0
  4187fc:	bl	4018b0 <memcpy@plt>
  418800:	cbz	w26, 418808 <_ZdlPvm@@Base+0x724>
  418804:	strb	w28, [x25, x24]
  418808:	add	x8, x25, x24
  41880c:	add	x0, x8, x26
  418810:	mov	x1, x20
  418814:	bl	4019f0 <strcpy@plt>
  418818:	mov	x0, x25
  41881c:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  418820:	mov	x24, x0
  418824:	mov	x0, x25
  418828:	bl	401b60 <_ZdaPv@plt>
  41882c:	mov	x0, x24
  418830:	mov	x1, x21
  418834:	bl	401b90 <fopen@plt>
  418838:	cbnz	x0, 418884 <_ZdlPvm@@Base+0x7a0>
  41883c:	mov	x0, x24
  418840:	bl	401990 <free@plt>
  418844:	ldrb	w8, [x22], #1
  418848:	mov	x23, x22
  41884c:	cbnz	w8, 418794 <_ZdlPvm@@Base+0x6b0>
  418850:	mov	x23, xzr
  418854:	b	4188a0 <_ZdlPvm@@Base+0x7bc>
  418858:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  41885c:	add	x1, x1, #0x557
  418860:	mov	x0, x20
  418864:	bl	401b90 <fopen@plt>
  418868:	mov	x23, x0
  41886c:	cbz	x0, 4188a0 <_ZdlPvm@@Base+0x7bc>
  418870:	cbz	x19, 4188a0 <_ZdlPvm@@Base+0x7bc>
  418874:	mov	x0, x20
  418878:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  41887c:	str	x0, [x19]
  418880:	b	4188a0 <_ZdlPvm@@Base+0x7bc>
  418884:	ldr	x8, [sp, #8]
  418888:	mov	x23, x0
  41888c:	cbz	x8, 418898 <_ZdlPvm@@Base+0x7b4>
  418890:	str	x24, [x8]
  418894:	b	4188a0 <_ZdlPvm@@Base+0x7bc>
  418898:	mov	x0, x24
  41889c:	bl	401990 <free@plt>
  4188a0:	mov	x0, x23
  4188a4:	ldp	x20, x19, [sp, #96]
  4188a8:	ldp	x22, x21, [sp, #80]
  4188ac:	ldp	x24, x23, [sp, #64]
  4188b0:	ldp	x26, x25, [sp, #48]
  4188b4:	ldp	x28, x27, [sp, #32]
  4188b8:	ldp	x29, x30, [sp, #16]
  4188bc:	add	sp, sp, #0x70
  4188c0:	ret
  4188c4:	stp	x29, x30, [sp, #-96]!
  4188c8:	stp	x28, x27, [sp, #16]
  4188cc:	stp	x26, x25, [sp, #32]
  4188d0:	stp	x24, x23, [sp, #48]
  4188d4:	stp	x22, x21, [sp, #64]
  4188d8:	stp	x20, x19, [sp, #80]
  4188dc:	mov	x29, sp
  4188e0:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x4f1c>
  4188e4:	add	x8, x8, #0x557
  4188e8:	cmp	x3, #0x0
  4188ec:	csel	x21, x8, x3, eq  // eq = none
  4188f0:	mov	x20, x1
  4188f4:	mov	x22, x0
  4188f8:	mov	w1, #0x72                  	// #114
  4188fc:	mov	x0, x21
  418900:	mov	x19, x2
  418904:	bl	4019b0 <strchr@plt>
  418908:	mov	x23, x0
  41890c:	cbz	x20, 418a3c <_ZdlPvm@@Base+0x958>
  418910:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  418914:	add	x1, x1, #0x10a
  418918:	mov	x0, x20
  41891c:	bl	401ba0 <strcmp@plt>
  418920:	cbz	w0, 418a3c <_ZdlPvm@@Base+0x958>
  418924:	cbz	x23, 418a9c <_ZdlPvm@@Base+0x9b8>
  418928:	ldrb	w8, [x20]
  41892c:	cmp	w8, #0x2f
  418930:	b.eq	418a9c <_ZdlPvm@@Base+0x9b8>  // b.none
  418934:	ldr	x23, [x22]
  418938:	ldrb	w8, [x23]
  41893c:	cbz	w8, 418a9c <_ZdlPvm@@Base+0x9b8>
  418940:	mov	x0, x20
  418944:	bl	4018f0 <strlen@plt>
  418948:	and	x8, x0, #0xffffffff
  41894c:	add	x28, x8, #0x1
  418950:	mov	w26, #0x2f                  	// #47
  418954:	mov	w1, #0x3a                  	// #58
  418958:	mov	x0, x23
  41895c:	bl	4019b0 <strchr@plt>
  418960:	mov	x22, x0
  418964:	cbnz	x0, 418974 <_ZdlPvm@@Base+0x890>
  418968:	mov	x0, x23
  41896c:	bl	4018f0 <strlen@plt>
  418970:	add	x22, x23, x0
  418974:	subs	x24, x22, x23
  418978:	b.ls	4189a8 <_ZdlPvm@@Base+0x8c4>  // b.plast
  41897c:	ldurb	w8, [x22, #-1]
  418980:	mov	w9, #0x1                   	// #1
  418984:	mov	x10, #0x1                   	// #1
  418988:	movk	x10, #0x8000, lsl #32
  41898c:	cmp	x8, #0x3f
  418990:	lsl	x8, x9, x8
  418994:	cset	w9, hi  // hi = pmore
  418998:	tst	x8, x10
  41899c:	cset	w8, eq  // eq = none
  4189a0:	orr	w27, w9, w8
  4189a4:	b	4189ac <_ZdlPvm@@Base+0x8c8>
  4189a8:	mov	w27, wzr
  4189ac:	add	x8, x28, x24
  4189b0:	add	x0, x8, x27
  4189b4:	bl	401890 <_Znam@plt>
  4189b8:	mov	x1, x23
  4189bc:	mov	x2, x24
  4189c0:	mov	x25, x0
  4189c4:	bl	4018b0 <memcpy@plt>
  4189c8:	cbz	w27, 4189d0 <_ZdlPvm@@Base+0x8ec>
  4189cc:	strb	w26, [x25, x24]
  4189d0:	add	x8, x25, x24
  4189d4:	add	x0, x8, x27
  4189d8:	mov	x1, x20
  4189dc:	bl	4019f0 <strcpy@plt>
  4189e0:	mov	x0, x25
  4189e4:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  4189e8:	mov	x24, x0
  4189ec:	mov	x0, x25
  4189f0:	bl	401b60 <_ZdaPv@plt>
  4189f4:	mov	x0, x24
  4189f8:	mov	x1, x21
  4189fc:	bl	401b90 <fopen@plt>
  418a00:	cbnz	x0, 418ac4 <_ZdlPvm@@Base+0x9e0>
  418a04:	bl	401b70 <__errno_location@plt>
  418a08:	ldr	w27, [x0]
  418a0c:	mov	x25, x0
  418a10:	mov	x0, x24
  418a14:	bl	401990 <free@plt>
  418a18:	cmp	w27, #0x2
  418a1c:	b.ne	418ad4 <_ZdlPvm@@Base+0x9f0>  // b.any
  418a20:	ldrb	w8, [x22], #1
  418a24:	mov	x23, x22
  418a28:	cbnz	w8, 418954 <_ZdlPvm@@Base+0x870>
  418a2c:	mov	x23, xzr
  418a30:	mov	w8, #0x2                   	// #2
  418a34:	str	w8, [x25]
  418a38:	b	418a7c <_ZdlPvm@@Base+0x998>
  418a3c:	cbz	x19, 418a60 <_ZdlPvm@@Base+0x97c>
  418a40:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x4f1c>
  418a44:	adrp	x9, 41a000 <_ZdlPvm@@Base+0x1f1c>
  418a48:	add	x8, x8, #0xbba
  418a4c:	add	x9, x9, #0x519
  418a50:	cmp	x23, #0x0
  418a54:	csel	x0, x9, x8, ne  // ne = any
  418a58:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  418a5c:	str	x0, [x19]
  418a60:	adrp	x8, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  418a64:	adrp	x9, 434000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  418a68:	add	x8, x8, #0xe78
  418a6c:	add	x9, x9, #0xe80
  418a70:	cmp	x23, #0x0
  418a74:	csel	x8, x8, x9, ne  // ne = any
  418a78:	ldr	x23, [x8]
  418a7c:	mov	x0, x23
  418a80:	ldp	x20, x19, [sp, #80]
  418a84:	ldp	x22, x21, [sp, #64]
  418a88:	ldp	x24, x23, [sp, #48]
  418a8c:	ldp	x26, x25, [sp, #32]
  418a90:	ldp	x28, x27, [sp, #16]
  418a94:	ldp	x29, x30, [sp], #96
  418a98:	ret
  418a9c:	mov	x0, x20
  418aa0:	mov	x1, x21
  418aa4:	bl	401b90 <fopen@plt>
  418aa8:	mov	x23, x0
  418aac:	cbz	x0, 418a7c <_ZdlPvm@@Base+0x998>
  418ab0:	cbz	x19, 418a7c <_ZdlPvm@@Base+0x998>
  418ab4:	mov	x0, x20
  418ab8:	bl	41959c <_ZdlPvm@@Base+0x14b8>
  418abc:	str	x0, [x19]
  418ac0:	b	418a7c <_ZdlPvm@@Base+0x998>
  418ac4:	mov	x23, x0
  418ac8:	cbz	x19, 418ae0 <_ZdlPvm@@Base+0x9fc>
  418acc:	str	x24, [x19]
  418ad0:	b	418a7c <_ZdlPvm@@Base+0x998>
  418ad4:	mov	x23, xzr
  418ad8:	str	w27, [x25]
  418adc:	b	418a7c <_ZdlPvm@@Base+0x998>
  418ae0:	mov	x0, x24
  418ae4:	bl	401990 <free@plt>
  418ae8:	b	418a7c <_ZdlPvm@@Base+0x998>
  418aec:	stp	xzr, xzr, [x0]
  418af0:	ret
  418af4:	stp	x29, x30, [sp, #-48]!
  418af8:	str	x21, [sp, #16]
  418afc:	stp	x20, x19, [sp, #32]
  418b00:	mov	x29, sp
  418b04:	mov	w21, w2
  418b08:	mov	x20, x1
  418b0c:	mov	x19, x0
  418b10:	str	w2, [x0, #8]
  418b14:	tbnz	w2, #31, 418b34 <_ZdlPvm@@Base+0xa50>
  418b18:	cbnz	w21, 418b44 <_ZdlPvm@@Base+0xa60>
  418b1c:	str	wzr, [x19, #12]
  418b20:	str	xzr, [x19]
  418b24:	ldp	x20, x19, [sp, #32]
  418b28:	ldr	x21, [sp, #16]
  418b2c:	ldp	x29, x30, [sp], #48
  418b30:	ret
  418b34:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  418b38:	add	x1, x1, #0xbd0
  418b3c:	mov	w0, #0x57                  	// #87
  418b40:	bl	411fbc <printf@plt+0x102dc>
  418b44:	lsl	w8, w21, #1
  418b48:	sxtw	x0, w8
  418b4c:	str	w8, [x19, #12]
  418b50:	bl	401890 <_Znam@plt>
  418b54:	str	x0, [x19]
  418b58:	sxtw	x2, w21
  418b5c:	mov	x1, x20
  418b60:	ldp	x20, x19, [sp, #32]
  418b64:	ldr	x21, [sp, #16]
  418b68:	ldp	x29, x30, [sp], #48
  418b6c:	b	4018b0 <memcpy@plt>
  418b70:	stp	x29, x30, [sp, #-48]!
  418b74:	str	x21, [sp, #16]
  418b78:	stp	x20, x19, [sp, #32]
  418b7c:	mov	x29, sp
  418b80:	mov	x19, x0
  418b84:	cbz	x1, 418bcc <_ZdlPvm@@Base+0xae8>
  418b88:	mov	x0, x1
  418b8c:	mov	x20, x1
  418b90:	bl	4018f0 <strlen@plt>
  418b94:	mov	x21, x0
  418b98:	str	w21, [x19, #8]
  418b9c:	cbz	w21, 418bd4 <_ZdlPvm@@Base+0xaf0>
  418ba0:	lsl	w8, w21, #1
  418ba4:	sxtw	x0, w8
  418ba8:	str	w8, [x19, #12]
  418bac:	bl	401890 <_Znam@plt>
  418bb0:	str	x0, [x19]
  418bb4:	sxtw	x2, w21
  418bb8:	mov	x1, x20
  418bbc:	ldp	x20, x19, [sp, #32]
  418bc0:	ldr	x21, [sp, #16]
  418bc4:	ldp	x29, x30, [sp], #48
  418bc8:	b	4018b0 <memcpy@plt>
  418bcc:	str	xzr, [x19, #8]
  418bd0:	b	418bd8 <_ZdlPvm@@Base+0xaf4>
  418bd4:	str	wzr, [x19, #12]
  418bd8:	str	xzr, [x19]
  418bdc:	ldp	x20, x19, [sp, #32]
  418be0:	ldr	x21, [sp, #16]
  418be4:	ldp	x29, x30, [sp], #48
  418be8:	ret
  418bec:	stp	x29, x30, [sp, #-32]!
  418bf0:	stp	x20, x19, [sp, #16]
  418bf4:	mov	x29, sp
  418bf8:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x4f1c>
  418bfc:	ldr	d0, [x8, #3016]
  418c00:	mov	x20, x0
  418c04:	mov	w19, w1
  418c08:	str	d0, [x0, #8]
  418c0c:	mov	w0, #0x2                   	// #2
  418c10:	bl	401890 <_Znam@plt>
  418c14:	str	x0, [x20]
  418c18:	strb	w19, [x0]
  418c1c:	ldp	x20, x19, [sp, #16]
  418c20:	ldp	x29, x30, [sp], #32
  418c24:	ret
  418c28:	stp	x29, x30, [sp, #-48]!
  418c2c:	str	x21, [sp, #16]
  418c30:	stp	x20, x19, [sp, #32]
  418c34:	mov	x29, sp
  418c38:	ldrsw	x19, [x1, #8]
  418c3c:	mov	x20, x0
  418c40:	str	w19, [x0, #8]
  418c44:	cbz	w19, 418c74 <_ZdlPvm@@Base+0xb90>
  418c48:	lsl	x0, x19, #1
  418c4c:	mov	x21, x1
  418c50:	str	w0, [x20, #12]
  418c54:	bl	401890 <_Znam@plt>
  418c58:	str	x0, [x20]
  418c5c:	ldr	x1, [x21]
  418c60:	mov	x2, x19
  418c64:	ldp	x20, x19, [sp, #32]
  418c68:	ldr	x21, [sp, #16]
  418c6c:	ldp	x29, x30, [sp], #48
  418c70:	b	4018b0 <memcpy@plt>
  418c74:	str	wzr, [x20, #12]
  418c78:	str	xzr, [x20]
  418c7c:	ldp	x20, x19, [sp, #32]
  418c80:	ldr	x21, [sp, #16]
  418c84:	ldp	x29, x30, [sp], #48
  418c88:	ret
  418c8c:	ldr	x0, [x0]
  418c90:	cbz	x0, 418c98 <_ZdlPvm@@Base+0xbb4>
  418c94:	b	401b60 <_ZdaPv@plt>
  418c98:	ret
  418c9c:	stp	x29, x30, [sp, #-32]!
  418ca0:	stp	x20, x19, [sp, #16]
  418ca4:	mov	x29, sp
  418ca8:	mov	x19, x0
  418cac:	mov	x20, x1
  418cb0:	mov	x3, x19
  418cb4:	ldr	x0, [x0]
  418cb8:	ldr	w1, [x3, #12]!
  418cbc:	ldr	w2, [x20, #8]
  418cc0:	bl	418cec <_ZdlPvm@@Base+0xc08>
  418cc4:	str	x0, [x19]
  418cc8:	ldrsw	x2, [x20, #8]
  418ccc:	str	w2, [x19, #8]
  418cd0:	cbz	w2, 418cdc <_ZdlPvm@@Base+0xbf8>
  418cd4:	ldr	x1, [x20]
  418cd8:	bl	4018b0 <memcpy@plt>
  418cdc:	mov	x0, x19
  418ce0:	ldp	x20, x19, [sp, #16]
  418ce4:	ldp	x29, x30, [sp], #32
  418ce8:	ret
  418cec:	stp	x29, x30, [sp, #-32]!
  418cf0:	stp	x20, x19, [sp, #16]
  418cf4:	mov	x29, sp
  418cf8:	mov	x19, x3
  418cfc:	cmp	w1, w2
  418d00:	b.ge	418d2c <_ZdlPvm@@Base+0xc48>  // b.tcont
  418d04:	mov	w20, w2
  418d08:	cbz	x0, 418d10 <_ZdlPvm@@Base+0xc2c>
  418d0c:	bl	401b60 <_ZdaPv@plt>
  418d10:	cbz	w20, 418d34 <_ZdlPvm@@Base+0xc50>
  418d14:	lsl	w8, w20, #1
  418d18:	str	w8, [x19]
  418d1c:	ldp	x20, x19, [sp, #16]
  418d20:	sxtw	x0, w8
  418d24:	ldp	x29, x30, [sp], #32
  418d28:	b	401890 <_Znam@plt>
  418d2c:	str	w1, [x19]
  418d30:	b	418d3c <_ZdlPvm@@Base+0xc58>
  418d34:	mov	x0, xzr
  418d38:	str	wzr, [x19]
  418d3c:	ldp	x20, x19, [sp, #16]
  418d40:	ldp	x29, x30, [sp], #32
  418d44:	ret
  418d48:	stp	x29, x30, [sp, #-48]!
  418d4c:	str	x21, [sp, #16]
  418d50:	stp	x20, x19, [sp, #32]
  418d54:	mov	x29, sp
  418d58:	mov	x19, x0
  418d5c:	cbz	x1, 418da4 <_ZdlPvm@@Base+0xcc0>
  418d60:	mov	x0, x1
  418d64:	mov	x20, x1
  418d68:	bl	4018f0 <strlen@plt>
  418d6c:	ldr	x8, [x19]
  418d70:	mov	x3, x19
  418d74:	ldr	w1, [x3, #12]!
  418d78:	mov	x21, x0
  418d7c:	mov	x0, x8
  418d80:	mov	w2, w21
  418d84:	bl	418cec <_ZdlPvm@@Base+0xc08>
  418d88:	str	x0, [x19]
  418d8c:	str	w21, [x19, #8]
  418d90:	cbz	w21, 418db4 <_ZdlPvm@@Base+0xcd0>
  418d94:	sxtw	x2, w21
  418d98:	mov	x1, x20
  418d9c:	bl	4018b0 <memcpy@plt>
  418da0:	b	418db4 <_ZdlPvm@@Base+0xcd0>
  418da4:	ldr	x0, [x19]
  418da8:	cbz	x0, 418db0 <_ZdlPvm@@Base+0xccc>
  418dac:	bl	401b60 <_ZdaPv@plt>
  418db0:	stp	xzr, xzr, [x19]
  418db4:	mov	x0, x19
  418db8:	ldp	x20, x19, [sp, #32]
  418dbc:	ldr	x21, [sp, #16]
  418dc0:	ldp	x29, x30, [sp], #48
  418dc4:	ret
  418dc8:	stp	x29, x30, [sp, #-48]!
  418dcc:	str	x21, [sp, #16]
  418dd0:	stp	x20, x19, [sp, #32]
  418dd4:	mov	x29, sp
  418dd8:	mov	x19, x0
  418ddc:	mov	x3, x19
  418de0:	ldr	x0, [x0]
  418de4:	ldr	w8, [x3, #12]!
  418de8:	mov	w20, w1
  418dec:	mov	w2, #0x1                   	// #1
  418df0:	mov	w21, #0x1                   	// #1
  418df4:	mov	w1, w8
  418df8:	bl	418cec <_ZdlPvm@@Base+0xc08>
  418dfc:	str	x0, [x19]
  418e00:	str	w21, [x19, #8]
  418e04:	strb	w20, [x0]
  418e08:	mov	x0, x19
  418e0c:	ldp	x20, x19, [sp, #32]
  418e10:	ldr	x21, [sp, #16]
  418e14:	ldp	x29, x30, [sp], #48
  418e18:	ret
  418e1c:	stp	x29, x30, [sp, #-32]!
  418e20:	stp	x20, x19, [sp, #16]
  418e24:	mov	x20, x0
  418e28:	ldr	x0, [x0]
  418e2c:	mov	x19, x1
  418e30:	mov	x29, sp
  418e34:	cbz	x0, 418e3c <_ZdlPvm@@Base+0xd58>
  418e38:	bl	401b60 <_ZdaPv@plt>
  418e3c:	ldr	x8, [x19]
  418e40:	str	x8, [x20]
  418e44:	ldr	x8, [x19, #8]
  418e48:	str	x8, [x20, #8]
  418e4c:	stp	xzr, xzr, [x19]
  418e50:	ldp	x20, x19, [sp, #16]
  418e54:	ldp	x29, x30, [sp], #32
  418e58:	ret
  418e5c:	stp	x29, x30, [sp, #-32]!
  418e60:	str	x19, [sp, #16]
  418e64:	mov	x29, sp
  418e68:	mov	x19, x0
  418e6c:	mov	x4, x19
  418e70:	ldr	x0, [x0]
  418e74:	ldr	w1, [x4, #12]!
  418e78:	ldr	w2, [x19, #8]
  418e7c:	add	w3, w2, #0x1
  418e80:	bl	418e94 <_ZdlPvm@@Base+0xdb0>
  418e84:	str	x0, [x19]
  418e88:	ldr	x19, [sp, #16]
  418e8c:	ldp	x29, x30, [sp], #32
  418e90:	ret
  418e94:	stp	x29, x30, [sp, #-48]!
  418e98:	stp	x22, x21, [sp, #16]
  418e9c:	stp	x20, x19, [sp, #32]
  418ea0:	mov	x29, sp
  418ea4:	mov	x21, x4
  418ea8:	cmp	w1, w3
  418eac:	mov	x19, x0
  418eb0:	b.ge	418f04 <_ZdlPvm@@Base+0xe20>  // b.tcont
  418eb4:	mov	w22, w3
  418eb8:	cbz	w3, 418f0c <_ZdlPvm@@Base+0xe28>
  418ebc:	lsl	w8, w22, #1
  418ec0:	sxtw	x0, w8
  418ec4:	mov	w20, w2
  418ec8:	str	w8, [x21]
  418ecc:	bl	401890 <_Znam@plt>
  418ed0:	mov	x21, x0
  418ed4:	cbz	w20, 418ef0 <_ZdlPvm@@Base+0xe0c>
  418ed8:	cmp	w20, w22
  418edc:	b.ge	418ef0 <_ZdlPvm@@Base+0xe0c>  // b.tcont
  418ee0:	sxtw	x2, w20
  418ee4:	mov	x0, x21
  418ee8:	mov	x1, x19
  418eec:	bl	4018b0 <memcpy@plt>
  418ef0:	cbz	x19, 418efc <_ZdlPvm@@Base+0xe18>
  418ef4:	mov	x0, x19
  418ef8:	bl	401b60 <_ZdaPv@plt>
  418efc:	mov	x19, x21
  418f00:	b	418f20 <_ZdlPvm@@Base+0xe3c>
  418f04:	str	w1, [x21]
  418f08:	b	418f20 <_ZdlPvm@@Base+0xe3c>
  418f0c:	cbz	x19, 418f18 <_ZdlPvm@@Base+0xe34>
  418f10:	mov	x0, x19
  418f14:	bl	401b60 <_ZdaPv@plt>
  418f18:	mov	x19, xzr
  418f1c:	str	wzr, [x21]
  418f20:	mov	x0, x19
  418f24:	ldp	x20, x19, [sp, #32]
  418f28:	ldp	x22, x21, [sp, #16]
  418f2c:	ldp	x29, x30, [sp], #48
  418f30:	ret
  418f34:	stp	x29, x30, [sp, #-48]!
  418f38:	stp	x22, x21, [sp, #16]
  418f3c:	stp	x20, x19, [sp, #32]
  418f40:	mov	x29, sp
  418f44:	mov	x19, x0
  418f48:	cbz	x1, 418f9c <_ZdlPvm@@Base+0xeb8>
  418f4c:	mov	x0, x1
  418f50:	mov	x20, x1
  418f54:	bl	4018f0 <strlen@plt>
  418f58:	ldr	w2, [x19, #8]
  418f5c:	mov	x4, x19
  418f60:	ldr	w1, [x4, #12]!
  418f64:	mov	x21, x0
  418f68:	ldr	x0, [x19]
  418f6c:	add	w22, w2, w21
  418f70:	cmp	w22, w1
  418f74:	b.le	418f88 <_ZdlPvm@@Base+0xea4>
  418f78:	mov	w3, w22
  418f7c:	bl	418e94 <_ZdlPvm@@Base+0xdb0>
  418f80:	ldr	w2, [x19, #8]
  418f84:	str	x0, [x19]
  418f88:	add	x0, x0, w2, sxtw
  418f8c:	sxtw	x2, w21
  418f90:	mov	x1, x20
  418f94:	bl	4018b0 <memcpy@plt>
  418f98:	str	w22, [x19, #8]
  418f9c:	mov	x0, x19
  418fa0:	ldp	x20, x19, [sp, #32]
  418fa4:	ldp	x22, x21, [sp, #16]
  418fa8:	ldp	x29, x30, [sp], #48
  418fac:	ret
  418fb0:	stp	x29, x30, [sp, #-48]!
  418fb4:	str	x21, [sp, #16]
  418fb8:	stp	x20, x19, [sp, #32]
  418fbc:	mov	x29, sp
  418fc0:	ldr	w8, [x1, #8]
  418fc4:	mov	x19, x0
  418fc8:	cbz	w8, 419014 <_ZdlPvm@@Base+0xf30>
  418fcc:	ldr	w2, [x19, #8]
  418fd0:	mov	x4, x19
  418fd4:	mov	x20, x1
  418fd8:	ldr	w1, [x4, #12]!
  418fdc:	ldr	x0, [x19]
  418fe0:	add	w21, w2, w8
  418fe4:	cmp	w21, w1
  418fe8:	b.le	419000 <_ZdlPvm@@Base+0xf1c>
  418fec:	mov	w3, w21
  418ff0:	bl	418e94 <_ZdlPvm@@Base+0xdb0>
  418ff4:	str	x0, [x19]
  418ff8:	ldr	w2, [x19, #8]
  418ffc:	ldr	w8, [x20, #8]
  419000:	ldr	x1, [x20]
  419004:	add	x0, x0, w2, sxtw
  419008:	sxtw	x2, w8
  41900c:	bl	4018b0 <memcpy@plt>
  419010:	str	w21, [x19, #8]
  419014:	mov	x0, x19
  419018:	ldp	x20, x19, [sp, #32]
  41901c:	ldr	x21, [sp, #16]
  419020:	ldp	x29, x30, [sp], #48
  419024:	ret
  419028:	cmp	w2, #0x1
  41902c:	b.lt	419098 <_ZdlPvm@@Base+0xfb4>  // b.tstop
  419030:	stp	x29, x30, [sp, #-48]!
  419034:	stp	x22, x21, [sp, #16]
  419038:	stp	x20, x19, [sp, #32]
  41903c:	mov	x29, sp
  419040:	mov	w21, w2
  419044:	ldr	w2, [x0, #8]
  419048:	mov	x4, x0
  41904c:	mov	x20, x1
  419050:	ldr	w1, [x4, #12]!
  419054:	mov	x19, x0
  419058:	ldr	x0, [x0]
  41905c:	add	w22, w2, w21
  419060:	cmp	w22, w1
  419064:	b.le	419078 <_ZdlPvm@@Base+0xf94>
  419068:	mov	w3, w22
  41906c:	bl	418e94 <_ZdlPvm@@Base+0xdb0>
  419070:	ldr	w2, [x19, #8]
  419074:	str	x0, [x19]
  419078:	add	x0, x0, w2, sxtw
  41907c:	mov	w2, w21
  419080:	mov	x1, x20
  419084:	bl	4018b0 <memcpy@plt>
  419088:	str	w22, [x19, #8]
  41908c:	ldp	x20, x19, [sp, #32]
  419090:	ldp	x22, x21, [sp, #16]
  419094:	ldp	x29, x30, [sp], #48
  419098:	ret
  41909c:	stp	x29, x30, [sp, #-64]!
  4190a0:	stp	x24, x23, [sp, #16]
  4190a4:	stp	x22, x21, [sp, #32]
  4190a8:	stp	x20, x19, [sp, #48]
  4190ac:	mov	x29, sp
  4190b0:	mov	w20, w4
  4190b4:	mov	x19, x3
  4190b8:	mov	w22, w2
  4190bc:	mov	x21, x1
  4190c0:	orr	w8, w4, w2
  4190c4:	mov	x23, x0
  4190c8:	tbz	w8, #31, 4190dc <_ZdlPvm@@Base+0xff8>
  4190cc:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  4190d0:	add	x1, x1, #0xbd0
  4190d4:	mov	w0, #0xd7                  	// #215
  4190d8:	bl	411fbc <printf@plt+0x102dc>
  4190dc:	adds	w8, w20, w22
  4190e0:	str	w8, [x23, #8]
  4190e4:	b.eq	419128 <_ZdlPvm@@Base+0x1044>  // b.none
  4190e8:	lsl	w8, w8, #1
  4190ec:	sxtw	x0, w8
  4190f0:	str	w8, [x23, #12]
  4190f4:	bl	401890 <_Znam@plt>
  4190f8:	mov	x24, x0
  4190fc:	str	x0, [x23]
  419100:	cbz	w22, 419144 <_ZdlPvm@@Base+0x1060>
  419104:	sxtw	x22, w22
  419108:	mov	x0, x24
  41910c:	mov	x1, x21
  419110:	mov	x2, x22
  419114:	bl	4018b0 <memcpy@plt>
  419118:	cbz	w20, 419130 <_ZdlPvm@@Base+0x104c>
  41911c:	add	x0, x24, x22
  419120:	sxtw	x2, w20
  419124:	b	41914c <_ZdlPvm@@Base+0x1068>
  419128:	str	wzr, [x23, #12]
  41912c:	str	xzr, [x23]
  419130:	ldp	x20, x19, [sp, #48]
  419134:	ldp	x22, x21, [sp, #32]
  419138:	ldp	x24, x23, [sp, #16]
  41913c:	ldp	x29, x30, [sp], #64
  419140:	ret
  419144:	sxtw	x2, w20
  419148:	mov	x0, x24
  41914c:	mov	x1, x19
  419150:	ldp	x20, x19, [sp, #48]
  419154:	ldp	x22, x21, [sp, #32]
  419158:	ldp	x24, x23, [sp, #16]
  41915c:	ldp	x29, x30, [sp], #64
  419160:	b	4018b0 <memcpy@plt>
  419164:	stp	x29, x30, [sp, #-16]!
  419168:	ldrsw	x2, [x0, #8]
  41916c:	ldrsw	x8, [x1, #8]
  419170:	mov	x29, sp
  419174:	cmp	w2, w8
  419178:	b.le	419198 <_ZdlPvm@@Base+0x10b4>
  41917c:	cbz	w8, 4191b4 <_ZdlPvm@@Base+0x10d0>
  419180:	ldr	x0, [x0]
  419184:	ldr	x1, [x1]
  419188:	mov	x2, x8
  41918c:	bl	401970 <memcmp@plt>
  419190:	lsr	w0, w0, #31
  419194:	b	4191c0 <_ZdlPvm@@Base+0x10dc>
  419198:	cbz	w2, 4191bc <_ZdlPvm@@Base+0x10d8>
  41919c:	ldr	x0, [x0]
  4191a0:	ldr	x1, [x1]
  4191a4:	bl	401970 <memcmp@plt>
  4191a8:	cmp	w0, #0x1
  4191ac:	cset	w0, lt  // lt = tstop
  4191b0:	b	4191c0 <_ZdlPvm@@Base+0x10dc>
  4191b4:	mov	w0, wzr
  4191b8:	b	4191c0 <_ZdlPvm@@Base+0x10dc>
  4191bc:	mov	w0, #0x1                   	// #1
  4191c0:	ldp	x29, x30, [sp], #16
  4191c4:	ret
  4191c8:	stp	x29, x30, [sp, #-16]!
  4191cc:	ldrsw	x2, [x0, #8]
  4191d0:	ldrsw	x8, [x1, #8]
  4191d4:	mov	x29, sp
  4191d8:	cmp	w2, w8
  4191dc:	b.ge	4191fc <_ZdlPvm@@Base+0x1118>  // b.tcont
  4191e0:	cbz	w2, 419218 <_ZdlPvm@@Base+0x1134>
  4191e4:	ldr	x0, [x0]
  4191e8:	ldr	x1, [x1]
  4191ec:	bl	401970 <memcmp@plt>
  4191f0:	cmp	w0, #0x1
  4191f4:	cset	w0, lt  // lt = tstop
  4191f8:	b	419224 <_ZdlPvm@@Base+0x1140>
  4191fc:	cbz	w8, 419220 <_ZdlPvm@@Base+0x113c>
  419200:	ldr	x0, [x0]
  419204:	ldr	x1, [x1]
  419208:	mov	x2, x8
  41920c:	bl	401970 <memcmp@plt>
  419210:	lsr	w0, w0, #31
  419214:	b	419224 <_ZdlPvm@@Base+0x1140>
  419218:	mov	w0, #0x1                   	// #1
  41921c:	b	419224 <_ZdlPvm@@Base+0x1140>
  419220:	mov	w0, wzr
  419224:	ldp	x29, x30, [sp], #16
  419228:	ret
  41922c:	stp	x29, x30, [sp, #-16]!
  419230:	ldrsw	x2, [x0, #8]
  419234:	ldrsw	x8, [x1, #8]
  419238:	mov	x29, sp
  41923c:	cmp	w2, w8
  419240:	b.ge	419260 <_ZdlPvm@@Base+0x117c>  // b.tcont
  419244:	cbz	w2, 419280 <_ZdlPvm@@Base+0x119c>
  419248:	ldr	x0, [x0]
  41924c:	ldr	x1, [x1]
  419250:	bl	401970 <memcmp@plt>
  419254:	cmp	w0, #0x0
  419258:	cset	w0, gt
  41925c:	b	41928c <_ZdlPvm@@Base+0x11a8>
  419260:	cbz	w8, 419288 <_ZdlPvm@@Base+0x11a4>
  419264:	ldr	x0, [x0]
  419268:	ldr	x1, [x1]
  41926c:	mov	x2, x8
  419270:	bl	401970 <memcmp@plt>
  419274:	mvn	w8, w0
  419278:	lsr	w0, w8, #31
  41927c:	b	41928c <_ZdlPvm@@Base+0x11a8>
  419280:	mov	w0, wzr
  419284:	b	41928c <_ZdlPvm@@Base+0x11a8>
  419288:	mov	w0, #0x1                   	// #1
  41928c:	ldp	x29, x30, [sp], #16
  419290:	ret
  419294:	stp	x29, x30, [sp, #-16]!
  419298:	ldrsw	x2, [x0, #8]
  41929c:	ldrsw	x8, [x1, #8]
  4192a0:	mov	x29, sp
  4192a4:	cmp	w2, w8
  4192a8:	b.le	4192cc <_ZdlPvm@@Base+0x11e8>
  4192ac:	cbz	w8, 4192e8 <_ZdlPvm@@Base+0x1204>
  4192b0:	ldr	x0, [x0]
  4192b4:	ldr	x1, [x1]
  4192b8:	mov	x2, x8
  4192bc:	bl	401970 <memcmp@plt>
  4192c0:	mvn	w8, w0
  4192c4:	lsr	w0, w8, #31
  4192c8:	b	4192f4 <_ZdlPvm@@Base+0x1210>
  4192cc:	cbz	w2, 4192f0 <_ZdlPvm@@Base+0x120c>
  4192d0:	ldr	x0, [x0]
  4192d4:	ldr	x1, [x1]
  4192d8:	bl	401970 <memcmp@plt>
  4192dc:	cmp	w0, #0x0
  4192e0:	cset	w0, gt
  4192e4:	b	4192f4 <_ZdlPvm@@Base+0x1210>
  4192e8:	mov	w0, #0x1                   	// #1
  4192ec:	b	4192f4 <_ZdlPvm@@Base+0x1210>
  4192f0:	mov	w0, wzr
  4192f4:	ldp	x29, x30, [sp], #16
  4192f8:	ret
  4192fc:	stp	x29, x30, [sp, #-32]!
  419300:	stp	x20, x19, [sp, #16]
  419304:	mov	x29, sp
  419308:	mov	w19, w1
  41930c:	mov	x20, x0
  419310:	tbz	w1, #31, 419324 <_ZdlPvm@@Base+0x1240>
  419314:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  419318:	add	x1, x1, #0xbd0
  41931c:	mov	w0, #0x107                 	// #263
  419320:	bl	411fbc <printf@plt+0x102dc>
  419324:	mov	x4, x20
  419328:	ldr	w1, [x4, #12]!
  41932c:	cmp	w1, w19
  419330:	b.ge	419348 <_ZdlPvm@@Base+0x1264>  // b.tcont
  419334:	ldr	x0, [x20]
  419338:	ldr	w2, [x20, #8]
  41933c:	mov	w3, w19
  419340:	bl	418e94 <_ZdlPvm@@Base+0xdb0>
  419344:	str	x0, [x20]
  419348:	str	w19, [x20, #8]
  41934c:	ldp	x20, x19, [sp, #16]
  419350:	ldp	x29, x30, [sp], #32
  419354:	ret
  419358:	str	wzr, [x0, #8]
  41935c:	ret
  419360:	stp	x29, x30, [sp, #-32]!
  419364:	str	x19, [sp, #16]
  419368:	ldr	x19, [x0]
  41936c:	mov	x29, sp
  419370:	cbz	x19, 419390 <_ZdlPvm@@Base+0x12ac>
  419374:	ldrsw	x2, [x0, #8]
  419378:	and	w1, w1, #0xff
  41937c:	mov	x0, x19
  419380:	bl	401a60 <memchr@plt>
  419384:	cbz	x0, 419390 <_ZdlPvm@@Base+0x12ac>
  419388:	sub	w0, w0, w19
  41938c:	b	419394 <_ZdlPvm@@Base+0x12b0>
  419390:	mov	w0, #0xffffffff            	// #-1
  419394:	ldr	x19, [sp, #16]
  419398:	ldp	x29, x30, [sp], #32
  41939c:	ret
  4193a0:	stp	x29, x30, [sp, #-32]!
  4193a4:	stp	x20, x19, [sp, #16]
  4193a8:	ldr	w19, [x0, #8]
  4193ac:	ldr	x20, [x0]
  4193b0:	mov	x29, sp
  4193b4:	cmp	w19, #0x1
  4193b8:	b.lt	4193e0 <_ZdlPvm@@Base+0x12fc>  // b.tstop
  4193bc:	mov	w8, wzr
  4193c0:	mov	x9, x19
  4193c4:	mov	x10, x20
  4193c8:	ldrb	w11, [x10], #1
  4193cc:	cmp	w11, #0x0
  4193d0:	cinc	w8, w8, eq  // eq = none
  4193d4:	subs	x9, x9, #0x1
  4193d8:	b.ne	4193c8 <_ZdlPvm@@Base+0x12e4>  // b.any
  4193dc:	b	4193e4 <_ZdlPvm@@Base+0x1300>
  4193e0:	mov	w8, wzr
  4193e4:	sub	w8, w19, w8
  4193e8:	add	w8, w8, #0x1
  4193ec:	sxtw	x0, w8
  4193f0:	bl	401bc0 <malloc@plt>
  4193f4:	cmp	w19, #0x1
  4193f8:	mov	x8, x0
  4193fc:	b.lt	41941c <_ZdlPvm@@Base+0x1338>  // b.tstop
  419400:	mov	x8, x0
  419404:	ldrb	w9, [x20]
  419408:	cbz	w9, 419410 <_ZdlPvm@@Base+0x132c>
  41940c:	strb	w9, [x8], #1
  419410:	subs	x19, x19, #0x1
  419414:	add	x20, x20, #0x1
  419418:	b.ne	419404 <_ZdlPvm@@Base+0x1320>  // b.any
  41941c:	ldp	x20, x19, [sp, #16]
  419420:	strb	wzr, [x8]
  419424:	ldp	x29, x30, [sp], #32
  419428:	ret
  41942c:	stp	x29, x30, [sp, #-64]!
  419430:	str	x23, [sp, #16]
  419434:	stp	x22, x21, [sp, #32]
  419438:	stp	x20, x19, [sp, #48]
  41943c:	mov	x29, sp
  419440:	ldrsw	x9, [x0, #8]
  419444:	ldr	x20, [x0]
  419448:	mov	x19, x0
  41944c:	mov	x10, x9
  419450:	subs	x8, x10, #0x1
  419454:	b.lt	41949c <_ZdlPvm@@Base+0x13b8>  // b.tstop
  419458:	add	x10, x20, x10
  41945c:	ldurb	w10, [x10, #-1]
  419460:	cmp	w10, #0x20
  419464:	mov	x10, x8
  419468:	b.eq	419450 <_ZdlPvm@@Base+0x136c>  // b.none
  41946c:	add	w10, w8, #0x1
  419470:	cmp	w10, #0x2
  419474:	b.lt	4194a0 <_ZdlPvm@@Base+0x13bc>  // b.tstop
  419478:	ldrb	w10, [x20]
  41947c:	cmp	w10, #0x20
  419480:	b.ne	4194a0 <_ZdlPvm@@Base+0x13bc>  // b.any
  419484:	mov	x21, x20
  419488:	ldrb	w10, [x21, #1]!
  41948c:	sub	w8, w8, #0x1
  419490:	cmp	w10, #0x20
  419494:	b.eq	419488 <_ZdlPvm@@Base+0x13a4>  // b.none
  419498:	b	4194a4 <_ZdlPvm@@Base+0x13c0>
  41949c:	sub	w8, w10, #0x1
  4194a0:	mov	x21, x20
  4194a4:	sub	w9, w9, #0x1
  4194a8:	cmp	w9, w8
  4194ac:	b.eq	419500 <_ZdlPvm@@Base+0x141c>  // b.none
  4194b0:	tbnz	w8, #31, 4194e8 <_ZdlPvm@@Base+0x1404>
  4194b4:	ldrsw	x0, [x19, #12]
  4194b8:	add	w23, w8, #0x1
  4194bc:	str	w23, [x19, #8]
  4194c0:	bl	401890 <_Znam@plt>
  4194c4:	sxtw	x2, w23
  4194c8:	mov	x1, x21
  4194cc:	mov	x22, x0
  4194d0:	bl	4018b0 <memcpy@plt>
  4194d4:	cbz	x20, 4194e0 <_ZdlPvm@@Base+0x13fc>
  4194d8:	mov	x0, x20
  4194dc:	bl	401b60 <_ZdaPv@plt>
  4194e0:	str	x22, [x19]
  4194e4:	b	419500 <_ZdlPvm@@Base+0x141c>
  4194e8:	str	wzr, [x19, #8]
  4194ec:	cbz	x20, 419500 <_ZdlPvm@@Base+0x141c>
  4194f0:	mov	x0, x20
  4194f4:	bl	401b60 <_ZdaPv@plt>
  4194f8:	str	xzr, [x19]
  4194fc:	str	wzr, [x19, #12]
  419500:	ldp	x20, x19, [sp, #48]
  419504:	ldp	x22, x21, [sp, #32]
  419508:	ldr	x23, [sp, #16]
  41950c:	ldp	x29, x30, [sp], #64
  419510:	ret
  419514:	stp	x29, x30, [sp, #-48]!
  419518:	stp	x20, x19, [sp, #32]
  41951c:	ldr	w20, [x0, #8]
  419520:	str	x21, [sp, #16]
  419524:	mov	x29, sp
  419528:	cmp	w20, #0x1
  41952c:	b.lt	41954c <_ZdlPvm@@Base+0x1468>  // b.tstop
  419530:	ldr	x21, [x0]
  419534:	mov	x19, x1
  419538:	ldrb	w0, [x21], #1
  41953c:	mov	x1, x19
  419540:	bl	401930 <putc@plt>
  419544:	subs	x20, x20, #0x1
  419548:	b.ne	419538 <_ZdlPvm@@Base+0x1454>  // b.any
  41954c:	ldp	x20, x19, [sp, #32]
  419550:	ldr	x21, [sp, #16]
  419554:	ldp	x29, x30, [sp], #48
  419558:	ret
  41955c:	stp	x29, x30, [sp, #-32]!
  419560:	stp	x20, x19, [sp, #16]
  419564:	mov	x29, sp
  419568:	adrp	x20, 438000 <stderr@@GLIBC_2.17+0x3178>
  41956c:	add	x20, x20, #0xf98
  419570:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x3f1c>
  419574:	mov	w2, w0
  419578:	add	x1, x1, #0x741
  41957c:	mov	x0, x20
  419580:	mov	x19, x8
  419584:	bl	401a10 <sprintf@plt>
  419588:	mov	x0, x19
  41958c:	mov	x1, x20
  419590:	ldp	x20, x19, [sp, #16]
  419594:	ldp	x29, x30, [sp], #32
  419598:	b	418b70 <_ZdlPvm@@Base+0xa8c>
  41959c:	cbz	x0, 4195cc <_ZdlPvm@@Base+0x14e8>
  4195a0:	stp	x29, x30, [sp, #-32]!
  4195a4:	str	x19, [sp, #16]
  4195a8:	mov	x29, sp
  4195ac:	mov	x19, x0
  4195b0:	bl	4018f0 <strlen@plt>
  4195b4:	add	x0, x0, #0x1
  4195b8:	bl	401bc0 <malloc@plt>
  4195bc:	mov	x1, x19
  4195c0:	bl	4019f0 <strcpy@plt>
  4195c4:	ldr	x19, [sp, #16]
  4195c8:	ldp	x29, x30, [sp], #32
  4195cc:	ret
  4195d0:	sub	sp, sp, #0x80
  4195d4:	stp	x29, x30, [sp, #32]
  4195d8:	stp	x28, x27, [sp, #48]
  4195dc:	stp	x26, x25, [sp, #64]
  4195e0:	stp	x24, x23, [sp, #80]
  4195e4:	stp	x22, x21, [sp, #96]
  4195e8:	stp	x20, x19, [sp, #112]
  4195ec:	add	x29, sp, #0x20
  4195f0:	mov	x19, x0
  4195f4:	cbz	x1, 4196c8 <_ZdlPvm@@Base+0x15e4>
  4195f8:	ldrb	w27, [x1]
  4195fc:	mov	x20, x1
  419600:	cbz	w27, 4196d0 <_ZdlPvm@@Base+0x15ec>
  419604:	adrp	x25, 438000 <stderr@@GLIBC_2.17+0x3178>
  419608:	ldr	x8, [x25, #4008]
  41960c:	mov	w28, w2
  419610:	adrp	x21, 438000 <stderr@@GLIBC_2.17+0x3178>
  419614:	cbnz	x8, 419658 <_ZdlPvm@@Base+0x1574>
  419618:	mov	w8, #0x65                  	// #101
  41961c:	mov	w0, #0x328                 	// #808
  419620:	str	w8, [x21, #4020]
  419624:	bl	401890 <_Znam@plt>
  419628:	mov	w8, #0x8                   	// #8
  41962c:	str	x0, [x25, #4008]
  419630:	str	xzr, [x0]
  419634:	ldr	x9, [x25, #4008]
  419638:	str	xzr, [x9, x8]
  41963c:	add	x8, x8, #0x8
  419640:	cmp	x8, #0x328
  419644:	b.ne	419634 <_ZdlPvm@@Base+0x1550>  // b.any
  419648:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  41964c:	str	wzr, [x8, #4016]
  419650:	ldrb	w27, [x20]
  419654:	cbz	w27, 419680 <_ZdlPvm@@Base+0x159c>
  419658:	ldrb	w9, [x20, #1]
  41965c:	cbz	w9, 419680 <_ZdlPvm@@Base+0x159c>
  419660:	ldrb	w8, [x20, #2]
  419664:	add	w27, w9, w27, lsl #7
  419668:	cbz	w8, 419680 <_ZdlPvm@@Base+0x159c>
  41966c:	add	x9, x20, #0x3
  419670:	lsl	w10, w27, #4
  419674:	add	w27, w10, w8, uxtb
  419678:	ldrb	w8, [x9], #1
  41967c:	cbnz	w8, 419670 <_ZdlPvm@@Base+0x158c>
  419680:	ldrsw	x26, [x21, #4020]
  419684:	ldr	x22, [x25, #4008]
  419688:	udiv	w8, w27, w26
  41968c:	msub	w8, w8, w26, w27
  419690:	add	x24, x22, w8, uxtw #3
  419694:	ldr	x23, [x24]
  419698:	cbz	x23, 4196c0 <_ZdlPvm@@Base+0x15dc>
  41969c:	add	x21, x22, x26, lsl #3
  4196a0:	mov	x0, x20
  4196a4:	mov	x1, x23
  4196a8:	bl	401ba0 <strcmp@plt>
  4196ac:	cbz	w0, 419730 <_ZdlPvm@@Base+0x164c>
  4196b0:	cmp	x24, x22
  4196b4:	csel	x24, x21, x24, eq  // eq = none
  4196b8:	ldr	x23, [x24, #-8]!
  4196bc:	cbnz	x23, 4196a0 <_ZdlPvm@@Base+0x15bc>
  4196c0:	cmp	w28, #0x2
  4196c4:	b.ne	4196e0 <_ZdlPvm@@Base+0x15fc>  // b.any
  4196c8:	str	xzr, [x19]
  4196cc:	b	4198d4 <_ZdlPvm@@Base+0x17f0>
  4196d0:	adrp	x8, 41a000 <_ZdlPvm@@Base+0x1f1c>
  4196d4:	add	x8, x8, #0xa1e
  4196d8:	str	x8, [x19]
  4196dc:	b	4198d4 <_ZdlPvm@@Base+0x17f0>
  4196e0:	adrp	x23, 438000 <stderr@@GLIBC_2.17+0x3178>
  4196e4:	ldr	w8, [x23, #4016]
  4196e8:	sub	w9, w26, #0x1
  4196ec:	stur	w28, [x29, #-12]
  4196f0:	and	x28, x26, #0xffffffff
  4196f4:	cmp	w8, w9
  4196f8:	b.ge	419718 <_ZdlPvm@@Base+0x1634>  // b.tcont
  4196fc:	adrp	x9, 41d000 <_ZdlPvm@@Base+0x4f1c>
  419700:	ldr	d0, [x9, #3056]
  419704:	scvtf	d2, w28
  419708:	scvtf	d1, w8
  41970c:	fmul	d0, d2, d0
  419710:	fcmp	d0, d1
  419714:	b.hi	419840 <_ZdlPvm@@Base+0x175c>  // b.pmore
  419718:	cmp	w26, #0x1f7
  41971c:	str	x19, [sp, #8]
  419720:	b.cs	419738 <_ZdlPvm@@Base+0x1654>  // b.hs, b.nlast
  419724:	mov	w26, #0x1f7                 	// #503
  419728:	adrp	x21, 438000 <stderr@@GLIBC_2.17+0x3178>
  41972c:	b	41978c <_ZdlPvm@@Base+0x16a8>
  419730:	str	x23, [x19]
  419734:	b	4198d4 <_ZdlPvm@@Base+0x17f0>
  419738:	adrp	x23, 41d000 <_ZdlPvm@@Base+0x4f1c>
  41973c:	adrp	x24, 437000 <stderr@@GLIBC_2.17+0x2178>
  419740:	adrp	x19, 41d000 <_ZdlPvm@@Base+0x4f1c>
  419744:	mov	x21, xzr
  419748:	add	x23, x23, #0xbf8
  41974c:	add	x24, x24, #0xa80
  419750:	add	x19, x19, #0xc14
  419754:	cmp	x21, #0xf
  419758:	b.ne	419770 <_ZdlPvm@@Base+0x168c>  // b.any
  41975c:	mov	x0, x23
  419760:	mov	x1, x24
  419764:	mov	x2, x24
  419768:	mov	x3, x24
  41976c:	bl	412fb8 <printf@plt+0x112d8>
  419770:	add	x8, x19, x21, lsl #2
  419774:	ldr	w26, [x8, #8]
  419778:	add	x21, x21, #0x1
  41977c:	cmp	w26, w28
  419780:	b.ls	419754 <_ZdlPvm@@Base+0x1670>  // b.plast
  419784:	adrp	x21, 438000 <stderr@@GLIBC_2.17+0x3178>
  419788:	adrp	x23, 438000 <stderr@@GLIBC_2.17+0x3178>
  41978c:	sxtw	x8, w26
  419790:	sbfiz	x9, x26, #3, #32
  419794:	cmp	xzr, x8, lsr #61
  419798:	csinv	x0, x9, xzr, eq  // eq = none
  41979c:	str	w26, [x21, #4020]
  4197a0:	str	wzr, [x23, #4016]
  4197a4:	bl	401890 <_Znam@plt>
  4197a8:	cmp	w26, #0x1
  4197ac:	str	x0, [x25, #4008]
  4197b0:	b.lt	4197dc <_ZdlPvm@@Base+0x16f8>  // b.tstop
  4197b4:	cmp	w26, #0x1
  4197b8:	str	xzr, [x0]
  4197bc:	b.eq	4197dc <_ZdlPvm@@Base+0x16f8>  // b.none
  4197c0:	mov	w8, w26
  4197c4:	mov	w9, #0x1                   	// #1
  4197c8:	ldr	x10, [x25, #4008]
  4197cc:	str	xzr, [x10, x9, lsl #3]
  4197d0:	add	x9, x9, #0x1
  4197d4:	cmp	x8, x9
  4197d8:	b.ne	4197c8 <_ZdlPvm@@Base+0x16e4>  // b.any
  4197dc:	add	x8, x22, x28, lsl #3
  4197e0:	sub	x19, x8, #0x8
  4197e4:	cmp	x19, x22
  4197e8:	b.cc	419800 <_ZdlPvm@@Base+0x171c>  // b.lo, b.ul, b.last
  4197ec:	ldr	x1, [x19], #-8
  4197f0:	sub	x0, x29, #0x8
  4197f4:	mov	w2, #0x1                   	// #1
  4197f8:	bl	4195d0 <_ZdlPvm@@Base+0x14ec>
  4197fc:	b	4197e4 <_ZdlPvm@@Base+0x1700>
  419800:	cbz	x22, 41980c <_ZdlPvm@@Base+0x1728>
  419804:	mov	x0, x22
  419808:	bl	401b60 <_ZdaPv@plt>
  41980c:	ldrsw	x9, [x21, #4020]
  419810:	ldr	x8, [x25, #4008]
  419814:	ldr	x19, [sp, #8]
  419818:	udiv	w10, w27, w9
  41981c:	msub	w10, w10, w9, w27
  419820:	add	x24, x8, w10, uxtw #3
  419824:	ldr	x10, [x24]
  419828:	cbz	x10, 419840 <_ZdlPvm@@Base+0x175c>
  41982c:	add	x9, x8, x9, lsl #3
  419830:	cmp	x24, x8
  419834:	csel	x24, x9, x24, eq  // eq = none
  419838:	ldr	x10, [x24, #-8]!
  41983c:	cbnz	x10, 419830 <_ZdlPvm@@Base+0x174c>
  419840:	ldr	w8, [x23, #4016]
  419844:	ldur	w9, [x29, #-12]
  419848:	add	w8, w8, #0x1
  41984c:	cmp	w9, #0x1
  419850:	str	w8, [x23, #4016]
  419854:	b.ne	419864 <_ZdlPvm@@Base+0x1780>  // b.any
  419858:	str	x20, [x24]
  41985c:	str	x20, [x19]
  419860:	b	4198d4 <_ZdlPvm@@Base+0x17f0>
  419864:	mov	x0, x20
  419868:	bl	4018f0 <strlen@plt>
  41986c:	adrp	x21, 438000 <stderr@@GLIBC_2.17+0x3178>
  419870:	mov	x8, x0
  419874:	ldr	x0, [x21, #4024]
  419878:	add	w23, w8, #0x1
  41987c:	adrp	x22, 438000 <stderr@@GLIBC_2.17+0x3178>
  419880:	cbz	x0, 419890 <_ZdlPvm@@Base+0x17ac>
  419884:	ldr	w8, [x22, #4032]
  419888:	cmp	w8, w23
  41988c:	b.ge	4198a8 <_ZdlPvm@@Base+0x17c4>  // b.tcont
  419890:	cmp	w23, #0x400
  419894:	mov	w8, #0x400                 	// #1024
  419898:	csel	w0, w23, w8, gt
  41989c:	str	w0, [x22, #4032]
  4198a0:	bl	401890 <_Znam@plt>
  4198a4:	str	x0, [x21, #4024]
  4198a8:	mov	x1, x20
  4198ac:	bl	4019f0 <strcpy@plt>
  4198b0:	ldr	x8, [x21, #4024]
  4198b4:	str	x8, [x24]
  4198b8:	str	x8, [x19]
  4198bc:	ldr	x8, [x21, #4024]
  4198c0:	ldr	w9, [x22, #4032]
  4198c4:	add	x8, x8, w23, sxtw
  4198c8:	sub	w9, w9, w23
  4198cc:	str	x8, [x21, #4024]
  4198d0:	str	w9, [x22, #4032]
  4198d4:	ldp	x20, x19, [sp, #112]
  4198d8:	ldp	x22, x21, [sp, #96]
  4198dc:	ldp	x24, x23, [sp, #80]
  4198e0:	ldp	x26, x25, [sp, #64]
  4198e4:	ldp	x28, x27, [sp, #48]
  4198e8:	ldp	x29, x30, [sp, #32]
  4198ec:	add	sp, sp, #0x80
  4198f0:	ret
  4198f4:	stp	x29, x30, [sp, #-48]!
  4198f8:	str	x21, [sp, #16]
  4198fc:	stp	x20, x19, [sp, #32]
  419900:	mov	x29, sp
  419904:	mov	x19, x1
  419908:	mov	x20, x0
  41990c:	bl	4018f0 <strlen@plt>
  419910:	mov	x21, x0
  419914:	mov	x0, x19
  419918:	bl	4018f0 <strlen@plt>
  41991c:	add	x8, x21, x0
  419920:	add	x0, x8, #0x1
  419924:	bl	401890 <_Znam@plt>
  419928:	mov	x1, x20
  41992c:	mov	x21, x0
  419930:	bl	4019f0 <strcpy@plt>
  419934:	mov	x1, x19
  419938:	bl	401cc0 <strcat@plt>
  41993c:	add	x0, x29, #0x18
  419940:	mov	x1, x21
  419944:	mov	w2, wzr
  419948:	bl	4195d0 <_ZdlPvm@@Base+0x14ec>
  41994c:	mov	x0, x21
  419950:	bl	401b60 <_ZdaPv@plt>
  419954:	ldr	x0, [x29, #24]
  419958:	ldp	x20, x19, [sp, #32]
  41995c:	ldr	x21, [sp, #16]
  419960:	ldp	x29, x30, [sp], #48
  419964:	ret
  419968:	stp	x29, x30, [sp, #-48]!
  41996c:	stp	x22, x21, [sp, #16]
  419970:	stp	x20, x19, [sp, #32]
  419974:	mov	x29, sp
  419978:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4f1c>
  41997c:	add	x0, x0, #0xc58
  419980:	bl	401c00 <getenv@plt>
  419984:	mov	x20, x0
  419988:	cbnz	x0, 4199a8 <_ZdlPvm@@Base+0x18c4>
  41998c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4f1c>
  419990:	add	x0, x0, #0xc5e
  419994:	bl	401c00 <getenv@plt>
  419998:	adrp	x8, 41d000 <_ZdlPvm@@Base+0x4f1c>
  41999c:	add	x8, x8, #0xc65
  4199a0:	cmp	x0, #0x0
  4199a4:	csel	x20, x8, x0, eq  // eq = none
  4199a8:	mov	x0, x20
  4199ac:	bl	4018f0 <strlen@plt>
  4199b0:	add	x8, x20, x0
  4199b4:	ldurb	w8, [x8, #-1]
  4199b8:	mov	w9, #0x1                   	// #1
  4199bc:	mov	x10, #0x1                   	// #1
  4199c0:	movk	x10, #0x8000, lsl #32
  4199c4:	cmp	x8, #0x3f
  4199c8:	lsl	x8, x9, x8
  4199cc:	cset	w9, hi  // hi = pmore
  4199d0:	tst	x8, x10
  4199d4:	cset	w8, eq  // eq = none
  4199d8:	orr	w22, w9, w8
  4199dc:	add	x21, x0, x22
  4199e0:	add	x0, x21, #0x1
  4199e4:	bl	401890 <_Znam@plt>
  4199e8:	mov	x1, x20
  4199ec:	mov	x19, x0
  4199f0:	bl	4019f0 <strcpy@plt>
  4199f4:	cmp	w22, #0x1
  4199f8:	b.ne	419a0c <_ZdlPvm@@Base+0x1928>  // b.any
  4199fc:	mov	x0, x19
  419a00:	bl	4018f0 <strlen@plt>
  419a04:	mov	w8, #0x2f                  	// #47
  419a08:	strh	w8, [x19, x0]
  419a0c:	mov	x0, x19
  419a10:	bl	419df0 <_ZdlPvm@@Base+0x1d0c>
  419a14:	cmp	x0, #0xe
  419a18:	b.hi	419a34 <_ZdlPvm@@Base+0x1950>  // b.pmore
  419a1c:	adrp	x20, 41a000 <_ZdlPvm@@Base+0x1f1c>
  419a20:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  419a24:	mov	w9, #0x1                   	// #1
  419a28:	add	x20, x20, #0xa1e
  419a2c:	str	w9, [x8, #4080]
  419a30:	b	419a3c <_ZdlPvm@@Base+0x1958>
  419a34:	adrp	x20, 41d000 <_ZdlPvm@@Base+0x4f1c>
  419a38:	add	x20, x20, #0xc6a
  419a3c:	mov	x0, x20
  419a40:	bl	4018f0 <strlen@plt>
  419a44:	add	x8, x0, x21
  419a48:	adrp	x9, 438000 <stderr@@GLIBC_2.17+0x3178>
  419a4c:	add	x0, x8, #0x1
  419a50:	str	x8, [x9, #4072]
  419a54:	bl	401890 <_Znam@plt>
  419a58:	adrp	x21, 438000 <stderr@@GLIBC_2.17+0x3178>
  419a5c:	mov	x1, x19
  419a60:	str	x0, [x21, #4064]
  419a64:	bl	4019f0 <strcpy@plt>
  419a68:	ldr	x0, [x21, #4064]
  419a6c:	mov	x1, x20
  419a70:	bl	401cc0 <strcat@plt>
  419a74:	mov	x0, x19
  419a78:	ldp	x20, x19, [sp, #32]
  419a7c:	ldp	x22, x21, [sp, #16]
  419a80:	ldp	x29, x30, [sp], #48
  419a84:	b	401b60 <_ZdaPv@plt>
  419a88:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  419a8c:	ldr	x0, [x8, #4064]
  419a90:	cbz	x0, 419a98 <_ZdlPvm@@Base+0x19b4>
  419a94:	b	401b60 <_ZdaPv@plt>
  419a98:	ret
  419a9c:	stp	x29, x30, [sp, #-48]!
  419aa0:	str	x21, [sp, #16]
  419aa4:	stp	x20, x19, [sp, #32]
  419aa8:	mov	x29, sp
  419aac:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  419ab0:	ldr	w8, [x8, #4080]
  419ab4:	cmp	w8, #0x0
  419ab8:	csel	x19, x0, x1, eq  // eq = none
  419abc:	cbz	x19, 419ad0 <_ZdlPvm@@Base+0x19ec>
  419ac0:	mov	x0, x19
  419ac4:	bl	4018f0 <strlen@plt>
  419ac8:	mov	x21, x0
  419acc:	b	419ad4 <_ZdlPvm@@Base+0x19f0>
  419ad0:	mov	w21, wzr
  419ad4:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  419ad8:	ldr	x8, [x8, #4072]
  419adc:	add	x8, x8, w21, sxtw
  419ae0:	add	x0, x8, #0x7
  419ae4:	bl	401890 <_Znam@plt>
  419ae8:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  419aec:	ldr	x1, [x8, #4064]
  419af0:	mov	x20, x0
  419af4:	bl	4019f0 <strcpy@plt>
  419af8:	cmp	w21, #0x1
  419afc:	b.lt	419b0c <_ZdlPvm@@Base+0x1a28>  // b.tstop
  419b00:	mov	x0, x20
  419b04:	mov	x1, x19
  419b08:	bl	401cc0 <strcat@plt>
  419b0c:	mov	x0, x20
  419b10:	bl	4018f0 <strlen@plt>
  419b14:	add	x8, x20, x0
  419b18:	mov	x0, x20
  419b1c:	ldp	x20, x19, [sp, #32]
  419b20:	ldr	x21, [sp, #16]
  419b24:	mov	w9, #0x5858                	// #22616
  419b28:	mov	w10, #0x5858                	// #22616
  419b2c:	movk	w9, #0x5858, lsl #16
  419b30:	movk	w10, #0x58, lsl #16
  419b34:	str	w9, [x8]
  419b38:	stur	w10, [x8, #3]
  419b3c:	ldp	x29, x30, [sp], #48
  419b40:	ret
  419b44:	sub	sp, sp, #0x50
  419b48:	stp	x29, x30, [sp, #32]
  419b4c:	stp	x22, x21, [sp, #48]
  419b50:	stp	x20, x19, [sp, #64]
  419b54:	add	x29, sp, #0x20
  419b58:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  419b5c:	ldr	x19, [x8, #4088]
  419b60:	cbz	x19, 419bd4 <_ZdlPvm@@Base+0x1af0>
  419b64:	adrp	x20, 41d000 <_ZdlPvm@@Base+0x4f1c>
  419b68:	adrp	x21, 437000 <stderr@@GLIBC_2.17+0x2178>
  419b6c:	add	x20, x20, #0xc77
  419b70:	add	x21, x21, #0xa80
  419b74:	ldr	x0, [x19]
  419b78:	bl	401a30 <unlink@plt>
  419b7c:	tbz	w0, #31, 419bb8 <_ZdlPvm@@Base+0x1ad4>
  419b80:	ldr	x1, [x19]
  419b84:	add	x0, sp, #0x10
  419b88:	bl	412d00 <printf@plt+0x11020>
  419b8c:	bl	401b70 <__errno_location@plt>
  419b90:	ldr	w0, [x0]
  419b94:	bl	4019e0 <strerror@plt>
  419b98:	mov	x1, x0
  419b9c:	mov	x0, sp
  419ba0:	bl	412d00 <printf@plt+0x11020>
  419ba4:	add	x1, sp, #0x10
  419ba8:	mov	x2, sp
  419bac:	mov	x0, x20
  419bb0:	mov	x3, x21
  419bb4:	bl	412f50 <printf@plt+0x11270>
  419bb8:	ldp	x0, x22, [x19]
  419bbc:	cbz	x0, 419bc4 <_ZdlPvm@@Base+0x1ae0>
  419bc0:	bl	401b60 <_ZdaPv@plt>
  419bc4:	mov	x0, x19
  419bc8:	bl	4180d8 <_ZdlPv@@Base>
  419bcc:	mov	x19, x22
  419bd0:	cbnz	x22, 419b74 <_ZdlPvm@@Base+0x1a90>
  419bd4:	ldp	x20, x19, [sp, #64]
  419bd8:	ldp	x22, x21, [sp, #48]
  419bdc:	ldp	x29, x30, [sp, #32]
  419be0:	add	sp, sp, #0x50
  419be4:	ret
  419be8:	bl	40c684 <printf@plt+0xa9a4>
  419bec:	bl	40c684 <printf@plt+0xa9a4>
  419bf0:	sub	sp, sp, #0x50
  419bf4:	stp	x29, x30, [sp, #16]
  419bf8:	str	x23, [sp, #32]
  419bfc:	stp	x22, x21, [sp, #48]
  419c00:	stp	x20, x19, [sp, #64]
  419c04:	add	x29, sp, #0x10
  419c08:	mov	x19, x0
  419c0c:	mov	x0, x1
  419c10:	mov	x1, x2
  419c14:	mov	w21, w3
  419c18:	bl	419a9c <_ZdlPvm@@Base+0x19b8>
  419c1c:	mov	x20, x0
  419c20:	bl	401b70 <__errno_location@plt>
  419c24:	mov	x23, x0
  419c28:	str	wzr, [x0]
  419c2c:	mov	x0, x20
  419c30:	bl	401a70 <mkstemp@plt>
  419c34:	mov	w22, w0
  419c38:	tbz	w0, #31, 419c6c <_ZdlPvm@@Base+0x1b88>
  419c3c:	ldr	w0, [x23]
  419c40:	bl	4019e0 <strerror@plt>
  419c44:	mov	x1, x0
  419c48:	mov	x0, sp
  419c4c:	bl	412d00 <printf@plt+0x11020>
  419c50:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x2178>
  419c54:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4f1c>
  419c58:	add	x2, x2, #0xa80
  419c5c:	add	x0, x0, #0xc8e
  419c60:	mov	x1, sp
  419c64:	mov	x3, x2
  419c68:	bl	412fb8 <printf@plt+0x112d8>
  419c6c:	adrp	x1, 41d000 <_ZdlPvm@@Base+0x4f1c>
  419c70:	add	x1, x1, #0xcaf
  419c74:	mov	w0, w22
  419c78:	str	wzr, [x23]
  419c7c:	bl	401c70 <fdopen@plt>
  419c80:	mov	x22, x0
  419c84:	cbz	x0, 419ccc <_ZdlPvm@@Base+0x1be8>
  419c88:	cbz	w21, 419cc0 <_ZdlPvm@@Base+0x1bdc>
  419c8c:	mov	x0, x20
  419c90:	bl	4018f0 <strlen@plt>
  419c94:	add	x0, x0, #0x1
  419c98:	bl	401890 <_Znam@plt>
  419c9c:	mov	x1, x20
  419ca0:	mov	x21, x0
  419ca4:	bl	4019f0 <strcpy@plt>
  419ca8:	mov	w0, #0x10                  	// #16
  419cac:	bl	418034 <_Znwm@@Base>
  419cb0:	adrp	x8, 438000 <stderr@@GLIBC_2.17+0x3178>
  419cb4:	ldr	x9, [x8, #4088]
  419cb8:	str	x0, [x8, #4088]
  419cbc:	stp	x21, x9, [x0]
  419cc0:	cbz	x19, 419d04 <_ZdlPvm@@Base+0x1c20>
  419cc4:	str	x20, [x19]
  419cc8:	b	419d0c <_ZdlPvm@@Base+0x1c28>
  419ccc:	ldr	w0, [x23]
  419cd0:	bl	4019e0 <strerror@plt>
  419cd4:	mov	x1, x0
  419cd8:	mov	x0, sp
  419cdc:	bl	412d00 <printf@plt+0x11020>
  419ce0:	adrp	x2, 437000 <stderr@@GLIBC_2.17+0x2178>
  419ce4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x4f1c>
  419ce8:	add	x2, x2, #0xa80
  419cec:	add	x0, x0, #0xcb2
  419cf0:	mov	x1, sp
  419cf4:	mov	x3, x2
  419cf8:	bl	412fb8 <printf@plt+0x112d8>
  419cfc:	cbnz	w21, 419c8c <_ZdlPvm@@Base+0x1ba8>
  419d00:	b	419cc0 <_ZdlPvm@@Base+0x1bdc>
  419d04:	mov	x0, x20
  419d08:	bl	401b60 <_ZdaPv@plt>
  419d0c:	mov	x0, x22
  419d10:	ldp	x20, x19, [sp, #64]
  419d14:	ldp	x22, x21, [sp, #48]
  419d18:	ldr	x23, [sp, #32]
  419d1c:	ldp	x29, x30, [sp, #16]
  419d20:	add	sp, sp, #0x50
  419d24:	ret
  419d28:	ldrb	w8, [x0]
  419d2c:	cmp	w8, #0x75
  419d30:	b.ne	419de8 <_ZdlPvm@@Base+0x1d04>  // b.any
  419d34:	add	x0, x0, #0x1
  419d38:	adrp	x8, 437000 <stderr@@GLIBC_2.17+0x2178>
  419d3c:	adrp	x9, 437000 <stderr@@GLIBC_2.17+0x2178>
  419d40:	adrp	x10, 437000 <stderr@@GLIBC_2.17+0x2178>
  419d44:	add	x8, x8, #0x378
  419d48:	add	x9, x9, #0x278
  419d4c:	add	x10, x10, #0x78
  419d50:	mov	x11, x0
  419d54:	mov	x12, x11
  419d58:	ldrb	w13, [x11], #1
  419d5c:	mov	w14, wzr
  419d60:	mov	w15, w13
  419d64:	and	x15, x15, #0xff
  419d68:	ldrb	w16, [x8, x15]
  419d6c:	cbz	w16, 419de8 <_ZdlPvm@@Base+0x1d04>
  419d70:	ldrb	w16, [x9, x15]
  419d74:	cbz	w16, 419d80 <_ZdlPvm@@Base+0x1c9c>
  419d78:	mov	w16, #0xffffffd0            	// #-48
  419d7c:	b	419d8c <_ZdlPvm@@Base+0x1ca8>
  419d80:	ldrb	w16, [x10, x15]
  419d84:	cbz	w16, 419de8 <_ZdlPvm@@Base+0x1d04>
  419d88:	mov	w16, #0xffffffc9            	// #-55
  419d8c:	add	w14, w16, w14, lsl #4
  419d90:	add	w14, w14, w15
  419d94:	cmp	w14, #0x110, lsl #12
  419d98:	b.ge	419de8 <_ZdlPvm@@Base+0x1d04>  // b.tcont
  419d9c:	ldrb	w15, [x11], #1
  419da0:	cmp	w15, #0x5f
  419da4:	b.eq	419dac <_ZdlPvm@@Base+0x1cc8>  // b.none
  419da8:	cbnz	w15, 419d64 <_ZdlPvm@@Base+0x1c80>
  419dac:	orr	w16, w14, #0x400
  419db0:	lsr	w16, w16, #10
  419db4:	cmp	w16, #0x37
  419db8:	b.eq	419de8 <_ZdlPvm@@Base+0x1d04>  // b.none
  419dbc:	cmp	w14, #0x10, lsl #12
  419dc0:	b.lt	419dd0 <_ZdlPvm@@Base+0x1cec>  // b.tstop
  419dc4:	cmp	w13, #0x30
  419dc8:	b.ne	419de0 <_ZdlPvm@@Base+0x1cfc>  // b.any
  419dcc:	b	419de8 <_ZdlPvm@@Base+0x1d04>
  419dd0:	sub	x13, x11, #0x1
  419dd4:	sub	x12, x13, x12
  419dd8:	cmp	x12, #0x4
  419ddc:	b.ne	419de8 <_ZdlPvm@@Base+0x1d04>  // b.any
  419de0:	cbnz	w15, 419d54 <_ZdlPvm@@Base+0x1c70>
  419de4:	ret
  419de8:	mov	x0, xzr
  419dec:	ret
  419df0:	mov	w1, #0x3                   	// #3
  419df4:	b	401b30 <pathconf@plt>
  419df8:	stp	x29, x30, [sp, #-64]!
  419dfc:	mov	x29, sp
  419e00:	stp	x19, x20, [sp, #16]
  419e04:	adrp	x20, 432000 <_ZdlPvm@@Base+0x19f1c>
  419e08:	add	x20, x20, #0xd10
  419e0c:	stp	x21, x22, [sp, #32]
  419e10:	adrp	x21, 432000 <_ZdlPvm@@Base+0x19f1c>
  419e14:	add	x21, x21, #0xc98
  419e18:	sub	x20, x20, x21
  419e1c:	mov	w22, w0
  419e20:	stp	x23, x24, [sp, #48]
  419e24:	mov	x23, x1
  419e28:	mov	x24, x2
  419e2c:	bl	401850 <_Znam@plt-0x40>
  419e30:	cmp	xzr, x20, asr #3
  419e34:	b.eq	419e60 <_ZdlPvm@@Base+0x1d7c>  // b.none
  419e38:	asr	x20, x20, #3
  419e3c:	mov	x19, #0x0                   	// #0
  419e40:	ldr	x3, [x21, x19, lsl #3]
  419e44:	mov	x2, x24
  419e48:	add	x19, x19, #0x1
  419e4c:	mov	x1, x23
  419e50:	mov	w0, w22
  419e54:	blr	x3
  419e58:	cmp	x20, x19
  419e5c:	b.ne	419e40 <_ZdlPvm@@Base+0x1d5c>  // b.any
  419e60:	ldp	x19, x20, [sp, #16]
  419e64:	ldp	x21, x22, [sp, #32]
  419e68:	ldp	x23, x24, [sp, #48]
  419e6c:	ldp	x29, x30, [sp], #64
  419e70:	ret
  419e74:	nop
  419e78:	ret

Disassembly of section .fini:

0000000000419e7c <.fini>:
  419e7c:	stp	x29, x30, [sp, #-16]!
  419e80:	mov	x29, sp
  419e84:	ldp	x29, x30, [sp], #16
  419e88:	ret
