EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# power_+3.3V
#
DEF power_+3.3V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_+3.3V" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# tinyFPGA_tinyFPGA_AX2
#
DEF tinyFPGA_tinyFPGA_AX2 U 0 40 Y Y 1 F N
F0 "U" 0 100 50 H V C CNN
F1 "tinyFPGA_tinyFPGA_AX2" 0 0 50 H V C CNN
F2 "" 0 100 50 H I C CNN
F3 "" 0 100 50 H I C CNN
DRAW
S -800 600 800 -800 0 1 0 f
X PCLKT2_1 1 -900 450 100 R 50 50 1 1 P
X SDA/PCLKC0_0 10 -900 -450 100 R 50 50 1 1 P
X SCL/PCLKT0_0 11 -900 -550 100 R 50 50 1 1 P
X TDO 12 900 -550 100 L 50 50 1 1 P
X TDI 13 900 -450 100 L 50 50 1 1 P
X TCK 14 900 -350 100 L 50 50 1 1 P
X TMS 15 900 -250 100 L 50 50 1 1 P
X PCLKT3_0 16 900 -150 100 L 50 50 1 1 P
X PCLKC3_0 17 900 -50 100 L 50 50 1 1 P
X MASTER_CS 18 900 50 100 L 50 50 1 1 P
X CLK 19 900 150 100 L 50 50 1 1 P
X PCLKC2_1 2 -900 350 100 R 50 50 1 1 P
X MISO 20 900 250 100 L 50 50 1 1 P
X PCLKT2_0 21 900 350 100 L 50 50 1 1 P
X PCLKC2_0 22 900 450 100 L 50 50 1 1 P
X SLAVE_CS 3 -900 250 100 R 50 50 1 1 P
X MOSI 4 -900 150 100 R 50 50 1 1 P
X PCLKC1_0 5 -900 50 100 R 50 50 1 1 P
X PCLKT1_0 6 -900 -50 100 R 50 50 1 1 P
X DONE 7 -900 -150 100 R 50 50 1 1 P
X PROGRAMN 8 -900 -250 100 R 50 50 1 1 P
X JTAGENB 9 -900 -350 100 R 50 50 1 1 P
X 3.3v ~ 900 550 100 L 50 50 1 1 P
X GND ~ -900 550 100 R 50 50 1 1 P
X GND ~ 100 -900 100 U 50 50 1 1 P
X TCK ~ -100 -900 100 U 50 50 1 1 P
X TDI ~ 0 -900 100 U 50 50 1 1 P
X TDO ~ 200 -900 100 U 50 50 1 1 P
X TMS ~ -200 -900 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
#End Library
