#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Nov 28 16:23:30 2022
# Process ID: 6552
# Current directory: C:/Users/admin/Desktop/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/admin/Desktop/project_1/project_1.runs/synth_1/top.vds
# Journal file: C:/Users/admin/Desktop/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1113.055 ; gain = 0.000
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 848
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.055 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/admin/Desktop/project_1/project_1.srcs/sources_1/imports/PONG-master/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/admin/Desktop/project_1/project_1.srcs/sources_1/imports/PONG-master/vga_sync.v:1]
	Parameter H_PW bound to: 10'b0001100000 
	Parameter H_BP bound to: 10'b0000110000 
	Parameter H_DISP bound to: 10'b1010000000 
	Parameter H_FP bound to: 10'b0000010000 
	Parameter H_S bound to: 10'b1100100000 
	Parameter V_PW bound to: 10'b0000000010 
	Parameter V_BP bound to: 10'b0000100001 
	Parameter V_DISP bound to: 10'b0111100000 
	Parameter V_FP bound to: 10'b0000001010 
	Parameter V_S bound to: 10'b1000001101 
INFO: [Synth 8-6157] synthesizing module 'clk_pixel' [C:/Users/admin/Desktop/project_1/project_1.srcs/sources_1/imports/PONG-master/clk_pixel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clk_pixel' (1#1) [C:/Users/admin/Desktop/project_1/project_1.srcs/sources_1/imports/PONG-master/clk_pixel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (2#1) [C:/Users/admin/Desktop/project_1/project_1.srcs/sources_1/imports/PONG-master/vga_sync.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/admin/Desktop/project_1/project_1.srcs/sources_1/imports/PONG-master/debounce.v:3]
	Parameter threshold bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'timer_1ms' [C:/Users/admin/Desktop/project_1/project_1.srcs/sources_1/imports/PONG-master/timer_1ms.v:4]
INFO: [Synth 8-6155] done synthesizing module 'timer_1ms' (3#1) [C:/Users/admin/Desktop/project_1/project_1.srcs/sources_1/imports/PONG-master/timer_1ms.v:4]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (4#1) [C:/Users/admin/Desktop/project_1/project_1.srcs/sources_1/imports/PONG-master/debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'graphic' [C:/Users/admin/Desktop/project_1/project_1.srcs/sources_1/imports/PONG-master/graphic.v:4]
	Parameter COLOR_BG bound to: 8'b01001000 
	Parameter COLOR_BALL bound to: 8'b11011101 
	Parameter COLOR_LINE bound to: 8'b11100001 
	Parameter COLOR_LBAR bound to: 8'b10010111 
	Parameter COLOR_RBAR bound to: 8'b00101011 
	Parameter COLOR_NULL bound to: 8'b00000000 
	Parameter BALL_R bound to: 11'b00000000101 
	Parameter L_BOUND bound to: 11'b00000111100 
	Parameter R_BOUND bound to: 11'b01001000100 
	Parameter U_BOUND bound to: 11'b00000101000 
	Parameter D_BOUND bound to: 11'b00110111000 
	Parameter BAR_V bound to: 10'b0000000001 
	Parameter BALL_V bound to: 10'b0000000001 
INFO: [Synth 8-6155] done synthesizing module 'graphic' (5#1) [C:/Users/admin/Desktop/project_1/project_1.srcs/sources_1/imports/PONG-master/graphic.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [C:/Users/admin/Desktop/project_1/project_1.srcs/sources_1/imports/PONG-master/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1141.953 ; gain = 28.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1141.953 ; gain = 28.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1141.953 ; gain = 28.898
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1141.953 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/admin/Desktop/project_1/project_1.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [C:/Users/admin/Desktop/project_1/project_1.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/admin/Desktop/project_1/project_1.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1256.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1256.660 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1256.660 ; gain = 143.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1256.660 ; gain = 143.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1256.660 ; gain = 143.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 1256.660 ; gain = 143.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 17    
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 5     
+---Registers : 
	               11 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input   11 Bit        Muxes := 21    
	   2 Input    8 Bit        Muxes := 7     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:07 . Memory (MB): peak = 1256.660 ; gain = 143.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:40 . Memory (MB): peak = 1256.660 ; gain = 143.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:40 . Memory (MB): peak = 1256.660 ; gain = 143.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:41 . Memory (MB): peak = 1285.547 ; gain = 172.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:01:56 . Memory (MB): peak = 1291.305 ; gain = 178.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:01:56 . Memory (MB): peak = 1291.305 ; gain = 178.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:01:56 . Memory (MB): peak = 1291.305 ; gain = 178.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:01:56 . Memory (MB): peak = 1291.305 ; gain = 178.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:01:56 . Memory (MB): peak = 1291.305 ; gain = 178.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:01:56 . Memory (MB): peak = 1291.305 ; gain = 178.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   124|
|3     |LUT1   |    59|
|4     |LUT2   |    79|
|5     |LUT3   |   171|
|6     |LUT4   |   133|
|7     |LUT5   |   110|
|8     |LUT6   |   161|
|9     |FDRE   |   202|
|10    |FDSE   |     4|
|11    |IBUF   |     8|
|12    |OBUF   |    10|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:01:56 . Memory (MB): peak = 1291.305 ; gain = 178.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:22 ; elapsed = 00:01:47 . Memory (MB): peak = 1291.305 ; gain = 63.543
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:01:56 . Memory (MB): peak = 1291.305 ; gain = 178.250
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1303.363 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1303.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:58 ; elapsed = 00:02:44 . Memory (MB): peak = 1303.363 ; gain = 190.309
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Desktop/project_1/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 28 16:26:31 2022...
