{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573759267219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573759267220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 16:21:07 2019 " "Processing started: Thu Nov 14 16:21:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573759267220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759267220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759267221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573759267570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behv " "Found design unit 1: ULA-behv" {  } { { "ULA.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/ULA.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280072 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/ULA.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UC_ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UC_ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC_ULA-bhv " "Found design unit 1: UC_ULA-bhv" {  } { { "UC_ULA.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/UC_ULA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280073 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC_ULA " "Found entity 1: UC_ULA" {  } { { "UC_ULA.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/UC_ULA.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uc-bhv " "Found design unit 1: uc-bhv" {  } { { "uc.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/uc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280074 ""} { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/uc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/somador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280074 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma4-comportamento " "Found design unit 1: soma4-comportamento" {  } { { "soma4.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/soma4.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280075 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma4 " "Found entity 1: soma4" {  } { { "soma4.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/soma4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_port_RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_RAM-rtl " "Found design unit 1: single_port_RAM-rtl" {  } { { "single_port_RAM.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/single_port_RAM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280075 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_RAM " "Found entity 1: single_port_RAM" {  } { { "single_port_RAM.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/single_port_RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2_imediato.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift2_imediato.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift2_imediato-comportamento " "Found design unit 1: shift2_imediato-comportamento" {  } { { "shift2_imediato.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/shift2_imediato.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280076 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift2_imediato " "Found entity 1: shift2_imediato" {  } { { "shift2_imediato.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/shift2_imediato.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift2-comportamento " "Found design unit 1: shift2-comportamento" {  } { { "shift2.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/shift2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280076 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift2 " "Found entity 1: shift2" {  } { { "shift2.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/shift2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-assincrona " "Found design unit 1: ROM-assincrona" {  } { { "ROM.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/ROM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280077 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-rtl " "Found design unit 1: Registrador-rtl" {  } { { "Registrador.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/Registrador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280077 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/Registrador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2-comportamento " "Found design unit 1: muxGenerico2-comportamento" {  } { { "muxGenerico2.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/muxGenerico2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280078 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2 " "Found entity 1: muxGenerico2" {  } { { "muxGenerico2.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/muxGenerico2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-estrutural " "Found design unit 1: mips-estrutural" {  } { { "mips.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/mips.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280079 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/mips.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxo_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxo_dados-estrutural " "Found design unit 1: fluxo_dados-estrutural" {  } { { "fluxo_dados.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/fluxo_dados.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280080 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "fluxo_dados.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/fluxo_dados.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendeSinalGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendeSinalGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280080 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constantesMIPS.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constantesMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constantesMIPS " "Found design unit 1: constantesMIPS" {  } { { "constantesMIPS.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/constantesMIPS.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-test " "Found design unit 1: clock_generator-test" {  } { { "clock_generator.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/clock_generator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280082 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/clock_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-rtl " "Found design unit 1: bancoRegistradores-rtl" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280082 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573759280082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280082 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573759280150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados fluxo_dados:FD " "Elaborating entity \"fluxo_dados\" for hierarchy \"fluxo_dados:FD\"" {  } { { "mips.vhd" "FD" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/mips.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573759280169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores fluxo_dados:FD\|bancoRegistradores:BR " "Elaborating entity \"bancoRegistradores\" for hierarchy \"fluxo_dados:FD\|bancoRegistradores:BR\"" {  } { { "fluxo_dados.vhd" "BR" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/fluxo_dados.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573759280173 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saidaA bancoRegistradores.vhd(80) " "VHDL Process Statement warning at bancoRegistradores.vhd(80): inferring latch(es) for signal or variable \"saidaA\", which holds its previous value in one or more paths through the process" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1573759280175 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[0\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[0\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280175 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[1\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[1\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280175 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[2\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[2\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280175 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[3\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[3\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280175 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[4\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[4\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280175 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[5\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[5\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280175 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[6\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[6\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280175 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[7\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[7\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280175 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[8\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[8\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280175 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[9\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[9\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280175 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[10\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[10\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280175 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[11\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[11\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280175 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[12\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[12\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280175 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[13\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[13\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280176 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[14\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[14\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280176 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[15\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[15\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280176 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[16\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[16\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280176 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[17\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[17\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280176 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[18\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[18\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280176 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[19\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[19\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280176 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[20\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[20\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280176 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[21\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[21\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280176 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[22\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[22\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280176 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[23\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[23\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280176 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[24\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[24\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280176 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[25\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[25\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280176 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[26\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[26\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280176 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[27\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[27\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280176 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[28\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[28\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280176 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[29\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[29\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280176 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[30\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[30\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280176 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[31\] bancoRegistradores.vhd(80) " "Inferred latch for \"saidaA\[31\]\" at bancoRegistradores.vhd(80)" {  } { { "bancoRegistradores.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280176 "|mips|fluxo_dados:FD|bancoRegistradores:BR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA fluxo_dados:FD\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"fluxo_dados:FD\|ULA:ULA\"" {  } { { "fluxo_dados.vhd" "ULA" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/fluxo_dados.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573759280177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_ULA fluxo_dados:FD\|UC_ULA:UCULA " "Elaborating entity \"UC_ULA\" for hierarchy \"fluxo_dados:FD\|UC_ULA:UCULA\"" {  } { { "fluxo_dados.vhd" "UCULA" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/fluxo_dados.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573759280182 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE UC_ULA.vhd(28) " "VHDL warning at UC_ULA.vhd(28): comparison between unequal length operands always returns FALSE" {  } { { "UC_ULA.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/UC_ULA.vhd" 28 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280184 "|mips|fluxo_dados:FD|UC_ULA:UCULA"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE UC_ULA.vhd(27) " "VHDL warning at UC_ULA.vhd(27): comparison between unequal length operands always returns FALSE" {  } { { "UC_ULA.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/UC_ULA.vhd" 27 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280184 "|mips|fluxo_dados:FD|UC_ULA:UCULA"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE UC_ULA.vhd(26) " "VHDL warning at UC_ULA.vhd(26): comparison between unequal length operands always returns FALSE" {  } { { "UC_ULA.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/UC_ULA.vhd" 26 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759280184 "|mips|fluxo_dados:FD|UC_ULA:UCULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador fluxo_dados:FD\|Registrador:PC " "Elaborating entity \"Registrador\" for hierarchy \"fluxo_dados:FD\|Registrador:PC\"" {  } { { "fluxo_dados.vhd" "PC" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/fluxo_dados.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573759280186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador fluxo_dados:FD\|somador:Somador_imediato " "Elaborating entity \"somador\" for hierarchy \"fluxo_dados:FD\|somador:Somador_imediato\"" {  } { { "fluxo_dados.vhd" "Somador_imediato" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/fluxo_dados.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573759280190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma4 fluxo_dados:FD\|soma4:Somador " "Elaborating entity \"soma4\" for hierarchy \"fluxo_dados:FD\|soma4:Somador\"" {  } { { "fluxo_dados.vhd" "Somador" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/fluxo_dados.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573759280191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM fluxo_dados:FD\|ROM:ROM " "Elaborating entity \"ROM\" for hierarchy \"fluxo_dados:FD\|ROM:ROM\"" {  } { { "fluxo_dados.vhd" "ROM" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/fluxo_dados.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573759280192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_RAM fluxo_dados:FD\|single_port_RAM:RAM " "Elaborating entity \"single_port_RAM\" for hierarchy \"fluxo_dados:FD\|single_port_RAM:RAM\"" {  } { { "fluxo_dados.vhd" "RAM" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/fluxo_dados.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573759280194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico fluxo_dados:FD\|estendeSinalGenerico:extensor " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"fluxo_dados:FD\|estendeSinalGenerico:extensor\"" {  } { { "fluxo_dados.vhd" "extensor" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/fluxo_dados.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573759280195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift2_imediato fluxo_dados:FD\|shift2_imediato:shift " "Elaborating entity \"shift2_imediato\" for hierarchy \"fluxo_dados:FD\|shift2_imediato:shift\"" {  } { { "fluxo_dados.vhd" "shift" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/fluxo_dados.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573759280196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift2 fluxo_dados:FD\|shift2:shift_jump " "Elaborating entity \"shift2\" for hierarchy \"fluxo_dados:FD\|shift2:shift_jump\"" {  } { { "fluxo_dados.vhd" "shift_jump" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/fluxo_dados.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573759280197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2 fluxo_dados:FD\|muxGenerico2:mux_Ula_Memoria " "Elaborating entity \"muxGenerico2\" for hierarchy \"fluxo_dados:FD\|muxGenerico2:mux_Ula_Memoria\"" {  } { { "fluxo_dados.vhd" "mux_Ula_Memoria" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/fluxo_dados.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573759280197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2 fluxo_dados:FD\|muxGenerico2:mux_Rd_Rt " "Elaborating entity \"muxGenerico2\" for hierarchy \"fluxo_dados:FD\|muxGenerico2:mux_Rd_Rt\"" {  } { { "fluxo_dados.vhd" "mux_Rd_Rt" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/fluxo_dados.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573759280198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:UC " "Elaborating entity \"uc\" for hierarchy \"uc:UC\"" {  } { { "mips.vhd" "UC" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/mips.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573759280200 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "fluxo_dados:FD\|bancoRegistradores:BR\|bancoReg " "RAM logic \"fluxo_dados:FD\|bancoRegistradores:BR\|bancoReg\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "bancoReg" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/bancoRegistradores.vhd" 56 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1573759280623 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "fluxo_dados:FD\|single_port_RAM:RAM\|ram " "RAM logic \"fluxo_dados:FD\|single_port_RAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "single_port_RAM.vhd" "ram" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/single_port_RAM.vhd" 23 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1573759280623 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1573759280623 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "program_c_out\[0\] GND " "Pin \"program_c_out\[0\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/mips.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573759283041 "|mips|program_c_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "program_c_out\[1\] GND " "Pin \"program_c_out\[1\]\" is stuck at GND" {  } { { "mips.vhd" "" { Text "/home/francisco/Documentos/Insper/6Semestre/DesignComputadores/mips-SemUC_restored/mips.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573759283041 "|mips|program_c_out[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573759283041 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573759283275 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573759286229 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573759286623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573759286623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4144 " "Implemented 4144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573759286978 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573759286978 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4079 " "Implemented 4079 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573759286978 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573759286978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1013 " "Peak virtual memory: 1013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573759286994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 16:21:26 2019 " "Processing ended: Thu Nov 14 16:21:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573759286994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573759286994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573759286994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573759286994 ""}
