<stg><name>pow_generic<float></name>


<trans_list>

<trans id="341" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:1 %exp_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp

]]></Node>
<StgValue><ssdm name="exp_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:2 %base_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %base_r

]]></Node>
<StgValue><ssdm name="base_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:3 %data = bitcast i32 %base_read

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:4 %bs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data, i32 23

]]></Node>
<StgValue><ssdm name="bs_exp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="23" op_0_bw="32">
<![CDATA[
entry_ifconv:5 %bs_sig = trunc i32 %data

]]></Node>
<StgValue><ssdm name="bs_sig"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:18 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:92 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 22

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:94 %index0 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %data, i32 17, i32 22

]]></Node>
<StgValue><ssdm name="index0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="6">
<![CDATA[
entry_ifconv:102 %zext_ln502 = zext i6 %index0

]]></Node>
<StgValue><ssdm name="zext_ln502"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:103 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i64 0, i64 %zext_ln502

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6">
<![CDATA[
entry_ifconv:104 %b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr

]]></Node>
<StgValue><ssdm name="b_frac_tilde_inverse"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="56" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:105 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr = getelementptr i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i64 0, i64 %zext_ln502

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="56" op_0_bw="6">
<![CDATA[
entry_ifconv:106 %log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr

]]></Node>
<StgValue><ssdm name="log_sum"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:16 %icmp_ln340_1 = icmp_eq  i23 %bs_sig, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln340_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:28 %icmp_ln18_4 = icmp_ne  i23 %bs_sig, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_4"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
entry_ifconv:93 %b_frac = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %bs_sig, i1 0

]]></Node>
<StgValue><ssdm name="b_frac"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
entry_ifconv:95 %b_frac_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %bs_sig

]]></Node>
<StgValue><ssdm name="b_frac_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="25" op_0_bw="24">
<![CDATA[
entry_ifconv:96 %zext_ln485 = zext i24 %b_frac_1

]]></Node>
<StgValue><ssdm name="zext_ln485"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
entry_ifconv:98 %b_frac_2 = select i1 %tmp_4, i25 %zext_ln485, i25 %b_frac

]]></Node>
<StgValue><ssdm name="b_frac_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6">
<![CDATA[
entry_ifconv:104 %b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr

]]></Node>
<StgValue><ssdm name="b_frac_tilde_inverse"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="56" op_0_bw="6">
<![CDATA[
entry_ifconv:106 %log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr

]]></Node>
<StgValue><ssdm name="log_sum"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="31" op_0_bw="25">
<![CDATA[
entry_ifconv:107 %zext_ln508 = zext i25 %b_frac_2

]]></Node>
<StgValue><ssdm name="zext_ln508"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="31" op_0_bw="6">
<![CDATA[
entry_ifconv:108 %zext_ln508_1 = zext i6 %b_frac_tilde_inverse

]]></Node>
<StgValue><ssdm name="zext_ln508_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:109 %b_frac1 = mul i31 %zext_ln508, i31 %zext_ln508_1

]]></Node>
<StgValue><ssdm name="b_frac1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="25" op_0_bw="31">
<![CDATA[
entry_ifconv:110 %trunc_ln516 = trunc i31 %b_frac1

]]></Node>
<StgValue><ssdm name="trunc_ln516"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="39" op_0_bw="39" op_1_bw="25" op_2_bw="14">
<![CDATA[
entry_ifconv:111 %z1 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i25.i14, i25 %trunc_ln516, i14 0

]]></Node>
<StgValue><ssdm name="z1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:112 %a = partselect i4 @_ssdm_op_PartSelect.i4.i31.i32.i32, i31 %b_frac1, i32 21, i32 24

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="21" op_0_bw="31">
<![CDATA[
entry_ifconv:113 %trunc_ln39 = trunc i31 %b_frac1

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
entry_ifconv:114 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %b_frac1, i32 24

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="38" op_0_bw="38" op_1_bw="25" op_2_bw="13">
<![CDATA[
entry_ifconv:115 %tmp_s = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i25.i13, i25 %trunc_ln516, i13 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="42" op_0_bw="38">
<![CDATA[
entry_ifconv:116 %zext_ln42 = zext i38 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="43" op_0_bw="43" op_1_bw="1" op_2_bw="42">
<![CDATA[
entry_ifconv:117 %zext_ln42_2_cast = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i1.i42, i1 1, i42 %zext_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42_2_cast"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="43" op_0_bw="39">
<![CDATA[
entry_ifconv:118 %zext_ln42_1 = zext i39 %z1

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="44" op_0_bw="44" op_1_bw="1" op_2_bw="43">
<![CDATA[
entry_ifconv:119 %tmp_3 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i1.i43, i1 1, i43 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="44" op_0_bw="43">
<![CDATA[
entry_ifconv:120 %zext_ln42_2 = zext i43 %zext_ln42_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="44" op_0_bw="1" op_1_bw="44" op_2_bw="44">
<![CDATA[
entry_ifconv:121 %select_ln42 = select i1 %tmp_5, i44 %tmp_3, i44 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="43" op_0_bw="4">
<![CDATA[
entry_ifconv:125 %zext_ln44_1 = zext i4 %a

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
entry_ifconv:126 %mul_ln44 = mul i43 %zext_ln42_1, i43 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="mul_ln44"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="43" op_0_bw="43" op_1_bw="21" op_2_bw="22">
<![CDATA[
entry_ifconv:122 %shl_ln44_2 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i21.i22, i21 %trunc_ln39, i22 0

]]></Node>
<StgValue><ssdm name="shl_ln44_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="44" op_0_bw="43">
<![CDATA[
entry_ifconv:123 %zext_ln44 = zext i43 %shl_ln44_2

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry_ifconv:124 %add_ln44 = add i44 %zext_ln44, i44 %select_ln42

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="44" op_0_bw="43">
<![CDATA[
entry_ifconv:127 %zext_ln44_2 = zext i43 %mul_ln44

]]></Node>
<StgValue><ssdm name="zext_ln44_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry_ifconv:128 %sub_ln44 = sub i44 %add_ln44, i44 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="sub_ln44"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="41" op_0_bw="41" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:129 %z2 = partselect i41 @_ssdm_op_PartSelect.i41.i44.i32.i32, i44 %sub_ln44, i32 3, i32 43

]]></Node>
<StgValue><ssdm name="z2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="4">
<![CDATA[
entry_ifconv:130 %zext_ln46 = zext i4 %a

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="52" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:131 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr = getelementptr i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="52" op_0_bw="4">
<![CDATA[
entry_ifconv:132 %logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr

]]></Node>
<StgValue><ssdm name="logn"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="6" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:134 %a_1 = partselect i6 @_ssdm_op_PartSelect.i6.i44.i32.i32, i44 %sub_ln44, i32 38, i32 43

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="48" op_0_bw="41">
<![CDATA[
entry_ifconv:135 %zext_ln40 = zext i41 %z2

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="49" op_0_bw="49" op_1_bw="1" op_2_bw="48">
<![CDATA[
entry_ifconv:136 %eZ = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i48, i1 1, i48 %zext_ln40

]]></Node>
<StgValue><ssdm name="eZ"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="35" op_0_bw="35" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:137 %tmp_6 = partselect i35 @_ssdm_op_PartSelect.i35.i44.i32.i32, i44 %sub_ln44, i32 3, i32 37

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="49" op_0_bw="49" op_1_bw="35" op_2_bw="14">
<![CDATA[
entry_ifconv:138 %shl_ln44_3 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i35.i14, i35 %tmp_6, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln44_3"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="50" op_0_bw="49">
<![CDATA[
entry_ifconv:139 %zext_ln44_3 = zext i49 %shl_ln44_3

]]></Node>
<StgValue><ssdm name="zext_ln44_3"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="50" op_0_bw="49">
<![CDATA[
entry_ifconv:140 %zext_ln44_4 = zext i49 %eZ

]]></Node>
<StgValue><ssdm name="zext_ln44_4"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
entry_ifconv:141 %add_ln44_1 = add i50 %zext_ln44_3, i50 %zext_ln44_4

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="47" op_0_bw="6">
<![CDATA[
entry_ifconv:142 %zext_ln44_5 = zext i6 %a_1

]]></Node>
<StgValue><ssdm name="zext_ln44_5"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="47" op_0_bw="41">
<![CDATA[
entry_ifconv:143 %zext_ln44_6 = zext i41 %z2

]]></Node>
<StgValue><ssdm name="zext_ln44_6"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
entry_ifconv:144 %mul_ln44_1 = mul i47 %zext_ln44_6, i47 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="mul_ln44_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="48" op_0_bw="48" op_1_bw="47" op_2_bw="1">
<![CDATA[
entry_ifconv:145 %shl_ln = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i47.i1, i47 %mul_ln44_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="50" op_0_bw="48">
<![CDATA[
entry_ifconv:146 %zext_ln44_7 = zext i48 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln44_7"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
entry_ifconv:147 %sub_ln44_1 = sub i50 %add_ln44_1, i50 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="sub_ln44_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="44" op_0_bw="44" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:148 %z3 = partselect i44 @_ssdm_op_PartSelect.i44.i50.i32.i32, i50 %sub_ln44_1, i32 6, i32 49

]]></Node>
<StgValue><ssdm name="z3"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="6">
<![CDATA[
entry_ifconv:150 %zext_ln46_1 = zext i6 %a_1

]]></Node>
<StgValue><ssdm name="zext_ln46_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="49" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:151 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr = getelementptr i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="49" op_0_bw="6">
<![CDATA[
entry_ifconv:152 %logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr

]]></Node>
<StgValue><ssdm name="logn_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="6" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:154 %a_3 = partselect i6 @_ssdm_op_PartSelect.i6.i50.i32.i32, i50 %sub_ln44_1, i32 44, i32 49

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="38" op_0_bw="38" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:158 %tmp_7 = partselect i38 @_ssdm_op_PartSelect.i38.i50.i32.i32, i50 %sub_ln44_1, i32 6, i32 43

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="6">
<![CDATA[
entry_ifconv:167 %zext_ln46_2 = zext i6 %a_3

]]></Node>
<StgValue><ssdm name="zext_ln46_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="44" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:168 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr = getelementptr i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i64 0, i64 %zext_ln46_2

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="44" op_0_bw="6">
<![CDATA[
entry_ifconv:169 %logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr

]]></Node>
<StgValue><ssdm name="logn_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="83" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="52" op_0_bw="4">
<![CDATA[
entry_ifconv:132 %logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr

]]></Node>
<StgValue><ssdm name="logn"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="56" op_0_bw="52">
<![CDATA[
entry_ifconv:133 %zext_ln134 = zext i52 %logn

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="50" op_0_bw="44">
<![CDATA[
entry_ifconv:149 %zext_ln44_8 = zext i44 %z3

]]></Node>
<StgValue><ssdm name="zext_ln44_8"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="49" op_0_bw="6">
<![CDATA[
entry_ifconv:152 %logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr

]]></Node>
<StgValue><ssdm name="logn_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="50" op_0_bw="49">
<![CDATA[
entry_ifconv:153 %zext_ln134_1 = zext i49 %logn_1

]]></Node>
<StgValue><ssdm name="zext_ln134_1"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="50" op_0_bw="6">
<![CDATA[
entry_ifconv:155 %zext_ln38 = zext i6 %a_3

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="56" op_0_bw="44">
<![CDATA[
entry_ifconv:156 %zext_ln40_1 = zext i44 %z3

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="57" op_0_bw="57" op_1_bw="1" op_2_bw="56">
<![CDATA[
entry_ifconv:157 %eZ_1 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i1.i56, i1 1, i56 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="eZ_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="62" op_0_bw="62" op_1_bw="38" op_2_bw="24">
<![CDATA[
entry_ifconv:159 %shl_ln44_4 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i38.i24, i38 %tmp_7, i24 0

]]></Node>
<StgValue><ssdm name="shl_ln44_4"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="63" op_0_bw="62">
<![CDATA[
entry_ifconv:160 %zext_ln44_9 = zext i62 %shl_ln44_4

]]></Node>
<StgValue><ssdm name="zext_ln44_9"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="63" op_0_bw="57">
<![CDATA[
entry_ifconv:161 %zext_ln44_10 = zext i57 %eZ_1

]]></Node>
<StgValue><ssdm name="zext_ln44_10"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:162 %add_ln44_2 = add i63 %zext_ln44_9, i63 %zext_ln44_10

]]></Node>
<StgValue><ssdm name="add_ln44_2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
entry_ifconv:163 %mul_ln44_2 = mul i50 %zext_ln44_8, i50 %zext_ln38

]]></Node>
<StgValue><ssdm name="mul_ln44_2"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="56" op_0_bw="56" op_1_bw="50" op_2_bw="6">
<![CDATA[
entry_ifconv:164 %shl_ln44_1 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i50.i6, i50 %mul_ln44_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln44_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="63" op_0_bw="56">
<![CDATA[
entry_ifconv:165 %zext_ln44_11 = zext i56 %shl_ln44_1

]]></Node>
<StgValue><ssdm name="zext_ln44_11"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:166 %sub_ln44_2 = sub i63 %add_ln44_2, i63 %zext_ln44_11

]]></Node>
<StgValue><ssdm name="sub_ln44_2"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="44" op_0_bw="6">
<![CDATA[
entry_ifconv:169 %logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr

]]></Node>
<StgValue><ssdm name="logn_2"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="50" op_0_bw="44">
<![CDATA[
entry_ifconv:170 %zext_ln134_2 = zext i44 %logn_2

]]></Node>
<StgValue><ssdm name="zext_ln134_2"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
entry_ifconv:171 %add_ln142 = add i56 %zext_ln134, i56 %log_sum

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
entry_ifconv:172 %add_ln142_1 = add i50 %zext_ln134_1, i50 %zext_ln134_2

]]></Node>
<StgValue><ssdm name="add_ln142_1"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="56" op_0_bw="50">
<![CDATA[
entry_ifconv:173 %zext_ln142 = zext i50 %add_ln142_1

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
entry_ifconv:174 %log_sum_1 = add i56 %zext_ln142, i56 %add_ln142

]]></Node>
<StgValue><ssdm name="log_sum_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="39" op_0_bw="39" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:175 %tmp_8 = partselect i39 @_ssdm_op_PartSelect.i39.i63.i32.i32, i63 %sub_ln44_2, i32 24, i32 62

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="23" op_0_bw="23" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:176 %zk_trunc = partselect i23 @_ssdm_op_PartSelect.i23.i63.i32.i32, i63 %sub_ln44_2, i32 40, i32 62

]]></Node>
<StgValue><ssdm name="zk_trunc"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:6 %data_1 = bitcast i32 %exp_read

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:7 %es_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_1, i32 31

]]></Node>
<StgValue><ssdm name="es_sign"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:8 %es_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data_1, i32 23

]]></Node>
<StgValue><ssdm name="es_exp"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="23" op_0_bw="32">
<![CDATA[
entry_ifconv:9 %es_sig = trunc i32 %data_1

]]></Node>
<StgValue><ssdm name="es_sig"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:10 %zext_ln317 = zext i8 %bs_exp

]]></Node>
<StgValue><ssdm name="zext_ln317"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:11 %b_exp = add i9 %zext_ln317, i9 385

]]></Node>
<StgValue><ssdm name="b_exp"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:12 %zext_ln317_1 = zext i8 %es_exp

]]></Node>
<StgValue><ssdm name="zext_ln317_1"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:13 %m_exp = add i9 %zext_ln317_1, i9 385

]]></Node>
<StgValue><ssdm name="m_exp"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:14 %y_is_0 = icmp_eq  i8 %es_exp, i8 0

]]></Node>
<StgValue><ssdm name="y_is_0"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:15 %icmp_ln340 = icmp_eq  i9 %b_exp, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln340"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:17 %x_is_1 = and i1 %icmp_ln340, i1 %icmp_ln340_1

]]></Node>
<StgValue><ssdm name="x_is_1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:19 %xor_ln341 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln341"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:20 %x_is_p1 = and i1 %x_is_1, i1 %xor_ln341

]]></Node>
<StgValue><ssdm name="x_is_p1"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:21 %x_is_n1 = and i1 %x_is_1, i1 %tmp

]]></Node>
<StgValue><ssdm name="x_is_n1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:22 %icmp_ln18 = icmp_eq  i8 %es_exp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:23 %icmp_ln18_1 = icmp_eq  i23 %es_sig, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:24 %y_is_inf = and i1 %icmp_ln18, i1 %icmp_ln18_1

]]></Node>
<StgValue><ssdm name="y_is_inf"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:25 %icmp_ln18_2 = icmp_ne  i23 %es_sig, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln18_2"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:26 %y_is_NaN = and i1 %icmp_ln18, i1 %icmp_ln18_2

]]></Node>
<StgValue><ssdm name="y_is_NaN"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:27 %icmp_ln18_3 = icmp_eq  i8 %bs_exp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln18_3"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:29 %x_is_NaN = and i1 %icmp_ln18_3, i1 %icmp_ln18_4

]]></Node>
<StgValue><ssdm name="x_is_NaN"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:30 %x_is_0 = icmp_eq  i8 %bs_exp, i8 0

]]></Node>
<StgValue><ssdm name="x_is_0"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:31 %x_is_inf = and i1 %icmp_ln18_3, i1 %icmp_ln340_1

]]></Node>
<StgValue><ssdm name="x_is_inf"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:32 %or_ln357 = or i1 %x_is_0, i1 %x_is_inf

]]></Node>
<StgValue><ssdm name="or_ln357"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:33 %xor_ln357 = xor i1 %or_ln357, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln357"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:34 %x_is_neg = and i1 %tmp, i1 %xor_ln357

]]></Node>
<StgValue><ssdm name="x_is_neg"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:35 %icmp_ln372 = icmp_sgt  i9 %m_exp, i9 22

]]></Node>
<StgValue><ssdm name="icmp_ln372"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry_ifconv:36 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %m_exp, i32 8

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:37 %es_exp_cast = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %data_1, i32 23, i32 27

]]></Node>
<StgValue><ssdm name="es_exp_cast"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:38 %add_ln373 = add i5 %es_exp_cast, i5 1

]]></Node>
<StgValue><ssdm name="add_ln373"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="23" op_0_bw="5">
<![CDATA[
entry_ifconv:39 %zext_ln373 = zext i5 %add_ln373

]]></Node>
<StgValue><ssdm name="zext_ln373"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:40 %lshr_ln373 = lshr i23 8388607, i23 %zext_ln373

]]></Node>
<StgValue><ssdm name="lshr_ln373"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:41 %and_ln373_1 = and i23 %es_sig, i23 %lshr_ln373

]]></Node>
<StgValue><ssdm name="and_ln373_1"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:42 %icmp_ln373 = icmp_eq  i23 %and_ln373_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln373"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:43 %or_ln373 = or i1 %tmp_1, i1 %icmp_ln372

]]></Node>
<StgValue><ssdm name="or_ln373"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:44 %xor_ln373 = xor i1 %or_ln373, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln373"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:45 %sel_tmp3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln372, i1 %xor_ln373

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="2" op_6_bw="1" op_7_bw="1" op_8_bw="2">
<![CDATA[
entry_ifconv:46 %y_is_int = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 1, i2 1, i1 %icmp_ln373, i2 0, i1 0, i1 0, i2 %sel_tmp3

]]></Node>
<StgValue><ssdm name="y_is_int"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:47 %and_ln378 = and i1 %x_is_n1, i1 %y_is_inf

]]></Node>
<StgValue><ssdm name="and_ln378"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:48 %or_ln378 = or i1 %x_is_p1, i1 %and_ln378

]]></Node>
<StgValue><ssdm name="or_ln378"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:49 %or_ln378_1 = or i1 %or_ln378, i1 %y_is_0

]]></Node>
<StgValue><ssdm name="or_ln378_1"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:50 %or_ln386 = or i1 %y_is_inf, i1 %y_is_int

]]></Node>
<StgValue><ssdm name="or_ln386"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:51 %xor_ln386 = xor i1 %or_ln386, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln386"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:52 %and_ln386 = and i1 %x_is_neg, i1 %xor_ln386

]]></Node>
<StgValue><ssdm name="and_ln386"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:53 %or_ln386_1 = or i1 %x_is_NaN, i1 %and_ln386

]]></Node>
<StgValue><ssdm name="or_ln386_1"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:54 %or_ln386_2 = or i1 %or_ln386_1, i1 %y_is_NaN

]]></Node>
<StgValue><ssdm name="or_ln386_2"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:55 %y_is_pos = xor i1 %es_sign, i1 1

]]></Node>
<StgValue><ssdm name="y_is_pos"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:56 %y_is_pinf = and i1 %y_is_inf, i1 %y_is_pos

]]></Node>
<StgValue><ssdm name="y_is_pinf"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:57 %y_is_ninf = and i1 %y_is_inf, i1 %es_sign

]]></Node>
<StgValue><ssdm name="y_is_ninf"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry_ifconv:58 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %b_exp, i32 8

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:59 %x_abs_greater_1 = xor i1 %tmp_2, i1 1

]]></Node>
<StgValue><ssdm name="x_abs_greater_1"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:60 %icmp_ln421 = icmp_eq  i9 %m_exp, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln421"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:61 %icmp_ln422 = icmp_sgt  i9 %m_exp, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln422"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:62 %icmp_ln422_1 = icmp_slt  i9 %m_exp, i9 24

]]></Node>
<StgValue><ssdm name="icmp_ln422_1"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:63 %sub_ln422 = sub i9 150, i9 %zext_ln317_1

]]></Node>
<StgValue><ssdm name="sub_ln422"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="9">
<![CDATA[
entry_ifconv:64 %sext_ln422 = sext i9 %sub_ln422

]]></Node>
<StgValue><ssdm name="sext_ln422"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>BitSelector</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
entry_ifconv:65 %y_is_odd = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %es_sig, i32 %sext_ln422

]]></Node>
<StgValue><ssdm name="y_is_odd"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:66 %xor_ln421 = xor i1 %icmp_ln421, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln421"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:67 %and_ln422 = and i1 %icmp_ln422_1, i1 %xor_ln421

]]></Node>
<StgValue><ssdm name="and_ln422"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:68 %and_ln422_1 = and i1 %and_ln422, i1 %icmp_ln422

]]></Node>
<StgValue><ssdm name="and_ln422_1"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:69 %sel_tmp7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln421, i1 %and_ln422_1

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="1" op_3_bw="2" op_4_bw="1" op_5_bw="2" op_6_bw="1" op_7_bw="1" op_8_bw="2">
<![CDATA[
entry_ifconv:70 %y_is_odd_1 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 1, i2 1, i1 %y_is_odd, i2 0, i1 0, i1 0, i2 %sel_tmp7

]]></Node>
<StgValue><ssdm name="y_is_odd_1"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:71 %r_sign = and i1 %x_is_neg, i1 %y_is_odd_1

]]></Node>
<StgValue><ssdm name="r_sign"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:74 %and_ln431 = and i1 %y_is_pinf, i1 %x_abs_greater_1

]]></Node>
<StgValue><ssdm name="and_ln431"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:75 %and_ln431_1 = and i1 %tmp_2, i1 %y_is_ninf

]]></Node>
<StgValue><ssdm name="and_ln431_1"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:76 %and_ln431_2 = and i1 %x_is_inf, i1 %y_is_pos

]]></Node>
<StgValue><ssdm name="and_ln431_2"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:77 %and_ln431_3 = and i1 %x_is_0, i1 %es_sign

]]></Node>
<StgValue><ssdm name="and_ln431_3"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:78 %or_ln431 = or i1 %and_ln431_2, i1 %and_ln431

]]></Node>
<StgValue><ssdm name="or_ln431"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:79 %or_ln431_1 = or i1 %or_ln431, i1 %and_ln431_3

]]></Node>
<StgValue><ssdm name="or_ln431_1"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:80 %or_ln431_2 = or i1 %or_ln431_1, i1 %and_ln431_1

]]></Node>
<StgValue><ssdm name="or_ln431_2"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:82 %and_ln438 = and i1 %tmp_2, i1 %y_is_pinf

]]></Node>
<StgValue><ssdm name="and_ln438"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:83 %and_ln438_1 = and i1 %y_is_ninf, i1 %x_abs_greater_1

]]></Node>
<StgValue><ssdm name="and_ln438_1"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:84 %and_ln438_2 = and i1 %x_is_0, i1 %y_is_pos

]]></Node>
<StgValue><ssdm name="and_ln438_2"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:85 %and_ln438_3 = and i1 %x_is_inf, i1 %es_sign

]]></Node>
<StgValue><ssdm name="and_ln438_3"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:86 %or_ln438 = or i1 %and_ln438_2, i1 %and_ln438_1

]]></Node>
<StgValue><ssdm name="or_ln438"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:87 %or_ln438_1 = or i1 %or_ln438, i1 %and_ln438_3

]]></Node>
<StgValue><ssdm name="or_ln438_1"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:88 %or_ln438_2 = or i1 %or_ln438_1, i1 %and_ln438

]]></Node>
<StgValue><ssdm name="or_ln438_2"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:97 %b_exp_1 = add i9 %zext_ln317, i9 386

]]></Node>
<StgValue><ssdm name="b_exp_1"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry_ifconv:99 %b_exp_2 = select i1 %tmp_4, i9 %b_exp_1, i9 %b_exp

]]></Node>
<StgValue><ssdm name="b_exp_2"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="52" op_0_bw="9">
<![CDATA[
entry_ifconv:100 %sext_ln494 = sext i9 %b_exp_2

]]></Node>
<StgValue><ssdm name="sext_ln494"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry_ifconv:101 %Elog2 = mul i52 %sext_ln494, i52 12193974156572

]]></Node>
<StgValue><ssdm name="Elog2"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="45" op_0_bw="23">
<![CDATA[
entry_ifconv:177 %zext_ln522 = zext i23 %zk_trunc

]]></Node>
<StgValue><ssdm name="zext_ln522"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry_ifconv:178 %mul_ln522 = mul i45 %zext_ln522, i45 %zext_ln522

]]></Node>
<StgValue><ssdm name="mul_ln522"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="44" op_0_bw="44" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:179 %lshr_ln = partselect i44 @_ssdm_op_PartSelect.i44.i45.i32.i32, i45 %mul_ln522, i32 1, i32 44

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="63" op_0_bw="63" op_1_bw="39" op_2_bw="24">
<![CDATA[
entry_ifconv:180 %shl_ln1 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i39.i24, i39 %tmp_8, i24 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="63" op_0_bw="44">
<![CDATA[
entry_ifconv:181 %zext_ln522_1 = zext i44 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln522_1"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:182 %sub_ln522 = sub i63 %shl_ln1, i63 %zext_ln522_1

]]></Node>
<StgValue><ssdm name="sub_ln522"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="39" op_0_bw="39" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:183 %lshr_ln522_1 = partselect i39 @_ssdm_op_PartSelect.i39.i63.i32.i32, i63 %sub_ln522, i32 24, i32 62

]]></Node>
<StgValue><ssdm name="lshr_ln522_1"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
entry_ifconv:184 %shl_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i52.i12, i52 %Elog2, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="65" op_0_bw="64">
<![CDATA[
entry_ifconv:185 %sext_ln525 = sext i64 %shl_ln2

]]></Node>
<StgValue><ssdm name="sext_ln525"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="65" op_0_bw="56">
<![CDATA[
entry_ifconv:186 %sext_ln525_1 = sext i56 %log_sum_1

]]></Node>
<StgValue><ssdm name="sext_ln525_1"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
entry_ifconv:187 %add_ln525 = add i65 %sext_ln525, i65 %sext_ln525_1

]]></Node>
<StgValue><ssdm name="add_ln525"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="65" op_0_bw="39">
<![CDATA[
entry_ifconv:188 %zext_ln525 = zext i39 %lshr_ln522_1

]]></Node>
<StgValue><ssdm name="zext_ln525"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
entry_ifconv:189 %add_ln525_1 = add i65 %add_ln525, i65 %zext_ln525

]]></Node>
<StgValue><ssdm name="add_ln525_1"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="43" op_0_bw="43" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:190 %log_base = partselect i43 @_ssdm_op_PartSelect.i43.i65.i32.i32, i65 %add_ln525_1, i32 22, i32 64

]]></Node>
<StgValue><ssdm name="log_base"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
entry_ifconv:191 %e_frac = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %es_sig

]]></Node>
<StgValue><ssdm name="e_frac"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="25" op_0_bw="24">
<![CDATA[
entry_ifconv:192 %zext_ln532 = zext i24 %e_frac

]]></Node>
<StgValue><ssdm name="zext_ln532"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:193 %e_frac_1 = sub i25 0, i25 %zext_ln532

]]></Node>
<StgValue><ssdm name="e_frac_1"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
entry_ifconv:194 %e_frac_2 = select i1 %es_sign, i25 %e_frac_1, i25 %zext_ln532

]]></Node>
<StgValue><ssdm name="e_frac_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="67" op_0_bw="43">
<![CDATA[
entry_ifconv:195 %sext_ln539 = sext i43 %log_base

]]></Node>
<StgValue><ssdm name="sext_ln539"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="67" op_0_bw="25">
<![CDATA[
entry_ifconv:196 %sext_ln539_1 = sext i25 %e_frac_2

]]></Node>
<StgValue><ssdm name="sext_ln539_1"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
entry_ifconv:197 %m_frac_l = mul i67 %sext_ln539, i67 %sext_ln539_1

]]></Node>
<StgValue><ssdm name="m_frac_l"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:198 %sub_ln545 = sub i8 127, i8 %es_exp

]]></Node>
<StgValue><ssdm name="sub_ln545"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="8">
<![CDATA[
entry_ifconv:199 %sext_ln545 = sext i8 %sub_ln545

]]></Node>
<StgValue><ssdm name="sext_ln545"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry_ifconv:200 %select_ln545 = select i1 %tmp_1, i9 %sext_ln545, i9 %m_exp

]]></Node>
<StgValue><ssdm name="select_ln545"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="9">
<![CDATA[
entry_ifconv:214 %sext_ln552 = sext i9 %m_exp

]]></Node>
<StgValue><ssdm name="sext_ln552"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="67" op_0_bw="32">
<![CDATA[
entry_ifconv:215 %zext_ln552 = zext i32 %sext_ln552

]]></Node>
<StgValue><ssdm name="zext_ln552"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
entry_ifconv:216 %shl_ln552 = shl i67 %m_frac_l, i67 %zext_ln552

]]></Node>
<StgValue><ssdm name="shl_ln552"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry_ifconv:217 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sub_ln545, i32 7

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry_ifconv:218 %select_ln553 = select i1 %tmp_9, i9 %m_exp, i9 %sext_ln545

]]></Node>
<StgValue><ssdm name="select_ln553"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="9">
<![CDATA[
entry_ifconv:219 %sext_ln553 = sext i9 %select_ln553

]]></Node>
<StgValue><ssdm name="sext_ln553"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="67" op_0_bw="32">
<![CDATA[
entry_ifconv:220 %zext_ln553 = zext i32 %sext_ln553

]]></Node>
<StgValue><ssdm name="zext_ln553"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
entry_ifconv:221 %shl_ln553 = shl i67 %m_frac_l, i67 %zext_ln553

]]></Node>
<StgValue><ssdm name="shl_ln553"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
entry_ifconv:222 %ashr_ln553 = ashr i67 %m_frac_l, i67 %zext_ln553

]]></Node>
<StgValue><ssdm name="ashr_ln553"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="67" op_0_bw="1" op_1_bw="67" op_2_bw="67">
<![CDATA[
entry_ifconv:223 %select_ln553_1 = select i1 %tmp_9, i67 %shl_ln553, i67 %ashr_ln553

]]></Node>
<StgValue><ssdm name="select_ln553_1"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="67" op_0_bw="1" op_1_bw="67" op_2_bw="67">
<![CDATA[
entry_ifconv:224 %m_fix_0_in_in_v_v = select i1 %tmp_1, i67 %select_ln553_1, i67 %shl_ln552

]]></Node>
<StgValue><ssdm name="m_fix_0_in_in_v_v"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="66" op_0_bw="67">
<![CDATA[
entry_ifconv:225 %empty = trunc i67 %m_fix_0_in_in_v_v

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="67" op_0_bw="66">
<![CDATA[
entry_ifconv:226 %zext_ln549 = zext i66 %empty

]]></Node>
<StgValue><ssdm name="zext_ln549"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="27" op_0_bw="27" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:227 %m_fix = partselect i27 @_ssdm_op_PartSelect.i27.i67.i32.i32, i67 %m_fix_0_in_in_v_v, i32 30, i32 56

]]></Node>
<StgValue><ssdm name="m_fix"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="13" op_0_bw="13" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:228 %m_fix_hi = partselect i13 @_ssdm_op_PartSelect.i13.i67.i32.i32, i67 %m_fix_0_in_in_v_v, i32 53, i32 65

]]></Node>
<StgValue><ssdm name="m_fix_hi"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
entry_ifconv:229 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %zext_ln549, i32 65

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="25" op_0_bw="13">
<![CDATA[
entry_ifconv:230 %sext_ln563 = sext i13 %m_fix_hi

]]></Node>
<StgValue><ssdm name="sext_ln563"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:231 %mul_ln563 = mul i25 %sext_ln563, i25 2954

]]></Node>
<StgValue><ssdm name="mul_ln563"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
entry_ifconv:276 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i67.i32, i67 %m_frac_l, i32 66

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="9">
<![CDATA[
entry_ifconv:201 %sext_ln545_1 = sext i9 %select_ln545

]]></Node>
<StgValue><ssdm name="sext_ln545_1"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="67" op_0_bw="32">
<![CDATA[
entry_ifconv:202 %zext_ln545 = zext i32 %sext_ln545_1

]]></Node>
<StgValue><ssdm name="zext_ln545"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
entry_ifconv:203 %ashr_ln545 = ashr i67 %m_frac_l, i67 %zext_ln545

]]></Node>
<StgValue><ssdm name="ashr_ln545"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
entry_ifconv:204 %shl_ln545 = shl i67 %m_frac_l, i67 %zext_ln545

]]></Node>
<StgValue><ssdm name="shl_ln545"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="66" op_0_bw="67">
<![CDATA[
entry_ifconv:205 %trunc_ln545 = trunc i67 %ashr_ln545

]]></Node>
<StgValue><ssdm name="trunc_ln545"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="66" op_0_bw="67">
<![CDATA[
entry_ifconv:206 %trunc_ln545_1 = trunc i67 %shl_ln545

]]></Node>
<StgValue><ssdm name="trunc_ln545_1"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="66" op_0_bw="1" op_1_bw="66" op_2_bw="66">
<![CDATA[
entry_ifconv:207 %m_fix_l = select i1 %tmp_1, i66 %trunc_ln545, i66 %trunc_ln545_1

]]></Node>
<StgValue><ssdm name="m_fix_l"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="66" op_0_bw="32">
<![CDATA[
entry_ifconv:208 %zext_ln546 = zext i32 %sext_ln545_1

]]></Node>
<StgValue><ssdm name="zext_ln546"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
entry_ifconv:209 %shl_ln546 = shl i66 %m_fix_l, i66 %zext_ln546

]]></Node>
<StgValue><ssdm name="shl_ln546"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
entry_ifconv:210 %ashr_ln546 = ashr i66 %m_fix_l, i66 %zext_ln546

]]></Node>
<StgValue><ssdm name="ashr_ln546"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="66" op_0_bw="1" op_1_bw="66" op_2_bw="66">
<![CDATA[
entry_ifconv:211 %m_fix_back = select i1 %tmp_1, i66 %shl_ln546, i66 %ashr_ln546

]]></Node>
<StgValue><ssdm name="m_fix_back"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:231 %mul_ln563 = mul i25 %sext_ln563, i25 2954

]]></Node>
<StgValue><ssdm name="mul_ln563"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="67" op_0_bw="66">
<![CDATA[
entry_ifconv:270 %sext_ln628 = sext i66 %m_fix_back

]]></Node>
<StgValue><ssdm name="sext_ln628"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="67" op_1_bw="67">
<![CDATA[
entry_ifconv:271 %icmp_ln628 = icmp_ne  i67 %m_frac_l, i67 %sext_ln628

]]></Node>
<StgValue><ssdm name="icmp_ln628"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="245" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:231 %mul_ln563 = mul i25 %sext_ln563, i25 2954

]]></Node>
<StgValue><ssdm name="mul_ln563"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
entry_ifconv:232 %shl_ln3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %tmp_10, i15 16384

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="25" op_0_bw="16">
<![CDATA[
entry_ifconv:233 %sext_ln563_1 = sext i16 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln563_1"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:234 %add_ln563 = add i25 %sext_ln563_1, i25 %mul_ln563

]]></Node>
<StgValue><ssdm name="add_ln563"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="249" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:234 %add_ln563 = add i25 %sext_ln563_1, i25 %mul_ln563

]]></Node>
<StgValue><ssdm name="add_ln563"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="10" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:235 %tmp_10_cast = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %add_ln563, i32 15, i32 24

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
entry_ifconv:236 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln563, i32 24

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="15" op_0_bw="25">
<![CDATA[
entry_ifconv:237 %trunc_ln563 = trunc i25 %add_ln563

]]></Node>
<StgValue><ssdm name="trunc_ln563"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:238 %icmp_ln563 = icmp_ne  i15 %trunc_ln563, i15 0

]]></Node>
<StgValue><ssdm name="icmp_ln563"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:239 %add_ln563_1 = add i10 %tmp_10_cast, i10 1

]]></Node>
<StgValue><ssdm name="add_ln563_1"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:240 %select_ln563 = select i1 %icmp_ln563, i10 %add_ln563_1, i10 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="select_ln563"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:241 %r_exp = select i1 %tmp_13, i10 %select_ln563, i10 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="r_exp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="36" op_0_bw="10">
<![CDATA[
entry_ifconv:242 %sext_ln568 = sext i10 %r_exp

]]></Node>
<StgValue><ssdm name="sext_ln568"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry_ifconv:243 %mul_ln568 = mul i36 %sext_ln568, i36 47632711549

]]></Node>
<StgValue><ssdm name="mul_ln568"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="27" op_0_bw="27" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:244 %m_fix_a = partselect i27 @_ssdm_op_PartSelect.i27.i36.i32.i32, i36 %mul_ln568, i32 9, i32 35

]]></Node>
<StgValue><ssdm name="m_fix_a"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry_ifconv:245 %sub_ln574 = sub i27 %m_fix, i27 %m_fix_a

]]></Node>
<StgValue><ssdm name="sub_ln574"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="9" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:246 %m_diff_hi = partselect i9 @_ssdm_op_PartSelect.i9.i27.i32.i32, i27 %sub_ln574, i32 18, i32 26

]]></Node>
<StgValue><ssdm name="m_diff_hi"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="18" op_0_bw="27">
<![CDATA[
entry_ifconv:247 %m_diff_lo = trunc i27 %sub_ln574

]]></Node>
<StgValue><ssdm name="m_diff_lo"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="9">
<![CDATA[
entry_ifconv:248 %zext_ln611 = zext i9 %m_diff_hi

]]></Node>
<StgValue><ssdm name="zext_ln611"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:249 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr = getelementptr i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i64 0, i64 %zext_ln611

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="27" op_0_bw="9">
<![CDATA[
entry_ifconv:250 %exp_Z1 = load i9 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr

]]></Node>
<StgValue><ssdm name="exp_Z1"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="5" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:251 %Z2_ind = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %sub_ln574, i32 13, i32 17

]]></Node>
<StgValue><ssdm name="Z2_ind"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="5">
<![CDATA[
entry_ifconv:252 %zext_ln159 = zext i5 %Z2_ind

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:253 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr = getelementptr i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="5">
<![CDATA[
entry_ifconv:254 %f_Z2 = load i5 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr

]]></Node>
<StgValue><ssdm name="f_Z2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="270" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="27" op_0_bw="9">
<![CDATA[
entry_ifconv:250 %exp_Z1 = load i9 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr

]]></Node>
<StgValue><ssdm name="exp_Z1"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="5">
<![CDATA[
entry_ifconv:254 %f_Z2 = load i5 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr

]]></Node>
<StgValue><ssdm name="f_Z2"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="19" op_0_bw="18">
<![CDATA[
entry_ifconv:255 %zext_ln160 = zext i18 %m_diff_lo

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="19" op_0_bw="8">
<![CDATA[
entry_ifconv:256 %zext_ln160_1 = zext i8 %f_Z2

]]></Node>
<StgValue><ssdm name="zext_ln160_1"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry_ifconv:257 %add_ln160 = add i19 %zext_ln160, i19 %zext_ln160_1

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="18" op_0_bw="18" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:258 %exp_Z1P_m_1 = partselect i18 @_ssdm_op_PartSelect.i18.i19.i32.i32, i19 %add_ln160, i32 1, i32 18

]]></Node>
<StgValue><ssdm name="exp_Z1P_m_1"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="18" op_0_bw="18" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:259 %exp_Z1_hi = partselect i18 @_ssdm_op_PartSelect.i18.i27.i32.i32, i27 %exp_Z1, i32 9, i32 26

]]></Node>
<StgValue><ssdm name="exp_Z1_hi"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry_ifconv:260 %add_ln616 = add i27 %exp_Z1, i27 4

]]></Node>
<StgValue><ssdm name="add_ln616"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="36" op_0_bw="18">
<![CDATA[
entry_ifconv:261 %zext_ln616 = zext i18 %exp_Z1_hi

]]></Node>
<StgValue><ssdm name="zext_ln616"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="36" op_0_bw="18">
<![CDATA[
entry_ifconv:262 %zext_ln616_1 = zext i18 %exp_Z1P_m_1

]]></Node>
<StgValue><ssdm name="zext_ln616_1"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry_ifconv:263 %mul_ln616 = mul i36 %zext_ln616_1, i36 %zext_ln616

]]></Node>
<StgValue><ssdm name="mul_ln616"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="44" op_0_bw="44" op_1_bw="27" op_2_bw="17">
<![CDATA[
entry_ifconv:264 %shl_ln4 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i27.i17, i27 %add_ln616, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="44" op_0_bw="36">
<![CDATA[
entry_ifconv:265 %zext_ln616_2 = zext i36 %mul_ln616

]]></Node>
<StgValue><ssdm name="zext_ln616_2"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry_ifconv:266 %add_ln616_1 = add i44 %shl_ln4, i44 %zext_ln616_2

]]></Node>
<StgValue><ssdm name="add_ln616_1"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="44" op_2_bw="32">
<![CDATA[
entry_ifconv:267 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %add_ln616_1, i32 43

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:268 %r_exp_1 = add i10 %r_exp, i10 1023

]]></Node>
<StgValue><ssdm name="r_exp_1"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:269 %r_exp_2 = select i1 %tmp_14, i10 %r_exp, i10 %r_exp_1

]]></Node>
<StgValue><ssdm name="r_exp_2"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:272 %and_ln628 = and i1 %icmp_ln422, i1 %icmp_ln628

]]></Node>
<StgValue><ssdm name="and_ln628"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="3" op_0_bw="3" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:273 %tmp_15 = partselect i3 @_ssdm_op_PartSelect.i3.i10.i32.i32, i10 %r_exp_2, i32 7, i32 9

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:274 %icmp_ln628_1 = icmp_sgt  i3 %tmp_15, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln628_1"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:275 %or_ln628 = or i1 %and_ln628, i1 %icmp_ln628_1

]]></Node>
<StgValue><ssdm name="or_ln628"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:277 %icmp_ln645 = icmp_slt  i10 %r_exp_2, i10 898

]]></Node>
<StgValue><ssdm name="icmp_ln645"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="23" op_0_bw="23" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:278 %tmp_11 = partselect i23 @_ssdm_op_PartSelect.i23.i44.i32.i32, i44 %add_ln616_1, i32 20, i32 42

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="23" op_0_bw="23" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:279 %tmp_12 = partselect i23 @_ssdm_op_PartSelect.i23.i44.i32.i32, i44 %add_ln616_1, i32 19, i32 41

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
entry_ifconv:280 %out_sig = select i1 %tmp_14, i23 %tmp_11, i23 %tmp_12

]]></Node>
<StgValue><ssdm name="out_sig"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="10">
<![CDATA[
entry_ifconv:281 %trunc_ln657 = trunc i10 %r_exp_2

]]></Node>
<StgValue><ssdm name="trunc_ln657"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="296" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln293 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln293"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry_ifconv:72 %t = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %r_sign, i31 1065353216

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:73 %bitcast_ln327 = bitcast i32 %t

]]></Node>
<StgValue><ssdm name="bitcast_ln327"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:81 %xor_ln431 = xor i1 %or_ln431_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln431"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:89 %xor_ln438 = xor i1 %or_ln438_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln438"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry_ifconv:90 %t_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %r_sign, i31 2139095040

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:91 %bitcast_ln327_1 = bitcast i32 %t_1

]]></Node>
<StgValue><ssdm name="bitcast_ln327_1"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry_ifconv:212 %t_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %r_sign, i31 0

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:213 %bitcast_ln327_2 = bitcast i32 %t_2

]]></Node>
<StgValue><ssdm name="bitcast_ln327_2"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:282 %out_exp = add i8 %trunc_ln657, i8 127

]]></Node>
<StgValue><ssdm name="out_exp"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="8" op_3_bw="23">
<![CDATA[
entry_ifconv:283 %t_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %r_sign, i8 %out_exp, i23 %out_sig

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:284 %bitcast_ln327_3 = bitcast i32 %t_3

]]></Node>
<StgValue><ssdm name="bitcast_ln327_3"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:285 %or_ln386_3 = or i1 %or_ln386_2, i1 %or_ln378_1

]]></Node>
<StgValue><ssdm name="or_ln386_3"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:286 %xor_ln386_1 = xor i1 %or_ln386_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln386_1"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:287 %and_ln342 = and i1 %x_is_n1, i1 %xor_ln386_1

]]></Node>
<StgValue><ssdm name="and_ln342"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:288 %xor_ln386_2 = xor i1 %or_ln378_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln386_2"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:289 %and_ln386_1 = and i1 %or_ln386_2, i1 %xor_ln386_2

]]></Node>
<StgValue><ssdm name="and_ln386_1"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:290 %xor_ln342 = xor i1 %x_is_n1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln342"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:291 %and_ln342_1 = and i1 %xor_ln386_1, i1 %xor_ln342

]]></Node>
<StgValue><ssdm name="and_ln342_1"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:292 %and_ln431_4 = and i1 %and_ln342_1, i1 %or_ln431_2

]]></Node>
<StgValue><ssdm name="and_ln431_4"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:293 %and_ln431_5 = and i1 %and_ln342_1, i1 %xor_ln431

]]></Node>
<StgValue><ssdm name="and_ln431_5"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:294 %and_ln438_4 = and i1 %and_ln431_5, i1 %or_ln438_2

]]></Node>
<StgValue><ssdm name="and_ln438_4"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:295 %and_ln438_5 = and i1 %and_ln431_5, i1 %xor_ln438

]]></Node>
<StgValue><ssdm name="and_ln438_5"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:296 %and_ln628_1 = and i1 %and_ln438_5, i1 %or_ln628

]]></Node>
<StgValue><ssdm name="and_ln628_1"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:297 %and_ln629 = and i1 %and_ln628_1, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="and_ln629"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:298 %xor_ln629 = xor i1 %tmp_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln629"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:299 %and_ln629_1 = and i1 %and_ln628_1, i1 %xor_ln629

]]></Node>
<StgValue><ssdm name="and_ln629_1"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:300 %xor_ln628 = xor i1 %or_ln628, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln628"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:301 %and_ln645 = and i1 %icmp_ln645, i1 %xor_ln628

]]></Node>
<StgValue><ssdm name="and_ln645"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:302 %and_ln645_1 = and i1 %and_ln645, i1 %and_ln438_5

]]></Node>
<StgValue><ssdm name="and_ln645_1"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
entry_ifconv:303 %sel_tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %or_ln378_1, i1 %and_ln342, i1 %and_ln386_1, i1 %and_ln431_4, i1 %and_ln438_4, i1 %and_ln629, i1 %and_ln629_1, i1 %and_ln645_1

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="8" op_6_bw="32" op_7_bw="8" op_8_bw="32" op_9_bw="8" op_10_bw="32" op_11_bw="8" op_12_bw="32" op_13_bw="8" op_14_bw="32" op_15_bw="8" op_16_bw="32" op_17_bw="8" op_18_bw="32" op_19_bw="32" op_20_bw="8">
<![CDATA[
entry_ifconv:304 %retval_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.9float.float.i8, i8 128, i32 1, i8 64, i32 %bitcast_ln327, i8 32, i32 nan, i8 16, i32 %bitcast_ln327_1, i8 8, i32 %bitcast_ln327_2, i8 4, i32 %bitcast_ln327_2, i8 2, i32 %bitcast_ln327_1, i8 1, i32 %bitcast_ln327_2, i8 0, i32 %bitcast_ln327_3, i32 <undef>, i8 %sel_tmp

]]></Node>
<StgValue><ssdm name="retval_2"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32">
<![CDATA[
entry_ifconv:305 %ret_ln661 = ret i32 %retval_2

]]></Node>
<StgValue><ssdm name="ret_ln661"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
