LIBRARY ieee;
USE ieee.std_logic_1164.all ;

ENTITY FullAdd IS
    PORT ( Cin, x, y : IN STD_LOGIC;
        s, Cout : OUT STD_LOGIC );
END FullAdd ;

ARCHITECTURE LogicFunc OF FullAdd IS
BEGIN
    s <= x XOR y XOR Cin;
    Cout <= (x AND y) OR (Cin AND x) OR (Cin AND y);
END LogicFunc;