SystemVerilog clock cycle based stopwatch