-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Tue Mar 15 12:23:53 2022
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_dlconstant_gpio_3_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_3_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1168)
`protect data_block
FHu/1jLZN8LJm7ZS99Tu/YfGMDVoNZE0i1saS/B2fjPk/aFRSVI26loHg4dLpFJEnbGczrgfTt6y
uYm2HQVnX9BAYoaHDhazO2kHSuUA3rwGuJE0OBVTT4zPH5I/tis6tjkRYaMFoluWC5QbMRczlebx
2hs2k1bfdvMnpE/N1cTkBeFXHqzkZCxeuPxI2VdRGHu0tB29zEeCA9awAhNCGrQMwJSxnhvVTzRc
DmkkRPvCUlXSdArihK7GEKzXuWCX+B5b+D/CuP0KyIgojT+49GVlyoyFMeSU9MFNAFZg44AIb0B7
GqZgowdxkuoHEzSX23/xWFC+bJ0UWySd/U1LmumFLtTBzEMFIrvbZZ3NO37jWMmz2BL9BI8Z3z+/
sfVKE43/sql73QptIo6ZbJ5Z87HNRooQZZuoDDdc6phlAVgJ0Jg5ywNqMjR/Ry4X3UMflq4/dQ1o
XLtnKv9YC6+KXDraz7DJGJedgjWc3SkRa22XJgyiqlypPkSoRVSVC5Zl+i2gd1s5P92SzMaMxFuB
Ueo8BQYnW2wJkiP9MHahX6+5R4FpRU+KxzkEo0bwqGnMkT4wk/MNvhy12EBEvIwOZppz10UzZL9p
rqDGfkTw31A3gxLQpFtB2DMiBKpZ8SFV/yXhsReFuG5gcXLkyoxrgtN62IfdepIjKXWqrp54p+CP
Ge3hQIDpXyamqvV132ZyKe6J050K+lR4n1n+TrHfaBMvLD5kaed5ELvcG6NXI4rPzzLDhxuJiloB
RzjjnDelaG8og09bzhvCV2Me2ikOjzJhpAUrfzvdkEruG3HN+uEKEDmZG+tkwY4qVCUERYqE9oHo
sVoPRzPhjLqAACgjm+D3MJ5q1trv7rjf5m/KMrEmoBcCjI2smILtZeiVI2ZjrWyLzjLeeJbGZ469
sNb22naTw/SaGOy1gZKl3CkqHooGqg/9Azd0IPKEGA8FQzn5kQhj687yUQnBd1j09k/2fZDRWqLr
iUaxu4/rakJJ6VRiSw+Rbr191pJn+8YVzmNa0D8N00VlClbPolUw2pO4ZsbAox8Gl0w4l4ZNO9St
cJ4XKX0p/4E+paU1TGhDQ9NKHkvuffuBCQ+1Q/tGeXLTQ7/4lPazOHVPowLLz6ofemj1JnmuXtG5
s2A0M2MjKWifVfYbZDHdpuV1R4/qMOa7eXoPQkrFU7p9VnrtzyhNYYHxTd5CS4KQQUL8I4eRwdA4
D/qob1lOot2dSsaJK3j+kHOzoyj5fAvT0eOooCKdCFa0kxgodvOB+ADZJU9kQMSZvc2dz8xINXrf
Fd9WQvHqCAvo4z6f4ngOyQFu9JUMhy+SYNTlZ/BMy0jrTORlsX4fCmkcEyyDq2vuwS0NhJrIM4YZ
l9lClHEMmtnlNz8cThOKBQyPsudDUZDfMMFzgiZ3ZA+O24OK5N78LGk5r15pZp7GY1+DS7FLAtoP
+cT7NhzyQP1mRT/40K7/Pu48sWXaTJNVAVYLiBiv84gSfhfPGAd/r/fHo6S4jUDEDVPB1OI7yuoB
9be9FoKlZ4UNdA0tgoGFrE0qudmiR40O9yOafw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_dlconstant_gpio_3_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dlconstant,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
