Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Users\MrBigBear\My Documents\GitHub\FPGA-LogiPi\SPI_Slave\clk_wiz_v3_6.v" into library work
Parsing module <clk_wiz_v3_6>.
Analyzing Verilog file "E:\Users\MrBigBear\My Documents\GitHub\FPGA-LogiPi\SPI_Slave\main.v" into library work
Parsing module <slave>.
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <clk_wiz_v3_6>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=8,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=8,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=20,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=40,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=80,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "E:\Users\MrBigBear\My Documents\GitHub\FPGA-LogiPi\SPI_Slave\clk_wiz_v3_6.v" Line 129: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Users\MrBigBear\My Documents\GitHub\FPGA-LogiPi\SPI_Slave\clk_wiz_v3_6.v" Line 130: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Users\MrBigBear\My Documents\GitHub\FPGA-LogiPi\SPI_Slave\clk_wiz_v3_6.v" Line 131: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "E:\Users\MrBigBear\My Documents\GitHub\FPGA-LogiPi\SPI_Slave\main.v" Line 115: Assignment to CLK_20 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Users\MrBigBear\My Documents\GitHub\FPGA-LogiPi\SPI_Slave\main.v" Line 116: Assignment to CLK_10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Users\MrBigBear\My Documents\GitHub\FPGA-LogiPi\SPI_Slave\main.v" Line 117: Assignment to CLK_5 ignored, since the identifier is never used

Elaborating module <slave>.
WARNING:HDLCompiler:413 - "E:\Users\MrBigBear\My Documents\GitHub\FPGA-LogiPi\SPI_Slave\main.v" Line 38: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:\Users\MrBigBear\My Documents\GitHub\FPGA-LogiPi\SPI_Slave\main.v" Line 63: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:\Users\MrBigBear\My Documents\GitHub\FPGA-LogiPi\SPI_Slave\main.v" Line 137: Result of 23-bit expression is truncated to fit in 22-bit target.
WARNING:HDLCompiler:413 - "E:\Users\MrBigBear\My Documents\GitHub\FPGA-LogiPi\SPI_Slave\main.v" Line 141: Result of 13-bit expression is truncated to fit in 12-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "E:\Users\MrBigBear\My Documents\GitHub\FPGA-LogiPi\SPI_Slave\main.v".
INFO:Xst:3210 - "E:\Users\MrBigBear\My Documents\GitHub\FPGA-LogiPi\SPI_Slave\main.v" line 110: Output port <CLK_OUT2> of the instance <clknetwork> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Users\MrBigBear\My Documents\GitHub\FPGA-LogiPi\SPI_Slave\main.v" line 110: Output port <CLK_OUT3> of the instance <clknetwork> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Users\MrBigBear\My Documents\GitHub\FPGA-LogiPi\SPI_Slave\main.v" line 110: Output port <CLK_OUT4> of the instance <clknetwork> is unconnected or connected to loadless signal.
    Found 12-bit register for signal <cnt_slow>.
    Found 22-bit register for signal <cnt>.
    Found 22-bit adder for signal <cnt[21]_GND_1_o_add_1_OUT> created at line 137.
    Found 12-bit adder for signal <cnt_slow[11]_GND_1_o_add_5_OUT> created at line 141.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <main> synthesized.

Synthesizing Unit <clk_wiz_v3_6>.
    Related source file is "E:\Users\MrBigBear\My Documents\GitHub\FPGA-LogiPi\SPI_Slave\clk_wiz_v3_6.v".
    Summary:
	no macro.
Unit <clk_wiz_v3_6> synthesized.

Synthesizing Unit <slave>.
    Related source file is "E:\Users\MrBigBear\My Documents\GitHub\FPGA-LogiPi\SPI_Slave\main.v".
    Found 5-bit register for signal <ocounter>.
    Found 16-bit register for signal <data_out>.
    Found 1-bit register for signal <data_out[15]_SCK_DFF_23_q>.
    Found 1-bit register for signal <CSbar_SCK_DFF_24>.
    Found 5-bit register for signal <icounter>.
    Found 1-bit register for signal <finished<1>>.
    Found 16-bit register for signal <data_in>.
    Found 2-bit register for signal <LEDS>.
    Found 1-bit register for signal <finished<0>>.
    Found 5-bit adder for signal <ocounter[4]_GND_6_o_add_1_OUT> created at line 38.
    Found 5-bit adder for signal <icounter[4]_GND_6_o_add_9_OUT> created at line 63.
    Found 1-bit tristate buffer for signal <MISO> created at line 23
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <slave> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 12-bit adder                                          : 1
 22-bit adder                                          : 1
 5-bit adder                                           : 2
# Registers                                            : 11
 1-bit register                                        : 4
 12-bit register                                       : 1
 16-bit register                                       : 2
 2-bit register                                        : 1
 22-bit register                                       : 1
 5-bit register                                        : 2
# Multiplexers                                         : 1
 16-bit 2-to-1 multiplexer                             : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <SPI_SLAVE_INSTANT>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <SPI_SLAVE_INSTANT>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <SPI_SLAVE_INSTANT>.

Synthesizing (advanced) Unit <main>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <cnt_slow>: 1 register on signal <cnt_slow>.
Unit <main> synthesized (advanced).

Synthesizing (advanced) Unit <slave>.
The following registers are absorbed into counter <icounter>: 1 register on signal <icounter>.
The following registers are absorbed into counter <ocounter>: 1 register on signal <ocounter>.
Unit <slave> synthesized (advanced).
WARNING:Xst:2677 - Node <data_in_13> of sequential type is unconnected in block <slave>.
WARNING:Xst:2677 - Node <data_in_14> of sequential type is unconnected in block <slave>.
WARNING:Xst:2677 - Node <data_in_15> of sequential type is unconnected in block <slave>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 12-bit up counter                                     : 1
 22-bit up counter                                     : 1
 5-bit up counter                                      : 2
# Registers                                            : 35
 Flip-Flops                                            : 35
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance clknetwork/pll_base_inst in unit clknetwork/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 1.

Final Macro Processing ...

Processing Unit <main> :
	Found 2-bit shift register for signal <SPI_SLAVE_INSTANT/data_in_12>.
	Found 7-bit shift register for signal <SPI_SLAVE_INSTANT/data_in_7>.
Unit <main> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 70
 Flip-Flops                                            : 70
# Shift Registers                                      : 2
 2-bit shift register                                  : 1
 7-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 134
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 32
#      LUT2                        : 6
#      LUT3                        : 17
#      LUT4                        : 2
#      LUT5                        : 2
#      MUXCY                       : 32
#      VCC                         : 1
#      XORCY                       : 34
# FlipFlops/Latches                : 71
#      FD                          : 15
#      FDE                         : 21
#      FDR                         : 24
#      FDRE                        : 11
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 6
#      BUFG                        : 5
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 2
#      OBUFT                       : 1
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              71  out of  11440     0%  
 Number of Slice LUTs:                   68  out of   5720     1%  
    Number used as Logic:                66  out of   5720     1%  
    Number used as Memory:                2  out of   1440     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     73
   Number with an unused Flip Flop:       2  out of     73     2%  
   Number with an unused LUT:             5  out of     73     6%  
   Number of fully used LUT-FF pairs:    66  out of     73    90%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                   7  out of    102     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clknetwork/pll_base_inst/CLKOUT0   | BUFG                   | 22    |
cnt_21                             | NONE(cnt_slow_0)       | 12    |
PMOD1<3>                           | BUFGP                  | 39    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.988ns (Maximum Frequency: 334.672MHz)
   Minimum input arrival time before clock: 4.672ns
   Maximum output required time after clock: 5.054ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clknetwork/pll_base_inst/CLKOUT0'
  Clock period: 2.572ns (frequency: 388.772MHz)
  Total number of paths / destination ports: 275 / 44
-------------------------------------------------------------------------
Delay:               2.572ns (Levels of Logic = 2)
  Source:            cnt_21 (FF)
  Destination:       cnt_21 (FF)
  Source Clock:      clknetwork/pll_base_inst/CLKOUT0 rising
  Destination Clock: clknetwork/pll_base_inst/CLKOUT0 rising

  Data Path: cnt_21 to cnt_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             35   0.525   1.570  cnt_21 (cnt_21)
     LUT1:I0->O            0   0.254   0.000  Mcount_cnt_xor<21>_rt (Mcount_cnt_xor<21>_rt)
     XORCY:LI->O           1   0.149   0.000  Mcount_cnt_xor<21> (Result<21>)
     FDR:D                     0.074          cnt_21
    ----------------------------------------
    Total                      2.572ns (1.002ns logic, 1.570ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cnt_21'
  Clock period: 2.233ns (frequency: 447.928MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               2.233ns (Levels of Logic = 13)
  Source:            cnt_slow_0 (FF)
  Destination:       cnt_slow_11 (FF)
  Source Clock:      cnt_21 rising
  Destination Clock: cnt_21 rising

  Data Path: cnt_slow_0 to cnt_slow_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  cnt_slow_0 (cnt_slow_0)
     INV:I->O              1   0.255   0.000  Mcount_cnt_slow_lut<0>_INV_0 (Mcount_cnt_slow_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcount_cnt_slow_cy<0> (Mcount_cnt_slow_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_cnt_slow_cy<1> (Mcount_cnt_slow_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_cnt_slow_cy<2> (Mcount_cnt_slow_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_cnt_slow_cy<3> (Mcount_cnt_slow_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_cnt_slow_cy<4> (Mcount_cnt_slow_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_cnt_slow_cy<5> (Mcount_cnt_slow_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_cnt_slow_cy<6> (Mcount_cnt_slow_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_cnt_slow_cy<7> (Mcount_cnt_slow_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_cnt_slow_cy<8> (Mcount_cnt_slow_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_cnt_slow_cy<9> (Mcount_cnt_slow_cy<9>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_cnt_slow_cy<10> (Mcount_cnt_slow_cy<10>)
     XORCY:CI->O           1   0.206   0.000  Mcount_cnt_slow_xor<11> (Result<11>1)
     FD:D                      0.074          cnt_slow_11
    ----------------------------------------
    Total                      2.233ns (1.508ns logic, 0.725ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PMOD1<3>'
  Clock period: 2.988ns (frequency: 334.672MHz)
  Total number of paths / destination ports: 96 / 71
-------------------------------------------------------------------------
Delay:               2.988ns (Levels of Logic = 1)
  Source:            SPI_SLAVE_INSTANT/finished_0 (FF)
  Destination:       SPI_SLAVE_INSTANT/data_out_15 (FF)
  Source Clock:      PMOD1<3> rising
  Destination Clock: PMOD1<3> rising

  Data Path: SPI_SLAVE_INSTANT/finished_0 to SPI_SLAVE_INSTANT/data_out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   0.726  SPI_SLAVE_INSTANT/finished_0 (SPI_SLAVE_INSTANT/finished_0)
     LUT2:I1->O           16   0.254   1.181  SPI_SLAVE_INSTANT/_n0053_inv1 (SPI_SLAVE_INSTANT/_n0053_inv)
     FDE:CE                    0.302          SPI_SLAVE_INSTANT/data_out_0
    ----------------------------------------
    Total                      2.988ns (1.081ns logic, 1.907ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PMOD1<3>'
  Total number of paths / destination ports: 53 / 53
-------------------------------------------------------------------------
Offset:              4.672ns (Levels of Logic = 2)
  Source:            PMOD1<2> (PAD)
  Destination:       SPI_SLAVE_INSTANT/data_out_15 (FF)
  Destination Clock: PMOD1<3> rising

  Data Path: PMOD1<2> to SPI_SLAVE_INSTANT/data_out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            31   1.328   1.611  PMOD1_2_IBUF (PMOD1_2_IBUF)
     LUT2:I0->O           16   0.250   1.181  SPI_SLAVE_INSTANT/_n0053_inv1 (SPI_SLAVE_INSTANT/_n0053_inv)
     FDE:CE                    0.302          SPI_SLAVE_INSTANT/data_out_0
    ----------------------------------------
    Total                      4.672ns (1.880ns logic, 2.792ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PMOD1<3>'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              5.054ns (Levels of Logic = 2)
  Source:            SPI_SLAVE_INSTANT/CSbar_SCK_DFF_24 (FF)
  Destination:       PMOD1<1> (PAD)
  Source Clock:      PMOD1<3> rising

  Data Path: SPI_SLAVE_INSTANT/CSbar_SCK_DFF_24 to PMOD1<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.525   0.681  SPI_SLAVE_INSTANT/CSbar_SCK_DFF_24 (SPI_SLAVE_INSTANT/CSbar_SCK_DFF_24)
     INV:I->O              1   0.255   0.681  SPI_SLAVE_INSTANT/CSbar_SCK_DFF_24_inv1_INV_0 (SPI_SLAVE_INSTANT/CSbar_SCK_DFF_24_inv)
     OBUFT:T->O                2.912          PMOD1_1_OBUFT (PMOD1<1>)
    ----------------------------------------
    Total                      5.054ns (3.692ns logic, 1.362ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock PMOD1<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PMOD1<3>       |    2.988|         |         |         |
cnt_21         |    1.579|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clknetwork/pll_base_inst/CLKOUT0
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
clknetwork/pll_base_inst/CLKOUT0|    2.572|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cnt_21
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cnt_21         |    2.233|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.67 secs
 
--> 

Total memory usage is 260268 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    5 (   0 filtered)

