`timescale 1ns / 1ps

module fb_ram #(
    parameter integer DEPTH  = 256,
    parameter integer ADDR_WIDTH = 8
)(
    input wire clk_a,
    input wire  we_a,
    input wire [ADDR_WIDTH-1:0] addr_a,
    input wire [7:0]  data_in_a,

    input wire clk_b,
    input wire [ADDR_WIDTH-1:0]  addr_b,
    output reg [7:0] data_out_b
);

    reg [7:0] mem [0:DEPTH-1];

    always @(posedge clk_a) begin
        if (we_a) begin
            mem[addr_a] <=  data_in_a;
        end
    end

    always @(posedge clk_b) begin
        data_out_b <=  mem[addr_b];
    end

endmodule
