// Seed: 713939558
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    output wire id_2,
    output wor id_3
);
  assign id_2 = id_1;
  assign id_2 = id_1 && 1 == 1;
endmodule
module module_1 (
    input wire  id_0,
    input tri0  id_1,
    input tri   id_2,
    input uwire id_3,
    input tri1  id_4,
    input tri   id_5
);
  logic [7:0] id_7;
  tri0 id_8;
  assign id_7[1'b0] = id_1;
  always @(posedge id_0 or 1) $display(1, id_5);
  assign id_8 = id_2;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_8,
      id_8
  );
  assign modCall_1.id_1 = 0;
  tri1 id_9 = 1, id_10;
  assign id_10 = id_4;
  wire id_11;
  wand id_12 = 1'b0 * 1;
  assign id_11 = id_8;
endmodule
