<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <meta name="author" content="Minh Luu" />
  <title>Minh Luu - About me</title>
  <link rel="stylesheet" href="src/reset.css" />
  <link rel="stylesheet" href="src/index.css" />
</head>
<body>
<table class="header">
  <tr>
    <td colspan="2" rowspan="2" class="width-auto">
      <h1 class="title">Minh Luu</h1>
      <span class="subtitle">Digital Design • Embedded Linux</span>
    </td>
    <th>Since</th>
    <td class="width-min">2024</td>
  </tr>
  <tr>
    <th>Updated</th>
    <td class="width-min"><time style="white-space: pre;">07/2025</time></td>
  </tr>
  <tr>
    <th class="width-min">Contact</th>
    <td class="width-auto"><a href="mailto:minhluu2711@gmail.com"><cite>Email</cite></a></td>
    <td colspan="2" style="text-align: center;">
    <a href="https://github.com/minhhluu"><strong>GITHUB</strong></a>
  </tr>
</table>

<nav id="TOC" role="doc-toc">
<h2 id="toc-title">Contents</h2>
<ul class="incremental">
  <li><a href="#summary">Summary</a></li>
  <li><a href="#skills">Technical Skills</a></li>
  <li><a href="#projects">Projects</a></li>
  <li><a href="#education">Education</a></li>
</ul>
</nav>

<h2 id="summary">Summary</h2>
<p>Digital Hardware Engineer with hands-on experience in RTL design, IP core development, and FPGA prototyping.
Enjoys building systems from transistor-level layouts to digital integration. Skilled in Verilog, C, and EDA tools.
</p>

<!-- <h2 id="skills">Technical Skills</h2>
<ul class="incremental">
  <li>Languages: Verilog, C, Assembly, Python</li>
  <li>Tools: LTSpice, Microwind, GTKWave, Quartus, Vivado, Scilab</li>
  <li>Design Areas: RTL Design, Analog Simulation, FPGA Prototyping, Digital Layout</li>
  <li>Boards: Altera DE2, Zynq-7000</li>
</ul> -->

<h2 id="skills">Technical Skills</h2>
<ul class="tree">
  <li>
    <p style="margin: 0;"><strong>/dev/nvme0n1p2</strong></p>
    <ul class="incremental">
      <li>Languages
        <ul class="incremental">
          <li>Verilog</li>
          <li>C</li>
          <li>Assembly</li>
          <li>Python</li>
        </ul>
      </li>
      <li>Tools
        <ul class="incremental">
          <li>LTSpice</li>
          <li>Microwind</li>
          <li>GTKWave</li>
          <li>Quartus</li>
          <li>Vivado</li>
          <li>Scilab</li>
        </ul>
      </li>
      <li>Design Areas
        <ul class="incremental">
          <li>RTL Design</li>
          <li>Analog Simulation</li>
          <li>FPGA Prototyping</li>
          <li>Digital Layout</li>
        </ul>
      </li>
      <li>Boards
        <ul class="incremental">
          <li>Altera DE2</li>
          <li>Zynq-7000</li>
        </ul>
      </li>
    </ul>
  </li>
</ul>

<h2 id="projects">Projects</h2>
<details><summary> Serial Protocols: I2C, UART, 1-Wire & FSM Control (Verilog)</summary><p>Integrated with temperature sensors and LCD, deployed on Altera DE2 FPGA.</p></details>
<details><summary> 4-bit ALU in Verilog (Vivado, GTKWave)</summary><p>Designed and verified a modular ALU supporting ADD, SUB, AND, OR operations. Simulated waveforms and deployed on Basys3 Xilinx board.</p></details>
<details><summary> CMOS NAND/NOR, Half-Adder Layout (Microwind)</summary><p>Created layout and analyzed sizing, area, and logical correctness.</p></details>
<details><summary> 6T SRAM Cell Design (LTSpice)</summary><p>Simulated stability and performance of 6T SRAM under read/write operations.</p></details>
<details><summary> 8086-microprocessor Assembly Programming</summary><p>Wrote 8-bit multiplication, 16-bit addition/subtraction routines using registers and memory.</p></details>
<details><summary> Signal Modulation Techniques (SciLab)</summary><p>Explored and simulated <strong>Analog, Frequency, and Digital Modulation</strong> schemes using SciLab. Demonstrated signal transformation and spectrum analysis.</p></details>
<details><summary> Op-Amp Band-Pass Filter (LTSpice)</summary><p>Designed and simulated active filter using 741 Op-Amp. Verified frequency response via AC analysis.</p></details>
<details><summary> RFID-RC522 & PWM Servo Module Integration</summary><p>Designed a toll station management system using the RFID-RC522 module on ESP32, programmed via Arduino IDE. Data was transmitted to the cloud using the Blynk IoT platform.</p></details>

<h2 id="education">Education</h2>

<p><strong>B.Eng in Chip Design – FPT University (GPA 3.5/4.0)</strong></p>
</br>
<hr>
© 2025 Minh Luu
<p> The Monospace Web by <a href="https://github.com/owickstrom/the-monospace-web">Oskar Wickström</a></p>
<div class="debug-grid"></div>
<script src="src/index.js"></script>
</body>
</html>
