1. In switch_top, when instantiating reg_top, 9th argument doesn't match with the argument from reg_top. (port_out vs reg_data2port_out)
2. In reg_top, ack has random x values for one clock.
3. In reg_top and reg_decoder, wr_en has different sizes (8 and 1).