

================================================================
== Vivado HLS Report for 'image_filter_Dilate_0_0_1080_1920_s'
================================================================
* Date:           Wed Dec 14 21:10:00 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        prj
* Solution:       pynq_solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      5.77|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  202|  2090426|  202|  2090426|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |               |    Latency    | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   | min |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |- Loop 1       |    0|        0|          1|          -|          -|          1|    no    |
        |- loop_height  |  200|  2090424| 20 ~ 1932 |          -|          -| 10 ~ 1082 |    no    |
        | + loop_width  |   17|     1929|          9|          1|          1| 10 ~ 1922 |    yes   |
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    353|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     48|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     43|
|Register         |        -|      -|     293|     18|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      0|     293|    462|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+-------+---+----+
    |              Instance              |             Module             | BRAM_18K| DSP48E| FF| LUT|
    +------------------------------------+--------------------------------+---------+-------+---+----+
    |image_filter_mux_3to1_sel2_8_1_U36  |image_filter_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |image_filter_mux_3to1_sel2_8_1_U37  |image_filter_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |image_filter_mux_3to1_sel2_8_1_U38  |image_filter_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |image_filter_mux_3to1_sel2_8_1_U39  |image_filter_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |image_filter_mux_3to1_sel2_8_1_U40  |image_filter_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    |image_filter_mux_3to1_sel2_8_1_U41  |image_filter_mux_3to1_sel2_8_1  |        0|      0|  0|   8|
    +------------------------------------+--------------------------------+---------+-------+---+----+
    |Total                               |                                |        0|      0|  0|  48|
    +------------------------------------+--------------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+---------------------------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |                 Module                | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |image_filter_FAST_t_opr_k_buf_val_0_V  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_4_U  |image_filter_FAST_t_opr_k_buf_val_0_V  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_5_U  |image_filter_FAST_t_opr_k_buf_val_0_V  |        1|  0|   0|  1920|    8|     1|        15360|
    +-----------------+---------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                                       |        3|  0|   0|  5760|   24|     3|        46080|
    +-----------------+---------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_468_p2                     |     +    |      0|  0|  12|           2|          12|
    |i_V_fu_298_p2                           |     +    |      0|  0|  11|          11|           1|
    |j_V_fu_446_p2                           |     +    |      0|  0|  11|          11|           1|
    |p_assign_2_fu_275_p2                    |     +    |      0|  0|  11|           2|          11|
    |p_assign_4_1_i_fu_383_p2                |     +    |      0|  0|  12|          12|           3|
    |p_assign_4_2_i_fu_410_p2                |     +    |      0|  0|  12|          12|           3|
    |tmp_219_i_fu_348_p2                     |     +    |      0|  0|  12|          12|           2|
    |tmp_35_i_fu_266_p2                      |     +    |      0|  0|  11|           2|          11|
    |tmp_s_fu_284_p2                         |     +    |      0|  0|  11|           2|          11|
    |widthloop_fu_261_p2                     |     +    |      0|  0|  11|           2|          11|
    |col_assign_1_fu_537_p2                  |     -    |      0|  0|   2|           2|           2|
    |row_assign_7_1_t_i_fu_405_p2            |     -    |      0|  0|   2|           2|           2|
    |row_assign_7_2_t_i_fu_432_p2            |     -    |      0|  0|   2|           2|           2|
    |tmp_63_fu_377_p2                        |     -    |      0|  0|   2|           2|           2|
    |ap_sig_168                              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_762                              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_763                              |    and   |      0|  0|   1|           1|           1|
    |ap_sig_765                              |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_i_i_fu_504_p2                 |    and   |      0|  0|   1|           1|           1|
    |or_cond_i_i_i_i_fu_493_p2               |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_293_p2                     |   icmp   |      0|  0|   4|          11|          11|
    |exitcond_fu_441_p2                      |   icmp   |      0|  0|   4|          11|          11|
    |icmp2_fu_462_p2                         |   icmp   |      0|  0|   4|          10|           1|
    |icmp_fu_325_p2                          |   icmp   |      0|  0|   4|          10|           1|
    |tmp_194_2_i_fu_337_p2                   |   icmp   |      0|  0|   4|          11|           1|
    |tmp_194_i_fu_331_p2                     |   icmp   |      0|  0|   4|          11|           1|
    |tmp_216_i_fu_343_p2                     |   icmp   |      0|  0|   4|          11|          11|
    |tmp_221_1_i_fu_389_p2                   |   icmp   |      0|  0|   5|          12|          12|
    |tmp_221_2_i_fu_416_p2                   |   icmp   |      0|  0|   5|          12|          12|
    |tmp_221_i_fu_354_p2                     |   icmp   |      0|  0|   5|          12|          12|
    |tmp_240_0_1_i_fu_675_p2                 |   icmp   |      0|  0|   3|           8|           8|
    |tmp_240_0_2_i_fu_689_p2                 |   icmp   |      0|  0|   3|           8|           8|
    |tmp_240_1_1_i_fu_745_p2                 |   icmp   |      0|  0|   3|           8|           8|
    |tmp_240_1_2_i_fu_755_p2                 |   icmp   |      0|  0|   3|           8|           8|
    |tmp_240_1_i_fu_719_p2                   |   icmp   |      0|  0|   3|           8|           8|
    |tmp_240_2_1_i_fu_797_p2                 |   icmp   |      0|  0|   3|           8|           8|
    |tmp_240_2_2_i_fu_807_p2                 |   icmp   |      0|  0|   3|           8|           8|
    |tmp_240_2_i_fu_771_p2                   |   icmp   |      0|  0|   3|           8|           8|
    |tmp_38_i_fu_304_p2                      |   icmp   |      0|  0|   4|          11|          11|
    |tmp_43_i_fu_488_p2                      |   icmp   |      0|  0|   5|          12|          12|
    |ap_sig_164                              |    or    |      0|  0|   1|           1|           1|
    |ap_sig_89                               |    or    |      0|  0|   1|           1|           1|
    |brmerge_i_fu_499_p2                     |    or    |      0|  0|   1|           1|           1|
    |col_buf_0_val_0_0_fu_569_p3             |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_587_p3             |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_605_p3             |  select  |      0|  0|   8|           1|           8|
    |p_assign_1_fu_519_p3                    |  select  |      0|  0|  11|           1|           1|
    |p_dst_data_stream_V_din                 |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_val_0_0_fu_635_p3      |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_val_1_0_fu_649_p3      |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_val_2_0_fu_663_p3      |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_i_1_0_1_i_fu_681_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_i_1_0_2_i_fu_714_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_i_1_1_1_i_fu_749_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_i_1_1_2_i_fu_766_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_i_1_1_i_fu_725_p3    |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_i_1_2_1_i_fu_801_p3  |  select  |      0|  0|   8|           1|           8|
    |temp_0_i_i_i_059_i_i_1_2_i_fu_777_p3    |  select  |      0|  0|   8|           1|           8|
    |tmp_20_fu_398_p3                        |  select  |      0|  0|   2|           1|           2|
    |tmp_21_fu_425_p3                        |  select  |      0|  0|   2|           1|           2|
    |tmp_62_fu_369_p3                        |  select  |      0|  0|   2|           1|           2|
    |x_fu_526_p3                             |  select  |      0|  0|  11|           1|          11|
    |rev_fu_482_p2                           |    xor   |      0|  0|   2|           1|           2|
    |tmp_159_not_i_fu_309_p2                 |    xor   |      0|  0|   2|           1|           2|
    |tmp_24_i_fu_255_p2                      |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                   |          |      0|  0| 353|         305|         379|
    +----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   1|          6|    1|          6|
    |ap_reg_ppiten_pp0_it8      |   1|          2|    1|          2|
    |k_buf_0_val_4_d1           |   8|          3|    8|         24|
    |k_buf_0_val_5_d1           |   8|          3|    8|         24|
    |p_014_0_i_i_i_reg_225      |  11|          2|   11|         22|
    |p_027_0_i_i_i_reg_236      |  11|          2|   11|         22|
    |p_dst_data_stream_V_blk_n  |   1|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   1|          2|    1|          2|
    |tmp_23_i_reg_214           |   1|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  43|         24|   43|        106|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ImagLoc_x_reg_1002                               |  12|   0|   12|          0|
    |ap_CS_fsm                                        |   5|   0|    5|          0|
    |ap_done_reg                                      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                            |   1|   0|    1|          0|
    |ap_reg_ppstg_brmerge_i_reg_1013_pp0_iter1        |   1|   0|    1|          0|
    |ap_reg_ppstg_or_cond_i_i_i_i_reg_1008_pp0_iter1  |   1|   0|    1|          0|
    |brmerge_i_reg_1013                               |   1|   0|    1|          0|
    |col_assign_1_reg_1024                            |   2|   0|    2|          0|
    |col_buf_0_val_0_0_reg_1049                       |   8|   0|    8|          0|
    |col_buf_0_val_1_0_reg_1057                       |   8|   0|    8|          0|
    |col_buf_0_val_2_0_reg_1065                       |   8|   0|    8|          0|
    |exitcond_reg_993                                 |   1|   0|    1|          0|
    |i_V_reg_944                                      |  11|   0|   11|          0|
    |icmp_reg_958                                     |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1031                      |  11|   0|   11|          0|
    |k_buf_0_val_4_addr_reg_1037                      |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_1043                      |  11|   0|   11|          0|
    |or_cond_i_i_i_i_reg_1008                         |   1|   0|    1|          0|
    |or_cond_i_i_i_reg_1020                           |   1|   0|    1|          0|
    |p_014_0_i_i_i_reg_225                            |  11|   0|   11|          0|
    |p_027_0_i_i_i_reg_236                            |  11|   0|   11|          0|
    |right_border_buf_0_val_0_0_fu_130                |   8|   0|    8|          0|
    |right_border_buf_0_val_1_0_fu_138                |   8|   0|    8|          0|
    |right_border_buf_0_val_2_0_fu_134                |   8|   0|    8|          0|
    |row_assign_7_1_t_i_reg_983                       |   2|   0|    2|          0|
    |row_assign_7_2_t_i_reg_988                       |   2|   0|    2|          0|
    |src_kernel_win_0_val_0_0_reg_1073                |   8|   0|    8|          0|
    |src_kernel_win_0_val_0_1_1_fu_110                |   8|   0|    8|          0|
    |src_kernel_win_0_val_0_1_fu_106                  |   8|   0|    8|          0|
    |src_kernel_win_0_val_0_1_lo_reg_1124             |   8|   0|    8|          0|
    |src_kernel_win_0_val_1_0_reg_1080                |   8|   0|    8|          0|
    |src_kernel_win_0_val_1_1_1_fu_118                |   8|   0|    8|          0|
    |src_kernel_win_0_val_1_1_fu_114                  |   8|   0|    8|          0|
    |src_kernel_win_0_val_1_1_lo_reg_1102             |   8|   0|    8|          0|
    |src_kernel_win_0_val_2_0_reg_1087                |   8|   0|    8|          0|
    |src_kernel_win_0_val_2_1_1_fu_126                |   8|   0|    8|          0|
    |src_kernel_win_0_val_2_1_fu_122                  |   8|   0|    8|          0|
    |temp_0_i_i_i_059_i_i_1_0_1_i_reg_1092            |   8|   0|    8|          0|
    |temp_0_i_i_i_059_i_i_1_1_1_i_reg_1114            |   8|   0|    8|          0|
    |temp_0_i_i_i_059_i_i_1_1_i_reg_1108              |   8|   0|    8|          0|
    |temp_0_i_i_i_059_i_i_1_2_1_i_reg_1136            |   8|   0|    8|          0|
    |temp_0_i_i_i_059_i_i_1_2_i_reg_1130              |   8|   0|    8|          0|
    |tmp_159_not_i_reg_953                            |   1|   0|    1|          0|
    |tmp_194_2_i_reg_967                              |   1|   0|    1|          0|
    |tmp_194_i_reg_963                                |   1|   0|    1|          0|
    |tmp_216_i_reg_971                                |   1|   0|    1|          0|
    |tmp_23_i_reg_214                                 |   1|   0|    1|          0|
    |tmp_240_0_2_i_reg_1097                           |   1|   0|    1|          0|
    |tmp_240_1_2_i_reg_1119                           |   1|   0|    1|          0|
    |tmp_240_2_2_i_reg_1141                           |   1|   0|    1|          0|
    |tmp_38_i_reg_949                                 |   1|   0|    1|          0|
    |tmp_63_reg_978                                   |   2|   0|    2|          0|
    |exitcond_reg_993                                 |   0|   1|    1|          0|
    |or_cond_i_i_i_reg_1020                           |   0|   1|    1|          0|
    |src_kernel_win_0_val_0_0_reg_1073                |   0|   8|    8|          0|
    |src_kernel_win_0_val_1_0_reg_1080                |   0|   8|    8|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 293|  18|  311|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | image_filter_Dilate<0, 0, 1080, 1920> | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | image_filter_Dilate<0, 0, 1080, 1920> | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | image_filter_Dilate<0, 0, 1080, 1920> | return value |
|ap_done                      | out |    1| ap_ctrl_hs | image_filter_Dilate<0, 0, 1080, 1920> | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs | image_filter_Dilate<0, 0, 1080, 1920> | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | image_filter_Dilate<0, 0, 1080, 1920> | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | image_filter_Dilate<0, 0, 1080, 1920> | return value |
|rows                         |  in |   11|  ap_stable |                  rows                 |    scalar    |
|cols                         |  in |   11|  ap_stable |                  cols                 |    scalar    |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  |          p_src_data_stream_V          |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  |          p_src_data_stream_V          |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  |          p_src_data_stream_V          |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  |          p_dst_data_stream_V          |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  |          p_dst_data_stream_V          |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  |          p_dst_data_stream_V          |    pointer   |
+-----------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 1
  Pipeline-0: II = 1, D = 9, States = { 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (tmp_23_i)
	3  / (!tmp_23_i)
3 --> 
	4  / (!exitcond1)
4 --> 
	13  / (exitcond)
	5  / (!exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	4  / true
13 --> 
	3  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_14 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_15 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: cols_read [1/1] 0.00ns
entry:2  %cols_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %cols)

ST_1: rows_read [1/1] 0.00ns
entry:3  %rows_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %rows)

ST_1: k_buf_0_val_3 [1/1] 2.71ns
entry:4  %k_buf_0_val_3 = alloca [1920 x i8], align 1

ST_1: k_buf_0_val_4 [1/1] 2.71ns
entry:5  %k_buf_0_val_4 = alloca [1920 x i8], align 1

ST_1: k_buf_0_val_5 [1/1] 2.71ns
entry:6  %k_buf_0_val_5 = alloca [1920 x i8], align 1

ST_1: stg_21 [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i11 %cols, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_22 [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(i11 %rows, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: rows_assign_cast_i_cast [1/1] 0.00ns
entry:9  %rows_assign_cast_i_cast = zext i11 %rows_read to i12

ST_1: cols_assign_cast_i_cast [1/1] 0.00ns
entry:10  %cols_assign_cast_i_cast = zext i11 %cols_read to i12

ST_1: stg_25 [1/1] 1.57ns
entry:11  br label %arrayctor.loop1.i.i.i


 <State 2>: 1.84ns
ST_2: tmp_23_i [1/1] 0.00ns
arrayctor.loop1.i.i.i:0  %tmp_23_i = phi i1 [ %tmp_24_i, %arrayctor.loop1.i.i.i ], [ false, %entry ]

ST_2: tmp_24_i [1/1] 1.37ns
arrayctor.loop1.i.i.i:1  %tmp_24_i = xor i1 %tmp_23_i, true

ST_2: rbegin_i_i_i_i [1/1] 0.00ns
arrayctor.loop1.i.i.i:2  %rbegin_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s) nounwind

ST_2: rend_i_i_i_i [1/1] 0.00ns
arrayctor.loop1.i.i.i:3  %rend_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffer_MD_6_MC_s, i32 %rbegin_i_i_i_i) nounwind

ST_2: stg_30 [1/1] 0.00ns
arrayctor.loop1.i.i.i:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_2: stg_31 [1/1] 0.00ns
arrayctor.loop1.i.i.i:5  br i1 %tmp_23_i, label %arrayctor.loop1.i.i.i, label %._crit_edge.i.i.i.i

ST_2: src_kernel_win_0_val_0_1 [1/1] 0.00ns
._crit_edge.i.i.i.i:0  %src_kernel_win_0_val_0_1 = alloca i8

ST_2: src_kernel_win_0_val_0_1_1 [1/1] 0.00ns
._crit_edge.i.i.i.i:1  %src_kernel_win_0_val_0_1_1 = alloca i8

ST_2: src_kernel_win_0_val_1_1 [1/1] 0.00ns
._crit_edge.i.i.i.i:2  %src_kernel_win_0_val_1_1 = alloca i8

ST_2: src_kernel_win_0_val_1_1_1 [1/1] 0.00ns
._crit_edge.i.i.i.i:3  %src_kernel_win_0_val_1_1_1 = alloca i8

ST_2: src_kernel_win_0_val_2_1 [1/1] 0.00ns
._crit_edge.i.i.i.i:4  %src_kernel_win_0_val_2_1 = alloca i8

ST_2: src_kernel_win_0_val_2_1_1 [1/1] 0.00ns
._crit_edge.i.i.i.i:5  %src_kernel_win_0_val_2_1_1 = alloca i8

ST_2: right_border_buf_0_val_0_0 [1/1] 0.00ns
._crit_edge.i.i.i.i:6  %right_border_buf_0_val_0_0 = alloca i8

ST_2: right_border_buf_0_val_2_0 [1/1] 0.00ns
._crit_edge.i.i.i.i:7  %right_border_buf_0_val_2_0 = alloca i8

ST_2: right_border_buf_0_val_1_0 [1/1] 0.00ns
._crit_edge.i.i.i.i:8  %right_border_buf_0_val_1_0 = alloca i8

ST_2: widthloop [1/1] 1.84ns
._crit_edge.i.i.i.i:9  %widthloop = add i11 2, %cols_read

ST_2: tmp_35_i [1/1] 1.84ns
._crit_edge.i.i.i.i:10  %tmp_35_i = add i11 -1, %cols_read

ST_2: tmp [1/1] 0.00ns
._crit_edge.i.i.i.i:11  %tmp = trunc i11 %tmp_35_i to i2

ST_2: p_assign_2 [1/1] 1.84ns
._crit_edge.i.i.i.i:12  %p_assign_2 = add i11 -1, %rows_read

ST_2: tmp_57 [1/1] 0.00ns
._crit_edge.i.i.i.i:13  %tmp_57 = trunc i11 %p_assign_2 to i2

ST_2: tmp_s [1/1] 1.84ns
._crit_edge.i.i.i.i:14  %tmp_s = add i11 2, %rows_read

ST_2: stg_47 [1/1] 1.57ns
._crit_edge.i.i.i.i:15  br label %0


 <State 3>: 5.35ns
ST_3: p_014_0_i_i_i [1/1] 0.00ns
:0  %p_014_0_i_i_i = phi i11 [ 0, %._crit_edge.i.i.i.i ], [ %i_V, %5 ]

ST_3: tmp_36_cast_i_cast7 [1/1] 0.00ns
:1  %tmp_36_cast_i_cast7 = zext i11 %p_014_0_i_i_i to i12

ST_3: stg_50 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1082, i64 0)

ST_3: exitcond1 [1/1] 2.11ns
:3  %exitcond1 = icmp eq i11 %p_014_0_i_i_i, %tmp_s

ST_3: i_V [1/1] 1.84ns
:4  %i_V = add i11 %p_014_0_i_i_i, 1

ST_3: stg_53 [1/1] 0.00ns
:5  br i1 %exitcond1, label %"Dilate<0, 0, 1080, 1920>.exit", label %1

ST_3: stg_54 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

ST_3: tmp_57_i [1/1] 0.00ns
:1  %tmp_57_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

ST_3: tmp_38_i [1/1] 2.11ns
:2  %tmp_38_i = icmp ult i11 %p_014_0_i_i_i, %rows_read

ST_3: tmp_159_not_i [1/1] 1.37ns
:3  %tmp_159_not_i = xor i1 %tmp_38_i, true

ST_3: tmp_58 [1/1] 0.00ns
:4  %tmp_58 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_014_0_i_i_i, i32 1, i32 10)

ST_3: icmp [1/1] 2.07ns
:5  %icmp = icmp ne i10 %tmp_58, 0

ST_3: tmp_194_i [1/1] 2.11ns
:6  %tmp_194_i = icmp eq i11 %p_014_0_i_i_i, 0

ST_3: tmp_194_2_i [1/1] 2.11ns
:7  %tmp_194_2_i = icmp eq i11 %p_014_0_i_i_i, 1

ST_3: tmp_216_i [1/1] 2.11ns
:8  %tmp_216_i = icmp ugt i11 %p_014_0_i_i_i, %rows_read

ST_3: tmp_219_i [1/1] 1.84ns
:9  %tmp_219_i = add i12 %tmp_36_cast_i_cast7, -1

ST_3: tmp_221_i [1/1] 2.14ns
:10  %tmp_221_i = icmp slt i12 %tmp_219_i, %rows_assign_cast_i_cast

ST_3: tmp_59 [1/1] 0.00ns (grouped into LUT with out node tmp_63)
:11  %tmp_59 = trunc i11 %p_assign_2 to i2

ST_3: tmp_60 [1/1] 0.00ns (grouped into LUT with out node tmp_63)
:12  %tmp_60 = trunc i12 %tmp_219_i to i2

ST_3: tmp_61 [1/1] 0.00ns (grouped into LUT with out node tmp_63)
:13  %tmp_61 = trunc i11 %p_assign_2 to i2

ST_3: tmp_62 [1/1] 0.00ns (grouped into LUT with out node tmp_63)
:14  %tmp_62 = select i1 %tmp_221_i, i2 %tmp_60, i2 %tmp_61

ST_3: tmp_63 [1/1] 1.37ns (out node of the LUT)
:15  %tmp_63 = sub i2 %tmp_59, %tmp_62

ST_3: p_assign_4_1_i [1/1] 1.84ns
:16  %p_assign_4_1_i = add i12 %tmp_36_cast_i_cast7, -2

ST_3: tmp_221_1_i [1/1] 2.14ns
:17  %tmp_221_1_i = icmp slt i12 %p_assign_4_1_i, %rows_assign_cast_i_cast

ST_3: tmp_64 [1/1] 0.00ns (grouped into LUT with out node row_assign_7_1_t_i)
:18  %tmp_64 = trunc i12 %p_assign_4_1_i to i2

ST_3: tmp_20 [1/1] 0.00ns (grouped into LUT with out node row_assign_7_1_t_i)
:19  %tmp_20 = select i1 %tmp_221_1_i, i2 %tmp_64, i2 %tmp_57

ST_3: row_assign_7_1_t_i [1/1] 1.37ns (out node of the LUT)
:20  %row_assign_7_1_t_i = sub i2 %tmp_57, %tmp_20

ST_3: p_assign_4_2_i [1/1] 1.84ns
:21  %p_assign_4_2_i = add i12 %tmp_36_cast_i_cast7, -3

ST_3: tmp_221_2_i [1/1] 2.14ns
:22  %tmp_221_2_i = icmp slt i12 %p_assign_4_2_i, %rows_assign_cast_i_cast

ST_3: tmp_65 [1/1] 0.00ns (grouped into LUT with out node row_assign_7_2_t_i)
:23  %tmp_65 = trunc i12 %p_assign_4_2_i to i2

ST_3: tmp_21 [1/1] 0.00ns (grouped into LUT with out node row_assign_7_2_t_i)
:24  %tmp_21 = select i1 %tmp_221_2_i, i2 %tmp_65, i2 %tmp_57

ST_3: row_assign_7_2_t_i [1/1] 1.37ns (out node of the LUT)
:25  %row_assign_7_2_t_i = sub i2 %tmp_57, %tmp_21

ST_3: stg_80 [1/1] 1.57ns
:26  br label %2

ST_3: stg_81 [1/1] 0.00ns
Dilate<0, 0, 1080, 1920>.exit:0  ret void


 <State 4>: 5.35ns
ST_4: p_027_0_i_i_i [1/1] 0.00ns
:0  %p_027_0_i_i_i = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge401.i.i.i ]

ST_4: tmp_39_cast_i_cast6 [1/1] 0.00ns
:1  %tmp_39_cast_i_cast6 = zext i11 %p_027_0_i_i_i to i12

ST_4: stg_84 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1922, i64 0)

ST_4: exitcond [1/1] 2.11ns
:3  %exitcond = icmp eq i11 %p_027_0_i_i_i, %widthloop

ST_4: j_V [1/1] 1.84ns
:4  %j_V = add i11 %p_027_0_i_i_i, 1

ST_4: stg_87 [1/1] 0.00ns
:5  br i1 %exitcond, label %5, label %.critedge.i.i.i_ifconv

ST_4: tmp_66 [1/1] 0.00ns
.critedge.i.i.i_ifconv:6  %tmp_66 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_027_0_i_i_i, i32 1, i32 10)

ST_4: icmp2 [1/1] 2.07ns
.critedge.i.i.i_ifconv:7  %icmp2 = icmp ne i10 %tmp_66, 0

ST_4: ImagLoc_x [1/1] 1.84ns
.critedge.i.i.i_ifconv:9  %ImagLoc_x = add i12 -1, %tmp_39_cast_i_cast6

ST_4: tmp_68 [1/1] 0.00ns (grouped into LUT with out node or_cond_i_i_i_i)
.critedge.i.i.i_ifconv:11  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

ST_4: rev [1/1] 0.00ns (grouped into LUT with out node or_cond_i_i_i_i)
.critedge.i.i.i_ifconv:12  %rev = xor i1 %tmp_68, true

ST_4: tmp_43_i [1/1] 2.14ns
.critedge.i.i.i_ifconv:13  %tmp_43_i = icmp slt i12 %ImagLoc_x, %cols_assign_cast_i_cast

ST_4: or_cond_i_i_i_i [1/1] 1.37ns (out node of the LUT)
.critedge.i.i.i_ifconv:14  %or_cond_i_i_i_i = and i1 %tmp_43_i, %rev

ST_4: brmerge_i [1/1] 1.37ns
.critedge.i.i.i_ifconv:20  %brmerge_i = or i1 %tmp_43_i, %tmp_159_not_i

ST_4: stg_96 [1/1] 0.00ns
:0  br i1 %icmp, label %4, label %borderInterpolate.exit410.i.i.0.i

ST_4: stg_97 [1/1] 0.00ns
borderInterpolate.exit410.i.i.0.i:1  br i1 %tmp_194_i, label %"operator().exit452.i.i.0.i", label %._crit_edge396.i.i.1.i

ST_4: stg_98 [1/1] 0.00ns
._crit_edge396.i.i.1.i:0  br i1 %tmp_194_2_i, label %"operator().exit452.i.i.2.i", label %._crit_edge396.i.i.2.i

ST_4: stg_99 [1/1] 0.00ns
._crit_edge396.i.i.2.i:0  br label %._crit_edge394.i.i.i_ifconv

ST_4: stg_100 [1/1] 0.00ns
:0  br i1 %tmp_38_i, label %.preheader388.i.i.preheader.0.i, label %._crit_edge394.i.i.i_ifconv

ST_4: or_cond_i_i_i [1/1] 1.37ns
._crit_edge394.i.i.i_ifconv:6  %or_cond_i_i_i = and i1 %icmp, %icmp2

ST_4: stg_102 [1/1] 0.00ns
._crit_edge394.i.i.i_ifconv:7  br i1 %or_cond_i_i_i, label %._crit_edge.i458.i.i.0.0.i, label %._crit_edge401.i.i.i


 <State 5>: 4.08ns
ST_5: tmp_67 [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i.i.i_ifconv:10  %tmp_67 = trunc i12 %ImagLoc_x to i11

ST_5: tmp_69 [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i.i.i_ifconv:15  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

ST_5: p_assign_1 [1/1] 0.00ns (grouped into LUT with out node x)
.critedge.i.i.i_ifconv:16  %p_assign_1 = select i1 %tmp_69, i11 0, i11 %tmp_35_i

ST_5: x [1/1] 1.37ns (out node of the LUT)
.critedge.i.i.i_ifconv:17  %x = select i1 %or_cond_i_i_i_i, i11 %tmp_67, i11 %p_assign_1

ST_5: tmp_70 [1/1] 0.00ns
.critedge.i.i.i_ifconv:18  %tmp_70 = trunc i11 %x to i2

ST_5: col_assign_1 [1/1] 0.80ns
.critedge.i.i.i_ifconv:19  %col_assign_1 = sub i2 %tmp, %tmp_70

ST_5: tmp_179_i [1/1] 0.00ns
.critedge.i.i.i_ifconv:21  %tmp_179_i = zext i11 %x to i64

ST_5: k_buf_0_val_3_addr [1/1] 0.00ns
.critedge.i.i.i_ifconv:22  %k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_179_i

ST_5: k_buf_0_val_3_load [2/2] 2.71ns
.critedge.i.i.i_ifconv:23  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

ST_5: k_buf_0_val_4_addr [1/1] 0.00ns
.critedge.i.i.i_ifconv:26  %k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_179_i

ST_5: k_buf_0_val_4_load [2/2] 2.71ns
.critedge.i.i.i_ifconv:27  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

ST_5: k_buf_0_val_5_addr [1/1] 0.00ns
.critedge.i.i.i_ifconv:30  %k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_179_i

ST_5: k_buf_0_val_5_load [2/2] 2.71ns
.critedge.i.i.i_ifconv:31  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

ST_5: stg_116 [1/1] 0.00ns
.critedge.i.i.i_ifconv:34  br i1 %or_cond_i_i_i_i, label %3, label %._crit_edge394.i.i.i_ifconv


 <State 6>: 5.77ns
ST_6: right_border_buf_0_val_0_0_s [1/1] 0.00ns
.critedge.i.i.i_ifconv:0  %right_border_buf_0_val_0_0_s = load i8* %right_border_buf_0_val_0_0

ST_6: right_border_buf_0_val_2_0_s [1/1] 0.00ns
.critedge.i.i.i_ifconv:1  %right_border_buf_0_val_2_0_s = load i8* %right_border_buf_0_val_2_0

ST_6: right_border_buf_0_val_1_0_s [1/1] 0.00ns
.critedge.i.i.i_ifconv:2  %right_border_buf_0_val_1_0_s = load i8* %right_border_buf_0_val_1_0

ST_6: k_buf_0_val_3_load [1/2] 2.71ns
.critedge.i.i.i_ifconv:23  %k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1

ST_6: tmp_22 [1/1] 0.00ns (grouped into LUT with out node col_buf_0_val_0_0)
.critedge.i.i.i_ifconv:24  %tmp_22 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_0_0_s, i8 undef, i8 undef, i2 %col_assign_1)

ST_6: col_buf_0_val_0_0 [1/1] 1.57ns (out node of the LUT)
.critedge.i.i.i_ifconv:25  %col_buf_0_val_0_0 = select i1 %brmerge_i, i8 %k_buf_0_val_3_load, i8 %tmp_22

ST_6: k_buf_0_val_4_load [1/2] 2.71ns
.critedge.i.i.i_ifconv:27  %k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1

ST_6: tmp_23 [1/1] 0.00ns (grouped into LUT with out node col_buf_0_val_1_0)
.critedge.i.i.i_ifconv:28  %tmp_23 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_1_0_s, i8 undef, i8 undef, i2 %col_assign_1)

ST_6: col_buf_0_val_1_0 [1/1] 1.57ns (out node of the LUT)
.critedge.i.i.i_ifconv:29  %col_buf_0_val_1_0 = select i1 %brmerge_i, i8 %k_buf_0_val_4_load, i8 %tmp_23

ST_6: k_buf_0_val_5_load [1/2] 2.71ns
.critedge.i.i.i_ifconv:31  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

ST_6: tmp_24 [1/1] 0.00ns (grouped into LUT with out node col_buf_0_val_2_0)
.critedge.i.i.i_ifconv:32  %tmp_24 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_val_2_0_s, i8 undef, i8 undef, i2 %col_assign_1)

ST_6: col_buf_0_val_2_0 [1/1] 1.57ns (out node of the LUT)
.critedge.i.i.i_ifconv:33  %col_buf_0_val_2_0 = select i1 %brmerge_i, i8 %k_buf_0_val_5_load, i8 %tmp_24

ST_6: tmp_73 [1/1] 3.06ns
borderInterpolate.exit410.i.i.0.i:0  %tmp_73 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

ST_6: stg_130 [1/1] 2.71ns
operator().exit452.i.i.0.i:0  store i8 %tmp_73, i8* %k_buf_0_val_5_addr, align 1

ST_6: stg_131 [1/1] 2.71ns
operator().exit452.i.i.0.i:1  store i8 %tmp_73, i8* %k_buf_0_val_4_addr, align 1

ST_6: stg_132 [1/1] 0.00ns
operator().exit452.i.i.0.i:2  br label %._crit_edge396.i.i.1.i

ST_6: stg_133 [1/1] 2.71ns
operator().exit452.i.i.2.i:0  store i8 %tmp_73, i8* %k_buf_0_val_3_addr, align 1

ST_6: stg_134 [1/1] 0.00ns
operator().exit452.i.i.2.i:1  br label %._crit_edge396.i.i.2.i

ST_6: stg_135 [1/1] 2.71ns
.preheader388.i.i.preheader.0.i:0  store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1

ST_6: stg_136 [1/1] 2.71ns
.preheader388.i.i.preheader.0.i:1  store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1

ST_6: tmp_72 [1/1] 3.06ns
.preheader388.i.i.preheader.0.i:2  %tmp_72 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

ST_6: stg_138 [1/1] 2.71ns
.preheader388.i.i.preheader.0.i:3  store i8 %tmp_72, i8* %k_buf_0_val_3_addr, align 1

ST_6: stg_139 [1/1] 0.00ns
.preheader388.i.i.preheader.0.i:4  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_val_1_0

ST_6: stg_140 [1/1] 0.00ns
.preheader388.i.i.preheader.0.i:5  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_val_2_0

ST_6: stg_141 [1/1] 0.00ns
.preheader388.i.i.preheader.0.i:6  store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_val_0_0

ST_6: stg_142 [1/1] 0.00ns
.preheader388.i.i.preheader.0.i:7  br label %._crit_edge394.i.i.i_ifconv


 <State 7>: 5.37ns
ST_7: tmp_25 [1/1] 1.57ns
._crit_edge394.i.i.i_ifconv:0  %tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %tmp_63)

ST_7: src_kernel_win_0_val_0_0 [1/1] 1.37ns
._crit_edge394.i.i.i_ifconv:1  %src_kernel_win_0_val_0_0 = select i1 %tmp_216_i, i8 %tmp_25, i8 %col_buf_0_val_0_0

ST_7: tmp_26 [1/1] 1.57ns
._crit_edge394.i.i.i_ifconv:2  %tmp_26 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_7_1_t_i)

ST_7: src_kernel_win_0_val_1_0 [1/1] 1.37ns
._crit_edge394.i.i.i_ifconv:3  %src_kernel_win_0_val_1_0 = select i1 %tmp_216_i, i8 %tmp_26, i8 %col_buf_0_val_1_0

ST_7: tmp_27 [1/1] 1.57ns
._crit_edge394.i.i.i_ifconv:4  %tmp_27 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_7_2_t_i)

ST_7: src_kernel_win_0_val_2_0 [1/1] 1.37ns
._crit_edge394.i.i.i_ifconv:5  %src_kernel_win_0_val_2_0 = select i1 %tmp_216_i, i8 %tmp_27, i8 %col_buf_0_val_2_0

ST_7: src_kernel_win_0_val_2_1_lo [1/1] 0.00ns
._crit_edge.i458.i.i.0.0.i:4  %src_kernel_win_0_val_2_1_lo = load i8* %src_kernel_win_0_val_2_1

ST_7: src_kernel_win_0_val_2_1_1_s [1/1] 0.00ns
._crit_edge.i458.i.i.0.0.i:5  %src_kernel_win_0_val_2_1_1_s = load i8* %src_kernel_win_0_val_2_1_1

ST_7: tmp_240_0_1_i [1/1] 2.00ns
._crit_edge.i458.i.i.0.0.i:6  %tmp_240_0_1_i = icmp ugt i8 %src_kernel_win_0_val_2_1_lo, %src_kernel_win_0_val_2_1_1_s

ST_7: temp_0_i_i_i_059_i_i_1_0_1_i [1/1] 1.37ns
._crit_edge.i458.i.i.0.0.i:7  %temp_0_i_i_i_059_i_i_1_0_1_i = select i1 %tmp_240_0_1_i, i8 %src_kernel_win_0_val_2_1_lo, i8 %src_kernel_win_0_val_2_1_1_s

ST_7: tmp_240_0_2_i [1/1] 2.00ns
._crit_edge.i458.i.i.0.0.i:8  %tmp_240_0_2_i = icmp ugt i8 %src_kernel_win_0_val_2_0, %temp_0_i_i_i_059_i_i_1_0_1_i

ST_7: src_kernel_win_0_val_2_1_lo_1 [1/1] 0.00ns
._crit_edge401.i.i.i:2  %src_kernel_win_0_val_2_1_lo_1 = load i8* %src_kernel_win_0_val_2_1

ST_7: stg_155 [1/1] 0.00ns
._crit_edge401.i.i.i:4  store i8 %src_kernel_win_0_val_2_1_lo_1, i8* %src_kernel_win_0_val_2_1_1

ST_7: stg_156 [1/1] 0.00ns
._crit_edge401.i.i.i:5  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1


 <State 8>: 4.74ns
ST_8: src_kernel_win_0_val_1_1_lo [1/1] 0.00ns
._crit_edge.i458.i.i.0.0.i:2  %src_kernel_win_0_val_1_1_lo = load i8* %src_kernel_win_0_val_1_1

ST_8: src_kernel_win_0_val_1_1_1_s [1/1] 0.00ns
._crit_edge.i458.i.i.0.0.i:3  %src_kernel_win_0_val_1_1_1_s = load i8* %src_kernel_win_0_val_1_1_1

ST_8: temp_0_i_i_i_059_i_i_1_0_2_i [1/1] 1.37ns
._crit_edge.i458.i.i.0.0.i:9  %temp_0_i_i_i_059_i_i_1_0_2_i = select i1 %tmp_240_0_2_i, i8 %src_kernel_win_0_val_2_0, i8 %temp_0_i_i_i_059_i_i_1_0_1_i

ST_8: tmp_240_1_i [1/1] 2.00ns
._crit_edge.i458.i.i.0.0.i:10  %tmp_240_1_i = icmp ugt i8 %src_kernel_win_0_val_1_1_1_s, %temp_0_i_i_i_059_i_i_1_0_2_i

ST_8: temp_0_i_i_i_059_i_i_1_1_i [1/1] 1.37ns
._crit_edge.i458.i.i.0.0.i:11  %temp_0_i_i_i_059_i_i_1_1_i = select i1 %tmp_240_1_i, i8 %src_kernel_win_0_val_1_1_1_s, i8 %temp_0_i_i_i_059_i_i_1_0_2_i

ST_8: src_kernel_win_0_val_1_1_lo_1 [1/1] 0.00ns
._crit_edge401.i.i.i:1  %src_kernel_win_0_val_1_1_lo_1 = load i8* %src_kernel_win_0_val_1_1

ST_8: stg_163 [1/1] 0.00ns
._crit_edge401.i.i.i:6  store i8 %src_kernel_win_0_val_1_1_lo_1, i8* %src_kernel_win_0_val_1_1_1

ST_8: stg_164 [1/1] 0.00ns
._crit_edge401.i.i.i:7  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1


 <State 9>: 5.37ns
ST_9: tmp_240_1_1_i [1/1] 2.00ns
._crit_edge.i458.i.i.0.0.i:12  %tmp_240_1_1_i = icmp ugt i8 %src_kernel_win_0_val_1_1_lo, %temp_0_i_i_i_059_i_i_1_1_i

ST_9: temp_0_i_i_i_059_i_i_1_1_1_i [1/1] 1.37ns
._crit_edge.i458.i.i.0.0.i:13  %temp_0_i_i_i_059_i_i_1_1_1_i = select i1 %tmp_240_1_1_i, i8 %src_kernel_win_0_val_1_1_lo, i8 %temp_0_i_i_i_059_i_i_1_1_i

ST_9: tmp_240_1_2_i [1/1] 2.00ns
._crit_edge.i458.i.i.0.0.i:14  %tmp_240_1_2_i = icmp ugt i8 %src_kernel_win_0_val_1_0, %temp_0_i_i_i_059_i_i_1_1_1_i


 <State 10>: 4.74ns
ST_10: stg_168 [1/1] 0.00ns
.critedge.i.i.i_ifconv:3  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

ST_10: tmp_58_i [1/1] 0.00ns
.critedge.i.i.i_ifconv:4  %tmp_58_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

ST_10: stg_170 [1/1] 0.00ns
.critedge.i.i.i_ifconv:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_10: stg_171 [1/1] 0.00ns
.critedge.i.i.i_ifconv:8  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1847) nounwind

ST_10: src_kernel_win_0_val_0_1_lo [1/1] 0.00ns
._crit_edge.i458.i.i.0.0.i:0  %src_kernel_win_0_val_0_1_lo = load i8* %src_kernel_win_0_val_0_1

ST_10: src_kernel_win_0_val_0_1_1_s [1/1] 0.00ns
._crit_edge.i458.i.i.0.0.i:1  %src_kernel_win_0_val_0_1_1_s = load i8* %src_kernel_win_0_val_0_1_1

ST_10: temp_0_i_i_i_059_i_i_1_1_2_i [1/1] 1.37ns
._crit_edge.i458.i.i.0.0.i:15  %temp_0_i_i_i_059_i_i_1_1_2_i = select i1 %tmp_240_1_2_i, i8 %src_kernel_win_0_val_1_0, i8 %temp_0_i_i_i_059_i_i_1_1_1_i

ST_10: tmp_240_2_i [1/1] 2.00ns
._crit_edge.i458.i.i.0.0.i:16  %tmp_240_2_i = icmp ugt i8 %src_kernel_win_0_val_0_1_1_s, %temp_0_i_i_i_059_i_i_1_1_2_i

ST_10: temp_0_i_i_i_059_i_i_1_2_i [1/1] 1.37ns
._crit_edge.i458.i.i.0.0.i:17  %temp_0_i_i_i_059_i_i_1_2_i = select i1 %tmp_240_2_i, i8 %src_kernel_win_0_val_0_1_1_s, i8 %temp_0_i_i_i_059_i_i_1_1_2_i

ST_10: src_kernel_win_0_val_0_1_lo_1 [1/1] 0.00ns
._crit_edge401.i.i.i:0  %src_kernel_win_0_val_0_1_lo_1 = load i8* %src_kernel_win_0_val_0_1

ST_10: empty [1/1] 0.00ns
._crit_edge401.i.i.i:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_58_i)

ST_10: stg_179 [1/1] 0.00ns
._crit_edge401.i.i.i:8  store i8 %src_kernel_win_0_val_0_1_lo_1, i8* %src_kernel_win_0_val_0_1_1

ST_10: stg_180 [1/1] 0.00ns
._crit_edge401.i.i.i:9  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1

ST_10: stg_181 [1/1] 0.00ns
._crit_edge401.i.i.i:10  br label %2


 <State 11>: 5.37ns
ST_11: tmp_240_2_1_i [1/1] 2.00ns
._crit_edge.i458.i.i.0.0.i:18  %tmp_240_2_1_i = icmp ugt i8 %src_kernel_win_0_val_0_1_lo, %temp_0_i_i_i_059_i_i_1_2_i

ST_11: temp_0_i_i_i_059_i_i_1_2_1_i [1/1] 1.37ns
._crit_edge.i458.i.i.0.0.i:19  %temp_0_i_i_i_059_i_i_1_2_1_i = select i1 %tmp_240_2_1_i, i8 %src_kernel_win_0_val_0_1_lo, i8 %temp_0_i_i_i_059_i_i_1_2_i

ST_11: tmp_240_2_2_i [1/1] 2.00ns
._crit_edge.i458.i.i.0.0.i:20  %tmp_240_2_2_i = icmp ugt i8 %src_kernel_win_0_val_0_0, %temp_0_i_i_i_059_i_i_1_2_1_i


 <State 12>: 4.43ns
ST_12: tmp_28 [1/1] 1.37ns
._crit_edge.i458.i.i.0.0.i:21  %tmp_28 = select i1 %tmp_240_2_2_i, i8 %src_kernel_win_0_val_0_0, i8 %temp_0_i_i_i_059_i_i_1_2_1_i

ST_12: stg_186 [1/1] 3.06ns
._crit_edge.i458.i.i.0.0.i:22  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %tmp_28)

ST_12: stg_187 [1/1] 0.00ns
._crit_edge.i458.i.i.0.0.i:23  br label %._crit_edge401.i.i.i


 <State 13>: 0.00ns
ST_13: empty_60 [1/1] 0.00ns
:0  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_57_i)

ST_13: stg_189 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_14                        (specinterface    ) [ 00000000000000]
stg_15                        (specinterface    ) [ 00000000000000]
cols_read                     (read             ) [ 00100000000000]
rows_read                     (read             ) [ 00111111111111]
k_buf_0_val_3                 (alloca           ) [ 00111111111111]
k_buf_0_val_4                 (alloca           ) [ 00111111111111]
k_buf_0_val_5                 (alloca           ) [ 00111111111111]
stg_21                        (specinterface    ) [ 00000000000000]
stg_22                        (specinterface    ) [ 00000000000000]
rows_assign_cast_i_cast       (zext             ) [ 00111111111111]
cols_assign_cast_i_cast       (zext             ) [ 00111111111111]
stg_25                        (br               ) [ 01100000000000]
tmp_23_i                      (phi              ) [ 00100000000000]
tmp_24_i                      (xor              ) [ 01100000000000]
rbegin_i_i_i_i                (specregionbegin  ) [ 00000000000000]
rend_i_i_i_i                  (specregionend    ) [ 00000000000000]
stg_30                        (speclooptripcount) [ 00000000000000]
stg_31                        (br               ) [ 01100000000000]
src_kernel_win_0_val_0_1      (alloca           ) [ 00011111111111]
src_kernel_win_0_val_0_1_1    (alloca           ) [ 00011111111111]
src_kernel_win_0_val_1_1      (alloca           ) [ 00011111111111]
src_kernel_win_0_val_1_1_1    (alloca           ) [ 00011111111111]
src_kernel_win_0_val_2_1      (alloca           ) [ 00011111111111]
src_kernel_win_0_val_2_1_1    (alloca           ) [ 00011111111111]
right_border_buf_0_val_0_0    (alloca           ) [ 00011111111111]
right_border_buf_0_val_2_0    (alloca           ) [ 00011111111111]
right_border_buf_0_val_1_0    (alloca           ) [ 00011111111111]
widthloop                     (add              ) [ 00011111111111]
tmp_35_i                      (add              ) [ 00011111111111]
tmp                           (trunc            ) [ 00011111111111]
p_assign_2                    (add              ) [ 00011111111111]
tmp_57                        (trunc            ) [ 00011111111111]
tmp_s                         (add              ) [ 00011111111111]
stg_47                        (br               ) [ 00111111111111]
p_014_0_i_i_i                 (phi              ) [ 00010000000000]
tmp_36_cast_i_cast7           (zext             ) [ 00000000000000]
stg_50                        (speclooptripcount) [ 00000000000000]
exitcond1                     (icmp             ) [ 00011111111111]
i_V                           (add              ) [ 00111111111111]
stg_53                        (br               ) [ 00000000000000]
stg_54                        (specloopname     ) [ 00000000000000]
tmp_57_i                      (specregionbegin  ) [ 00001111111111]
tmp_38_i                      (icmp             ) [ 00001111111110]
tmp_159_not_i                 (xor              ) [ 00001111111110]
tmp_58                        (partselect       ) [ 00000000000000]
icmp                          (icmp             ) [ 00001111111110]
tmp_194_i                     (icmp             ) [ 00001111111110]
tmp_194_2_i                   (icmp             ) [ 00001111111110]
tmp_216_i                     (icmp             ) [ 00001111111110]
tmp_219_i                     (add              ) [ 00000000000000]
tmp_221_i                     (icmp             ) [ 00000000000000]
tmp_59                        (trunc            ) [ 00000000000000]
tmp_60                        (trunc            ) [ 00000000000000]
tmp_61                        (trunc            ) [ 00000000000000]
tmp_62                        (select           ) [ 00000000000000]
tmp_63                        (sub              ) [ 00001111111110]
p_assign_4_1_i                (add              ) [ 00000000000000]
tmp_221_1_i                   (icmp             ) [ 00000000000000]
tmp_64                        (trunc            ) [ 00000000000000]
tmp_20                        (select           ) [ 00000000000000]
row_assign_7_1_t_i            (sub              ) [ 00001111111110]
p_assign_4_2_i                (add              ) [ 00000000000000]
tmp_221_2_i                   (icmp             ) [ 00000000000000]
tmp_65                        (trunc            ) [ 00000000000000]
tmp_21                        (select           ) [ 00000000000000]
row_assign_7_2_t_i            (sub              ) [ 00001111111110]
stg_80                        (br               ) [ 00011111111111]
stg_81                        (ret              ) [ 00000000000000]
p_027_0_i_i_i                 (phi              ) [ 00001000000110]
tmp_39_cast_i_cast6           (zext             ) [ 00000000000000]
stg_84                        (speclooptripcount) [ 00000000000000]
exitcond                      (icmp             ) [ 00011111111111]
j_V                           (add              ) [ 00011111111111]
stg_87                        (br               ) [ 00000000000000]
tmp_66                        (partselect       ) [ 00000000000000]
icmp2                         (icmp             ) [ 00000000000000]
ImagLoc_x                     (add              ) [ 00001100000000]
tmp_68                        (bitselect        ) [ 00000000000000]
rev                           (xor              ) [ 00000000000000]
tmp_43_i                      (icmp             ) [ 00000000000000]
or_cond_i_i_i_i               (and              ) [ 00011111111111]
brmerge_i                     (or               ) [ 00001110000000]
stg_96                        (br               ) [ 00000000000000]
stg_97                        (br               ) [ 00000000000000]
stg_98                        (br               ) [ 00000000000000]
stg_99                        (br               ) [ 00000000000000]
stg_100                       (br               ) [ 00000000000000]
or_cond_i_i_i                 (and              ) [ 00001111111110]
stg_102                       (br               ) [ 00000000000000]
tmp_67                        (trunc            ) [ 00000000000000]
tmp_69                        (bitselect        ) [ 00000000000000]
p_assign_1                    (select           ) [ 00000000000000]
x                             (select           ) [ 00000000000000]
tmp_70                        (trunc            ) [ 00000000000000]
col_assign_1                  (sub              ) [ 00001010000000]
tmp_179_i                     (zext             ) [ 00000000000000]
k_buf_0_val_3_addr            (getelementptr    ) [ 00001010000000]
k_buf_0_val_4_addr            (getelementptr    ) [ 00001010000000]
k_buf_0_val_5_addr            (getelementptr    ) [ 00001010000000]
stg_116                       (br               ) [ 00000000000000]
right_border_buf_0_val_0_0_s  (load             ) [ 00000000000000]
right_border_buf_0_val_2_0_s  (load             ) [ 00000000000000]
right_border_buf_0_val_1_0_s  (load             ) [ 00000000000000]
k_buf_0_val_3_load            (load             ) [ 00000000000000]
tmp_22                        (mux              ) [ 00000000000000]
col_buf_0_val_0_0             (select           ) [ 00001001000000]
k_buf_0_val_4_load            (load             ) [ 00000000000000]
tmp_23                        (mux              ) [ 00000000000000]
col_buf_0_val_1_0             (select           ) [ 00001001000000]
k_buf_0_val_5_load            (load             ) [ 00000000000000]
tmp_24                        (mux              ) [ 00000000000000]
col_buf_0_val_2_0             (select           ) [ 00001001000000]
tmp_73                        (read             ) [ 00000000000000]
stg_130                       (store            ) [ 00000000000000]
stg_131                       (store            ) [ 00000000000000]
stg_132                       (br               ) [ 00000000000000]
stg_133                       (store            ) [ 00000000000000]
stg_134                       (br               ) [ 00000000000000]
stg_135                       (store            ) [ 00000000000000]
stg_136                       (store            ) [ 00000000000000]
tmp_72                        (read             ) [ 00000000000000]
stg_138                       (store            ) [ 00000000000000]
stg_139                       (store            ) [ 00000000000000]
stg_140                       (store            ) [ 00000000000000]
stg_141                       (store            ) [ 00000000000000]
stg_142                       (br               ) [ 00000000000000]
tmp_25                        (mux              ) [ 00000000000000]
src_kernel_win_0_val_0_0      (select           ) [ 00001000111110]
tmp_26                        (mux              ) [ 00000000000000]
src_kernel_win_0_val_1_0      (select           ) [ 00001000111000]
tmp_27                        (mux              ) [ 00000000000000]
src_kernel_win_0_val_2_0      (select           ) [ 00001000100000]
src_kernel_win_0_val_2_1_lo   (load             ) [ 00000000000000]
src_kernel_win_0_val_2_1_1_s  (load             ) [ 00000000000000]
tmp_240_0_1_i                 (icmp             ) [ 00000000000000]
temp_0_i_i_i_059_i_i_1_0_1_i  (select           ) [ 00001000100000]
tmp_240_0_2_i                 (icmp             ) [ 00001000100000]
src_kernel_win_0_val_2_1_lo_1 (load             ) [ 00000000000000]
stg_155                       (store            ) [ 00000000000000]
stg_156                       (store            ) [ 00000000000000]
src_kernel_win_0_val_1_1_lo   (load             ) [ 00001000010000]
src_kernel_win_0_val_1_1_1_s  (load             ) [ 00000000000000]
temp_0_i_i_i_059_i_i_1_0_2_i  (select           ) [ 00000000000000]
tmp_240_1_i                   (icmp             ) [ 00000000000000]
temp_0_i_i_i_059_i_i_1_1_i    (select           ) [ 00001000010000]
src_kernel_win_0_val_1_1_lo_1 (load             ) [ 00000000000000]
stg_163                       (store            ) [ 00000000000000]
stg_164                       (store            ) [ 00000000000000]
tmp_240_1_1_i                 (icmp             ) [ 00000000000000]
temp_0_i_i_i_059_i_i_1_1_1_i  (select           ) [ 00001000001000]
tmp_240_1_2_i                 (icmp             ) [ 00001000001000]
stg_168                       (specloopname     ) [ 00000000000000]
tmp_58_i                      (specregionbegin  ) [ 00000000000000]
stg_170                       (specpipeline     ) [ 00000000000000]
stg_171                       (specloopname     ) [ 00000000000000]
src_kernel_win_0_val_0_1_lo   (load             ) [ 00001000000100]
src_kernel_win_0_val_0_1_1_s  (load             ) [ 00000000000000]
temp_0_i_i_i_059_i_i_1_1_2_i  (select           ) [ 00000000000000]
tmp_240_2_i                   (icmp             ) [ 00000000000000]
temp_0_i_i_i_059_i_i_1_2_i    (select           ) [ 00001000000100]
src_kernel_win_0_val_0_1_lo_1 (load             ) [ 00000000000000]
empty                         (specregionend    ) [ 00000000000000]
stg_179                       (store            ) [ 00000000000000]
stg_180                       (store            ) [ 00000000000000]
stg_181                       (br               ) [ 00011111111111]
tmp_240_2_1_i                 (icmp             ) [ 00000000000000]
temp_0_i_i_i_059_i_i_1_2_1_i  (select           ) [ 00001000000010]
tmp_240_2_2_i                 (icmp             ) [ 00001000000010]
tmp_28                        (select           ) [ 00000000000000]
stg_186                       (write            ) [ 00000000000000]
stg_187                       (br               ) [ 00000000000000]
empty_60                      (specregionend    ) [ 00000000000000]
stg_189                       (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_stable_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffer_MD_6_MC_s"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1819"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1820"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1847"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="k_buf_0_val_3_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="k_buf_0_val_4_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="k_buf_0_val_5_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="src_kernel_win_0_val_0_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_0_1/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="src_kernel_win_0_val_0_1_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_0_1_1/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="src_kernel_win_0_val_1_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_1_1/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="src_kernel_win_0_val_1_1_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_1_1_1/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="src_kernel_win_0_val_2_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_2_1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="src_kernel_win_0_val_2_1_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_val_2_1_1/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="right_border_buf_0_val_0_0_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_0_0/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="right_border_buf_0_val_2_0_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_2_0/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="right_border_buf_0_val_1_0_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_val_1_0/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="cols_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="0"/>
<pin id="144" dir="0" index="1" bw="11" slack="0"/>
<pin id="145" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="rows_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="11" slack="0"/>
<pin id="151" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_73/6 tmp_72/6 "/>
</bind>
</comp>

<comp id="160" class="1004" name="stg_186_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="0" index="2" bw="8" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_186/12 "/>
</bind>
</comp>

<comp id="167" class="1004" name="k_buf_0_val_3_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="11" slack="0"/>
<pin id="171" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="11" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="208" dir="0" index="3" bw="11" slack="1"/>
<pin id="209" dir="0" index="4" bw="8" slack="0"/>
<pin id="176" dir="1" index="2" bw="8" slack="0"/>
<pin id="210" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/5 stg_133/6 stg_138/6 "/>
</bind>
</comp>

<comp id="178" class="1004" name="k_buf_0_val_4_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="11" slack="0"/>
<pin id="182" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="204" dir="0" index="3" bw="11" slack="1"/>
<pin id="205" dir="0" index="4" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/5 stg_131/6 stg_136/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="k_buf_0_val_5_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="11" slack="0"/>
<pin id="193" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="200" dir="0" index="3" bw="11" slack="1"/>
<pin id="201" dir="0" index="4" bw="8" slack="0"/>
<pin id="198" dir="1" index="2" bw="8" slack="0"/>
<pin id="202" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/5 stg_130/6 stg_135/6 "/>
</bind>
</comp>

<comp id="214" class="1005" name="tmp_23_i_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23_i (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_23_i_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="1" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_23_i/2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="p_014_0_i_i_i_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="1"/>
<pin id="227" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_014_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_014_0_i_i_i_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="11" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_014_0_i_i_i/3 "/>
</bind>
</comp>

<comp id="236" class="1005" name="p_027_0_i_i_i_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="11" slack="1"/>
<pin id="238" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_027_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_027_0_i_i_i_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="11" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_027_0_i_i_i/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="rows_assign_cast_i_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="0"/>
<pin id="249" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rows_assign_cast_i_cast/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="cols_assign_cast_i_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="0"/>
<pin id="253" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cols_assign_cast_i_cast/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_24_i_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_24_i/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="widthloop_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="0" index="1" bw="11" slack="1"/>
<pin id="264" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="widthloop/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_35_i_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="11" slack="1"/>
<pin id="269" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35_i/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="11" slack="0"/>
<pin id="273" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_assign_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="11" slack="1"/>
<pin id="278" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_2/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_57_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="0"/>
<pin id="282" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_57/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_s_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="0" index="1" bw="11" slack="1"/>
<pin id="287" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_36_cast_i_cast7_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_cast_i_cast7/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="exitcond1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="0"/>
<pin id="295" dir="0" index="1" bw="11" slack="1"/>
<pin id="296" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="i_V_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_38_i_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="0"/>
<pin id="306" dir="0" index="1" bw="11" slack="2"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_38_i/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_159_not_i_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_159_not_i/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_58_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="0" index="1" bw="11" slack="0"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="0" index="3" bw="5" slack="0"/>
<pin id="320" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="10" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_194_i_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="0"/>
<pin id="333" dir="0" index="1" bw="11" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_194_i/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_194_2_i_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="11" slack="0"/>
<pin id="339" dir="0" index="1" bw="11" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_194_2_i/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_216_i_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="0"/>
<pin id="345" dir="0" index="1" bw="11" slack="2"/>
<pin id="346" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_216_i/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_219_i_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="11" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_219_i/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_221_i_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="12" slack="0"/>
<pin id="356" dir="0" index="1" bw="12" slack="2"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_221_i/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_59_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="11" slack="1"/>
<pin id="361" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_59/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_60_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="12" slack="0"/>
<pin id="364" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_60/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_61_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="1"/>
<pin id="368" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_61/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_62_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="2" slack="0"/>
<pin id="372" dir="0" index="2" bw="2" slack="0"/>
<pin id="373" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_62/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_63_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="0"/>
<pin id="379" dir="0" index="1" bw="2" slack="0"/>
<pin id="380" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_63/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_assign_4_1_i_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="11" slack="0"/>
<pin id="385" dir="0" index="1" bw="2" slack="0"/>
<pin id="386" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_4_1_i/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_221_1_i_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="0"/>
<pin id="391" dir="0" index="1" bw="12" slack="2"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_221_1_i/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_64_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="12" slack="0"/>
<pin id="396" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_64/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_20_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="2" slack="0"/>
<pin id="401" dir="0" index="2" bw="2" slack="1"/>
<pin id="402" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="row_assign_7_1_t_i_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="1"/>
<pin id="407" dir="0" index="1" bw="2" slack="0"/>
<pin id="408" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_7_1_t_i/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_assign_4_2_i_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="11" slack="0"/>
<pin id="412" dir="0" index="1" bw="3" slack="0"/>
<pin id="413" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_4_2_i/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_221_2_i_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="12" slack="0"/>
<pin id="418" dir="0" index="1" bw="12" slack="2"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_221_2_i/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_65_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="12" slack="0"/>
<pin id="423" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_65/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_21_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="2" slack="0"/>
<pin id="428" dir="0" index="2" bw="2" slack="1"/>
<pin id="429" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="row_assign_7_2_t_i_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="1"/>
<pin id="434" dir="0" index="1" bw="2" slack="0"/>
<pin id="435" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_7_2_t_i/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_39_cast_i_cast6_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="11" slack="0"/>
<pin id="439" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_cast_i_cast6/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="exitcond_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="11" slack="0"/>
<pin id="443" dir="0" index="1" bw="11" slack="2"/>
<pin id="444" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="j_V_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="11" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_66_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="0" index="1" bw="11" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="0" index="3" bw="5" slack="0"/>
<pin id="457" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_66/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="0" index="1" bw="10" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="ImagLoc_x_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="11" slack="0"/>
<pin id="471" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_68_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="12" slack="0"/>
<pin id="477" dir="0" index="2" bw="5" slack="0"/>
<pin id="478" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="rev_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_43_i_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="12" slack="0"/>
<pin id="490" dir="0" index="1" bw="12" slack="3"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_43_i/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="or_cond_i_i_i_i_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i_i_i/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="brmerge_i_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="1"/>
<pin id="502" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="or_cond_i_i_i_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i_i/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_67_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="12" slack="1"/>
<pin id="511" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_67/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_69_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="12" slack="1"/>
<pin id="515" dir="0" index="2" bw="5" slack="0"/>
<pin id="516" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_69/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="p_assign_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="11" slack="0"/>
<pin id="522" dir="0" index="2" bw="11" slack="3"/>
<pin id="523" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_1/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="x_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="0" index="1" bw="11" slack="0"/>
<pin id="529" dir="0" index="2" bw="11" slack="0"/>
<pin id="530" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_70_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="11" slack="0"/>
<pin id="535" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_70/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="col_assign_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="2" slack="3"/>
<pin id="539" dir="0" index="1" bw="2" slack="0"/>
<pin id="540" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="col_assign_1/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_179_i_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="11" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_179_i/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="right_border_buf_0_val_0_0_s_load_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="4"/>
<pin id="551" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_0_0_s/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="right_border_buf_0_val_2_0_s_load_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="4"/>
<pin id="554" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_2_0_s/6 "/>
</bind>
</comp>

<comp id="555" class="1004" name="right_border_buf_0_val_1_0_s_load_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="4"/>
<pin id="557" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_val_1_0_s/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_22_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="8" slack="0"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="0" index="3" bw="1" slack="0"/>
<pin id="563" dir="0" index="4" bw="2" slack="1"/>
<pin id="564" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="col_buf_0_val_0_0_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="2"/>
<pin id="571" dir="0" index="1" bw="8" slack="0"/>
<pin id="572" dir="0" index="2" bw="8" slack="0"/>
<pin id="573" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_23_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="0" index="1" bw="8" slack="0"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="0" index="3" bw="1" slack="0"/>
<pin id="581" dir="0" index="4" bw="2" slack="1"/>
<pin id="582" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_23/6 "/>
</bind>
</comp>

<comp id="587" class="1004" name="col_buf_0_val_1_0_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="2"/>
<pin id="589" dir="0" index="1" bw="8" slack="0"/>
<pin id="590" dir="0" index="2" bw="8" slack="0"/>
<pin id="591" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_24_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="0" index="1" bw="8" slack="0"/>
<pin id="597" dir="0" index="2" bw="1" slack="0"/>
<pin id="598" dir="0" index="3" bw="1" slack="0"/>
<pin id="599" dir="0" index="4" bw="2" slack="1"/>
<pin id="600" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="605" class="1004" name="col_buf_0_val_2_0_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="2"/>
<pin id="607" dir="0" index="1" bw="8" slack="0"/>
<pin id="608" dir="0" index="2" bw="8" slack="0"/>
<pin id="609" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="stg_139_store_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="0" index="1" bw="8" slack="4"/>
<pin id="615" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_139/6 "/>
</bind>
</comp>

<comp id="617" class="1004" name="stg_140_store_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="0" index="1" bw="8" slack="4"/>
<pin id="620" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_140/6 "/>
</bind>
</comp>

<comp id="622" class="1004" name="stg_141_store_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="0" index="1" bw="8" slack="4"/>
<pin id="625" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_141/6 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_25_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="1"/>
<pin id="630" dir="0" index="2" bw="8" slack="1"/>
<pin id="631" dir="0" index="3" bw="8" slack="1"/>
<pin id="632" dir="0" index="4" bw="2" slack="4"/>
<pin id="633" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_25/7 "/>
</bind>
</comp>

<comp id="635" class="1004" name="src_kernel_win_0_val_0_0_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="4"/>
<pin id="637" dir="0" index="1" bw="8" slack="0"/>
<pin id="638" dir="0" index="2" bw="8" slack="1"/>
<pin id="639" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_0_0/7 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_26_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="0" index="1" bw="8" slack="1"/>
<pin id="644" dir="0" index="2" bw="8" slack="1"/>
<pin id="645" dir="0" index="3" bw="8" slack="1"/>
<pin id="646" dir="0" index="4" bw="2" slack="4"/>
<pin id="647" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_26/7 "/>
</bind>
</comp>

<comp id="649" class="1004" name="src_kernel_win_0_val_1_0_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="4"/>
<pin id="651" dir="0" index="1" bw="8" slack="0"/>
<pin id="652" dir="0" index="2" bw="8" slack="1"/>
<pin id="653" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_1_0/7 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_27_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="0"/>
<pin id="657" dir="0" index="1" bw="8" slack="1"/>
<pin id="658" dir="0" index="2" bw="8" slack="1"/>
<pin id="659" dir="0" index="3" bw="8" slack="1"/>
<pin id="660" dir="0" index="4" bw="2" slack="4"/>
<pin id="661" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_27/7 "/>
</bind>
</comp>

<comp id="663" class="1004" name="src_kernel_win_0_val_2_0_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="4"/>
<pin id="665" dir="0" index="1" bw="8" slack="0"/>
<pin id="666" dir="0" index="2" bw="8" slack="1"/>
<pin id="667" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_val_2_0/7 "/>
</bind>
</comp>

<comp id="669" class="1004" name="src_kernel_win_0_val_2_1_lo_load_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="5"/>
<pin id="671" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_lo/7 "/>
</bind>
</comp>

<comp id="672" class="1004" name="src_kernel_win_0_val_2_1_1_s_load_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="5"/>
<pin id="674" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_1_s/7 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_240_0_1_i_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="0" index="1" bw="8" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_240_0_1_i/7 "/>
</bind>
</comp>

<comp id="681" class="1004" name="temp_0_i_i_i_059_i_i_1_0_1_i_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="8" slack="0"/>
<pin id="684" dir="0" index="2" bw="8" slack="0"/>
<pin id="685" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_i_1_0_1_i/7 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_240_0_2_i_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="0" index="1" bw="8" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_240_0_2_i/7 "/>
</bind>
</comp>

<comp id="695" class="1004" name="src_kernel_win_0_val_2_1_lo_1_load_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="5"/>
<pin id="697" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_2_1_lo_1/7 "/>
</bind>
</comp>

<comp id="698" class="1004" name="stg_155_store_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="0"/>
<pin id="700" dir="0" index="1" bw="8" slack="5"/>
<pin id="701" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_155/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="stg_156_store_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="0"/>
<pin id="705" dir="0" index="1" bw="8" slack="5"/>
<pin id="706" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_156/7 "/>
</bind>
</comp>

<comp id="708" class="1004" name="src_kernel_win_0_val_1_1_lo_load_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="6"/>
<pin id="710" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_1_lo/8 "/>
</bind>
</comp>

<comp id="711" class="1004" name="src_kernel_win_0_val_1_1_1_s_load_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="6"/>
<pin id="713" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_1_1_s/8 "/>
</bind>
</comp>

<comp id="714" class="1004" name="temp_0_i_i_i_059_i_i_1_0_2_i_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="1"/>
<pin id="716" dir="0" index="1" bw="8" slack="1"/>
<pin id="717" dir="0" index="2" bw="8" slack="1"/>
<pin id="718" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_i_1_0_2_i/8 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_240_1_i_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="0"/>
<pin id="721" dir="0" index="1" bw="8" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_240_1_i/8 "/>
</bind>
</comp>

<comp id="725" class="1004" name="temp_0_i_i_i_059_i_i_1_1_i_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="8" slack="0"/>
<pin id="728" dir="0" index="2" bw="8" slack="0"/>
<pin id="729" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_i_1_1_i/8 "/>
</bind>
</comp>

<comp id="733" class="1004" name="src_kernel_win_0_val_1_1_lo_1_load_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="6"/>
<pin id="735" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_1_1_lo_1/8 "/>
</bind>
</comp>

<comp id="736" class="1004" name="stg_163_store_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="0" index="1" bw="8" slack="6"/>
<pin id="739" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_163/8 "/>
</bind>
</comp>

<comp id="741" class="1004" name="stg_164_store_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="1"/>
<pin id="743" dir="0" index="1" bw="8" slack="6"/>
<pin id="744" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_164/8 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_240_1_1_i_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="1"/>
<pin id="747" dir="0" index="1" bw="8" slack="1"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_240_1_1_i/9 "/>
</bind>
</comp>

<comp id="749" class="1004" name="temp_0_i_i_i_059_i_i_1_1_1_i_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="8" slack="1"/>
<pin id="752" dir="0" index="2" bw="8" slack="1"/>
<pin id="753" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_i_1_1_1_i/9 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_240_1_2_i_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="2"/>
<pin id="757" dir="0" index="1" bw="8" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_240_1_2_i/9 "/>
</bind>
</comp>

<comp id="760" class="1004" name="src_kernel_win_0_val_0_1_lo_load_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="8"/>
<pin id="762" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_1_lo/10 "/>
</bind>
</comp>

<comp id="763" class="1004" name="src_kernel_win_0_val_0_1_1_s_load_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="8"/>
<pin id="765" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_1_1_s/10 "/>
</bind>
</comp>

<comp id="766" class="1004" name="temp_0_i_i_i_059_i_i_1_1_2_i_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="1"/>
<pin id="768" dir="0" index="1" bw="8" slack="3"/>
<pin id="769" dir="0" index="2" bw="8" slack="1"/>
<pin id="770" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_i_1_1_2_i/10 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_240_2_i_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="0"/>
<pin id="773" dir="0" index="1" bw="8" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_240_2_i/10 "/>
</bind>
</comp>

<comp id="777" class="1004" name="temp_0_i_i_i_059_i_i_1_2_i_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="8" slack="0"/>
<pin id="780" dir="0" index="2" bw="8" slack="0"/>
<pin id="781" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_i_1_2_i/10 "/>
</bind>
</comp>

<comp id="785" class="1004" name="src_kernel_win_0_val_0_1_lo_1_load_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="8"/>
<pin id="787" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_val_0_1_lo_1/10 "/>
</bind>
</comp>

<comp id="788" class="1004" name="stg_179_store_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="0" index="1" bw="8" slack="8"/>
<pin id="791" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_179/10 "/>
</bind>
</comp>

<comp id="793" class="1004" name="stg_180_store_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="3"/>
<pin id="795" dir="0" index="1" bw="8" slack="8"/>
<pin id="796" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_180/10 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_240_2_1_i_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="1"/>
<pin id="799" dir="0" index="1" bw="8" slack="1"/>
<pin id="800" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_240_2_1_i/11 "/>
</bind>
</comp>

<comp id="801" class="1004" name="temp_0_i_i_i_059_i_i_1_2_1_i_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="8" slack="1"/>
<pin id="804" dir="0" index="2" bw="8" slack="1"/>
<pin id="805" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_0_i_i_i_059_i_i_1_2_1_i/11 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_240_2_2_i_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="4"/>
<pin id="809" dir="0" index="1" bw="8" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_240_2_2_i/11 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_28_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="1"/>
<pin id="814" dir="0" index="1" bw="8" slack="5"/>
<pin id="815" dir="0" index="2" bw="8" slack="1"/>
<pin id="816" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_28/12 "/>
</bind>
</comp>

<comp id="818" class="1005" name="cols_read_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="11" slack="1"/>
<pin id="820" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="824" class="1005" name="rows_read_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="11" slack="1"/>
<pin id="826" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="832" class="1005" name="rows_assign_cast_i_cast_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="12" slack="2"/>
<pin id="834" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="rows_assign_cast_i_cast "/>
</bind>
</comp>

<comp id="839" class="1005" name="cols_assign_cast_i_cast_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="12" slack="3"/>
<pin id="841" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="cols_assign_cast_i_cast "/>
</bind>
</comp>

<comp id="844" class="1005" name="tmp_24_i_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_24_i "/>
</bind>
</comp>

<comp id="849" class="1005" name="src_kernel_win_0_val_0_1_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="8"/>
<pin id="851" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_1 "/>
</bind>
</comp>

<comp id="856" class="1005" name="src_kernel_win_0_val_0_1_1_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="8"/>
<pin id="858" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_1_1 "/>
</bind>
</comp>

<comp id="862" class="1005" name="src_kernel_win_0_val_1_1_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="6"/>
<pin id="864" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_1 "/>
</bind>
</comp>

<comp id="869" class="1005" name="src_kernel_win_0_val_1_1_1_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="6"/>
<pin id="871" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_1_1 "/>
</bind>
</comp>

<comp id="875" class="1005" name="src_kernel_win_0_val_2_1_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="8" slack="5"/>
<pin id="877" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_1 "/>
</bind>
</comp>

<comp id="882" class="1005" name="src_kernel_win_0_val_2_1_1_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="5"/>
<pin id="884" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_1_1 "/>
</bind>
</comp>

<comp id="888" class="1005" name="right_border_buf_0_val_0_0_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="4"/>
<pin id="890" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_0_0 "/>
</bind>
</comp>

<comp id="894" class="1005" name="right_border_buf_0_val_2_0_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="4"/>
<pin id="896" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_2_0 "/>
</bind>
</comp>

<comp id="900" class="1005" name="right_border_buf_0_val_1_0_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="4"/>
<pin id="902" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_val_1_0 "/>
</bind>
</comp>

<comp id="906" class="1005" name="widthloop_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="11" slack="2"/>
<pin id="908" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="widthloop "/>
</bind>
</comp>

<comp id="911" class="1005" name="tmp_35_i_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="11" slack="3"/>
<pin id="913" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_35_i "/>
</bind>
</comp>

<comp id="916" class="1005" name="tmp_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="2" slack="3"/>
<pin id="918" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="921" class="1005" name="p_assign_2_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="11" slack="1"/>
<pin id="923" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_assign_2 "/>
</bind>
</comp>

<comp id="927" class="1005" name="tmp_57_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="2" slack="1"/>
<pin id="929" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="935" class="1005" name="tmp_s_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="11" slack="1"/>
<pin id="937" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="940" class="1005" name="exitcond1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="1"/>
<pin id="942" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="944" class="1005" name="i_V_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="11" slack="0"/>
<pin id="946" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="949" class="1005" name="tmp_38_i_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="1"/>
<pin id="951" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_38_i "/>
</bind>
</comp>

<comp id="953" class="1005" name="tmp_159_not_i_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="1"/>
<pin id="955" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_159_not_i "/>
</bind>
</comp>

<comp id="958" class="1005" name="icmp_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="1"/>
<pin id="960" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="963" class="1005" name="tmp_194_i_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="1"/>
<pin id="965" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_194_i "/>
</bind>
</comp>

<comp id="967" class="1005" name="tmp_194_2_i_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="1"/>
<pin id="969" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_194_2_i "/>
</bind>
</comp>

<comp id="971" class="1005" name="tmp_216_i_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="4"/>
<pin id="973" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_216_i "/>
</bind>
</comp>

<comp id="978" class="1005" name="tmp_63_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="2" slack="4"/>
<pin id="980" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="983" class="1005" name="row_assign_7_1_t_i_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="2" slack="4"/>
<pin id="985" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="row_assign_7_1_t_i "/>
</bind>
</comp>

<comp id="988" class="1005" name="row_assign_7_2_t_i_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="2" slack="4"/>
<pin id="990" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="row_assign_7_2_t_i "/>
</bind>
</comp>

<comp id="993" class="1005" name="exitcond_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="3"/>
<pin id="995" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="997" class="1005" name="j_V_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="11" slack="0"/>
<pin id="999" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1002" class="1005" name="ImagLoc_x_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="12" slack="1"/>
<pin id="1004" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ImagLoc_x "/>
</bind>
</comp>

<comp id="1008" class="1005" name="or_cond_i_i_i_i_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="1"/>
<pin id="1010" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond_i_i_i_i "/>
</bind>
</comp>

<comp id="1013" class="1005" name="brmerge_i_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="1"/>
<pin id="1015" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="brmerge_i "/>
</bind>
</comp>

<comp id="1020" class="1005" name="or_cond_i_i_i_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="3"/>
<pin id="1022" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i_i "/>
</bind>
</comp>

<comp id="1024" class="1005" name="col_assign_1_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="2" slack="1"/>
<pin id="1026" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_assign_1 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="k_buf_0_val_3_addr_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="11" slack="1"/>
<pin id="1033" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1037" class="1005" name="k_buf_0_val_4_addr_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="11" slack="1"/>
<pin id="1039" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1043" class="1005" name="k_buf_0_val_5_addr_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="11" slack="1"/>
<pin id="1045" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1049" class="1005" name="col_buf_0_val_0_0_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="8" slack="1"/>
<pin id="1051" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_0 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="col_buf_0_val_1_0_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="8" slack="1"/>
<pin id="1059" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="col_buf_0_val_1_0 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="col_buf_0_val_2_0_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="8" slack="1"/>
<pin id="1067" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="col_buf_0_val_2_0 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="src_kernel_win_0_val_0_0_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="8" slack="3"/>
<pin id="1075" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_0 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="src_kernel_win_0_val_1_0_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="8" slack="1"/>
<pin id="1082" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_0 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="src_kernel_win_0_val_2_0_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="8" slack="1"/>
<pin id="1089" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_2_0 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="temp_0_i_i_i_059_i_i_1_0_1_i_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="8" slack="1"/>
<pin id="1094" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_059_i_i_1_0_1_i "/>
</bind>
</comp>

<comp id="1097" class="1005" name="tmp_240_0_2_i_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="1"/>
<pin id="1099" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_240_0_2_i "/>
</bind>
</comp>

<comp id="1102" class="1005" name="src_kernel_win_0_val_1_1_lo_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="8" slack="1"/>
<pin id="1104" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_1_1_lo "/>
</bind>
</comp>

<comp id="1108" class="1005" name="temp_0_i_i_i_059_i_i_1_1_i_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="8" slack="1"/>
<pin id="1110" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_059_i_i_1_1_i "/>
</bind>
</comp>

<comp id="1114" class="1005" name="temp_0_i_i_i_059_i_i_1_1_1_i_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="1"/>
<pin id="1116" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_059_i_i_1_1_1_i "/>
</bind>
</comp>

<comp id="1119" class="1005" name="tmp_240_1_2_i_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="1"/>
<pin id="1121" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_240_1_2_i "/>
</bind>
</comp>

<comp id="1124" class="1005" name="src_kernel_win_0_val_0_1_lo_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="1"/>
<pin id="1126" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_val_0_1_lo "/>
</bind>
</comp>

<comp id="1130" class="1005" name="temp_0_i_i_i_059_i_i_1_2_i_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="1"/>
<pin id="1132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_059_i_i_1_2_i "/>
</bind>
</comp>

<comp id="1136" class="1005" name="temp_0_i_i_i_059_i_i_1_2_1_i_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="1"/>
<pin id="1138" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_i_i_i_059_i_i_1_2_1_i "/>
</bind>
</comp>

<comp id="1141" class="1005" name="tmp_240_2_2_i_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="1"/>
<pin id="1143" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_240_2_2_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="38" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="80" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="92" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="50" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="167" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="50" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="189" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="154" pin="2"/><net_sink comp="195" pin=4"/></net>

<net id="207"><net_src comp="154" pin="2"/><net_sink comp="184" pin=4"/></net>

<net id="211"><net_src comp="154" pin="2"/><net_sink comp="173" pin=4"/></net>

<net id="212"><net_src comp="184" pin="2"/><net_sink comp="195" pin=4"/></net>

<net id="213"><net_src comp="173" pin="2"/><net_sink comp="184" pin=4"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="148" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="142" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="218" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="266" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="42" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="40" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="229" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="229" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="229" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="52" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="229" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="58" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="229" pin="4"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="38" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="60" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="329"><net_src comp="315" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="62" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="229" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="44" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="229" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="52" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="229" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="289" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="64" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="348" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="374"><net_src comp="354" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="362" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="381"><net_src comp="359" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="369" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="289" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="66" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="383" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="383" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="389" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="398" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="289" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="68" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="410" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="416" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="425" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="240" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="240" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="240" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="52" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="458"><net_src comp="58" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="240" pin="4"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="38" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="60" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="466"><net_src comp="452" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="62" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="64" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="437" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="72" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="468" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="74" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="474" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="28" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="468" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="488" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="482" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="488" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="462" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="517"><net_src comp="72" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="74" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="512" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="44" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="531"><net_src comp="509" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="532"><net_src comp="519" pin="3"/><net_sink comp="526" pin=2"/></net>

<net id="536"><net_src comp="526" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="526" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="548"><net_src comp="542" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="565"><net_src comp="76" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="549" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="78" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="568"><net_src comp="78" pin="0"/><net_sink comp="558" pin=3"/></net>

<net id="574"><net_src comp="173" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="575"><net_src comp="558" pin="5"/><net_sink comp="569" pin=2"/></net>

<net id="583"><net_src comp="76" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="555" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="78" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="586"><net_src comp="78" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="592"><net_src comp="184" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="593"><net_src comp="576" pin="5"/><net_sink comp="587" pin=2"/></net>

<net id="601"><net_src comp="76" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="552" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="78" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="604"><net_src comp="78" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="610"><net_src comp="195" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="611"><net_src comp="594" pin="5"/><net_sink comp="605" pin=2"/></net>

<net id="616"><net_src comp="587" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="605" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="626"><net_src comp="569" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="634"><net_src comp="76" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="640"><net_src comp="627" pin="5"/><net_sink comp="635" pin=1"/></net>

<net id="648"><net_src comp="76" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="654"><net_src comp="641" pin="5"/><net_sink comp="649" pin=1"/></net>

<net id="662"><net_src comp="76" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="668"><net_src comp="655" pin="5"/><net_sink comp="663" pin=1"/></net>

<net id="679"><net_src comp="669" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="672" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="686"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="669" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="672" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="693"><net_src comp="663" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="681" pin="3"/><net_sink comp="689" pin=1"/></net>

<net id="702"><net_src comp="695" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="707"><net_src comp="663" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="723"><net_src comp="711" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="714" pin="3"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="719" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="711" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="714" pin="3"/><net_sink comp="725" pin=2"/></net>

<net id="740"><net_src comp="733" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="754"><net_src comp="745" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="759"><net_src comp="749" pin="3"/><net_sink comp="755" pin=1"/></net>

<net id="775"><net_src comp="763" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="766" pin="3"/><net_sink comp="771" pin=1"/></net>

<net id="782"><net_src comp="771" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="763" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="766" pin="3"/><net_sink comp="777" pin=2"/></net>

<net id="792"><net_src comp="785" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="806"><net_src comp="797" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="811"><net_src comp="801" pin="3"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="812" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="821"><net_src comp="142" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="827"><net_src comp="148" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="830"><net_src comp="824" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="831"><net_src comp="824" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="835"><net_src comp="247" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="842"><net_src comp="251" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="847"><net_src comp="255" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="852"><net_src comp="106" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="855"><net_src comp="849" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="859"><net_src comp="110" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="865"><net_src comp="114" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="868"><net_src comp="862" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="872"><net_src comp="118" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="878"><net_src comp="122" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="881"><net_src comp="875" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="885"><net_src comp="126" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="891"><net_src comp="130" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="897"><net_src comp="134" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="903"><net_src comp="138" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="909"><net_src comp="261" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="914"><net_src comp="266" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="919"><net_src comp="271" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="924"><net_src comp="275" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="926"><net_src comp="921" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="930"><net_src comp="280" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="932"><net_src comp="927" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="933"><net_src comp="927" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="934"><net_src comp="927" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="938"><net_src comp="284" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="943"><net_src comp="293" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="298" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="952"><net_src comp="304" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="956"><net_src comp="309" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="961"><net_src comp="325" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="966"><net_src comp="331" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="970"><net_src comp="337" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="974"><net_src comp="343" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="977"><net_src comp="971" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="981"><net_src comp="377" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="627" pin=4"/></net>

<net id="986"><net_src comp="405" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="641" pin=4"/></net>

<net id="991"><net_src comp="432" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="655" pin=4"/></net>

<net id="996"><net_src comp="441" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="1000"><net_src comp="446" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="1005"><net_src comp="468" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="1011"><net_src comp="493" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1016"><net_src comp="499" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1019"><net_src comp="1013" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1023"><net_src comp="504" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="537" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="558" pin=4"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="576" pin=4"/></net>

<net id="1030"><net_src comp="1024" pin="1"/><net_sink comp="594" pin=4"/></net>

<net id="1034"><net_src comp="167" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1036"><net_src comp="1031" pin="1"/><net_sink comp="173" pin=3"/></net>

<net id="1040"><net_src comp="178" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="184" pin=3"/></net>

<net id="1046"><net_src comp="189" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1048"><net_src comp="1043" pin="1"/><net_sink comp="195" pin=3"/></net>

<net id="1052"><net_src comp="569" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1054"><net_src comp="1049" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="1055"><net_src comp="1049" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1056"><net_src comp="1049" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="1060"><net_src comp="587" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="627" pin=2"/></net>

<net id="1062"><net_src comp="1057" pin="1"/><net_sink comp="641" pin=2"/></net>

<net id="1063"><net_src comp="1057" pin="1"/><net_sink comp="649" pin=2"/></net>

<net id="1064"><net_src comp="1057" pin="1"/><net_sink comp="655" pin=2"/></net>

<net id="1068"><net_src comp="605" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="627" pin=3"/></net>

<net id="1070"><net_src comp="1065" pin="1"/><net_sink comp="641" pin=3"/></net>

<net id="1071"><net_src comp="1065" pin="1"/><net_sink comp="655" pin=3"/></net>

<net id="1072"><net_src comp="1065" pin="1"/><net_sink comp="663" pin=2"/></net>

<net id="1076"><net_src comp="635" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1079"><net_src comp="1073" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1083"><net_src comp="649" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1086"><net_src comp="1080" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1090"><net_src comp="663" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1095"><net_src comp="681" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="1100"><net_src comp="689" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1105"><net_src comp="708" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1107"><net_src comp="1102" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="1111"><net_src comp="725" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="1113"><net_src comp="1108" pin="1"/><net_sink comp="749" pin=2"/></net>

<net id="1117"><net_src comp="749" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="766" pin=2"/></net>

<net id="1122"><net_src comp="755" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1127"><net_src comp="760" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1133"><net_src comp="777" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="801" pin=2"/></net>

<net id="1139"><net_src comp="801" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="812" pin=2"/></net>

<net id="1144"><net_src comp="807" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="812" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {12 }
 - Input state : 
	Port: image_filter_Dilate<0, 0, 1080, 1920> : rows | {1 }
	Port: image_filter_Dilate<0, 0, 1080, 1920> : cols | {1 }
	Port: image_filter_Dilate<0, 0, 1080, 1920> : p_src_data_stream_V | {6 }
  - Chain level:
	State 1
	State 2
		tmp_24_i : 1
		rend_i_i_i_i : 1
		stg_31 : 1
		tmp : 1
		tmp_57 : 1
	State 3
		tmp_36_cast_i_cast7 : 1
		exitcond1 : 1
		i_V : 1
		stg_53 : 2
		tmp_38_i : 1
		tmp_159_not_i : 2
		tmp_58 : 1
		icmp : 2
		tmp_194_i : 1
		tmp_194_2_i : 1
		tmp_216_i : 1
		tmp_219_i : 2
		tmp_221_i : 3
		tmp_60 : 3
		tmp_62 : 4
		tmp_63 : 5
		p_assign_4_1_i : 2
		tmp_221_1_i : 3
		tmp_64 : 3
		tmp_20 : 4
		row_assign_7_1_t_i : 5
		p_assign_4_2_i : 2
		tmp_221_2_i : 3
		tmp_65 : 3
		tmp_21 : 4
		row_assign_7_2_t_i : 5
	State 4
		tmp_39_cast_i_cast6 : 1
		exitcond : 1
		j_V : 1
		stg_87 : 2
		tmp_66 : 1
		icmp2 : 2
		ImagLoc_x : 2
		tmp_68 : 3
		rev : 4
		tmp_43_i : 3
		or_cond_i_i_i_i : 4
		brmerge_i : 4
		or_cond_i_i_i : 3
		stg_102 : 3
	State 5
		p_assign_1 : 1
		x : 2
		tmp_70 : 3
		col_assign_1 : 4
		tmp_179_i : 3
		k_buf_0_val_3_addr : 4
		k_buf_0_val_3_load : 5
		k_buf_0_val_4_addr : 4
		k_buf_0_val_4_load : 5
		k_buf_0_val_5_addr : 4
		k_buf_0_val_5_load : 5
	State 6
		tmp_22 : 1
		col_buf_0_val_0_0 : 2
		tmp_23 : 1
		col_buf_0_val_1_0 : 2
		tmp_24 : 1
		col_buf_0_val_2_0 : 2
		stg_135 : 1
		stg_136 : 1
		stg_139 : 3
		stg_140 : 3
		stg_141 : 3
	State 7
		src_kernel_win_0_val_0_0 : 1
		src_kernel_win_0_val_1_0 : 1
		src_kernel_win_0_val_2_0 : 1
		tmp_240_0_1_i : 1
		temp_0_i_i_i_059_i_i_1_0_1_i : 2
		tmp_240_0_2_i : 3
		stg_155 : 1
		stg_156 : 2
	State 8
		tmp_240_1_i : 1
		temp_0_i_i_i_059_i_i_1_1_i : 2
		stg_163 : 1
	State 9
		temp_0_i_i_i_059_i_i_1_1_1_i : 1
		tmp_240_1_2_i : 2
	State 10
		tmp_240_2_i : 1
		temp_0_i_i_i_059_i_i_1_2_i : 2
		empty : 1
		stg_179 : 1
	State 11
		temp_0_i_i_i_059_i_i_1_2_1_i : 1
		tmp_240_2_2_i : 2
	State 12
		stg_186 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|          |            tmp_62_fu_369            |    0    |    2    |
|          |            tmp_20_fu_398            |    0    |    2    |
|          |            tmp_21_fu_425            |    0    |    2    |
|          |          p_assign_1_fu_519          |    0    |    11   |
|          |               x_fu_526              |    0    |    11   |
|          |       col_buf_0_val_0_0_fu_569      |    0    |    8    |
|          |       col_buf_0_val_1_0_fu_587      |    0    |    8    |
|          |       col_buf_0_val_2_0_fu_605      |    0    |    8    |
|          |   src_kernel_win_0_val_0_0_fu_635   |    0    |    8    |
|  select  |   src_kernel_win_0_val_1_0_fu_649   |    0    |    8    |
|          |   src_kernel_win_0_val_2_0_fu_663   |    0    |    8    |
|          | temp_0_i_i_i_059_i_i_1_0_1_i_fu_681 |    0    |    8    |
|          | temp_0_i_i_i_059_i_i_1_0_2_i_fu_714 |    0    |    8    |
|          |  temp_0_i_i_i_059_i_i_1_1_i_fu_725  |    0    |    8    |
|          | temp_0_i_i_i_059_i_i_1_1_1_i_fu_749 |    0    |    8    |
|          | temp_0_i_i_i_059_i_i_1_1_2_i_fu_766 |    0    |    8    |
|          |  temp_0_i_i_i_059_i_i_1_2_i_fu_777  |    0    |    8    |
|          | temp_0_i_i_i_059_i_i_1_2_1_i_fu_801 |    0    |    8    |
|          |            tmp_28_fu_812            |    0    |    8    |
|----------|-------------------------------------|---------|---------|
|          |           widthloop_fu_261          |    0    |    11   |
|          |           tmp_35_i_fu_266           |    0    |    11   |
|          |          p_assign_2_fu_275          |    0    |    11   |
|          |             tmp_s_fu_284            |    0    |    11   |
|    add   |              i_V_fu_298             |    0    |    11   |
|          |           tmp_219_i_fu_348          |    0    |    11   |
|          |        p_assign_4_1_i_fu_383        |    0    |    11   |
|          |        p_assign_4_2_i_fu_410        |    0    |    11   |
|          |              j_V_fu_446             |    0    |    11   |
|          |           ImagLoc_x_fu_468          |    0    |    11   |
|----------|-------------------------------------|---------|---------|
|          |           exitcond1_fu_293          |    0    |    4    |
|          |           tmp_38_i_fu_304           |    0    |    4    |
|          |             icmp_fu_325             |    0    |    4    |
|          |           tmp_194_i_fu_331          |    0    |    4    |
|          |          tmp_194_2_i_fu_337         |    0    |    4    |
|          |           tmp_216_i_fu_343          |    0    |    4    |
|          |           tmp_221_i_fu_354          |    0    |    5    |
|          |          tmp_221_1_i_fu_389         |    0    |    5    |
|          |          tmp_221_2_i_fu_416         |    0    |    5    |
|   icmp   |           exitcond_fu_441           |    0    |    4    |
|          |             icmp2_fu_462            |    0    |    4    |
|          |           tmp_43_i_fu_488           |    0    |    5    |
|          |         tmp_240_0_1_i_fu_675        |    0    |    3    |
|          |         tmp_240_0_2_i_fu_689        |    0    |    3    |
|          |          tmp_240_1_i_fu_719         |    0    |    3    |
|          |         tmp_240_1_1_i_fu_745        |    0    |    3    |
|          |         tmp_240_1_2_i_fu_755        |    0    |    3    |
|          |          tmp_240_2_i_fu_771         |    0    |    3    |
|          |         tmp_240_2_1_i_fu_797        |    0    |    3    |
|          |         tmp_240_2_2_i_fu_807        |    0    |    3    |
|----------|-------------------------------------|---------|---------|
|          |            tmp_22_fu_558            |    0    |    8    |
|          |            tmp_23_fu_576            |    0    |    8    |
|    mux   |            tmp_24_fu_594            |    0    |    8    |
|          |            tmp_25_fu_627            |    0    |    8    |
|          |            tmp_26_fu_641            |    0    |    8    |
|          |            tmp_27_fu_655            |    0    |    8    |
|----------|-------------------------------------|---------|---------|
|          |            tmp_63_fu_377            |    0    |    2    |
|    sub   |      row_assign_7_1_t_i_fu_405      |    0    |    2    |
|          |      row_assign_7_2_t_i_fu_432      |    0    |    2    |
|          |         col_assign_1_fu_537         |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|          |           tmp_24_i_fu_255           |    0    |    1    |
|    xor   |         tmp_159_not_i_fu_309        |    0    |    1    |
|          |              rev_fu_482             |    0    |    1    |
|----------|-------------------------------------|---------|---------|
|    and   |        or_cond_i_i_i_i_fu_493       |    0    |    1    |
|          |         or_cond_i_i_i_fu_504        |    0    |    1    |
|----------|-------------------------------------|---------|---------|
|    or    |           brmerge_i_fu_499          |    0    |    1    |
|----------|-------------------------------------|---------|---------|
|          |        cols_read_read_fu_142        |    0    |    0    |
|   read   |        rows_read_read_fu_148        |    0    |    0    |
|          |           grp_read_fu_154           |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |         stg_186_write_fu_160        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |    rows_assign_cast_i_cast_fu_247   |    0    |    0    |
|          |    cols_assign_cast_i_cast_fu_251   |    0    |    0    |
|   zext   |      tmp_36_cast_i_cast7_fu_289     |    0    |    0    |
|          |      tmp_39_cast_i_cast6_fu_437     |    0    |    0    |
|          |           tmp_179_i_fu_542          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |              tmp_fu_271             |    0    |    0    |
|          |            tmp_57_fu_280            |    0    |    0    |
|          |            tmp_59_fu_359            |    0    |    0    |
|          |            tmp_60_fu_362            |    0    |    0    |
|   trunc  |            tmp_61_fu_366            |    0    |    0    |
|          |            tmp_64_fu_394            |    0    |    0    |
|          |            tmp_65_fu_421            |    0    |    0    |
|          |            tmp_67_fu_509            |    0    |    0    |
|          |            tmp_70_fu_533            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|partselect|            tmp_58_fu_315            |    0    |    0    |
|          |            tmp_66_fu_452            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
| bitselect|            tmp_68_fu_474            |    0    |    0    |
|          |            tmp_69_fu_512            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   388   |
|----------|-------------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|          ImagLoc_x_reg_1002         |   12   |
|          brmerge_i_reg_1013         |    1   |
|        col_assign_1_reg_1024        |    2   |
|      col_buf_0_val_0_0_reg_1049     |    8   |
|      col_buf_0_val_1_0_reg_1057     |    8   |
|      col_buf_0_val_2_0_reg_1065     |    8   |
|   cols_assign_cast_i_cast_reg_839   |   12   |
|          cols_read_reg_818          |   11   |
|          exitcond1_reg_940          |    1   |
|           exitcond_reg_993          |    1   |
|             i_V_reg_944             |   11   |
|             icmp_reg_958            |    1   |
|             j_V_reg_997             |   11   |
|     k_buf_0_val_3_addr_reg_1031     |   11   |
|     k_buf_0_val_4_addr_reg_1037     |   11   |
|     k_buf_0_val_5_addr_reg_1043     |   11   |
|       or_cond_i_i_i_i_reg_1008      |    1   |
|        or_cond_i_i_i_reg_1020       |    1   |
|        p_014_0_i_i_i_reg_225        |   11   |
|        p_027_0_i_i_i_reg_236        |   11   |
|          p_assign_2_reg_921         |   11   |
|  right_border_buf_0_val_0_0_reg_888 |    8   |
|  right_border_buf_0_val_1_0_reg_900 |    8   |
|  right_border_buf_0_val_2_0_reg_894 |    8   |
|      row_assign_7_1_t_i_reg_983     |    2   |
|      row_assign_7_2_t_i_reg_988     |    2   |
|   rows_assign_cast_i_cast_reg_832   |   12   |
|          rows_read_reg_824          |   11   |
|  src_kernel_win_0_val_0_0_reg_1073  |    8   |
|  src_kernel_win_0_val_0_1_1_reg_856 |    8   |
| src_kernel_win_0_val_0_1_lo_reg_1124|    8   |
|   src_kernel_win_0_val_0_1_reg_849  |    8   |
|  src_kernel_win_0_val_1_0_reg_1080  |    8   |
|  src_kernel_win_0_val_1_1_1_reg_869 |    8   |
| src_kernel_win_0_val_1_1_lo_reg_1102|    8   |
|   src_kernel_win_0_val_1_1_reg_862  |    8   |
|  src_kernel_win_0_val_2_0_reg_1087  |    8   |
|  src_kernel_win_0_val_2_1_1_reg_882 |    8   |
|   src_kernel_win_0_val_2_1_reg_875  |    8   |
|temp_0_i_i_i_059_i_i_1_0_1_i_reg_1092|    8   |
|temp_0_i_i_i_059_i_i_1_1_1_i_reg_1114|    8   |
| temp_0_i_i_i_059_i_i_1_1_i_reg_1108 |    8   |
|temp_0_i_i_i_059_i_i_1_2_1_i_reg_1136|    8   |
| temp_0_i_i_i_059_i_i_1_2_i_reg_1130 |    8   |
|        tmp_159_not_i_reg_953        |    1   |
|         tmp_194_2_i_reg_967         |    1   |
|          tmp_194_i_reg_963          |    1   |
|          tmp_216_i_reg_971          |    1   |
|           tmp_23_i_reg_214          |    1   |
|        tmp_240_0_2_i_reg_1097       |    1   |
|        tmp_240_1_2_i_reg_1119       |    1   |
|        tmp_240_2_2_i_reg_1141       |    1   |
|           tmp_24_i_reg_844          |    1   |
|           tmp_35_i_reg_911          |   11   |
|           tmp_38_i_reg_949          |    1   |
|            tmp_57_reg_927           |    2   |
|            tmp_63_reg_978           |    2   |
|             tmp_reg_916             |    2   |
|            tmp_s_reg_935            |   11   |
|          widthloop_reg_906          |   11   |
+-------------------------------------+--------+
|                Total                |   383  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_173 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_184 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_184 |  p4  |   2  |   8  |   16   ||    8    |
| grp_access_fu_195 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_195 |  p4  |   2  |   8  |   16   ||    8    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   98   ||  7.855  ||    49   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   388  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |    7   |    -   |   49   |
|  Register |    -   |    -   |   383  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    7   |   383  |   437  |
+-----------+--------+--------+--------+--------+
