/// Auto-generated register definitions for NVIC
/// Family: stm32f1
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f1::nvic {

// ============================================================================
// NVIC - Nested Vectored Interrupt Controller
// Base Address: 0xE000E000
// ============================================================================

/// NVIC Register Structure
struct NVIC_Registers {
    uint8_t RESERVED_0000[4];  ///< Reserved

    /// Interrupt Controller Type Register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t ICTR;
    uint8_t RESERVED_0008[248];  ///< Reserved

    /// Interrupt Set-Enable Register
    /// Offset: 0x0100
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ISER0;

    /// Interrupt Set-Enable Register
    /// Offset: 0x0104
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ISER1;
    uint8_t RESERVED_0108[120];  ///< Reserved

    /// Interrupt Clear-Enable Register
    /// Offset: 0x0180
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ICER0;

    /// Interrupt Clear-Enable Register
    /// Offset: 0x0184
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ICER1;
    uint8_t RESERVED_0188[120];  ///< Reserved

    /// Interrupt Set-Pending Register
    /// Offset: 0x0200
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ISPR0;

    /// Interrupt Set-Pending Register
    /// Offset: 0x0204
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ISPR1;
    uint8_t RESERVED_0208[120];  ///< Reserved

    /// Interrupt Clear-Pending Register
    /// Offset: 0x0280
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ICPR0;

    /// Interrupt Clear-Pending Register
    /// Offset: 0x0284
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ICPR1;
    uint8_t RESERVED_0288[120];  ///< Reserved

    /// Interrupt Active Bit Register
    /// Offset: 0x0300
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t IABR0;

    /// Interrupt Active Bit Register
    /// Offset: 0x0304
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t IABR1;
    uint8_t RESERVED_0308[248];  ///< Reserved

    /// Interrupt Priority Register
    /// Offset: 0x0400
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR0;

    /// Interrupt Priority Register
    /// Offset: 0x0404
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR1;

    /// Interrupt Priority Register
    /// Offset: 0x0408
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR2;

    /// Interrupt Priority Register
    /// Offset: 0x040C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR3;

    /// Interrupt Priority Register
    /// Offset: 0x0410
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR4;

    /// Interrupt Priority Register
    /// Offset: 0x0414
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR5;

    /// Interrupt Priority Register
    /// Offset: 0x0418
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR6;

    /// Interrupt Priority Register
    /// Offset: 0x041C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR7;

    /// Interrupt Priority Register
    /// Offset: 0x0420
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR8;

    /// Interrupt Priority Register
    /// Offset: 0x0424
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR9;

    /// Interrupt Priority Register
    /// Offset: 0x0428
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR10;

    /// Interrupt Priority Register
    /// Offset: 0x042C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR11;

    /// Interrupt Priority Register
    /// Offset: 0x0430
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR12;

    /// Interrupt Priority Register
    /// Offset: 0x0434
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR13;

    /// Interrupt Priority Register
    /// Offset: 0x0438
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR14;
    uint8_t RESERVED_043C[2756];  ///< Reserved

    /// Software Triggered Interrupt Register
    /// Offset: 0x0F00
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t STIR;
};

static_assert(sizeof(NVIC_Registers) >= 3844, "NVIC_Registers size mismatch");

/// NVIC peripheral instance
inline NVIC_Registers* NVIC() {
    return reinterpret_cast<NVIC_Registers*>(0xE000E000);
}

}  // namespace alloy::hal::st::stm32f1::nvic
