

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Wed Dec  6 17:00:21 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    28.649|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  419|  419|  419|  419|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |  417|  417|         3|          1|          1|   416|    yes   |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_25), !map !7"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_24), !map !14"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_23), !map !20"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_22), !map !26"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_21), !map !32"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_20), !map !38"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_19), !map !44"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_18), !map !50"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_17), !map !56"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_16), !map !62"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_15), !map !68"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_14), !map !74"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_13), !map !80"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_12), !map !86"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_11), !map !92"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_10), !map !98"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_9), !map !104"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_8), !map !110"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_7), !map !116"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_6), !map !122"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_5), !map !128"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_4), !map !134"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_3), !map !140"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_2), !map !146"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_1), !map !152"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_25_0), !map !158"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_25), !map !164"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_24), !map !169"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_23), !map !174"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_22), !map !179"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_21), !map !184"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_20), !map !189"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_19), !map !194"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_18), !map !199"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_17), !map !204"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_16), !map !209"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_15), !map !214"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_14), !map !219"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_13), !map !224"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_12), !map !229"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_11), !map !234"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_10), !map !239"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_9), !map !244"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_8), !map !249"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_7), !map !254"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_6), !map !259"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_5), !map !264"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_4), !map !269"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_3), !map !274"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_2), !map !279"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_1), !map !284"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_24_0), !map !289"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_25), !map !294"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_24), !map !299"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_23), !map !304"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_22), !map !309"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_21), !map !314"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_20), !map !319"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_19), !map !324"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_18), !map !329"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_17), !map !334"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_16), !map !339"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_15), !map !344"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_14), !map !349"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_13), !map !354"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_12), !map !359"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_11), !map !364"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_10), !map !369"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_9), !map !374"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_8), !map !379"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_7), !map !384"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_6), !map !389"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_5), !map !394"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_4), !map !399"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_3), !map !404"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_2), !map !409"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_1), !map !414"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_23_0), !map !419"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_25), !map !424"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_24), !map !429"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_23), !map !434"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_22), !map !439"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_21), !map !444"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_20), !map !449"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_19), !map !454"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_18), !map !459"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_17), !map !464"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_16), !map !469"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_15), !map !474"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_14), !map !479"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_13), !map !484"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_12), !map !489"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_11), !map !494"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_10), !map !499"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_9), !map !504"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_8), !map !509"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_7), !map !514"   --->   Operation 102 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_6), !map !519"   --->   Operation 103 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_5), !map !524"   --->   Operation 104 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_4), !map !529"   --->   Operation 105 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_3), !map !534"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_2), !map !539"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_1), !map !544"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_22_0), !map !549"   --->   Operation 109 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_25), !map !554"   --->   Operation 110 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_24), !map !559"   --->   Operation 111 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_23), !map !564"   --->   Operation 112 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_22), !map !569"   --->   Operation 113 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_21), !map !574"   --->   Operation 114 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_20), !map !579"   --->   Operation 115 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_19), !map !584"   --->   Operation 116 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_18), !map !589"   --->   Operation 117 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_17), !map !594"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_16), !map !599"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_15), !map !604"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_14), !map !609"   --->   Operation 121 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_13), !map !614"   --->   Operation 122 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_12), !map !619"   --->   Operation 123 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_11), !map !624"   --->   Operation 124 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_10), !map !629"   --->   Operation 125 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_9), !map !634"   --->   Operation 126 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_8), !map !639"   --->   Operation 127 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_7), !map !644"   --->   Operation 128 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_6), !map !649"   --->   Operation 129 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_5), !map !654"   --->   Operation 130 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_4), !map !659"   --->   Operation 131 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_3), !map !664"   --->   Operation 132 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_2), !map !669"   --->   Operation 133 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_1), !map !674"   --->   Operation 134 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_21_0), !map !679"   --->   Operation 135 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_25), !map !684"   --->   Operation 136 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_24), !map !689"   --->   Operation 137 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_23), !map !694"   --->   Operation 138 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_22), !map !699"   --->   Operation 139 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_21), !map !704"   --->   Operation 140 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_20), !map !709"   --->   Operation 141 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_19), !map !714"   --->   Operation 142 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_18), !map !719"   --->   Operation 143 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_17), !map !724"   --->   Operation 144 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_16), !map !729"   --->   Operation 145 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_15), !map !734"   --->   Operation 146 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_14), !map !739"   --->   Operation 147 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_13), !map !744"   --->   Operation 148 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_12), !map !749"   --->   Operation 149 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_11), !map !754"   --->   Operation 150 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_10), !map !759"   --->   Operation 151 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_9), !map !764"   --->   Operation 152 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_8), !map !769"   --->   Operation 153 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_7), !map !774"   --->   Operation 154 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_6), !map !779"   --->   Operation 155 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_5), !map !784"   --->   Operation 156 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_4), !map !789"   --->   Operation 157 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_3), !map !794"   --->   Operation 158 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_2), !map !799"   --->   Operation 159 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_1), !map !804"   --->   Operation 160 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_20_0), !map !809"   --->   Operation 161 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_25), !map !814"   --->   Operation 162 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_24), !map !819"   --->   Operation 163 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_23), !map !824"   --->   Operation 164 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_22), !map !829"   --->   Operation 165 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_21), !map !834"   --->   Operation 166 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_20), !map !839"   --->   Operation 167 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_19), !map !844"   --->   Operation 168 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_18), !map !849"   --->   Operation 169 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_17), !map !854"   --->   Operation 170 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_16), !map !859"   --->   Operation 171 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_15), !map !864"   --->   Operation 172 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_14), !map !869"   --->   Operation 173 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_13), !map !874"   --->   Operation 174 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_12), !map !879"   --->   Operation 175 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_11), !map !884"   --->   Operation 176 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_10), !map !889"   --->   Operation 177 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_9), !map !894"   --->   Operation 178 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_8), !map !899"   --->   Operation 179 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_7), !map !904"   --->   Operation 180 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_6), !map !909"   --->   Operation 181 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_5), !map !914"   --->   Operation 182 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_4), !map !919"   --->   Operation 183 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_3), !map !924"   --->   Operation 184 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_2), !map !929"   --->   Operation 185 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_1), !map !934"   --->   Operation 186 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_19_0), !map !939"   --->   Operation 187 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_25), !map !944"   --->   Operation 188 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_24), !map !949"   --->   Operation 189 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_23), !map !954"   --->   Operation 190 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_22), !map !959"   --->   Operation 191 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_21), !map !964"   --->   Operation 192 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_20), !map !969"   --->   Operation 193 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_19), !map !974"   --->   Operation 194 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_18), !map !979"   --->   Operation 195 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_17), !map !984"   --->   Operation 196 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_16), !map !989"   --->   Operation 197 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_15), !map !994"   --->   Operation 198 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_14), !map !999"   --->   Operation 199 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_13), !map !1004"   --->   Operation 200 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_12), !map !1009"   --->   Operation 201 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_11), !map !1014"   --->   Operation 202 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_10), !map !1019"   --->   Operation 203 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_9), !map !1024"   --->   Operation 204 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_8), !map !1029"   --->   Operation 205 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_7), !map !1034"   --->   Operation 206 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_6), !map !1039"   --->   Operation 207 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_5), !map !1044"   --->   Operation 208 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_4), !map !1049"   --->   Operation 209 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_3), !map !1054"   --->   Operation 210 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_2), !map !1059"   --->   Operation 211 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_1), !map !1064"   --->   Operation 212 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_18_0), !map !1069"   --->   Operation 213 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_25), !map !1074"   --->   Operation 214 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_24), !map !1079"   --->   Operation 215 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_23), !map !1084"   --->   Operation 216 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_22), !map !1089"   --->   Operation 217 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_21), !map !1094"   --->   Operation 218 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_20), !map !1099"   --->   Operation 219 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_19), !map !1104"   --->   Operation 220 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_18), !map !1109"   --->   Operation 221 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_17), !map !1114"   --->   Operation 222 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_16), !map !1119"   --->   Operation 223 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_15), !map !1124"   --->   Operation 224 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_14), !map !1129"   --->   Operation 225 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_13), !map !1134"   --->   Operation 226 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_12), !map !1139"   --->   Operation 227 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_11), !map !1144"   --->   Operation 228 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_10), !map !1149"   --->   Operation 229 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_9), !map !1154"   --->   Operation 230 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_8), !map !1159"   --->   Operation 231 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_7), !map !1164"   --->   Operation 232 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_6), !map !1169"   --->   Operation 233 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_5), !map !1174"   --->   Operation 234 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_4), !map !1179"   --->   Operation 235 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_3), !map !1184"   --->   Operation 236 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_2), !map !1189"   --->   Operation 237 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_1), !map !1194"   --->   Operation 238 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_17_0), !map !1199"   --->   Operation 239 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_25), !map !1204"   --->   Operation 240 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_24), !map !1209"   --->   Operation 241 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_23), !map !1214"   --->   Operation 242 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_22), !map !1219"   --->   Operation 243 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_21), !map !1224"   --->   Operation 244 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_20), !map !1229"   --->   Operation 245 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_19), !map !1234"   --->   Operation 246 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_18), !map !1239"   --->   Operation 247 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_17), !map !1244"   --->   Operation 248 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_16), !map !1249"   --->   Operation 249 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_15), !map !1254"   --->   Operation 250 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_14), !map !1259"   --->   Operation 251 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_13), !map !1264"   --->   Operation 252 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_12), !map !1269"   --->   Operation 253 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_11), !map !1274"   --->   Operation 254 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_10), !map !1279"   --->   Operation 255 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_9), !map !1284"   --->   Operation 256 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_8), !map !1289"   --->   Operation 257 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_7), !map !1294"   --->   Operation 258 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_6), !map !1299"   --->   Operation 259 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_5), !map !1304"   --->   Operation 260 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_4), !map !1309"   --->   Operation 261 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_3), !map !1314"   --->   Operation 262 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_2), !map !1319"   --->   Operation 263 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_1), !map !1324"   --->   Operation 264 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_16_0), !map !1329"   --->   Operation 265 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_25), !map !1334"   --->   Operation 266 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_24), !map !1339"   --->   Operation 267 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_23), !map !1344"   --->   Operation 268 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_22), !map !1349"   --->   Operation 269 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_21), !map !1354"   --->   Operation 270 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_20), !map !1359"   --->   Operation 271 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_19), !map !1364"   --->   Operation 272 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_18), !map !1369"   --->   Operation 273 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_17), !map !1374"   --->   Operation 274 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_16), !map !1379"   --->   Operation 275 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_15), !map !1384"   --->   Operation 276 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_14), !map !1389"   --->   Operation 277 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_13), !map !1394"   --->   Operation 278 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_12), !map !1399"   --->   Operation 279 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_11), !map !1404"   --->   Operation 280 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_10), !map !1409"   --->   Operation 281 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_9), !map !1414"   --->   Operation 282 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_8), !map !1419"   --->   Operation 283 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_7), !map !1424"   --->   Operation 284 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_6), !map !1429"   --->   Operation 285 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_5), !map !1434"   --->   Operation 286 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_4), !map !1439"   --->   Operation 287 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_3), !map !1444"   --->   Operation 288 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_2), !map !1449"   --->   Operation 289 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_1), !map !1454"   --->   Operation 290 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_15_0), !map !1459"   --->   Operation 291 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_25), !map !1464"   --->   Operation 292 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_24), !map !1469"   --->   Operation 293 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_23), !map !1474"   --->   Operation 294 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_22), !map !1479"   --->   Operation 295 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_21), !map !1484"   --->   Operation 296 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_20), !map !1489"   --->   Operation 297 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_19), !map !1494"   --->   Operation 298 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_18), !map !1499"   --->   Operation 299 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_17), !map !1504"   --->   Operation 300 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_16), !map !1509"   --->   Operation 301 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_15), !map !1514"   --->   Operation 302 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_14), !map !1519"   --->   Operation 303 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_13), !map !1524"   --->   Operation 304 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_12), !map !1529"   --->   Operation 305 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_11), !map !1534"   --->   Operation 306 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_10), !map !1539"   --->   Operation 307 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_9), !map !1544"   --->   Operation 308 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_8), !map !1549"   --->   Operation 309 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_7), !map !1554"   --->   Operation 310 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_6), !map !1559"   --->   Operation 311 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_5), !map !1564"   --->   Operation 312 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_4), !map !1569"   --->   Operation 313 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_3), !map !1574"   --->   Operation 314 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_2), !map !1579"   --->   Operation 315 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_1), !map !1584"   --->   Operation 316 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_14_0), !map !1589"   --->   Operation 317 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_25), !map !1594"   --->   Operation 318 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_24), !map !1599"   --->   Operation 319 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_23), !map !1604"   --->   Operation 320 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_22), !map !1609"   --->   Operation 321 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_21), !map !1614"   --->   Operation 322 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_20), !map !1619"   --->   Operation 323 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_19), !map !1624"   --->   Operation 324 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_18), !map !1629"   --->   Operation 325 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_17), !map !1634"   --->   Operation 326 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_16), !map !1639"   --->   Operation 327 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_15), !map !1644"   --->   Operation 328 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_14), !map !1649"   --->   Operation 329 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_13), !map !1654"   --->   Operation 330 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_12), !map !1659"   --->   Operation 331 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_11), !map !1664"   --->   Operation 332 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_10), !map !1669"   --->   Operation 333 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_9), !map !1674"   --->   Operation 334 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_8), !map !1679"   --->   Operation 335 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_7), !map !1684"   --->   Operation 336 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_6), !map !1689"   --->   Operation 337 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_5), !map !1694"   --->   Operation 338 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_4), !map !1699"   --->   Operation 339 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_3), !map !1704"   --->   Operation 340 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_2), !map !1709"   --->   Operation 341 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_1), !map !1714"   --->   Operation 342 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_13_0), !map !1719"   --->   Operation 343 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_25), !map !1724"   --->   Operation 344 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_24), !map !1729"   --->   Operation 345 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_23), !map !1734"   --->   Operation 346 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_22), !map !1739"   --->   Operation 347 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_21), !map !1744"   --->   Operation 348 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_20), !map !1749"   --->   Operation 349 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_19), !map !1754"   --->   Operation 350 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_18), !map !1759"   --->   Operation 351 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_17), !map !1764"   --->   Operation 352 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_16), !map !1769"   --->   Operation 353 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_15), !map !1774"   --->   Operation 354 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_14), !map !1779"   --->   Operation 355 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_13), !map !1784"   --->   Operation 356 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_12), !map !1789"   --->   Operation 357 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_11), !map !1794"   --->   Operation 358 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_10), !map !1799"   --->   Operation 359 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_9), !map !1804"   --->   Operation 360 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_8), !map !1809"   --->   Operation 361 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_7), !map !1814"   --->   Operation 362 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_6), !map !1819"   --->   Operation 363 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_5), !map !1824"   --->   Operation 364 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_4), !map !1829"   --->   Operation 365 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_3), !map !1834"   --->   Operation 366 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_2), !map !1839"   --->   Operation 367 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_1), !map !1844"   --->   Operation 368 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_12_0), !map !1849"   --->   Operation 369 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_25), !map !1854"   --->   Operation 370 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_24), !map !1859"   --->   Operation 371 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_23), !map !1864"   --->   Operation 372 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_22), !map !1869"   --->   Operation 373 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_21), !map !1874"   --->   Operation 374 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_20), !map !1879"   --->   Operation 375 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_19), !map !1884"   --->   Operation 376 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_18), !map !1889"   --->   Operation 377 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_17), !map !1894"   --->   Operation 378 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_16), !map !1899"   --->   Operation 379 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_15), !map !1904"   --->   Operation 380 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_14), !map !1909"   --->   Operation 381 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_13), !map !1914"   --->   Operation 382 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_12), !map !1919"   --->   Operation 383 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_11), !map !1924"   --->   Operation 384 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_10), !map !1929"   --->   Operation 385 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_9), !map !1934"   --->   Operation 386 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_8), !map !1939"   --->   Operation 387 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_7), !map !1944"   --->   Operation 388 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_6), !map !1949"   --->   Operation 389 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_5), !map !1954"   --->   Operation 390 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_4), !map !1959"   --->   Operation 391 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_3), !map !1964"   --->   Operation 392 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_2), !map !1969"   --->   Operation 393 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_1), !map !1974"   --->   Operation 394 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_11_0), !map !1979"   --->   Operation 395 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_25), !map !1984"   --->   Operation 396 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_24), !map !1989"   --->   Operation 397 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_23), !map !1994"   --->   Operation 398 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_22), !map !1999"   --->   Operation 399 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_21), !map !2004"   --->   Operation 400 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_20), !map !2009"   --->   Operation 401 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_19), !map !2014"   --->   Operation 402 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_18), !map !2019"   --->   Operation 403 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_17), !map !2024"   --->   Operation 404 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_16), !map !2029"   --->   Operation 405 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_15), !map !2034"   --->   Operation 406 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_14), !map !2039"   --->   Operation 407 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_13), !map !2044"   --->   Operation 408 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_12), !map !2049"   --->   Operation 409 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_11), !map !2054"   --->   Operation 410 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_10), !map !2059"   --->   Operation 411 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_9), !map !2064"   --->   Operation 412 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_8), !map !2069"   --->   Operation 413 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_7), !map !2074"   --->   Operation 414 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_6), !map !2079"   --->   Operation 415 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_5), !map !2084"   --->   Operation 416 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_4), !map !2089"   --->   Operation 417 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_3), !map !2094"   --->   Operation 418 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_2), !map !2099"   --->   Operation 419 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_1), !map !2104"   --->   Operation 420 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_10_0), !map !2109"   --->   Operation 421 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_25), !map !2114"   --->   Operation 422 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_24), !map !2119"   --->   Operation 423 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_23), !map !2124"   --->   Operation 424 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_22), !map !2129"   --->   Operation 425 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_21), !map !2134"   --->   Operation 426 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_20), !map !2139"   --->   Operation 427 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_19), !map !2144"   --->   Operation 428 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_18), !map !2149"   --->   Operation 429 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_17), !map !2154"   --->   Operation 430 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_16), !map !2159"   --->   Operation 431 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_15), !map !2164"   --->   Operation 432 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_14), !map !2169"   --->   Operation 433 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_13), !map !2174"   --->   Operation 434 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_12), !map !2179"   --->   Operation 435 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_11), !map !2184"   --->   Operation 436 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_10), !map !2189"   --->   Operation 437 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_9), !map !2194"   --->   Operation 438 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_8), !map !2199"   --->   Operation 439 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_7), !map !2204"   --->   Operation 440 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_6), !map !2209"   --->   Operation 441 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_5), !map !2214"   --->   Operation 442 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_4), !map !2219"   --->   Operation 443 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_3), !map !2224"   --->   Operation 444 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_2), !map !2229"   --->   Operation 445 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_1), !map !2234"   --->   Operation 446 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_9_0), !map !2239"   --->   Operation 447 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_25), !map !2244"   --->   Operation 448 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_24), !map !2249"   --->   Operation 449 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_23), !map !2254"   --->   Operation 450 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_22), !map !2259"   --->   Operation 451 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_21), !map !2264"   --->   Operation 452 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_20), !map !2269"   --->   Operation 453 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_19), !map !2274"   --->   Operation 454 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_18), !map !2279"   --->   Operation 455 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_17), !map !2284"   --->   Operation 456 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_16), !map !2289"   --->   Operation 457 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_15), !map !2294"   --->   Operation 458 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_14), !map !2299"   --->   Operation 459 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_13), !map !2304"   --->   Operation 460 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_12), !map !2309"   --->   Operation 461 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_11), !map !2314"   --->   Operation 462 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_10), !map !2319"   --->   Operation 463 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_9), !map !2324"   --->   Operation 464 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_8), !map !2329"   --->   Operation 465 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_7), !map !2334"   --->   Operation 466 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_6), !map !2339"   --->   Operation 467 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_5), !map !2344"   --->   Operation 468 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_4), !map !2349"   --->   Operation 469 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_3), !map !2354"   --->   Operation 470 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_2), !map !2359"   --->   Operation 471 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_1), !map !2364"   --->   Operation 472 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_8_0), !map !2369"   --->   Operation 473 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_25), !map !2374"   --->   Operation 474 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_24), !map !2379"   --->   Operation 475 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_23), !map !2384"   --->   Operation 476 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_22), !map !2389"   --->   Operation 477 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_21), !map !2394"   --->   Operation 478 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_20), !map !2399"   --->   Operation 479 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_19), !map !2404"   --->   Operation 480 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_18), !map !2409"   --->   Operation 481 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_17), !map !2414"   --->   Operation 482 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_16), !map !2419"   --->   Operation 483 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_15), !map !2424"   --->   Operation 484 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_14), !map !2429"   --->   Operation 485 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_13), !map !2434"   --->   Operation 486 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_12), !map !2439"   --->   Operation 487 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_11), !map !2444"   --->   Operation 488 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_10), !map !2449"   --->   Operation 489 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_9), !map !2454"   --->   Operation 490 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_8), !map !2459"   --->   Operation 491 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_7), !map !2464"   --->   Operation 492 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_6), !map !2469"   --->   Operation 493 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_5), !map !2474"   --->   Operation 494 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_4), !map !2479"   --->   Operation 495 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_3), !map !2484"   --->   Operation 496 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_2), !map !2489"   --->   Operation 497 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_1), !map !2494"   --->   Operation 498 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_7_0), !map !2499"   --->   Operation 499 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_25), !map !2504"   --->   Operation 500 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_24), !map !2509"   --->   Operation 501 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_23), !map !2514"   --->   Operation 502 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_22), !map !2519"   --->   Operation 503 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_21), !map !2524"   --->   Operation 504 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_20), !map !2529"   --->   Operation 505 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_19), !map !2534"   --->   Operation 506 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_18), !map !2539"   --->   Operation 507 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_17), !map !2544"   --->   Operation 508 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_16), !map !2549"   --->   Operation 509 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_15), !map !2554"   --->   Operation 510 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_14), !map !2559"   --->   Operation 511 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_13), !map !2564"   --->   Operation 512 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_12), !map !2569"   --->   Operation 513 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_11), !map !2574"   --->   Operation 514 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_10), !map !2579"   --->   Operation 515 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_9), !map !2584"   --->   Operation 516 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_8), !map !2589"   --->   Operation 517 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_7), !map !2594"   --->   Operation 518 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_6), !map !2599"   --->   Operation 519 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_5), !map !2604"   --->   Operation 520 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_4), !map !2609"   --->   Operation 521 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_3), !map !2614"   --->   Operation 522 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_2), !map !2619"   --->   Operation 523 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_1), !map !2624"   --->   Operation 524 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_6_0), !map !2629"   --->   Operation 525 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_25), !map !2634"   --->   Operation 526 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_24), !map !2639"   --->   Operation 527 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_23), !map !2644"   --->   Operation 528 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_22), !map !2649"   --->   Operation 529 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_21), !map !2654"   --->   Operation 530 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_20), !map !2659"   --->   Operation 531 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_19), !map !2664"   --->   Operation 532 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_18), !map !2669"   --->   Operation 533 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_17), !map !2674"   --->   Operation 534 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_16), !map !2679"   --->   Operation 535 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_15), !map !2684"   --->   Operation 536 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_14), !map !2689"   --->   Operation 537 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_13), !map !2694"   --->   Operation 538 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_12), !map !2699"   --->   Operation 539 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_11), !map !2704"   --->   Operation 540 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_10), !map !2709"   --->   Operation 541 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_9), !map !2714"   --->   Operation 542 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_8), !map !2719"   --->   Operation 543 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_7), !map !2724"   --->   Operation 544 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_6), !map !2729"   --->   Operation 545 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_5), !map !2734"   --->   Operation 546 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_4), !map !2739"   --->   Operation 547 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_3), !map !2744"   --->   Operation 548 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_2), !map !2749"   --->   Operation 549 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_1), !map !2754"   --->   Operation 550 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_5_0), !map !2759"   --->   Operation 551 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_25), !map !2764"   --->   Operation 552 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_24), !map !2769"   --->   Operation 553 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_23), !map !2774"   --->   Operation 554 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_22), !map !2779"   --->   Operation 555 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_21), !map !2784"   --->   Operation 556 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_20), !map !2789"   --->   Operation 557 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_19), !map !2794"   --->   Operation 558 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_18), !map !2799"   --->   Operation 559 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_17), !map !2804"   --->   Operation 560 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_16), !map !2809"   --->   Operation 561 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_15), !map !2814"   --->   Operation 562 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_14), !map !2819"   --->   Operation 563 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_13), !map !2824"   --->   Operation 564 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_12), !map !2829"   --->   Operation 565 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_11), !map !2834"   --->   Operation 566 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_10), !map !2839"   --->   Operation 567 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_9), !map !2844"   --->   Operation 568 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_8), !map !2849"   --->   Operation 569 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_7), !map !2854"   --->   Operation 570 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_6), !map !2859"   --->   Operation 571 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_5), !map !2864"   --->   Operation 572 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_4), !map !2869"   --->   Operation 573 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_3), !map !2874"   --->   Operation 574 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_2), !map !2879"   --->   Operation 575 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_1), !map !2884"   --->   Operation 576 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_4_0), !map !2889"   --->   Operation 577 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_25), !map !2894"   --->   Operation 578 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_24), !map !2899"   --->   Operation 579 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_23), !map !2904"   --->   Operation 580 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_22), !map !2909"   --->   Operation 581 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_21), !map !2914"   --->   Operation 582 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_20), !map !2919"   --->   Operation 583 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_19), !map !2924"   --->   Operation 584 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_18), !map !2929"   --->   Operation 585 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_17), !map !2934"   --->   Operation 586 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_16), !map !2939"   --->   Operation 587 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_15), !map !2944"   --->   Operation 588 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_14), !map !2949"   --->   Operation 589 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_13), !map !2954"   --->   Operation 590 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_12), !map !2959"   --->   Operation 591 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_11), !map !2964"   --->   Operation 592 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_10), !map !2969"   --->   Operation 593 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_9), !map !2974"   --->   Operation 594 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_8), !map !2979"   --->   Operation 595 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_7), !map !2984"   --->   Operation 596 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_6), !map !2989"   --->   Operation 597 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_5), !map !2994"   --->   Operation 598 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_4), !map !2999"   --->   Operation 599 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_3), !map !3004"   --->   Operation 600 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_2), !map !3009"   --->   Operation 601 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_1), !map !3014"   --->   Operation 602 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_3_0), !map !3019"   --->   Operation 603 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_25), !map !3024"   --->   Operation 604 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_24), !map !3029"   --->   Operation 605 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_23), !map !3034"   --->   Operation 606 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_22), !map !3039"   --->   Operation 607 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_21), !map !3044"   --->   Operation 608 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_20), !map !3049"   --->   Operation 609 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_19), !map !3054"   --->   Operation 610 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_18), !map !3059"   --->   Operation 611 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_17), !map !3064"   --->   Operation 612 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_16), !map !3069"   --->   Operation 613 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_15), !map !3074"   --->   Operation 614 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_14), !map !3079"   --->   Operation 615 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_13), !map !3084"   --->   Operation 616 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_12), !map !3089"   --->   Operation 617 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_11), !map !3094"   --->   Operation 618 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_10), !map !3099"   --->   Operation 619 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_9), !map !3104"   --->   Operation 620 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_8), !map !3109"   --->   Operation 621 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_7), !map !3114"   --->   Operation 622 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_6), !map !3119"   --->   Operation 623 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_5), !map !3124"   --->   Operation 624 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_4), !map !3129"   --->   Operation 625 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_3), !map !3134"   --->   Operation 626 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_2), !map !3139"   --->   Operation 627 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_1), !map !3144"   --->   Operation 628 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_2_0), !map !3149"   --->   Operation 629 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_25), !map !3154"   --->   Operation 630 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_24), !map !3159"   --->   Operation 631 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_23), !map !3164"   --->   Operation 632 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_22), !map !3169"   --->   Operation 633 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_21), !map !3174"   --->   Operation 634 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_20), !map !3179"   --->   Operation 635 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_19), !map !3184"   --->   Operation 636 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_18), !map !3189"   --->   Operation 637 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_17), !map !3194"   --->   Operation 638 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_16), !map !3199"   --->   Operation 639 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_15), !map !3204"   --->   Operation 640 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_14), !map !3209"   --->   Operation 641 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_13), !map !3214"   --->   Operation 642 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_12), !map !3219"   --->   Operation 643 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_11), !map !3224"   --->   Operation 644 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_10), !map !3229"   --->   Operation 645 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_9), !map !3234"   --->   Operation 646 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_8), !map !3239"   --->   Operation 647 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_7), !map !3244"   --->   Operation 648 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_6), !map !3249"   --->   Operation 649 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_5), !map !3254"   --->   Operation 650 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_4), !map !3259"   --->   Operation 651 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_3), !map !3264"   --->   Operation 652 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_2), !map !3269"   --->   Operation 653 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_1), !map !3274"   --->   Operation 654 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_1_0), !map !3279"   --->   Operation 655 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_25), !map !3284"   --->   Operation 656 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_24), !map !3289"   --->   Operation 657 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_23), !map !3294"   --->   Operation 658 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_22), !map !3299"   --->   Operation 659 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_21), !map !3304"   --->   Operation 660 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_20), !map !3309"   --->   Operation 661 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_19), !map !3314"   --->   Operation 662 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_18), !map !3319"   --->   Operation 663 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_17), !map !3324"   --->   Operation 664 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_16), !map !3329"   --->   Operation 665 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_15), !map !3334"   --->   Operation 666 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_14), !map !3339"   --->   Operation 667 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_13), !map !3344"   --->   Operation 668 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_12), !map !3349"   --->   Operation 669 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_11), !map !3354"   --->   Operation 670 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_10), !map !3359"   --->   Operation 671 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_9), !map !3364"   --->   Operation 672 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_8), !map !3369"   --->   Operation 673 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_7), !map !3374"   --->   Operation 674 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_6), !map !3379"   --->   Operation 675 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_5), !map !3384"   --->   Operation 676 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_4), !map !3389"   --->   Operation 677 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_3), !map !3394"   --->   Operation 678 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_2), !map !3399"   --->   Operation 679 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_1), !map !3404"   --->   Operation 680 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out_0_0), !map !3409"   --->   Operation 681 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_12), !map !3414"   --->   Operation 682 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_11), !map !3420"   --->   Operation 683 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_10), !map !3425"   --->   Operation 684 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_9), !map !3430"   --->   Operation 685 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_8), !map !3435"   --->   Operation 686 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_7), !map !3440"   --->   Operation 687 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_6), !map !3445"   --->   Operation 688 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_5), !map !3450"   --->   Operation 689 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_4), !map !3455"   --->   Operation 690 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_3), !map !3460"   --->   Operation 691 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_2), !map !3465"   --->   Operation 692 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_1), !map !3470"   --->   Operation 693 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_0), !map !3475"   --->   Operation 694 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 695 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (1.76ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 696 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.26>
ST_2 : Operation 697 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %0 ], [ %add_ln10, %Row_Loop_end ]" [pool/pooling.cpp:10]   --->   Operation 697 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 698 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %select_ln28_53, %Row_Loop_end ]" [pool/pooling.cpp:28]   --->   Operation 698 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 699 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (1.66ns)   --->   "%icmp_ln10 = icmp eq i9 %indvar_flatten, -96" [pool/pooling.cpp:10]   --->   Operation 700 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (1.82ns)   --->   "%add_ln10 = add i9 %indvar_flatten, 1" [pool/pooling.cpp:10]   --->   Operation 701 'add' 'add_ln10' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Row_Loop_begin" [pool/pooling.cpp:10]   --->   Operation 702 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [pool/pooling.cpp:10]   --->   Operation 703 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [pool/pooling.cpp:13]   --->   Operation 704 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (1.02ns)   --->   "%select_ln28_52 = select i1 %icmp_ln13, i4 0, i4 %r_0" [pool/pooling.cpp:28]   --->   Operation 705 'select' 'select_ln28_52' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (1.18ns)   --->   "%select_ln28_53 = select i1 %icmp_ln13, i6 %f, i6 %f_0" [pool/pooling.cpp:28]   --->   Operation 706 'select' 'select_ln28_53' <Predicate = (!icmp_ln10)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %select_ln28_53 to i64" [pool/pooling.cpp:28]   --->   Operation 707 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:14]   --->   Operation 708 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 709 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1350 [
    i4 0, label %branch1326
    i4 1, label %branch1328
    i4 2, label %branch1330
    i4 3, label %branch1332
    i4 4, label %branch1334
    i4 5, label %branch1336
    i4 6, label %branch1338
    i4 7, label %branch1340
    i4 -8, label %branch1342
    i4 -7, label %branch1344
    i4 -6, label %branch1346
    i4 -5, label %branch1348
  ]" [pool/pooling.cpp:28]   --->   Operation 709 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>
ST_2 : Operation 710 [1/1] (0.00ns)   --->   "%conv_1_out_22_0_ad = getelementptr [32 x float]* %conv_1_out_22_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 710 'getelementptr' 'conv_1_out_22_0_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 711 [2/2] (3.25ns)   --->   "%conv_1_out_22_0_lo = load float* %conv_1_out_22_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 711 'load' 'conv_1_out_22_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 712 [1/1] (0.00ns)   --->   "%conv_1_out_20_0_ad = getelementptr [32 x float]* %conv_1_out_20_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 712 'getelementptr' 'conv_1_out_20_0_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 713 [2/2] (3.25ns)   --->   "%conv_1_out_20_0_lo = load float* %conv_1_out_20_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 713 'load' 'conv_1_out_20_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%conv_1_out_18_0_ad = getelementptr [32 x float]* %conv_1_out_18_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 714 'getelementptr' 'conv_1_out_18_0_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 715 [2/2] (3.25ns)   --->   "%conv_1_out_18_0_lo = load float* %conv_1_out_18_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 715 'load' 'conv_1_out_18_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 716 [1/1] (0.00ns)   --->   "%conv_1_out_16_0_ad = getelementptr [32 x float]* %conv_1_out_16_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 716 'getelementptr' 'conv_1_out_16_0_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 717 [2/2] (3.25ns)   --->   "%conv_1_out_16_0_lo = load float* %conv_1_out_16_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 717 'load' 'conv_1_out_16_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%conv_1_out_14_0_ad = getelementptr [32 x float]* %conv_1_out_14_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 718 'getelementptr' 'conv_1_out_14_0_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 719 [2/2] (3.25ns)   --->   "%conv_1_out_14_0_lo = load float* %conv_1_out_14_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 719 'load' 'conv_1_out_14_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 720 [1/1] (0.00ns)   --->   "%conv_1_out_12_0_ad = getelementptr [32 x float]* %conv_1_out_12_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 720 'getelementptr' 'conv_1_out_12_0_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 721 [2/2] (3.25ns)   --->   "%conv_1_out_12_0_lo = load float* %conv_1_out_12_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 721 'load' 'conv_1_out_12_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%conv_1_out_10_0_ad = getelementptr [32 x float]* %conv_1_out_10_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 722 'getelementptr' 'conv_1_out_10_0_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 723 [2/2] (3.25ns)   --->   "%conv_1_out_10_0_lo = load float* %conv_1_out_10_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 723 'load' 'conv_1_out_10_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%conv_1_out_8_0_add = getelementptr [32 x float]* %conv_1_out_8_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 724 'getelementptr' 'conv_1_out_8_0_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 725 [2/2] (3.25ns)   --->   "%conv_1_out_8_0_loa = load float* %conv_1_out_8_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 725 'load' 'conv_1_out_8_0_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 726 [1/1] (0.00ns)   --->   "%conv_1_out_6_0_add = getelementptr [32 x float]* %conv_1_out_6_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 726 'getelementptr' 'conv_1_out_6_0_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 727 [2/2] (3.25ns)   --->   "%conv_1_out_6_0_loa = load float* %conv_1_out_6_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 727 'load' 'conv_1_out_6_0_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%conv_1_out_4_0_add = getelementptr [32 x float]* %conv_1_out_4_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 728 'getelementptr' 'conv_1_out_4_0_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 729 [2/2] (3.25ns)   --->   "%conv_1_out_4_0_loa = load float* %conv_1_out_4_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 729 'load' 'conv_1_out_4_0_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 730 [1/1] (0.00ns)   --->   "%conv_1_out_2_0_add = getelementptr [32 x float]* %conv_1_out_2_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 730 'getelementptr' 'conv_1_out_2_0_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 731 [2/2] (3.25ns)   --->   "%conv_1_out_2_0_loa = load float* %conv_1_out_2_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 731 'load' 'conv_1_out_2_0_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 732 [1/1] (0.00ns)   --->   "%conv_1_out_0_0_add = getelementptr [32 x float]* %conv_1_out_0_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 732 'getelementptr' 'conv_1_out_0_0_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 733 [2/2] (3.25ns)   --->   "%conv_1_out_0_0_loa = load float* %conv_1_out_0_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 733 'load' 'conv_1_out_0_0_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%conv_1_out_24_0_ad = getelementptr [32 x float]* %conv_1_out_24_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 734 'getelementptr' 'conv_1_out_24_0_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 735 [2/2] (3.25ns)   --->   "%conv_1_out_24_0_lo = load float* %conv_1_out_24_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 735 'load' 'conv_1_out_24_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%conv_1_out_22_1_ad = getelementptr [32 x float]* %conv_1_out_22_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 736 'getelementptr' 'conv_1_out_22_1_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 737 [2/2] (3.25ns)   --->   "%conv_1_out_22_1_lo = load float* %conv_1_out_22_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 737 'load' 'conv_1_out_22_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%conv_1_out_20_1_ad = getelementptr [32 x float]* %conv_1_out_20_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 738 'getelementptr' 'conv_1_out_20_1_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 739 [2/2] (3.25ns)   --->   "%conv_1_out_20_1_lo = load float* %conv_1_out_20_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 739 'load' 'conv_1_out_20_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%conv_1_out_18_1_ad = getelementptr [32 x float]* %conv_1_out_18_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 740 'getelementptr' 'conv_1_out_18_1_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 741 [2/2] (3.25ns)   --->   "%conv_1_out_18_1_lo = load float* %conv_1_out_18_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 741 'load' 'conv_1_out_18_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 742 [1/1] (0.00ns)   --->   "%conv_1_out_16_1_ad = getelementptr [32 x float]* %conv_1_out_16_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 742 'getelementptr' 'conv_1_out_16_1_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 743 [2/2] (3.25ns)   --->   "%conv_1_out_16_1_lo = load float* %conv_1_out_16_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 743 'load' 'conv_1_out_16_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%conv_1_out_14_1_ad = getelementptr [32 x float]* %conv_1_out_14_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 744 'getelementptr' 'conv_1_out_14_1_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 745 [2/2] (3.25ns)   --->   "%conv_1_out_14_1_lo = load float* %conv_1_out_14_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 745 'load' 'conv_1_out_14_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 746 [1/1] (0.00ns)   --->   "%conv_1_out_12_1_ad = getelementptr [32 x float]* %conv_1_out_12_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 746 'getelementptr' 'conv_1_out_12_1_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 747 [2/2] (3.25ns)   --->   "%conv_1_out_12_1_lo = load float* %conv_1_out_12_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 747 'load' 'conv_1_out_12_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 748 [1/1] (0.00ns)   --->   "%conv_1_out_10_1_ad = getelementptr [32 x float]* %conv_1_out_10_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 748 'getelementptr' 'conv_1_out_10_1_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 749 [2/2] (3.25ns)   --->   "%conv_1_out_10_1_lo = load float* %conv_1_out_10_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 749 'load' 'conv_1_out_10_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%conv_1_out_8_1_add = getelementptr [32 x float]* %conv_1_out_8_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 750 'getelementptr' 'conv_1_out_8_1_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 751 [2/2] (3.25ns)   --->   "%conv_1_out_8_1_loa = load float* %conv_1_out_8_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 751 'load' 'conv_1_out_8_1_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 752 [1/1] (0.00ns)   --->   "%conv_1_out_6_1_add = getelementptr [32 x float]* %conv_1_out_6_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 752 'getelementptr' 'conv_1_out_6_1_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 753 [2/2] (3.25ns)   --->   "%conv_1_out_6_1_loa = load float* %conv_1_out_6_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 753 'load' 'conv_1_out_6_1_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%conv_1_out_4_1_add = getelementptr [32 x float]* %conv_1_out_4_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 754 'getelementptr' 'conv_1_out_4_1_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 755 [2/2] (3.25ns)   --->   "%conv_1_out_4_1_loa = load float* %conv_1_out_4_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 755 'load' 'conv_1_out_4_1_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%conv_1_out_2_1_add = getelementptr [32 x float]* %conv_1_out_2_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 756 'getelementptr' 'conv_1_out_2_1_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 757 [2/2] (3.25ns)   --->   "%conv_1_out_2_1_loa = load float* %conv_1_out_2_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 757 'load' 'conv_1_out_2_1_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 758 [1/1] (0.00ns)   --->   "%conv_1_out_0_1_add = getelementptr [32 x float]* %conv_1_out_0_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 758 'getelementptr' 'conv_1_out_0_1_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 759 [2/2] (3.25ns)   --->   "%conv_1_out_0_1_loa = load float* %conv_1_out_0_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 759 'load' 'conv_1_out_0_1_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%conv_1_out_24_1_ad = getelementptr [32 x float]* %conv_1_out_24_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 760 'getelementptr' 'conv_1_out_24_1_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 761 [2/2] (3.25ns)   --->   "%conv_1_out_24_1_lo = load float* %conv_1_out_24_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 761 'load' 'conv_1_out_24_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 762 [1/1] (0.00ns)   --->   "%conv_1_out_23_0_ad = getelementptr [32 x float]* %conv_1_out_23_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 762 'getelementptr' 'conv_1_out_23_0_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 763 [2/2] (3.25ns)   --->   "%conv_1_out_23_0_lo = load float* %conv_1_out_23_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 763 'load' 'conv_1_out_23_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 764 [1/1] (0.00ns)   --->   "%conv_1_out_21_0_ad = getelementptr [32 x float]* %conv_1_out_21_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 764 'getelementptr' 'conv_1_out_21_0_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 765 [2/2] (3.25ns)   --->   "%conv_1_out_21_0_lo = load float* %conv_1_out_21_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 765 'load' 'conv_1_out_21_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%conv_1_out_19_0_ad = getelementptr [32 x float]* %conv_1_out_19_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 766 'getelementptr' 'conv_1_out_19_0_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 767 [2/2] (3.25ns)   --->   "%conv_1_out_19_0_lo = load float* %conv_1_out_19_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 767 'load' 'conv_1_out_19_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 768 [1/1] (0.00ns)   --->   "%conv_1_out_17_0_ad = getelementptr [32 x float]* %conv_1_out_17_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 768 'getelementptr' 'conv_1_out_17_0_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 769 [2/2] (3.25ns)   --->   "%conv_1_out_17_0_lo = load float* %conv_1_out_17_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 769 'load' 'conv_1_out_17_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%conv_1_out_15_0_ad = getelementptr [32 x float]* %conv_1_out_15_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 770 'getelementptr' 'conv_1_out_15_0_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 771 [2/2] (3.25ns)   --->   "%conv_1_out_15_0_lo = load float* %conv_1_out_15_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 771 'load' 'conv_1_out_15_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%conv_1_out_13_0_ad = getelementptr [32 x float]* %conv_1_out_13_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 772 'getelementptr' 'conv_1_out_13_0_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 773 [2/2] (3.25ns)   --->   "%conv_1_out_13_0_lo = load float* %conv_1_out_13_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 773 'load' 'conv_1_out_13_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 774 [1/1] (0.00ns)   --->   "%conv_1_out_11_0_ad = getelementptr [32 x float]* %conv_1_out_11_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 774 'getelementptr' 'conv_1_out_11_0_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 775 [2/2] (3.25ns)   --->   "%conv_1_out_11_0_lo = load float* %conv_1_out_11_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 775 'load' 'conv_1_out_11_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%conv_1_out_9_0_add = getelementptr [32 x float]* %conv_1_out_9_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 776 'getelementptr' 'conv_1_out_9_0_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 777 [2/2] (3.25ns)   --->   "%conv_1_out_9_0_loa = load float* %conv_1_out_9_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 777 'load' 'conv_1_out_9_0_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%conv_1_out_7_0_add = getelementptr [32 x float]* %conv_1_out_7_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 778 'getelementptr' 'conv_1_out_7_0_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 779 [2/2] (3.25ns)   --->   "%conv_1_out_7_0_loa = load float* %conv_1_out_7_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 779 'load' 'conv_1_out_7_0_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 780 [1/1] (0.00ns)   --->   "%conv_1_out_5_0_add = getelementptr [32 x float]* %conv_1_out_5_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 780 'getelementptr' 'conv_1_out_5_0_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 781 [2/2] (3.25ns)   --->   "%conv_1_out_5_0_loa = load float* %conv_1_out_5_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 781 'load' 'conv_1_out_5_0_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%conv_1_out_3_0_add = getelementptr [32 x float]* %conv_1_out_3_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 782 'getelementptr' 'conv_1_out_3_0_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 783 [2/2] (3.25ns)   --->   "%conv_1_out_3_0_loa = load float* %conv_1_out_3_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 783 'load' 'conv_1_out_3_0_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 784 [1/1] (0.00ns)   --->   "%conv_1_out_1_0_add = getelementptr [32 x float]* %conv_1_out_1_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 784 'getelementptr' 'conv_1_out_1_0_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 785 [2/2] (3.25ns)   --->   "%conv_1_out_1_0_loa = load float* %conv_1_out_1_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 785 'load' 'conv_1_out_1_0_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%conv_1_out_25_0_ad = getelementptr [32 x float]* %conv_1_out_25_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 786 'getelementptr' 'conv_1_out_25_0_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 787 [2/2] (3.25ns)   --->   "%conv_1_out_25_0_lo = load float* %conv_1_out_25_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 787 'load' 'conv_1_out_25_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%conv_1_out_23_1_ad = getelementptr [32 x float]* %conv_1_out_23_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 788 'getelementptr' 'conv_1_out_23_1_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 789 [2/2] (3.25ns)   --->   "%conv_1_out_23_1_lo = load float* %conv_1_out_23_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 789 'load' 'conv_1_out_23_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 790 [1/1] (0.00ns)   --->   "%conv_1_out_21_1_ad = getelementptr [32 x float]* %conv_1_out_21_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 790 'getelementptr' 'conv_1_out_21_1_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 791 [2/2] (3.25ns)   --->   "%conv_1_out_21_1_lo = load float* %conv_1_out_21_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 791 'load' 'conv_1_out_21_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%conv_1_out_19_1_ad = getelementptr [32 x float]* %conv_1_out_19_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 792 'getelementptr' 'conv_1_out_19_1_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 793 [2/2] (3.25ns)   --->   "%conv_1_out_19_1_lo = load float* %conv_1_out_19_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 793 'load' 'conv_1_out_19_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%conv_1_out_17_1_ad = getelementptr [32 x float]* %conv_1_out_17_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 794 'getelementptr' 'conv_1_out_17_1_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 795 [2/2] (3.25ns)   --->   "%conv_1_out_17_1_lo = load float* %conv_1_out_17_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 795 'load' 'conv_1_out_17_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 796 [1/1] (0.00ns)   --->   "%conv_1_out_15_1_ad = getelementptr [32 x float]* %conv_1_out_15_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 796 'getelementptr' 'conv_1_out_15_1_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 797 [2/2] (3.25ns)   --->   "%conv_1_out_15_1_lo = load float* %conv_1_out_15_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 797 'load' 'conv_1_out_15_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%conv_1_out_13_1_ad = getelementptr [32 x float]* %conv_1_out_13_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 798 'getelementptr' 'conv_1_out_13_1_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 799 [2/2] (3.25ns)   --->   "%conv_1_out_13_1_lo = load float* %conv_1_out_13_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 799 'load' 'conv_1_out_13_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%conv_1_out_11_1_ad = getelementptr [32 x float]* %conv_1_out_11_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 800 'getelementptr' 'conv_1_out_11_1_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 801 [2/2] (3.25ns)   --->   "%conv_1_out_11_1_lo = load float* %conv_1_out_11_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 801 'load' 'conv_1_out_11_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 802 [1/1] (0.00ns)   --->   "%conv_1_out_9_1_add = getelementptr [32 x float]* %conv_1_out_9_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 802 'getelementptr' 'conv_1_out_9_1_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 803 [2/2] (3.25ns)   --->   "%conv_1_out_9_1_loa = load float* %conv_1_out_9_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 803 'load' 'conv_1_out_9_1_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%conv_1_out_7_1_add = getelementptr [32 x float]* %conv_1_out_7_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 804 'getelementptr' 'conv_1_out_7_1_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 805 [2/2] (3.25ns)   --->   "%conv_1_out_7_1_loa = load float* %conv_1_out_7_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 805 'load' 'conv_1_out_7_1_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 806 [1/1] (0.00ns)   --->   "%conv_1_out_5_1_add = getelementptr [32 x float]* %conv_1_out_5_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 806 'getelementptr' 'conv_1_out_5_1_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 807 [2/2] (3.25ns)   --->   "%conv_1_out_5_1_loa = load float* %conv_1_out_5_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 807 'load' 'conv_1_out_5_1_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%conv_1_out_3_1_add = getelementptr [32 x float]* %conv_1_out_3_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 808 'getelementptr' 'conv_1_out_3_1_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 809 [2/2] (3.25ns)   --->   "%conv_1_out_3_1_loa = load float* %conv_1_out_3_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 809 'load' 'conv_1_out_3_1_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 810 [1/1] (0.00ns)   --->   "%conv_1_out_1_1_add = getelementptr [32 x float]* %conv_1_out_1_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 810 'getelementptr' 'conv_1_out_1_1_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 811 [2/2] (3.25ns)   --->   "%conv_1_out_1_1_loa = load float* %conv_1_out_1_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 811 'load' 'conv_1_out_1_1_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%conv_1_out_25_1_ad = getelementptr [32 x float]* %conv_1_out_25_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 812 'getelementptr' 'conv_1_out_25_1_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 813 [2/2] (3.25ns)   --->   "%conv_1_out_25_1_lo = load float* %conv_1_out_25_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 813 'load' 'conv_1_out_25_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 814 [1/1] (0.00ns)   --->   "%conv_1_out_22_2_ad = getelementptr [32 x float]* %conv_1_out_22_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 814 'getelementptr' 'conv_1_out_22_2_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 815 [2/2] (3.25ns)   --->   "%conv_1_out_22_2_lo = load float* %conv_1_out_22_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 815 'load' 'conv_1_out_22_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 816 [1/1] (0.00ns)   --->   "%conv_1_out_20_2_ad = getelementptr [32 x float]* %conv_1_out_20_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 816 'getelementptr' 'conv_1_out_20_2_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 817 [2/2] (3.25ns)   --->   "%conv_1_out_20_2_lo = load float* %conv_1_out_20_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 817 'load' 'conv_1_out_20_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 818 [1/1] (0.00ns)   --->   "%conv_1_out_18_2_ad = getelementptr [32 x float]* %conv_1_out_18_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 818 'getelementptr' 'conv_1_out_18_2_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 819 [2/2] (3.25ns)   --->   "%conv_1_out_18_2_lo = load float* %conv_1_out_18_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 819 'load' 'conv_1_out_18_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%conv_1_out_16_2_ad = getelementptr [32 x float]* %conv_1_out_16_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 820 'getelementptr' 'conv_1_out_16_2_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 821 [2/2] (3.25ns)   --->   "%conv_1_out_16_2_lo = load float* %conv_1_out_16_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 821 'load' 'conv_1_out_16_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 822 [1/1] (0.00ns)   --->   "%conv_1_out_14_2_ad = getelementptr [32 x float]* %conv_1_out_14_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 822 'getelementptr' 'conv_1_out_14_2_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 823 [2/2] (3.25ns)   --->   "%conv_1_out_14_2_lo = load float* %conv_1_out_14_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 823 'load' 'conv_1_out_14_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%conv_1_out_12_2_ad = getelementptr [32 x float]* %conv_1_out_12_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 824 'getelementptr' 'conv_1_out_12_2_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 825 [2/2] (3.25ns)   --->   "%conv_1_out_12_2_lo = load float* %conv_1_out_12_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 825 'load' 'conv_1_out_12_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 826 [1/1] (0.00ns)   --->   "%conv_1_out_10_2_ad = getelementptr [32 x float]* %conv_1_out_10_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 826 'getelementptr' 'conv_1_out_10_2_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 827 [2/2] (3.25ns)   --->   "%conv_1_out_10_2_lo = load float* %conv_1_out_10_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 827 'load' 'conv_1_out_10_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 828 [1/1] (0.00ns)   --->   "%conv_1_out_8_2_add = getelementptr [32 x float]* %conv_1_out_8_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 828 'getelementptr' 'conv_1_out_8_2_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 829 [2/2] (3.25ns)   --->   "%conv_1_out_8_2_loa = load float* %conv_1_out_8_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 829 'load' 'conv_1_out_8_2_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 830 [1/1] (0.00ns)   --->   "%conv_1_out_6_2_add = getelementptr [32 x float]* %conv_1_out_6_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 830 'getelementptr' 'conv_1_out_6_2_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 831 [2/2] (3.25ns)   --->   "%conv_1_out_6_2_loa = load float* %conv_1_out_6_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 831 'load' 'conv_1_out_6_2_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 832 [1/1] (0.00ns)   --->   "%conv_1_out_4_2_add = getelementptr [32 x float]* %conv_1_out_4_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 832 'getelementptr' 'conv_1_out_4_2_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 833 [2/2] (3.25ns)   --->   "%conv_1_out_4_2_loa = load float* %conv_1_out_4_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 833 'load' 'conv_1_out_4_2_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%conv_1_out_2_2_add = getelementptr [32 x float]* %conv_1_out_2_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 834 'getelementptr' 'conv_1_out_2_2_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 835 [2/2] (3.25ns)   --->   "%conv_1_out_2_2_loa = load float* %conv_1_out_2_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 835 'load' 'conv_1_out_2_2_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%conv_1_out_0_2_add = getelementptr [32 x float]* %conv_1_out_0_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 836 'getelementptr' 'conv_1_out_0_2_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 837 [2/2] (3.25ns)   --->   "%conv_1_out_0_2_loa = load float* %conv_1_out_0_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 837 'load' 'conv_1_out_0_2_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 838 [1/1] (0.00ns)   --->   "%conv_1_out_24_2_ad = getelementptr [32 x float]* %conv_1_out_24_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 838 'getelementptr' 'conv_1_out_24_2_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 839 [2/2] (3.25ns)   --->   "%conv_1_out_24_2_lo = load float* %conv_1_out_24_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 839 'load' 'conv_1_out_24_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%conv_1_out_22_3_ad = getelementptr [32 x float]* %conv_1_out_22_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 840 'getelementptr' 'conv_1_out_22_3_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 841 [2/2] (3.25ns)   --->   "%conv_1_out_22_3_lo = load float* %conv_1_out_22_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 841 'load' 'conv_1_out_22_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 842 [1/1] (0.00ns)   --->   "%conv_1_out_20_3_ad = getelementptr [32 x float]* %conv_1_out_20_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 842 'getelementptr' 'conv_1_out_20_3_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 843 [2/2] (3.25ns)   --->   "%conv_1_out_20_3_lo = load float* %conv_1_out_20_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 843 'load' 'conv_1_out_20_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 844 [1/1] (0.00ns)   --->   "%conv_1_out_18_3_ad = getelementptr [32 x float]* %conv_1_out_18_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 844 'getelementptr' 'conv_1_out_18_3_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 845 [2/2] (3.25ns)   --->   "%conv_1_out_18_3_lo = load float* %conv_1_out_18_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 845 'load' 'conv_1_out_18_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 846 [1/1] (0.00ns)   --->   "%conv_1_out_16_3_ad = getelementptr [32 x float]* %conv_1_out_16_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 846 'getelementptr' 'conv_1_out_16_3_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 847 [2/2] (3.25ns)   --->   "%conv_1_out_16_3_lo = load float* %conv_1_out_16_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 847 'load' 'conv_1_out_16_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 848 [1/1] (0.00ns)   --->   "%conv_1_out_14_3_ad = getelementptr [32 x float]* %conv_1_out_14_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 848 'getelementptr' 'conv_1_out_14_3_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 849 [2/2] (3.25ns)   --->   "%conv_1_out_14_3_lo = load float* %conv_1_out_14_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 849 'load' 'conv_1_out_14_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 850 [1/1] (0.00ns)   --->   "%conv_1_out_12_3_ad = getelementptr [32 x float]* %conv_1_out_12_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 850 'getelementptr' 'conv_1_out_12_3_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 851 [2/2] (3.25ns)   --->   "%conv_1_out_12_3_lo = load float* %conv_1_out_12_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 851 'load' 'conv_1_out_12_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 852 [1/1] (0.00ns)   --->   "%conv_1_out_10_3_ad = getelementptr [32 x float]* %conv_1_out_10_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 852 'getelementptr' 'conv_1_out_10_3_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 853 [2/2] (3.25ns)   --->   "%conv_1_out_10_3_lo = load float* %conv_1_out_10_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 853 'load' 'conv_1_out_10_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 854 [1/1] (0.00ns)   --->   "%conv_1_out_8_3_add = getelementptr [32 x float]* %conv_1_out_8_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 854 'getelementptr' 'conv_1_out_8_3_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 855 [2/2] (3.25ns)   --->   "%conv_1_out_8_3_loa = load float* %conv_1_out_8_3_add, align 4" [pool/pooling.cpp:28]   --->   Operation 855 'load' 'conv_1_out_8_3_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%conv_1_out_6_3_add = getelementptr [32 x float]* %conv_1_out_6_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 856 'getelementptr' 'conv_1_out_6_3_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 857 [2/2] (3.25ns)   --->   "%conv_1_out_6_3_loa = load float* %conv_1_out_6_3_add, align 4" [pool/pooling.cpp:28]   --->   Operation 857 'load' 'conv_1_out_6_3_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 858 [1/1] (0.00ns)   --->   "%conv_1_out_4_3_add = getelementptr [32 x float]* %conv_1_out_4_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 858 'getelementptr' 'conv_1_out_4_3_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 859 [2/2] (3.25ns)   --->   "%conv_1_out_4_3_loa = load float* %conv_1_out_4_3_add, align 4" [pool/pooling.cpp:28]   --->   Operation 859 'load' 'conv_1_out_4_3_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 860 [1/1] (0.00ns)   --->   "%conv_1_out_2_3_add = getelementptr [32 x float]* %conv_1_out_2_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 860 'getelementptr' 'conv_1_out_2_3_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 861 [2/2] (3.25ns)   --->   "%conv_1_out_2_3_loa = load float* %conv_1_out_2_3_add, align 4" [pool/pooling.cpp:28]   --->   Operation 861 'load' 'conv_1_out_2_3_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 862 [1/1] (0.00ns)   --->   "%conv_1_out_0_3_add = getelementptr [32 x float]* %conv_1_out_0_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 862 'getelementptr' 'conv_1_out_0_3_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 863 [2/2] (3.25ns)   --->   "%conv_1_out_0_3_loa = load float* %conv_1_out_0_3_add, align 4" [pool/pooling.cpp:28]   --->   Operation 863 'load' 'conv_1_out_0_3_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 864 [1/1] (0.00ns)   --->   "%conv_1_out_24_3_ad = getelementptr [32 x float]* %conv_1_out_24_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 864 'getelementptr' 'conv_1_out_24_3_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 865 [2/2] (3.25ns)   --->   "%conv_1_out_24_3_lo = load float* %conv_1_out_24_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 865 'load' 'conv_1_out_24_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 866 [1/1] (0.00ns)   --->   "%conv_1_out_23_2_ad = getelementptr [32 x float]* %conv_1_out_23_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 866 'getelementptr' 'conv_1_out_23_2_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 867 [2/2] (3.25ns)   --->   "%conv_1_out_23_2_lo = load float* %conv_1_out_23_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 867 'load' 'conv_1_out_23_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%conv_1_out_21_2_ad = getelementptr [32 x float]* %conv_1_out_21_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 868 'getelementptr' 'conv_1_out_21_2_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 869 [2/2] (3.25ns)   --->   "%conv_1_out_21_2_lo = load float* %conv_1_out_21_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 869 'load' 'conv_1_out_21_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 870 [1/1] (0.00ns)   --->   "%conv_1_out_19_2_ad = getelementptr [32 x float]* %conv_1_out_19_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 870 'getelementptr' 'conv_1_out_19_2_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 871 [2/2] (3.25ns)   --->   "%conv_1_out_19_2_lo = load float* %conv_1_out_19_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 871 'load' 'conv_1_out_19_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%conv_1_out_17_2_ad = getelementptr [32 x float]* %conv_1_out_17_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 872 'getelementptr' 'conv_1_out_17_2_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 873 [2/2] (3.25ns)   --->   "%conv_1_out_17_2_lo = load float* %conv_1_out_17_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 873 'load' 'conv_1_out_17_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 874 [1/1] (0.00ns)   --->   "%conv_1_out_15_2_ad = getelementptr [32 x float]* %conv_1_out_15_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 874 'getelementptr' 'conv_1_out_15_2_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 875 [2/2] (3.25ns)   --->   "%conv_1_out_15_2_lo = load float* %conv_1_out_15_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 875 'load' 'conv_1_out_15_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 876 [1/1] (0.00ns)   --->   "%conv_1_out_13_2_ad = getelementptr [32 x float]* %conv_1_out_13_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 876 'getelementptr' 'conv_1_out_13_2_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 877 [2/2] (3.25ns)   --->   "%conv_1_out_13_2_lo = load float* %conv_1_out_13_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 877 'load' 'conv_1_out_13_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 878 [1/1] (0.00ns)   --->   "%conv_1_out_11_2_ad = getelementptr [32 x float]* %conv_1_out_11_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 878 'getelementptr' 'conv_1_out_11_2_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 879 [2/2] (3.25ns)   --->   "%conv_1_out_11_2_lo = load float* %conv_1_out_11_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 879 'load' 'conv_1_out_11_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 880 [1/1] (0.00ns)   --->   "%conv_1_out_9_2_add = getelementptr [32 x float]* %conv_1_out_9_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 880 'getelementptr' 'conv_1_out_9_2_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 881 [2/2] (3.25ns)   --->   "%conv_1_out_9_2_loa = load float* %conv_1_out_9_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 881 'load' 'conv_1_out_9_2_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%conv_1_out_7_2_add = getelementptr [32 x float]* %conv_1_out_7_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 882 'getelementptr' 'conv_1_out_7_2_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 883 [2/2] (3.25ns)   --->   "%conv_1_out_7_2_loa = load float* %conv_1_out_7_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 883 'load' 'conv_1_out_7_2_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%conv_1_out_5_2_add = getelementptr [32 x float]* %conv_1_out_5_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 884 'getelementptr' 'conv_1_out_5_2_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 885 [2/2] (3.25ns)   --->   "%conv_1_out_5_2_loa = load float* %conv_1_out_5_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 885 'load' 'conv_1_out_5_2_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 886 [1/1] (0.00ns)   --->   "%conv_1_out_3_2_add = getelementptr [32 x float]* %conv_1_out_3_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 886 'getelementptr' 'conv_1_out_3_2_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 887 [2/2] (3.25ns)   --->   "%conv_1_out_3_2_loa = load float* %conv_1_out_3_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 887 'load' 'conv_1_out_3_2_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%conv_1_out_1_2_add = getelementptr [32 x float]* %conv_1_out_1_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 888 'getelementptr' 'conv_1_out_1_2_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 889 [2/2] (3.25ns)   --->   "%conv_1_out_1_2_loa = load float* %conv_1_out_1_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 889 'load' 'conv_1_out_1_2_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 890 [1/1] (0.00ns)   --->   "%conv_1_out_25_2_ad = getelementptr [32 x float]* %conv_1_out_25_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 890 'getelementptr' 'conv_1_out_25_2_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 891 [2/2] (3.25ns)   --->   "%conv_1_out_25_2_lo = load float* %conv_1_out_25_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 891 'load' 'conv_1_out_25_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 892 [1/1] (0.00ns)   --->   "%conv_1_out_23_3_ad = getelementptr [32 x float]* %conv_1_out_23_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 892 'getelementptr' 'conv_1_out_23_3_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 893 [2/2] (3.25ns)   --->   "%conv_1_out_23_3_lo = load float* %conv_1_out_23_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 893 'load' 'conv_1_out_23_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 894 [1/1] (0.00ns)   --->   "%conv_1_out_21_3_ad = getelementptr [32 x float]* %conv_1_out_21_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 894 'getelementptr' 'conv_1_out_21_3_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 895 [2/2] (3.25ns)   --->   "%conv_1_out_21_3_lo = load float* %conv_1_out_21_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 895 'load' 'conv_1_out_21_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 896 [1/1] (0.00ns)   --->   "%conv_1_out_19_3_ad = getelementptr [32 x float]* %conv_1_out_19_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 896 'getelementptr' 'conv_1_out_19_3_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 897 [2/2] (3.25ns)   --->   "%conv_1_out_19_3_lo = load float* %conv_1_out_19_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 897 'load' 'conv_1_out_19_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 898 [1/1] (0.00ns)   --->   "%conv_1_out_17_3_ad = getelementptr [32 x float]* %conv_1_out_17_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 898 'getelementptr' 'conv_1_out_17_3_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 899 [2/2] (3.25ns)   --->   "%conv_1_out_17_3_lo = load float* %conv_1_out_17_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 899 'load' 'conv_1_out_17_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 900 [1/1] (0.00ns)   --->   "%conv_1_out_15_3_ad = getelementptr [32 x float]* %conv_1_out_15_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 900 'getelementptr' 'conv_1_out_15_3_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 901 [2/2] (3.25ns)   --->   "%conv_1_out_15_3_lo = load float* %conv_1_out_15_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 901 'load' 'conv_1_out_15_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 902 [1/1] (0.00ns)   --->   "%conv_1_out_13_3_ad = getelementptr [32 x float]* %conv_1_out_13_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 902 'getelementptr' 'conv_1_out_13_3_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 903 [2/2] (3.25ns)   --->   "%conv_1_out_13_3_lo = load float* %conv_1_out_13_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 903 'load' 'conv_1_out_13_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 904 [1/1] (0.00ns)   --->   "%conv_1_out_11_3_ad = getelementptr [32 x float]* %conv_1_out_11_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 904 'getelementptr' 'conv_1_out_11_3_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 905 [2/2] (3.25ns)   --->   "%conv_1_out_11_3_lo = load float* %conv_1_out_11_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 905 'load' 'conv_1_out_11_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 906 [1/1] (0.00ns)   --->   "%conv_1_out_9_3_add = getelementptr [32 x float]* %conv_1_out_9_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 906 'getelementptr' 'conv_1_out_9_3_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 907 [2/2] (3.25ns)   --->   "%conv_1_out_9_3_loa = load float* %conv_1_out_9_3_add, align 4" [pool/pooling.cpp:28]   --->   Operation 907 'load' 'conv_1_out_9_3_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 908 [1/1] (0.00ns)   --->   "%conv_1_out_7_3_add = getelementptr [32 x float]* %conv_1_out_7_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 908 'getelementptr' 'conv_1_out_7_3_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 909 [2/2] (3.25ns)   --->   "%conv_1_out_7_3_loa = load float* %conv_1_out_7_3_add, align 4" [pool/pooling.cpp:28]   --->   Operation 909 'load' 'conv_1_out_7_3_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 910 [1/1] (0.00ns)   --->   "%conv_1_out_5_3_add = getelementptr [32 x float]* %conv_1_out_5_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 910 'getelementptr' 'conv_1_out_5_3_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 911 [2/2] (3.25ns)   --->   "%conv_1_out_5_3_loa = load float* %conv_1_out_5_3_add, align 4" [pool/pooling.cpp:28]   --->   Operation 911 'load' 'conv_1_out_5_3_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 912 [1/1] (0.00ns)   --->   "%conv_1_out_3_3_add = getelementptr [32 x float]* %conv_1_out_3_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 912 'getelementptr' 'conv_1_out_3_3_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 913 [2/2] (3.25ns)   --->   "%conv_1_out_3_3_loa = load float* %conv_1_out_3_3_add, align 4" [pool/pooling.cpp:28]   --->   Operation 913 'load' 'conv_1_out_3_3_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 914 [1/1] (0.00ns)   --->   "%conv_1_out_1_3_add = getelementptr [32 x float]* %conv_1_out_1_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 914 'getelementptr' 'conv_1_out_1_3_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 915 [2/2] (3.25ns)   --->   "%conv_1_out_1_3_loa = load float* %conv_1_out_1_3_add, align 4" [pool/pooling.cpp:28]   --->   Operation 915 'load' 'conv_1_out_1_3_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%conv_1_out_25_3_ad = getelementptr [32 x float]* %conv_1_out_25_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 916 'getelementptr' 'conv_1_out_25_3_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 917 [2/2] (3.25ns)   --->   "%conv_1_out_25_3_lo = load float* %conv_1_out_25_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 917 'load' 'conv_1_out_25_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 918 [1/1] (0.00ns)   --->   "%conv_1_out_22_4_ad = getelementptr [32 x float]* %conv_1_out_22_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 918 'getelementptr' 'conv_1_out_22_4_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 919 [2/2] (3.25ns)   --->   "%conv_1_out_22_4_lo = load float* %conv_1_out_22_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 919 'load' 'conv_1_out_22_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 920 [1/1] (0.00ns)   --->   "%conv_1_out_20_4_ad = getelementptr [32 x float]* %conv_1_out_20_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 920 'getelementptr' 'conv_1_out_20_4_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 921 [2/2] (3.25ns)   --->   "%conv_1_out_20_4_lo = load float* %conv_1_out_20_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 921 'load' 'conv_1_out_20_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 922 [1/1] (0.00ns)   --->   "%conv_1_out_18_4_ad = getelementptr [32 x float]* %conv_1_out_18_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 922 'getelementptr' 'conv_1_out_18_4_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 923 [2/2] (3.25ns)   --->   "%conv_1_out_18_4_lo = load float* %conv_1_out_18_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 923 'load' 'conv_1_out_18_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 924 [1/1] (0.00ns)   --->   "%conv_1_out_16_4_ad = getelementptr [32 x float]* %conv_1_out_16_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 924 'getelementptr' 'conv_1_out_16_4_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 925 [2/2] (3.25ns)   --->   "%conv_1_out_16_4_lo = load float* %conv_1_out_16_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 925 'load' 'conv_1_out_16_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 926 [1/1] (0.00ns)   --->   "%conv_1_out_14_4_ad = getelementptr [32 x float]* %conv_1_out_14_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 926 'getelementptr' 'conv_1_out_14_4_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 927 [2/2] (3.25ns)   --->   "%conv_1_out_14_4_lo = load float* %conv_1_out_14_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 927 'load' 'conv_1_out_14_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 928 [1/1] (0.00ns)   --->   "%conv_1_out_12_4_ad = getelementptr [32 x float]* %conv_1_out_12_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 928 'getelementptr' 'conv_1_out_12_4_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 929 [2/2] (3.25ns)   --->   "%conv_1_out_12_4_lo = load float* %conv_1_out_12_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 929 'load' 'conv_1_out_12_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 930 [1/1] (0.00ns)   --->   "%conv_1_out_10_4_ad = getelementptr [32 x float]* %conv_1_out_10_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 930 'getelementptr' 'conv_1_out_10_4_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 931 [2/2] (3.25ns)   --->   "%conv_1_out_10_4_lo = load float* %conv_1_out_10_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 931 'load' 'conv_1_out_10_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 932 [1/1] (0.00ns)   --->   "%conv_1_out_8_4_add = getelementptr [32 x float]* %conv_1_out_8_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 932 'getelementptr' 'conv_1_out_8_4_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 933 [2/2] (3.25ns)   --->   "%conv_1_out_8_4_loa = load float* %conv_1_out_8_4_add, align 4" [pool/pooling.cpp:28]   --->   Operation 933 'load' 'conv_1_out_8_4_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 934 [1/1] (0.00ns)   --->   "%conv_1_out_6_4_add = getelementptr [32 x float]* %conv_1_out_6_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 934 'getelementptr' 'conv_1_out_6_4_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 935 [2/2] (3.25ns)   --->   "%conv_1_out_6_4_loa = load float* %conv_1_out_6_4_add, align 4" [pool/pooling.cpp:28]   --->   Operation 935 'load' 'conv_1_out_6_4_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 936 [1/1] (0.00ns)   --->   "%conv_1_out_4_4_add = getelementptr [32 x float]* %conv_1_out_4_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 936 'getelementptr' 'conv_1_out_4_4_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 937 [2/2] (3.25ns)   --->   "%conv_1_out_4_4_loa = load float* %conv_1_out_4_4_add, align 4" [pool/pooling.cpp:28]   --->   Operation 937 'load' 'conv_1_out_4_4_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 938 [1/1] (0.00ns)   --->   "%conv_1_out_2_4_add = getelementptr [32 x float]* %conv_1_out_2_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 938 'getelementptr' 'conv_1_out_2_4_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 939 [2/2] (3.25ns)   --->   "%conv_1_out_2_4_loa = load float* %conv_1_out_2_4_add, align 4" [pool/pooling.cpp:28]   --->   Operation 939 'load' 'conv_1_out_2_4_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 940 [1/1] (0.00ns)   --->   "%conv_1_out_0_4_add = getelementptr [32 x float]* %conv_1_out_0_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 940 'getelementptr' 'conv_1_out_0_4_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 941 [2/2] (3.25ns)   --->   "%conv_1_out_0_4_loa = load float* %conv_1_out_0_4_add, align 4" [pool/pooling.cpp:28]   --->   Operation 941 'load' 'conv_1_out_0_4_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 942 [1/1] (0.00ns)   --->   "%conv_1_out_24_4_ad = getelementptr [32 x float]* %conv_1_out_24_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 942 'getelementptr' 'conv_1_out_24_4_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 943 [2/2] (3.25ns)   --->   "%conv_1_out_24_4_lo = load float* %conv_1_out_24_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 943 'load' 'conv_1_out_24_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 944 [1/1] (0.00ns)   --->   "%conv_1_out_22_5_ad = getelementptr [32 x float]* %conv_1_out_22_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 944 'getelementptr' 'conv_1_out_22_5_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 945 [2/2] (3.25ns)   --->   "%conv_1_out_22_5_lo = load float* %conv_1_out_22_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 945 'load' 'conv_1_out_22_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 946 [1/1] (0.00ns)   --->   "%conv_1_out_20_5_ad = getelementptr [32 x float]* %conv_1_out_20_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 946 'getelementptr' 'conv_1_out_20_5_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 947 [2/2] (3.25ns)   --->   "%conv_1_out_20_5_lo = load float* %conv_1_out_20_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 947 'load' 'conv_1_out_20_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 948 [1/1] (0.00ns)   --->   "%conv_1_out_18_5_ad = getelementptr [32 x float]* %conv_1_out_18_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 948 'getelementptr' 'conv_1_out_18_5_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 949 [2/2] (3.25ns)   --->   "%conv_1_out_18_5_lo = load float* %conv_1_out_18_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 949 'load' 'conv_1_out_18_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 950 [1/1] (0.00ns)   --->   "%conv_1_out_16_5_ad = getelementptr [32 x float]* %conv_1_out_16_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 950 'getelementptr' 'conv_1_out_16_5_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 951 [2/2] (3.25ns)   --->   "%conv_1_out_16_5_lo = load float* %conv_1_out_16_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 951 'load' 'conv_1_out_16_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 952 [1/1] (0.00ns)   --->   "%conv_1_out_14_5_ad = getelementptr [32 x float]* %conv_1_out_14_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 952 'getelementptr' 'conv_1_out_14_5_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 953 [2/2] (3.25ns)   --->   "%conv_1_out_14_5_lo = load float* %conv_1_out_14_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 953 'load' 'conv_1_out_14_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 954 [1/1] (0.00ns)   --->   "%conv_1_out_12_5_ad = getelementptr [32 x float]* %conv_1_out_12_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 954 'getelementptr' 'conv_1_out_12_5_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 955 [2/2] (3.25ns)   --->   "%conv_1_out_12_5_lo = load float* %conv_1_out_12_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 955 'load' 'conv_1_out_12_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 956 [1/1] (0.00ns)   --->   "%conv_1_out_10_5_ad = getelementptr [32 x float]* %conv_1_out_10_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 956 'getelementptr' 'conv_1_out_10_5_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 957 [2/2] (3.25ns)   --->   "%conv_1_out_10_5_lo = load float* %conv_1_out_10_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 957 'load' 'conv_1_out_10_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 958 [1/1] (0.00ns)   --->   "%conv_1_out_8_5_add = getelementptr [32 x float]* %conv_1_out_8_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 958 'getelementptr' 'conv_1_out_8_5_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 959 [2/2] (3.25ns)   --->   "%conv_1_out_8_5_loa = load float* %conv_1_out_8_5_add, align 4" [pool/pooling.cpp:28]   --->   Operation 959 'load' 'conv_1_out_8_5_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 960 [1/1] (0.00ns)   --->   "%conv_1_out_6_5_add = getelementptr [32 x float]* %conv_1_out_6_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 960 'getelementptr' 'conv_1_out_6_5_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 961 [2/2] (3.25ns)   --->   "%conv_1_out_6_5_loa = load float* %conv_1_out_6_5_add, align 4" [pool/pooling.cpp:28]   --->   Operation 961 'load' 'conv_1_out_6_5_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 962 [1/1] (0.00ns)   --->   "%conv_1_out_4_5_add = getelementptr [32 x float]* %conv_1_out_4_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 962 'getelementptr' 'conv_1_out_4_5_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 963 [2/2] (3.25ns)   --->   "%conv_1_out_4_5_loa = load float* %conv_1_out_4_5_add, align 4" [pool/pooling.cpp:28]   --->   Operation 963 'load' 'conv_1_out_4_5_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 964 [1/1] (0.00ns)   --->   "%conv_1_out_2_5_add = getelementptr [32 x float]* %conv_1_out_2_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 964 'getelementptr' 'conv_1_out_2_5_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 965 [2/2] (3.25ns)   --->   "%conv_1_out_2_5_loa = load float* %conv_1_out_2_5_add, align 4" [pool/pooling.cpp:28]   --->   Operation 965 'load' 'conv_1_out_2_5_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 966 [1/1] (0.00ns)   --->   "%conv_1_out_0_5_add = getelementptr [32 x float]* %conv_1_out_0_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 966 'getelementptr' 'conv_1_out_0_5_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 967 [2/2] (3.25ns)   --->   "%conv_1_out_0_5_loa = load float* %conv_1_out_0_5_add, align 4" [pool/pooling.cpp:28]   --->   Operation 967 'load' 'conv_1_out_0_5_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 968 [1/1] (0.00ns)   --->   "%conv_1_out_24_5_ad = getelementptr [32 x float]* %conv_1_out_24_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 968 'getelementptr' 'conv_1_out_24_5_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 969 [2/2] (3.25ns)   --->   "%conv_1_out_24_5_lo = load float* %conv_1_out_24_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 969 'load' 'conv_1_out_24_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 970 [1/1] (0.00ns)   --->   "%conv_1_out_23_4_ad = getelementptr [32 x float]* %conv_1_out_23_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 970 'getelementptr' 'conv_1_out_23_4_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 971 [2/2] (3.25ns)   --->   "%conv_1_out_23_4_lo = load float* %conv_1_out_23_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 971 'load' 'conv_1_out_23_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 972 [1/1] (0.00ns)   --->   "%conv_1_out_21_4_ad = getelementptr [32 x float]* %conv_1_out_21_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 972 'getelementptr' 'conv_1_out_21_4_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 973 [2/2] (3.25ns)   --->   "%conv_1_out_21_4_lo = load float* %conv_1_out_21_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 973 'load' 'conv_1_out_21_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 974 [1/1] (0.00ns)   --->   "%conv_1_out_19_4_ad = getelementptr [32 x float]* %conv_1_out_19_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 974 'getelementptr' 'conv_1_out_19_4_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 975 [2/2] (3.25ns)   --->   "%conv_1_out_19_4_lo = load float* %conv_1_out_19_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 975 'load' 'conv_1_out_19_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 976 [1/1] (0.00ns)   --->   "%conv_1_out_17_4_ad = getelementptr [32 x float]* %conv_1_out_17_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 976 'getelementptr' 'conv_1_out_17_4_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 977 [2/2] (3.25ns)   --->   "%conv_1_out_17_4_lo = load float* %conv_1_out_17_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 977 'load' 'conv_1_out_17_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 978 [1/1] (0.00ns)   --->   "%conv_1_out_15_4_ad = getelementptr [32 x float]* %conv_1_out_15_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 978 'getelementptr' 'conv_1_out_15_4_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 979 [2/2] (3.25ns)   --->   "%conv_1_out_15_4_lo = load float* %conv_1_out_15_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 979 'load' 'conv_1_out_15_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 980 [1/1] (0.00ns)   --->   "%conv_1_out_13_4_ad = getelementptr [32 x float]* %conv_1_out_13_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 980 'getelementptr' 'conv_1_out_13_4_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 981 [2/2] (3.25ns)   --->   "%conv_1_out_13_4_lo = load float* %conv_1_out_13_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 981 'load' 'conv_1_out_13_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 982 [1/1] (0.00ns)   --->   "%conv_1_out_11_4_ad = getelementptr [32 x float]* %conv_1_out_11_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 982 'getelementptr' 'conv_1_out_11_4_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 983 [2/2] (3.25ns)   --->   "%conv_1_out_11_4_lo = load float* %conv_1_out_11_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 983 'load' 'conv_1_out_11_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 984 [1/1] (0.00ns)   --->   "%conv_1_out_9_4_add = getelementptr [32 x float]* %conv_1_out_9_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 984 'getelementptr' 'conv_1_out_9_4_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 985 [2/2] (3.25ns)   --->   "%conv_1_out_9_4_loa = load float* %conv_1_out_9_4_add, align 4" [pool/pooling.cpp:28]   --->   Operation 985 'load' 'conv_1_out_9_4_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 986 [1/1] (0.00ns)   --->   "%conv_1_out_7_4_add = getelementptr [32 x float]* %conv_1_out_7_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 986 'getelementptr' 'conv_1_out_7_4_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 987 [2/2] (3.25ns)   --->   "%conv_1_out_7_4_loa = load float* %conv_1_out_7_4_add, align 4" [pool/pooling.cpp:28]   --->   Operation 987 'load' 'conv_1_out_7_4_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 988 [1/1] (0.00ns)   --->   "%conv_1_out_5_4_add = getelementptr [32 x float]* %conv_1_out_5_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 988 'getelementptr' 'conv_1_out_5_4_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 989 [2/2] (3.25ns)   --->   "%conv_1_out_5_4_loa = load float* %conv_1_out_5_4_add, align 4" [pool/pooling.cpp:28]   --->   Operation 989 'load' 'conv_1_out_5_4_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 990 [1/1] (0.00ns)   --->   "%conv_1_out_3_4_add = getelementptr [32 x float]* %conv_1_out_3_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 990 'getelementptr' 'conv_1_out_3_4_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 991 [2/2] (3.25ns)   --->   "%conv_1_out_3_4_loa = load float* %conv_1_out_3_4_add, align 4" [pool/pooling.cpp:28]   --->   Operation 991 'load' 'conv_1_out_3_4_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 992 [1/1] (0.00ns)   --->   "%conv_1_out_1_4_add = getelementptr [32 x float]* %conv_1_out_1_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 992 'getelementptr' 'conv_1_out_1_4_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 993 [2/2] (3.25ns)   --->   "%conv_1_out_1_4_loa = load float* %conv_1_out_1_4_add, align 4" [pool/pooling.cpp:28]   --->   Operation 993 'load' 'conv_1_out_1_4_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 994 [1/1] (0.00ns)   --->   "%conv_1_out_25_4_ad = getelementptr [32 x float]* %conv_1_out_25_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 994 'getelementptr' 'conv_1_out_25_4_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 995 [2/2] (3.25ns)   --->   "%conv_1_out_25_4_lo = load float* %conv_1_out_25_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 995 'load' 'conv_1_out_25_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 996 [1/1] (0.00ns)   --->   "%conv_1_out_23_5_ad = getelementptr [32 x float]* %conv_1_out_23_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 996 'getelementptr' 'conv_1_out_23_5_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 997 [2/2] (3.25ns)   --->   "%conv_1_out_23_5_lo = load float* %conv_1_out_23_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 997 'load' 'conv_1_out_23_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 998 [1/1] (0.00ns)   --->   "%conv_1_out_21_5_ad = getelementptr [32 x float]* %conv_1_out_21_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 998 'getelementptr' 'conv_1_out_21_5_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 999 [2/2] (3.25ns)   --->   "%conv_1_out_21_5_lo = load float* %conv_1_out_21_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 999 'load' 'conv_1_out_21_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1000 [1/1] (0.00ns)   --->   "%conv_1_out_19_5_ad = getelementptr [32 x float]* %conv_1_out_19_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1000 'getelementptr' 'conv_1_out_19_5_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1001 [2/2] (3.25ns)   --->   "%conv_1_out_19_5_lo = load float* %conv_1_out_19_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1001 'load' 'conv_1_out_19_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1002 [1/1] (0.00ns)   --->   "%conv_1_out_17_5_ad = getelementptr [32 x float]* %conv_1_out_17_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1002 'getelementptr' 'conv_1_out_17_5_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1003 [2/2] (3.25ns)   --->   "%conv_1_out_17_5_lo = load float* %conv_1_out_17_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1003 'load' 'conv_1_out_17_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1004 [1/1] (0.00ns)   --->   "%conv_1_out_15_5_ad = getelementptr [32 x float]* %conv_1_out_15_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1004 'getelementptr' 'conv_1_out_15_5_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1005 [2/2] (3.25ns)   --->   "%conv_1_out_15_5_lo = load float* %conv_1_out_15_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1005 'load' 'conv_1_out_15_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1006 [1/1] (0.00ns)   --->   "%conv_1_out_13_5_ad = getelementptr [32 x float]* %conv_1_out_13_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1006 'getelementptr' 'conv_1_out_13_5_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1007 [2/2] (3.25ns)   --->   "%conv_1_out_13_5_lo = load float* %conv_1_out_13_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1007 'load' 'conv_1_out_13_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1008 [1/1] (0.00ns)   --->   "%conv_1_out_11_5_ad = getelementptr [32 x float]* %conv_1_out_11_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1008 'getelementptr' 'conv_1_out_11_5_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1009 [2/2] (3.25ns)   --->   "%conv_1_out_11_5_lo = load float* %conv_1_out_11_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1009 'load' 'conv_1_out_11_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1010 [1/1] (0.00ns)   --->   "%conv_1_out_9_5_add = getelementptr [32 x float]* %conv_1_out_9_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1010 'getelementptr' 'conv_1_out_9_5_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1011 [2/2] (3.25ns)   --->   "%conv_1_out_9_5_loa = load float* %conv_1_out_9_5_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1011 'load' 'conv_1_out_9_5_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1012 [1/1] (0.00ns)   --->   "%conv_1_out_7_5_add = getelementptr [32 x float]* %conv_1_out_7_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1012 'getelementptr' 'conv_1_out_7_5_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1013 [2/2] (3.25ns)   --->   "%conv_1_out_7_5_loa = load float* %conv_1_out_7_5_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1013 'load' 'conv_1_out_7_5_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1014 [1/1] (0.00ns)   --->   "%conv_1_out_5_5_add = getelementptr [32 x float]* %conv_1_out_5_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1014 'getelementptr' 'conv_1_out_5_5_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1015 [2/2] (3.25ns)   --->   "%conv_1_out_5_5_loa = load float* %conv_1_out_5_5_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1015 'load' 'conv_1_out_5_5_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1016 [1/1] (0.00ns)   --->   "%conv_1_out_3_5_add = getelementptr [32 x float]* %conv_1_out_3_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1016 'getelementptr' 'conv_1_out_3_5_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1017 [2/2] (3.25ns)   --->   "%conv_1_out_3_5_loa = load float* %conv_1_out_3_5_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1017 'load' 'conv_1_out_3_5_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1018 [1/1] (0.00ns)   --->   "%conv_1_out_1_5_add = getelementptr [32 x float]* %conv_1_out_1_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1018 'getelementptr' 'conv_1_out_1_5_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1019 [2/2] (3.25ns)   --->   "%conv_1_out_1_5_loa = load float* %conv_1_out_1_5_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1019 'load' 'conv_1_out_1_5_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1020 [1/1] (0.00ns)   --->   "%conv_1_out_25_5_ad = getelementptr [32 x float]* %conv_1_out_25_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1020 'getelementptr' 'conv_1_out_25_5_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1021 [2/2] (3.25ns)   --->   "%conv_1_out_25_5_lo = load float* %conv_1_out_25_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1021 'load' 'conv_1_out_25_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1022 [1/1] (0.00ns)   --->   "%conv_1_out_22_6_ad = getelementptr [32 x float]* %conv_1_out_22_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1022 'getelementptr' 'conv_1_out_22_6_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1023 [2/2] (3.25ns)   --->   "%conv_1_out_22_6_lo = load float* %conv_1_out_22_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1023 'load' 'conv_1_out_22_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1024 [1/1] (0.00ns)   --->   "%conv_1_out_20_6_ad = getelementptr [32 x float]* %conv_1_out_20_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1024 'getelementptr' 'conv_1_out_20_6_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1025 [2/2] (3.25ns)   --->   "%conv_1_out_20_6_lo = load float* %conv_1_out_20_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1025 'load' 'conv_1_out_20_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1026 [1/1] (0.00ns)   --->   "%conv_1_out_18_6_ad = getelementptr [32 x float]* %conv_1_out_18_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1026 'getelementptr' 'conv_1_out_18_6_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1027 [2/2] (3.25ns)   --->   "%conv_1_out_18_6_lo = load float* %conv_1_out_18_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1027 'load' 'conv_1_out_18_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1028 [1/1] (0.00ns)   --->   "%conv_1_out_16_6_ad = getelementptr [32 x float]* %conv_1_out_16_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1028 'getelementptr' 'conv_1_out_16_6_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1029 [2/2] (3.25ns)   --->   "%conv_1_out_16_6_lo = load float* %conv_1_out_16_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1029 'load' 'conv_1_out_16_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1030 [1/1] (0.00ns)   --->   "%conv_1_out_14_6_ad = getelementptr [32 x float]* %conv_1_out_14_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1030 'getelementptr' 'conv_1_out_14_6_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1031 [2/2] (3.25ns)   --->   "%conv_1_out_14_6_lo = load float* %conv_1_out_14_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1031 'load' 'conv_1_out_14_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1032 [1/1] (0.00ns)   --->   "%conv_1_out_12_6_ad = getelementptr [32 x float]* %conv_1_out_12_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1032 'getelementptr' 'conv_1_out_12_6_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1033 [2/2] (3.25ns)   --->   "%conv_1_out_12_6_lo = load float* %conv_1_out_12_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1033 'load' 'conv_1_out_12_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1034 [1/1] (0.00ns)   --->   "%conv_1_out_10_6_ad = getelementptr [32 x float]* %conv_1_out_10_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1034 'getelementptr' 'conv_1_out_10_6_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1035 [2/2] (3.25ns)   --->   "%conv_1_out_10_6_lo = load float* %conv_1_out_10_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1035 'load' 'conv_1_out_10_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1036 [1/1] (0.00ns)   --->   "%conv_1_out_8_6_add = getelementptr [32 x float]* %conv_1_out_8_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1036 'getelementptr' 'conv_1_out_8_6_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1037 [2/2] (3.25ns)   --->   "%conv_1_out_8_6_loa = load float* %conv_1_out_8_6_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1037 'load' 'conv_1_out_8_6_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1038 [1/1] (0.00ns)   --->   "%conv_1_out_6_6_add = getelementptr [32 x float]* %conv_1_out_6_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1038 'getelementptr' 'conv_1_out_6_6_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1039 [2/2] (3.25ns)   --->   "%conv_1_out_6_6_loa = load float* %conv_1_out_6_6_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1039 'load' 'conv_1_out_6_6_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1040 [1/1] (0.00ns)   --->   "%conv_1_out_4_6_add = getelementptr [32 x float]* %conv_1_out_4_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1040 'getelementptr' 'conv_1_out_4_6_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1041 [2/2] (3.25ns)   --->   "%conv_1_out_4_6_loa = load float* %conv_1_out_4_6_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1041 'load' 'conv_1_out_4_6_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1042 [1/1] (0.00ns)   --->   "%conv_1_out_2_6_add = getelementptr [32 x float]* %conv_1_out_2_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1042 'getelementptr' 'conv_1_out_2_6_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1043 [2/2] (3.25ns)   --->   "%conv_1_out_2_6_loa = load float* %conv_1_out_2_6_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1043 'load' 'conv_1_out_2_6_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1044 [1/1] (0.00ns)   --->   "%conv_1_out_0_6_add = getelementptr [32 x float]* %conv_1_out_0_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1044 'getelementptr' 'conv_1_out_0_6_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1045 [2/2] (3.25ns)   --->   "%conv_1_out_0_6_loa = load float* %conv_1_out_0_6_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1045 'load' 'conv_1_out_0_6_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1046 [1/1] (0.00ns)   --->   "%conv_1_out_24_6_ad = getelementptr [32 x float]* %conv_1_out_24_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1046 'getelementptr' 'conv_1_out_24_6_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1047 [2/2] (3.25ns)   --->   "%conv_1_out_24_6_lo = load float* %conv_1_out_24_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1047 'load' 'conv_1_out_24_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1048 [1/1] (0.00ns)   --->   "%conv_1_out_22_7_ad = getelementptr [32 x float]* %conv_1_out_22_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1048 'getelementptr' 'conv_1_out_22_7_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1049 [2/2] (3.25ns)   --->   "%conv_1_out_22_7_lo = load float* %conv_1_out_22_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1049 'load' 'conv_1_out_22_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1050 [1/1] (0.00ns)   --->   "%conv_1_out_20_7_ad = getelementptr [32 x float]* %conv_1_out_20_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1050 'getelementptr' 'conv_1_out_20_7_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1051 [2/2] (3.25ns)   --->   "%conv_1_out_20_7_lo = load float* %conv_1_out_20_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1051 'load' 'conv_1_out_20_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1052 [1/1] (0.00ns)   --->   "%conv_1_out_18_7_ad = getelementptr [32 x float]* %conv_1_out_18_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1052 'getelementptr' 'conv_1_out_18_7_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1053 [2/2] (3.25ns)   --->   "%conv_1_out_18_7_lo = load float* %conv_1_out_18_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1053 'load' 'conv_1_out_18_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1054 [1/1] (0.00ns)   --->   "%conv_1_out_16_7_ad = getelementptr [32 x float]* %conv_1_out_16_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1054 'getelementptr' 'conv_1_out_16_7_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1055 [2/2] (3.25ns)   --->   "%conv_1_out_16_7_lo = load float* %conv_1_out_16_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1055 'load' 'conv_1_out_16_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1056 [1/1] (0.00ns)   --->   "%conv_1_out_14_7_ad = getelementptr [32 x float]* %conv_1_out_14_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1056 'getelementptr' 'conv_1_out_14_7_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1057 [2/2] (3.25ns)   --->   "%conv_1_out_14_7_lo = load float* %conv_1_out_14_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1057 'load' 'conv_1_out_14_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1058 [1/1] (0.00ns)   --->   "%conv_1_out_12_7_ad = getelementptr [32 x float]* %conv_1_out_12_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1058 'getelementptr' 'conv_1_out_12_7_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1059 [2/2] (3.25ns)   --->   "%conv_1_out_12_7_lo = load float* %conv_1_out_12_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1059 'load' 'conv_1_out_12_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1060 [1/1] (0.00ns)   --->   "%conv_1_out_10_7_ad = getelementptr [32 x float]* %conv_1_out_10_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1060 'getelementptr' 'conv_1_out_10_7_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1061 [2/2] (3.25ns)   --->   "%conv_1_out_10_7_lo = load float* %conv_1_out_10_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1061 'load' 'conv_1_out_10_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1062 [1/1] (0.00ns)   --->   "%conv_1_out_8_7_add = getelementptr [32 x float]* %conv_1_out_8_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1062 'getelementptr' 'conv_1_out_8_7_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1063 [2/2] (3.25ns)   --->   "%conv_1_out_8_7_loa = load float* %conv_1_out_8_7_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1063 'load' 'conv_1_out_8_7_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1064 [1/1] (0.00ns)   --->   "%conv_1_out_6_7_add = getelementptr [32 x float]* %conv_1_out_6_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1064 'getelementptr' 'conv_1_out_6_7_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1065 [2/2] (3.25ns)   --->   "%conv_1_out_6_7_loa = load float* %conv_1_out_6_7_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1065 'load' 'conv_1_out_6_7_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1066 [1/1] (0.00ns)   --->   "%conv_1_out_4_7_add = getelementptr [32 x float]* %conv_1_out_4_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1066 'getelementptr' 'conv_1_out_4_7_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1067 [2/2] (3.25ns)   --->   "%conv_1_out_4_7_loa = load float* %conv_1_out_4_7_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1067 'load' 'conv_1_out_4_7_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1068 [1/1] (0.00ns)   --->   "%conv_1_out_2_7_add = getelementptr [32 x float]* %conv_1_out_2_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1068 'getelementptr' 'conv_1_out_2_7_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1069 [2/2] (3.25ns)   --->   "%conv_1_out_2_7_loa = load float* %conv_1_out_2_7_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1069 'load' 'conv_1_out_2_7_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1070 [1/1] (0.00ns)   --->   "%conv_1_out_0_7_add = getelementptr [32 x float]* %conv_1_out_0_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1070 'getelementptr' 'conv_1_out_0_7_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1071 [2/2] (3.25ns)   --->   "%conv_1_out_0_7_loa = load float* %conv_1_out_0_7_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1071 'load' 'conv_1_out_0_7_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1072 [1/1] (0.00ns)   --->   "%conv_1_out_24_7_ad = getelementptr [32 x float]* %conv_1_out_24_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1072 'getelementptr' 'conv_1_out_24_7_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1073 [2/2] (3.25ns)   --->   "%conv_1_out_24_7_lo = load float* %conv_1_out_24_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1073 'load' 'conv_1_out_24_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1074 [1/1] (0.00ns)   --->   "%conv_1_out_23_6_ad = getelementptr [32 x float]* %conv_1_out_23_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1074 'getelementptr' 'conv_1_out_23_6_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1075 [2/2] (3.25ns)   --->   "%conv_1_out_23_6_lo = load float* %conv_1_out_23_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1075 'load' 'conv_1_out_23_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1076 [1/1] (0.00ns)   --->   "%conv_1_out_21_6_ad = getelementptr [32 x float]* %conv_1_out_21_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1076 'getelementptr' 'conv_1_out_21_6_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1077 [2/2] (3.25ns)   --->   "%conv_1_out_21_6_lo = load float* %conv_1_out_21_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1077 'load' 'conv_1_out_21_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1078 [1/1] (0.00ns)   --->   "%conv_1_out_19_6_ad = getelementptr [32 x float]* %conv_1_out_19_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1078 'getelementptr' 'conv_1_out_19_6_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1079 [2/2] (3.25ns)   --->   "%conv_1_out_19_6_lo = load float* %conv_1_out_19_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1079 'load' 'conv_1_out_19_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1080 [1/1] (0.00ns)   --->   "%conv_1_out_17_6_ad = getelementptr [32 x float]* %conv_1_out_17_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1080 'getelementptr' 'conv_1_out_17_6_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1081 [2/2] (3.25ns)   --->   "%conv_1_out_17_6_lo = load float* %conv_1_out_17_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1081 'load' 'conv_1_out_17_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1082 [1/1] (0.00ns)   --->   "%conv_1_out_15_6_ad = getelementptr [32 x float]* %conv_1_out_15_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1082 'getelementptr' 'conv_1_out_15_6_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1083 [2/2] (3.25ns)   --->   "%conv_1_out_15_6_lo = load float* %conv_1_out_15_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1083 'load' 'conv_1_out_15_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1084 [1/1] (0.00ns)   --->   "%conv_1_out_13_6_ad = getelementptr [32 x float]* %conv_1_out_13_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1084 'getelementptr' 'conv_1_out_13_6_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1085 [2/2] (3.25ns)   --->   "%conv_1_out_13_6_lo = load float* %conv_1_out_13_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1085 'load' 'conv_1_out_13_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1086 [1/1] (0.00ns)   --->   "%conv_1_out_11_6_ad = getelementptr [32 x float]* %conv_1_out_11_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1086 'getelementptr' 'conv_1_out_11_6_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1087 [2/2] (3.25ns)   --->   "%conv_1_out_11_6_lo = load float* %conv_1_out_11_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1087 'load' 'conv_1_out_11_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1088 [1/1] (0.00ns)   --->   "%conv_1_out_9_6_add = getelementptr [32 x float]* %conv_1_out_9_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1088 'getelementptr' 'conv_1_out_9_6_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1089 [2/2] (3.25ns)   --->   "%conv_1_out_9_6_loa = load float* %conv_1_out_9_6_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1089 'load' 'conv_1_out_9_6_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1090 [1/1] (0.00ns)   --->   "%conv_1_out_7_6_add = getelementptr [32 x float]* %conv_1_out_7_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1090 'getelementptr' 'conv_1_out_7_6_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1091 [2/2] (3.25ns)   --->   "%conv_1_out_7_6_loa = load float* %conv_1_out_7_6_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1091 'load' 'conv_1_out_7_6_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1092 [1/1] (0.00ns)   --->   "%conv_1_out_5_6_add = getelementptr [32 x float]* %conv_1_out_5_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1092 'getelementptr' 'conv_1_out_5_6_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1093 [2/2] (3.25ns)   --->   "%conv_1_out_5_6_loa = load float* %conv_1_out_5_6_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1093 'load' 'conv_1_out_5_6_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1094 [1/1] (0.00ns)   --->   "%conv_1_out_3_6_add = getelementptr [32 x float]* %conv_1_out_3_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1094 'getelementptr' 'conv_1_out_3_6_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1095 [2/2] (3.25ns)   --->   "%conv_1_out_3_6_loa = load float* %conv_1_out_3_6_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1095 'load' 'conv_1_out_3_6_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1096 [1/1] (0.00ns)   --->   "%conv_1_out_1_6_add = getelementptr [32 x float]* %conv_1_out_1_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1096 'getelementptr' 'conv_1_out_1_6_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1097 [2/2] (3.25ns)   --->   "%conv_1_out_1_6_loa = load float* %conv_1_out_1_6_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1097 'load' 'conv_1_out_1_6_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1098 [1/1] (0.00ns)   --->   "%conv_1_out_25_6_ad = getelementptr [32 x float]* %conv_1_out_25_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1098 'getelementptr' 'conv_1_out_25_6_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1099 [2/2] (3.25ns)   --->   "%conv_1_out_25_6_lo = load float* %conv_1_out_25_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1099 'load' 'conv_1_out_25_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1100 [1/1] (0.00ns)   --->   "%conv_1_out_23_7_ad = getelementptr [32 x float]* %conv_1_out_23_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1100 'getelementptr' 'conv_1_out_23_7_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1101 [2/2] (3.25ns)   --->   "%conv_1_out_23_7_lo = load float* %conv_1_out_23_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1101 'load' 'conv_1_out_23_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1102 [1/1] (0.00ns)   --->   "%conv_1_out_21_7_ad = getelementptr [32 x float]* %conv_1_out_21_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1102 'getelementptr' 'conv_1_out_21_7_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1103 [2/2] (3.25ns)   --->   "%conv_1_out_21_7_lo = load float* %conv_1_out_21_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1103 'load' 'conv_1_out_21_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1104 [1/1] (0.00ns)   --->   "%conv_1_out_19_7_ad = getelementptr [32 x float]* %conv_1_out_19_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1104 'getelementptr' 'conv_1_out_19_7_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1105 [2/2] (3.25ns)   --->   "%conv_1_out_19_7_lo = load float* %conv_1_out_19_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1105 'load' 'conv_1_out_19_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1106 [1/1] (0.00ns)   --->   "%conv_1_out_17_7_ad = getelementptr [32 x float]* %conv_1_out_17_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1106 'getelementptr' 'conv_1_out_17_7_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1107 [2/2] (3.25ns)   --->   "%conv_1_out_17_7_lo = load float* %conv_1_out_17_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1107 'load' 'conv_1_out_17_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1108 [1/1] (0.00ns)   --->   "%conv_1_out_15_7_ad = getelementptr [32 x float]* %conv_1_out_15_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1108 'getelementptr' 'conv_1_out_15_7_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1109 [2/2] (3.25ns)   --->   "%conv_1_out_15_7_lo = load float* %conv_1_out_15_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1109 'load' 'conv_1_out_15_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1110 [1/1] (0.00ns)   --->   "%conv_1_out_13_7_ad = getelementptr [32 x float]* %conv_1_out_13_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1110 'getelementptr' 'conv_1_out_13_7_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1111 [2/2] (3.25ns)   --->   "%conv_1_out_13_7_lo = load float* %conv_1_out_13_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1111 'load' 'conv_1_out_13_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1112 [1/1] (0.00ns)   --->   "%conv_1_out_11_7_ad = getelementptr [32 x float]* %conv_1_out_11_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1112 'getelementptr' 'conv_1_out_11_7_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1113 [2/2] (3.25ns)   --->   "%conv_1_out_11_7_lo = load float* %conv_1_out_11_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1113 'load' 'conv_1_out_11_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1114 [1/1] (0.00ns)   --->   "%conv_1_out_9_7_add = getelementptr [32 x float]* %conv_1_out_9_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1114 'getelementptr' 'conv_1_out_9_7_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1115 [2/2] (3.25ns)   --->   "%conv_1_out_9_7_loa = load float* %conv_1_out_9_7_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1115 'load' 'conv_1_out_9_7_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1116 [1/1] (0.00ns)   --->   "%conv_1_out_7_7_add = getelementptr [32 x float]* %conv_1_out_7_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1116 'getelementptr' 'conv_1_out_7_7_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1117 [2/2] (3.25ns)   --->   "%conv_1_out_7_7_loa = load float* %conv_1_out_7_7_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1117 'load' 'conv_1_out_7_7_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1118 [1/1] (0.00ns)   --->   "%conv_1_out_5_7_add = getelementptr [32 x float]* %conv_1_out_5_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1118 'getelementptr' 'conv_1_out_5_7_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1119 [2/2] (3.25ns)   --->   "%conv_1_out_5_7_loa = load float* %conv_1_out_5_7_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1119 'load' 'conv_1_out_5_7_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1120 [1/1] (0.00ns)   --->   "%conv_1_out_3_7_add = getelementptr [32 x float]* %conv_1_out_3_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1120 'getelementptr' 'conv_1_out_3_7_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1121 [2/2] (3.25ns)   --->   "%conv_1_out_3_7_loa = load float* %conv_1_out_3_7_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1121 'load' 'conv_1_out_3_7_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1122 [1/1] (0.00ns)   --->   "%conv_1_out_1_7_add = getelementptr [32 x float]* %conv_1_out_1_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1122 'getelementptr' 'conv_1_out_1_7_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1123 [2/2] (3.25ns)   --->   "%conv_1_out_1_7_loa = load float* %conv_1_out_1_7_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1123 'load' 'conv_1_out_1_7_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1124 [1/1] (0.00ns)   --->   "%conv_1_out_25_7_ad = getelementptr [32 x float]* %conv_1_out_25_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1124 'getelementptr' 'conv_1_out_25_7_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1125 [2/2] (3.25ns)   --->   "%conv_1_out_25_7_lo = load float* %conv_1_out_25_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1125 'load' 'conv_1_out_25_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1126 [1/1] (0.00ns)   --->   "%conv_1_out_22_8_ad = getelementptr [32 x float]* %conv_1_out_22_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1126 'getelementptr' 'conv_1_out_22_8_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1127 [2/2] (3.25ns)   --->   "%conv_1_out_22_8_lo = load float* %conv_1_out_22_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1127 'load' 'conv_1_out_22_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1128 [1/1] (0.00ns)   --->   "%conv_1_out_20_8_ad = getelementptr [32 x float]* %conv_1_out_20_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1128 'getelementptr' 'conv_1_out_20_8_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1129 [2/2] (3.25ns)   --->   "%conv_1_out_20_8_lo = load float* %conv_1_out_20_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1129 'load' 'conv_1_out_20_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1130 [1/1] (0.00ns)   --->   "%conv_1_out_18_8_ad = getelementptr [32 x float]* %conv_1_out_18_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1130 'getelementptr' 'conv_1_out_18_8_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1131 [2/2] (3.25ns)   --->   "%conv_1_out_18_8_lo = load float* %conv_1_out_18_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1131 'load' 'conv_1_out_18_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1132 [1/1] (0.00ns)   --->   "%conv_1_out_16_8_ad = getelementptr [32 x float]* %conv_1_out_16_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1132 'getelementptr' 'conv_1_out_16_8_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1133 [2/2] (3.25ns)   --->   "%conv_1_out_16_8_lo = load float* %conv_1_out_16_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1133 'load' 'conv_1_out_16_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1134 [1/1] (0.00ns)   --->   "%conv_1_out_14_8_ad = getelementptr [32 x float]* %conv_1_out_14_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1134 'getelementptr' 'conv_1_out_14_8_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1135 [2/2] (3.25ns)   --->   "%conv_1_out_14_8_lo = load float* %conv_1_out_14_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1135 'load' 'conv_1_out_14_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1136 [1/1] (0.00ns)   --->   "%conv_1_out_12_8_ad = getelementptr [32 x float]* %conv_1_out_12_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1136 'getelementptr' 'conv_1_out_12_8_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1137 [2/2] (3.25ns)   --->   "%conv_1_out_12_8_lo = load float* %conv_1_out_12_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1137 'load' 'conv_1_out_12_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1138 [1/1] (0.00ns)   --->   "%conv_1_out_10_8_ad = getelementptr [32 x float]* %conv_1_out_10_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1138 'getelementptr' 'conv_1_out_10_8_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1139 [2/2] (3.25ns)   --->   "%conv_1_out_10_8_lo = load float* %conv_1_out_10_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1139 'load' 'conv_1_out_10_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1140 [1/1] (0.00ns)   --->   "%conv_1_out_8_8_add = getelementptr [32 x float]* %conv_1_out_8_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1140 'getelementptr' 'conv_1_out_8_8_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1141 [2/2] (3.25ns)   --->   "%conv_1_out_8_8_loa = load float* %conv_1_out_8_8_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1141 'load' 'conv_1_out_8_8_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1142 [1/1] (0.00ns)   --->   "%conv_1_out_6_8_add = getelementptr [32 x float]* %conv_1_out_6_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1142 'getelementptr' 'conv_1_out_6_8_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1143 [2/2] (3.25ns)   --->   "%conv_1_out_6_8_loa = load float* %conv_1_out_6_8_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1143 'load' 'conv_1_out_6_8_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1144 [1/1] (0.00ns)   --->   "%conv_1_out_4_8_add = getelementptr [32 x float]* %conv_1_out_4_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1144 'getelementptr' 'conv_1_out_4_8_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1145 [2/2] (3.25ns)   --->   "%conv_1_out_4_8_loa = load float* %conv_1_out_4_8_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1145 'load' 'conv_1_out_4_8_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1146 [1/1] (0.00ns)   --->   "%conv_1_out_2_8_add = getelementptr [32 x float]* %conv_1_out_2_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1146 'getelementptr' 'conv_1_out_2_8_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1147 [2/2] (3.25ns)   --->   "%conv_1_out_2_8_loa = load float* %conv_1_out_2_8_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1147 'load' 'conv_1_out_2_8_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1148 [1/1] (0.00ns)   --->   "%conv_1_out_0_8_add = getelementptr [32 x float]* %conv_1_out_0_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1148 'getelementptr' 'conv_1_out_0_8_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1149 [2/2] (3.25ns)   --->   "%conv_1_out_0_8_loa = load float* %conv_1_out_0_8_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1149 'load' 'conv_1_out_0_8_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1150 [1/1] (0.00ns)   --->   "%conv_1_out_24_8_ad = getelementptr [32 x float]* %conv_1_out_24_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1150 'getelementptr' 'conv_1_out_24_8_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1151 [2/2] (3.25ns)   --->   "%conv_1_out_24_8_lo = load float* %conv_1_out_24_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1151 'load' 'conv_1_out_24_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1152 [1/1] (0.00ns)   --->   "%conv_1_out_22_9_ad = getelementptr [32 x float]* %conv_1_out_22_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1152 'getelementptr' 'conv_1_out_22_9_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1153 [2/2] (3.25ns)   --->   "%conv_1_out_22_9_lo = load float* %conv_1_out_22_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1153 'load' 'conv_1_out_22_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1154 [1/1] (0.00ns)   --->   "%conv_1_out_20_9_ad = getelementptr [32 x float]* %conv_1_out_20_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1154 'getelementptr' 'conv_1_out_20_9_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1155 [2/2] (3.25ns)   --->   "%conv_1_out_20_9_lo = load float* %conv_1_out_20_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1155 'load' 'conv_1_out_20_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1156 [1/1] (0.00ns)   --->   "%conv_1_out_18_9_ad = getelementptr [32 x float]* %conv_1_out_18_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1156 'getelementptr' 'conv_1_out_18_9_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1157 [2/2] (3.25ns)   --->   "%conv_1_out_18_9_lo = load float* %conv_1_out_18_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1157 'load' 'conv_1_out_18_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1158 [1/1] (0.00ns)   --->   "%conv_1_out_16_9_ad = getelementptr [32 x float]* %conv_1_out_16_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1158 'getelementptr' 'conv_1_out_16_9_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1159 [2/2] (3.25ns)   --->   "%conv_1_out_16_9_lo = load float* %conv_1_out_16_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1159 'load' 'conv_1_out_16_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1160 [1/1] (0.00ns)   --->   "%conv_1_out_14_9_ad = getelementptr [32 x float]* %conv_1_out_14_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1160 'getelementptr' 'conv_1_out_14_9_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1161 [2/2] (3.25ns)   --->   "%conv_1_out_14_9_lo = load float* %conv_1_out_14_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1161 'load' 'conv_1_out_14_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1162 [1/1] (0.00ns)   --->   "%conv_1_out_12_9_ad = getelementptr [32 x float]* %conv_1_out_12_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1162 'getelementptr' 'conv_1_out_12_9_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1163 [2/2] (3.25ns)   --->   "%conv_1_out_12_9_lo = load float* %conv_1_out_12_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1163 'load' 'conv_1_out_12_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1164 [1/1] (0.00ns)   --->   "%conv_1_out_10_9_ad = getelementptr [32 x float]* %conv_1_out_10_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1164 'getelementptr' 'conv_1_out_10_9_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1165 [2/2] (3.25ns)   --->   "%conv_1_out_10_9_lo = load float* %conv_1_out_10_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1165 'load' 'conv_1_out_10_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1166 [1/1] (0.00ns)   --->   "%conv_1_out_8_9_add = getelementptr [32 x float]* %conv_1_out_8_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1166 'getelementptr' 'conv_1_out_8_9_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1167 [2/2] (3.25ns)   --->   "%conv_1_out_8_9_loa = load float* %conv_1_out_8_9_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1167 'load' 'conv_1_out_8_9_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1168 [1/1] (0.00ns)   --->   "%conv_1_out_6_9_add = getelementptr [32 x float]* %conv_1_out_6_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1168 'getelementptr' 'conv_1_out_6_9_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1169 [2/2] (3.25ns)   --->   "%conv_1_out_6_9_loa = load float* %conv_1_out_6_9_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1169 'load' 'conv_1_out_6_9_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1170 [1/1] (0.00ns)   --->   "%conv_1_out_4_9_add = getelementptr [32 x float]* %conv_1_out_4_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1170 'getelementptr' 'conv_1_out_4_9_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1171 [2/2] (3.25ns)   --->   "%conv_1_out_4_9_loa = load float* %conv_1_out_4_9_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1171 'load' 'conv_1_out_4_9_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1172 [1/1] (0.00ns)   --->   "%conv_1_out_2_9_add = getelementptr [32 x float]* %conv_1_out_2_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1172 'getelementptr' 'conv_1_out_2_9_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1173 [2/2] (3.25ns)   --->   "%conv_1_out_2_9_loa = load float* %conv_1_out_2_9_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1173 'load' 'conv_1_out_2_9_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1174 [1/1] (0.00ns)   --->   "%conv_1_out_0_9_add = getelementptr [32 x float]* %conv_1_out_0_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1174 'getelementptr' 'conv_1_out_0_9_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1175 [2/2] (3.25ns)   --->   "%conv_1_out_0_9_loa = load float* %conv_1_out_0_9_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1175 'load' 'conv_1_out_0_9_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1176 [1/1] (0.00ns)   --->   "%conv_1_out_24_9_ad = getelementptr [32 x float]* %conv_1_out_24_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1176 'getelementptr' 'conv_1_out_24_9_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1177 [2/2] (3.25ns)   --->   "%conv_1_out_24_9_lo = load float* %conv_1_out_24_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1177 'load' 'conv_1_out_24_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1178 [1/1] (0.00ns)   --->   "%conv_1_out_23_8_ad = getelementptr [32 x float]* %conv_1_out_23_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1178 'getelementptr' 'conv_1_out_23_8_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1179 [2/2] (3.25ns)   --->   "%conv_1_out_23_8_lo = load float* %conv_1_out_23_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1179 'load' 'conv_1_out_23_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1180 [1/1] (0.00ns)   --->   "%conv_1_out_21_8_ad = getelementptr [32 x float]* %conv_1_out_21_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1180 'getelementptr' 'conv_1_out_21_8_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1181 [2/2] (3.25ns)   --->   "%conv_1_out_21_8_lo = load float* %conv_1_out_21_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1181 'load' 'conv_1_out_21_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1182 [1/1] (0.00ns)   --->   "%conv_1_out_19_8_ad = getelementptr [32 x float]* %conv_1_out_19_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1182 'getelementptr' 'conv_1_out_19_8_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1183 [2/2] (3.25ns)   --->   "%conv_1_out_19_8_lo = load float* %conv_1_out_19_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1183 'load' 'conv_1_out_19_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1184 [1/1] (0.00ns)   --->   "%conv_1_out_17_8_ad = getelementptr [32 x float]* %conv_1_out_17_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1184 'getelementptr' 'conv_1_out_17_8_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1185 [2/2] (3.25ns)   --->   "%conv_1_out_17_8_lo = load float* %conv_1_out_17_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1185 'load' 'conv_1_out_17_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1186 [1/1] (0.00ns)   --->   "%conv_1_out_15_8_ad = getelementptr [32 x float]* %conv_1_out_15_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1186 'getelementptr' 'conv_1_out_15_8_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1187 [2/2] (3.25ns)   --->   "%conv_1_out_15_8_lo = load float* %conv_1_out_15_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1187 'load' 'conv_1_out_15_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1188 [1/1] (0.00ns)   --->   "%conv_1_out_13_8_ad = getelementptr [32 x float]* %conv_1_out_13_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1188 'getelementptr' 'conv_1_out_13_8_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1189 [2/2] (3.25ns)   --->   "%conv_1_out_13_8_lo = load float* %conv_1_out_13_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1189 'load' 'conv_1_out_13_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1190 [1/1] (0.00ns)   --->   "%conv_1_out_11_8_ad = getelementptr [32 x float]* %conv_1_out_11_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1190 'getelementptr' 'conv_1_out_11_8_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1191 [2/2] (3.25ns)   --->   "%conv_1_out_11_8_lo = load float* %conv_1_out_11_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1191 'load' 'conv_1_out_11_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1192 [1/1] (0.00ns)   --->   "%conv_1_out_9_8_add = getelementptr [32 x float]* %conv_1_out_9_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1192 'getelementptr' 'conv_1_out_9_8_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1193 [2/2] (3.25ns)   --->   "%conv_1_out_9_8_loa = load float* %conv_1_out_9_8_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1193 'load' 'conv_1_out_9_8_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1194 [1/1] (0.00ns)   --->   "%conv_1_out_7_8_add = getelementptr [32 x float]* %conv_1_out_7_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1194 'getelementptr' 'conv_1_out_7_8_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1195 [2/2] (3.25ns)   --->   "%conv_1_out_7_8_loa = load float* %conv_1_out_7_8_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1195 'load' 'conv_1_out_7_8_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1196 [1/1] (0.00ns)   --->   "%conv_1_out_5_8_add = getelementptr [32 x float]* %conv_1_out_5_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1196 'getelementptr' 'conv_1_out_5_8_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1197 [2/2] (3.25ns)   --->   "%conv_1_out_5_8_loa = load float* %conv_1_out_5_8_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1197 'load' 'conv_1_out_5_8_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1198 [1/1] (0.00ns)   --->   "%conv_1_out_3_8_add = getelementptr [32 x float]* %conv_1_out_3_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1198 'getelementptr' 'conv_1_out_3_8_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1199 [2/2] (3.25ns)   --->   "%conv_1_out_3_8_loa = load float* %conv_1_out_3_8_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1199 'load' 'conv_1_out_3_8_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1200 [1/1] (0.00ns)   --->   "%conv_1_out_1_8_add = getelementptr [32 x float]* %conv_1_out_1_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1200 'getelementptr' 'conv_1_out_1_8_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1201 [2/2] (3.25ns)   --->   "%conv_1_out_1_8_loa = load float* %conv_1_out_1_8_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1201 'load' 'conv_1_out_1_8_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1202 [1/1] (0.00ns)   --->   "%conv_1_out_25_8_ad = getelementptr [32 x float]* %conv_1_out_25_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1202 'getelementptr' 'conv_1_out_25_8_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1203 [2/2] (3.25ns)   --->   "%conv_1_out_25_8_lo = load float* %conv_1_out_25_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1203 'load' 'conv_1_out_25_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1204 [1/1] (0.00ns)   --->   "%conv_1_out_23_9_ad = getelementptr [32 x float]* %conv_1_out_23_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1204 'getelementptr' 'conv_1_out_23_9_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1205 [2/2] (3.25ns)   --->   "%conv_1_out_23_9_lo = load float* %conv_1_out_23_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1205 'load' 'conv_1_out_23_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1206 [1/1] (0.00ns)   --->   "%conv_1_out_21_9_ad = getelementptr [32 x float]* %conv_1_out_21_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1206 'getelementptr' 'conv_1_out_21_9_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1207 [2/2] (3.25ns)   --->   "%conv_1_out_21_9_lo = load float* %conv_1_out_21_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1207 'load' 'conv_1_out_21_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1208 [1/1] (0.00ns)   --->   "%conv_1_out_19_9_ad = getelementptr [32 x float]* %conv_1_out_19_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1208 'getelementptr' 'conv_1_out_19_9_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1209 [2/2] (3.25ns)   --->   "%conv_1_out_19_9_lo = load float* %conv_1_out_19_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1209 'load' 'conv_1_out_19_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1210 [1/1] (0.00ns)   --->   "%conv_1_out_17_9_ad = getelementptr [32 x float]* %conv_1_out_17_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1210 'getelementptr' 'conv_1_out_17_9_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1211 [2/2] (3.25ns)   --->   "%conv_1_out_17_9_lo = load float* %conv_1_out_17_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1211 'load' 'conv_1_out_17_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1212 [1/1] (0.00ns)   --->   "%conv_1_out_15_9_ad = getelementptr [32 x float]* %conv_1_out_15_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1212 'getelementptr' 'conv_1_out_15_9_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1213 [2/2] (3.25ns)   --->   "%conv_1_out_15_9_lo = load float* %conv_1_out_15_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1213 'load' 'conv_1_out_15_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1214 [1/1] (0.00ns)   --->   "%conv_1_out_13_9_ad = getelementptr [32 x float]* %conv_1_out_13_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1214 'getelementptr' 'conv_1_out_13_9_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1215 [2/2] (3.25ns)   --->   "%conv_1_out_13_9_lo = load float* %conv_1_out_13_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1215 'load' 'conv_1_out_13_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1216 [1/1] (0.00ns)   --->   "%conv_1_out_11_9_ad = getelementptr [32 x float]* %conv_1_out_11_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1216 'getelementptr' 'conv_1_out_11_9_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1217 [2/2] (3.25ns)   --->   "%conv_1_out_11_9_lo = load float* %conv_1_out_11_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1217 'load' 'conv_1_out_11_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1218 [1/1] (0.00ns)   --->   "%conv_1_out_9_9_add = getelementptr [32 x float]* %conv_1_out_9_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1218 'getelementptr' 'conv_1_out_9_9_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1219 [2/2] (3.25ns)   --->   "%conv_1_out_9_9_loa = load float* %conv_1_out_9_9_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1219 'load' 'conv_1_out_9_9_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1220 [1/1] (0.00ns)   --->   "%conv_1_out_7_9_add = getelementptr [32 x float]* %conv_1_out_7_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1220 'getelementptr' 'conv_1_out_7_9_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1221 [2/2] (3.25ns)   --->   "%conv_1_out_7_9_loa = load float* %conv_1_out_7_9_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1221 'load' 'conv_1_out_7_9_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1222 [1/1] (0.00ns)   --->   "%conv_1_out_5_9_add = getelementptr [32 x float]* %conv_1_out_5_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1222 'getelementptr' 'conv_1_out_5_9_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1223 [2/2] (3.25ns)   --->   "%conv_1_out_5_9_loa = load float* %conv_1_out_5_9_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1223 'load' 'conv_1_out_5_9_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1224 [1/1] (0.00ns)   --->   "%conv_1_out_3_9_add = getelementptr [32 x float]* %conv_1_out_3_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1224 'getelementptr' 'conv_1_out_3_9_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1225 [2/2] (3.25ns)   --->   "%conv_1_out_3_9_loa = load float* %conv_1_out_3_9_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1225 'load' 'conv_1_out_3_9_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1226 [1/1] (0.00ns)   --->   "%conv_1_out_1_9_add = getelementptr [32 x float]* %conv_1_out_1_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1226 'getelementptr' 'conv_1_out_1_9_add' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1227 [2/2] (3.25ns)   --->   "%conv_1_out_1_9_loa = load float* %conv_1_out_1_9_add, align 4" [pool/pooling.cpp:28]   --->   Operation 1227 'load' 'conv_1_out_1_9_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1228 [1/1] (0.00ns)   --->   "%conv_1_out_25_9_ad = getelementptr [32 x float]* %conv_1_out_25_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1228 'getelementptr' 'conv_1_out_25_9_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1229 [2/2] (3.25ns)   --->   "%conv_1_out_25_9_lo = load float* %conv_1_out_25_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1229 'load' 'conv_1_out_25_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1230 [1/1] (0.00ns)   --->   "%conv_1_out_22_10_a = getelementptr [32 x float]* %conv_1_out_22_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1230 'getelementptr' 'conv_1_out_22_10_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1231 [2/2] (3.25ns)   --->   "%conv_1_out_22_10_l = load float* %conv_1_out_22_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1231 'load' 'conv_1_out_22_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1232 [1/1] (0.00ns)   --->   "%conv_1_out_20_10_a = getelementptr [32 x float]* %conv_1_out_20_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1232 'getelementptr' 'conv_1_out_20_10_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1233 [2/2] (3.25ns)   --->   "%conv_1_out_20_10_l = load float* %conv_1_out_20_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1233 'load' 'conv_1_out_20_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1234 [1/1] (0.00ns)   --->   "%conv_1_out_18_10_a = getelementptr [32 x float]* %conv_1_out_18_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1234 'getelementptr' 'conv_1_out_18_10_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1235 [2/2] (3.25ns)   --->   "%conv_1_out_18_10_l = load float* %conv_1_out_18_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1235 'load' 'conv_1_out_18_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1236 [1/1] (0.00ns)   --->   "%conv_1_out_16_10_a = getelementptr [32 x float]* %conv_1_out_16_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1236 'getelementptr' 'conv_1_out_16_10_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1237 [2/2] (3.25ns)   --->   "%conv_1_out_16_10_l = load float* %conv_1_out_16_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1237 'load' 'conv_1_out_16_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1238 [1/1] (0.00ns)   --->   "%conv_1_out_14_10_a = getelementptr [32 x float]* %conv_1_out_14_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1238 'getelementptr' 'conv_1_out_14_10_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1239 [2/2] (3.25ns)   --->   "%conv_1_out_14_10_l = load float* %conv_1_out_14_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1239 'load' 'conv_1_out_14_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1240 [1/1] (0.00ns)   --->   "%conv_1_out_12_10_a = getelementptr [32 x float]* %conv_1_out_12_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1240 'getelementptr' 'conv_1_out_12_10_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1241 [2/2] (3.25ns)   --->   "%conv_1_out_12_10_l = load float* %conv_1_out_12_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1241 'load' 'conv_1_out_12_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1242 [1/1] (0.00ns)   --->   "%conv_1_out_10_10_a = getelementptr [32 x float]* %conv_1_out_10_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1242 'getelementptr' 'conv_1_out_10_10_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1243 [2/2] (3.25ns)   --->   "%conv_1_out_10_10_l = load float* %conv_1_out_10_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1243 'load' 'conv_1_out_10_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1244 [1/1] (0.00ns)   --->   "%conv_1_out_8_10_ad = getelementptr [32 x float]* %conv_1_out_8_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1244 'getelementptr' 'conv_1_out_8_10_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1245 [2/2] (3.25ns)   --->   "%conv_1_out_8_10_lo = load float* %conv_1_out_8_10_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1245 'load' 'conv_1_out_8_10_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1246 [1/1] (0.00ns)   --->   "%conv_1_out_6_10_ad = getelementptr [32 x float]* %conv_1_out_6_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1246 'getelementptr' 'conv_1_out_6_10_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1247 [2/2] (3.25ns)   --->   "%conv_1_out_6_10_lo = load float* %conv_1_out_6_10_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1247 'load' 'conv_1_out_6_10_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1248 [1/1] (0.00ns)   --->   "%conv_1_out_4_10_ad = getelementptr [32 x float]* %conv_1_out_4_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1248 'getelementptr' 'conv_1_out_4_10_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1249 [2/2] (3.25ns)   --->   "%conv_1_out_4_10_lo = load float* %conv_1_out_4_10_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1249 'load' 'conv_1_out_4_10_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1250 [1/1] (0.00ns)   --->   "%conv_1_out_2_10_ad = getelementptr [32 x float]* %conv_1_out_2_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1250 'getelementptr' 'conv_1_out_2_10_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1251 [2/2] (3.25ns)   --->   "%conv_1_out_2_10_lo = load float* %conv_1_out_2_10_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1251 'load' 'conv_1_out_2_10_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1252 [1/1] (0.00ns)   --->   "%conv_1_out_0_10_ad = getelementptr [32 x float]* %conv_1_out_0_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1252 'getelementptr' 'conv_1_out_0_10_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1253 [2/2] (3.25ns)   --->   "%conv_1_out_0_10_lo = load float* %conv_1_out_0_10_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1253 'load' 'conv_1_out_0_10_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1254 [1/1] (0.00ns)   --->   "%conv_1_out_24_10_a = getelementptr [32 x float]* %conv_1_out_24_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1254 'getelementptr' 'conv_1_out_24_10_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1255 [2/2] (3.25ns)   --->   "%conv_1_out_24_10_l = load float* %conv_1_out_24_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1255 'load' 'conv_1_out_24_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1256 [1/1] (0.00ns)   --->   "%conv_1_out_22_11_a = getelementptr [32 x float]* %conv_1_out_22_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1256 'getelementptr' 'conv_1_out_22_11_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1257 [2/2] (3.25ns)   --->   "%conv_1_out_22_11_l = load float* %conv_1_out_22_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1257 'load' 'conv_1_out_22_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1258 [1/1] (0.00ns)   --->   "%conv_1_out_20_11_a = getelementptr [32 x float]* %conv_1_out_20_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1258 'getelementptr' 'conv_1_out_20_11_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1259 [2/2] (3.25ns)   --->   "%conv_1_out_20_11_l = load float* %conv_1_out_20_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1259 'load' 'conv_1_out_20_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1260 [1/1] (0.00ns)   --->   "%conv_1_out_18_11_a = getelementptr [32 x float]* %conv_1_out_18_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1260 'getelementptr' 'conv_1_out_18_11_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1261 [2/2] (3.25ns)   --->   "%conv_1_out_18_11_l = load float* %conv_1_out_18_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1261 'load' 'conv_1_out_18_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1262 [1/1] (0.00ns)   --->   "%conv_1_out_16_11_a = getelementptr [32 x float]* %conv_1_out_16_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1262 'getelementptr' 'conv_1_out_16_11_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1263 [2/2] (3.25ns)   --->   "%conv_1_out_16_11_l = load float* %conv_1_out_16_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1263 'load' 'conv_1_out_16_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1264 [1/1] (0.00ns)   --->   "%conv_1_out_14_11_a = getelementptr [32 x float]* %conv_1_out_14_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1264 'getelementptr' 'conv_1_out_14_11_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1265 [2/2] (3.25ns)   --->   "%conv_1_out_14_11_l = load float* %conv_1_out_14_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1265 'load' 'conv_1_out_14_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1266 [1/1] (0.00ns)   --->   "%conv_1_out_12_11_a = getelementptr [32 x float]* %conv_1_out_12_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1266 'getelementptr' 'conv_1_out_12_11_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1267 [2/2] (3.25ns)   --->   "%conv_1_out_12_11_l = load float* %conv_1_out_12_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1267 'load' 'conv_1_out_12_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1268 [1/1] (0.00ns)   --->   "%conv_1_out_10_11_a = getelementptr [32 x float]* %conv_1_out_10_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1268 'getelementptr' 'conv_1_out_10_11_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1269 [2/2] (3.25ns)   --->   "%conv_1_out_10_11_l = load float* %conv_1_out_10_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1269 'load' 'conv_1_out_10_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1270 [1/1] (0.00ns)   --->   "%conv_1_out_8_11_ad = getelementptr [32 x float]* %conv_1_out_8_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1270 'getelementptr' 'conv_1_out_8_11_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1271 [2/2] (3.25ns)   --->   "%conv_1_out_8_11_lo = load float* %conv_1_out_8_11_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1271 'load' 'conv_1_out_8_11_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1272 [1/1] (0.00ns)   --->   "%conv_1_out_6_11_ad = getelementptr [32 x float]* %conv_1_out_6_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1272 'getelementptr' 'conv_1_out_6_11_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1273 [2/2] (3.25ns)   --->   "%conv_1_out_6_11_lo = load float* %conv_1_out_6_11_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1273 'load' 'conv_1_out_6_11_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1274 [1/1] (0.00ns)   --->   "%conv_1_out_4_11_ad = getelementptr [32 x float]* %conv_1_out_4_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1274 'getelementptr' 'conv_1_out_4_11_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1275 [2/2] (3.25ns)   --->   "%conv_1_out_4_11_lo = load float* %conv_1_out_4_11_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1275 'load' 'conv_1_out_4_11_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1276 [1/1] (0.00ns)   --->   "%conv_1_out_2_11_ad = getelementptr [32 x float]* %conv_1_out_2_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1276 'getelementptr' 'conv_1_out_2_11_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1277 [2/2] (3.25ns)   --->   "%conv_1_out_2_11_lo = load float* %conv_1_out_2_11_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1277 'load' 'conv_1_out_2_11_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1278 [1/1] (0.00ns)   --->   "%conv_1_out_0_11_ad = getelementptr [32 x float]* %conv_1_out_0_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1278 'getelementptr' 'conv_1_out_0_11_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1279 [2/2] (3.25ns)   --->   "%conv_1_out_0_11_lo = load float* %conv_1_out_0_11_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1279 'load' 'conv_1_out_0_11_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1280 [1/1] (0.00ns)   --->   "%conv_1_out_24_11_a = getelementptr [32 x float]* %conv_1_out_24_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1280 'getelementptr' 'conv_1_out_24_11_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1281 [2/2] (3.25ns)   --->   "%conv_1_out_24_11_l = load float* %conv_1_out_24_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1281 'load' 'conv_1_out_24_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1282 [1/1] (0.00ns)   --->   "%conv_1_out_23_10_a = getelementptr [32 x float]* %conv_1_out_23_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1282 'getelementptr' 'conv_1_out_23_10_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1283 [2/2] (3.25ns)   --->   "%conv_1_out_23_10_l = load float* %conv_1_out_23_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1283 'load' 'conv_1_out_23_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1284 [1/1] (0.00ns)   --->   "%conv_1_out_21_10_a = getelementptr [32 x float]* %conv_1_out_21_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1284 'getelementptr' 'conv_1_out_21_10_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1285 [2/2] (3.25ns)   --->   "%conv_1_out_21_10_l = load float* %conv_1_out_21_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1285 'load' 'conv_1_out_21_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1286 [1/1] (0.00ns)   --->   "%conv_1_out_19_10_a = getelementptr [32 x float]* %conv_1_out_19_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1286 'getelementptr' 'conv_1_out_19_10_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1287 [2/2] (3.25ns)   --->   "%conv_1_out_19_10_l = load float* %conv_1_out_19_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1287 'load' 'conv_1_out_19_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1288 [1/1] (0.00ns)   --->   "%conv_1_out_17_10_a = getelementptr [32 x float]* %conv_1_out_17_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1288 'getelementptr' 'conv_1_out_17_10_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1289 [2/2] (3.25ns)   --->   "%conv_1_out_17_10_l = load float* %conv_1_out_17_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1289 'load' 'conv_1_out_17_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1290 [1/1] (0.00ns)   --->   "%conv_1_out_15_10_a = getelementptr [32 x float]* %conv_1_out_15_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1290 'getelementptr' 'conv_1_out_15_10_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1291 [2/2] (3.25ns)   --->   "%conv_1_out_15_10_l = load float* %conv_1_out_15_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1291 'load' 'conv_1_out_15_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1292 [1/1] (0.00ns)   --->   "%conv_1_out_13_10_a = getelementptr [32 x float]* %conv_1_out_13_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1292 'getelementptr' 'conv_1_out_13_10_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1293 [2/2] (3.25ns)   --->   "%conv_1_out_13_10_l = load float* %conv_1_out_13_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1293 'load' 'conv_1_out_13_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1294 [1/1] (0.00ns)   --->   "%conv_1_out_11_10_a = getelementptr [32 x float]* %conv_1_out_11_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1294 'getelementptr' 'conv_1_out_11_10_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1295 [2/2] (3.25ns)   --->   "%conv_1_out_11_10_l = load float* %conv_1_out_11_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1295 'load' 'conv_1_out_11_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1296 [1/1] (0.00ns)   --->   "%conv_1_out_9_10_ad = getelementptr [32 x float]* %conv_1_out_9_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1296 'getelementptr' 'conv_1_out_9_10_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1297 [2/2] (3.25ns)   --->   "%conv_1_out_9_10_lo = load float* %conv_1_out_9_10_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1297 'load' 'conv_1_out_9_10_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1298 [1/1] (0.00ns)   --->   "%conv_1_out_7_10_ad = getelementptr [32 x float]* %conv_1_out_7_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1298 'getelementptr' 'conv_1_out_7_10_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1299 [2/2] (3.25ns)   --->   "%conv_1_out_7_10_lo = load float* %conv_1_out_7_10_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1299 'load' 'conv_1_out_7_10_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1300 [1/1] (0.00ns)   --->   "%conv_1_out_5_10_ad = getelementptr [32 x float]* %conv_1_out_5_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1300 'getelementptr' 'conv_1_out_5_10_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1301 [2/2] (3.25ns)   --->   "%conv_1_out_5_10_lo = load float* %conv_1_out_5_10_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1301 'load' 'conv_1_out_5_10_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1302 [1/1] (0.00ns)   --->   "%conv_1_out_3_10_ad = getelementptr [32 x float]* %conv_1_out_3_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1302 'getelementptr' 'conv_1_out_3_10_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1303 [2/2] (3.25ns)   --->   "%conv_1_out_3_10_lo = load float* %conv_1_out_3_10_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1303 'load' 'conv_1_out_3_10_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1304 [1/1] (0.00ns)   --->   "%conv_1_out_1_10_ad = getelementptr [32 x float]* %conv_1_out_1_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1304 'getelementptr' 'conv_1_out_1_10_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1305 [2/2] (3.25ns)   --->   "%conv_1_out_1_10_lo = load float* %conv_1_out_1_10_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1305 'load' 'conv_1_out_1_10_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1306 [1/1] (0.00ns)   --->   "%conv_1_out_25_10_a = getelementptr [32 x float]* %conv_1_out_25_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1306 'getelementptr' 'conv_1_out_25_10_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1307 [2/2] (3.25ns)   --->   "%conv_1_out_25_10_l = load float* %conv_1_out_25_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1307 'load' 'conv_1_out_25_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1308 [1/1] (0.00ns)   --->   "%conv_1_out_23_11_a = getelementptr [32 x float]* %conv_1_out_23_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1308 'getelementptr' 'conv_1_out_23_11_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1309 [2/2] (3.25ns)   --->   "%conv_1_out_23_11_l = load float* %conv_1_out_23_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1309 'load' 'conv_1_out_23_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1310 [1/1] (0.00ns)   --->   "%conv_1_out_21_11_a = getelementptr [32 x float]* %conv_1_out_21_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1310 'getelementptr' 'conv_1_out_21_11_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1311 [2/2] (3.25ns)   --->   "%conv_1_out_21_11_l = load float* %conv_1_out_21_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1311 'load' 'conv_1_out_21_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1312 [1/1] (0.00ns)   --->   "%conv_1_out_19_11_a = getelementptr [32 x float]* %conv_1_out_19_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1312 'getelementptr' 'conv_1_out_19_11_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1313 [2/2] (3.25ns)   --->   "%conv_1_out_19_11_l = load float* %conv_1_out_19_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1313 'load' 'conv_1_out_19_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1314 [1/1] (0.00ns)   --->   "%conv_1_out_17_11_a = getelementptr [32 x float]* %conv_1_out_17_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1314 'getelementptr' 'conv_1_out_17_11_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1315 [2/2] (3.25ns)   --->   "%conv_1_out_17_11_l = load float* %conv_1_out_17_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1315 'load' 'conv_1_out_17_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1316 [1/1] (0.00ns)   --->   "%conv_1_out_15_11_a = getelementptr [32 x float]* %conv_1_out_15_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1316 'getelementptr' 'conv_1_out_15_11_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1317 [2/2] (3.25ns)   --->   "%conv_1_out_15_11_l = load float* %conv_1_out_15_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1317 'load' 'conv_1_out_15_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1318 [1/1] (0.00ns)   --->   "%conv_1_out_13_11_a = getelementptr [32 x float]* %conv_1_out_13_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1318 'getelementptr' 'conv_1_out_13_11_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1319 [2/2] (3.25ns)   --->   "%conv_1_out_13_11_l = load float* %conv_1_out_13_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1319 'load' 'conv_1_out_13_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1320 [1/1] (0.00ns)   --->   "%conv_1_out_11_11_a = getelementptr [32 x float]* %conv_1_out_11_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1320 'getelementptr' 'conv_1_out_11_11_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1321 [2/2] (3.25ns)   --->   "%conv_1_out_11_11_l = load float* %conv_1_out_11_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1321 'load' 'conv_1_out_11_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1322 [1/1] (0.00ns)   --->   "%conv_1_out_9_11_ad = getelementptr [32 x float]* %conv_1_out_9_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1322 'getelementptr' 'conv_1_out_9_11_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1323 [2/2] (3.25ns)   --->   "%conv_1_out_9_11_lo = load float* %conv_1_out_9_11_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1323 'load' 'conv_1_out_9_11_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1324 [1/1] (0.00ns)   --->   "%conv_1_out_7_11_ad = getelementptr [32 x float]* %conv_1_out_7_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1324 'getelementptr' 'conv_1_out_7_11_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1325 [2/2] (3.25ns)   --->   "%conv_1_out_7_11_lo = load float* %conv_1_out_7_11_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1325 'load' 'conv_1_out_7_11_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1326 [1/1] (0.00ns)   --->   "%conv_1_out_5_11_ad = getelementptr [32 x float]* %conv_1_out_5_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1326 'getelementptr' 'conv_1_out_5_11_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1327 [2/2] (3.25ns)   --->   "%conv_1_out_5_11_lo = load float* %conv_1_out_5_11_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1327 'load' 'conv_1_out_5_11_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1328 [1/1] (0.00ns)   --->   "%conv_1_out_3_11_ad = getelementptr [32 x float]* %conv_1_out_3_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1328 'getelementptr' 'conv_1_out_3_11_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1329 [2/2] (3.25ns)   --->   "%conv_1_out_3_11_lo = load float* %conv_1_out_3_11_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1329 'load' 'conv_1_out_3_11_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1330 [1/1] (0.00ns)   --->   "%conv_1_out_1_11_ad = getelementptr [32 x float]* %conv_1_out_1_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1330 'getelementptr' 'conv_1_out_1_11_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1331 [2/2] (3.25ns)   --->   "%conv_1_out_1_11_lo = load float* %conv_1_out_1_11_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1331 'load' 'conv_1_out_1_11_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1332 [1/1] (0.00ns)   --->   "%conv_1_out_25_11_a = getelementptr [32 x float]* %conv_1_out_25_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1332 'getelementptr' 'conv_1_out_25_11_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1333 [2/2] (3.25ns)   --->   "%conv_1_out_25_11_l = load float* %conv_1_out_25_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1333 'load' 'conv_1_out_25_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1334 [1/1] (0.00ns)   --->   "%conv_1_out_22_12_a = getelementptr [32 x float]* %conv_1_out_22_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1334 'getelementptr' 'conv_1_out_22_12_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1335 [2/2] (3.25ns)   --->   "%conv_1_out_22_12_l = load float* %conv_1_out_22_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1335 'load' 'conv_1_out_22_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1336 [1/1] (0.00ns)   --->   "%conv_1_out_20_12_a = getelementptr [32 x float]* %conv_1_out_20_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1336 'getelementptr' 'conv_1_out_20_12_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1337 [2/2] (3.25ns)   --->   "%conv_1_out_20_12_l = load float* %conv_1_out_20_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1337 'load' 'conv_1_out_20_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1338 [1/1] (0.00ns)   --->   "%conv_1_out_18_12_a = getelementptr [32 x float]* %conv_1_out_18_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1338 'getelementptr' 'conv_1_out_18_12_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1339 [2/2] (3.25ns)   --->   "%conv_1_out_18_12_l = load float* %conv_1_out_18_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1339 'load' 'conv_1_out_18_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1340 [1/1] (0.00ns)   --->   "%conv_1_out_16_12_a = getelementptr [32 x float]* %conv_1_out_16_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1340 'getelementptr' 'conv_1_out_16_12_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1341 [2/2] (3.25ns)   --->   "%conv_1_out_16_12_l = load float* %conv_1_out_16_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1341 'load' 'conv_1_out_16_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1342 [1/1] (0.00ns)   --->   "%conv_1_out_14_12_a = getelementptr [32 x float]* %conv_1_out_14_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1342 'getelementptr' 'conv_1_out_14_12_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1343 [2/2] (3.25ns)   --->   "%conv_1_out_14_12_l = load float* %conv_1_out_14_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1343 'load' 'conv_1_out_14_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1344 [1/1] (0.00ns)   --->   "%conv_1_out_12_12_a = getelementptr [32 x float]* %conv_1_out_12_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1344 'getelementptr' 'conv_1_out_12_12_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1345 [2/2] (3.25ns)   --->   "%conv_1_out_12_12_l = load float* %conv_1_out_12_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1345 'load' 'conv_1_out_12_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1346 [1/1] (0.00ns)   --->   "%conv_1_out_10_12_a = getelementptr [32 x float]* %conv_1_out_10_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1346 'getelementptr' 'conv_1_out_10_12_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1347 [2/2] (3.25ns)   --->   "%conv_1_out_10_12_l = load float* %conv_1_out_10_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1347 'load' 'conv_1_out_10_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1348 [1/1] (0.00ns)   --->   "%conv_1_out_8_12_ad = getelementptr [32 x float]* %conv_1_out_8_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1348 'getelementptr' 'conv_1_out_8_12_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1349 [2/2] (3.25ns)   --->   "%conv_1_out_8_12_lo = load float* %conv_1_out_8_12_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1349 'load' 'conv_1_out_8_12_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1350 [1/1] (0.00ns)   --->   "%conv_1_out_6_12_ad = getelementptr [32 x float]* %conv_1_out_6_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1350 'getelementptr' 'conv_1_out_6_12_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1351 [2/2] (3.25ns)   --->   "%conv_1_out_6_12_lo = load float* %conv_1_out_6_12_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1351 'load' 'conv_1_out_6_12_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1352 [1/1] (0.00ns)   --->   "%conv_1_out_4_12_ad = getelementptr [32 x float]* %conv_1_out_4_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1352 'getelementptr' 'conv_1_out_4_12_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1353 [2/2] (3.25ns)   --->   "%conv_1_out_4_12_lo = load float* %conv_1_out_4_12_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1353 'load' 'conv_1_out_4_12_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1354 [1/1] (0.00ns)   --->   "%conv_1_out_2_12_ad = getelementptr [32 x float]* %conv_1_out_2_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1354 'getelementptr' 'conv_1_out_2_12_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1355 [2/2] (3.25ns)   --->   "%conv_1_out_2_12_lo = load float* %conv_1_out_2_12_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1355 'load' 'conv_1_out_2_12_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1356 [1/1] (0.00ns)   --->   "%conv_1_out_0_12_ad = getelementptr [32 x float]* %conv_1_out_0_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1356 'getelementptr' 'conv_1_out_0_12_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1357 [2/2] (3.25ns)   --->   "%conv_1_out_0_12_lo = load float* %conv_1_out_0_12_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1357 'load' 'conv_1_out_0_12_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1358 [1/1] (0.00ns)   --->   "%conv_1_out_24_12_a = getelementptr [32 x float]* %conv_1_out_24_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1358 'getelementptr' 'conv_1_out_24_12_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1359 [2/2] (3.25ns)   --->   "%conv_1_out_24_12_l = load float* %conv_1_out_24_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1359 'load' 'conv_1_out_24_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1360 [1/1] (0.00ns)   --->   "%conv_1_out_22_13_a = getelementptr [32 x float]* %conv_1_out_22_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1360 'getelementptr' 'conv_1_out_22_13_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1361 [2/2] (3.25ns)   --->   "%conv_1_out_22_13_l = load float* %conv_1_out_22_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1361 'load' 'conv_1_out_22_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1362 [1/1] (0.00ns)   --->   "%conv_1_out_20_13_a = getelementptr [32 x float]* %conv_1_out_20_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1362 'getelementptr' 'conv_1_out_20_13_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1363 [2/2] (3.25ns)   --->   "%conv_1_out_20_13_l = load float* %conv_1_out_20_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1363 'load' 'conv_1_out_20_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1364 [1/1] (0.00ns)   --->   "%conv_1_out_18_13_a = getelementptr [32 x float]* %conv_1_out_18_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1364 'getelementptr' 'conv_1_out_18_13_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1365 [2/2] (3.25ns)   --->   "%conv_1_out_18_13_l = load float* %conv_1_out_18_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1365 'load' 'conv_1_out_18_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1366 [1/1] (0.00ns)   --->   "%conv_1_out_16_13_a = getelementptr [32 x float]* %conv_1_out_16_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1366 'getelementptr' 'conv_1_out_16_13_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1367 [2/2] (3.25ns)   --->   "%conv_1_out_16_13_l = load float* %conv_1_out_16_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1367 'load' 'conv_1_out_16_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1368 [1/1] (0.00ns)   --->   "%conv_1_out_14_13_a = getelementptr [32 x float]* %conv_1_out_14_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1368 'getelementptr' 'conv_1_out_14_13_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1369 [2/2] (3.25ns)   --->   "%conv_1_out_14_13_l = load float* %conv_1_out_14_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1369 'load' 'conv_1_out_14_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1370 [1/1] (0.00ns)   --->   "%conv_1_out_12_13_a = getelementptr [32 x float]* %conv_1_out_12_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1370 'getelementptr' 'conv_1_out_12_13_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1371 [2/2] (3.25ns)   --->   "%conv_1_out_12_13_l = load float* %conv_1_out_12_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1371 'load' 'conv_1_out_12_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1372 [1/1] (0.00ns)   --->   "%conv_1_out_10_13_a = getelementptr [32 x float]* %conv_1_out_10_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1372 'getelementptr' 'conv_1_out_10_13_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1373 [2/2] (3.25ns)   --->   "%conv_1_out_10_13_l = load float* %conv_1_out_10_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1373 'load' 'conv_1_out_10_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1374 [1/1] (0.00ns)   --->   "%conv_1_out_8_13_ad = getelementptr [32 x float]* %conv_1_out_8_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1374 'getelementptr' 'conv_1_out_8_13_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1375 [2/2] (3.25ns)   --->   "%conv_1_out_8_13_lo = load float* %conv_1_out_8_13_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1375 'load' 'conv_1_out_8_13_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1376 [1/1] (0.00ns)   --->   "%conv_1_out_6_13_ad = getelementptr [32 x float]* %conv_1_out_6_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1376 'getelementptr' 'conv_1_out_6_13_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1377 [2/2] (3.25ns)   --->   "%conv_1_out_6_13_lo = load float* %conv_1_out_6_13_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1377 'load' 'conv_1_out_6_13_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1378 [1/1] (0.00ns)   --->   "%conv_1_out_4_13_ad = getelementptr [32 x float]* %conv_1_out_4_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1378 'getelementptr' 'conv_1_out_4_13_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1379 [2/2] (3.25ns)   --->   "%conv_1_out_4_13_lo = load float* %conv_1_out_4_13_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1379 'load' 'conv_1_out_4_13_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1380 [1/1] (0.00ns)   --->   "%conv_1_out_2_13_ad = getelementptr [32 x float]* %conv_1_out_2_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1380 'getelementptr' 'conv_1_out_2_13_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1381 [2/2] (3.25ns)   --->   "%conv_1_out_2_13_lo = load float* %conv_1_out_2_13_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1381 'load' 'conv_1_out_2_13_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1382 [1/1] (0.00ns)   --->   "%conv_1_out_0_13_ad = getelementptr [32 x float]* %conv_1_out_0_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1382 'getelementptr' 'conv_1_out_0_13_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1383 [2/2] (3.25ns)   --->   "%conv_1_out_0_13_lo = load float* %conv_1_out_0_13_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1383 'load' 'conv_1_out_0_13_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1384 [1/1] (0.00ns)   --->   "%conv_1_out_24_13_a = getelementptr [32 x float]* %conv_1_out_24_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1384 'getelementptr' 'conv_1_out_24_13_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1385 [2/2] (3.25ns)   --->   "%conv_1_out_24_13_l = load float* %conv_1_out_24_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1385 'load' 'conv_1_out_24_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1386 [1/1] (0.00ns)   --->   "%conv_1_out_23_12_a = getelementptr [32 x float]* %conv_1_out_23_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1386 'getelementptr' 'conv_1_out_23_12_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1387 [2/2] (3.25ns)   --->   "%conv_1_out_23_12_l = load float* %conv_1_out_23_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1387 'load' 'conv_1_out_23_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1388 [1/1] (0.00ns)   --->   "%conv_1_out_21_12_a = getelementptr [32 x float]* %conv_1_out_21_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1388 'getelementptr' 'conv_1_out_21_12_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1389 [2/2] (3.25ns)   --->   "%conv_1_out_21_12_l = load float* %conv_1_out_21_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1389 'load' 'conv_1_out_21_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1390 [1/1] (0.00ns)   --->   "%conv_1_out_19_12_a = getelementptr [32 x float]* %conv_1_out_19_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1390 'getelementptr' 'conv_1_out_19_12_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1391 [2/2] (3.25ns)   --->   "%conv_1_out_19_12_l = load float* %conv_1_out_19_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1391 'load' 'conv_1_out_19_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1392 [1/1] (0.00ns)   --->   "%conv_1_out_17_12_a = getelementptr [32 x float]* %conv_1_out_17_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1392 'getelementptr' 'conv_1_out_17_12_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1393 [2/2] (3.25ns)   --->   "%conv_1_out_17_12_l = load float* %conv_1_out_17_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1393 'load' 'conv_1_out_17_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1394 [1/1] (0.00ns)   --->   "%conv_1_out_15_12_a = getelementptr [32 x float]* %conv_1_out_15_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1394 'getelementptr' 'conv_1_out_15_12_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1395 [2/2] (3.25ns)   --->   "%conv_1_out_15_12_l = load float* %conv_1_out_15_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1395 'load' 'conv_1_out_15_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1396 [1/1] (0.00ns)   --->   "%conv_1_out_13_12_a = getelementptr [32 x float]* %conv_1_out_13_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1396 'getelementptr' 'conv_1_out_13_12_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1397 [2/2] (3.25ns)   --->   "%conv_1_out_13_12_l = load float* %conv_1_out_13_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1397 'load' 'conv_1_out_13_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1398 [1/1] (0.00ns)   --->   "%conv_1_out_11_12_a = getelementptr [32 x float]* %conv_1_out_11_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1398 'getelementptr' 'conv_1_out_11_12_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1399 [2/2] (3.25ns)   --->   "%conv_1_out_11_12_l = load float* %conv_1_out_11_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1399 'load' 'conv_1_out_11_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1400 [1/1] (0.00ns)   --->   "%conv_1_out_9_12_ad = getelementptr [32 x float]* %conv_1_out_9_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1400 'getelementptr' 'conv_1_out_9_12_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1401 [2/2] (3.25ns)   --->   "%conv_1_out_9_12_lo = load float* %conv_1_out_9_12_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1401 'load' 'conv_1_out_9_12_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1402 [1/1] (0.00ns)   --->   "%conv_1_out_7_12_ad = getelementptr [32 x float]* %conv_1_out_7_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1402 'getelementptr' 'conv_1_out_7_12_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1403 [2/2] (3.25ns)   --->   "%conv_1_out_7_12_lo = load float* %conv_1_out_7_12_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1403 'load' 'conv_1_out_7_12_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1404 [1/1] (0.00ns)   --->   "%conv_1_out_5_12_ad = getelementptr [32 x float]* %conv_1_out_5_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1404 'getelementptr' 'conv_1_out_5_12_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1405 [2/2] (3.25ns)   --->   "%conv_1_out_5_12_lo = load float* %conv_1_out_5_12_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1405 'load' 'conv_1_out_5_12_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1406 [1/1] (0.00ns)   --->   "%conv_1_out_3_12_ad = getelementptr [32 x float]* %conv_1_out_3_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1406 'getelementptr' 'conv_1_out_3_12_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1407 [2/2] (3.25ns)   --->   "%conv_1_out_3_12_lo = load float* %conv_1_out_3_12_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1407 'load' 'conv_1_out_3_12_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1408 [1/1] (0.00ns)   --->   "%conv_1_out_1_12_ad = getelementptr [32 x float]* %conv_1_out_1_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1408 'getelementptr' 'conv_1_out_1_12_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1409 [2/2] (3.25ns)   --->   "%conv_1_out_1_12_lo = load float* %conv_1_out_1_12_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1409 'load' 'conv_1_out_1_12_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1410 [1/1] (0.00ns)   --->   "%conv_1_out_25_12_a = getelementptr [32 x float]* %conv_1_out_25_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1410 'getelementptr' 'conv_1_out_25_12_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1411 [2/2] (3.25ns)   --->   "%conv_1_out_25_12_l = load float* %conv_1_out_25_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1411 'load' 'conv_1_out_25_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1412 [1/1] (0.00ns)   --->   "%conv_1_out_23_13_a = getelementptr [32 x float]* %conv_1_out_23_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1412 'getelementptr' 'conv_1_out_23_13_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1413 [2/2] (3.25ns)   --->   "%conv_1_out_23_13_l = load float* %conv_1_out_23_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1413 'load' 'conv_1_out_23_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1414 [1/1] (0.00ns)   --->   "%conv_1_out_21_13_a = getelementptr [32 x float]* %conv_1_out_21_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1414 'getelementptr' 'conv_1_out_21_13_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1415 [2/2] (3.25ns)   --->   "%conv_1_out_21_13_l = load float* %conv_1_out_21_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1415 'load' 'conv_1_out_21_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1416 [1/1] (0.00ns)   --->   "%conv_1_out_19_13_a = getelementptr [32 x float]* %conv_1_out_19_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1416 'getelementptr' 'conv_1_out_19_13_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1417 [2/2] (3.25ns)   --->   "%conv_1_out_19_13_l = load float* %conv_1_out_19_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1417 'load' 'conv_1_out_19_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1418 [1/1] (0.00ns)   --->   "%conv_1_out_17_13_a = getelementptr [32 x float]* %conv_1_out_17_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1418 'getelementptr' 'conv_1_out_17_13_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1419 [2/2] (3.25ns)   --->   "%conv_1_out_17_13_l = load float* %conv_1_out_17_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1419 'load' 'conv_1_out_17_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1420 [1/1] (0.00ns)   --->   "%conv_1_out_15_13_a = getelementptr [32 x float]* %conv_1_out_15_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1420 'getelementptr' 'conv_1_out_15_13_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1421 [2/2] (3.25ns)   --->   "%conv_1_out_15_13_l = load float* %conv_1_out_15_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1421 'load' 'conv_1_out_15_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1422 [1/1] (0.00ns)   --->   "%conv_1_out_13_13_a = getelementptr [32 x float]* %conv_1_out_13_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1422 'getelementptr' 'conv_1_out_13_13_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1423 [2/2] (3.25ns)   --->   "%conv_1_out_13_13_l = load float* %conv_1_out_13_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1423 'load' 'conv_1_out_13_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1424 [1/1] (0.00ns)   --->   "%conv_1_out_11_13_a = getelementptr [32 x float]* %conv_1_out_11_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1424 'getelementptr' 'conv_1_out_11_13_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1425 [2/2] (3.25ns)   --->   "%conv_1_out_11_13_l = load float* %conv_1_out_11_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1425 'load' 'conv_1_out_11_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1426 [1/1] (0.00ns)   --->   "%conv_1_out_9_13_ad = getelementptr [32 x float]* %conv_1_out_9_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1426 'getelementptr' 'conv_1_out_9_13_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1427 [2/2] (3.25ns)   --->   "%conv_1_out_9_13_lo = load float* %conv_1_out_9_13_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1427 'load' 'conv_1_out_9_13_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1428 [1/1] (0.00ns)   --->   "%conv_1_out_7_13_ad = getelementptr [32 x float]* %conv_1_out_7_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1428 'getelementptr' 'conv_1_out_7_13_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1429 [2/2] (3.25ns)   --->   "%conv_1_out_7_13_lo = load float* %conv_1_out_7_13_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1429 'load' 'conv_1_out_7_13_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1430 [1/1] (0.00ns)   --->   "%conv_1_out_5_13_ad = getelementptr [32 x float]* %conv_1_out_5_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1430 'getelementptr' 'conv_1_out_5_13_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1431 [2/2] (3.25ns)   --->   "%conv_1_out_5_13_lo = load float* %conv_1_out_5_13_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1431 'load' 'conv_1_out_5_13_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1432 [1/1] (0.00ns)   --->   "%conv_1_out_3_13_ad = getelementptr [32 x float]* %conv_1_out_3_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1432 'getelementptr' 'conv_1_out_3_13_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1433 [2/2] (3.25ns)   --->   "%conv_1_out_3_13_lo = load float* %conv_1_out_3_13_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1433 'load' 'conv_1_out_3_13_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1434 [1/1] (0.00ns)   --->   "%conv_1_out_1_13_ad = getelementptr [32 x float]* %conv_1_out_1_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1434 'getelementptr' 'conv_1_out_1_13_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1435 [2/2] (3.25ns)   --->   "%conv_1_out_1_13_lo = load float* %conv_1_out_1_13_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1435 'load' 'conv_1_out_1_13_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1436 [1/1] (0.00ns)   --->   "%conv_1_out_25_13_a = getelementptr [32 x float]* %conv_1_out_25_13, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1436 'getelementptr' 'conv_1_out_25_13_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1437 [2/2] (3.25ns)   --->   "%conv_1_out_25_13_l = load float* %conv_1_out_25_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1437 'load' 'conv_1_out_25_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1438 [1/1] (0.00ns)   --->   "%conv_1_out_22_14_a = getelementptr [32 x float]* %conv_1_out_22_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1438 'getelementptr' 'conv_1_out_22_14_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1439 [2/2] (3.25ns)   --->   "%conv_1_out_22_14_l = load float* %conv_1_out_22_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1439 'load' 'conv_1_out_22_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1440 [1/1] (0.00ns)   --->   "%conv_1_out_20_14_a = getelementptr [32 x float]* %conv_1_out_20_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1440 'getelementptr' 'conv_1_out_20_14_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1441 [2/2] (3.25ns)   --->   "%conv_1_out_20_14_l = load float* %conv_1_out_20_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1441 'load' 'conv_1_out_20_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1442 [1/1] (0.00ns)   --->   "%conv_1_out_18_14_a = getelementptr [32 x float]* %conv_1_out_18_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1442 'getelementptr' 'conv_1_out_18_14_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1443 [2/2] (3.25ns)   --->   "%conv_1_out_18_14_l = load float* %conv_1_out_18_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1443 'load' 'conv_1_out_18_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1444 [1/1] (0.00ns)   --->   "%conv_1_out_16_14_a = getelementptr [32 x float]* %conv_1_out_16_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1444 'getelementptr' 'conv_1_out_16_14_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1445 [2/2] (3.25ns)   --->   "%conv_1_out_16_14_l = load float* %conv_1_out_16_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1445 'load' 'conv_1_out_16_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1446 [1/1] (0.00ns)   --->   "%conv_1_out_14_14_a = getelementptr [32 x float]* %conv_1_out_14_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1446 'getelementptr' 'conv_1_out_14_14_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1447 [2/2] (3.25ns)   --->   "%conv_1_out_14_14_l = load float* %conv_1_out_14_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1447 'load' 'conv_1_out_14_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1448 [1/1] (0.00ns)   --->   "%conv_1_out_12_14_a = getelementptr [32 x float]* %conv_1_out_12_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1448 'getelementptr' 'conv_1_out_12_14_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1449 [2/2] (3.25ns)   --->   "%conv_1_out_12_14_l = load float* %conv_1_out_12_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1449 'load' 'conv_1_out_12_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1450 [1/1] (0.00ns)   --->   "%conv_1_out_10_14_a = getelementptr [32 x float]* %conv_1_out_10_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1450 'getelementptr' 'conv_1_out_10_14_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1451 [2/2] (3.25ns)   --->   "%conv_1_out_10_14_l = load float* %conv_1_out_10_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1451 'load' 'conv_1_out_10_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1452 [1/1] (0.00ns)   --->   "%conv_1_out_8_14_ad = getelementptr [32 x float]* %conv_1_out_8_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1452 'getelementptr' 'conv_1_out_8_14_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1453 [2/2] (3.25ns)   --->   "%conv_1_out_8_14_lo = load float* %conv_1_out_8_14_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1453 'load' 'conv_1_out_8_14_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1454 [1/1] (0.00ns)   --->   "%conv_1_out_6_14_ad = getelementptr [32 x float]* %conv_1_out_6_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1454 'getelementptr' 'conv_1_out_6_14_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1455 [2/2] (3.25ns)   --->   "%conv_1_out_6_14_lo = load float* %conv_1_out_6_14_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1455 'load' 'conv_1_out_6_14_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1456 [1/1] (0.00ns)   --->   "%conv_1_out_4_14_ad = getelementptr [32 x float]* %conv_1_out_4_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1456 'getelementptr' 'conv_1_out_4_14_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1457 [2/2] (3.25ns)   --->   "%conv_1_out_4_14_lo = load float* %conv_1_out_4_14_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1457 'load' 'conv_1_out_4_14_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1458 [1/1] (0.00ns)   --->   "%conv_1_out_2_14_ad = getelementptr [32 x float]* %conv_1_out_2_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1458 'getelementptr' 'conv_1_out_2_14_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1459 [2/2] (3.25ns)   --->   "%conv_1_out_2_14_lo = load float* %conv_1_out_2_14_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1459 'load' 'conv_1_out_2_14_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1460 [1/1] (0.00ns)   --->   "%conv_1_out_0_14_ad = getelementptr [32 x float]* %conv_1_out_0_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1460 'getelementptr' 'conv_1_out_0_14_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1461 [2/2] (3.25ns)   --->   "%conv_1_out_0_14_lo = load float* %conv_1_out_0_14_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1461 'load' 'conv_1_out_0_14_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1462 [1/1] (0.00ns)   --->   "%conv_1_out_24_14_a = getelementptr [32 x float]* %conv_1_out_24_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1462 'getelementptr' 'conv_1_out_24_14_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1463 [2/2] (3.25ns)   --->   "%conv_1_out_24_14_l = load float* %conv_1_out_24_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1463 'load' 'conv_1_out_24_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1464 [1/1] (0.00ns)   --->   "%conv_1_out_22_15_a = getelementptr [32 x float]* %conv_1_out_22_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1464 'getelementptr' 'conv_1_out_22_15_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1465 [2/2] (3.25ns)   --->   "%conv_1_out_22_15_l = load float* %conv_1_out_22_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1465 'load' 'conv_1_out_22_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1466 [1/1] (0.00ns)   --->   "%conv_1_out_20_15_a = getelementptr [32 x float]* %conv_1_out_20_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1466 'getelementptr' 'conv_1_out_20_15_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1467 [2/2] (3.25ns)   --->   "%conv_1_out_20_15_l = load float* %conv_1_out_20_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1467 'load' 'conv_1_out_20_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1468 [1/1] (0.00ns)   --->   "%conv_1_out_18_15_a = getelementptr [32 x float]* %conv_1_out_18_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1468 'getelementptr' 'conv_1_out_18_15_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1469 [2/2] (3.25ns)   --->   "%conv_1_out_18_15_l = load float* %conv_1_out_18_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1469 'load' 'conv_1_out_18_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1470 [1/1] (0.00ns)   --->   "%conv_1_out_16_15_a = getelementptr [32 x float]* %conv_1_out_16_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1470 'getelementptr' 'conv_1_out_16_15_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1471 [2/2] (3.25ns)   --->   "%conv_1_out_16_15_l = load float* %conv_1_out_16_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1471 'load' 'conv_1_out_16_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1472 [1/1] (0.00ns)   --->   "%conv_1_out_14_15_a = getelementptr [32 x float]* %conv_1_out_14_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1472 'getelementptr' 'conv_1_out_14_15_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1473 [2/2] (3.25ns)   --->   "%conv_1_out_14_15_l = load float* %conv_1_out_14_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1473 'load' 'conv_1_out_14_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1474 [1/1] (0.00ns)   --->   "%conv_1_out_12_15_a = getelementptr [32 x float]* %conv_1_out_12_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1474 'getelementptr' 'conv_1_out_12_15_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1475 [2/2] (3.25ns)   --->   "%conv_1_out_12_15_l = load float* %conv_1_out_12_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1475 'load' 'conv_1_out_12_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1476 [1/1] (0.00ns)   --->   "%conv_1_out_10_15_a = getelementptr [32 x float]* %conv_1_out_10_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1476 'getelementptr' 'conv_1_out_10_15_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1477 [2/2] (3.25ns)   --->   "%conv_1_out_10_15_l = load float* %conv_1_out_10_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1477 'load' 'conv_1_out_10_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1478 [1/1] (0.00ns)   --->   "%conv_1_out_8_15_ad = getelementptr [32 x float]* %conv_1_out_8_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1478 'getelementptr' 'conv_1_out_8_15_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1479 [2/2] (3.25ns)   --->   "%conv_1_out_8_15_lo = load float* %conv_1_out_8_15_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1479 'load' 'conv_1_out_8_15_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1480 [1/1] (0.00ns)   --->   "%conv_1_out_6_15_ad = getelementptr [32 x float]* %conv_1_out_6_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1480 'getelementptr' 'conv_1_out_6_15_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1481 [2/2] (3.25ns)   --->   "%conv_1_out_6_15_lo = load float* %conv_1_out_6_15_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1481 'load' 'conv_1_out_6_15_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1482 [1/1] (0.00ns)   --->   "%conv_1_out_4_15_ad = getelementptr [32 x float]* %conv_1_out_4_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1482 'getelementptr' 'conv_1_out_4_15_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1483 [2/2] (3.25ns)   --->   "%conv_1_out_4_15_lo = load float* %conv_1_out_4_15_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1483 'load' 'conv_1_out_4_15_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1484 [1/1] (0.00ns)   --->   "%conv_1_out_2_15_ad = getelementptr [32 x float]* %conv_1_out_2_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1484 'getelementptr' 'conv_1_out_2_15_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1485 [2/2] (3.25ns)   --->   "%conv_1_out_2_15_lo = load float* %conv_1_out_2_15_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1485 'load' 'conv_1_out_2_15_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1486 [1/1] (0.00ns)   --->   "%conv_1_out_0_15_ad = getelementptr [32 x float]* %conv_1_out_0_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1486 'getelementptr' 'conv_1_out_0_15_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1487 [2/2] (3.25ns)   --->   "%conv_1_out_0_15_lo = load float* %conv_1_out_0_15_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1487 'load' 'conv_1_out_0_15_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1488 [1/1] (0.00ns)   --->   "%conv_1_out_24_15_a = getelementptr [32 x float]* %conv_1_out_24_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1488 'getelementptr' 'conv_1_out_24_15_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1489 [2/2] (3.25ns)   --->   "%conv_1_out_24_15_l = load float* %conv_1_out_24_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1489 'load' 'conv_1_out_24_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1490 [1/1] (0.00ns)   --->   "%conv_1_out_23_14_a = getelementptr [32 x float]* %conv_1_out_23_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1490 'getelementptr' 'conv_1_out_23_14_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1491 [2/2] (3.25ns)   --->   "%conv_1_out_23_14_l = load float* %conv_1_out_23_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1491 'load' 'conv_1_out_23_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1492 [1/1] (0.00ns)   --->   "%conv_1_out_21_14_a = getelementptr [32 x float]* %conv_1_out_21_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1492 'getelementptr' 'conv_1_out_21_14_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1493 [2/2] (3.25ns)   --->   "%conv_1_out_21_14_l = load float* %conv_1_out_21_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1493 'load' 'conv_1_out_21_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1494 [1/1] (0.00ns)   --->   "%conv_1_out_19_14_a = getelementptr [32 x float]* %conv_1_out_19_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1494 'getelementptr' 'conv_1_out_19_14_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1495 [2/2] (3.25ns)   --->   "%conv_1_out_19_14_l = load float* %conv_1_out_19_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1495 'load' 'conv_1_out_19_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1496 [1/1] (0.00ns)   --->   "%conv_1_out_17_14_a = getelementptr [32 x float]* %conv_1_out_17_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1496 'getelementptr' 'conv_1_out_17_14_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1497 [2/2] (3.25ns)   --->   "%conv_1_out_17_14_l = load float* %conv_1_out_17_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1497 'load' 'conv_1_out_17_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1498 [1/1] (0.00ns)   --->   "%conv_1_out_15_14_a = getelementptr [32 x float]* %conv_1_out_15_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1498 'getelementptr' 'conv_1_out_15_14_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1499 [2/2] (3.25ns)   --->   "%conv_1_out_15_14_l = load float* %conv_1_out_15_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1499 'load' 'conv_1_out_15_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1500 [1/1] (0.00ns)   --->   "%conv_1_out_13_14_a = getelementptr [32 x float]* %conv_1_out_13_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1500 'getelementptr' 'conv_1_out_13_14_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1501 [2/2] (3.25ns)   --->   "%conv_1_out_13_14_l = load float* %conv_1_out_13_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1501 'load' 'conv_1_out_13_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1502 [1/1] (0.00ns)   --->   "%conv_1_out_11_14_a = getelementptr [32 x float]* %conv_1_out_11_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1502 'getelementptr' 'conv_1_out_11_14_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1503 [2/2] (3.25ns)   --->   "%conv_1_out_11_14_l = load float* %conv_1_out_11_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1503 'load' 'conv_1_out_11_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1504 [1/1] (0.00ns)   --->   "%conv_1_out_9_14_ad = getelementptr [32 x float]* %conv_1_out_9_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1504 'getelementptr' 'conv_1_out_9_14_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1505 [2/2] (3.25ns)   --->   "%conv_1_out_9_14_lo = load float* %conv_1_out_9_14_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1505 'load' 'conv_1_out_9_14_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1506 [1/1] (0.00ns)   --->   "%conv_1_out_7_14_ad = getelementptr [32 x float]* %conv_1_out_7_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1506 'getelementptr' 'conv_1_out_7_14_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1507 [2/2] (3.25ns)   --->   "%conv_1_out_7_14_lo = load float* %conv_1_out_7_14_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1507 'load' 'conv_1_out_7_14_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1508 [1/1] (0.00ns)   --->   "%conv_1_out_5_14_ad = getelementptr [32 x float]* %conv_1_out_5_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1508 'getelementptr' 'conv_1_out_5_14_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1509 [2/2] (3.25ns)   --->   "%conv_1_out_5_14_lo = load float* %conv_1_out_5_14_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1509 'load' 'conv_1_out_5_14_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1510 [1/1] (0.00ns)   --->   "%conv_1_out_3_14_ad = getelementptr [32 x float]* %conv_1_out_3_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1510 'getelementptr' 'conv_1_out_3_14_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1511 [2/2] (3.25ns)   --->   "%conv_1_out_3_14_lo = load float* %conv_1_out_3_14_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1511 'load' 'conv_1_out_3_14_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1512 [1/1] (0.00ns)   --->   "%conv_1_out_1_14_ad = getelementptr [32 x float]* %conv_1_out_1_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1512 'getelementptr' 'conv_1_out_1_14_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1513 [2/2] (3.25ns)   --->   "%conv_1_out_1_14_lo = load float* %conv_1_out_1_14_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1513 'load' 'conv_1_out_1_14_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1514 [1/1] (0.00ns)   --->   "%conv_1_out_25_14_a = getelementptr [32 x float]* %conv_1_out_25_14, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1514 'getelementptr' 'conv_1_out_25_14_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1515 [2/2] (3.25ns)   --->   "%conv_1_out_25_14_l = load float* %conv_1_out_25_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1515 'load' 'conv_1_out_25_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1516 [1/1] (0.00ns)   --->   "%conv_1_out_23_15_a = getelementptr [32 x float]* %conv_1_out_23_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1516 'getelementptr' 'conv_1_out_23_15_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1517 [2/2] (3.25ns)   --->   "%conv_1_out_23_15_l = load float* %conv_1_out_23_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1517 'load' 'conv_1_out_23_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1518 [1/1] (0.00ns)   --->   "%conv_1_out_21_15_a = getelementptr [32 x float]* %conv_1_out_21_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1518 'getelementptr' 'conv_1_out_21_15_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1519 [2/2] (3.25ns)   --->   "%conv_1_out_21_15_l = load float* %conv_1_out_21_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1519 'load' 'conv_1_out_21_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1520 [1/1] (0.00ns)   --->   "%conv_1_out_19_15_a = getelementptr [32 x float]* %conv_1_out_19_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1520 'getelementptr' 'conv_1_out_19_15_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1521 [2/2] (3.25ns)   --->   "%conv_1_out_19_15_l = load float* %conv_1_out_19_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1521 'load' 'conv_1_out_19_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1522 [1/1] (0.00ns)   --->   "%conv_1_out_17_15_a = getelementptr [32 x float]* %conv_1_out_17_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1522 'getelementptr' 'conv_1_out_17_15_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1523 [2/2] (3.25ns)   --->   "%conv_1_out_17_15_l = load float* %conv_1_out_17_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1523 'load' 'conv_1_out_17_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1524 [1/1] (0.00ns)   --->   "%conv_1_out_15_15_a = getelementptr [32 x float]* %conv_1_out_15_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1524 'getelementptr' 'conv_1_out_15_15_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1525 [2/2] (3.25ns)   --->   "%conv_1_out_15_15_l = load float* %conv_1_out_15_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1525 'load' 'conv_1_out_15_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1526 [1/1] (0.00ns)   --->   "%conv_1_out_13_15_a = getelementptr [32 x float]* %conv_1_out_13_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1526 'getelementptr' 'conv_1_out_13_15_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1527 [2/2] (3.25ns)   --->   "%conv_1_out_13_15_l = load float* %conv_1_out_13_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1527 'load' 'conv_1_out_13_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1528 [1/1] (0.00ns)   --->   "%conv_1_out_11_15_a = getelementptr [32 x float]* %conv_1_out_11_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1528 'getelementptr' 'conv_1_out_11_15_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1529 [2/2] (3.25ns)   --->   "%conv_1_out_11_15_l = load float* %conv_1_out_11_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1529 'load' 'conv_1_out_11_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1530 [1/1] (0.00ns)   --->   "%conv_1_out_9_15_ad = getelementptr [32 x float]* %conv_1_out_9_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1530 'getelementptr' 'conv_1_out_9_15_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1531 [2/2] (3.25ns)   --->   "%conv_1_out_9_15_lo = load float* %conv_1_out_9_15_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1531 'load' 'conv_1_out_9_15_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1532 [1/1] (0.00ns)   --->   "%conv_1_out_7_15_ad = getelementptr [32 x float]* %conv_1_out_7_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1532 'getelementptr' 'conv_1_out_7_15_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1533 [2/2] (3.25ns)   --->   "%conv_1_out_7_15_lo = load float* %conv_1_out_7_15_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1533 'load' 'conv_1_out_7_15_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1534 [1/1] (0.00ns)   --->   "%conv_1_out_5_15_ad = getelementptr [32 x float]* %conv_1_out_5_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1534 'getelementptr' 'conv_1_out_5_15_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1535 [2/2] (3.25ns)   --->   "%conv_1_out_5_15_lo = load float* %conv_1_out_5_15_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1535 'load' 'conv_1_out_5_15_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1536 [1/1] (0.00ns)   --->   "%conv_1_out_3_15_ad = getelementptr [32 x float]* %conv_1_out_3_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1536 'getelementptr' 'conv_1_out_3_15_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1537 [2/2] (3.25ns)   --->   "%conv_1_out_3_15_lo = load float* %conv_1_out_3_15_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1537 'load' 'conv_1_out_3_15_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1538 [1/1] (0.00ns)   --->   "%conv_1_out_1_15_ad = getelementptr [32 x float]* %conv_1_out_1_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1538 'getelementptr' 'conv_1_out_1_15_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1539 [2/2] (3.25ns)   --->   "%conv_1_out_1_15_lo = load float* %conv_1_out_1_15_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1539 'load' 'conv_1_out_1_15_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1540 [1/1] (0.00ns)   --->   "%conv_1_out_25_15_a = getelementptr [32 x float]* %conv_1_out_25_15, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1540 'getelementptr' 'conv_1_out_25_15_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1541 [2/2] (3.25ns)   --->   "%conv_1_out_25_15_l = load float* %conv_1_out_25_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1541 'load' 'conv_1_out_25_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1542 [1/1] (0.00ns)   --->   "%conv_1_out_22_16_a = getelementptr [32 x float]* %conv_1_out_22_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1542 'getelementptr' 'conv_1_out_22_16_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1543 [2/2] (3.25ns)   --->   "%conv_1_out_22_16_l = load float* %conv_1_out_22_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1543 'load' 'conv_1_out_22_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1544 [1/1] (0.00ns)   --->   "%conv_1_out_20_16_a = getelementptr [32 x float]* %conv_1_out_20_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1544 'getelementptr' 'conv_1_out_20_16_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1545 [2/2] (3.25ns)   --->   "%conv_1_out_20_16_l = load float* %conv_1_out_20_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1545 'load' 'conv_1_out_20_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1546 [1/1] (0.00ns)   --->   "%conv_1_out_18_16_a = getelementptr [32 x float]* %conv_1_out_18_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1546 'getelementptr' 'conv_1_out_18_16_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1547 [2/2] (3.25ns)   --->   "%conv_1_out_18_16_l = load float* %conv_1_out_18_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1547 'load' 'conv_1_out_18_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1548 [1/1] (0.00ns)   --->   "%conv_1_out_16_16_a = getelementptr [32 x float]* %conv_1_out_16_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1548 'getelementptr' 'conv_1_out_16_16_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1549 [2/2] (3.25ns)   --->   "%conv_1_out_16_16_l = load float* %conv_1_out_16_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1549 'load' 'conv_1_out_16_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1550 [1/1] (0.00ns)   --->   "%conv_1_out_14_16_a = getelementptr [32 x float]* %conv_1_out_14_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1550 'getelementptr' 'conv_1_out_14_16_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1551 [2/2] (3.25ns)   --->   "%conv_1_out_14_16_l = load float* %conv_1_out_14_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1551 'load' 'conv_1_out_14_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1552 [1/1] (0.00ns)   --->   "%conv_1_out_12_16_a = getelementptr [32 x float]* %conv_1_out_12_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1552 'getelementptr' 'conv_1_out_12_16_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1553 [2/2] (3.25ns)   --->   "%conv_1_out_12_16_l = load float* %conv_1_out_12_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1553 'load' 'conv_1_out_12_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1554 [1/1] (0.00ns)   --->   "%conv_1_out_10_16_a = getelementptr [32 x float]* %conv_1_out_10_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1554 'getelementptr' 'conv_1_out_10_16_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1555 [2/2] (3.25ns)   --->   "%conv_1_out_10_16_l = load float* %conv_1_out_10_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1555 'load' 'conv_1_out_10_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1556 [1/1] (0.00ns)   --->   "%conv_1_out_8_16_ad = getelementptr [32 x float]* %conv_1_out_8_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1556 'getelementptr' 'conv_1_out_8_16_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1557 [2/2] (3.25ns)   --->   "%conv_1_out_8_16_lo = load float* %conv_1_out_8_16_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1557 'load' 'conv_1_out_8_16_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1558 [1/1] (0.00ns)   --->   "%conv_1_out_6_16_ad = getelementptr [32 x float]* %conv_1_out_6_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1558 'getelementptr' 'conv_1_out_6_16_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1559 [2/2] (3.25ns)   --->   "%conv_1_out_6_16_lo = load float* %conv_1_out_6_16_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1559 'load' 'conv_1_out_6_16_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1560 [1/1] (0.00ns)   --->   "%conv_1_out_4_16_ad = getelementptr [32 x float]* %conv_1_out_4_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1560 'getelementptr' 'conv_1_out_4_16_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1561 [2/2] (3.25ns)   --->   "%conv_1_out_4_16_lo = load float* %conv_1_out_4_16_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1561 'load' 'conv_1_out_4_16_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1562 [1/1] (0.00ns)   --->   "%conv_1_out_2_16_ad = getelementptr [32 x float]* %conv_1_out_2_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1562 'getelementptr' 'conv_1_out_2_16_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1563 [2/2] (3.25ns)   --->   "%conv_1_out_2_16_lo = load float* %conv_1_out_2_16_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1563 'load' 'conv_1_out_2_16_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1564 [1/1] (0.00ns)   --->   "%conv_1_out_0_16_ad = getelementptr [32 x float]* %conv_1_out_0_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1564 'getelementptr' 'conv_1_out_0_16_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1565 [2/2] (3.25ns)   --->   "%conv_1_out_0_16_lo = load float* %conv_1_out_0_16_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1565 'load' 'conv_1_out_0_16_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1566 [1/1] (0.00ns)   --->   "%conv_1_out_24_16_a = getelementptr [32 x float]* %conv_1_out_24_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1566 'getelementptr' 'conv_1_out_24_16_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1567 [2/2] (3.25ns)   --->   "%conv_1_out_24_16_l = load float* %conv_1_out_24_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1567 'load' 'conv_1_out_24_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1568 [1/1] (0.00ns)   --->   "%conv_1_out_22_17_a = getelementptr [32 x float]* %conv_1_out_22_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1568 'getelementptr' 'conv_1_out_22_17_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1569 [2/2] (3.25ns)   --->   "%conv_1_out_22_17_l = load float* %conv_1_out_22_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1569 'load' 'conv_1_out_22_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1570 [1/1] (0.00ns)   --->   "%conv_1_out_20_17_a = getelementptr [32 x float]* %conv_1_out_20_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1570 'getelementptr' 'conv_1_out_20_17_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1571 [2/2] (3.25ns)   --->   "%conv_1_out_20_17_l = load float* %conv_1_out_20_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1571 'load' 'conv_1_out_20_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1572 [1/1] (0.00ns)   --->   "%conv_1_out_18_17_a = getelementptr [32 x float]* %conv_1_out_18_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1572 'getelementptr' 'conv_1_out_18_17_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1573 [2/2] (3.25ns)   --->   "%conv_1_out_18_17_l = load float* %conv_1_out_18_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1573 'load' 'conv_1_out_18_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1574 [1/1] (0.00ns)   --->   "%conv_1_out_16_17_a = getelementptr [32 x float]* %conv_1_out_16_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1574 'getelementptr' 'conv_1_out_16_17_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1575 [2/2] (3.25ns)   --->   "%conv_1_out_16_17_l = load float* %conv_1_out_16_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1575 'load' 'conv_1_out_16_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1576 [1/1] (0.00ns)   --->   "%conv_1_out_14_17_a = getelementptr [32 x float]* %conv_1_out_14_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1576 'getelementptr' 'conv_1_out_14_17_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1577 [2/2] (3.25ns)   --->   "%conv_1_out_14_17_l = load float* %conv_1_out_14_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1577 'load' 'conv_1_out_14_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1578 [1/1] (0.00ns)   --->   "%conv_1_out_12_17_a = getelementptr [32 x float]* %conv_1_out_12_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1578 'getelementptr' 'conv_1_out_12_17_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1579 [2/2] (3.25ns)   --->   "%conv_1_out_12_17_l = load float* %conv_1_out_12_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1579 'load' 'conv_1_out_12_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1580 [1/1] (0.00ns)   --->   "%conv_1_out_10_17_a = getelementptr [32 x float]* %conv_1_out_10_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1580 'getelementptr' 'conv_1_out_10_17_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1581 [2/2] (3.25ns)   --->   "%conv_1_out_10_17_l = load float* %conv_1_out_10_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1581 'load' 'conv_1_out_10_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1582 [1/1] (0.00ns)   --->   "%conv_1_out_8_17_ad = getelementptr [32 x float]* %conv_1_out_8_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1582 'getelementptr' 'conv_1_out_8_17_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1583 [2/2] (3.25ns)   --->   "%conv_1_out_8_17_lo = load float* %conv_1_out_8_17_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1583 'load' 'conv_1_out_8_17_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1584 [1/1] (0.00ns)   --->   "%conv_1_out_6_17_ad = getelementptr [32 x float]* %conv_1_out_6_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1584 'getelementptr' 'conv_1_out_6_17_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1585 [2/2] (3.25ns)   --->   "%conv_1_out_6_17_lo = load float* %conv_1_out_6_17_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1585 'load' 'conv_1_out_6_17_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1586 [1/1] (0.00ns)   --->   "%conv_1_out_4_17_ad = getelementptr [32 x float]* %conv_1_out_4_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1586 'getelementptr' 'conv_1_out_4_17_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1587 [2/2] (3.25ns)   --->   "%conv_1_out_4_17_lo = load float* %conv_1_out_4_17_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1587 'load' 'conv_1_out_4_17_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1588 [1/1] (0.00ns)   --->   "%conv_1_out_2_17_ad = getelementptr [32 x float]* %conv_1_out_2_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1588 'getelementptr' 'conv_1_out_2_17_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1589 [2/2] (3.25ns)   --->   "%conv_1_out_2_17_lo = load float* %conv_1_out_2_17_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1589 'load' 'conv_1_out_2_17_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1590 [1/1] (0.00ns)   --->   "%conv_1_out_0_17_ad = getelementptr [32 x float]* %conv_1_out_0_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1590 'getelementptr' 'conv_1_out_0_17_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1591 [2/2] (3.25ns)   --->   "%conv_1_out_0_17_lo = load float* %conv_1_out_0_17_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1591 'load' 'conv_1_out_0_17_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1592 [1/1] (0.00ns)   --->   "%conv_1_out_24_17_a = getelementptr [32 x float]* %conv_1_out_24_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1592 'getelementptr' 'conv_1_out_24_17_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1593 [2/2] (3.25ns)   --->   "%conv_1_out_24_17_l = load float* %conv_1_out_24_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1593 'load' 'conv_1_out_24_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1594 [1/1] (0.00ns)   --->   "%conv_1_out_23_16_a = getelementptr [32 x float]* %conv_1_out_23_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1594 'getelementptr' 'conv_1_out_23_16_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1595 [2/2] (3.25ns)   --->   "%conv_1_out_23_16_l = load float* %conv_1_out_23_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1595 'load' 'conv_1_out_23_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1596 [1/1] (0.00ns)   --->   "%conv_1_out_21_16_a = getelementptr [32 x float]* %conv_1_out_21_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1596 'getelementptr' 'conv_1_out_21_16_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1597 [2/2] (3.25ns)   --->   "%conv_1_out_21_16_l = load float* %conv_1_out_21_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1597 'load' 'conv_1_out_21_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1598 [1/1] (0.00ns)   --->   "%conv_1_out_19_16_a = getelementptr [32 x float]* %conv_1_out_19_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1598 'getelementptr' 'conv_1_out_19_16_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1599 [2/2] (3.25ns)   --->   "%conv_1_out_19_16_l = load float* %conv_1_out_19_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1599 'load' 'conv_1_out_19_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1600 [1/1] (0.00ns)   --->   "%conv_1_out_17_16_a = getelementptr [32 x float]* %conv_1_out_17_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1600 'getelementptr' 'conv_1_out_17_16_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1601 [2/2] (3.25ns)   --->   "%conv_1_out_17_16_l = load float* %conv_1_out_17_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1601 'load' 'conv_1_out_17_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1602 [1/1] (0.00ns)   --->   "%conv_1_out_15_16_a = getelementptr [32 x float]* %conv_1_out_15_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1602 'getelementptr' 'conv_1_out_15_16_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1603 [2/2] (3.25ns)   --->   "%conv_1_out_15_16_l = load float* %conv_1_out_15_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1603 'load' 'conv_1_out_15_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1604 [1/1] (0.00ns)   --->   "%conv_1_out_13_16_a = getelementptr [32 x float]* %conv_1_out_13_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1604 'getelementptr' 'conv_1_out_13_16_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1605 [2/2] (3.25ns)   --->   "%conv_1_out_13_16_l = load float* %conv_1_out_13_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1605 'load' 'conv_1_out_13_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1606 [1/1] (0.00ns)   --->   "%conv_1_out_11_16_a = getelementptr [32 x float]* %conv_1_out_11_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1606 'getelementptr' 'conv_1_out_11_16_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1607 [2/2] (3.25ns)   --->   "%conv_1_out_11_16_l = load float* %conv_1_out_11_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1607 'load' 'conv_1_out_11_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1608 [1/1] (0.00ns)   --->   "%conv_1_out_9_16_ad = getelementptr [32 x float]* %conv_1_out_9_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1608 'getelementptr' 'conv_1_out_9_16_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1609 [2/2] (3.25ns)   --->   "%conv_1_out_9_16_lo = load float* %conv_1_out_9_16_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1609 'load' 'conv_1_out_9_16_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1610 [1/1] (0.00ns)   --->   "%conv_1_out_7_16_ad = getelementptr [32 x float]* %conv_1_out_7_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1610 'getelementptr' 'conv_1_out_7_16_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1611 [2/2] (3.25ns)   --->   "%conv_1_out_7_16_lo = load float* %conv_1_out_7_16_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1611 'load' 'conv_1_out_7_16_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1612 [1/1] (0.00ns)   --->   "%conv_1_out_5_16_ad = getelementptr [32 x float]* %conv_1_out_5_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1612 'getelementptr' 'conv_1_out_5_16_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1613 [2/2] (3.25ns)   --->   "%conv_1_out_5_16_lo = load float* %conv_1_out_5_16_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1613 'load' 'conv_1_out_5_16_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1614 [1/1] (0.00ns)   --->   "%conv_1_out_3_16_ad = getelementptr [32 x float]* %conv_1_out_3_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1614 'getelementptr' 'conv_1_out_3_16_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1615 [2/2] (3.25ns)   --->   "%conv_1_out_3_16_lo = load float* %conv_1_out_3_16_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1615 'load' 'conv_1_out_3_16_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1616 [1/1] (0.00ns)   --->   "%conv_1_out_1_16_ad = getelementptr [32 x float]* %conv_1_out_1_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1616 'getelementptr' 'conv_1_out_1_16_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1617 [2/2] (3.25ns)   --->   "%conv_1_out_1_16_lo = load float* %conv_1_out_1_16_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1617 'load' 'conv_1_out_1_16_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1618 [1/1] (0.00ns)   --->   "%conv_1_out_25_16_a = getelementptr [32 x float]* %conv_1_out_25_16, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1618 'getelementptr' 'conv_1_out_25_16_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1619 [2/2] (3.25ns)   --->   "%conv_1_out_25_16_l = load float* %conv_1_out_25_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1619 'load' 'conv_1_out_25_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1620 [1/1] (0.00ns)   --->   "%conv_1_out_23_17_a = getelementptr [32 x float]* %conv_1_out_23_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1620 'getelementptr' 'conv_1_out_23_17_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1621 [2/2] (3.25ns)   --->   "%conv_1_out_23_17_l = load float* %conv_1_out_23_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1621 'load' 'conv_1_out_23_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1622 [1/1] (0.00ns)   --->   "%conv_1_out_21_17_a = getelementptr [32 x float]* %conv_1_out_21_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1622 'getelementptr' 'conv_1_out_21_17_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1623 [2/2] (3.25ns)   --->   "%conv_1_out_21_17_l = load float* %conv_1_out_21_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1623 'load' 'conv_1_out_21_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1624 [1/1] (0.00ns)   --->   "%conv_1_out_19_17_a = getelementptr [32 x float]* %conv_1_out_19_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1624 'getelementptr' 'conv_1_out_19_17_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1625 [2/2] (3.25ns)   --->   "%conv_1_out_19_17_l = load float* %conv_1_out_19_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1625 'load' 'conv_1_out_19_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1626 [1/1] (0.00ns)   --->   "%conv_1_out_17_17_a = getelementptr [32 x float]* %conv_1_out_17_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1626 'getelementptr' 'conv_1_out_17_17_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1627 [2/2] (3.25ns)   --->   "%conv_1_out_17_17_l = load float* %conv_1_out_17_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1627 'load' 'conv_1_out_17_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1628 [1/1] (0.00ns)   --->   "%conv_1_out_15_17_a = getelementptr [32 x float]* %conv_1_out_15_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1628 'getelementptr' 'conv_1_out_15_17_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1629 [2/2] (3.25ns)   --->   "%conv_1_out_15_17_l = load float* %conv_1_out_15_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1629 'load' 'conv_1_out_15_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1630 [1/1] (0.00ns)   --->   "%conv_1_out_13_17_a = getelementptr [32 x float]* %conv_1_out_13_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1630 'getelementptr' 'conv_1_out_13_17_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1631 [2/2] (3.25ns)   --->   "%conv_1_out_13_17_l = load float* %conv_1_out_13_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1631 'load' 'conv_1_out_13_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1632 [1/1] (0.00ns)   --->   "%conv_1_out_11_17_a = getelementptr [32 x float]* %conv_1_out_11_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1632 'getelementptr' 'conv_1_out_11_17_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1633 [2/2] (3.25ns)   --->   "%conv_1_out_11_17_l = load float* %conv_1_out_11_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1633 'load' 'conv_1_out_11_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1634 [1/1] (0.00ns)   --->   "%conv_1_out_9_17_ad = getelementptr [32 x float]* %conv_1_out_9_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1634 'getelementptr' 'conv_1_out_9_17_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1635 [2/2] (3.25ns)   --->   "%conv_1_out_9_17_lo = load float* %conv_1_out_9_17_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1635 'load' 'conv_1_out_9_17_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1636 [1/1] (0.00ns)   --->   "%conv_1_out_7_17_ad = getelementptr [32 x float]* %conv_1_out_7_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1636 'getelementptr' 'conv_1_out_7_17_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1637 [2/2] (3.25ns)   --->   "%conv_1_out_7_17_lo = load float* %conv_1_out_7_17_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1637 'load' 'conv_1_out_7_17_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1638 [1/1] (0.00ns)   --->   "%conv_1_out_5_17_ad = getelementptr [32 x float]* %conv_1_out_5_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1638 'getelementptr' 'conv_1_out_5_17_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1639 [2/2] (3.25ns)   --->   "%conv_1_out_5_17_lo = load float* %conv_1_out_5_17_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1639 'load' 'conv_1_out_5_17_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1640 [1/1] (0.00ns)   --->   "%conv_1_out_3_17_ad = getelementptr [32 x float]* %conv_1_out_3_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1640 'getelementptr' 'conv_1_out_3_17_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1641 [2/2] (3.25ns)   --->   "%conv_1_out_3_17_lo = load float* %conv_1_out_3_17_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1641 'load' 'conv_1_out_3_17_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1642 [1/1] (0.00ns)   --->   "%conv_1_out_1_17_ad = getelementptr [32 x float]* %conv_1_out_1_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1642 'getelementptr' 'conv_1_out_1_17_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1643 [2/2] (3.25ns)   --->   "%conv_1_out_1_17_lo = load float* %conv_1_out_1_17_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1643 'load' 'conv_1_out_1_17_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1644 [1/1] (0.00ns)   --->   "%conv_1_out_25_17_a = getelementptr [32 x float]* %conv_1_out_25_17, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1644 'getelementptr' 'conv_1_out_25_17_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1645 [2/2] (3.25ns)   --->   "%conv_1_out_25_17_l = load float* %conv_1_out_25_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1645 'load' 'conv_1_out_25_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1646 [1/1] (0.00ns)   --->   "%conv_1_out_22_18_a = getelementptr [32 x float]* %conv_1_out_22_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1646 'getelementptr' 'conv_1_out_22_18_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1647 [2/2] (3.25ns)   --->   "%conv_1_out_22_18_l = load float* %conv_1_out_22_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1647 'load' 'conv_1_out_22_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1648 [1/1] (0.00ns)   --->   "%conv_1_out_20_18_a = getelementptr [32 x float]* %conv_1_out_20_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1648 'getelementptr' 'conv_1_out_20_18_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1649 [2/2] (3.25ns)   --->   "%conv_1_out_20_18_l = load float* %conv_1_out_20_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1649 'load' 'conv_1_out_20_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1650 [1/1] (0.00ns)   --->   "%conv_1_out_18_18_a = getelementptr [32 x float]* %conv_1_out_18_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1650 'getelementptr' 'conv_1_out_18_18_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1651 [2/2] (3.25ns)   --->   "%conv_1_out_18_18_l = load float* %conv_1_out_18_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1651 'load' 'conv_1_out_18_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1652 [1/1] (0.00ns)   --->   "%conv_1_out_16_18_a = getelementptr [32 x float]* %conv_1_out_16_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1652 'getelementptr' 'conv_1_out_16_18_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1653 [2/2] (3.25ns)   --->   "%conv_1_out_16_18_l = load float* %conv_1_out_16_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1653 'load' 'conv_1_out_16_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1654 [1/1] (0.00ns)   --->   "%conv_1_out_14_18_a = getelementptr [32 x float]* %conv_1_out_14_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1654 'getelementptr' 'conv_1_out_14_18_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1655 [2/2] (3.25ns)   --->   "%conv_1_out_14_18_l = load float* %conv_1_out_14_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1655 'load' 'conv_1_out_14_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1656 [1/1] (0.00ns)   --->   "%conv_1_out_12_18_a = getelementptr [32 x float]* %conv_1_out_12_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1656 'getelementptr' 'conv_1_out_12_18_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1657 [2/2] (3.25ns)   --->   "%conv_1_out_12_18_l = load float* %conv_1_out_12_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1657 'load' 'conv_1_out_12_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1658 [1/1] (0.00ns)   --->   "%conv_1_out_10_18_a = getelementptr [32 x float]* %conv_1_out_10_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1658 'getelementptr' 'conv_1_out_10_18_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1659 [2/2] (3.25ns)   --->   "%conv_1_out_10_18_l = load float* %conv_1_out_10_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1659 'load' 'conv_1_out_10_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1660 [1/1] (0.00ns)   --->   "%conv_1_out_8_18_ad = getelementptr [32 x float]* %conv_1_out_8_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1660 'getelementptr' 'conv_1_out_8_18_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1661 [2/2] (3.25ns)   --->   "%conv_1_out_8_18_lo = load float* %conv_1_out_8_18_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1661 'load' 'conv_1_out_8_18_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1662 [1/1] (0.00ns)   --->   "%conv_1_out_6_18_ad = getelementptr [32 x float]* %conv_1_out_6_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1662 'getelementptr' 'conv_1_out_6_18_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1663 [2/2] (3.25ns)   --->   "%conv_1_out_6_18_lo = load float* %conv_1_out_6_18_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1663 'load' 'conv_1_out_6_18_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1664 [1/1] (0.00ns)   --->   "%conv_1_out_4_18_ad = getelementptr [32 x float]* %conv_1_out_4_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1664 'getelementptr' 'conv_1_out_4_18_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1665 [2/2] (3.25ns)   --->   "%conv_1_out_4_18_lo = load float* %conv_1_out_4_18_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1665 'load' 'conv_1_out_4_18_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1666 [1/1] (0.00ns)   --->   "%conv_1_out_2_18_ad = getelementptr [32 x float]* %conv_1_out_2_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1666 'getelementptr' 'conv_1_out_2_18_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1667 [2/2] (3.25ns)   --->   "%conv_1_out_2_18_lo = load float* %conv_1_out_2_18_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1667 'load' 'conv_1_out_2_18_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1668 [1/1] (0.00ns)   --->   "%conv_1_out_0_18_ad = getelementptr [32 x float]* %conv_1_out_0_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1668 'getelementptr' 'conv_1_out_0_18_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1669 [2/2] (3.25ns)   --->   "%conv_1_out_0_18_lo = load float* %conv_1_out_0_18_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1669 'load' 'conv_1_out_0_18_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1670 [1/1] (0.00ns)   --->   "%conv_1_out_24_18_a = getelementptr [32 x float]* %conv_1_out_24_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1670 'getelementptr' 'conv_1_out_24_18_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1671 [2/2] (3.25ns)   --->   "%conv_1_out_24_18_l = load float* %conv_1_out_24_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1671 'load' 'conv_1_out_24_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1672 [1/1] (0.00ns)   --->   "%conv_1_out_22_19_a = getelementptr [32 x float]* %conv_1_out_22_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1672 'getelementptr' 'conv_1_out_22_19_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1673 [2/2] (3.25ns)   --->   "%conv_1_out_22_19_l = load float* %conv_1_out_22_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1673 'load' 'conv_1_out_22_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1674 [1/1] (0.00ns)   --->   "%conv_1_out_20_19_a = getelementptr [32 x float]* %conv_1_out_20_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1674 'getelementptr' 'conv_1_out_20_19_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1675 [2/2] (3.25ns)   --->   "%conv_1_out_20_19_l = load float* %conv_1_out_20_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1675 'load' 'conv_1_out_20_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1676 [1/1] (0.00ns)   --->   "%conv_1_out_18_19_a = getelementptr [32 x float]* %conv_1_out_18_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1676 'getelementptr' 'conv_1_out_18_19_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1677 [2/2] (3.25ns)   --->   "%conv_1_out_18_19_l = load float* %conv_1_out_18_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1677 'load' 'conv_1_out_18_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1678 [1/1] (0.00ns)   --->   "%conv_1_out_16_19_a = getelementptr [32 x float]* %conv_1_out_16_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1678 'getelementptr' 'conv_1_out_16_19_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1679 [2/2] (3.25ns)   --->   "%conv_1_out_16_19_l = load float* %conv_1_out_16_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1679 'load' 'conv_1_out_16_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1680 [1/1] (0.00ns)   --->   "%conv_1_out_14_19_a = getelementptr [32 x float]* %conv_1_out_14_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1680 'getelementptr' 'conv_1_out_14_19_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1681 [2/2] (3.25ns)   --->   "%conv_1_out_14_19_l = load float* %conv_1_out_14_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1681 'load' 'conv_1_out_14_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1682 [1/1] (0.00ns)   --->   "%conv_1_out_12_19_a = getelementptr [32 x float]* %conv_1_out_12_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1682 'getelementptr' 'conv_1_out_12_19_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1683 [2/2] (3.25ns)   --->   "%conv_1_out_12_19_l = load float* %conv_1_out_12_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1683 'load' 'conv_1_out_12_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1684 [1/1] (0.00ns)   --->   "%conv_1_out_10_19_a = getelementptr [32 x float]* %conv_1_out_10_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1684 'getelementptr' 'conv_1_out_10_19_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1685 [2/2] (3.25ns)   --->   "%conv_1_out_10_19_l = load float* %conv_1_out_10_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1685 'load' 'conv_1_out_10_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1686 [1/1] (0.00ns)   --->   "%conv_1_out_8_19_ad = getelementptr [32 x float]* %conv_1_out_8_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1686 'getelementptr' 'conv_1_out_8_19_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1687 [2/2] (3.25ns)   --->   "%conv_1_out_8_19_lo = load float* %conv_1_out_8_19_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1687 'load' 'conv_1_out_8_19_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1688 [1/1] (0.00ns)   --->   "%conv_1_out_6_19_ad = getelementptr [32 x float]* %conv_1_out_6_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1688 'getelementptr' 'conv_1_out_6_19_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1689 [2/2] (3.25ns)   --->   "%conv_1_out_6_19_lo = load float* %conv_1_out_6_19_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1689 'load' 'conv_1_out_6_19_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1690 [1/1] (0.00ns)   --->   "%conv_1_out_4_19_ad = getelementptr [32 x float]* %conv_1_out_4_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1690 'getelementptr' 'conv_1_out_4_19_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1691 [2/2] (3.25ns)   --->   "%conv_1_out_4_19_lo = load float* %conv_1_out_4_19_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1691 'load' 'conv_1_out_4_19_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1692 [1/1] (0.00ns)   --->   "%conv_1_out_2_19_ad = getelementptr [32 x float]* %conv_1_out_2_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1692 'getelementptr' 'conv_1_out_2_19_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1693 [2/2] (3.25ns)   --->   "%conv_1_out_2_19_lo = load float* %conv_1_out_2_19_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1693 'load' 'conv_1_out_2_19_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1694 [1/1] (0.00ns)   --->   "%conv_1_out_0_19_ad = getelementptr [32 x float]* %conv_1_out_0_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1694 'getelementptr' 'conv_1_out_0_19_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1695 [2/2] (3.25ns)   --->   "%conv_1_out_0_19_lo = load float* %conv_1_out_0_19_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1695 'load' 'conv_1_out_0_19_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1696 [1/1] (0.00ns)   --->   "%conv_1_out_24_19_a = getelementptr [32 x float]* %conv_1_out_24_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1696 'getelementptr' 'conv_1_out_24_19_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1697 [2/2] (3.25ns)   --->   "%conv_1_out_24_19_l = load float* %conv_1_out_24_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1697 'load' 'conv_1_out_24_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1698 [1/1] (0.00ns)   --->   "%conv_1_out_23_18_a = getelementptr [32 x float]* %conv_1_out_23_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1698 'getelementptr' 'conv_1_out_23_18_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1699 [2/2] (3.25ns)   --->   "%conv_1_out_23_18_l = load float* %conv_1_out_23_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1699 'load' 'conv_1_out_23_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1700 [1/1] (0.00ns)   --->   "%conv_1_out_21_18_a = getelementptr [32 x float]* %conv_1_out_21_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1700 'getelementptr' 'conv_1_out_21_18_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1701 [2/2] (3.25ns)   --->   "%conv_1_out_21_18_l = load float* %conv_1_out_21_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1701 'load' 'conv_1_out_21_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1702 [1/1] (0.00ns)   --->   "%conv_1_out_19_18_a = getelementptr [32 x float]* %conv_1_out_19_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1702 'getelementptr' 'conv_1_out_19_18_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1703 [2/2] (3.25ns)   --->   "%conv_1_out_19_18_l = load float* %conv_1_out_19_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1703 'load' 'conv_1_out_19_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1704 [1/1] (0.00ns)   --->   "%conv_1_out_17_18_a = getelementptr [32 x float]* %conv_1_out_17_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1704 'getelementptr' 'conv_1_out_17_18_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1705 [2/2] (3.25ns)   --->   "%conv_1_out_17_18_l = load float* %conv_1_out_17_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1705 'load' 'conv_1_out_17_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1706 [1/1] (0.00ns)   --->   "%conv_1_out_15_18_a = getelementptr [32 x float]* %conv_1_out_15_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1706 'getelementptr' 'conv_1_out_15_18_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1707 [2/2] (3.25ns)   --->   "%conv_1_out_15_18_l = load float* %conv_1_out_15_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1707 'load' 'conv_1_out_15_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1708 [1/1] (0.00ns)   --->   "%conv_1_out_13_18_a = getelementptr [32 x float]* %conv_1_out_13_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1708 'getelementptr' 'conv_1_out_13_18_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1709 [2/2] (3.25ns)   --->   "%conv_1_out_13_18_l = load float* %conv_1_out_13_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1709 'load' 'conv_1_out_13_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1710 [1/1] (0.00ns)   --->   "%conv_1_out_11_18_a = getelementptr [32 x float]* %conv_1_out_11_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1710 'getelementptr' 'conv_1_out_11_18_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1711 [2/2] (3.25ns)   --->   "%conv_1_out_11_18_l = load float* %conv_1_out_11_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1711 'load' 'conv_1_out_11_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1712 [1/1] (0.00ns)   --->   "%conv_1_out_9_18_ad = getelementptr [32 x float]* %conv_1_out_9_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1712 'getelementptr' 'conv_1_out_9_18_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1713 [2/2] (3.25ns)   --->   "%conv_1_out_9_18_lo = load float* %conv_1_out_9_18_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1713 'load' 'conv_1_out_9_18_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1714 [1/1] (0.00ns)   --->   "%conv_1_out_7_18_ad = getelementptr [32 x float]* %conv_1_out_7_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1714 'getelementptr' 'conv_1_out_7_18_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1715 [2/2] (3.25ns)   --->   "%conv_1_out_7_18_lo = load float* %conv_1_out_7_18_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1715 'load' 'conv_1_out_7_18_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1716 [1/1] (0.00ns)   --->   "%conv_1_out_5_18_ad = getelementptr [32 x float]* %conv_1_out_5_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1716 'getelementptr' 'conv_1_out_5_18_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1717 [2/2] (3.25ns)   --->   "%conv_1_out_5_18_lo = load float* %conv_1_out_5_18_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1717 'load' 'conv_1_out_5_18_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1718 [1/1] (0.00ns)   --->   "%conv_1_out_3_18_ad = getelementptr [32 x float]* %conv_1_out_3_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1718 'getelementptr' 'conv_1_out_3_18_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1719 [2/2] (3.25ns)   --->   "%conv_1_out_3_18_lo = load float* %conv_1_out_3_18_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1719 'load' 'conv_1_out_3_18_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1720 [1/1] (0.00ns)   --->   "%conv_1_out_1_18_ad = getelementptr [32 x float]* %conv_1_out_1_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1720 'getelementptr' 'conv_1_out_1_18_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1721 [2/2] (3.25ns)   --->   "%conv_1_out_1_18_lo = load float* %conv_1_out_1_18_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1721 'load' 'conv_1_out_1_18_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1722 [1/1] (0.00ns)   --->   "%conv_1_out_25_18_a = getelementptr [32 x float]* %conv_1_out_25_18, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1722 'getelementptr' 'conv_1_out_25_18_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1723 [2/2] (3.25ns)   --->   "%conv_1_out_25_18_l = load float* %conv_1_out_25_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1723 'load' 'conv_1_out_25_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1724 [1/1] (0.00ns)   --->   "%conv_1_out_23_19_a = getelementptr [32 x float]* %conv_1_out_23_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1724 'getelementptr' 'conv_1_out_23_19_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1725 [2/2] (3.25ns)   --->   "%conv_1_out_23_19_l = load float* %conv_1_out_23_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1725 'load' 'conv_1_out_23_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1726 [1/1] (0.00ns)   --->   "%conv_1_out_21_19_a = getelementptr [32 x float]* %conv_1_out_21_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1726 'getelementptr' 'conv_1_out_21_19_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1727 [2/2] (3.25ns)   --->   "%conv_1_out_21_19_l = load float* %conv_1_out_21_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1727 'load' 'conv_1_out_21_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1728 [1/1] (0.00ns)   --->   "%conv_1_out_19_19_a = getelementptr [32 x float]* %conv_1_out_19_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1728 'getelementptr' 'conv_1_out_19_19_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1729 [2/2] (3.25ns)   --->   "%conv_1_out_19_19_l = load float* %conv_1_out_19_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1729 'load' 'conv_1_out_19_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1730 [1/1] (0.00ns)   --->   "%conv_1_out_17_19_a = getelementptr [32 x float]* %conv_1_out_17_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1730 'getelementptr' 'conv_1_out_17_19_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1731 [2/2] (3.25ns)   --->   "%conv_1_out_17_19_l = load float* %conv_1_out_17_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1731 'load' 'conv_1_out_17_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1732 [1/1] (0.00ns)   --->   "%conv_1_out_15_19_a = getelementptr [32 x float]* %conv_1_out_15_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1732 'getelementptr' 'conv_1_out_15_19_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1733 [2/2] (3.25ns)   --->   "%conv_1_out_15_19_l = load float* %conv_1_out_15_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1733 'load' 'conv_1_out_15_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1734 [1/1] (0.00ns)   --->   "%conv_1_out_13_19_a = getelementptr [32 x float]* %conv_1_out_13_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1734 'getelementptr' 'conv_1_out_13_19_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1735 [2/2] (3.25ns)   --->   "%conv_1_out_13_19_l = load float* %conv_1_out_13_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1735 'load' 'conv_1_out_13_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1736 [1/1] (0.00ns)   --->   "%conv_1_out_11_19_a = getelementptr [32 x float]* %conv_1_out_11_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1736 'getelementptr' 'conv_1_out_11_19_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1737 [2/2] (3.25ns)   --->   "%conv_1_out_11_19_l = load float* %conv_1_out_11_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1737 'load' 'conv_1_out_11_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1738 [1/1] (0.00ns)   --->   "%conv_1_out_9_19_ad = getelementptr [32 x float]* %conv_1_out_9_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1738 'getelementptr' 'conv_1_out_9_19_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1739 [2/2] (3.25ns)   --->   "%conv_1_out_9_19_lo = load float* %conv_1_out_9_19_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1739 'load' 'conv_1_out_9_19_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1740 [1/1] (0.00ns)   --->   "%conv_1_out_7_19_ad = getelementptr [32 x float]* %conv_1_out_7_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1740 'getelementptr' 'conv_1_out_7_19_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1741 [2/2] (3.25ns)   --->   "%conv_1_out_7_19_lo = load float* %conv_1_out_7_19_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1741 'load' 'conv_1_out_7_19_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1742 [1/1] (0.00ns)   --->   "%conv_1_out_5_19_ad = getelementptr [32 x float]* %conv_1_out_5_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1742 'getelementptr' 'conv_1_out_5_19_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1743 [2/2] (3.25ns)   --->   "%conv_1_out_5_19_lo = load float* %conv_1_out_5_19_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1743 'load' 'conv_1_out_5_19_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1744 [1/1] (0.00ns)   --->   "%conv_1_out_3_19_ad = getelementptr [32 x float]* %conv_1_out_3_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1744 'getelementptr' 'conv_1_out_3_19_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1745 [2/2] (3.25ns)   --->   "%conv_1_out_3_19_lo = load float* %conv_1_out_3_19_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1745 'load' 'conv_1_out_3_19_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1746 [1/1] (0.00ns)   --->   "%conv_1_out_1_19_ad = getelementptr [32 x float]* %conv_1_out_1_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1746 'getelementptr' 'conv_1_out_1_19_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1747 [2/2] (3.25ns)   --->   "%conv_1_out_1_19_lo = load float* %conv_1_out_1_19_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1747 'load' 'conv_1_out_1_19_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1748 [1/1] (0.00ns)   --->   "%conv_1_out_25_19_a = getelementptr [32 x float]* %conv_1_out_25_19, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1748 'getelementptr' 'conv_1_out_25_19_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1749 [2/2] (3.25ns)   --->   "%conv_1_out_25_19_l = load float* %conv_1_out_25_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1749 'load' 'conv_1_out_25_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1750 [1/1] (0.00ns)   --->   "%conv_1_out_22_20_a = getelementptr [32 x float]* %conv_1_out_22_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1750 'getelementptr' 'conv_1_out_22_20_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1751 [2/2] (3.25ns)   --->   "%conv_1_out_22_20_l = load float* %conv_1_out_22_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1751 'load' 'conv_1_out_22_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1752 [1/1] (0.00ns)   --->   "%conv_1_out_20_20_a = getelementptr [32 x float]* %conv_1_out_20_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1752 'getelementptr' 'conv_1_out_20_20_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1753 [2/2] (3.25ns)   --->   "%conv_1_out_20_20_l = load float* %conv_1_out_20_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1753 'load' 'conv_1_out_20_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1754 [1/1] (0.00ns)   --->   "%conv_1_out_18_20_a = getelementptr [32 x float]* %conv_1_out_18_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1754 'getelementptr' 'conv_1_out_18_20_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1755 [2/2] (3.25ns)   --->   "%conv_1_out_18_20_l = load float* %conv_1_out_18_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1755 'load' 'conv_1_out_18_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1756 [1/1] (0.00ns)   --->   "%conv_1_out_16_20_a = getelementptr [32 x float]* %conv_1_out_16_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1756 'getelementptr' 'conv_1_out_16_20_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1757 [2/2] (3.25ns)   --->   "%conv_1_out_16_20_l = load float* %conv_1_out_16_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1757 'load' 'conv_1_out_16_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1758 [1/1] (0.00ns)   --->   "%conv_1_out_14_20_a = getelementptr [32 x float]* %conv_1_out_14_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1758 'getelementptr' 'conv_1_out_14_20_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1759 [2/2] (3.25ns)   --->   "%conv_1_out_14_20_l = load float* %conv_1_out_14_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1759 'load' 'conv_1_out_14_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1760 [1/1] (0.00ns)   --->   "%conv_1_out_12_20_a = getelementptr [32 x float]* %conv_1_out_12_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1760 'getelementptr' 'conv_1_out_12_20_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1761 [2/2] (3.25ns)   --->   "%conv_1_out_12_20_l = load float* %conv_1_out_12_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1761 'load' 'conv_1_out_12_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1762 [1/1] (0.00ns)   --->   "%conv_1_out_10_20_a = getelementptr [32 x float]* %conv_1_out_10_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1762 'getelementptr' 'conv_1_out_10_20_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1763 [2/2] (3.25ns)   --->   "%conv_1_out_10_20_l = load float* %conv_1_out_10_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1763 'load' 'conv_1_out_10_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1764 [1/1] (0.00ns)   --->   "%conv_1_out_8_20_ad = getelementptr [32 x float]* %conv_1_out_8_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1764 'getelementptr' 'conv_1_out_8_20_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1765 [2/2] (3.25ns)   --->   "%conv_1_out_8_20_lo = load float* %conv_1_out_8_20_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1765 'load' 'conv_1_out_8_20_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1766 [1/1] (0.00ns)   --->   "%conv_1_out_6_20_ad = getelementptr [32 x float]* %conv_1_out_6_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1766 'getelementptr' 'conv_1_out_6_20_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1767 [2/2] (3.25ns)   --->   "%conv_1_out_6_20_lo = load float* %conv_1_out_6_20_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1767 'load' 'conv_1_out_6_20_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1768 [1/1] (0.00ns)   --->   "%conv_1_out_4_20_ad = getelementptr [32 x float]* %conv_1_out_4_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1768 'getelementptr' 'conv_1_out_4_20_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1769 [2/2] (3.25ns)   --->   "%conv_1_out_4_20_lo = load float* %conv_1_out_4_20_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1769 'load' 'conv_1_out_4_20_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1770 [1/1] (0.00ns)   --->   "%conv_1_out_2_20_ad = getelementptr [32 x float]* %conv_1_out_2_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1770 'getelementptr' 'conv_1_out_2_20_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1771 [2/2] (3.25ns)   --->   "%conv_1_out_2_20_lo = load float* %conv_1_out_2_20_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1771 'load' 'conv_1_out_2_20_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1772 [1/1] (0.00ns)   --->   "%conv_1_out_0_20_ad = getelementptr [32 x float]* %conv_1_out_0_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1772 'getelementptr' 'conv_1_out_0_20_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1773 [2/2] (3.25ns)   --->   "%conv_1_out_0_20_lo = load float* %conv_1_out_0_20_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1773 'load' 'conv_1_out_0_20_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1774 [1/1] (0.00ns)   --->   "%conv_1_out_24_20_a = getelementptr [32 x float]* %conv_1_out_24_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1774 'getelementptr' 'conv_1_out_24_20_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1775 [2/2] (3.25ns)   --->   "%conv_1_out_24_20_l = load float* %conv_1_out_24_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1775 'load' 'conv_1_out_24_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1776 [1/1] (0.00ns)   --->   "%conv_1_out_22_21_a = getelementptr [32 x float]* %conv_1_out_22_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1776 'getelementptr' 'conv_1_out_22_21_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1777 [2/2] (3.25ns)   --->   "%conv_1_out_22_21_l = load float* %conv_1_out_22_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1777 'load' 'conv_1_out_22_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1778 [1/1] (0.00ns)   --->   "%conv_1_out_20_21_a = getelementptr [32 x float]* %conv_1_out_20_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1778 'getelementptr' 'conv_1_out_20_21_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1779 [2/2] (3.25ns)   --->   "%conv_1_out_20_21_l = load float* %conv_1_out_20_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1779 'load' 'conv_1_out_20_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1780 [1/1] (0.00ns)   --->   "%conv_1_out_18_21_a = getelementptr [32 x float]* %conv_1_out_18_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1780 'getelementptr' 'conv_1_out_18_21_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1781 [2/2] (3.25ns)   --->   "%conv_1_out_18_21_l = load float* %conv_1_out_18_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1781 'load' 'conv_1_out_18_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1782 [1/1] (0.00ns)   --->   "%conv_1_out_16_21_a = getelementptr [32 x float]* %conv_1_out_16_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1782 'getelementptr' 'conv_1_out_16_21_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1783 [2/2] (3.25ns)   --->   "%conv_1_out_16_21_l = load float* %conv_1_out_16_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1783 'load' 'conv_1_out_16_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1784 [1/1] (0.00ns)   --->   "%conv_1_out_14_21_a = getelementptr [32 x float]* %conv_1_out_14_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1784 'getelementptr' 'conv_1_out_14_21_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1785 [2/2] (3.25ns)   --->   "%conv_1_out_14_21_l = load float* %conv_1_out_14_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1785 'load' 'conv_1_out_14_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1786 [1/1] (0.00ns)   --->   "%conv_1_out_12_21_a = getelementptr [32 x float]* %conv_1_out_12_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1786 'getelementptr' 'conv_1_out_12_21_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1787 [2/2] (3.25ns)   --->   "%conv_1_out_12_21_l = load float* %conv_1_out_12_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1787 'load' 'conv_1_out_12_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1788 [1/1] (0.00ns)   --->   "%conv_1_out_10_21_a = getelementptr [32 x float]* %conv_1_out_10_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1788 'getelementptr' 'conv_1_out_10_21_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1789 [2/2] (3.25ns)   --->   "%conv_1_out_10_21_l = load float* %conv_1_out_10_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1789 'load' 'conv_1_out_10_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1790 [1/1] (0.00ns)   --->   "%conv_1_out_8_21_ad = getelementptr [32 x float]* %conv_1_out_8_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1790 'getelementptr' 'conv_1_out_8_21_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1791 [2/2] (3.25ns)   --->   "%conv_1_out_8_21_lo = load float* %conv_1_out_8_21_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1791 'load' 'conv_1_out_8_21_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1792 [1/1] (0.00ns)   --->   "%conv_1_out_6_21_ad = getelementptr [32 x float]* %conv_1_out_6_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1792 'getelementptr' 'conv_1_out_6_21_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1793 [2/2] (3.25ns)   --->   "%conv_1_out_6_21_lo = load float* %conv_1_out_6_21_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1793 'load' 'conv_1_out_6_21_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1794 [1/1] (0.00ns)   --->   "%conv_1_out_4_21_ad = getelementptr [32 x float]* %conv_1_out_4_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1794 'getelementptr' 'conv_1_out_4_21_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1795 [2/2] (3.25ns)   --->   "%conv_1_out_4_21_lo = load float* %conv_1_out_4_21_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1795 'load' 'conv_1_out_4_21_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1796 [1/1] (0.00ns)   --->   "%conv_1_out_2_21_ad = getelementptr [32 x float]* %conv_1_out_2_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1796 'getelementptr' 'conv_1_out_2_21_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1797 [2/2] (3.25ns)   --->   "%conv_1_out_2_21_lo = load float* %conv_1_out_2_21_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1797 'load' 'conv_1_out_2_21_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1798 [1/1] (0.00ns)   --->   "%conv_1_out_0_21_ad = getelementptr [32 x float]* %conv_1_out_0_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1798 'getelementptr' 'conv_1_out_0_21_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1799 [2/2] (3.25ns)   --->   "%conv_1_out_0_21_lo = load float* %conv_1_out_0_21_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1799 'load' 'conv_1_out_0_21_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1800 [1/1] (0.00ns)   --->   "%conv_1_out_24_21_a = getelementptr [32 x float]* %conv_1_out_24_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1800 'getelementptr' 'conv_1_out_24_21_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1801 [2/2] (3.25ns)   --->   "%conv_1_out_24_21_l = load float* %conv_1_out_24_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1801 'load' 'conv_1_out_24_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1802 [1/1] (0.00ns)   --->   "%conv_1_out_23_20_a = getelementptr [32 x float]* %conv_1_out_23_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1802 'getelementptr' 'conv_1_out_23_20_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1803 [2/2] (3.25ns)   --->   "%conv_1_out_23_20_l = load float* %conv_1_out_23_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1803 'load' 'conv_1_out_23_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1804 [1/1] (0.00ns)   --->   "%conv_1_out_21_20_a = getelementptr [32 x float]* %conv_1_out_21_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1804 'getelementptr' 'conv_1_out_21_20_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1805 [2/2] (3.25ns)   --->   "%conv_1_out_21_20_l = load float* %conv_1_out_21_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1805 'load' 'conv_1_out_21_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1806 [1/1] (0.00ns)   --->   "%conv_1_out_19_20_a = getelementptr [32 x float]* %conv_1_out_19_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1806 'getelementptr' 'conv_1_out_19_20_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1807 [2/2] (3.25ns)   --->   "%conv_1_out_19_20_l = load float* %conv_1_out_19_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1807 'load' 'conv_1_out_19_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1808 [1/1] (0.00ns)   --->   "%conv_1_out_17_20_a = getelementptr [32 x float]* %conv_1_out_17_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1808 'getelementptr' 'conv_1_out_17_20_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1809 [2/2] (3.25ns)   --->   "%conv_1_out_17_20_l = load float* %conv_1_out_17_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1809 'load' 'conv_1_out_17_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1810 [1/1] (0.00ns)   --->   "%conv_1_out_15_20_a = getelementptr [32 x float]* %conv_1_out_15_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1810 'getelementptr' 'conv_1_out_15_20_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1811 [2/2] (3.25ns)   --->   "%conv_1_out_15_20_l = load float* %conv_1_out_15_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1811 'load' 'conv_1_out_15_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1812 [1/1] (0.00ns)   --->   "%conv_1_out_13_20_a = getelementptr [32 x float]* %conv_1_out_13_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1812 'getelementptr' 'conv_1_out_13_20_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1813 [2/2] (3.25ns)   --->   "%conv_1_out_13_20_l = load float* %conv_1_out_13_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1813 'load' 'conv_1_out_13_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1814 [1/1] (0.00ns)   --->   "%conv_1_out_11_20_a = getelementptr [32 x float]* %conv_1_out_11_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1814 'getelementptr' 'conv_1_out_11_20_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1815 [2/2] (3.25ns)   --->   "%conv_1_out_11_20_l = load float* %conv_1_out_11_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1815 'load' 'conv_1_out_11_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1816 [1/1] (0.00ns)   --->   "%conv_1_out_9_20_ad = getelementptr [32 x float]* %conv_1_out_9_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1816 'getelementptr' 'conv_1_out_9_20_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1817 [2/2] (3.25ns)   --->   "%conv_1_out_9_20_lo = load float* %conv_1_out_9_20_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1817 'load' 'conv_1_out_9_20_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1818 [1/1] (0.00ns)   --->   "%conv_1_out_7_20_ad = getelementptr [32 x float]* %conv_1_out_7_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1818 'getelementptr' 'conv_1_out_7_20_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1819 [2/2] (3.25ns)   --->   "%conv_1_out_7_20_lo = load float* %conv_1_out_7_20_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1819 'load' 'conv_1_out_7_20_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1820 [1/1] (0.00ns)   --->   "%conv_1_out_5_20_ad = getelementptr [32 x float]* %conv_1_out_5_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1820 'getelementptr' 'conv_1_out_5_20_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1821 [2/2] (3.25ns)   --->   "%conv_1_out_5_20_lo = load float* %conv_1_out_5_20_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1821 'load' 'conv_1_out_5_20_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1822 [1/1] (0.00ns)   --->   "%conv_1_out_3_20_ad = getelementptr [32 x float]* %conv_1_out_3_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1822 'getelementptr' 'conv_1_out_3_20_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1823 [2/2] (3.25ns)   --->   "%conv_1_out_3_20_lo = load float* %conv_1_out_3_20_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1823 'load' 'conv_1_out_3_20_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1824 [1/1] (0.00ns)   --->   "%conv_1_out_1_20_ad = getelementptr [32 x float]* %conv_1_out_1_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1824 'getelementptr' 'conv_1_out_1_20_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1825 [2/2] (3.25ns)   --->   "%conv_1_out_1_20_lo = load float* %conv_1_out_1_20_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1825 'load' 'conv_1_out_1_20_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1826 [1/1] (0.00ns)   --->   "%conv_1_out_25_20_a = getelementptr [32 x float]* %conv_1_out_25_20, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1826 'getelementptr' 'conv_1_out_25_20_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1827 [2/2] (3.25ns)   --->   "%conv_1_out_25_20_l = load float* %conv_1_out_25_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1827 'load' 'conv_1_out_25_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1828 [1/1] (0.00ns)   --->   "%conv_1_out_23_21_a = getelementptr [32 x float]* %conv_1_out_23_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1828 'getelementptr' 'conv_1_out_23_21_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1829 [2/2] (3.25ns)   --->   "%conv_1_out_23_21_l = load float* %conv_1_out_23_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1829 'load' 'conv_1_out_23_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1830 [1/1] (0.00ns)   --->   "%conv_1_out_21_21_a = getelementptr [32 x float]* %conv_1_out_21_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1830 'getelementptr' 'conv_1_out_21_21_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1831 [2/2] (3.25ns)   --->   "%conv_1_out_21_21_l = load float* %conv_1_out_21_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1831 'load' 'conv_1_out_21_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1832 [1/1] (0.00ns)   --->   "%conv_1_out_19_21_a = getelementptr [32 x float]* %conv_1_out_19_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1832 'getelementptr' 'conv_1_out_19_21_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1833 [2/2] (3.25ns)   --->   "%conv_1_out_19_21_l = load float* %conv_1_out_19_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1833 'load' 'conv_1_out_19_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1834 [1/1] (0.00ns)   --->   "%conv_1_out_17_21_a = getelementptr [32 x float]* %conv_1_out_17_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1834 'getelementptr' 'conv_1_out_17_21_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1835 [2/2] (3.25ns)   --->   "%conv_1_out_17_21_l = load float* %conv_1_out_17_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1835 'load' 'conv_1_out_17_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1836 [1/1] (0.00ns)   --->   "%conv_1_out_15_21_a = getelementptr [32 x float]* %conv_1_out_15_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1836 'getelementptr' 'conv_1_out_15_21_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1837 [2/2] (3.25ns)   --->   "%conv_1_out_15_21_l = load float* %conv_1_out_15_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1837 'load' 'conv_1_out_15_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1838 [1/1] (0.00ns)   --->   "%conv_1_out_13_21_a = getelementptr [32 x float]* %conv_1_out_13_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1838 'getelementptr' 'conv_1_out_13_21_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1839 [2/2] (3.25ns)   --->   "%conv_1_out_13_21_l = load float* %conv_1_out_13_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1839 'load' 'conv_1_out_13_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1840 [1/1] (0.00ns)   --->   "%conv_1_out_11_21_a = getelementptr [32 x float]* %conv_1_out_11_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1840 'getelementptr' 'conv_1_out_11_21_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1841 [2/2] (3.25ns)   --->   "%conv_1_out_11_21_l = load float* %conv_1_out_11_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1841 'load' 'conv_1_out_11_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1842 [1/1] (0.00ns)   --->   "%conv_1_out_9_21_ad = getelementptr [32 x float]* %conv_1_out_9_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1842 'getelementptr' 'conv_1_out_9_21_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1843 [2/2] (3.25ns)   --->   "%conv_1_out_9_21_lo = load float* %conv_1_out_9_21_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1843 'load' 'conv_1_out_9_21_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1844 [1/1] (0.00ns)   --->   "%conv_1_out_7_21_ad = getelementptr [32 x float]* %conv_1_out_7_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1844 'getelementptr' 'conv_1_out_7_21_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1845 [2/2] (3.25ns)   --->   "%conv_1_out_7_21_lo = load float* %conv_1_out_7_21_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1845 'load' 'conv_1_out_7_21_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1846 [1/1] (0.00ns)   --->   "%conv_1_out_5_21_ad = getelementptr [32 x float]* %conv_1_out_5_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1846 'getelementptr' 'conv_1_out_5_21_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1847 [2/2] (3.25ns)   --->   "%conv_1_out_5_21_lo = load float* %conv_1_out_5_21_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1847 'load' 'conv_1_out_5_21_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1848 [1/1] (0.00ns)   --->   "%conv_1_out_3_21_ad = getelementptr [32 x float]* %conv_1_out_3_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1848 'getelementptr' 'conv_1_out_3_21_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1849 [2/2] (3.25ns)   --->   "%conv_1_out_3_21_lo = load float* %conv_1_out_3_21_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1849 'load' 'conv_1_out_3_21_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1850 [1/1] (0.00ns)   --->   "%conv_1_out_1_21_ad = getelementptr [32 x float]* %conv_1_out_1_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1850 'getelementptr' 'conv_1_out_1_21_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1851 [2/2] (3.25ns)   --->   "%conv_1_out_1_21_lo = load float* %conv_1_out_1_21_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1851 'load' 'conv_1_out_1_21_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1852 [1/1] (0.00ns)   --->   "%conv_1_out_25_21_a = getelementptr [32 x float]* %conv_1_out_25_21, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1852 'getelementptr' 'conv_1_out_25_21_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1853 [2/2] (3.25ns)   --->   "%conv_1_out_25_21_l = load float* %conv_1_out_25_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1853 'load' 'conv_1_out_25_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1854 [1/1] (0.00ns)   --->   "%conv_1_out_22_22_a = getelementptr [32 x float]* %conv_1_out_22_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1854 'getelementptr' 'conv_1_out_22_22_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1855 [2/2] (3.25ns)   --->   "%conv_1_out_22_22_l = load float* %conv_1_out_22_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1855 'load' 'conv_1_out_22_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1856 [1/1] (0.00ns)   --->   "%conv_1_out_20_22_a = getelementptr [32 x float]* %conv_1_out_20_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1856 'getelementptr' 'conv_1_out_20_22_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1857 [2/2] (3.25ns)   --->   "%conv_1_out_20_22_l = load float* %conv_1_out_20_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1857 'load' 'conv_1_out_20_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1858 [1/1] (0.00ns)   --->   "%conv_1_out_18_22_a = getelementptr [32 x float]* %conv_1_out_18_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1858 'getelementptr' 'conv_1_out_18_22_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1859 [2/2] (3.25ns)   --->   "%conv_1_out_18_22_l = load float* %conv_1_out_18_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1859 'load' 'conv_1_out_18_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1860 [1/1] (0.00ns)   --->   "%conv_1_out_16_22_a = getelementptr [32 x float]* %conv_1_out_16_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1860 'getelementptr' 'conv_1_out_16_22_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1861 [2/2] (3.25ns)   --->   "%conv_1_out_16_22_l = load float* %conv_1_out_16_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1861 'load' 'conv_1_out_16_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1862 [1/1] (0.00ns)   --->   "%conv_1_out_14_22_a = getelementptr [32 x float]* %conv_1_out_14_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1862 'getelementptr' 'conv_1_out_14_22_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1863 [2/2] (3.25ns)   --->   "%conv_1_out_14_22_l = load float* %conv_1_out_14_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1863 'load' 'conv_1_out_14_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1864 [1/1] (0.00ns)   --->   "%conv_1_out_12_22_a = getelementptr [32 x float]* %conv_1_out_12_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1864 'getelementptr' 'conv_1_out_12_22_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1865 [2/2] (3.25ns)   --->   "%conv_1_out_12_22_l = load float* %conv_1_out_12_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1865 'load' 'conv_1_out_12_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1866 [1/1] (0.00ns)   --->   "%conv_1_out_10_22_a = getelementptr [32 x float]* %conv_1_out_10_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1866 'getelementptr' 'conv_1_out_10_22_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1867 [2/2] (3.25ns)   --->   "%conv_1_out_10_22_l = load float* %conv_1_out_10_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1867 'load' 'conv_1_out_10_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1868 [1/1] (0.00ns)   --->   "%conv_1_out_8_22_ad = getelementptr [32 x float]* %conv_1_out_8_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1868 'getelementptr' 'conv_1_out_8_22_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1869 [2/2] (3.25ns)   --->   "%conv_1_out_8_22_lo = load float* %conv_1_out_8_22_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1869 'load' 'conv_1_out_8_22_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1870 [1/1] (0.00ns)   --->   "%conv_1_out_6_22_ad = getelementptr [32 x float]* %conv_1_out_6_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1870 'getelementptr' 'conv_1_out_6_22_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1871 [2/2] (3.25ns)   --->   "%conv_1_out_6_22_lo = load float* %conv_1_out_6_22_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1871 'load' 'conv_1_out_6_22_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1872 [1/1] (0.00ns)   --->   "%conv_1_out_4_22_ad = getelementptr [32 x float]* %conv_1_out_4_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1872 'getelementptr' 'conv_1_out_4_22_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1873 [2/2] (3.25ns)   --->   "%conv_1_out_4_22_lo = load float* %conv_1_out_4_22_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1873 'load' 'conv_1_out_4_22_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1874 [1/1] (0.00ns)   --->   "%conv_1_out_2_22_ad = getelementptr [32 x float]* %conv_1_out_2_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1874 'getelementptr' 'conv_1_out_2_22_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1875 [2/2] (3.25ns)   --->   "%conv_1_out_2_22_lo = load float* %conv_1_out_2_22_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1875 'load' 'conv_1_out_2_22_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1876 [1/1] (0.00ns)   --->   "%conv_1_out_0_22_ad = getelementptr [32 x float]* %conv_1_out_0_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1876 'getelementptr' 'conv_1_out_0_22_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1877 [2/2] (3.25ns)   --->   "%conv_1_out_0_22_lo = load float* %conv_1_out_0_22_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1877 'load' 'conv_1_out_0_22_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1878 [1/1] (0.00ns)   --->   "%conv_1_out_24_22_a = getelementptr [32 x float]* %conv_1_out_24_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1878 'getelementptr' 'conv_1_out_24_22_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1879 [2/2] (3.25ns)   --->   "%conv_1_out_24_22_l = load float* %conv_1_out_24_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1879 'load' 'conv_1_out_24_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1880 [1/1] (0.00ns)   --->   "%conv_1_out_22_23_a = getelementptr [32 x float]* %conv_1_out_22_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1880 'getelementptr' 'conv_1_out_22_23_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1881 [2/2] (3.25ns)   --->   "%conv_1_out_22_23_l = load float* %conv_1_out_22_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1881 'load' 'conv_1_out_22_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1882 [1/1] (0.00ns)   --->   "%conv_1_out_20_23_a = getelementptr [32 x float]* %conv_1_out_20_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1882 'getelementptr' 'conv_1_out_20_23_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1883 [2/2] (3.25ns)   --->   "%conv_1_out_20_23_l = load float* %conv_1_out_20_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1883 'load' 'conv_1_out_20_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1884 [1/1] (0.00ns)   --->   "%conv_1_out_18_23_a = getelementptr [32 x float]* %conv_1_out_18_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1884 'getelementptr' 'conv_1_out_18_23_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1885 [2/2] (3.25ns)   --->   "%conv_1_out_18_23_l = load float* %conv_1_out_18_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1885 'load' 'conv_1_out_18_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1886 [1/1] (0.00ns)   --->   "%conv_1_out_16_23_a = getelementptr [32 x float]* %conv_1_out_16_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1886 'getelementptr' 'conv_1_out_16_23_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1887 [2/2] (3.25ns)   --->   "%conv_1_out_16_23_l = load float* %conv_1_out_16_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1887 'load' 'conv_1_out_16_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1888 [1/1] (0.00ns)   --->   "%conv_1_out_14_23_a = getelementptr [32 x float]* %conv_1_out_14_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1888 'getelementptr' 'conv_1_out_14_23_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1889 [2/2] (3.25ns)   --->   "%conv_1_out_14_23_l = load float* %conv_1_out_14_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1889 'load' 'conv_1_out_14_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1890 [1/1] (0.00ns)   --->   "%conv_1_out_12_23_a = getelementptr [32 x float]* %conv_1_out_12_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1890 'getelementptr' 'conv_1_out_12_23_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1891 [2/2] (3.25ns)   --->   "%conv_1_out_12_23_l = load float* %conv_1_out_12_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1891 'load' 'conv_1_out_12_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1892 [1/1] (0.00ns)   --->   "%conv_1_out_10_23_a = getelementptr [32 x float]* %conv_1_out_10_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1892 'getelementptr' 'conv_1_out_10_23_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1893 [2/2] (3.25ns)   --->   "%conv_1_out_10_23_l = load float* %conv_1_out_10_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1893 'load' 'conv_1_out_10_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1894 [1/1] (0.00ns)   --->   "%conv_1_out_8_23_ad = getelementptr [32 x float]* %conv_1_out_8_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1894 'getelementptr' 'conv_1_out_8_23_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1895 [2/2] (3.25ns)   --->   "%conv_1_out_8_23_lo = load float* %conv_1_out_8_23_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1895 'load' 'conv_1_out_8_23_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1896 [1/1] (0.00ns)   --->   "%conv_1_out_6_23_ad = getelementptr [32 x float]* %conv_1_out_6_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1896 'getelementptr' 'conv_1_out_6_23_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1897 [2/2] (3.25ns)   --->   "%conv_1_out_6_23_lo = load float* %conv_1_out_6_23_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1897 'load' 'conv_1_out_6_23_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1898 [1/1] (0.00ns)   --->   "%conv_1_out_4_23_ad = getelementptr [32 x float]* %conv_1_out_4_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1898 'getelementptr' 'conv_1_out_4_23_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1899 [2/2] (3.25ns)   --->   "%conv_1_out_4_23_lo = load float* %conv_1_out_4_23_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1899 'load' 'conv_1_out_4_23_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1900 [1/1] (0.00ns)   --->   "%conv_1_out_2_23_ad = getelementptr [32 x float]* %conv_1_out_2_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1900 'getelementptr' 'conv_1_out_2_23_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1901 [2/2] (3.25ns)   --->   "%conv_1_out_2_23_lo = load float* %conv_1_out_2_23_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1901 'load' 'conv_1_out_2_23_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1902 [1/1] (0.00ns)   --->   "%conv_1_out_0_23_ad = getelementptr [32 x float]* %conv_1_out_0_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1902 'getelementptr' 'conv_1_out_0_23_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1903 [2/2] (3.25ns)   --->   "%conv_1_out_0_23_lo = load float* %conv_1_out_0_23_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1903 'load' 'conv_1_out_0_23_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1904 [1/1] (0.00ns)   --->   "%conv_1_out_24_23_a = getelementptr [32 x float]* %conv_1_out_24_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1904 'getelementptr' 'conv_1_out_24_23_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1905 [2/2] (3.25ns)   --->   "%conv_1_out_24_23_l = load float* %conv_1_out_24_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1905 'load' 'conv_1_out_24_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1906 [1/1] (0.00ns)   --->   "%conv_1_out_23_22_a = getelementptr [32 x float]* %conv_1_out_23_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1906 'getelementptr' 'conv_1_out_23_22_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1907 [2/2] (3.25ns)   --->   "%conv_1_out_23_22_l = load float* %conv_1_out_23_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1907 'load' 'conv_1_out_23_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1908 [1/1] (0.00ns)   --->   "%conv_1_out_21_22_a = getelementptr [32 x float]* %conv_1_out_21_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1908 'getelementptr' 'conv_1_out_21_22_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1909 [2/2] (3.25ns)   --->   "%conv_1_out_21_22_l = load float* %conv_1_out_21_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1909 'load' 'conv_1_out_21_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1910 [1/1] (0.00ns)   --->   "%conv_1_out_19_22_a = getelementptr [32 x float]* %conv_1_out_19_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1910 'getelementptr' 'conv_1_out_19_22_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1911 [2/2] (3.25ns)   --->   "%conv_1_out_19_22_l = load float* %conv_1_out_19_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1911 'load' 'conv_1_out_19_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1912 [1/1] (0.00ns)   --->   "%conv_1_out_17_22_a = getelementptr [32 x float]* %conv_1_out_17_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1912 'getelementptr' 'conv_1_out_17_22_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1913 [2/2] (3.25ns)   --->   "%conv_1_out_17_22_l = load float* %conv_1_out_17_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1913 'load' 'conv_1_out_17_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1914 [1/1] (0.00ns)   --->   "%conv_1_out_15_22_a = getelementptr [32 x float]* %conv_1_out_15_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1914 'getelementptr' 'conv_1_out_15_22_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1915 [2/2] (3.25ns)   --->   "%conv_1_out_15_22_l = load float* %conv_1_out_15_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1915 'load' 'conv_1_out_15_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1916 [1/1] (0.00ns)   --->   "%conv_1_out_13_22_a = getelementptr [32 x float]* %conv_1_out_13_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1916 'getelementptr' 'conv_1_out_13_22_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1917 [2/2] (3.25ns)   --->   "%conv_1_out_13_22_l = load float* %conv_1_out_13_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1917 'load' 'conv_1_out_13_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1918 [1/1] (0.00ns)   --->   "%conv_1_out_11_22_a = getelementptr [32 x float]* %conv_1_out_11_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1918 'getelementptr' 'conv_1_out_11_22_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1919 [2/2] (3.25ns)   --->   "%conv_1_out_11_22_l = load float* %conv_1_out_11_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1919 'load' 'conv_1_out_11_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1920 [1/1] (0.00ns)   --->   "%conv_1_out_9_22_ad = getelementptr [32 x float]* %conv_1_out_9_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1920 'getelementptr' 'conv_1_out_9_22_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1921 [2/2] (3.25ns)   --->   "%conv_1_out_9_22_lo = load float* %conv_1_out_9_22_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1921 'load' 'conv_1_out_9_22_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1922 [1/1] (0.00ns)   --->   "%conv_1_out_7_22_ad = getelementptr [32 x float]* %conv_1_out_7_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1922 'getelementptr' 'conv_1_out_7_22_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1923 [2/2] (3.25ns)   --->   "%conv_1_out_7_22_lo = load float* %conv_1_out_7_22_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1923 'load' 'conv_1_out_7_22_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1924 [1/1] (0.00ns)   --->   "%conv_1_out_5_22_ad = getelementptr [32 x float]* %conv_1_out_5_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1924 'getelementptr' 'conv_1_out_5_22_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1925 [2/2] (3.25ns)   --->   "%conv_1_out_5_22_lo = load float* %conv_1_out_5_22_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1925 'load' 'conv_1_out_5_22_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1926 [1/1] (0.00ns)   --->   "%conv_1_out_3_22_ad = getelementptr [32 x float]* %conv_1_out_3_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1926 'getelementptr' 'conv_1_out_3_22_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1927 [2/2] (3.25ns)   --->   "%conv_1_out_3_22_lo = load float* %conv_1_out_3_22_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1927 'load' 'conv_1_out_3_22_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1928 [1/1] (0.00ns)   --->   "%conv_1_out_1_22_ad = getelementptr [32 x float]* %conv_1_out_1_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1928 'getelementptr' 'conv_1_out_1_22_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1929 [2/2] (3.25ns)   --->   "%conv_1_out_1_22_lo = load float* %conv_1_out_1_22_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1929 'load' 'conv_1_out_1_22_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1930 [1/1] (0.00ns)   --->   "%conv_1_out_25_22_a = getelementptr [32 x float]* %conv_1_out_25_22, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1930 'getelementptr' 'conv_1_out_25_22_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1931 [2/2] (3.25ns)   --->   "%conv_1_out_25_22_l = load float* %conv_1_out_25_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1931 'load' 'conv_1_out_25_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1932 [1/1] (0.00ns)   --->   "%conv_1_out_23_23_a = getelementptr [32 x float]* %conv_1_out_23_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1932 'getelementptr' 'conv_1_out_23_23_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1933 [2/2] (3.25ns)   --->   "%conv_1_out_23_23_l = load float* %conv_1_out_23_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1933 'load' 'conv_1_out_23_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1934 [1/1] (0.00ns)   --->   "%conv_1_out_21_23_a = getelementptr [32 x float]* %conv_1_out_21_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1934 'getelementptr' 'conv_1_out_21_23_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1935 [2/2] (3.25ns)   --->   "%conv_1_out_21_23_l = load float* %conv_1_out_21_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1935 'load' 'conv_1_out_21_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1936 [1/1] (0.00ns)   --->   "%conv_1_out_19_23_a = getelementptr [32 x float]* %conv_1_out_19_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1936 'getelementptr' 'conv_1_out_19_23_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1937 [2/2] (3.25ns)   --->   "%conv_1_out_19_23_l = load float* %conv_1_out_19_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1937 'load' 'conv_1_out_19_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1938 [1/1] (0.00ns)   --->   "%conv_1_out_17_23_a = getelementptr [32 x float]* %conv_1_out_17_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1938 'getelementptr' 'conv_1_out_17_23_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1939 [2/2] (3.25ns)   --->   "%conv_1_out_17_23_l = load float* %conv_1_out_17_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1939 'load' 'conv_1_out_17_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1940 [1/1] (0.00ns)   --->   "%conv_1_out_15_23_a = getelementptr [32 x float]* %conv_1_out_15_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1940 'getelementptr' 'conv_1_out_15_23_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1941 [2/2] (3.25ns)   --->   "%conv_1_out_15_23_l = load float* %conv_1_out_15_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1941 'load' 'conv_1_out_15_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1942 [1/1] (0.00ns)   --->   "%conv_1_out_13_23_a = getelementptr [32 x float]* %conv_1_out_13_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1942 'getelementptr' 'conv_1_out_13_23_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1943 [2/2] (3.25ns)   --->   "%conv_1_out_13_23_l = load float* %conv_1_out_13_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1943 'load' 'conv_1_out_13_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1944 [1/1] (0.00ns)   --->   "%conv_1_out_11_23_a = getelementptr [32 x float]* %conv_1_out_11_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1944 'getelementptr' 'conv_1_out_11_23_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1945 [2/2] (3.25ns)   --->   "%conv_1_out_11_23_l = load float* %conv_1_out_11_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1945 'load' 'conv_1_out_11_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1946 [1/1] (0.00ns)   --->   "%conv_1_out_9_23_ad = getelementptr [32 x float]* %conv_1_out_9_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1946 'getelementptr' 'conv_1_out_9_23_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1947 [2/2] (3.25ns)   --->   "%conv_1_out_9_23_lo = load float* %conv_1_out_9_23_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1947 'load' 'conv_1_out_9_23_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1948 [1/1] (0.00ns)   --->   "%conv_1_out_7_23_ad = getelementptr [32 x float]* %conv_1_out_7_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1948 'getelementptr' 'conv_1_out_7_23_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1949 [2/2] (3.25ns)   --->   "%conv_1_out_7_23_lo = load float* %conv_1_out_7_23_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1949 'load' 'conv_1_out_7_23_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1950 [1/1] (0.00ns)   --->   "%conv_1_out_5_23_ad = getelementptr [32 x float]* %conv_1_out_5_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1950 'getelementptr' 'conv_1_out_5_23_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1951 [2/2] (3.25ns)   --->   "%conv_1_out_5_23_lo = load float* %conv_1_out_5_23_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1951 'load' 'conv_1_out_5_23_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1952 [1/1] (0.00ns)   --->   "%conv_1_out_3_23_ad = getelementptr [32 x float]* %conv_1_out_3_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1952 'getelementptr' 'conv_1_out_3_23_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1953 [2/2] (3.25ns)   --->   "%conv_1_out_3_23_lo = load float* %conv_1_out_3_23_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1953 'load' 'conv_1_out_3_23_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1954 [1/1] (0.00ns)   --->   "%conv_1_out_1_23_ad = getelementptr [32 x float]* %conv_1_out_1_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1954 'getelementptr' 'conv_1_out_1_23_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1955 [2/2] (3.25ns)   --->   "%conv_1_out_1_23_lo = load float* %conv_1_out_1_23_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1955 'load' 'conv_1_out_1_23_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1956 [1/1] (0.00ns)   --->   "%conv_1_out_25_23_a = getelementptr [32 x float]* %conv_1_out_25_23, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1956 'getelementptr' 'conv_1_out_25_23_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1957 [2/2] (3.25ns)   --->   "%conv_1_out_25_23_l = load float* %conv_1_out_25_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1957 'load' 'conv_1_out_25_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1958 [1/1] (0.00ns)   --->   "%conv_1_out_22_24_a = getelementptr [32 x float]* %conv_1_out_22_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1958 'getelementptr' 'conv_1_out_22_24_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1959 [2/2] (3.25ns)   --->   "%conv_1_out_22_24_l = load float* %conv_1_out_22_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1959 'load' 'conv_1_out_22_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1960 [1/1] (0.00ns)   --->   "%conv_1_out_20_24_a = getelementptr [32 x float]* %conv_1_out_20_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1960 'getelementptr' 'conv_1_out_20_24_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1961 [2/2] (3.25ns)   --->   "%conv_1_out_20_24_l = load float* %conv_1_out_20_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1961 'load' 'conv_1_out_20_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1962 [1/1] (0.00ns)   --->   "%conv_1_out_18_24_a = getelementptr [32 x float]* %conv_1_out_18_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1962 'getelementptr' 'conv_1_out_18_24_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1963 [2/2] (3.25ns)   --->   "%conv_1_out_18_24_l = load float* %conv_1_out_18_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1963 'load' 'conv_1_out_18_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1964 [1/1] (0.00ns)   --->   "%conv_1_out_16_24_a = getelementptr [32 x float]* %conv_1_out_16_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1964 'getelementptr' 'conv_1_out_16_24_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1965 [2/2] (3.25ns)   --->   "%conv_1_out_16_24_l = load float* %conv_1_out_16_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1965 'load' 'conv_1_out_16_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1966 [1/1] (0.00ns)   --->   "%conv_1_out_14_24_a = getelementptr [32 x float]* %conv_1_out_14_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1966 'getelementptr' 'conv_1_out_14_24_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1967 [2/2] (3.25ns)   --->   "%conv_1_out_14_24_l = load float* %conv_1_out_14_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1967 'load' 'conv_1_out_14_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1968 [1/1] (0.00ns)   --->   "%conv_1_out_12_24_a = getelementptr [32 x float]* %conv_1_out_12_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1968 'getelementptr' 'conv_1_out_12_24_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1969 [2/2] (3.25ns)   --->   "%conv_1_out_12_24_l = load float* %conv_1_out_12_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1969 'load' 'conv_1_out_12_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1970 [1/1] (0.00ns)   --->   "%conv_1_out_10_24_a = getelementptr [32 x float]* %conv_1_out_10_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1970 'getelementptr' 'conv_1_out_10_24_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1971 [2/2] (3.25ns)   --->   "%conv_1_out_10_24_l = load float* %conv_1_out_10_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1971 'load' 'conv_1_out_10_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1972 [1/1] (0.00ns)   --->   "%conv_1_out_8_24_ad = getelementptr [32 x float]* %conv_1_out_8_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1972 'getelementptr' 'conv_1_out_8_24_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1973 [2/2] (3.25ns)   --->   "%conv_1_out_8_24_lo = load float* %conv_1_out_8_24_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1973 'load' 'conv_1_out_8_24_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1974 [1/1] (0.00ns)   --->   "%conv_1_out_6_24_ad = getelementptr [32 x float]* %conv_1_out_6_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1974 'getelementptr' 'conv_1_out_6_24_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 1975 [2/2] (3.25ns)   --->   "%conv_1_out_6_24_lo = load float* %conv_1_out_6_24_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1975 'load' 'conv_1_out_6_24_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1976 [1/1] (0.00ns)   --->   "%conv_1_out_4_24_ad = getelementptr [32 x float]* %conv_1_out_4_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1976 'getelementptr' 'conv_1_out_4_24_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 1977 [2/2] (3.25ns)   --->   "%conv_1_out_4_24_lo = load float* %conv_1_out_4_24_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1977 'load' 'conv_1_out_4_24_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1978 [1/1] (0.00ns)   --->   "%conv_1_out_2_24_ad = getelementptr [32 x float]* %conv_1_out_2_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1978 'getelementptr' 'conv_1_out_2_24_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 1979 [2/2] (3.25ns)   --->   "%conv_1_out_2_24_lo = load float* %conv_1_out_2_24_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1979 'load' 'conv_1_out_2_24_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1980 [1/1] (0.00ns)   --->   "%conv_1_out_0_24_ad = getelementptr [32 x float]* %conv_1_out_0_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1980 'getelementptr' 'conv_1_out_0_24_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 1981 [2/2] (3.25ns)   --->   "%conv_1_out_0_24_lo = load float* %conv_1_out_0_24_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1981 'load' 'conv_1_out_0_24_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1982 [1/1] (0.00ns)   --->   "%conv_1_out_24_24_a = getelementptr [32 x float]* %conv_1_out_24_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1982 'getelementptr' 'conv_1_out_24_24_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 1983 [2/2] (3.25ns)   --->   "%conv_1_out_24_24_l = load float* %conv_1_out_24_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1983 'load' 'conv_1_out_24_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1984 [1/1] (0.00ns)   --->   "%conv_1_out_22_25_a = getelementptr [32 x float]* %conv_1_out_22_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1984 'getelementptr' 'conv_1_out_22_25_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 1985 [2/2] (3.25ns)   --->   "%conv_1_out_22_25_l = load float* %conv_1_out_22_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1985 'load' 'conv_1_out_22_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1986 [1/1] (0.00ns)   --->   "%conv_1_out_20_25_a = getelementptr [32 x float]* %conv_1_out_20_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1986 'getelementptr' 'conv_1_out_20_25_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 1987 [2/2] (3.25ns)   --->   "%conv_1_out_20_25_l = load float* %conv_1_out_20_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1987 'load' 'conv_1_out_20_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1988 [1/1] (0.00ns)   --->   "%conv_1_out_18_25_a = getelementptr [32 x float]* %conv_1_out_18_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1988 'getelementptr' 'conv_1_out_18_25_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 1989 [2/2] (3.25ns)   --->   "%conv_1_out_18_25_l = load float* %conv_1_out_18_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1989 'load' 'conv_1_out_18_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1990 [1/1] (0.00ns)   --->   "%conv_1_out_16_25_a = getelementptr [32 x float]* %conv_1_out_16_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1990 'getelementptr' 'conv_1_out_16_25_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 1991 [2/2] (3.25ns)   --->   "%conv_1_out_16_25_l = load float* %conv_1_out_16_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1991 'load' 'conv_1_out_16_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1992 [1/1] (0.00ns)   --->   "%conv_1_out_14_25_a = getelementptr [32 x float]* %conv_1_out_14_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1992 'getelementptr' 'conv_1_out_14_25_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 1993 [2/2] (3.25ns)   --->   "%conv_1_out_14_25_l = load float* %conv_1_out_14_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1993 'load' 'conv_1_out_14_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1994 [1/1] (0.00ns)   --->   "%conv_1_out_12_25_a = getelementptr [32 x float]* %conv_1_out_12_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1994 'getelementptr' 'conv_1_out_12_25_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 1995 [2/2] (3.25ns)   --->   "%conv_1_out_12_25_l = load float* %conv_1_out_12_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1995 'load' 'conv_1_out_12_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1996 [1/1] (0.00ns)   --->   "%conv_1_out_10_25_a = getelementptr [32 x float]* %conv_1_out_10_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1996 'getelementptr' 'conv_1_out_10_25_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 1997 [2/2] (3.25ns)   --->   "%conv_1_out_10_25_l = load float* %conv_1_out_10_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 1997 'load' 'conv_1_out_10_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 1998 [1/1] (0.00ns)   --->   "%conv_1_out_8_25_ad = getelementptr [32 x float]* %conv_1_out_8_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 1998 'getelementptr' 'conv_1_out_8_25_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 1999 [2/2] (3.25ns)   --->   "%conv_1_out_8_25_lo = load float* %conv_1_out_8_25_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 1999 'load' 'conv_1_out_8_25_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2000 [1/1] (0.00ns)   --->   "%conv_1_out_6_25_ad = getelementptr [32 x float]* %conv_1_out_6_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2000 'getelementptr' 'conv_1_out_6_25_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 2001 [2/2] (3.25ns)   --->   "%conv_1_out_6_25_lo = load float* %conv_1_out_6_25_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2001 'load' 'conv_1_out_6_25_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2002 [1/1] (0.00ns)   --->   "%conv_1_out_4_25_ad = getelementptr [32 x float]* %conv_1_out_4_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2002 'getelementptr' 'conv_1_out_4_25_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 2003 [2/2] (3.25ns)   --->   "%conv_1_out_4_25_lo = load float* %conv_1_out_4_25_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2003 'load' 'conv_1_out_4_25_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2004 [1/1] (0.00ns)   --->   "%conv_1_out_2_25_ad = getelementptr [32 x float]* %conv_1_out_2_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2004 'getelementptr' 'conv_1_out_2_25_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 2005 [2/2] (3.25ns)   --->   "%conv_1_out_2_25_lo = load float* %conv_1_out_2_25_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2005 'load' 'conv_1_out_2_25_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2006 [1/1] (0.00ns)   --->   "%conv_1_out_0_25_ad = getelementptr [32 x float]* %conv_1_out_0_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2006 'getelementptr' 'conv_1_out_0_25_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 2007 [2/2] (3.25ns)   --->   "%conv_1_out_0_25_lo = load float* %conv_1_out_0_25_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2007 'load' 'conv_1_out_0_25_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2008 [1/1] (0.00ns)   --->   "%conv_1_out_24_25_a = getelementptr [32 x float]* %conv_1_out_24_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2008 'getelementptr' 'conv_1_out_24_25_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 2009 [2/2] (3.25ns)   --->   "%conv_1_out_24_25_l = load float* %conv_1_out_24_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2009 'load' 'conv_1_out_24_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2010 [1/1] (0.00ns)   --->   "%conv_1_out_23_24_a = getelementptr [32 x float]* %conv_1_out_23_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2010 'getelementptr' 'conv_1_out_23_24_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 2011 [2/2] (3.25ns)   --->   "%conv_1_out_23_24_l = load float* %conv_1_out_23_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2011 'load' 'conv_1_out_23_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2012 [1/1] (0.00ns)   --->   "%conv_1_out_21_24_a = getelementptr [32 x float]* %conv_1_out_21_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2012 'getelementptr' 'conv_1_out_21_24_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 2013 [2/2] (3.25ns)   --->   "%conv_1_out_21_24_l = load float* %conv_1_out_21_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2013 'load' 'conv_1_out_21_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2014 [1/1] (0.00ns)   --->   "%conv_1_out_19_24_a = getelementptr [32 x float]* %conv_1_out_19_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2014 'getelementptr' 'conv_1_out_19_24_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 2015 [2/2] (3.25ns)   --->   "%conv_1_out_19_24_l = load float* %conv_1_out_19_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2015 'load' 'conv_1_out_19_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2016 [1/1] (0.00ns)   --->   "%conv_1_out_17_24_a = getelementptr [32 x float]* %conv_1_out_17_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2016 'getelementptr' 'conv_1_out_17_24_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 2017 [2/2] (3.25ns)   --->   "%conv_1_out_17_24_l = load float* %conv_1_out_17_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2017 'load' 'conv_1_out_17_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2018 [1/1] (0.00ns)   --->   "%conv_1_out_15_24_a = getelementptr [32 x float]* %conv_1_out_15_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2018 'getelementptr' 'conv_1_out_15_24_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 2019 [2/2] (3.25ns)   --->   "%conv_1_out_15_24_l = load float* %conv_1_out_15_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2019 'load' 'conv_1_out_15_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2020 [1/1] (0.00ns)   --->   "%conv_1_out_13_24_a = getelementptr [32 x float]* %conv_1_out_13_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2020 'getelementptr' 'conv_1_out_13_24_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 2021 [2/2] (3.25ns)   --->   "%conv_1_out_13_24_l = load float* %conv_1_out_13_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2021 'load' 'conv_1_out_13_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2022 [1/1] (0.00ns)   --->   "%conv_1_out_11_24_a = getelementptr [32 x float]* %conv_1_out_11_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2022 'getelementptr' 'conv_1_out_11_24_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 2023 [2/2] (3.25ns)   --->   "%conv_1_out_11_24_l = load float* %conv_1_out_11_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2023 'load' 'conv_1_out_11_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2024 [1/1] (0.00ns)   --->   "%conv_1_out_9_24_ad = getelementptr [32 x float]* %conv_1_out_9_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2024 'getelementptr' 'conv_1_out_9_24_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 2025 [2/2] (3.25ns)   --->   "%conv_1_out_9_24_lo = load float* %conv_1_out_9_24_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2025 'load' 'conv_1_out_9_24_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2026 [1/1] (0.00ns)   --->   "%conv_1_out_7_24_ad = getelementptr [32 x float]* %conv_1_out_7_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2026 'getelementptr' 'conv_1_out_7_24_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 2027 [2/2] (3.25ns)   --->   "%conv_1_out_7_24_lo = load float* %conv_1_out_7_24_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2027 'load' 'conv_1_out_7_24_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2028 [1/1] (0.00ns)   --->   "%conv_1_out_5_24_ad = getelementptr [32 x float]* %conv_1_out_5_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2028 'getelementptr' 'conv_1_out_5_24_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 2029 [2/2] (3.25ns)   --->   "%conv_1_out_5_24_lo = load float* %conv_1_out_5_24_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2029 'load' 'conv_1_out_5_24_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2030 [1/1] (0.00ns)   --->   "%conv_1_out_3_24_ad = getelementptr [32 x float]* %conv_1_out_3_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2030 'getelementptr' 'conv_1_out_3_24_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 2031 [2/2] (3.25ns)   --->   "%conv_1_out_3_24_lo = load float* %conv_1_out_3_24_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2031 'load' 'conv_1_out_3_24_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2032 [1/1] (0.00ns)   --->   "%conv_1_out_1_24_ad = getelementptr [32 x float]* %conv_1_out_1_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2032 'getelementptr' 'conv_1_out_1_24_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 2033 [2/2] (3.25ns)   --->   "%conv_1_out_1_24_lo = load float* %conv_1_out_1_24_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2033 'load' 'conv_1_out_1_24_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2034 [1/1] (0.00ns)   --->   "%conv_1_out_25_24_a = getelementptr [32 x float]* %conv_1_out_25_24, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2034 'getelementptr' 'conv_1_out_25_24_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 2035 [2/2] (3.25ns)   --->   "%conv_1_out_25_24_l = load float* %conv_1_out_25_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2035 'load' 'conv_1_out_25_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2036 [1/1] (0.00ns)   --->   "%conv_1_out_23_25_a = getelementptr [32 x float]* %conv_1_out_23_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2036 'getelementptr' 'conv_1_out_23_25_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_2 : Operation 2037 [2/2] (3.25ns)   --->   "%conv_1_out_23_25_l = load float* %conv_1_out_23_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2037 'load' 'conv_1_out_23_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2038 [1/1] (0.00ns)   --->   "%conv_1_out_21_25_a = getelementptr [32 x float]* %conv_1_out_21_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2038 'getelementptr' 'conv_1_out_21_25_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_2 : Operation 2039 [2/2] (3.25ns)   --->   "%conv_1_out_21_25_l = load float* %conv_1_out_21_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2039 'load' 'conv_1_out_21_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2040 [1/1] (0.00ns)   --->   "%conv_1_out_19_25_a = getelementptr [32 x float]* %conv_1_out_19_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2040 'getelementptr' 'conv_1_out_19_25_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_2 : Operation 2041 [2/2] (3.25ns)   --->   "%conv_1_out_19_25_l = load float* %conv_1_out_19_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2041 'load' 'conv_1_out_19_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2042 [1/1] (0.00ns)   --->   "%conv_1_out_17_25_a = getelementptr [32 x float]* %conv_1_out_17_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2042 'getelementptr' 'conv_1_out_17_25_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_2 : Operation 2043 [2/2] (3.25ns)   --->   "%conv_1_out_17_25_l = load float* %conv_1_out_17_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2043 'load' 'conv_1_out_17_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2044 [1/1] (0.00ns)   --->   "%conv_1_out_15_25_a = getelementptr [32 x float]* %conv_1_out_15_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2044 'getelementptr' 'conv_1_out_15_25_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_2 : Operation 2045 [2/2] (3.25ns)   --->   "%conv_1_out_15_25_l = load float* %conv_1_out_15_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2045 'load' 'conv_1_out_15_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2046 [1/1] (0.00ns)   --->   "%conv_1_out_13_25_a = getelementptr [32 x float]* %conv_1_out_13_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2046 'getelementptr' 'conv_1_out_13_25_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_2 : Operation 2047 [2/2] (3.25ns)   --->   "%conv_1_out_13_25_l = load float* %conv_1_out_13_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2047 'load' 'conv_1_out_13_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2048 [1/1] (0.00ns)   --->   "%conv_1_out_11_25_a = getelementptr [32 x float]* %conv_1_out_11_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2048 'getelementptr' 'conv_1_out_11_25_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_2 : Operation 2049 [2/2] (3.25ns)   --->   "%conv_1_out_11_25_l = load float* %conv_1_out_11_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2049 'load' 'conv_1_out_11_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2050 [1/1] (0.00ns)   --->   "%conv_1_out_9_25_ad = getelementptr [32 x float]* %conv_1_out_9_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2050 'getelementptr' 'conv_1_out_9_25_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_2 : Operation 2051 [2/2] (3.25ns)   --->   "%conv_1_out_9_25_lo = load float* %conv_1_out_9_25_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2051 'load' 'conv_1_out_9_25_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2052 [1/1] (0.00ns)   --->   "%conv_1_out_7_25_ad = getelementptr [32 x float]* %conv_1_out_7_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2052 'getelementptr' 'conv_1_out_7_25_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_2 : Operation 2053 [2/2] (3.25ns)   --->   "%conv_1_out_7_25_lo = load float* %conv_1_out_7_25_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2053 'load' 'conv_1_out_7_25_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2054 [1/1] (0.00ns)   --->   "%conv_1_out_5_25_ad = getelementptr [32 x float]* %conv_1_out_5_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2054 'getelementptr' 'conv_1_out_5_25_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_2 : Operation 2055 [2/2] (3.25ns)   --->   "%conv_1_out_5_25_lo = load float* %conv_1_out_5_25_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2055 'load' 'conv_1_out_5_25_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2056 [1/1] (0.00ns)   --->   "%conv_1_out_3_25_ad = getelementptr [32 x float]* %conv_1_out_3_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2056 'getelementptr' 'conv_1_out_3_25_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_2 : Operation 2057 [2/2] (3.25ns)   --->   "%conv_1_out_3_25_lo = load float* %conv_1_out_3_25_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2057 'load' 'conv_1_out_3_25_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2058 [1/1] (0.00ns)   --->   "%conv_1_out_1_25_ad = getelementptr [32 x float]* %conv_1_out_1_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2058 'getelementptr' 'conv_1_out_1_25_ad' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_2 : Operation 2059 [2/2] (3.25ns)   --->   "%conv_1_out_1_25_lo = load float* %conv_1_out_1_25_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2059 'load' 'conv_1_out_1_25_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2060 [1/1] (0.00ns)   --->   "%conv_1_out_25_25_a = getelementptr [32 x float]* %conv_1_out_25_25, i64 0, i64 %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 2060 'getelementptr' 'conv_1_out_25_25_a' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>
ST_2 : Operation 2061 [2/2] (3.25ns)   --->   "%conv_1_out_25_25_l = load float* %conv_1_out_25_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2061 'load' 'conv_1_out_25_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 2062 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln28_52" [pool/pooling.cpp:13]   --->   Operation 2062 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 13.1>
ST_3 : Operation 2063 [1/2] (3.25ns)   --->   "%conv_1_out_22_0_lo = load float* %conv_1_out_22_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2063 'load' 'conv_1_out_22_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2064 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 2064 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2065 [1/2] (3.25ns)   --->   "%conv_1_out_20_0_lo = load float* %conv_1_out_20_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2065 'load' 'conv_1_out_20_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2066 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 2066 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2067 [1/2] (3.25ns)   --->   "%conv_1_out_18_0_lo = load float* %conv_1_out_18_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2067 'load' 'conv_1_out_18_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2068 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 2068 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2069 [1/2] (3.25ns)   --->   "%conv_1_out_16_0_lo = load float* %conv_1_out_16_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2069 'load' 'conv_1_out_16_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2070 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 2070 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2071 [1/2] (3.25ns)   --->   "%conv_1_out_14_0_lo = load float* %conv_1_out_14_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2071 'load' 'conv_1_out_14_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2072 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 2072 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2073 [1/2] (3.25ns)   --->   "%conv_1_out_12_0_lo = load float* %conv_1_out_12_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2073 'load' 'conv_1_out_12_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2074 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 2074 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2075 [1/2] (3.25ns)   --->   "%conv_1_out_10_0_lo = load float* %conv_1_out_10_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2075 'load' 'conv_1_out_10_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2076 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 2076 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2077 [1/2] (3.25ns)   --->   "%conv_1_out_8_0_loa = load float* %conv_1_out_8_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2077 'load' 'conv_1_out_8_0_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2078 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 2078 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2079 [1/2] (3.25ns)   --->   "%conv_1_out_6_0_loa = load float* %conv_1_out_6_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2079 'load' 'conv_1_out_6_0_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2080 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 2080 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2081 [1/2] (3.25ns)   --->   "%conv_1_out_4_0_loa = load float* %conv_1_out_4_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2081 'load' 'conv_1_out_4_0_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2082 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 2082 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2083 [1/2] (3.25ns)   --->   "%conv_1_out_2_0_loa = load float* %conv_1_out_2_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2083 'load' 'conv_1_out_2_0_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2084 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 2084 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2085 [1/2] (3.25ns)   --->   "%conv_1_out_0_0_loa = load float* %conv_1_out_0_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2085 'load' 'conv_1_out_0_0_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2086 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 2086 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2087 [1/2] (3.25ns)   --->   "%conv_1_out_24_0_lo = load float* %conv_1_out_24_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2087 'load' 'conv_1_out_24_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2088 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.0" [pool/pooling.cpp:28]   --->   Operation 2088 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2089 [1/1] (0.00ns)   --->   "%phi_ln28 = phi float [ %conv_1_out_0_0_loa, %branch1326 ], [ %conv_1_out_2_0_loa, %branch1328 ], [ %conv_1_out_4_0_loa, %branch1330 ], [ %conv_1_out_6_0_loa, %branch1332 ], [ %conv_1_out_8_0_loa, %branch1334 ], [ %conv_1_out_10_0_lo, %branch1336 ], [ %conv_1_out_12_0_lo, %branch1338 ], [ %conv_1_out_14_0_lo, %branch1340 ], [ %conv_1_out_16_0_lo, %branch1342 ], [ %conv_1_out_18_0_lo, %branch1344 ], [ %conv_1_out_20_0_lo, %branch1346 ], [ %conv_1_out_22_0_lo, %branch1348 ], [ %conv_1_out_24_0_lo, %branch1350 ]" [pool/pooling.cpp:28]   --->   Operation 2089 'phi' 'phi_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2090 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %phi_ln28 to i32" [pool/pooling.cpp:28]   --->   Operation 2090 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2091 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2091 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2092 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [pool/pooling.cpp:28]   --->   Operation 2092 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2093 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_2, -1" [pool/pooling.cpp:28]   --->   Operation 2093 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2094 [1/1] (2.44ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0" [pool/pooling.cpp:28]   --->   Operation 2094 'icmp' 'icmp_ln28_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pool/pooling.cpp:28]   --->   Operation 2095 'or' 'or_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2096 [1/1] (6.78ns)   --->   "%tmp_3 = fcmp ogt float %phi_ln28, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 2096 'fcmp' 'tmp_3' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln28, %tmp_3" [pool/pooling.cpp:28]   --->   Operation 2097 'and' 'and_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2098 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, float %phi_ln28, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 2098 'select' 'select_ln28' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2099 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1324 [
    i4 0, label %branch1300
    i4 1, label %branch1302
    i4 2, label %branch1304
    i4 3, label %branch1306
    i4 4, label %branch1308
    i4 5, label %branch1310
    i4 6, label %branch1312
    i4 7, label %branch1314
    i4 -8, label %branch1316
    i4 -7, label %branch1318
    i4 -6, label %branch1320
    i4 -5, label %branch1322
  ]" [pool/pooling.cpp:28]   --->   Operation 2099 'switch' <Predicate = true> <Delay = 1.36>
ST_3 : Operation 2100 [1/2] (3.25ns)   --->   "%conv_1_out_22_1_lo = load float* %conv_1_out_22_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2100 'load' 'conv_1_out_22_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2101 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 2101 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2102 [1/2] (3.25ns)   --->   "%conv_1_out_20_1_lo = load float* %conv_1_out_20_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2102 'load' 'conv_1_out_20_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2103 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 2103 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2104 [1/2] (3.25ns)   --->   "%conv_1_out_18_1_lo = load float* %conv_1_out_18_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2104 'load' 'conv_1_out_18_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2105 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 2105 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2106 [1/2] (3.25ns)   --->   "%conv_1_out_16_1_lo = load float* %conv_1_out_16_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2106 'load' 'conv_1_out_16_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2107 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 2107 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2108 [1/2] (3.25ns)   --->   "%conv_1_out_14_1_lo = load float* %conv_1_out_14_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2108 'load' 'conv_1_out_14_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2109 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 2109 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2110 [1/2] (3.25ns)   --->   "%conv_1_out_12_1_lo = load float* %conv_1_out_12_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2110 'load' 'conv_1_out_12_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2111 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 2111 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2112 [1/2] (3.25ns)   --->   "%conv_1_out_10_1_lo = load float* %conv_1_out_10_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2112 'load' 'conv_1_out_10_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2113 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 2113 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2114 [1/2] (3.25ns)   --->   "%conv_1_out_8_1_loa = load float* %conv_1_out_8_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2114 'load' 'conv_1_out_8_1_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2115 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 2115 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2116 [1/2] (3.25ns)   --->   "%conv_1_out_6_1_loa = load float* %conv_1_out_6_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2116 'load' 'conv_1_out_6_1_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2117 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 2117 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2118 [1/2] (3.25ns)   --->   "%conv_1_out_4_1_loa = load float* %conv_1_out_4_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2118 'load' 'conv_1_out_4_1_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2119 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 2119 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2120 [1/2] (3.25ns)   --->   "%conv_1_out_2_1_loa = load float* %conv_1_out_2_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2120 'load' 'conv_1_out_2_1_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2121 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 2121 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2122 [1/2] (3.25ns)   --->   "%conv_1_out_0_1_loa = load float* %conv_1_out_0_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2122 'load' 'conv_1_out_0_1_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2123 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 2123 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2124 [1/2] (3.25ns)   --->   "%conv_1_out_24_1_lo = load float* %conv_1_out_24_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2124 'load' 'conv_1_out_24_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2125 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.02725" [pool/pooling.cpp:28]   --->   Operation 2125 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2126 [1/2] (3.25ns)   --->   "%conv_1_out_23_0_lo = load float* %conv_1_out_23_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2126 'load' 'conv_1_out_23_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2127 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 2127 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2128 [1/2] (3.25ns)   --->   "%conv_1_out_21_0_lo = load float* %conv_1_out_21_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2128 'load' 'conv_1_out_21_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2129 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 2129 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2130 [1/2] (3.25ns)   --->   "%conv_1_out_19_0_lo = load float* %conv_1_out_19_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2130 'load' 'conv_1_out_19_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2131 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 2131 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2132 [1/2] (3.25ns)   --->   "%conv_1_out_17_0_lo = load float* %conv_1_out_17_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2132 'load' 'conv_1_out_17_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2133 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 2133 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2134 [1/2] (3.25ns)   --->   "%conv_1_out_15_0_lo = load float* %conv_1_out_15_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2134 'load' 'conv_1_out_15_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2135 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 2135 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2136 [1/2] (3.25ns)   --->   "%conv_1_out_13_0_lo = load float* %conv_1_out_13_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2136 'load' 'conv_1_out_13_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2137 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 2137 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2138 [1/2] (3.25ns)   --->   "%conv_1_out_11_0_lo = load float* %conv_1_out_11_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2138 'load' 'conv_1_out_11_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2139 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 2139 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2140 [1/2] (3.25ns)   --->   "%conv_1_out_9_0_loa = load float* %conv_1_out_9_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2140 'load' 'conv_1_out_9_0_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2141 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 2141 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2142 [1/2] (3.25ns)   --->   "%conv_1_out_7_0_loa = load float* %conv_1_out_7_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2142 'load' 'conv_1_out_7_0_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2143 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 2143 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2144 [1/2] (3.25ns)   --->   "%conv_1_out_5_0_loa = load float* %conv_1_out_5_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2144 'load' 'conv_1_out_5_0_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2145 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 2145 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2146 [1/2] (3.25ns)   --->   "%conv_1_out_3_0_loa = load float* %conv_1_out_3_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2146 'load' 'conv_1_out_3_0_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2147 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 2147 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2148 [1/2] (3.25ns)   --->   "%conv_1_out_1_0_loa = load float* %conv_1_out_1_0_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2148 'load' 'conv_1_out_1_0_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2149 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 2149 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2150 [1/2] (3.25ns)   --->   "%conv_1_out_25_0_lo = load float* %conv_1_out_25_0_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2150 'load' 'conv_1_out_25_0_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2151 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.0.12671" [pool/pooling.cpp:28]   --->   Operation 2151 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2152 [1/2] (3.25ns)   --->   "%conv_1_out_23_1_lo = load float* %conv_1_out_23_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2152 'load' 'conv_1_out_23_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2153 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 2153 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2154 [1/2] (3.25ns)   --->   "%conv_1_out_21_1_lo = load float* %conv_1_out_21_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2154 'load' 'conv_1_out_21_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2155 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 2155 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2156 [1/2] (3.25ns)   --->   "%conv_1_out_19_1_lo = load float* %conv_1_out_19_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2156 'load' 'conv_1_out_19_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2157 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 2157 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2158 [1/2] (3.25ns)   --->   "%conv_1_out_17_1_lo = load float* %conv_1_out_17_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2158 'load' 'conv_1_out_17_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2159 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 2159 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2160 [1/2] (3.25ns)   --->   "%conv_1_out_15_1_lo = load float* %conv_1_out_15_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2160 'load' 'conv_1_out_15_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2161 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 2161 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2162 [1/2] (3.25ns)   --->   "%conv_1_out_13_1_lo = load float* %conv_1_out_13_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2162 'load' 'conv_1_out_13_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2163 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 2163 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2164 [1/2] (3.25ns)   --->   "%conv_1_out_11_1_lo = load float* %conv_1_out_11_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2164 'load' 'conv_1_out_11_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2165 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 2165 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2166 [1/2] (3.25ns)   --->   "%conv_1_out_9_1_loa = load float* %conv_1_out_9_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2166 'load' 'conv_1_out_9_1_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2167 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 2167 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2168 [1/2] (3.25ns)   --->   "%conv_1_out_7_1_loa = load float* %conv_1_out_7_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2168 'load' 'conv_1_out_7_1_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2169 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 2169 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2170 [1/2] (3.25ns)   --->   "%conv_1_out_5_1_loa = load float* %conv_1_out_5_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2170 'load' 'conv_1_out_5_1_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2171 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 2171 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2172 [1/2] (3.25ns)   --->   "%conv_1_out_3_1_loa = load float* %conv_1_out_3_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2172 'load' 'conv_1_out_3_1_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2173 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 2173 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2174 [1/2] (3.25ns)   --->   "%conv_1_out_1_1_loa = load float* %conv_1_out_1_1_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2174 'load' 'conv_1_out_1_1_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2175 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 2175 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2176 [1/2] (3.25ns)   --->   "%conv_1_out_25_1_lo = load float* %conv_1_out_25_1_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2176 'load' 'conv_1_out_25_1_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2177 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.02617" [pool/pooling.cpp:28]   --->   Operation 2177 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2178 [1/2] (3.25ns)   --->   "%conv_1_out_22_2_lo = load float* %conv_1_out_22_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2178 'load' 'conv_1_out_22_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2179 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 2179 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2180 [1/2] (3.25ns)   --->   "%conv_1_out_20_2_lo = load float* %conv_1_out_20_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2180 'load' 'conv_1_out_20_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2181 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 2181 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2182 [1/2] (3.25ns)   --->   "%conv_1_out_18_2_lo = load float* %conv_1_out_18_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2182 'load' 'conv_1_out_18_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2183 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 2183 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2184 [1/2] (3.25ns)   --->   "%conv_1_out_16_2_lo = load float* %conv_1_out_16_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2184 'load' 'conv_1_out_16_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2185 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 2185 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2186 [1/2] (3.25ns)   --->   "%conv_1_out_14_2_lo = load float* %conv_1_out_14_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2186 'load' 'conv_1_out_14_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2187 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 2187 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2188 [1/2] (3.25ns)   --->   "%conv_1_out_12_2_lo = load float* %conv_1_out_12_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2188 'load' 'conv_1_out_12_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2189 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 2189 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2190 [1/2] (3.25ns)   --->   "%conv_1_out_10_2_lo = load float* %conv_1_out_10_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2190 'load' 'conv_1_out_10_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2191 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 2191 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2192 [1/2] (3.25ns)   --->   "%conv_1_out_8_2_loa = load float* %conv_1_out_8_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2192 'load' 'conv_1_out_8_2_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2193 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 2193 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2194 [1/2] (3.25ns)   --->   "%conv_1_out_6_2_loa = load float* %conv_1_out_6_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2194 'load' 'conv_1_out_6_2_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2195 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 2195 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2196 [1/2] (3.25ns)   --->   "%conv_1_out_4_2_loa = load float* %conv_1_out_4_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2196 'load' 'conv_1_out_4_2_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2197 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 2197 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2198 [1/2] (3.25ns)   --->   "%conv_1_out_2_2_loa = load float* %conv_1_out_2_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2198 'load' 'conv_1_out_2_2_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2199 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 2199 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2200 [1/2] (3.25ns)   --->   "%conv_1_out_0_2_loa = load float* %conv_1_out_0_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2200 'load' 'conv_1_out_0_2_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2201 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 2201 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2202 [1/2] (3.25ns)   --->   "%conv_1_out_24_2_lo = load float* %conv_1_out_24_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2202 'load' 'conv_1_out_24_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2203 [1/1] (2.12ns)   --->   "br label %._crit_edge.0.1.12563" [pool/pooling.cpp:28]   --->   Operation 2203 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2204 [1/1] (0.00ns)   --->   "%phi_ln28_4 = phi float [ %conv_1_out_0_2_loa, %branch1222 ], [ %conv_1_out_2_2_loa, %branch1224 ], [ %conv_1_out_4_2_loa, %branch1226 ], [ %conv_1_out_6_2_loa, %branch1228 ], [ %conv_1_out_8_2_loa, %branch1230 ], [ %conv_1_out_10_2_lo, %branch1232 ], [ %conv_1_out_12_2_lo, %branch1234 ], [ %conv_1_out_14_2_lo, %branch1236 ], [ %conv_1_out_16_2_lo, %branch1238 ], [ %conv_1_out_18_2_lo, %branch1240 ], [ %conv_1_out_20_2_lo, %branch1242 ], [ %conv_1_out_22_2_lo, %branch1244 ], [ %conv_1_out_24_2_lo, %branch1246 ]" [pool/pooling.cpp:28]   --->   Operation 2204 'phi' 'phi_ln28_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2205 [1/1] (0.00ns)   --->   "%bitcast_ln28_7 = bitcast float %phi_ln28_4 to i32" [pool/pooling.cpp:28]   --->   Operation 2205 'bitcast' 'bitcast_ln28_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2206 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_7, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2206 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2207 [1/1] (0.00ns)   --->   "%trunc_ln28_7 = trunc i32 %bitcast_ln28_7 to i23" [pool/pooling.cpp:28]   --->   Operation 2207 'trunc' 'trunc_ln28_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2208 [1/1] (1.55ns)   --->   "%icmp_ln28_14 = icmp ne i8 %tmp_12, -1" [pool/pooling.cpp:28]   --->   Operation 2208 'icmp' 'icmp_ln28_14' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2209 [1/1] (2.44ns)   --->   "%icmp_ln28_15 = icmp eq i23 %trunc_ln28_7, 0" [pool/pooling.cpp:28]   --->   Operation 2209 'icmp' 'icmp_ln28_15' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_4)   --->   "%or_ln28_7 = or i1 %icmp_ln28_15, %icmp_ln28_14" [pool/pooling.cpp:28]   --->   Operation 2210 'or' 'or_ln28_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2211 [1/1] (6.78ns)   --->   "%tmp_13 = fcmp ogt float %phi_ln28_4, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 2211 'fcmp' 'tmp_13' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_4)   --->   "%and_ln28_7 = and i1 %or_ln28_7, %tmp_13" [pool/pooling.cpp:28]   --->   Operation 2212 'and' 'and_ln28_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2213 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_4 = select i1 %and_ln28_7, float %phi_ln28_4, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 2213 'select' 'select_ln28_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2214 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1220 [
    i4 0, label %branch1196
    i4 1, label %branch1198
    i4 2, label %branch1200
    i4 3, label %branch1202
    i4 4, label %branch1204
    i4 5, label %branch1206
    i4 6, label %branch1208
    i4 7, label %branch1210
    i4 -8, label %branch1212
    i4 -7, label %branch1214
    i4 -6, label %branch1216
    i4 -5, label %branch1218
  ]" [pool/pooling.cpp:28]   --->   Operation 2214 'switch' <Predicate = true> <Delay = 1.36>
ST_3 : Operation 2215 [1/2] (3.25ns)   --->   "%conv_1_out_22_3_lo = load float* %conv_1_out_22_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2215 'load' 'conv_1_out_22_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2216 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 2216 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2217 [1/2] (3.25ns)   --->   "%conv_1_out_20_3_lo = load float* %conv_1_out_20_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2217 'load' 'conv_1_out_20_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2218 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 2218 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2219 [1/2] (3.25ns)   --->   "%conv_1_out_18_3_lo = load float* %conv_1_out_18_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2219 'load' 'conv_1_out_18_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2220 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 2220 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2221 [1/2] (3.25ns)   --->   "%conv_1_out_16_3_lo = load float* %conv_1_out_16_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2221 'load' 'conv_1_out_16_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2222 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 2222 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2223 [1/2] (3.25ns)   --->   "%conv_1_out_14_3_lo = load float* %conv_1_out_14_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2223 'load' 'conv_1_out_14_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2224 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 2224 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2225 [1/2] (3.25ns)   --->   "%conv_1_out_12_3_lo = load float* %conv_1_out_12_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2225 'load' 'conv_1_out_12_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2226 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 2226 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2227 [1/2] (3.25ns)   --->   "%conv_1_out_10_3_lo = load float* %conv_1_out_10_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2227 'load' 'conv_1_out_10_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2228 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 2228 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2229 [1/2] (3.25ns)   --->   "%conv_1_out_8_3_loa = load float* %conv_1_out_8_3_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2229 'load' 'conv_1_out_8_3_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2230 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 2230 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2231 [1/2] (3.25ns)   --->   "%conv_1_out_6_3_loa = load float* %conv_1_out_6_3_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2231 'load' 'conv_1_out_6_3_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2232 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 2232 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2233 [1/2] (3.25ns)   --->   "%conv_1_out_4_3_loa = load float* %conv_1_out_4_3_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2233 'load' 'conv_1_out_4_3_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2234 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 2234 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2235 [1/2] (3.25ns)   --->   "%conv_1_out_2_3_loa = load float* %conv_1_out_2_3_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2235 'load' 'conv_1_out_2_3_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2236 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 2236 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2237 [1/2] (3.25ns)   --->   "%conv_1_out_0_3_loa = load float* %conv_1_out_0_3_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2237 'load' 'conv_1_out_0_3_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2238 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 2238 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2239 [1/2] (3.25ns)   --->   "%conv_1_out_24_3_lo = load float* %conv_1_out_24_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2239 'load' 'conv_1_out_24_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2240 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.02509" [pool/pooling.cpp:28]   --->   Operation 2240 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2241 [1/2] (3.25ns)   --->   "%conv_1_out_23_2_lo = load float* %conv_1_out_23_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2241 'load' 'conv_1_out_23_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2242 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 2242 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2243 [1/2] (3.25ns)   --->   "%conv_1_out_21_2_lo = load float* %conv_1_out_21_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2243 'load' 'conv_1_out_21_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2244 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 2244 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2245 [1/2] (3.25ns)   --->   "%conv_1_out_19_2_lo = load float* %conv_1_out_19_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2245 'load' 'conv_1_out_19_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2246 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 2246 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2247 [1/2] (3.25ns)   --->   "%conv_1_out_17_2_lo = load float* %conv_1_out_17_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2247 'load' 'conv_1_out_17_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2248 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 2248 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2249 [1/2] (3.25ns)   --->   "%conv_1_out_15_2_lo = load float* %conv_1_out_15_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2249 'load' 'conv_1_out_15_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2250 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 2250 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2251 [1/2] (3.25ns)   --->   "%conv_1_out_13_2_lo = load float* %conv_1_out_13_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2251 'load' 'conv_1_out_13_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2252 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 2252 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2253 [1/2] (3.25ns)   --->   "%conv_1_out_11_2_lo = load float* %conv_1_out_11_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2253 'load' 'conv_1_out_11_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2254 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 2254 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2255 [1/2] (3.25ns)   --->   "%conv_1_out_9_2_loa = load float* %conv_1_out_9_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2255 'load' 'conv_1_out_9_2_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2256 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 2256 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2257 [1/2] (3.25ns)   --->   "%conv_1_out_7_2_loa = load float* %conv_1_out_7_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2257 'load' 'conv_1_out_7_2_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2258 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 2258 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2259 [1/2] (3.25ns)   --->   "%conv_1_out_5_2_loa = load float* %conv_1_out_5_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2259 'load' 'conv_1_out_5_2_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2260 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 2260 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2261 [1/2] (3.25ns)   --->   "%conv_1_out_3_2_loa = load float* %conv_1_out_3_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2261 'load' 'conv_1_out_3_2_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2262 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 2262 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2263 [1/2] (3.25ns)   --->   "%conv_1_out_1_2_loa = load float* %conv_1_out_1_2_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2263 'load' 'conv_1_out_1_2_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2264 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 2264 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2265 [1/2] (3.25ns)   --->   "%conv_1_out_25_2_lo = load float* %conv_1_out_25_2_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2265 'load' 'conv_1_out_25_2_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2266 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.0.12455" [pool/pooling.cpp:28]   --->   Operation 2266 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2267 [1/2] (3.25ns)   --->   "%conv_1_out_23_3_lo = load float* %conv_1_out_23_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2267 'load' 'conv_1_out_23_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2268 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 2268 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2269 [1/2] (3.25ns)   --->   "%conv_1_out_21_3_lo = load float* %conv_1_out_21_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2269 'load' 'conv_1_out_21_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2270 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 2270 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2271 [1/2] (3.25ns)   --->   "%conv_1_out_19_3_lo = load float* %conv_1_out_19_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2271 'load' 'conv_1_out_19_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2272 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 2272 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2273 [1/2] (3.25ns)   --->   "%conv_1_out_17_3_lo = load float* %conv_1_out_17_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2273 'load' 'conv_1_out_17_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2274 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 2274 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2275 [1/2] (3.25ns)   --->   "%conv_1_out_15_3_lo = load float* %conv_1_out_15_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2275 'load' 'conv_1_out_15_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2276 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 2276 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2277 [1/2] (3.25ns)   --->   "%conv_1_out_13_3_lo = load float* %conv_1_out_13_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2277 'load' 'conv_1_out_13_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2278 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 2278 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2279 [1/2] (3.25ns)   --->   "%conv_1_out_11_3_lo = load float* %conv_1_out_11_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2279 'load' 'conv_1_out_11_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2280 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 2280 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2281 [1/2] (3.25ns)   --->   "%conv_1_out_9_3_loa = load float* %conv_1_out_9_3_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2281 'load' 'conv_1_out_9_3_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2282 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 2282 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2283 [1/2] (3.25ns)   --->   "%conv_1_out_7_3_loa = load float* %conv_1_out_7_3_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2283 'load' 'conv_1_out_7_3_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2284 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 2284 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2285 [1/2] (3.25ns)   --->   "%conv_1_out_5_3_loa = load float* %conv_1_out_5_3_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2285 'load' 'conv_1_out_5_3_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2286 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 2286 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2287 [1/2] (3.25ns)   --->   "%conv_1_out_3_3_loa = load float* %conv_1_out_3_3_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2287 'load' 'conv_1_out_3_3_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2288 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 2288 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2289 [1/2] (3.25ns)   --->   "%conv_1_out_1_3_loa = load float* %conv_1_out_1_3_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2289 'load' 'conv_1_out_1_3_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2290 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 2290 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2291 [1/2] (3.25ns)   --->   "%conv_1_out_25_3_lo = load float* %conv_1_out_25_3_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2291 'load' 'conv_1_out_25_3_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2292 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.02401" [pool/pooling.cpp:28]   --->   Operation 2292 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2293 [1/2] (3.25ns)   --->   "%conv_1_out_22_4_lo = load float* %conv_1_out_22_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2293 'load' 'conv_1_out_22_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2294 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 2294 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2295 [1/2] (3.25ns)   --->   "%conv_1_out_20_4_lo = load float* %conv_1_out_20_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2295 'load' 'conv_1_out_20_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2296 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 2296 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2297 [1/2] (3.25ns)   --->   "%conv_1_out_18_4_lo = load float* %conv_1_out_18_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2297 'load' 'conv_1_out_18_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2298 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 2298 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2299 [1/2] (3.25ns)   --->   "%conv_1_out_16_4_lo = load float* %conv_1_out_16_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2299 'load' 'conv_1_out_16_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2300 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 2300 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2301 [1/2] (3.25ns)   --->   "%conv_1_out_14_4_lo = load float* %conv_1_out_14_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2301 'load' 'conv_1_out_14_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2302 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 2302 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2303 [1/2] (3.25ns)   --->   "%conv_1_out_12_4_lo = load float* %conv_1_out_12_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2303 'load' 'conv_1_out_12_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2304 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 2304 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2305 [1/2] (3.25ns)   --->   "%conv_1_out_10_4_lo = load float* %conv_1_out_10_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2305 'load' 'conv_1_out_10_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2306 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 2306 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2307 [1/2] (3.25ns)   --->   "%conv_1_out_8_4_loa = load float* %conv_1_out_8_4_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2307 'load' 'conv_1_out_8_4_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2308 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 2308 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2309 [1/2] (3.25ns)   --->   "%conv_1_out_6_4_loa = load float* %conv_1_out_6_4_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2309 'load' 'conv_1_out_6_4_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2310 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 2310 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2311 [1/2] (3.25ns)   --->   "%conv_1_out_4_4_loa = load float* %conv_1_out_4_4_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2311 'load' 'conv_1_out_4_4_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2312 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 2312 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2313 [1/2] (3.25ns)   --->   "%conv_1_out_2_4_loa = load float* %conv_1_out_2_4_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2313 'load' 'conv_1_out_2_4_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2314 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 2314 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2315 [1/2] (3.25ns)   --->   "%conv_1_out_0_4_loa = load float* %conv_1_out_0_4_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2315 'load' 'conv_1_out_0_4_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2316 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 2316 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2317 [1/2] (3.25ns)   --->   "%conv_1_out_24_4_lo = load float* %conv_1_out_24_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2317 'load' 'conv_1_out_24_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2318 [1/1] (2.12ns)   --->   "br label %._crit_edge.1.1.12347" [pool/pooling.cpp:28]   --->   Operation 2318 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2319 [1/1] (0.00ns)   --->   "%phi_ln28_8 = phi float [ %conv_1_out_0_4_loa, %branch1118 ], [ %conv_1_out_2_4_loa, %branch1120 ], [ %conv_1_out_4_4_loa, %branch1122 ], [ %conv_1_out_6_4_loa, %branch1124 ], [ %conv_1_out_8_4_loa, %branch1126 ], [ %conv_1_out_10_4_lo, %branch1128 ], [ %conv_1_out_12_4_lo, %branch1130 ], [ %conv_1_out_14_4_lo, %branch1132 ], [ %conv_1_out_16_4_lo, %branch1134 ], [ %conv_1_out_18_4_lo, %branch1136 ], [ %conv_1_out_20_4_lo, %branch1138 ], [ %conv_1_out_22_4_lo, %branch1140 ], [ %conv_1_out_24_4_lo, %branch1142 ]" [pool/pooling.cpp:28]   --->   Operation 2319 'phi' 'phi_ln28_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2320 [1/1] (0.00ns)   --->   "%bitcast_ln28_14 = bitcast float %phi_ln28_8 to i32" [pool/pooling.cpp:28]   --->   Operation 2320 'bitcast' 'bitcast_ln28_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2321 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_14, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2321 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2322 [1/1] (0.00ns)   --->   "%trunc_ln28_14 = trunc i32 %bitcast_ln28_14 to i23" [pool/pooling.cpp:28]   --->   Operation 2322 'trunc' 'trunc_ln28_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2323 [1/1] (1.55ns)   --->   "%icmp_ln28_28 = icmp ne i8 %tmp_23, -1" [pool/pooling.cpp:28]   --->   Operation 2323 'icmp' 'icmp_ln28_28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2324 [1/1] (2.44ns)   --->   "%icmp_ln28_29 = icmp eq i23 %trunc_ln28_14, 0" [pool/pooling.cpp:28]   --->   Operation 2324 'icmp' 'icmp_ln28_29' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_8)   --->   "%or_ln28_14 = or i1 %icmp_ln28_29, %icmp_ln28_28" [pool/pooling.cpp:28]   --->   Operation 2325 'or' 'or_ln28_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2326 [1/1] (6.78ns)   --->   "%tmp_24 = fcmp ogt float %phi_ln28_8, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 2326 'fcmp' 'tmp_24' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_8)   --->   "%and_ln28_14 = and i1 %or_ln28_14, %tmp_24" [pool/pooling.cpp:28]   --->   Operation 2327 'and' 'and_ln28_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2328 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_8 = select i1 %and_ln28_14, float %phi_ln28_8, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 2328 'select' 'select_ln28_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2329 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1116 [
    i4 0, label %branch1092
    i4 1, label %branch1094
    i4 2, label %branch1096
    i4 3, label %branch1098
    i4 4, label %branch1100
    i4 5, label %branch1102
    i4 6, label %branch1104
    i4 7, label %branch1106
    i4 -8, label %branch1108
    i4 -7, label %branch1110
    i4 -6, label %branch1112
    i4 -5, label %branch1114
  ]" [pool/pooling.cpp:28]   --->   Operation 2329 'switch' <Predicate = true> <Delay = 1.36>
ST_3 : Operation 2330 [1/2] (3.25ns)   --->   "%conv_1_out_22_5_lo = load float* %conv_1_out_22_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2330 'load' 'conv_1_out_22_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2331 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2331 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2332 [1/2] (3.25ns)   --->   "%conv_1_out_20_5_lo = load float* %conv_1_out_20_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2332 'load' 'conv_1_out_20_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2333 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2333 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2334 [1/2] (3.25ns)   --->   "%conv_1_out_18_5_lo = load float* %conv_1_out_18_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2334 'load' 'conv_1_out_18_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2335 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2335 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2336 [1/2] (3.25ns)   --->   "%conv_1_out_16_5_lo = load float* %conv_1_out_16_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2336 'load' 'conv_1_out_16_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2337 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2337 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2338 [1/2] (3.25ns)   --->   "%conv_1_out_14_5_lo = load float* %conv_1_out_14_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2338 'load' 'conv_1_out_14_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2339 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2339 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2340 [1/2] (3.25ns)   --->   "%conv_1_out_12_5_lo = load float* %conv_1_out_12_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2340 'load' 'conv_1_out_12_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2341 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2341 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2342 [1/2] (3.25ns)   --->   "%conv_1_out_10_5_lo = load float* %conv_1_out_10_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2342 'load' 'conv_1_out_10_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2343 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2343 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2344 [1/2] (3.25ns)   --->   "%conv_1_out_8_5_loa = load float* %conv_1_out_8_5_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2344 'load' 'conv_1_out_8_5_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2345 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2345 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2346 [1/2] (3.25ns)   --->   "%conv_1_out_6_5_loa = load float* %conv_1_out_6_5_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2346 'load' 'conv_1_out_6_5_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2347 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2347 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2348 [1/2] (3.25ns)   --->   "%conv_1_out_4_5_loa = load float* %conv_1_out_4_5_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2348 'load' 'conv_1_out_4_5_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2349 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2349 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2350 [1/2] (3.25ns)   --->   "%conv_1_out_2_5_loa = load float* %conv_1_out_2_5_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2350 'load' 'conv_1_out_2_5_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2351 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2351 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2352 [1/2] (3.25ns)   --->   "%conv_1_out_0_5_loa = load float* %conv_1_out_0_5_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2352 'load' 'conv_1_out_0_5_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2353 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2353 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2354 [1/2] (3.25ns)   --->   "%conv_1_out_24_5_lo = load float* %conv_1_out_24_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2354 'load' 'conv_1_out_24_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2355 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.02293" [pool/pooling.cpp:28]   --->   Operation 2355 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2356 [1/2] (3.25ns)   --->   "%conv_1_out_23_4_lo = load float* %conv_1_out_23_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2356 'load' 'conv_1_out_23_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2357 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 2357 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2358 [1/2] (3.25ns)   --->   "%conv_1_out_21_4_lo = load float* %conv_1_out_21_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2358 'load' 'conv_1_out_21_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2359 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 2359 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2360 [1/2] (3.25ns)   --->   "%conv_1_out_19_4_lo = load float* %conv_1_out_19_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2360 'load' 'conv_1_out_19_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2361 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 2361 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2362 [1/2] (3.25ns)   --->   "%conv_1_out_17_4_lo = load float* %conv_1_out_17_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2362 'load' 'conv_1_out_17_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2363 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 2363 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2364 [1/2] (3.25ns)   --->   "%conv_1_out_15_4_lo = load float* %conv_1_out_15_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2364 'load' 'conv_1_out_15_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2365 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 2365 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2366 [1/2] (3.25ns)   --->   "%conv_1_out_13_4_lo = load float* %conv_1_out_13_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2366 'load' 'conv_1_out_13_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2367 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 2367 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2368 [1/2] (3.25ns)   --->   "%conv_1_out_11_4_lo = load float* %conv_1_out_11_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2368 'load' 'conv_1_out_11_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2369 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 2369 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2370 [1/2] (3.25ns)   --->   "%conv_1_out_9_4_loa = load float* %conv_1_out_9_4_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2370 'load' 'conv_1_out_9_4_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2371 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 2371 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2372 [1/2] (3.25ns)   --->   "%conv_1_out_7_4_loa = load float* %conv_1_out_7_4_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2372 'load' 'conv_1_out_7_4_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2373 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 2373 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2374 [1/2] (3.25ns)   --->   "%conv_1_out_5_4_loa = load float* %conv_1_out_5_4_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2374 'load' 'conv_1_out_5_4_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2375 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 2375 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2376 [1/2] (3.25ns)   --->   "%conv_1_out_3_4_loa = load float* %conv_1_out_3_4_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2376 'load' 'conv_1_out_3_4_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2377 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 2377 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2378 [1/2] (3.25ns)   --->   "%conv_1_out_1_4_loa = load float* %conv_1_out_1_4_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2378 'load' 'conv_1_out_1_4_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2379 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 2379 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2380 [1/2] (3.25ns)   --->   "%conv_1_out_25_4_lo = load float* %conv_1_out_25_4_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2380 'load' 'conv_1_out_25_4_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2381 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.0.12239" [pool/pooling.cpp:28]   --->   Operation 2381 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2382 [1/2] (3.25ns)   --->   "%conv_1_out_23_5_lo = load float* %conv_1_out_23_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2382 'load' 'conv_1_out_23_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2383 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 2383 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2384 [1/2] (3.25ns)   --->   "%conv_1_out_21_5_lo = load float* %conv_1_out_21_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2384 'load' 'conv_1_out_21_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2385 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 2385 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2386 [1/2] (3.25ns)   --->   "%conv_1_out_19_5_lo = load float* %conv_1_out_19_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2386 'load' 'conv_1_out_19_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2387 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 2387 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2388 [1/2] (3.25ns)   --->   "%conv_1_out_17_5_lo = load float* %conv_1_out_17_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2388 'load' 'conv_1_out_17_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2389 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 2389 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2390 [1/2] (3.25ns)   --->   "%conv_1_out_15_5_lo = load float* %conv_1_out_15_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2390 'load' 'conv_1_out_15_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2391 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 2391 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2392 [1/2] (3.25ns)   --->   "%conv_1_out_13_5_lo = load float* %conv_1_out_13_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2392 'load' 'conv_1_out_13_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2393 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 2393 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2394 [1/2] (3.25ns)   --->   "%conv_1_out_11_5_lo = load float* %conv_1_out_11_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2394 'load' 'conv_1_out_11_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2395 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 2395 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2396 [1/2] (3.25ns)   --->   "%conv_1_out_9_5_loa = load float* %conv_1_out_9_5_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2396 'load' 'conv_1_out_9_5_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2397 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 2397 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2398 [1/2] (3.25ns)   --->   "%conv_1_out_7_5_loa = load float* %conv_1_out_7_5_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2398 'load' 'conv_1_out_7_5_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2399 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 2399 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2400 [1/2] (3.25ns)   --->   "%conv_1_out_5_5_loa = load float* %conv_1_out_5_5_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2400 'load' 'conv_1_out_5_5_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2401 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 2401 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2402 [1/2] (3.25ns)   --->   "%conv_1_out_3_5_loa = load float* %conv_1_out_3_5_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2402 'load' 'conv_1_out_3_5_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2403 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 2403 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2404 [1/2] (3.25ns)   --->   "%conv_1_out_1_5_loa = load float* %conv_1_out_1_5_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2404 'load' 'conv_1_out_1_5_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2405 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 2405 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2406 [1/2] (3.25ns)   --->   "%conv_1_out_25_5_lo = load float* %conv_1_out_25_5_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2406 'load' 'conv_1_out_25_5_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2407 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.02185" [pool/pooling.cpp:28]   --->   Operation 2407 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2408 [1/2] (3.25ns)   --->   "%conv_1_out_22_6_lo = load float* %conv_1_out_22_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2408 'load' 'conv_1_out_22_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2409 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 2409 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2410 [1/2] (3.25ns)   --->   "%conv_1_out_20_6_lo = load float* %conv_1_out_20_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2410 'load' 'conv_1_out_20_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2411 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 2411 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2412 [1/2] (3.25ns)   --->   "%conv_1_out_18_6_lo = load float* %conv_1_out_18_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2412 'load' 'conv_1_out_18_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2413 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 2413 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2414 [1/2] (3.25ns)   --->   "%conv_1_out_16_6_lo = load float* %conv_1_out_16_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2414 'load' 'conv_1_out_16_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2415 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 2415 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2416 [1/2] (3.25ns)   --->   "%conv_1_out_14_6_lo = load float* %conv_1_out_14_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2416 'load' 'conv_1_out_14_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2417 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 2417 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2418 [1/2] (3.25ns)   --->   "%conv_1_out_12_6_lo = load float* %conv_1_out_12_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2418 'load' 'conv_1_out_12_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2419 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 2419 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2420 [1/2] (3.25ns)   --->   "%conv_1_out_10_6_lo = load float* %conv_1_out_10_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2420 'load' 'conv_1_out_10_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2421 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 2421 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2422 [1/2] (3.25ns)   --->   "%conv_1_out_8_6_loa = load float* %conv_1_out_8_6_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2422 'load' 'conv_1_out_8_6_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2423 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 2423 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2424 [1/2] (3.25ns)   --->   "%conv_1_out_6_6_loa = load float* %conv_1_out_6_6_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2424 'load' 'conv_1_out_6_6_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2425 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 2425 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2426 [1/2] (3.25ns)   --->   "%conv_1_out_4_6_loa = load float* %conv_1_out_4_6_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2426 'load' 'conv_1_out_4_6_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2427 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 2427 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2428 [1/2] (3.25ns)   --->   "%conv_1_out_2_6_loa = load float* %conv_1_out_2_6_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2428 'load' 'conv_1_out_2_6_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2429 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 2429 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2430 [1/2] (3.25ns)   --->   "%conv_1_out_0_6_loa = load float* %conv_1_out_0_6_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2430 'load' 'conv_1_out_0_6_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2431 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 2431 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2432 [1/2] (3.25ns)   --->   "%conv_1_out_24_6_lo = load float* %conv_1_out_24_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2432 'load' 'conv_1_out_24_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2433 [1/1] (2.12ns)   --->   "br label %._crit_edge.2.1.12131" [pool/pooling.cpp:28]   --->   Operation 2433 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2434 [1/1] (0.00ns)   --->   "%phi_ln28_12 = phi float [ %conv_1_out_0_6_loa, %branch1014 ], [ %conv_1_out_2_6_loa, %branch1016 ], [ %conv_1_out_4_6_loa, %branch1018 ], [ %conv_1_out_6_6_loa, %branch1020 ], [ %conv_1_out_8_6_loa, %branch1022 ], [ %conv_1_out_10_6_lo, %branch1024 ], [ %conv_1_out_12_6_lo, %branch1026 ], [ %conv_1_out_14_6_lo, %branch1028 ], [ %conv_1_out_16_6_lo, %branch1030 ], [ %conv_1_out_18_6_lo, %branch1032 ], [ %conv_1_out_20_6_lo, %branch1034 ], [ %conv_1_out_22_6_lo, %branch1036 ], [ %conv_1_out_24_6_lo, %branch1038 ]" [pool/pooling.cpp:28]   --->   Operation 2434 'phi' 'phi_ln28_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2435 [1/1] (0.00ns)   --->   "%bitcast_ln28_21 = bitcast float %phi_ln28_12 to i32" [pool/pooling.cpp:28]   --->   Operation 2435 'bitcast' 'bitcast_ln28_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2436 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_21, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2436 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2437 [1/1] (0.00ns)   --->   "%trunc_ln28_21 = trunc i32 %bitcast_ln28_21 to i23" [pool/pooling.cpp:28]   --->   Operation 2437 'trunc' 'trunc_ln28_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2438 [1/1] (1.55ns)   --->   "%icmp_ln28_42 = icmp ne i8 %tmp_34, -1" [pool/pooling.cpp:28]   --->   Operation 2438 'icmp' 'icmp_ln28_42' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2439 [1/1] (2.44ns)   --->   "%icmp_ln28_43 = icmp eq i23 %trunc_ln28_21, 0" [pool/pooling.cpp:28]   --->   Operation 2439 'icmp' 'icmp_ln28_43' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_12)   --->   "%or_ln28_21 = or i1 %icmp_ln28_43, %icmp_ln28_42" [pool/pooling.cpp:28]   --->   Operation 2440 'or' 'or_ln28_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2441 [1/1] (6.78ns)   --->   "%tmp_35 = fcmp ogt float %phi_ln28_12, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 2441 'fcmp' 'tmp_35' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_12)   --->   "%and_ln28_21 = and i1 %or_ln28_21, %tmp_35" [pool/pooling.cpp:28]   --->   Operation 2442 'and' 'and_ln28_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2443 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_12 = select i1 %and_ln28_21, float %phi_ln28_12, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 2443 'select' 'select_ln28_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2444 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1012 [
    i4 0, label %branch988
    i4 1, label %branch990
    i4 2, label %branch992
    i4 3, label %branch994
    i4 4, label %branch996
    i4 5, label %branch998
    i4 6, label %branch1000
    i4 7, label %branch1002
    i4 -8, label %branch1004
    i4 -7, label %branch1006
    i4 -6, label %branch1008
    i4 -5, label %branch1010
  ]" [pool/pooling.cpp:28]   --->   Operation 2444 'switch' <Predicate = true> <Delay = 1.36>
ST_3 : Operation 2445 [1/2] (3.25ns)   --->   "%conv_1_out_22_7_lo = load float* %conv_1_out_22_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2445 'load' 'conv_1_out_22_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2446 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2446 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2447 [1/2] (3.25ns)   --->   "%conv_1_out_20_7_lo = load float* %conv_1_out_20_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2447 'load' 'conv_1_out_20_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2448 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2448 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2449 [1/2] (3.25ns)   --->   "%conv_1_out_18_7_lo = load float* %conv_1_out_18_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2449 'load' 'conv_1_out_18_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2450 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2450 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2451 [1/2] (3.25ns)   --->   "%conv_1_out_16_7_lo = load float* %conv_1_out_16_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2451 'load' 'conv_1_out_16_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2452 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2452 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2453 [1/2] (3.25ns)   --->   "%conv_1_out_14_7_lo = load float* %conv_1_out_14_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2453 'load' 'conv_1_out_14_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2454 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2454 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2455 [1/2] (3.25ns)   --->   "%conv_1_out_12_7_lo = load float* %conv_1_out_12_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2455 'load' 'conv_1_out_12_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2456 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2456 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2457 [1/2] (3.25ns)   --->   "%conv_1_out_10_7_lo = load float* %conv_1_out_10_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2457 'load' 'conv_1_out_10_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2458 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2458 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2459 [1/2] (3.25ns)   --->   "%conv_1_out_8_7_loa = load float* %conv_1_out_8_7_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2459 'load' 'conv_1_out_8_7_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2460 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2460 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2461 [1/2] (3.25ns)   --->   "%conv_1_out_6_7_loa = load float* %conv_1_out_6_7_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2461 'load' 'conv_1_out_6_7_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2462 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2462 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2463 [1/2] (3.25ns)   --->   "%conv_1_out_4_7_loa = load float* %conv_1_out_4_7_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2463 'load' 'conv_1_out_4_7_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2464 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2464 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2465 [1/2] (3.25ns)   --->   "%conv_1_out_2_7_loa = load float* %conv_1_out_2_7_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2465 'load' 'conv_1_out_2_7_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2466 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2466 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2467 [1/2] (3.25ns)   --->   "%conv_1_out_0_7_loa = load float* %conv_1_out_0_7_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2467 'load' 'conv_1_out_0_7_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2468 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2468 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2469 [1/2] (3.25ns)   --->   "%conv_1_out_24_7_lo = load float* %conv_1_out_24_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2469 'load' 'conv_1_out_24_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2470 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.02077" [pool/pooling.cpp:28]   --->   Operation 2470 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2471 [1/2] (3.25ns)   --->   "%conv_1_out_23_6_lo = load float* %conv_1_out_23_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2471 'load' 'conv_1_out_23_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2472 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 2472 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2473 [1/2] (3.25ns)   --->   "%conv_1_out_21_6_lo = load float* %conv_1_out_21_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2473 'load' 'conv_1_out_21_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2474 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 2474 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2475 [1/2] (3.25ns)   --->   "%conv_1_out_19_6_lo = load float* %conv_1_out_19_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2475 'load' 'conv_1_out_19_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2476 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 2476 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2477 [1/2] (3.25ns)   --->   "%conv_1_out_17_6_lo = load float* %conv_1_out_17_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2477 'load' 'conv_1_out_17_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2478 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 2478 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2479 [1/2] (3.25ns)   --->   "%conv_1_out_15_6_lo = load float* %conv_1_out_15_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2479 'load' 'conv_1_out_15_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2480 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 2480 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2481 [1/2] (3.25ns)   --->   "%conv_1_out_13_6_lo = load float* %conv_1_out_13_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2481 'load' 'conv_1_out_13_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2482 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 2482 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2483 [1/2] (3.25ns)   --->   "%conv_1_out_11_6_lo = load float* %conv_1_out_11_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2483 'load' 'conv_1_out_11_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2484 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 2484 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2485 [1/2] (3.25ns)   --->   "%conv_1_out_9_6_loa = load float* %conv_1_out_9_6_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2485 'load' 'conv_1_out_9_6_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2486 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 2486 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2487 [1/2] (3.25ns)   --->   "%conv_1_out_7_6_loa = load float* %conv_1_out_7_6_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2487 'load' 'conv_1_out_7_6_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2488 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 2488 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2489 [1/2] (3.25ns)   --->   "%conv_1_out_5_6_loa = load float* %conv_1_out_5_6_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2489 'load' 'conv_1_out_5_6_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2490 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 2490 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2491 [1/2] (3.25ns)   --->   "%conv_1_out_3_6_loa = load float* %conv_1_out_3_6_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2491 'load' 'conv_1_out_3_6_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2492 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 2492 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2493 [1/2] (3.25ns)   --->   "%conv_1_out_1_6_loa = load float* %conv_1_out_1_6_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2493 'load' 'conv_1_out_1_6_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2494 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 2494 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2495 [1/2] (3.25ns)   --->   "%conv_1_out_25_6_lo = load float* %conv_1_out_25_6_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2495 'load' 'conv_1_out_25_6_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2496 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.0.12023" [pool/pooling.cpp:28]   --->   Operation 2496 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2497 [1/2] (3.25ns)   --->   "%conv_1_out_23_7_lo = load float* %conv_1_out_23_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2497 'load' 'conv_1_out_23_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2498 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 2498 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2499 [1/2] (3.25ns)   --->   "%conv_1_out_21_7_lo = load float* %conv_1_out_21_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2499 'load' 'conv_1_out_21_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2500 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 2500 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2501 [1/2] (3.25ns)   --->   "%conv_1_out_19_7_lo = load float* %conv_1_out_19_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2501 'load' 'conv_1_out_19_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2502 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 2502 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2503 [1/2] (3.25ns)   --->   "%conv_1_out_17_7_lo = load float* %conv_1_out_17_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2503 'load' 'conv_1_out_17_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2504 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 2504 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2505 [1/2] (3.25ns)   --->   "%conv_1_out_15_7_lo = load float* %conv_1_out_15_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2505 'load' 'conv_1_out_15_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2506 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 2506 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2507 [1/2] (3.25ns)   --->   "%conv_1_out_13_7_lo = load float* %conv_1_out_13_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2507 'load' 'conv_1_out_13_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2508 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 2508 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2509 [1/2] (3.25ns)   --->   "%conv_1_out_11_7_lo = load float* %conv_1_out_11_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2509 'load' 'conv_1_out_11_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2510 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 2510 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2511 [1/2] (3.25ns)   --->   "%conv_1_out_9_7_loa = load float* %conv_1_out_9_7_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2511 'load' 'conv_1_out_9_7_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2512 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 2512 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2513 [1/2] (3.25ns)   --->   "%conv_1_out_7_7_loa = load float* %conv_1_out_7_7_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2513 'load' 'conv_1_out_7_7_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2514 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 2514 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2515 [1/2] (3.25ns)   --->   "%conv_1_out_5_7_loa = load float* %conv_1_out_5_7_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2515 'load' 'conv_1_out_5_7_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2516 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 2516 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2517 [1/2] (3.25ns)   --->   "%conv_1_out_3_7_loa = load float* %conv_1_out_3_7_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2517 'load' 'conv_1_out_3_7_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2518 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 2518 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2519 [1/2] (3.25ns)   --->   "%conv_1_out_1_7_loa = load float* %conv_1_out_1_7_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2519 'load' 'conv_1_out_1_7_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2520 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 2520 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2521 [1/2] (3.25ns)   --->   "%conv_1_out_25_7_lo = load float* %conv_1_out_25_7_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2521 'load' 'conv_1_out_25_7_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2522 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.01969" [pool/pooling.cpp:28]   --->   Operation 2522 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2523 [1/2] (3.25ns)   --->   "%conv_1_out_22_8_lo = load float* %conv_1_out_22_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2523 'load' 'conv_1_out_22_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2524 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 2524 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2525 [1/2] (3.25ns)   --->   "%conv_1_out_20_8_lo = load float* %conv_1_out_20_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2525 'load' 'conv_1_out_20_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2526 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 2526 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2527 [1/2] (3.25ns)   --->   "%conv_1_out_18_8_lo = load float* %conv_1_out_18_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2527 'load' 'conv_1_out_18_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2528 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 2528 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2529 [1/2] (3.25ns)   --->   "%conv_1_out_16_8_lo = load float* %conv_1_out_16_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2529 'load' 'conv_1_out_16_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2530 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 2530 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2531 [1/2] (3.25ns)   --->   "%conv_1_out_14_8_lo = load float* %conv_1_out_14_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2531 'load' 'conv_1_out_14_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2532 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 2532 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2533 [1/2] (3.25ns)   --->   "%conv_1_out_12_8_lo = load float* %conv_1_out_12_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2533 'load' 'conv_1_out_12_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2534 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 2534 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2535 [1/2] (3.25ns)   --->   "%conv_1_out_10_8_lo = load float* %conv_1_out_10_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2535 'load' 'conv_1_out_10_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2536 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 2536 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2537 [1/2] (3.25ns)   --->   "%conv_1_out_8_8_loa = load float* %conv_1_out_8_8_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2537 'load' 'conv_1_out_8_8_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2538 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 2538 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2539 [1/2] (3.25ns)   --->   "%conv_1_out_6_8_loa = load float* %conv_1_out_6_8_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2539 'load' 'conv_1_out_6_8_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2540 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 2540 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2541 [1/2] (3.25ns)   --->   "%conv_1_out_4_8_loa = load float* %conv_1_out_4_8_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2541 'load' 'conv_1_out_4_8_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2542 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 2542 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2543 [1/2] (3.25ns)   --->   "%conv_1_out_2_8_loa = load float* %conv_1_out_2_8_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2543 'load' 'conv_1_out_2_8_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2544 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 2544 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2545 [1/2] (3.25ns)   --->   "%conv_1_out_0_8_loa = load float* %conv_1_out_0_8_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2545 'load' 'conv_1_out_0_8_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2546 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 2546 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2547 [1/2] (3.25ns)   --->   "%conv_1_out_24_8_lo = load float* %conv_1_out_24_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2547 'load' 'conv_1_out_24_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2548 [1/1] (2.12ns)   --->   "br label %._crit_edge.3.1.11915" [pool/pooling.cpp:28]   --->   Operation 2548 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2549 [1/1] (0.00ns)   --->   "%phi_ln28_16 = phi float [ %conv_1_out_0_8_loa, %branch910 ], [ %conv_1_out_2_8_loa, %branch912 ], [ %conv_1_out_4_8_loa, %branch914 ], [ %conv_1_out_6_8_loa, %branch916 ], [ %conv_1_out_8_8_loa, %branch918 ], [ %conv_1_out_10_8_lo, %branch920 ], [ %conv_1_out_12_8_lo, %branch922 ], [ %conv_1_out_14_8_lo, %branch924 ], [ %conv_1_out_16_8_lo, %branch926 ], [ %conv_1_out_18_8_lo, %branch928 ], [ %conv_1_out_20_8_lo, %branch930 ], [ %conv_1_out_22_8_lo, %branch932 ], [ %conv_1_out_24_8_lo, %branch934 ]" [pool/pooling.cpp:28]   --->   Operation 2549 'phi' 'phi_ln28_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2550 [1/1] (0.00ns)   --->   "%bitcast_ln28_28 = bitcast float %phi_ln28_16 to i32" [pool/pooling.cpp:28]   --->   Operation 2550 'bitcast' 'bitcast_ln28_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2551 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2551 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2552 [1/1] (0.00ns)   --->   "%trunc_ln28_28 = trunc i32 %bitcast_ln28_28 to i23" [pool/pooling.cpp:28]   --->   Operation 2552 'trunc' 'trunc_ln28_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2553 [1/1] (1.55ns)   --->   "%icmp_ln28_56 = icmp ne i8 %tmp_45, -1" [pool/pooling.cpp:28]   --->   Operation 2553 'icmp' 'icmp_ln28_56' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2554 [1/1] (2.44ns)   --->   "%icmp_ln28_57 = icmp eq i23 %trunc_ln28_28, 0" [pool/pooling.cpp:28]   --->   Operation 2554 'icmp' 'icmp_ln28_57' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_16)   --->   "%or_ln28_28 = or i1 %icmp_ln28_57, %icmp_ln28_56" [pool/pooling.cpp:28]   --->   Operation 2555 'or' 'or_ln28_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2556 [1/1] (6.78ns)   --->   "%tmp_46 = fcmp ogt float %phi_ln28_16, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 2556 'fcmp' 'tmp_46' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_16)   --->   "%and_ln28_28 = and i1 %or_ln28_28, %tmp_46" [pool/pooling.cpp:28]   --->   Operation 2557 'and' 'and_ln28_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2558 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_16 = select i1 %and_ln28_28, float %phi_ln28_16, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 2558 'select' 'select_ln28_16' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2559 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch908 [
    i4 0, label %branch884
    i4 1, label %branch886
    i4 2, label %branch888
    i4 3, label %branch890
    i4 4, label %branch892
    i4 5, label %branch894
    i4 6, label %branch896
    i4 7, label %branch898
    i4 -8, label %branch900
    i4 -7, label %branch902
    i4 -6, label %branch904
    i4 -5, label %branch906
  ]" [pool/pooling.cpp:28]   --->   Operation 2559 'switch' <Predicate = true> <Delay = 1.36>
ST_3 : Operation 2560 [1/2] (3.25ns)   --->   "%conv_1_out_22_9_lo = load float* %conv_1_out_22_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2560 'load' 'conv_1_out_22_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2561 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2561 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2562 [1/2] (3.25ns)   --->   "%conv_1_out_20_9_lo = load float* %conv_1_out_20_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2562 'load' 'conv_1_out_20_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2563 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2563 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2564 [1/2] (3.25ns)   --->   "%conv_1_out_18_9_lo = load float* %conv_1_out_18_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2564 'load' 'conv_1_out_18_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2565 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2565 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2566 [1/2] (3.25ns)   --->   "%conv_1_out_16_9_lo = load float* %conv_1_out_16_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2566 'load' 'conv_1_out_16_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2567 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2567 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2568 [1/2] (3.25ns)   --->   "%conv_1_out_14_9_lo = load float* %conv_1_out_14_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2568 'load' 'conv_1_out_14_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2569 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2569 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2570 [1/2] (3.25ns)   --->   "%conv_1_out_12_9_lo = load float* %conv_1_out_12_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2570 'load' 'conv_1_out_12_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2571 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2571 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2572 [1/2] (3.25ns)   --->   "%conv_1_out_10_9_lo = load float* %conv_1_out_10_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2572 'load' 'conv_1_out_10_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2573 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2573 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2574 [1/2] (3.25ns)   --->   "%conv_1_out_8_9_loa = load float* %conv_1_out_8_9_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2574 'load' 'conv_1_out_8_9_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2575 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2575 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2576 [1/2] (3.25ns)   --->   "%conv_1_out_6_9_loa = load float* %conv_1_out_6_9_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2576 'load' 'conv_1_out_6_9_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2577 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2577 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2578 [1/2] (3.25ns)   --->   "%conv_1_out_4_9_loa = load float* %conv_1_out_4_9_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2578 'load' 'conv_1_out_4_9_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2579 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2579 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2580 [1/2] (3.25ns)   --->   "%conv_1_out_2_9_loa = load float* %conv_1_out_2_9_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2580 'load' 'conv_1_out_2_9_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2581 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2581 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2582 [1/2] (3.25ns)   --->   "%conv_1_out_0_9_loa = load float* %conv_1_out_0_9_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2582 'load' 'conv_1_out_0_9_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2583 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2583 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2584 [1/2] (3.25ns)   --->   "%conv_1_out_24_9_lo = load float* %conv_1_out_24_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2584 'load' 'conv_1_out_24_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2585 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.01861" [pool/pooling.cpp:28]   --->   Operation 2585 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2586 [1/2] (3.25ns)   --->   "%conv_1_out_23_8_lo = load float* %conv_1_out_23_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2586 'load' 'conv_1_out_23_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2587 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 2587 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2588 [1/2] (3.25ns)   --->   "%conv_1_out_21_8_lo = load float* %conv_1_out_21_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2588 'load' 'conv_1_out_21_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2589 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 2589 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2590 [1/2] (3.25ns)   --->   "%conv_1_out_19_8_lo = load float* %conv_1_out_19_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2590 'load' 'conv_1_out_19_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2591 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 2591 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2592 [1/2] (3.25ns)   --->   "%conv_1_out_17_8_lo = load float* %conv_1_out_17_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2592 'load' 'conv_1_out_17_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2593 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 2593 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2594 [1/2] (3.25ns)   --->   "%conv_1_out_15_8_lo = load float* %conv_1_out_15_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2594 'load' 'conv_1_out_15_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2595 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 2595 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2596 [1/2] (3.25ns)   --->   "%conv_1_out_13_8_lo = load float* %conv_1_out_13_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2596 'load' 'conv_1_out_13_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2597 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 2597 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2598 [1/2] (3.25ns)   --->   "%conv_1_out_11_8_lo = load float* %conv_1_out_11_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2598 'load' 'conv_1_out_11_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2599 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 2599 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2600 [1/2] (3.25ns)   --->   "%conv_1_out_9_8_loa = load float* %conv_1_out_9_8_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2600 'load' 'conv_1_out_9_8_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2601 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 2601 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2602 [1/2] (3.25ns)   --->   "%conv_1_out_7_8_loa = load float* %conv_1_out_7_8_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2602 'load' 'conv_1_out_7_8_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2603 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 2603 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2604 [1/2] (3.25ns)   --->   "%conv_1_out_5_8_loa = load float* %conv_1_out_5_8_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2604 'load' 'conv_1_out_5_8_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2605 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 2605 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2606 [1/2] (3.25ns)   --->   "%conv_1_out_3_8_loa = load float* %conv_1_out_3_8_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2606 'load' 'conv_1_out_3_8_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2607 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 2607 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2608 [1/2] (3.25ns)   --->   "%conv_1_out_1_8_loa = load float* %conv_1_out_1_8_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2608 'load' 'conv_1_out_1_8_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2609 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 2609 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2610 [1/2] (3.25ns)   --->   "%conv_1_out_25_8_lo = load float* %conv_1_out_25_8_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2610 'load' 'conv_1_out_25_8_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2611 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.0.11807" [pool/pooling.cpp:28]   --->   Operation 2611 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2612 [1/2] (3.25ns)   --->   "%conv_1_out_23_9_lo = load float* %conv_1_out_23_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2612 'load' 'conv_1_out_23_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2613 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 2613 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2614 [1/2] (3.25ns)   --->   "%conv_1_out_21_9_lo = load float* %conv_1_out_21_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2614 'load' 'conv_1_out_21_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2615 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 2615 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2616 [1/2] (3.25ns)   --->   "%conv_1_out_19_9_lo = load float* %conv_1_out_19_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2616 'load' 'conv_1_out_19_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2617 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 2617 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2618 [1/2] (3.25ns)   --->   "%conv_1_out_17_9_lo = load float* %conv_1_out_17_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2618 'load' 'conv_1_out_17_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2619 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 2619 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2620 [1/2] (3.25ns)   --->   "%conv_1_out_15_9_lo = load float* %conv_1_out_15_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2620 'load' 'conv_1_out_15_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2621 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 2621 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2622 [1/2] (3.25ns)   --->   "%conv_1_out_13_9_lo = load float* %conv_1_out_13_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2622 'load' 'conv_1_out_13_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2623 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 2623 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2624 [1/2] (3.25ns)   --->   "%conv_1_out_11_9_lo = load float* %conv_1_out_11_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2624 'load' 'conv_1_out_11_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2625 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 2625 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2626 [1/2] (3.25ns)   --->   "%conv_1_out_9_9_loa = load float* %conv_1_out_9_9_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2626 'load' 'conv_1_out_9_9_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2627 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 2627 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2628 [1/2] (3.25ns)   --->   "%conv_1_out_7_9_loa = load float* %conv_1_out_7_9_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2628 'load' 'conv_1_out_7_9_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2629 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 2629 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2630 [1/2] (3.25ns)   --->   "%conv_1_out_5_9_loa = load float* %conv_1_out_5_9_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2630 'load' 'conv_1_out_5_9_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2631 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 2631 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2632 [1/2] (3.25ns)   --->   "%conv_1_out_3_9_loa = load float* %conv_1_out_3_9_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2632 'load' 'conv_1_out_3_9_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2633 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 2633 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2634 [1/2] (3.25ns)   --->   "%conv_1_out_1_9_loa = load float* %conv_1_out_1_9_add, align 4" [pool/pooling.cpp:28]   --->   Operation 2634 'load' 'conv_1_out_1_9_loa' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2635 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 2635 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2636 [1/2] (3.25ns)   --->   "%conv_1_out_25_9_lo = load float* %conv_1_out_25_9_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2636 'load' 'conv_1_out_25_9_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2637 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.01753" [pool/pooling.cpp:28]   --->   Operation 2637 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2638 [1/2] (3.25ns)   --->   "%conv_1_out_22_10_l = load float* %conv_1_out_22_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2638 'load' 'conv_1_out_22_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2639 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 2639 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2640 [1/2] (3.25ns)   --->   "%conv_1_out_20_10_l = load float* %conv_1_out_20_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2640 'load' 'conv_1_out_20_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2641 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 2641 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2642 [1/2] (3.25ns)   --->   "%conv_1_out_18_10_l = load float* %conv_1_out_18_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2642 'load' 'conv_1_out_18_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2643 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 2643 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2644 [1/2] (3.25ns)   --->   "%conv_1_out_16_10_l = load float* %conv_1_out_16_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2644 'load' 'conv_1_out_16_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2645 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 2645 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2646 [1/2] (3.25ns)   --->   "%conv_1_out_14_10_l = load float* %conv_1_out_14_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2646 'load' 'conv_1_out_14_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2647 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 2647 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2648 [1/2] (3.25ns)   --->   "%conv_1_out_12_10_l = load float* %conv_1_out_12_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2648 'load' 'conv_1_out_12_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2649 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 2649 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2650 [1/2] (3.25ns)   --->   "%conv_1_out_10_10_l = load float* %conv_1_out_10_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2650 'load' 'conv_1_out_10_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2651 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 2651 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2652 [1/2] (3.25ns)   --->   "%conv_1_out_8_10_lo = load float* %conv_1_out_8_10_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2652 'load' 'conv_1_out_8_10_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2653 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 2653 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2654 [1/2] (3.25ns)   --->   "%conv_1_out_6_10_lo = load float* %conv_1_out_6_10_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2654 'load' 'conv_1_out_6_10_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2655 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 2655 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2656 [1/2] (3.25ns)   --->   "%conv_1_out_4_10_lo = load float* %conv_1_out_4_10_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2656 'load' 'conv_1_out_4_10_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2657 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 2657 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2658 [1/2] (3.25ns)   --->   "%conv_1_out_2_10_lo = load float* %conv_1_out_2_10_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2658 'load' 'conv_1_out_2_10_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2659 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 2659 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2660 [1/2] (3.25ns)   --->   "%conv_1_out_0_10_lo = load float* %conv_1_out_0_10_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2660 'load' 'conv_1_out_0_10_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2661 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 2661 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2662 [1/2] (3.25ns)   --->   "%conv_1_out_24_10_l = load float* %conv_1_out_24_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2662 'load' 'conv_1_out_24_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2663 [1/1] (2.12ns)   --->   "br label %._crit_edge.4.1.11699" [pool/pooling.cpp:28]   --->   Operation 2663 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2664 [1/1] (0.00ns)   --->   "%phi_ln28_20 = phi float [ %conv_1_out_0_10_lo, %branch806 ], [ %conv_1_out_2_10_lo, %branch808 ], [ %conv_1_out_4_10_lo, %branch810 ], [ %conv_1_out_6_10_lo, %branch812 ], [ %conv_1_out_8_10_lo, %branch814 ], [ %conv_1_out_10_10_l, %branch816 ], [ %conv_1_out_12_10_l, %branch818 ], [ %conv_1_out_14_10_l, %branch820 ], [ %conv_1_out_16_10_l, %branch822 ], [ %conv_1_out_18_10_l, %branch824 ], [ %conv_1_out_20_10_l, %branch826 ], [ %conv_1_out_22_10_l, %branch828 ], [ %conv_1_out_24_10_l, %branch830 ]" [pool/pooling.cpp:28]   --->   Operation 2664 'phi' 'phi_ln28_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2665 [1/1] (0.00ns)   --->   "%bitcast_ln28_35 = bitcast float %phi_ln28_20 to i32" [pool/pooling.cpp:28]   --->   Operation 2665 'bitcast' 'bitcast_ln28_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2666 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_35, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2666 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2667 [1/1] (0.00ns)   --->   "%trunc_ln28_35 = trunc i32 %bitcast_ln28_35 to i23" [pool/pooling.cpp:28]   --->   Operation 2667 'trunc' 'trunc_ln28_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2668 [1/1] (1.55ns)   --->   "%icmp_ln28_70 = icmp ne i8 %tmp_56, -1" [pool/pooling.cpp:28]   --->   Operation 2668 'icmp' 'icmp_ln28_70' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2669 [1/1] (2.44ns)   --->   "%icmp_ln28_71 = icmp eq i23 %trunc_ln28_35, 0" [pool/pooling.cpp:28]   --->   Operation 2669 'icmp' 'icmp_ln28_71' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2670 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_20)   --->   "%or_ln28_35 = or i1 %icmp_ln28_71, %icmp_ln28_70" [pool/pooling.cpp:28]   --->   Operation 2670 'or' 'or_ln28_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2671 [1/1] (6.78ns)   --->   "%tmp_57 = fcmp ogt float %phi_ln28_20, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 2671 'fcmp' 'tmp_57' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2672 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_20)   --->   "%and_ln28_35 = and i1 %or_ln28_35, %tmp_57" [pool/pooling.cpp:28]   --->   Operation 2672 'and' 'and_ln28_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2673 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_20 = select i1 %and_ln28_35, float %phi_ln28_20, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 2673 'select' 'select_ln28_20' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2674 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch804 [
    i4 0, label %branch780
    i4 1, label %branch782
    i4 2, label %branch784
    i4 3, label %branch786
    i4 4, label %branch788
    i4 5, label %branch790
    i4 6, label %branch792
    i4 7, label %branch794
    i4 -8, label %branch796
    i4 -7, label %branch798
    i4 -6, label %branch800
    i4 -5, label %branch802
  ]" [pool/pooling.cpp:28]   --->   Operation 2674 'switch' <Predicate = true> <Delay = 1.36>
ST_3 : Operation 2675 [1/2] (3.25ns)   --->   "%conv_1_out_22_11_l = load float* %conv_1_out_22_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2675 'load' 'conv_1_out_22_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2676 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2676 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2677 [1/2] (3.25ns)   --->   "%conv_1_out_20_11_l = load float* %conv_1_out_20_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2677 'load' 'conv_1_out_20_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2678 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2678 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2679 [1/2] (3.25ns)   --->   "%conv_1_out_18_11_l = load float* %conv_1_out_18_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2679 'load' 'conv_1_out_18_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2680 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2680 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2681 [1/2] (3.25ns)   --->   "%conv_1_out_16_11_l = load float* %conv_1_out_16_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2681 'load' 'conv_1_out_16_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2682 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2682 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2683 [1/2] (3.25ns)   --->   "%conv_1_out_14_11_l = load float* %conv_1_out_14_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2683 'load' 'conv_1_out_14_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2684 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2684 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2685 [1/2] (3.25ns)   --->   "%conv_1_out_12_11_l = load float* %conv_1_out_12_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2685 'load' 'conv_1_out_12_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2686 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2686 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2687 [1/2] (3.25ns)   --->   "%conv_1_out_10_11_l = load float* %conv_1_out_10_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2687 'load' 'conv_1_out_10_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2688 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2688 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2689 [1/2] (3.25ns)   --->   "%conv_1_out_8_11_lo = load float* %conv_1_out_8_11_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2689 'load' 'conv_1_out_8_11_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2690 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2690 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2691 [1/2] (3.25ns)   --->   "%conv_1_out_6_11_lo = load float* %conv_1_out_6_11_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2691 'load' 'conv_1_out_6_11_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2692 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2692 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2693 [1/2] (3.25ns)   --->   "%conv_1_out_4_11_lo = load float* %conv_1_out_4_11_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2693 'load' 'conv_1_out_4_11_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2694 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2694 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2695 [1/2] (3.25ns)   --->   "%conv_1_out_2_11_lo = load float* %conv_1_out_2_11_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2695 'load' 'conv_1_out_2_11_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2696 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2696 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2697 [1/2] (3.25ns)   --->   "%conv_1_out_0_11_lo = load float* %conv_1_out_0_11_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2697 'load' 'conv_1_out_0_11_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2698 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2698 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2699 [1/2] (3.25ns)   --->   "%conv_1_out_24_11_l = load float* %conv_1_out_24_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2699 'load' 'conv_1_out_24_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2700 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.01645" [pool/pooling.cpp:28]   --->   Operation 2700 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2701 [1/2] (3.25ns)   --->   "%conv_1_out_23_10_l = load float* %conv_1_out_23_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2701 'load' 'conv_1_out_23_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2702 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 2702 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2703 [1/2] (3.25ns)   --->   "%conv_1_out_21_10_l = load float* %conv_1_out_21_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2703 'load' 'conv_1_out_21_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2704 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 2704 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2705 [1/2] (3.25ns)   --->   "%conv_1_out_19_10_l = load float* %conv_1_out_19_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2705 'load' 'conv_1_out_19_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2706 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 2706 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2707 [1/2] (3.25ns)   --->   "%conv_1_out_17_10_l = load float* %conv_1_out_17_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2707 'load' 'conv_1_out_17_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2708 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 2708 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2709 [1/2] (3.25ns)   --->   "%conv_1_out_15_10_l = load float* %conv_1_out_15_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2709 'load' 'conv_1_out_15_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2710 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 2710 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2711 [1/2] (3.25ns)   --->   "%conv_1_out_13_10_l = load float* %conv_1_out_13_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2711 'load' 'conv_1_out_13_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2712 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 2712 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2713 [1/2] (3.25ns)   --->   "%conv_1_out_11_10_l = load float* %conv_1_out_11_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2713 'load' 'conv_1_out_11_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2714 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 2714 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2715 [1/2] (3.25ns)   --->   "%conv_1_out_9_10_lo = load float* %conv_1_out_9_10_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2715 'load' 'conv_1_out_9_10_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2716 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 2716 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2717 [1/2] (3.25ns)   --->   "%conv_1_out_7_10_lo = load float* %conv_1_out_7_10_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2717 'load' 'conv_1_out_7_10_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2718 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 2718 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2719 [1/2] (3.25ns)   --->   "%conv_1_out_5_10_lo = load float* %conv_1_out_5_10_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2719 'load' 'conv_1_out_5_10_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2720 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 2720 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2721 [1/2] (3.25ns)   --->   "%conv_1_out_3_10_lo = load float* %conv_1_out_3_10_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2721 'load' 'conv_1_out_3_10_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2722 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 2722 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2723 [1/2] (3.25ns)   --->   "%conv_1_out_1_10_lo = load float* %conv_1_out_1_10_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2723 'load' 'conv_1_out_1_10_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2724 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 2724 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2725 [1/2] (3.25ns)   --->   "%conv_1_out_25_10_l = load float* %conv_1_out_25_10_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2725 'load' 'conv_1_out_25_10_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2726 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.0.11591" [pool/pooling.cpp:28]   --->   Operation 2726 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2727 [1/2] (3.25ns)   --->   "%conv_1_out_23_11_l = load float* %conv_1_out_23_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2727 'load' 'conv_1_out_23_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2728 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 2728 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2729 [1/2] (3.25ns)   --->   "%conv_1_out_21_11_l = load float* %conv_1_out_21_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2729 'load' 'conv_1_out_21_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2730 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 2730 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2731 [1/2] (3.25ns)   --->   "%conv_1_out_19_11_l = load float* %conv_1_out_19_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2731 'load' 'conv_1_out_19_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2732 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 2732 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2733 [1/2] (3.25ns)   --->   "%conv_1_out_17_11_l = load float* %conv_1_out_17_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2733 'load' 'conv_1_out_17_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2734 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 2734 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2735 [1/2] (3.25ns)   --->   "%conv_1_out_15_11_l = load float* %conv_1_out_15_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2735 'load' 'conv_1_out_15_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2736 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 2736 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2737 [1/2] (3.25ns)   --->   "%conv_1_out_13_11_l = load float* %conv_1_out_13_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2737 'load' 'conv_1_out_13_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2738 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 2738 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2739 [1/2] (3.25ns)   --->   "%conv_1_out_11_11_l = load float* %conv_1_out_11_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2739 'load' 'conv_1_out_11_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2740 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 2740 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2741 [1/2] (3.25ns)   --->   "%conv_1_out_9_11_lo = load float* %conv_1_out_9_11_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2741 'load' 'conv_1_out_9_11_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2742 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 2742 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2743 [1/2] (3.25ns)   --->   "%conv_1_out_7_11_lo = load float* %conv_1_out_7_11_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2743 'load' 'conv_1_out_7_11_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2744 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 2744 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2745 [1/2] (3.25ns)   --->   "%conv_1_out_5_11_lo = load float* %conv_1_out_5_11_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2745 'load' 'conv_1_out_5_11_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2746 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 2746 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2747 [1/2] (3.25ns)   --->   "%conv_1_out_3_11_lo = load float* %conv_1_out_3_11_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2747 'load' 'conv_1_out_3_11_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2748 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 2748 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2749 [1/2] (3.25ns)   --->   "%conv_1_out_1_11_lo = load float* %conv_1_out_1_11_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2749 'load' 'conv_1_out_1_11_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2750 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 2750 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2751 [1/2] (3.25ns)   --->   "%conv_1_out_25_11_l = load float* %conv_1_out_25_11_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2751 'load' 'conv_1_out_25_11_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2752 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.01537" [pool/pooling.cpp:28]   --->   Operation 2752 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2753 [1/2] (3.25ns)   --->   "%conv_1_out_22_12_l = load float* %conv_1_out_22_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2753 'load' 'conv_1_out_22_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2754 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 2754 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2755 [1/2] (3.25ns)   --->   "%conv_1_out_20_12_l = load float* %conv_1_out_20_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2755 'load' 'conv_1_out_20_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2756 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 2756 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2757 [1/2] (3.25ns)   --->   "%conv_1_out_18_12_l = load float* %conv_1_out_18_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2757 'load' 'conv_1_out_18_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2758 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 2758 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2759 [1/2] (3.25ns)   --->   "%conv_1_out_16_12_l = load float* %conv_1_out_16_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2759 'load' 'conv_1_out_16_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2760 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 2760 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2761 [1/2] (3.25ns)   --->   "%conv_1_out_14_12_l = load float* %conv_1_out_14_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2761 'load' 'conv_1_out_14_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2762 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 2762 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2763 [1/2] (3.25ns)   --->   "%conv_1_out_12_12_l = load float* %conv_1_out_12_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2763 'load' 'conv_1_out_12_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2764 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 2764 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2765 [1/2] (3.25ns)   --->   "%conv_1_out_10_12_l = load float* %conv_1_out_10_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2765 'load' 'conv_1_out_10_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2766 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 2766 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2767 [1/2] (3.25ns)   --->   "%conv_1_out_8_12_lo = load float* %conv_1_out_8_12_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2767 'load' 'conv_1_out_8_12_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2768 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 2768 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2769 [1/2] (3.25ns)   --->   "%conv_1_out_6_12_lo = load float* %conv_1_out_6_12_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2769 'load' 'conv_1_out_6_12_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2770 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 2770 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2771 [1/2] (3.25ns)   --->   "%conv_1_out_4_12_lo = load float* %conv_1_out_4_12_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2771 'load' 'conv_1_out_4_12_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2772 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 2772 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2773 [1/2] (3.25ns)   --->   "%conv_1_out_2_12_lo = load float* %conv_1_out_2_12_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2773 'load' 'conv_1_out_2_12_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2774 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 2774 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2775 [1/2] (3.25ns)   --->   "%conv_1_out_0_12_lo = load float* %conv_1_out_0_12_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2775 'load' 'conv_1_out_0_12_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2776 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 2776 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2777 [1/2] (3.25ns)   --->   "%conv_1_out_24_12_l = load float* %conv_1_out_24_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2777 'load' 'conv_1_out_24_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2778 [1/1] (2.12ns)   --->   "br label %._crit_edge.5.1.11483" [pool/pooling.cpp:28]   --->   Operation 2778 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2779 [1/1] (0.00ns)   --->   "%phi_ln28_24 = phi float [ %conv_1_out_0_12_lo, %branch702 ], [ %conv_1_out_2_12_lo, %branch704 ], [ %conv_1_out_4_12_lo, %branch706 ], [ %conv_1_out_6_12_lo, %branch708 ], [ %conv_1_out_8_12_lo, %branch710 ], [ %conv_1_out_10_12_l, %branch712 ], [ %conv_1_out_12_12_l, %branch714 ], [ %conv_1_out_14_12_l, %branch716 ], [ %conv_1_out_16_12_l, %branch718 ], [ %conv_1_out_18_12_l, %branch720 ], [ %conv_1_out_20_12_l, %branch722 ], [ %conv_1_out_22_12_l, %branch724 ], [ %conv_1_out_24_12_l, %branch726 ]" [pool/pooling.cpp:28]   --->   Operation 2779 'phi' 'phi_ln28_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2780 [1/1] (0.00ns)   --->   "%bitcast_ln28_42 = bitcast float %phi_ln28_24 to i32" [pool/pooling.cpp:28]   --->   Operation 2780 'bitcast' 'bitcast_ln28_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2781 [1/1] (0.00ns)   --->   "%tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_42, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2781 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2782 [1/1] (0.00ns)   --->   "%trunc_ln28_42 = trunc i32 %bitcast_ln28_42 to i23" [pool/pooling.cpp:28]   --->   Operation 2782 'trunc' 'trunc_ln28_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2783 [1/1] (1.55ns)   --->   "%icmp_ln28_84 = icmp ne i8 %tmp_67, -1" [pool/pooling.cpp:28]   --->   Operation 2783 'icmp' 'icmp_ln28_84' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2784 [1/1] (2.44ns)   --->   "%icmp_ln28_85 = icmp eq i23 %trunc_ln28_42, 0" [pool/pooling.cpp:28]   --->   Operation 2784 'icmp' 'icmp_ln28_85' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2785 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_24)   --->   "%or_ln28_42 = or i1 %icmp_ln28_85, %icmp_ln28_84" [pool/pooling.cpp:28]   --->   Operation 2785 'or' 'or_ln28_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2786 [1/1] (6.78ns)   --->   "%tmp_68 = fcmp ogt float %phi_ln28_24, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 2786 'fcmp' 'tmp_68' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2787 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_24)   --->   "%and_ln28_42 = and i1 %or_ln28_42, %tmp_68" [pool/pooling.cpp:28]   --->   Operation 2787 'and' 'and_ln28_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2788 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_24 = select i1 %and_ln28_42, float %phi_ln28_24, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 2788 'select' 'select_ln28_24' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2789 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch700 [
    i4 0, label %branch676
    i4 1, label %branch678
    i4 2, label %branch680
    i4 3, label %branch682
    i4 4, label %branch684
    i4 5, label %branch686
    i4 6, label %branch688
    i4 7, label %branch690
    i4 -8, label %branch692
    i4 -7, label %branch694
    i4 -6, label %branch696
    i4 -5, label %branch698
  ]" [pool/pooling.cpp:28]   --->   Operation 2789 'switch' <Predicate = true> <Delay = 1.36>
ST_3 : Operation 2790 [1/2] (3.25ns)   --->   "%conv_1_out_22_13_l = load float* %conv_1_out_22_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2790 'load' 'conv_1_out_22_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2791 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2791 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2792 [1/2] (3.25ns)   --->   "%conv_1_out_20_13_l = load float* %conv_1_out_20_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2792 'load' 'conv_1_out_20_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2793 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2793 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2794 [1/2] (3.25ns)   --->   "%conv_1_out_18_13_l = load float* %conv_1_out_18_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2794 'load' 'conv_1_out_18_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2795 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2795 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2796 [1/2] (3.25ns)   --->   "%conv_1_out_16_13_l = load float* %conv_1_out_16_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2796 'load' 'conv_1_out_16_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2797 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2797 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2798 [1/2] (3.25ns)   --->   "%conv_1_out_14_13_l = load float* %conv_1_out_14_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2798 'load' 'conv_1_out_14_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2799 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2799 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2800 [1/2] (3.25ns)   --->   "%conv_1_out_12_13_l = load float* %conv_1_out_12_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2800 'load' 'conv_1_out_12_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2801 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2801 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2802 [1/2] (3.25ns)   --->   "%conv_1_out_10_13_l = load float* %conv_1_out_10_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2802 'load' 'conv_1_out_10_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2803 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2803 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2804 [1/2] (3.25ns)   --->   "%conv_1_out_8_13_lo = load float* %conv_1_out_8_13_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2804 'load' 'conv_1_out_8_13_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2805 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2805 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2806 [1/2] (3.25ns)   --->   "%conv_1_out_6_13_lo = load float* %conv_1_out_6_13_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2806 'load' 'conv_1_out_6_13_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2807 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2807 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2808 [1/2] (3.25ns)   --->   "%conv_1_out_4_13_lo = load float* %conv_1_out_4_13_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2808 'load' 'conv_1_out_4_13_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2809 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2809 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2810 [1/2] (3.25ns)   --->   "%conv_1_out_2_13_lo = load float* %conv_1_out_2_13_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2810 'load' 'conv_1_out_2_13_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2811 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2811 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2812 [1/2] (3.25ns)   --->   "%conv_1_out_0_13_lo = load float* %conv_1_out_0_13_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2812 'load' 'conv_1_out_0_13_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2813 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2813 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2814 [1/2] (3.25ns)   --->   "%conv_1_out_24_13_l = load float* %conv_1_out_24_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2814 'load' 'conv_1_out_24_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2815 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.01429" [pool/pooling.cpp:28]   --->   Operation 2815 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2816 [1/2] (3.25ns)   --->   "%conv_1_out_23_12_l = load float* %conv_1_out_23_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2816 'load' 'conv_1_out_23_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2817 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 2817 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2818 [1/2] (3.25ns)   --->   "%conv_1_out_21_12_l = load float* %conv_1_out_21_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2818 'load' 'conv_1_out_21_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2819 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 2819 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2820 [1/2] (3.25ns)   --->   "%conv_1_out_19_12_l = load float* %conv_1_out_19_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2820 'load' 'conv_1_out_19_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2821 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 2821 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2822 [1/2] (3.25ns)   --->   "%conv_1_out_17_12_l = load float* %conv_1_out_17_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2822 'load' 'conv_1_out_17_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2823 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 2823 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2824 [1/2] (3.25ns)   --->   "%conv_1_out_15_12_l = load float* %conv_1_out_15_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2824 'load' 'conv_1_out_15_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2825 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 2825 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2826 [1/2] (3.25ns)   --->   "%conv_1_out_13_12_l = load float* %conv_1_out_13_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2826 'load' 'conv_1_out_13_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2827 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 2827 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2828 [1/2] (3.25ns)   --->   "%conv_1_out_11_12_l = load float* %conv_1_out_11_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2828 'load' 'conv_1_out_11_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2829 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 2829 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2830 [1/2] (3.25ns)   --->   "%conv_1_out_9_12_lo = load float* %conv_1_out_9_12_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2830 'load' 'conv_1_out_9_12_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2831 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 2831 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2832 [1/2] (3.25ns)   --->   "%conv_1_out_7_12_lo = load float* %conv_1_out_7_12_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2832 'load' 'conv_1_out_7_12_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2833 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 2833 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2834 [1/2] (3.25ns)   --->   "%conv_1_out_5_12_lo = load float* %conv_1_out_5_12_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2834 'load' 'conv_1_out_5_12_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2835 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 2835 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2836 [1/2] (3.25ns)   --->   "%conv_1_out_3_12_lo = load float* %conv_1_out_3_12_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2836 'load' 'conv_1_out_3_12_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2837 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 2837 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2838 [1/2] (3.25ns)   --->   "%conv_1_out_1_12_lo = load float* %conv_1_out_1_12_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2838 'load' 'conv_1_out_1_12_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2839 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 2839 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2840 [1/2] (3.25ns)   --->   "%conv_1_out_25_12_l = load float* %conv_1_out_25_12_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2840 'load' 'conv_1_out_25_12_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2841 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.0.11375" [pool/pooling.cpp:28]   --->   Operation 2841 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2842 [1/2] (3.25ns)   --->   "%conv_1_out_23_13_l = load float* %conv_1_out_23_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2842 'load' 'conv_1_out_23_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2843 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 2843 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2844 [1/2] (3.25ns)   --->   "%conv_1_out_21_13_l = load float* %conv_1_out_21_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2844 'load' 'conv_1_out_21_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2845 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 2845 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2846 [1/2] (3.25ns)   --->   "%conv_1_out_19_13_l = load float* %conv_1_out_19_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2846 'load' 'conv_1_out_19_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2847 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 2847 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2848 [1/2] (3.25ns)   --->   "%conv_1_out_17_13_l = load float* %conv_1_out_17_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2848 'load' 'conv_1_out_17_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2849 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 2849 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2850 [1/2] (3.25ns)   --->   "%conv_1_out_15_13_l = load float* %conv_1_out_15_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2850 'load' 'conv_1_out_15_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2851 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 2851 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2852 [1/2] (3.25ns)   --->   "%conv_1_out_13_13_l = load float* %conv_1_out_13_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2852 'load' 'conv_1_out_13_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2853 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 2853 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2854 [1/2] (3.25ns)   --->   "%conv_1_out_11_13_l = load float* %conv_1_out_11_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2854 'load' 'conv_1_out_11_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2855 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 2855 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2856 [1/2] (3.25ns)   --->   "%conv_1_out_9_13_lo = load float* %conv_1_out_9_13_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2856 'load' 'conv_1_out_9_13_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2857 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 2857 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2858 [1/2] (3.25ns)   --->   "%conv_1_out_7_13_lo = load float* %conv_1_out_7_13_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2858 'load' 'conv_1_out_7_13_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2859 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 2859 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2860 [1/2] (3.25ns)   --->   "%conv_1_out_5_13_lo = load float* %conv_1_out_5_13_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2860 'load' 'conv_1_out_5_13_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2861 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 2861 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2862 [1/2] (3.25ns)   --->   "%conv_1_out_3_13_lo = load float* %conv_1_out_3_13_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2862 'load' 'conv_1_out_3_13_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2863 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 2863 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2864 [1/2] (3.25ns)   --->   "%conv_1_out_1_13_lo = load float* %conv_1_out_1_13_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2864 'load' 'conv_1_out_1_13_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2865 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 2865 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2866 [1/2] (3.25ns)   --->   "%conv_1_out_25_13_l = load float* %conv_1_out_25_13_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2866 'load' 'conv_1_out_25_13_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2867 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.01321" [pool/pooling.cpp:28]   --->   Operation 2867 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2868 [1/2] (3.25ns)   --->   "%conv_1_out_22_14_l = load float* %conv_1_out_22_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2868 'load' 'conv_1_out_22_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2869 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 2869 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2870 [1/2] (3.25ns)   --->   "%conv_1_out_20_14_l = load float* %conv_1_out_20_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2870 'load' 'conv_1_out_20_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2871 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 2871 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2872 [1/2] (3.25ns)   --->   "%conv_1_out_18_14_l = load float* %conv_1_out_18_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2872 'load' 'conv_1_out_18_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2873 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 2873 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2874 [1/2] (3.25ns)   --->   "%conv_1_out_16_14_l = load float* %conv_1_out_16_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2874 'load' 'conv_1_out_16_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2875 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 2875 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2876 [1/2] (3.25ns)   --->   "%conv_1_out_14_14_l = load float* %conv_1_out_14_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2876 'load' 'conv_1_out_14_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2877 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 2877 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2878 [1/2] (3.25ns)   --->   "%conv_1_out_12_14_l = load float* %conv_1_out_12_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2878 'load' 'conv_1_out_12_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2879 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 2879 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2880 [1/2] (3.25ns)   --->   "%conv_1_out_10_14_l = load float* %conv_1_out_10_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2880 'load' 'conv_1_out_10_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2881 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 2881 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2882 [1/2] (3.25ns)   --->   "%conv_1_out_8_14_lo = load float* %conv_1_out_8_14_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2882 'load' 'conv_1_out_8_14_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2883 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 2883 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2884 [1/2] (3.25ns)   --->   "%conv_1_out_6_14_lo = load float* %conv_1_out_6_14_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2884 'load' 'conv_1_out_6_14_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2885 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 2885 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2886 [1/2] (3.25ns)   --->   "%conv_1_out_4_14_lo = load float* %conv_1_out_4_14_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2886 'load' 'conv_1_out_4_14_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2887 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 2887 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2888 [1/2] (3.25ns)   --->   "%conv_1_out_2_14_lo = load float* %conv_1_out_2_14_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2888 'load' 'conv_1_out_2_14_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2889 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 2889 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2890 [1/2] (3.25ns)   --->   "%conv_1_out_0_14_lo = load float* %conv_1_out_0_14_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2890 'load' 'conv_1_out_0_14_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2891 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 2891 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2892 [1/2] (3.25ns)   --->   "%conv_1_out_24_14_l = load float* %conv_1_out_24_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2892 'load' 'conv_1_out_24_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2893 [1/1] (2.12ns)   --->   "br label %._crit_edge.6.1.11267" [pool/pooling.cpp:28]   --->   Operation 2893 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2894 [1/1] (0.00ns)   --->   "%phi_ln28_28 = phi float [ %conv_1_out_0_14_lo, %branch598 ], [ %conv_1_out_2_14_lo, %branch600 ], [ %conv_1_out_4_14_lo, %branch602 ], [ %conv_1_out_6_14_lo, %branch604 ], [ %conv_1_out_8_14_lo, %branch606 ], [ %conv_1_out_10_14_l, %branch608 ], [ %conv_1_out_12_14_l, %branch610 ], [ %conv_1_out_14_14_l, %branch612 ], [ %conv_1_out_16_14_l, %branch614 ], [ %conv_1_out_18_14_l, %branch616 ], [ %conv_1_out_20_14_l, %branch618 ], [ %conv_1_out_22_14_l, %branch620 ], [ %conv_1_out_24_14_l, %branch622 ]" [pool/pooling.cpp:28]   --->   Operation 2894 'phi' 'phi_ln28_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2895 [1/1] (0.00ns)   --->   "%bitcast_ln28_49 = bitcast float %phi_ln28_28 to i32" [pool/pooling.cpp:28]   --->   Operation 2895 'bitcast' 'bitcast_ln28_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2896 [1/1] (0.00ns)   --->   "%tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_49, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2896 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2897 [1/1] (0.00ns)   --->   "%trunc_ln28_49 = trunc i32 %bitcast_ln28_49 to i23" [pool/pooling.cpp:28]   --->   Operation 2897 'trunc' 'trunc_ln28_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2898 [1/1] (1.55ns)   --->   "%icmp_ln28_98 = icmp ne i8 %tmp_78, -1" [pool/pooling.cpp:28]   --->   Operation 2898 'icmp' 'icmp_ln28_98' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2899 [1/1] (2.44ns)   --->   "%icmp_ln28_99 = icmp eq i23 %trunc_ln28_49, 0" [pool/pooling.cpp:28]   --->   Operation 2899 'icmp' 'icmp_ln28_99' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2900 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_28)   --->   "%or_ln28_49 = or i1 %icmp_ln28_99, %icmp_ln28_98" [pool/pooling.cpp:28]   --->   Operation 2900 'or' 'or_ln28_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2901 [1/1] (6.78ns)   --->   "%tmp_79 = fcmp ogt float %phi_ln28_28, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 2901 'fcmp' 'tmp_79' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2902 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_28)   --->   "%and_ln28_49 = and i1 %or_ln28_49, %tmp_79" [pool/pooling.cpp:28]   --->   Operation 2902 'and' 'and_ln28_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2903 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_28 = select i1 %and_ln28_49, float %phi_ln28_28, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 2903 'select' 'select_ln28_28' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 2904 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch596 [
    i4 0, label %branch572
    i4 1, label %branch574
    i4 2, label %branch576
    i4 3, label %branch578
    i4 4, label %branch580
    i4 5, label %branch582
    i4 6, label %branch584
    i4 7, label %branch586
    i4 -8, label %branch588
    i4 -7, label %branch590
    i4 -6, label %branch592
    i4 -5, label %branch594
  ]" [pool/pooling.cpp:28]   --->   Operation 2904 'switch' <Predicate = true> <Delay = 1.36>
ST_3 : Operation 2905 [1/2] (3.25ns)   --->   "%conv_1_out_22_15_l = load float* %conv_1_out_22_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2905 'load' 'conv_1_out_22_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2906 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2906 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2907 [1/2] (3.25ns)   --->   "%conv_1_out_20_15_l = load float* %conv_1_out_20_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2907 'load' 'conv_1_out_20_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2908 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2908 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2909 [1/2] (3.25ns)   --->   "%conv_1_out_18_15_l = load float* %conv_1_out_18_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2909 'load' 'conv_1_out_18_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2910 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2910 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2911 [1/2] (3.25ns)   --->   "%conv_1_out_16_15_l = load float* %conv_1_out_16_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2911 'load' 'conv_1_out_16_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2912 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2912 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2913 [1/2] (3.25ns)   --->   "%conv_1_out_14_15_l = load float* %conv_1_out_14_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2913 'load' 'conv_1_out_14_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2914 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2914 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2915 [1/2] (3.25ns)   --->   "%conv_1_out_12_15_l = load float* %conv_1_out_12_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2915 'load' 'conv_1_out_12_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2916 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2916 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2917 [1/2] (3.25ns)   --->   "%conv_1_out_10_15_l = load float* %conv_1_out_10_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2917 'load' 'conv_1_out_10_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2918 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2918 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2919 [1/2] (3.25ns)   --->   "%conv_1_out_8_15_lo = load float* %conv_1_out_8_15_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2919 'load' 'conv_1_out_8_15_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2920 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2920 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2921 [1/2] (3.25ns)   --->   "%conv_1_out_6_15_lo = load float* %conv_1_out_6_15_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2921 'load' 'conv_1_out_6_15_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2922 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2922 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2923 [1/2] (3.25ns)   --->   "%conv_1_out_4_15_lo = load float* %conv_1_out_4_15_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2923 'load' 'conv_1_out_4_15_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2924 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2924 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2925 [1/2] (3.25ns)   --->   "%conv_1_out_2_15_lo = load float* %conv_1_out_2_15_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2925 'load' 'conv_1_out_2_15_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2926 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2926 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2927 [1/2] (3.25ns)   --->   "%conv_1_out_0_15_lo = load float* %conv_1_out_0_15_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2927 'load' 'conv_1_out_0_15_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2928 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2928 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2929 [1/2] (3.25ns)   --->   "%conv_1_out_24_15_l = load float* %conv_1_out_24_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2929 'load' 'conv_1_out_24_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2930 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.01213" [pool/pooling.cpp:28]   --->   Operation 2930 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2931 [1/2] (3.25ns)   --->   "%conv_1_out_23_14_l = load float* %conv_1_out_23_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2931 'load' 'conv_1_out_23_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2932 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2932 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2933 [1/2] (3.25ns)   --->   "%conv_1_out_21_14_l = load float* %conv_1_out_21_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2933 'load' 'conv_1_out_21_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2934 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2934 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2935 [1/2] (3.25ns)   --->   "%conv_1_out_19_14_l = load float* %conv_1_out_19_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2935 'load' 'conv_1_out_19_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2936 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2936 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2937 [1/2] (3.25ns)   --->   "%conv_1_out_17_14_l = load float* %conv_1_out_17_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2937 'load' 'conv_1_out_17_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2938 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2938 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2939 [1/2] (3.25ns)   --->   "%conv_1_out_15_14_l = load float* %conv_1_out_15_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2939 'load' 'conv_1_out_15_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2940 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2940 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2941 [1/2] (3.25ns)   --->   "%conv_1_out_13_14_l = load float* %conv_1_out_13_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2941 'load' 'conv_1_out_13_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2942 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2942 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2943 [1/2] (3.25ns)   --->   "%conv_1_out_11_14_l = load float* %conv_1_out_11_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2943 'load' 'conv_1_out_11_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2944 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2944 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2945 [1/2] (3.25ns)   --->   "%conv_1_out_9_14_lo = load float* %conv_1_out_9_14_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2945 'load' 'conv_1_out_9_14_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2946 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2946 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2947 [1/2] (3.25ns)   --->   "%conv_1_out_7_14_lo = load float* %conv_1_out_7_14_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2947 'load' 'conv_1_out_7_14_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2948 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2948 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2949 [1/2] (3.25ns)   --->   "%conv_1_out_5_14_lo = load float* %conv_1_out_5_14_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2949 'load' 'conv_1_out_5_14_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2950 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2950 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2951 [1/2] (3.25ns)   --->   "%conv_1_out_3_14_lo = load float* %conv_1_out_3_14_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2951 'load' 'conv_1_out_3_14_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2952 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2952 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2953 [1/2] (3.25ns)   --->   "%conv_1_out_1_14_lo = load float* %conv_1_out_1_14_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2953 'load' 'conv_1_out_1_14_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2954 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2954 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2955 [1/2] (3.25ns)   --->   "%conv_1_out_25_14_l = load float* %conv_1_out_25_14_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2955 'load' 'conv_1_out_25_14_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2956 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.0.11159" [pool/pooling.cpp:28]   --->   Operation 2956 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2957 [1/2] (3.25ns)   --->   "%conv_1_out_23_15_l = load float* %conv_1_out_23_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2957 'load' 'conv_1_out_23_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2958 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2958 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2959 [1/2] (3.25ns)   --->   "%conv_1_out_21_15_l = load float* %conv_1_out_21_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2959 'load' 'conv_1_out_21_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2960 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2960 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2961 [1/2] (3.25ns)   --->   "%conv_1_out_19_15_l = load float* %conv_1_out_19_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2961 'load' 'conv_1_out_19_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2962 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2962 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2963 [1/2] (3.25ns)   --->   "%conv_1_out_17_15_l = load float* %conv_1_out_17_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2963 'load' 'conv_1_out_17_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2964 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2964 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2965 [1/2] (3.25ns)   --->   "%conv_1_out_15_15_l = load float* %conv_1_out_15_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2965 'load' 'conv_1_out_15_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2966 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2966 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2967 [1/2] (3.25ns)   --->   "%conv_1_out_13_15_l = load float* %conv_1_out_13_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2967 'load' 'conv_1_out_13_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2968 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2968 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2969 [1/2] (3.25ns)   --->   "%conv_1_out_11_15_l = load float* %conv_1_out_11_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2969 'load' 'conv_1_out_11_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2970 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2970 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2971 [1/2] (3.25ns)   --->   "%conv_1_out_9_15_lo = load float* %conv_1_out_9_15_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2971 'load' 'conv_1_out_9_15_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2972 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2972 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2973 [1/2] (3.25ns)   --->   "%conv_1_out_7_15_lo = load float* %conv_1_out_7_15_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2973 'load' 'conv_1_out_7_15_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2974 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2974 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 2975 [1/2] (3.25ns)   --->   "%conv_1_out_5_15_lo = load float* %conv_1_out_5_15_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2975 'load' 'conv_1_out_5_15_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2976 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2976 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 2977 [1/2] (3.25ns)   --->   "%conv_1_out_3_15_lo = load float* %conv_1_out_3_15_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2977 'load' 'conv_1_out_3_15_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2978 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2978 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 2979 [1/2] (3.25ns)   --->   "%conv_1_out_1_15_lo = load float* %conv_1_out_1_15_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2979 'load' 'conv_1_out_1_15_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2980 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2980 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 2981 [1/2] (3.25ns)   --->   "%conv_1_out_25_15_l = load float* %conv_1_out_25_15_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2981 'load' 'conv_1_out_25_15_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2982 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.01105" [pool/pooling.cpp:28]   --->   Operation 2982 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 2983 [1/2] (3.25ns)   --->   "%conv_1_out_22_16_l = load float* %conv_1_out_22_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2983 'load' 'conv_1_out_22_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2984 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 2984 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 2985 [1/2] (3.25ns)   --->   "%conv_1_out_20_16_l = load float* %conv_1_out_20_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2985 'load' 'conv_1_out_20_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2986 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 2986 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 2987 [1/2] (3.25ns)   --->   "%conv_1_out_18_16_l = load float* %conv_1_out_18_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2987 'load' 'conv_1_out_18_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2988 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 2988 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 2989 [1/2] (3.25ns)   --->   "%conv_1_out_16_16_l = load float* %conv_1_out_16_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2989 'load' 'conv_1_out_16_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2990 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 2990 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 2991 [1/2] (3.25ns)   --->   "%conv_1_out_14_16_l = load float* %conv_1_out_14_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2991 'load' 'conv_1_out_14_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2992 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 2992 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 2993 [1/2] (3.25ns)   --->   "%conv_1_out_12_16_l = load float* %conv_1_out_12_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2993 'load' 'conv_1_out_12_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2994 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 2994 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 2995 [1/2] (3.25ns)   --->   "%conv_1_out_10_16_l = load float* %conv_1_out_10_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 2995 'load' 'conv_1_out_10_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2996 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 2996 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 2997 [1/2] (3.25ns)   --->   "%conv_1_out_8_16_lo = load float* %conv_1_out_8_16_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2997 'load' 'conv_1_out_8_16_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 2998 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 2998 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 2999 [1/2] (3.25ns)   --->   "%conv_1_out_6_16_lo = load float* %conv_1_out_6_16_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 2999 'load' 'conv_1_out_6_16_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3000 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 3000 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 3001 [1/2] (3.25ns)   --->   "%conv_1_out_4_16_lo = load float* %conv_1_out_4_16_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3001 'load' 'conv_1_out_4_16_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3002 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 3002 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 3003 [1/2] (3.25ns)   --->   "%conv_1_out_2_16_lo = load float* %conv_1_out_2_16_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3003 'load' 'conv_1_out_2_16_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3004 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 3004 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 3005 [1/2] (3.25ns)   --->   "%conv_1_out_0_16_lo = load float* %conv_1_out_0_16_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3005 'load' 'conv_1_out_0_16_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3006 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 3006 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 3007 [1/2] (3.25ns)   --->   "%conv_1_out_24_16_l = load float* %conv_1_out_24_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3007 'load' 'conv_1_out_24_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3008 [1/1] (2.12ns)   --->   "br label %._crit_edge.7.1.11051" [pool/pooling.cpp:28]   --->   Operation 3008 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 3009 [1/1] (0.00ns)   --->   "%phi_ln28_32 = phi float [ %conv_1_out_0_16_lo, %branch494 ], [ %conv_1_out_2_16_lo, %branch496 ], [ %conv_1_out_4_16_lo, %branch498 ], [ %conv_1_out_6_16_lo, %branch500 ], [ %conv_1_out_8_16_lo, %branch502 ], [ %conv_1_out_10_16_l, %branch504 ], [ %conv_1_out_12_16_l, %branch506 ], [ %conv_1_out_14_16_l, %branch508 ], [ %conv_1_out_16_16_l, %branch510 ], [ %conv_1_out_18_16_l, %branch512 ], [ %conv_1_out_20_16_l, %branch514 ], [ %conv_1_out_22_16_l, %branch516 ], [ %conv_1_out_24_16_l, %branch518 ]" [pool/pooling.cpp:28]   --->   Operation 3009 'phi' 'phi_ln28_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3010 [1/1] (0.00ns)   --->   "%bitcast_ln28_56 = bitcast float %phi_ln28_32 to i32" [pool/pooling.cpp:28]   --->   Operation 3010 'bitcast' 'bitcast_ln28_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3011 [1/1] (0.00ns)   --->   "%tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_56, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3011 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3012 [1/1] (0.00ns)   --->   "%trunc_ln28_56 = trunc i32 %bitcast_ln28_56 to i23" [pool/pooling.cpp:28]   --->   Operation 3012 'trunc' 'trunc_ln28_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3013 [1/1] (1.55ns)   --->   "%icmp_ln28_112 = icmp ne i8 %tmp_89, -1" [pool/pooling.cpp:28]   --->   Operation 3013 'icmp' 'icmp_ln28_112' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3014 [1/1] (2.44ns)   --->   "%icmp_ln28_113 = icmp eq i23 %trunc_ln28_56, 0" [pool/pooling.cpp:28]   --->   Operation 3014 'icmp' 'icmp_ln28_113' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3015 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_32)   --->   "%or_ln28_56 = or i1 %icmp_ln28_113, %icmp_ln28_112" [pool/pooling.cpp:28]   --->   Operation 3015 'or' 'or_ln28_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3016 [1/1] (6.78ns)   --->   "%tmp_90 = fcmp ogt float %phi_ln28_32, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 3016 'fcmp' 'tmp_90' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3017 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_32)   --->   "%and_ln28_56 = and i1 %or_ln28_56, %tmp_90" [pool/pooling.cpp:28]   --->   Operation 3017 'and' 'and_ln28_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3018 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_32 = select i1 %and_ln28_56, float %phi_ln28_32, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 3018 'select' 'select_ln28_32' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3019 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch492 [
    i4 0, label %branch468
    i4 1, label %branch470
    i4 2, label %branch472
    i4 3, label %branch474
    i4 4, label %branch476
    i4 5, label %branch478
    i4 6, label %branch480
    i4 7, label %branch482
    i4 -8, label %branch484
    i4 -7, label %branch486
    i4 -6, label %branch488
    i4 -5, label %branch490
  ]" [pool/pooling.cpp:28]   --->   Operation 3019 'switch' <Predicate = true> <Delay = 1.36>
ST_3 : Operation 3020 [1/2] (3.25ns)   --->   "%conv_1_out_22_17_l = load float* %conv_1_out_22_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3020 'load' 'conv_1_out_22_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3021 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 3021 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 3022 [1/2] (3.25ns)   --->   "%conv_1_out_20_17_l = load float* %conv_1_out_20_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3022 'load' 'conv_1_out_20_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3023 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 3023 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 3024 [1/2] (3.25ns)   --->   "%conv_1_out_18_17_l = load float* %conv_1_out_18_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3024 'load' 'conv_1_out_18_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3025 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 3025 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 3026 [1/2] (3.25ns)   --->   "%conv_1_out_16_17_l = load float* %conv_1_out_16_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3026 'load' 'conv_1_out_16_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3027 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 3027 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 3028 [1/2] (3.25ns)   --->   "%conv_1_out_14_17_l = load float* %conv_1_out_14_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3028 'load' 'conv_1_out_14_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3029 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 3029 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 3030 [1/2] (3.25ns)   --->   "%conv_1_out_12_17_l = load float* %conv_1_out_12_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3030 'load' 'conv_1_out_12_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3031 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 3031 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 3032 [1/2] (3.25ns)   --->   "%conv_1_out_10_17_l = load float* %conv_1_out_10_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3032 'load' 'conv_1_out_10_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3033 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 3033 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 3034 [1/2] (3.25ns)   --->   "%conv_1_out_8_17_lo = load float* %conv_1_out_8_17_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3034 'load' 'conv_1_out_8_17_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3035 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 3035 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 3036 [1/2] (3.25ns)   --->   "%conv_1_out_6_17_lo = load float* %conv_1_out_6_17_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3036 'load' 'conv_1_out_6_17_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3037 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 3037 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 3038 [1/2] (3.25ns)   --->   "%conv_1_out_4_17_lo = load float* %conv_1_out_4_17_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3038 'load' 'conv_1_out_4_17_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3039 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 3039 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 3040 [1/2] (3.25ns)   --->   "%conv_1_out_2_17_lo = load float* %conv_1_out_2_17_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3040 'load' 'conv_1_out_2_17_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3041 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 3041 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 3042 [1/2] (3.25ns)   --->   "%conv_1_out_0_17_lo = load float* %conv_1_out_0_17_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3042 'load' 'conv_1_out_0_17_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3043 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 3043 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 3044 [1/2] (3.25ns)   --->   "%conv_1_out_24_17_l = load float* %conv_1_out_24_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3044 'load' 'conv_1_out_24_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3045 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.0997" [pool/pooling.cpp:28]   --->   Operation 3045 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 3046 [1/2] (3.25ns)   --->   "%conv_1_out_23_16_l = load float* %conv_1_out_23_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3046 'load' 'conv_1_out_23_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3047 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 3047 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 3048 [1/2] (3.25ns)   --->   "%conv_1_out_21_16_l = load float* %conv_1_out_21_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3048 'load' 'conv_1_out_21_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3049 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 3049 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 3050 [1/2] (3.25ns)   --->   "%conv_1_out_19_16_l = load float* %conv_1_out_19_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3050 'load' 'conv_1_out_19_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3051 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 3051 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 3052 [1/2] (3.25ns)   --->   "%conv_1_out_17_16_l = load float* %conv_1_out_17_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3052 'load' 'conv_1_out_17_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3053 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 3053 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 3054 [1/2] (3.25ns)   --->   "%conv_1_out_15_16_l = load float* %conv_1_out_15_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3054 'load' 'conv_1_out_15_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3055 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 3055 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 3056 [1/2] (3.25ns)   --->   "%conv_1_out_13_16_l = load float* %conv_1_out_13_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3056 'load' 'conv_1_out_13_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3057 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 3057 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 3058 [1/2] (3.25ns)   --->   "%conv_1_out_11_16_l = load float* %conv_1_out_11_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3058 'load' 'conv_1_out_11_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3059 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 3059 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 3060 [1/2] (3.25ns)   --->   "%conv_1_out_9_16_lo = load float* %conv_1_out_9_16_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3060 'load' 'conv_1_out_9_16_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3061 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 3061 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 3062 [1/2] (3.25ns)   --->   "%conv_1_out_7_16_lo = load float* %conv_1_out_7_16_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3062 'load' 'conv_1_out_7_16_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3063 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 3063 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 3064 [1/2] (3.25ns)   --->   "%conv_1_out_5_16_lo = load float* %conv_1_out_5_16_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3064 'load' 'conv_1_out_5_16_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3065 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 3065 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 3066 [1/2] (3.25ns)   --->   "%conv_1_out_3_16_lo = load float* %conv_1_out_3_16_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3066 'load' 'conv_1_out_3_16_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3067 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 3067 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 3068 [1/2] (3.25ns)   --->   "%conv_1_out_1_16_lo = load float* %conv_1_out_1_16_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3068 'load' 'conv_1_out_1_16_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3069 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 3069 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 3070 [1/2] (3.25ns)   --->   "%conv_1_out_25_16_l = load float* %conv_1_out_25_16_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3070 'load' 'conv_1_out_25_16_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3071 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.0.1943" [pool/pooling.cpp:28]   --->   Operation 3071 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 3072 [1/2] (3.25ns)   --->   "%conv_1_out_23_17_l = load float* %conv_1_out_23_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3072 'load' 'conv_1_out_23_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3073 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 3073 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 3074 [1/2] (3.25ns)   --->   "%conv_1_out_21_17_l = load float* %conv_1_out_21_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3074 'load' 'conv_1_out_21_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3075 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 3075 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 3076 [1/2] (3.25ns)   --->   "%conv_1_out_19_17_l = load float* %conv_1_out_19_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3076 'load' 'conv_1_out_19_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3077 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 3077 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 3078 [1/2] (3.25ns)   --->   "%conv_1_out_17_17_l = load float* %conv_1_out_17_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3078 'load' 'conv_1_out_17_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3079 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 3079 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 3080 [1/2] (3.25ns)   --->   "%conv_1_out_15_17_l = load float* %conv_1_out_15_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3080 'load' 'conv_1_out_15_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3081 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 3081 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 3082 [1/2] (3.25ns)   --->   "%conv_1_out_13_17_l = load float* %conv_1_out_13_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3082 'load' 'conv_1_out_13_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3083 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 3083 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 3084 [1/2] (3.25ns)   --->   "%conv_1_out_11_17_l = load float* %conv_1_out_11_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3084 'load' 'conv_1_out_11_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3085 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 3085 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 3086 [1/2] (3.25ns)   --->   "%conv_1_out_9_17_lo = load float* %conv_1_out_9_17_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3086 'load' 'conv_1_out_9_17_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3087 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 3087 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 3088 [1/2] (3.25ns)   --->   "%conv_1_out_7_17_lo = load float* %conv_1_out_7_17_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3088 'load' 'conv_1_out_7_17_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3089 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 3089 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 3090 [1/2] (3.25ns)   --->   "%conv_1_out_5_17_lo = load float* %conv_1_out_5_17_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3090 'load' 'conv_1_out_5_17_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3091 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 3091 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 3092 [1/2] (3.25ns)   --->   "%conv_1_out_3_17_lo = load float* %conv_1_out_3_17_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3092 'load' 'conv_1_out_3_17_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3093 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 3093 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 3094 [1/2] (3.25ns)   --->   "%conv_1_out_1_17_lo = load float* %conv_1_out_1_17_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3094 'load' 'conv_1_out_1_17_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3095 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 3095 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 3096 [1/2] (3.25ns)   --->   "%conv_1_out_25_17_l = load float* %conv_1_out_25_17_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3096 'load' 'conv_1_out_25_17_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3097 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.0889" [pool/pooling.cpp:28]   --->   Operation 3097 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 3098 [1/2] (3.25ns)   --->   "%conv_1_out_22_18_l = load float* %conv_1_out_22_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3098 'load' 'conv_1_out_22_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3099 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 3099 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 3100 [1/2] (3.25ns)   --->   "%conv_1_out_20_18_l = load float* %conv_1_out_20_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3100 'load' 'conv_1_out_20_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3101 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 3101 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 3102 [1/2] (3.25ns)   --->   "%conv_1_out_18_18_l = load float* %conv_1_out_18_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3102 'load' 'conv_1_out_18_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3103 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 3103 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 3104 [1/2] (3.25ns)   --->   "%conv_1_out_16_18_l = load float* %conv_1_out_16_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3104 'load' 'conv_1_out_16_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3105 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 3105 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 3106 [1/2] (3.25ns)   --->   "%conv_1_out_14_18_l = load float* %conv_1_out_14_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3106 'load' 'conv_1_out_14_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3107 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 3107 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 3108 [1/2] (3.25ns)   --->   "%conv_1_out_12_18_l = load float* %conv_1_out_12_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3108 'load' 'conv_1_out_12_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3109 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 3109 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 3110 [1/2] (3.25ns)   --->   "%conv_1_out_10_18_l = load float* %conv_1_out_10_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3110 'load' 'conv_1_out_10_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3111 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 3111 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 3112 [1/2] (3.25ns)   --->   "%conv_1_out_8_18_lo = load float* %conv_1_out_8_18_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3112 'load' 'conv_1_out_8_18_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3113 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 3113 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 3114 [1/2] (3.25ns)   --->   "%conv_1_out_6_18_lo = load float* %conv_1_out_6_18_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3114 'load' 'conv_1_out_6_18_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3115 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 3115 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 3116 [1/2] (3.25ns)   --->   "%conv_1_out_4_18_lo = load float* %conv_1_out_4_18_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3116 'load' 'conv_1_out_4_18_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3117 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 3117 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 3118 [1/2] (3.25ns)   --->   "%conv_1_out_2_18_lo = load float* %conv_1_out_2_18_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3118 'load' 'conv_1_out_2_18_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3119 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 3119 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 3120 [1/2] (3.25ns)   --->   "%conv_1_out_0_18_lo = load float* %conv_1_out_0_18_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3120 'load' 'conv_1_out_0_18_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3121 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 3121 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 3122 [1/2] (3.25ns)   --->   "%conv_1_out_24_18_l = load float* %conv_1_out_24_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3122 'load' 'conv_1_out_24_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3123 [1/1] (2.12ns)   --->   "br label %._crit_edge.8.1.1835" [pool/pooling.cpp:28]   --->   Operation 3123 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 3124 [1/1] (0.00ns)   --->   "%phi_ln28_36 = phi float [ %conv_1_out_0_18_lo, %branch390 ], [ %conv_1_out_2_18_lo, %branch392 ], [ %conv_1_out_4_18_lo, %branch394 ], [ %conv_1_out_6_18_lo, %branch396 ], [ %conv_1_out_8_18_lo, %branch398 ], [ %conv_1_out_10_18_l, %branch400 ], [ %conv_1_out_12_18_l, %branch402 ], [ %conv_1_out_14_18_l, %branch404 ], [ %conv_1_out_16_18_l, %branch406 ], [ %conv_1_out_18_18_l, %branch408 ], [ %conv_1_out_20_18_l, %branch410 ], [ %conv_1_out_22_18_l, %branch412 ], [ %conv_1_out_24_18_l, %branch414 ]" [pool/pooling.cpp:28]   --->   Operation 3124 'phi' 'phi_ln28_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3125 [1/1] (0.00ns)   --->   "%bitcast_ln28_63 = bitcast float %phi_ln28_36 to i32" [pool/pooling.cpp:28]   --->   Operation 3125 'bitcast' 'bitcast_ln28_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3126 [1/1] (0.00ns)   --->   "%tmp_100 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_63, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3126 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3127 [1/1] (0.00ns)   --->   "%trunc_ln28_63 = trunc i32 %bitcast_ln28_63 to i23" [pool/pooling.cpp:28]   --->   Operation 3127 'trunc' 'trunc_ln28_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3128 [1/1] (1.55ns)   --->   "%icmp_ln28_126 = icmp ne i8 %tmp_100, -1" [pool/pooling.cpp:28]   --->   Operation 3128 'icmp' 'icmp_ln28_126' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3129 [1/1] (2.44ns)   --->   "%icmp_ln28_127 = icmp eq i23 %trunc_ln28_63, 0" [pool/pooling.cpp:28]   --->   Operation 3129 'icmp' 'icmp_ln28_127' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3130 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_36)   --->   "%or_ln28_63 = or i1 %icmp_ln28_127, %icmp_ln28_126" [pool/pooling.cpp:28]   --->   Operation 3130 'or' 'or_ln28_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3131 [1/1] (6.78ns)   --->   "%tmp_101 = fcmp ogt float %phi_ln28_36, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 3131 'fcmp' 'tmp_101' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3132 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_36)   --->   "%and_ln28_63 = and i1 %or_ln28_63, %tmp_101" [pool/pooling.cpp:28]   --->   Operation 3132 'and' 'and_ln28_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3133 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_36 = select i1 %and_ln28_63, float %phi_ln28_36, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 3133 'select' 'select_ln28_36' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3134 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch388 [
    i4 0, label %branch364
    i4 1, label %branch366
    i4 2, label %branch368
    i4 3, label %branch370
    i4 4, label %branch372
    i4 5, label %branch374
    i4 6, label %branch376
    i4 7, label %branch378
    i4 -8, label %branch380
    i4 -7, label %branch382
    i4 -6, label %branch384
    i4 -5, label %branch386
  ]" [pool/pooling.cpp:28]   --->   Operation 3134 'switch' <Predicate = true> <Delay = 1.36>
ST_3 : Operation 3135 [1/2] (3.25ns)   --->   "%conv_1_out_22_19_l = load float* %conv_1_out_22_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3135 'load' 'conv_1_out_22_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3136 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3136 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 3137 [1/2] (3.25ns)   --->   "%conv_1_out_20_19_l = load float* %conv_1_out_20_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3137 'load' 'conv_1_out_20_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3138 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3138 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 3139 [1/2] (3.25ns)   --->   "%conv_1_out_18_19_l = load float* %conv_1_out_18_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3139 'load' 'conv_1_out_18_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3140 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3140 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 3141 [1/2] (3.25ns)   --->   "%conv_1_out_16_19_l = load float* %conv_1_out_16_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3141 'load' 'conv_1_out_16_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3142 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3142 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 3143 [1/2] (3.25ns)   --->   "%conv_1_out_14_19_l = load float* %conv_1_out_14_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3143 'load' 'conv_1_out_14_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3144 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3144 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 3145 [1/2] (3.25ns)   --->   "%conv_1_out_12_19_l = load float* %conv_1_out_12_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3145 'load' 'conv_1_out_12_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3146 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3146 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 3147 [1/2] (3.25ns)   --->   "%conv_1_out_10_19_l = load float* %conv_1_out_10_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3147 'load' 'conv_1_out_10_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3148 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3148 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 3149 [1/2] (3.25ns)   --->   "%conv_1_out_8_19_lo = load float* %conv_1_out_8_19_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3149 'load' 'conv_1_out_8_19_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3150 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3150 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 3151 [1/2] (3.25ns)   --->   "%conv_1_out_6_19_lo = load float* %conv_1_out_6_19_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3151 'load' 'conv_1_out_6_19_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3152 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3152 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 3153 [1/2] (3.25ns)   --->   "%conv_1_out_4_19_lo = load float* %conv_1_out_4_19_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3153 'load' 'conv_1_out_4_19_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3154 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3154 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 3155 [1/2] (3.25ns)   --->   "%conv_1_out_2_19_lo = load float* %conv_1_out_2_19_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3155 'load' 'conv_1_out_2_19_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3156 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3156 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 3157 [1/2] (3.25ns)   --->   "%conv_1_out_0_19_lo = load float* %conv_1_out_0_19_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3157 'load' 'conv_1_out_0_19_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3158 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3158 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 3159 [1/2] (3.25ns)   --->   "%conv_1_out_24_19_l = load float* %conv_1_out_24_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3159 'load' 'conv_1_out_24_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3160 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.0781" [pool/pooling.cpp:28]   --->   Operation 3160 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 3161 [1/2] (3.25ns)   --->   "%conv_1_out_23_18_l = load float* %conv_1_out_23_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3161 'load' 'conv_1_out_23_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3162 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 3162 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 3163 [1/2] (3.25ns)   --->   "%conv_1_out_21_18_l = load float* %conv_1_out_21_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3163 'load' 'conv_1_out_21_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3164 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 3164 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 3165 [1/2] (3.25ns)   --->   "%conv_1_out_19_18_l = load float* %conv_1_out_19_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3165 'load' 'conv_1_out_19_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3166 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 3166 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 3167 [1/2] (3.25ns)   --->   "%conv_1_out_17_18_l = load float* %conv_1_out_17_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3167 'load' 'conv_1_out_17_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3168 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 3168 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 3169 [1/2] (3.25ns)   --->   "%conv_1_out_15_18_l = load float* %conv_1_out_15_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3169 'load' 'conv_1_out_15_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3170 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 3170 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 3171 [1/2] (3.25ns)   --->   "%conv_1_out_13_18_l = load float* %conv_1_out_13_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3171 'load' 'conv_1_out_13_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3172 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 3172 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 3173 [1/2] (3.25ns)   --->   "%conv_1_out_11_18_l = load float* %conv_1_out_11_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3173 'load' 'conv_1_out_11_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3174 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 3174 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 3175 [1/2] (3.25ns)   --->   "%conv_1_out_9_18_lo = load float* %conv_1_out_9_18_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3175 'load' 'conv_1_out_9_18_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3176 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 3176 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 3177 [1/2] (3.25ns)   --->   "%conv_1_out_7_18_lo = load float* %conv_1_out_7_18_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3177 'load' 'conv_1_out_7_18_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3178 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 3178 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 3179 [1/2] (3.25ns)   --->   "%conv_1_out_5_18_lo = load float* %conv_1_out_5_18_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3179 'load' 'conv_1_out_5_18_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3180 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 3180 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 3181 [1/2] (3.25ns)   --->   "%conv_1_out_3_18_lo = load float* %conv_1_out_3_18_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3181 'load' 'conv_1_out_3_18_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3182 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 3182 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 3183 [1/2] (3.25ns)   --->   "%conv_1_out_1_18_lo = load float* %conv_1_out_1_18_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3183 'load' 'conv_1_out_1_18_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3184 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 3184 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 3185 [1/2] (3.25ns)   --->   "%conv_1_out_25_18_l = load float* %conv_1_out_25_18_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3185 'load' 'conv_1_out_25_18_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3186 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.0.1727" [pool/pooling.cpp:28]   --->   Operation 3186 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 3187 [1/2] (3.25ns)   --->   "%conv_1_out_23_19_l = load float* %conv_1_out_23_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3187 'load' 'conv_1_out_23_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3188 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 3188 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 3189 [1/2] (3.25ns)   --->   "%conv_1_out_21_19_l = load float* %conv_1_out_21_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3189 'load' 'conv_1_out_21_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3190 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 3190 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 3191 [1/2] (3.25ns)   --->   "%conv_1_out_19_19_l = load float* %conv_1_out_19_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3191 'load' 'conv_1_out_19_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3192 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 3192 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 3193 [1/2] (3.25ns)   --->   "%conv_1_out_17_19_l = load float* %conv_1_out_17_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3193 'load' 'conv_1_out_17_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3194 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 3194 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 3195 [1/2] (3.25ns)   --->   "%conv_1_out_15_19_l = load float* %conv_1_out_15_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3195 'load' 'conv_1_out_15_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3196 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 3196 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 3197 [1/2] (3.25ns)   --->   "%conv_1_out_13_19_l = load float* %conv_1_out_13_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3197 'load' 'conv_1_out_13_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3198 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 3198 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 3199 [1/2] (3.25ns)   --->   "%conv_1_out_11_19_l = load float* %conv_1_out_11_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3199 'load' 'conv_1_out_11_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3200 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 3200 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 3201 [1/2] (3.25ns)   --->   "%conv_1_out_9_19_lo = load float* %conv_1_out_9_19_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3201 'load' 'conv_1_out_9_19_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3202 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 3202 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 3203 [1/2] (3.25ns)   --->   "%conv_1_out_7_19_lo = load float* %conv_1_out_7_19_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3203 'load' 'conv_1_out_7_19_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3204 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 3204 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 3205 [1/2] (3.25ns)   --->   "%conv_1_out_5_19_lo = load float* %conv_1_out_5_19_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3205 'load' 'conv_1_out_5_19_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3206 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 3206 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 3207 [1/2] (3.25ns)   --->   "%conv_1_out_3_19_lo = load float* %conv_1_out_3_19_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3207 'load' 'conv_1_out_3_19_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3208 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 3208 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 3209 [1/2] (3.25ns)   --->   "%conv_1_out_1_19_lo = load float* %conv_1_out_1_19_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3209 'load' 'conv_1_out_1_19_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3210 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 3210 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 3211 [1/2] (3.25ns)   --->   "%conv_1_out_25_19_l = load float* %conv_1_out_25_19_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3211 'load' 'conv_1_out_25_19_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3212 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.0673" [pool/pooling.cpp:28]   --->   Operation 3212 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 3213 [1/2] (3.25ns)   --->   "%conv_1_out_22_20_l = load float* %conv_1_out_22_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3213 'load' 'conv_1_out_22_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3214 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 3214 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 3215 [1/2] (3.25ns)   --->   "%conv_1_out_20_20_l = load float* %conv_1_out_20_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3215 'load' 'conv_1_out_20_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3216 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 3216 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 3217 [1/2] (3.25ns)   --->   "%conv_1_out_18_20_l = load float* %conv_1_out_18_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3217 'load' 'conv_1_out_18_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3218 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 3218 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 3219 [1/2] (3.25ns)   --->   "%conv_1_out_16_20_l = load float* %conv_1_out_16_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3219 'load' 'conv_1_out_16_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3220 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 3220 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 3221 [1/2] (3.25ns)   --->   "%conv_1_out_14_20_l = load float* %conv_1_out_14_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3221 'load' 'conv_1_out_14_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3222 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 3222 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 3223 [1/2] (3.25ns)   --->   "%conv_1_out_12_20_l = load float* %conv_1_out_12_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3223 'load' 'conv_1_out_12_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3224 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 3224 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 3225 [1/2] (3.25ns)   --->   "%conv_1_out_10_20_l = load float* %conv_1_out_10_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3225 'load' 'conv_1_out_10_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3226 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 3226 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 3227 [1/2] (3.25ns)   --->   "%conv_1_out_8_20_lo = load float* %conv_1_out_8_20_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3227 'load' 'conv_1_out_8_20_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3228 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 3228 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 3229 [1/2] (3.25ns)   --->   "%conv_1_out_6_20_lo = load float* %conv_1_out_6_20_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3229 'load' 'conv_1_out_6_20_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3230 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 3230 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 3231 [1/2] (3.25ns)   --->   "%conv_1_out_4_20_lo = load float* %conv_1_out_4_20_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3231 'load' 'conv_1_out_4_20_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3232 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 3232 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 3233 [1/2] (3.25ns)   --->   "%conv_1_out_2_20_lo = load float* %conv_1_out_2_20_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3233 'load' 'conv_1_out_2_20_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3234 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 3234 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 3235 [1/2] (3.25ns)   --->   "%conv_1_out_0_20_lo = load float* %conv_1_out_0_20_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3235 'load' 'conv_1_out_0_20_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3236 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 3236 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 3237 [1/2] (3.25ns)   --->   "%conv_1_out_24_20_l = load float* %conv_1_out_24_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3237 'load' 'conv_1_out_24_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3238 [1/1] (2.12ns)   --->   "br label %._crit_edge.9.1.1619" [pool/pooling.cpp:28]   --->   Operation 3238 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 3239 [1/1] (0.00ns)   --->   "%phi_ln28_40 = phi float [ %conv_1_out_0_20_lo, %branch286 ], [ %conv_1_out_2_20_lo, %branch288 ], [ %conv_1_out_4_20_lo, %branch290 ], [ %conv_1_out_6_20_lo, %branch292 ], [ %conv_1_out_8_20_lo, %branch294 ], [ %conv_1_out_10_20_l, %branch296 ], [ %conv_1_out_12_20_l, %branch298 ], [ %conv_1_out_14_20_l, %branch300 ], [ %conv_1_out_16_20_l, %branch302 ], [ %conv_1_out_18_20_l, %branch304 ], [ %conv_1_out_20_20_l, %branch306 ], [ %conv_1_out_22_20_l, %branch308 ], [ %conv_1_out_24_20_l, %branch310 ]" [pool/pooling.cpp:28]   --->   Operation 3239 'phi' 'phi_ln28_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3240 [1/1] (0.00ns)   --->   "%bitcast_ln28_70 = bitcast float %phi_ln28_40 to i32" [pool/pooling.cpp:28]   --->   Operation 3240 'bitcast' 'bitcast_ln28_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3241 [1/1] (0.00ns)   --->   "%tmp_111 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_70, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3241 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3242 [1/1] (0.00ns)   --->   "%trunc_ln28_70 = trunc i32 %bitcast_ln28_70 to i23" [pool/pooling.cpp:28]   --->   Operation 3242 'trunc' 'trunc_ln28_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3243 [1/1] (1.55ns)   --->   "%icmp_ln28_140 = icmp ne i8 %tmp_111, -1" [pool/pooling.cpp:28]   --->   Operation 3243 'icmp' 'icmp_ln28_140' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3244 [1/1] (2.44ns)   --->   "%icmp_ln28_141 = icmp eq i23 %trunc_ln28_70, 0" [pool/pooling.cpp:28]   --->   Operation 3244 'icmp' 'icmp_ln28_141' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3245 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_40)   --->   "%or_ln28_70 = or i1 %icmp_ln28_141, %icmp_ln28_140" [pool/pooling.cpp:28]   --->   Operation 3245 'or' 'or_ln28_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3246 [1/1] (6.78ns)   --->   "%tmp_112 = fcmp ogt float %phi_ln28_40, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 3246 'fcmp' 'tmp_112' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3247 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_40)   --->   "%and_ln28_70 = and i1 %or_ln28_70, %tmp_112" [pool/pooling.cpp:28]   --->   Operation 3247 'and' 'and_ln28_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3248 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_40 = select i1 %and_ln28_70, float %phi_ln28_40, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 3248 'select' 'select_ln28_40' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3249 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch284 [
    i4 0, label %branch260
    i4 1, label %branch262
    i4 2, label %branch264
    i4 3, label %branch266
    i4 4, label %branch268
    i4 5, label %branch270
    i4 6, label %branch272
    i4 7, label %branch274
    i4 -8, label %branch276
    i4 -7, label %branch278
    i4 -6, label %branch280
    i4 -5, label %branch282
  ]" [pool/pooling.cpp:28]   --->   Operation 3249 'switch' <Predicate = true> <Delay = 1.36>
ST_3 : Operation 3250 [1/2] (3.25ns)   --->   "%conv_1_out_22_21_l = load float* %conv_1_out_22_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3250 'load' 'conv_1_out_22_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3251 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3251 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 3252 [1/2] (3.25ns)   --->   "%conv_1_out_20_21_l = load float* %conv_1_out_20_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3252 'load' 'conv_1_out_20_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3253 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3253 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 3254 [1/2] (3.25ns)   --->   "%conv_1_out_18_21_l = load float* %conv_1_out_18_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3254 'load' 'conv_1_out_18_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3255 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3255 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 3256 [1/2] (3.25ns)   --->   "%conv_1_out_16_21_l = load float* %conv_1_out_16_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3256 'load' 'conv_1_out_16_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3257 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3257 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 3258 [1/2] (3.25ns)   --->   "%conv_1_out_14_21_l = load float* %conv_1_out_14_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3258 'load' 'conv_1_out_14_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3259 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3259 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 3260 [1/2] (3.25ns)   --->   "%conv_1_out_12_21_l = load float* %conv_1_out_12_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3260 'load' 'conv_1_out_12_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3261 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3261 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 3262 [1/2] (3.25ns)   --->   "%conv_1_out_10_21_l = load float* %conv_1_out_10_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3262 'load' 'conv_1_out_10_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3263 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3263 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 3264 [1/2] (3.25ns)   --->   "%conv_1_out_8_21_lo = load float* %conv_1_out_8_21_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3264 'load' 'conv_1_out_8_21_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3265 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3265 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 3266 [1/2] (3.25ns)   --->   "%conv_1_out_6_21_lo = load float* %conv_1_out_6_21_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3266 'load' 'conv_1_out_6_21_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3267 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3267 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 3268 [1/2] (3.25ns)   --->   "%conv_1_out_4_21_lo = load float* %conv_1_out_4_21_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3268 'load' 'conv_1_out_4_21_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3269 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3269 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 3270 [1/2] (3.25ns)   --->   "%conv_1_out_2_21_lo = load float* %conv_1_out_2_21_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3270 'load' 'conv_1_out_2_21_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3271 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3271 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 3272 [1/2] (3.25ns)   --->   "%conv_1_out_0_21_lo = load float* %conv_1_out_0_21_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3272 'load' 'conv_1_out_0_21_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3273 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3273 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 3274 [1/2] (3.25ns)   --->   "%conv_1_out_24_21_l = load float* %conv_1_out_24_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3274 'load' 'conv_1_out_24_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3275 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.0565" [pool/pooling.cpp:28]   --->   Operation 3275 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 3276 [1/2] (3.25ns)   --->   "%conv_1_out_23_20_l = load float* %conv_1_out_23_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3276 'load' 'conv_1_out_23_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3277 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 3277 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 3278 [1/2] (3.25ns)   --->   "%conv_1_out_21_20_l = load float* %conv_1_out_21_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3278 'load' 'conv_1_out_21_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3279 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 3279 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 3280 [1/2] (3.25ns)   --->   "%conv_1_out_19_20_l = load float* %conv_1_out_19_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3280 'load' 'conv_1_out_19_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3281 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 3281 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 3282 [1/2] (3.25ns)   --->   "%conv_1_out_17_20_l = load float* %conv_1_out_17_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3282 'load' 'conv_1_out_17_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3283 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 3283 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 3284 [1/2] (3.25ns)   --->   "%conv_1_out_15_20_l = load float* %conv_1_out_15_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3284 'load' 'conv_1_out_15_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3285 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 3285 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 3286 [1/2] (3.25ns)   --->   "%conv_1_out_13_20_l = load float* %conv_1_out_13_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3286 'load' 'conv_1_out_13_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3287 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 3287 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 3288 [1/2] (3.25ns)   --->   "%conv_1_out_11_20_l = load float* %conv_1_out_11_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3288 'load' 'conv_1_out_11_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3289 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 3289 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 3290 [1/2] (3.25ns)   --->   "%conv_1_out_9_20_lo = load float* %conv_1_out_9_20_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3290 'load' 'conv_1_out_9_20_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3291 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 3291 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 3292 [1/2] (3.25ns)   --->   "%conv_1_out_7_20_lo = load float* %conv_1_out_7_20_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3292 'load' 'conv_1_out_7_20_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3293 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 3293 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 3294 [1/2] (3.25ns)   --->   "%conv_1_out_5_20_lo = load float* %conv_1_out_5_20_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3294 'load' 'conv_1_out_5_20_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3295 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 3295 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 3296 [1/2] (3.25ns)   --->   "%conv_1_out_3_20_lo = load float* %conv_1_out_3_20_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3296 'load' 'conv_1_out_3_20_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3297 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 3297 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 3298 [1/2] (3.25ns)   --->   "%conv_1_out_1_20_lo = load float* %conv_1_out_1_20_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3298 'load' 'conv_1_out_1_20_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3299 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 3299 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 3300 [1/2] (3.25ns)   --->   "%conv_1_out_25_20_l = load float* %conv_1_out_25_20_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3300 'load' 'conv_1_out_25_20_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3301 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.0.1511" [pool/pooling.cpp:28]   --->   Operation 3301 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 3302 [1/2] (3.25ns)   --->   "%conv_1_out_23_21_l = load float* %conv_1_out_23_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3302 'load' 'conv_1_out_23_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3303 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 3303 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 3304 [1/2] (3.25ns)   --->   "%conv_1_out_21_21_l = load float* %conv_1_out_21_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3304 'load' 'conv_1_out_21_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3305 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 3305 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 3306 [1/2] (3.25ns)   --->   "%conv_1_out_19_21_l = load float* %conv_1_out_19_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3306 'load' 'conv_1_out_19_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3307 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 3307 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 3308 [1/2] (3.25ns)   --->   "%conv_1_out_17_21_l = load float* %conv_1_out_17_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3308 'load' 'conv_1_out_17_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3309 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 3309 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 3310 [1/2] (3.25ns)   --->   "%conv_1_out_15_21_l = load float* %conv_1_out_15_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3310 'load' 'conv_1_out_15_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3311 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 3311 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 3312 [1/2] (3.25ns)   --->   "%conv_1_out_13_21_l = load float* %conv_1_out_13_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3312 'load' 'conv_1_out_13_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3313 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 3313 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 3314 [1/2] (3.25ns)   --->   "%conv_1_out_11_21_l = load float* %conv_1_out_11_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3314 'load' 'conv_1_out_11_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3315 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 3315 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 3316 [1/2] (3.25ns)   --->   "%conv_1_out_9_21_lo = load float* %conv_1_out_9_21_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3316 'load' 'conv_1_out_9_21_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3317 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 3317 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 3318 [1/2] (3.25ns)   --->   "%conv_1_out_7_21_lo = load float* %conv_1_out_7_21_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3318 'load' 'conv_1_out_7_21_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3319 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 3319 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 3320 [1/2] (3.25ns)   --->   "%conv_1_out_5_21_lo = load float* %conv_1_out_5_21_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3320 'load' 'conv_1_out_5_21_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3321 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 3321 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 3322 [1/2] (3.25ns)   --->   "%conv_1_out_3_21_lo = load float* %conv_1_out_3_21_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3322 'load' 'conv_1_out_3_21_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3323 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 3323 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 3324 [1/2] (3.25ns)   --->   "%conv_1_out_1_21_lo = load float* %conv_1_out_1_21_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3324 'load' 'conv_1_out_1_21_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3325 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 3325 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 3326 [1/2] (3.25ns)   --->   "%conv_1_out_25_21_l = load float* %conv_1_out_25_21_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3326 'load' 'conv_1_out_25_21_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3327 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.0457" [pool/pooling.cpp:28]   --->   Operation 3327 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 3328 [1/2] (3.25ns)   --->   "%conv_1_out_22_22_l = load float* %conv_1_out_22_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3328 'load' 'conv_1_out_22_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3329 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 3329 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 3330 [1/2] (3.25ns)   --->   "%conv_1_out_20_22_l = load float* %conv_1_out_20_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3330 'load' 'conv_1_out_20_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3331 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 3331 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 3332 [1/2] (3.25ns)   --->   "%conv_1_out_18_22_l = load float* %conv_1_out_18_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3332 'load' 'conv_1_out_18_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3333 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 3333 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 3334 [1/2] (3.25ns)   --->   "%conv_1_out_16_22_l = load float* %conv_1_out_16_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3334 'load' 'conv_1_out_16_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3335 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 3335 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 3336 [1/2] (3.25ns)   --->   "%conv_1_out_14_22_l = load float* %conv_1_out_14_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3336 'load' 'conv_1_out_14_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3337 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 3337 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 3338 [1/2] (3.25ns)   --->   "%conv_1_out_12_22_l = load float* %conv_1_out_12_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3338 'load' 'conv_1_out_12_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3339 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 3339 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 3340 [1/2] (3.25ns)   --->   "%conv_1_out_10_22_l = load float* %conv_1_out_10_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3340 'load' 'conv_1_out_10_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3341 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 3341 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 3342 [1/2] (3.25ns)   --->   "%conv_1_out_8_22_lo = load float* %conv_1_out_8_22_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3342 'load' 'conv_1_out_8_22_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3343 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 3343 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 3344 [1/2] (3.25ns)   --->   "%conv_1_out_6_22_lo = load float* %conv_1_out_6_22_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3344 'load' 'conv_1_out_6_22_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3345 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 3345 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 3346 [1/2] (3.25ns)   --->   "%conv_1_out_4_22_lo = load float* %conv_1_out_4_22_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3346 'load' 'conv_1_out_4_22_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3347 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 3347 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 3348 [1/2] (3.25ns)   --->   "%conv_1_out_2_22_lo = load float* %conv_1_out_2_22_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3348 'load' 'conv_1_out_2_22_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3349 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 3349 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 3350 [1/2] (3.25ns)   --->   "%conv_1_out_0_22_lo = load float* %conv_1_out_0_22_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3350 'load' 'conv_1_out_0_22_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3351 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 3351 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 3352 [1/2] (3.25ns)   --->   "%conv_1_out_24_22_l = load float* %conv_1_out_24_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3352 'load' 'conv_1_out_24_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3353 [1/1] (2.12ns)   --->   "br label %._crit_edge.10.1.1403" [pool/pooling.cpp:28]   --->   Operation 3353 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 3354 [1/1] (0.00ns)   --->   "%phi_ln28_44 = phi float [ %conv_1_out_0_22_lo, %branch182 ], [ %conv_1_out_2_22_lo, %branch184 ], [ %conv_1_out_4_22_lo, %branch186 ], [ %conv_1_out_6_22_lo, %branch188 ], [ %conv_1_out_8_22_lo, %branch190 ], [ %conv_1_out_10_22_l, %branch192 ], [ %conv_1_out_12_22_l, %branch194 ], [ %conv_1_out_14_22_l, %branch196 ], [ %conv_1_out_16_22_l, %branch198 ], [ %conv_1_out_18_22_l, %branch200 ], [ %conv_1_out_20_22_l, %branch202 ], [ %conv_1_out_22_22_l, %branch204 ], [ %conv_1_out_24_22_l, %branch206 ]" [pool/pooling.cpp:28]   --->   Operation 3354 'phi' 'phi_ln28_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3355 [1/1] (0.00ns)   --->   "%bitcast_ln28_77 = bitcast float %phi_ln28_44 to i32" [pool/pooling.cpp:28]   --->   Operation 3355 'bitcast' 'bitcast_ln28_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3356 [1/1] (0.00ns)   --->   "%tmp_122 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_77, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3356 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3357 [1/1] (0.00ns)   --->   "%trunc_ln28_77 = trunc i32 %bitcast_ln28_77 to i23" [pool/pooling.cpp:28]   --->   Operation 3357 'trunc' 'trunc_ln28_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3358 [1/1] (1.55ns)   --->   "%icmp_ln28_154 = icmp ne i8 %tmp_122, -1" [pool/pooling.cpp:28]   --->   Operation 3358 'icmp' 'icmp_ln28_154' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3359 [1/1] (2.44ns)   --->   "%icmp_ln28_155 = icmp eq i23 %trunc_ln28_77, 0" [pool/pooling.cpp:28]   --->   Operation 3359 'icmp' 'icmp_ln28_155' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3360 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_44)   --->   "%or_ln28_77 = or i1 %icmp_ln28_155, %icmp_ln28_154" [pool/pooling.cpp:28]   --->   Operation 3360 'or' 'or_ln28_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3361 [1/1] (6.78ns)   --->   "%tmp_123 = fcmp ogt float %phi_ln28_44, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 3361 'fcmp' 'tmp_123' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3362 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_44)   --->   "%and_ln28_77 = and i1 %or_ln28_77, %tmp_123" [pool/pooling.cpp:28]   --->   Operation 3362 'and' 'and_ln28_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3363 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_44 = select i1 %and_ln28_77, float %phi_ln28_44, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 3363 'select' 'select_ln28_44' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3364 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch180 [
    i4 0, label %branch156
    i4 1, label %branch158
    i4 2, label %branch160
    i4 3, label %branch162
    i4 4, label %branch164
    i4 5, label %branch166
    i4 6, label %branch168
    i4 7, label %branch170
    i4 -8, label %branch172
    i4 -7, label %branch174
    i4 -6, label %branch176
    i4 -5, label %branch178
  ]" [pool/pooling.cpp:28]   --->   Operation 3364 'switch' <Predicate = true> <Delay = 1.36>
ST_3 : Operation 3365 [1/2] (3.25ns)   --->   "%conv_1_out_22_23_l = load float* %conv_1_out_22_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3365 'load' 'conv_1_out_22_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3366 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3366 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 3367 [1/2] (3.25ns)   --->   "%conv_1_out_20_23_l = load float* %conv_1_out_20_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3367 'load' 'conv_1_out_20_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3368 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3368 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 3369 [1/2] (3.25ns)   --->   "%conv_1_out_18_23_l = load float* %conv_1_out_18_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3369 'load' 'conv_1_out_18_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3370 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3370 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 3371 [1/2] (3.25ns)   --->   "%conv_1_out_16_23_l = load float* %conv_1_out_16_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3371 'load' 'conv_1_out_16_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3372 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3372 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 3373 [1/2] (3.25ns)   --->   "%conv_1_out_14_23_l = load float* %conv_1_out_14_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3373 'load' 'conv_1_out_14_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3374 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3374 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 3375 [1/2] (3.25ns)   --->   "%conv_1_out_12_23_l = load float* %conv_1_out_12_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3375 'load' 'conv_1_out_12_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3376 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3376 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 3377 [1/2] (3.25ns)   --->   "%conv_1_out_10_23_l = load float* %conv_1_out_10_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3377 'load' 'conv_1_out_10_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3378 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3378 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 3379 [1/2] (3.25ns)   --->   "%conv_1_out_8_23_lo = load float* %conv_1_out_8_23_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3379 'load' 'conv_1_out_8_23_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3380 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3380 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 3381 [1/2] (3.25ns)   --->   "%conv_1_out_6_23_lo = load float* %conv_1_out_6_23_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3381 'load' 'conv_1_out_6_23_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3382 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3382 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 3383 [1/2] (3.25ns)   --->   "%conv_1_out_4_23_lo = load float* %conv_1_out_4_23_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3383 'load' 'conv_1_out_4_23_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3384 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3384 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 3385 [1/2] (3.25ns)   --->   "%conv_1_out_2_23_lo = load float* %conv_1_out_2_23_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3385 'load' 'conv_1_out_2_23_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3386 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3386 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 3387 [1/2] (3.25ns)   --->   "%conv_1_out_0_23_lo = load float* %conv_1_out_0_23_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3387 'load' 'conv_1_out_0_23_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3388 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3388 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 3389 [1/2] (3.25ns)   --->   "%conv_1_out_24_23_l = load float* %conv_1_out_24_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3389 'load' 'conv_1_out_24_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3390 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.0349" [pool/pooling.cpp:28]   --->   Operation 3390 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 3391 [1/2] (3.25ns)   --->   "%conv_1_out_23_22_l = load float* %conv_1_out_23_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3391 'load' 'conv_1_out_23_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3392 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3392 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 3393 [1/2] (3.25ns)   --->   "%conv_1_out_21_22_l = load float* %conv_1_out_21_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3393 'load' 'conv_1_out_21_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3394 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3394 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 3395 [1/2] (3.25ns)   --->   "%conv_1_out_19_22_l = load float* %conv_1_out_19_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3395 'load' 'conv_1_out_19_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3396 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3396 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 3397 [1/2] (3.25ns)   --->   "%conv_1_out_17_22_l = load float* %conv_1_out_17_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3397 'load' 'conv_1_out_17_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3398 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3398 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 3399 [1/2] (3.25ns)   --->   "%conv_1_out_15_22_l = load float* %conv_1_out_15_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3399 'load' 'conv_1_out_15_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3400 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3400 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 3401 [1/2] (3.25ns)   --->   "%conv_1_out_13_22_l = load float* %conv_1_out_13_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3401 'load' 'conv_1_out_13_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3402 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3402 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 3403 [1/2] (3.25ns)   --->   "%conv_1_out_11_22_l = load float* %conv_1_out_11_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3403 'load' 'conv_1_out_11_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3404 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3404 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 3405 [1/2] (3.25ns)   --->   "%conv_1_out_9_22_lo = load float* %conv_1_out_9_22_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3405 'load' 'conv_1_out_9_22_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3406 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3406 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 3407 [1/2] (3.25ns)   --->   "%conv_1_out_7_22_lo = load float* %conv_1_out_7_22_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3407 'load' 'conv_1_out_7_22_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3408 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3408 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 3409 [1/2] (3.25ns)   --->   "%conv_1_out_5_22_lo = load float* %conv_1_out_5_22_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3409 'load' 'conv_1_out_5_22_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3410 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3410 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 3411 [1/2] (3.25ns)   --->   "%conv_1_out_3_22_lo = load float* %conv_1_out_3_22_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3411 'load' 'conv_1_out_3_22_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3412 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3412 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 3413 [1/2] (3.25ns)   --->   "%conv_1_out_1_22_lo = load float* %conv_1_out_1_22_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3413 'load' 'conv_1_out_1_22_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3414 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3414 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 3415 [1/2] (3.25ns)   --->   "%conv_1_out_25_22_l = load float* %conv_1_out_25_22_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3415 'load' 'conv_1_out_25_22_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3416 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.0.1295" [pool/pooling.cpp:28]   --->   Operation 3416 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 3417 [1/2] (3.25ns)   --->   "%conv_1_out_23_23_l = load float* %conv_1_out_23_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3417 'load' 'conv_1_out_23_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3418 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3418 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 3419 [1/2] (3.25ns)   --->   "%conv_1_out_21_23_l = load float* %conv_1_out_21_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3419 'load' 'conv_1_out_21_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3420 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3420 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 3421 [1/2] (3.25ns)   --->   "%conv_1_out_19_23_l = load float* %conv_1_out_19_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3421 'load' 'conv_1_out_19_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3422 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3422 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 3423 [1/2] (3.25ns)   --->   "%conv_1_out_17_23_l = load float* %conv_1_out_17_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3423 'load' 'conv_1_out_17_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3424 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3424 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 3425 [1/2] (3.25ns)   --->   "%conv_1_out_15_23_l = load float* %conv_1_out_15_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3425 'load' 'conv_1_out_15_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3426 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3426 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 3427 [1/2] (3.25ns)   --->   "%conv_1_out_13_23_l = load float* %conv_1_out_13_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3427 'load' 'conv_1_out_13_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3428 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3428 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 3429 [1/2] (3.25ns)   --->   "%conv_1_out_11_23_l = load float* %conv_1_out_11_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3429 'load' 'conv_1_out_11_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3430 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3430 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 3431 [1/2] (3.25ns)   --->   "%conv_1_out_9_23_lo = load float* %conv_1_out_9_23_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3431 'load' 'conv_1_out_9_23_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3432 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3432 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 3433 [1/2] (3.25ns)   --->   "%conv_1_out_7_23_lo = load float* %conv_1_out_7_23_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3433 'load' 'conv_1_out_7_23_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3434 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3434 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 3435 [1/2] (3.25ns)   --->   "%conv_1_out_5_23_lo = load float* %conv_1_out_5_23_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3435 'load' 'conv_1_out_5_23_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3436 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3436 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 3437 [1/2] (3.25ns)   --->   "%conv_1_out_3_23_lo = load float* %conv_1_out_3_23_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3437 'load' 'conv_1_out_3_23_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3438 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3438 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 3439 [1/2] (3.25ns)   --->   "%conv_1_out_1_23_lo = load float* %conv_1_out_1_23_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3439 'load' 'conv_1_out_1_23_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3440 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3440 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 3441 [1/2] (3.25ns)   --->   "%conv_1_out_25_23_l = load float* %conv_1_out_25_23_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3441 'load' 'conv_1_out_25_23_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3442 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.0241" [pool/pooling.cpp:28]   --->   Operation 3442 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 3443 [1/2] (3.25ns)   --->   "%conv_1_out_22_24_l = load float* %conv_1_out_22_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3443 'load' 'conv_1_out_22_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3444 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 3444 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 3445 [1/2] (3.25ns)   --->   "%conv_1_out_20_24_l = load float* %conv_1_out_20_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3445 'load' 'conv_1_out_20_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3446 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 3446 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 3447 [1/2] (3.25ns)   --->   "%conv_1_out_18_24_l = load float* %conv_1_out_18_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3447 'load' 'conv_1_out_18_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3448 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 3448 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 3449 [1/2] (3.25ns)   --->   "%conv_1_out_16_24_l = load float* %conv_1_out_16_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3449 'load' 'conv_1_out_16_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3450 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 3450 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 3451 [1/2] (3.25ns)   --->   "%conv_1_out_14_24_l = load float* %conv_1_out_14_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3451 'load' 'conv_1_out_14_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3452 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 3452 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 3453 [1/2] (3.25ns)   --->   "%conv_1_out_12_24_l = load float* %conv_1_out_12_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3453 'load' 'conv_1_out_12_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3454 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 3454 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 3455 [1/2] (3.25ns)   --->   "%conv_1_out_10_24_l = load float* %conv_1_out_10_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3455 'load' 'conv_1_out_10_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3456 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 3456 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 3457 [1/2] (3.25ns)   --->   "%conv_1_out_8_24_lo = load float* %conv_1_out_8_24_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3457 'load' 'conv_1_out_8_24_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3458 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 3458 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 3459 [1/2] (3.25ns)   --->   "%conv_1_out_6_24_lo = load float* %conv_1_out_6_24_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3459 'load' 'conv_1_out_6_24_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3460 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 3460 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 3461 [1/2] (3.25ns)   --->   "%conv_1_out_4_24_lo = load float* %conv_1_out_4_24_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3461 'load' 'conv_1_out_4_24_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3462 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 3462 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 3463 [1/2] (3.25ns)   --->   "%conv_1_out_2_24_lo = load float* %conv_1_out_2_24_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3463 'load' 'conv_1_out_2_24_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3464 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 3464 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 3465 [1/2] (3.25ns)   --->   "%conv_1_out_0_24_lo = load float* %conv_1_out_0_24_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3465 'load' 'conv_1_out_0_24_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3466 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 3466 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 3467 [1/2] (3.25ns)   --->   "%conv_1_out_24_24_l = load float* %conv_1_out_24_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3467 'load' 'conv_1_out_24_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3468 [1/1] (2.12ns)   --->   "br label %._crit_edge.11.1.1187" [pool/pooling.cpp:28]   --->   Operation 3468 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 3469 [1/1] (0.00ns)   --->   "%phi_ln28_48 = phi float [ %conv_1_out_0_24_lo, %branch78 ], [ %conv_1_out_2_24_lo, %branch80 ], [ %conv_1_out_4_24_lo, %branch82 ], [ %conv_1_out_6_24_lo, %branch84 ], [ %conv_1_out_8_24_lo, %branch86 ], [ %conv_1_out_10_24_l, %branch88 ], [ %conv_1_out_12_24_l, %branch90 ], [ %conv_1_out_14_24_l, %branch92 ], [ %conv_1_out_16_24_l, %branch94 ], [ %conv_1_out_18_24_l, %branch96 ], [ %conv_1_out_20_24_l, %branch98 ], [ %conv_1_out_22_24_l, %branch100 ], [ %conv_1_out_24_24_l, %branch102 ]" [pool/pooling.cpp:28]   --->   Operation 3469 'phi' 'phi_ln28_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3470 [1/1] (0.00ns)   --->   "%bitcast_ln28_84 = bitcast float %phi_ln28_48 to i32" [pool/pooling.cpp:28]   --->   Operation 3470 'bitcast' 'bitcast_ln28_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3471 [1/1] (0.00ns)   --->   "%tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_84, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3471 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3472 [1/1] (0.00ns)   --->   "%trunc_ln28_84 = trunc i32 %bitcast_ln28_84 to i23" [pool/pooling.cpp:28]   --->   Operation 3472 'trunc' 'trunc_ln28_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3473 [1/1] (1.55ns)   --->   "%icmp_ln28_168 = icmp ne i8 %tmp_133, -1" [pool/pooling.cpp:28]   --->   Operation 3473 'icmp' 'icmp_ln28_168' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3474 [1/1] (2.44ns)   --->   "%icmp_ln28_169 = icmp eq i23 %trunc_ln28_84, 0" [pool/pooling.cpp:28]   --->   Operation 3474 'icmp' 'icmp_ln28_169' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3475 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_48)   --->   "%or_ln28_84 = or i1 %icmp_ln28_169, %icmp_ln28_168" [pool/pooling.cpp:28]   --->   Operation 3475 'or' 'or_ln28_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3476 [1/1] (6.78ns)   --->   "%tmp_134 = fcmp ogt float %phi_ln28_48, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 3476 'fcmp' 'tmp_134' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3477 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_48)   --->   "%and_ln28_84 = and i1 %or_ln28_84, %tmp_134" [pool/pooling.cpp:28]   --->   Operation 3477 'and' 'and_ln28_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3478 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_48 = select i1 %and_ln28_84, float %phi_ln28_48, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 3478 'select' 'select_ln28_48' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 3479 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch76 [
    i4 0, label %branch52
    i4 1, label %branch54
    i4 2, label %branch56
    i4 3, label %branch58
    i4 4, label %branch60
    i4 5, label %branch62
    i4 6, label %branch64
    i4 7, label %branch66
    i4 -8, label %branch68
    i4 -7, label %branch70
    i4 -6, label %branch72
    i4 -5, label %branch74
  ]" [pool/pooling.cpp:28]   --->   Operation 3479 'switch' <Predicate = true> <Delay = 1.36>
ST_3 : Operation 3480 [1/2] (3.25ns)   --->   "%conv_1_out_22_25_l = load float* %conv_1_out_22_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3480 'load' 'conv_1_out_22_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3481 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3481 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 3482 [1/2] (3.25ns)   --->   "%conv_1_out_20_25_l = load float* %conv_1_out_20_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3482 'load' 'conv_1_out_20_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3483 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3483 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 3484 [1/2] (3.25ns)   --->   "%conv_1_out_18_25_l = load float* %conv_1_out_18_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3484 'load' 'conv_1_out_18_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3485 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3485 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 3486 [1/2] (3.25ns)   --->   "%conv_1_out_16_25_l = load float* %conv_1_out_16_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3486 'load' 'conv_1_out_16_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3487 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3487 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 3488 [1/2] (3.25ns)   --->   "%conv_1_out_14_25_l = load float* %conv_1_out_14_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3488 'load' 'conv_1_out_14_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3489 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3489 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 3490 [1/2] (3.25ns)   --->   "%conv_1_out_12_25_l = load float* %conv_1_out_12_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3490 'load' 'conv_1_out_12_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3491 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3491 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 3492 [1/2] (3.25ns)   --->   "%conv_1_out_10_25_l = load float* %conv_1_out_10_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3492 'load' 'conv_1_out_10_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3493 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3493 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 3494 [1/2] (3.25ns)   --->   "%conv_1_out_8_25_lo = load float* %conv_1_out_8_25_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3494 'load' 'conv_1_out_8_25_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3495 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3495 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 3496 [1/2] (3.25ns)   --->   "%conv_1_out_6_25_lo = load float* %conv_1_out_6_25_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3496 'load' 'conv_1_out_6_25_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3497 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3497 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 3498 [1/2] (3.25ns)   --->   "%conv_1_out_4_25_lo = load float* %conv_1_out_4_25_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3498 'load' 'conv_1_out_4_25_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3499 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3499 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 3500 [1/2] (3.25ns)   --->   "%conv_1_out_2_25_lo = load float* %conv_1_out_2_25_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3500 'load' 'conv_1_out_2_25_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3501 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3501 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 3502 [1/2] (3.25ns)   --->   "%conv_1_out_0_25_lo = load float* %conv_1_out_0_25_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3502 'load' 'conv_1_out_0_25_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3503 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3503 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 3504 [1/2] (3.25ns)   --->   "%conv_1_out_24_25_l = load float* %conv_1_out_24_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3504 'load' 'conv_1_out_24_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3505 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.0133" [pool/pooling.cpp:28]   --->   Operation 3505 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 3506 [1/2] (3.25ns)   --->   "%conv_1_out_23_24_l = load float* %conv_1_out_23_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3506 'load' 'conv_1_out_23_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3507 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3507 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 3508 [1/2] (3.25ns)   --->   "%conv_1_out_21_24_l = load float* %conv_1_out_21_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3508 'load' 'conv_1_out_21_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3509 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3509 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 3510 [1/2] (3.25ns)   --->   "%conv_1_out_19_24_l = load float* %conv_1_out_19_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3510 'load' 'conv_1_out_19_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3511 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3511 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 3512 [1/2] (3.25ns)   --->   "%conv_1_out_17_24_l = load float* %conv_1_out_17_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3512 'load' 'conv_1_out_17_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3513 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3513 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 3514 [1/2] (3.25ns)   --->   "%conv_1_out_15_24_l = load float* %conv_1_out_15_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3514 'load' 'conv_1_out_15_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3515 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3515 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 3516 [1/2] (3.25ns)   --->   "%conv_1_out_13_24_l = load float* %conv_1_out_13_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3516 'load' 'conv_1_out_13_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3517 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3517 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 3518 [1/2] (3.25ns)   --->   "%conv_1_out_11_24_l = load float* %conv_1_out_11_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3518 'load' 'conv_1_out_11_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3519 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3519 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 3520 [1/2] (3.25ns)   --->   "%conv_1_out_9_24_lo = load float* %conv_1_out_9_24_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3520 'load' 'conv_1_out_9_24_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3521 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3521 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 3522 [1/2] (3.25ns)   --->   "%conv_1_out_7_24_lo = load float* %conv_1_out_7_24_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3522 'load' 'conv_1_out_7_24_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3523 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3523 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 3524 [1/2] (3.25ns)   --->   "%conv_1_out_5_24_lo = load float* %conv_1_out_5_24_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3524 'load' 'conv_1_out_5_24_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3525 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3525 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 3526 [1/2] (3.25ns)   --->   "%conv_1_out_3_24_lo = load float* %conv_1_out_3_24_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3526 'load' 'conv_1_out_3_24_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3527 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3527 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 3528 [1/2] (3.25ns)   --->   "%conv_1_out_1_24_lo = load float* %conv_1_out_1_24_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3528 'load' 'conv_1_out_1_24_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3529 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3529 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 3530 [1/2] (3.25ns)   --->   "%conv_1_out_25_24_l = load float* %conv_1_out_25_24_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3530 'load' 'conv_1_out_25_24_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3531 [1/1] (2.12ns)   --->   "br label %._crit_edge.12.0.180" [pool/pooling.cpp:28]   --->   Operation 3531 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>
ST_3 : Operation 3532 [1/2] (3.25ns)   --->   "%conv_1_out_23_25_l = load float* %conv_1_out_23_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3532 'load' 'conv_1_out_23_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3533 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3533 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 2.12>
ST_3 : Operation 3534 [1/2] (3.25ns)   --->   "%conv_1_out_21_25_l = load float* %conv_1_out_21_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3534 'load' 'conv_1_out_21_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3535 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3535 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 2.12>
ST_3 : Operation 3536 [1/2] (3.25ns)   --->   "%conv_1_out_19_25_l = load float* %conv_1_out_19_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3536 'load' 'conv_1_out_19_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3537 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3537 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 2.12>
ST_3 : Operation 3538 [1/2] (3.25ns)   --->   "%conv_1_out_17_25_l = load float* %conv_1_out_17_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3538 'load' 'conv_1_out_17_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3539 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3539 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 2.12>
ST_3 : Operation 3540 [1/2] (3.25ns)   --->   "%conv_1_out_15_25_l = load float* %conv_1_out_15_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3540 'load' 'conv_1_out_15_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3541 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3541 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 2.12>
ST_3 : Operation 3542 [1/2] (3.25ns)   --->   "%conv_1_out_13_25_l = load float* %conv_1_out_13_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3542 'load' 'conv_1_out_13_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3543 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3543 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 2.12>
ST_3 : Operation 3544 [1/2] (3.25ns)   --->   "%conv_1_out_11_25_l = load float* %conv_1_out_11_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3544 'load' 'conv_1_out_11_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3545 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3545 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 2.12>
ST_3 : Operation 3546 [1/2] (3.25ns)   --->   "%conv_1_out_9_25_lo = load float* %conv_1_out_9_25_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3546 'load' 'conv_1_out_9_25_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3547 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3547 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 2.12>
ST_3 : Operation 3548 [1/2] (3.25ns)   --->   "%conv_1_out_7_25_lo = load float* %conv_1_out_7_25_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3548 'load' 'conv_1_out_7_25_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3549 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3549 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 2.12>
ST_3 : Operation 3550 [1/2] (3.25ns)   --->   "%conv_1_out_5_25_lo = load float* %conv_1_out_5_25_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3550 'load' 'conv_1_out_5_25_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3551 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3551 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 2.12>
ST_3 : Operation 3552 [1/2] (3.25ns)   --->   "%conv_1_out_3_25_lo = load float* %conv_1_out_3_25_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3552 'load' 'conv_1_out_3_25_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3553 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3553 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 2.12>
ST_3 : Operation 3554 [1/2] (3.25ns)   --->   "%conv_1_out_1_25_lo = load float* %conv_1_out_1_25_ad, align 4" [pool/pooling.cpp:28]   --->   Operation 3554 'load' 'conv_1_out_1_25_lo' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3555 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3555 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 2.12>
ST_3 : Operation 3556 [1/2] (3.25ns)   --->   "%conv_1_out_25_25_l = load float* %conv_1_out_25_25_a, align 4" [pool/pooling.cpp:28]   --->   Operation 3556 'load' 'conv_1_out_25_25_l' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 3557 [1/1] (2.12ns)   --->   "br label %Row_Loop_end" [pool/pooling.cpp:28]   --->   Operation 3557 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 2.12>

State 4 <SV = 3> <Delay = 28.6>
ST_4 : Operation 3558 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 3558 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 3559 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 416, i64 416, i64 416)"   --->   Operation 3559 'speclooptripcount' 'empty_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 3560 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %select_ln28_53 to i10" [pool/pooling.cpp:14]   --->   Operation 3560 'zext' 'zext_ln14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 3561 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:14]   --->   Operation 3561 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 3562 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pool/pooling.cpp:15]   --->   Operation 3562 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 3563 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %select_ln28_52, i5 0)" [pool/pooling.cpp:35]   --->   Operation 3563 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 3564 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i9 %tmp to i10" [pool/pooling.cpp:35]   --->   Operation 3564 'zext' 'zext_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 3565 [1/1] (1.82ns)   --->   "%add_ln35 = add i10 %zext_ln14, %zext_ln35" [pool/pooling.cpp:35]   --->   Operation 3565 'add' 'add_ln35' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3566 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i10 %add_ln35 to i64" [pool/pooling.cpp:35]   --->   Operation 3566 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 3567 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad = getelementptr [416 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 3567 'getelementptr' 'max_pool_1_out_0_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 3568 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_ad = getelementptr [416 x float]* %max_pool_1_out_1, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 3568 'getelementptr' 'max_pool_1_out_1_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 3569 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_ad = getelementptr [416 x float]* %max_pool_1_out_2, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 3569 'getelementptr' 'max_pool_1_out_2_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 3570 [1/1] (0.00ns)   --->   "%max_pool_1_out_3_ad = getelementptr [416 x float]* %max_pool_1_out_3, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 3570 'getelementptr' 'max_pool_1_out_3_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 3571 [1/1] (0.00ns)   --->   "%max_pool_1_out_4_ad = getelementptr [416 x float]* %max_pool_1_out_4, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 3571 'getelementptr' 'max_pool_1_out_4_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 3572 [1/1] (0.00ns)   --->   "%max_pool_1_out_5_ad = getelementptr [416 x float]* %max_pool_1_out_5, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 3572 'getelementptr' 'max_pool_1_out_5_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 3573 [1/1] (0.00ns)   --->   "%max_pool_1_out_6_ad = getelementptr [416 x float]* %max_pool_1_out_6, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 3573 'getelementptr' 'max_pool_1_out_6_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 3574 [1/1] (0.00ns)   --->   "%max_pool_1_out_7_ad = getelementptr [416 x float]* %max_pool_1_out_7, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 3574 'getelementptr' 'max_pool_1_out_7_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 3575 [1/1] (0.00ns)   --->   "%max_pool_1_out_8_ad = getelementptr [416 x float]* %max_pool_1_out_8, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 3575 'getelementptr' 'max_pool_1_out_8_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 3576 [1/1] (0.00ns)   --->   "%max_pool_1_out_9_ad = getelementptr [416 x float]* %max_pool_1_out_9, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 3576 'getelementptr' 'max_pool_1_out_9_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 3577 [1/1] (0.00ns)   --->   "%max_pool_1_out_10_a = getelementptr [416 x float]* %max_pool_1_out_10, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 3577 'getelementptr' 'max_pool_1_out_10_a' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 3578 [1/1] (0.00ns)   --->   "%max_pool_1_out_11_a = getelementptr [416 x float]* %max_pool_1_out_11, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 3578 'getelementptr' 'max_pool_1_out_11_a' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 3579 [1/1] (0.00ns)   --->   "%max_pool_1_out_12_a = getelementptr [416 x float]* %max_pool_1_out_12, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 3579 'getelementptr' 'max_pool_1_out_12_a' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 3580 [1/1] (0.00ns)   --->   "%phi_ln28_1 = phi float [ %conv_1_out_0_1_loa, %branch1300 ], [ %conv_1_out_2_1_loa, %branch1302 ], [ %conv_1_out_4_1_loa, %branch1304 ], [ %conv_1_out_6_1_loa, %branch1306 ], [ %conv_1_out_8_1_loa, %branch1308 ], [ %conv_1_out_10_1_lo, %branch1310 ], [ %conv_1_out_12_1_lo, %branch1312 ], [ %conv_1_out_14_1_lo, %branch1314 ], [ %conv_1_out_16_1_lo, %branch1316 ], [ %conv_1_out_18_1_lo, %branch1318 ], [ %conv_1_out_20_1_lo, %branch1320 ], [ %conv_1_out_22_1_lo, %branch1322 ], [ %conv_1_out_24_1_lo, %branch1324 ]" [pool/pooling.cpp:28]   --->   Operation 3580 'phi' 'phi_ln28_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3581 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %phi_ln28_1 to i32" [pool/pooling.cpp:28]   --->   Operation 3581 'bitcast' 'bitcast_ln28_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3582 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3582 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3583 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [pool/pooling.cpp:28]   --->   Operation 3583 'trunc' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3584 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %select_ln28 to i32" [pool/pooling.cpp:28]   --->   Operation 3584 'bitcast' 'bitcast_ln28_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3585 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3585 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3586 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23" [pool/pooling.cpp:28]   --->   Operation 3586 'trunc' 'trunc_ln28_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3587 [1/1] (1.55ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_4, -1" [pool/pooling.cpp:28]   --->   Operation 3587 'icmp' 'icmp_ln28_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3588 [1/1] (2.44ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0" [pool/pooling.cpp:28]   --->   Operation 3588 'icmp' 'icmp_ln28_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3589 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pool/pooling.cpp:28]   --->   Operation 3589 'or' 'or_ln28_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3590 [1/1] (1.55ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_5, -1" [pool/pooling.cpp:28]   --->   Operation 3590 'icmp' 'icmp_ln28_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3591 [1/1] (2.44ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_2, 0" [pool/pooling.cpp:28]   --->   Operation 3591 'icmp' 'icmp_ln28_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3592 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pool/pooling.cpp:28]   --->   Operation 3592 'or' 'or_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3593 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%and_ln28_1 = and i1 %or_ln28_1, %or_ln28_2" [pool/pooling.cpp:28]   --->   Operation 3593 'and' 'and_ln28_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3594 [1/1] (6.78ns)   --->   "%tmp_6 = fcmp ogt float %phi_ln28_1, %select_ln28" [pool/pooling.cpp:28]   --->   Operation 3594 'fcmp' 'tmp_6' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3595 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_2 = and i1 %and_ln28_1, %tmp_6" [pool/pooling.cpp:28]   --->   Operation 3595 'and' 'and_ln28_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3596 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_2, float %phi_ln28_1, float %select_ln28" [pool/pooling.cpp:28]   --->   Operation 3596 'select' 'select_ln28_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3597 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1299 [
    i4 0, label %branch1275
    i4 1, label %branch1277
    i4 2, label %branch1279
    i4 3, label %branch1281
    i4 4, label %branch1283
    i4 5, label %branch1285
    i4 6, label %branch1287
    i4 7, label %branch1289
    i4 -8, label %branch1291
    i4 -7, label %branch1293
    i4 -6, label %branch1295
    i4 -5, label %branch1297
  ]" [pool/pooling.cpp:28]   --->   Operation 3597 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3598 [1/1] (0.00ns)   --->   "%phi_ln28_2 = phi float [ %conv_1_out_1_0_loa, %branch1275 ], [ %conv_1_out_3_0_loa, %branch1277 ], [ %conv_1_out_5_0_loa, %branch1279 ], [ %conv_1_out_7_0_loa, %branch1281 ], [ %conv_1_out_9_0_loa, %branch1283 ], [ %conv_1_out_11_0_lo, %branch1285 ], [ %conv_1_out_13_0_lo, %branch1287 ], [ %conv_1_out_15_0_lo, %branch1289 ], [ %conv_1_out_17_0_lo, %branch1291 ], [ %conv_1_out_19_0_lo, %branch1293 ], [ %conv_1_out_21_0_lo, %branch1295 ], [ %conv_1_out_23_0_lo, %branch1297 ], [ %conv_1_out_25_0_lo, %branch1299 ]" [pool/pooling.cpp:28]   --->   Operation 3598 'phi' 'phi_ln28_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3599 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %phi_ln28_2 to i32" [pool/pooling.cpp:28]   --->   Operation 3599 'bitcast' 'bitcast_ln28_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3600 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3600 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3601 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23" [pool/pooling.cpp:28]   --->   Operation 3601 'trunc' 'trunc_ln28_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3602 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast float %select_ln28_1 to i32" [pool/pooling.cpp:28]   --->   Operation 3602 'bitcast' 'bitcast_ln28_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3603 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_4, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3603 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3604 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i32 %bitcast_ln28_4 to i23" [pool/pooling.cpp:28]   --->   Operation 3604 'trunc' 'trunc_ln28_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3605 [1/1] (1.55ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_7, -1" [pool/pooling.cpp:28]   --->   Operation 3605 'icmp' 'icmp_ln28_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3606 [1/1] (2.44ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_3, 0" [pool/pooling.cpp:28]   --->   Operation 3606 'icmp' 'icmp_ln28_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3607 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3607 'or' 'or_ln28_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3608 [1/1] (1.55ns)   --->   "%icmp_ln28_8 = icmp ne i8 %tmp_8, -1" [pool/pooling.cpp:28]   --->   Operation 3608 'icmp' 'icmp_ln28_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3609 [1/1] (2.44ns)   --->   "%icmp_ln28_9 = icmp eq i23 %trunc_ln28_4, 0" [pool/pooling.cpp:28]   --->   Operation 3609 'icmp' 'icmp_ln28_9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3610 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_4 = or i1 %icmp_ln28_9, %icmp_ln28_8" [pool/pooling.cpp:28]   --->   Operation 3610 'or' 'or_ln28_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3611 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%and_ln28_3 = and i1 %or_ln28_3, %or_ln28_4" [pool/pooling.cpp:28]   --->   Operation 3611 'and' 'and_ln28_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3612 [1/1] (6.78ns)   --->   "%tmp_9 = fcmp ogt float %phi_ln28_2, %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 3612 'fcmp' 'tmp_9' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3613 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_4 = and i1 %and_ln28_3, %tmp_9" [pool/pooling.cpp:28]   --->   Operation 3613 'and' 'and_ln28_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3614 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_2 = select i1 %and_ln28_4, float %phi_ln28_2, float %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 3614 'select' 'select_ln28_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3615 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1273 [
    i4 0, label %branch1249
    i4 1, label %branch1251
    i4 2, label %branch1253
    i4 3, label %branch1255
    i4 4, label %branch1257
    i4 5, label %branch1259
    i4 6, label %branch1261
    i4 7, label %branch1263
    i4 -8, label %branch1265
    i4 -7, label %branch1267
    i4 -6, label %branch1269
    i4 -5, label %branch1271
  ]" [pool/pooling.cpp:28]   --->   Operation 3615 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3616 [1/1] (0.00ns)   --->   "%phi_ln28_3 = phi float [ %conv_1_out_1_1_loa, %branch1249 ], [ %conv_1_out_3_1_loa, %branch1251 ], [ %conv_1_out_5_1_loa, %branch1253 ], [ %conv_1_out_7_1_loa, %branch1255 ], [ %conv_1_out_9_1_loa, %branch1257 ], [ %conv_1_out_11_1_lo, %branch1259 ], [ %conv_1_out_13_1_lo, %branch1261 ], [ %conv_1_out_15_1_lo, %branch1263 ], [ %conv_1_out_17_1_lo, %branch1265 ], [ %conv_1_out_19_1_lo, %branch1267 ], [ %conv_1_out_21_1_lo, %branch1269 ], [ %conv_1_out_23_1_lo, %branch1271 ], [ %conv_1_out_25_1_lo, %branch1273 ]" [pool/pooling.cpp:28]   --->   Operation 3616 'phi' 'phi_ln28_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3617 [1/1] (0.00ns)   --->   "%bitcast_ln28_5 = bitcast float %phi_ln28_3 to i32" [pool/pooling.cpp:28]   --->   Operation 3617 'bitcast' 'bitcast_ln28_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3618 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_5, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3618 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3619 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = trunc i32 %bitcast_ln28_5 to i23" [pool/pooling.cpp:28]   --->   Operation 3619 'trunc' 'trunc_ln28_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3620 [1/1] (0.00ns)   --->   "%bitcast_ln28_6 = bitcast float %select_ln28_2 to i32" [pool/pooling.cpp:28]   --->   Operation 3620 'bitcast' 'bitcast_ln28_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3621 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_6, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3621 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3622 [1/1] (0.00ns)   --->   "%trunc_ln28_6 = trunc i32 %bitcast_ln28_6 to i23" [pool/pooling.cpp:28]   --->   Operation 3622 'trunc' 'trunc_ln28_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3623 [1/1] (1.55ns)   --->   "%icmp_ln28_10 = icmp ne i8 %tmp_s, -1" [pool/pooling.cpp:28]   --->   Operation 3623 'icmp' 'icmp_ln28_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3624 [1/1] (2.44ns)   --->   "%icmp_ln28_11 = icmp eq i23 %trunc_ln28_5, 0" [pool/pooling.cpp:28]   --->   Operation 3624 'icmp' 'icmp_ln28_11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3625 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_5 = or i1 %icmp_ln28_11, %icmp_ln28_10" [pool/pooling.cpp:28]   --->   Operation 3625 'or' 'or_ln28_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3626 [1/1] (1.55ns)   --->   "%icmp_ln28_12 = icmp ne i8 %tmp_10, -1" [pool/pooling.cpp:28]   --->   Operation 3626 'icmp' 'icmp_ln28_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3627 [1/1] (2.44ns)   --->   "%icmp_ln28_13 = icmp eq i23 %trunc_ln28_6, 0" [pool/pooling.cpp:28]   --->   Operation 3627 'icmp' 'icmp_ln28_13' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3628 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_6 = or i1 %icmp_ln28_13, %icmp_ln28_12" [pool/pooling.cpp:28]   --->   Operation 3628 'or' 'or_ln28_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3629 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%and_ln28_5 = and i1 %or_ln28_5, %or_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3629 'and' 'and_ln28_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3630 [1/1] (6.78ns)   --->   "%tmp_11 = fcmp ogt float %phi_ln28_3, %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 3630 'fcmp' 'tmp_11' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3631 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_6 = and i1 %and_ln28_5, %tmp_11" [pool/pooling.cpp:28]   --->   Operation 3631 'and' 'and_ln28_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3632 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_3 = select i1 %and_ln28_6, float %phi_ln28_3, float %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 3632 'select' 'select_ln28_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3633 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_0_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 3633 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 3634 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1246 [
    i4 0, label %branch1222
    i4 1, label %branch1224
    i4 2, label %branch1226
    i4 3, label %branch1228
    i4 4, label %branch1230
    i4 5, label %branch1232
    i4 6, label %branch1234
    i4 7, label %branch1236
    i4 -8, label %branch1238
    i4 -7, label %branch1240
    i4 -6, label %branch1242
    i4 -5, label %branch1244
  ]" [pool/pooling.cpp:28]   --->   Operation 3634 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3635 [1/1] (0.00ns)   --->   "%phi_ln28_5 = phi float [ %conv_1_out_0_3_loa, %branch1196 ], [ %conv_1_out_2_3_loa, %branch1198 ], [ %conv_1_out_4_3_loa, %branch1200 ], [ %conv_1_out_6_3_loa, %branch1202 ], [ %conv_1_out_8_3_loa, %branch1204 ], [ %conv_1_out_10_3_lo, %branch1206 ], [ %conv_1_out_12_3_lo, %branch1208 ], [ %conv_1_out_14_3_lo, %branch1210 ], [ %conv_1_out_16_3_lo, %branch1212 ], [ %conv_1_out_18_3_lo, %branch1214 ], [ %conv_1_out_20_3_lo, %branch1216 ], [ %conv_1_out_22_3_lo, %branch1218 ], [ %conv_1_out_24_3_lo, %branch1220 ]" [pool/pooling.cpp:28]   --->   Operation 3635 'phi' 'phi_ln28_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3636 [1/1] (0.00ns)   --->   "%bitcast_ln28_8 = bitcast float %phi_ln28_5 to i32" [pool/pooling.cpp:28]   --->   Operation 3636 'bitcast' 'bitcast_ln28_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3637 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_8, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3637 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3638 [1/1] (0.00ns)   --->   "%trunc_ln28_8 = trunc i32 %bitcast_ln28_8 to i23" [pool/pooling.cpp:28]   --->   Operation 3638 'trunc' 'trunc_ln28_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3639 [1/1] (0.00ns)   --->   "%bitcast_ln28_9 = bitcast float %select_ln28_4 to i32" [pool/pooling.cpp:28]   --->   Operation 3639 'bitcast' 'bitcast_ln28_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3640 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_9, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3640 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3641 [1/1] (0.00ns)   --->   "%trunc_ln28_9 = trunc i32 %bitcast_ln28_9 to i23" [pool/pooling.cpp:28]   --->   Operation 3641 'trunc' 'trunc_ln28_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3642 [1/1] (1.55ns)   --->   "%icmp_ln28_16 = icmp ne i8 %tmp_14, -1" [pool/pooling.cpp:28]   --->   Operation 3642 'icmp' 'icmp_ln28_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3643 [1/1] (2.44ns)   --->   "%icmp_ln28_17 = icmp eq i23 %trunc_ln28_8, 0" [pool/pooling.cpp:28]   --->   Operation 3643 'icmp' 'icmp_ln28_17' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3644 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%or_ln28_8 = or i1 %icmp_ln28_17, %icmp_ln28_16" [pool/pooling.cpp:28]   --->   Operation 3644 'or' 'or_ln28_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3645 [1/1] (1.55ns)   --->   "%icmp_ln28_18 = icmp ne i8 %tmp_15, -1" [pool/pooling.cpp:28]   --->   Operation 3645 'icmp' 'icmp_ln28_18' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3646 [1/1] (2.44ns)   --->   "%icmp_ln28_19 = icmp eq i23 %trunc_ln28_9, 0" [pool/pooling.cpp:28]   --->   Operation 3646 'icmp' 'icmp_ln28_19' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3647 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%or_ln28_9 = or i1 %icmp_ln28_19, %icmp_ln28_18" [pool/pooling.cpp:28]   --->   Operation 3647 'or' 'or_ln28_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3648 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%and_ln28_8 = and i1 %or_ln28_8, %or_ln28_9" [pool/pooling.cpp:28]   --->   Operation 3648 'and' 'and_ln28_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3649 [1/1] (6.78ns)   --->   "%tmp_16 = fcmp ogt float %phi_ln28_5, %select_ln28_4" [pool/pooling.cpp:28]   --->   Operation 3649 'fcmp' 'tmp_16' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3650 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_9 = and i1 %and_ln28_8, %tmp_16" [pool/pooling.cpp:28]   --->   Operation 3650 'and' 'and_ln28_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3651 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_5 = select i1 %and_ln28_9, float %phi_ln28_5, float %select_ln28_4" [pool/pooling.cpp:28]   --->   Operation 3651 'select' 'select_ln28_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3652 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1195 [
    i4 0, label %branch1171
    i4 1, label %branch1173
    i4 2, label %branch1175
    i4 3, label %branch1177
    i4 4, label %branch1179
    i4 5, label %branch1181
    i4 6, label %branch1183
    i4 7, label %branch1185
    i4 -8, label %branch1187
    i4 -7, label %branch1189
    i4 -6, label %branch1191
    i4 -5, label %branch1193
  ]" [pool/pooling.cpp:28]   --->   Operation 3652 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3653 [1/1] (0.00ns)   --->   "%phi_ln28_6 = phi float [ %conv_1_out_1_2_loa, %branch1171 ], [ %conv_1_out_3_2_loa, %branch1173 ], [ %conv_1_out_5_2_loa, %branch1175 ], [ %conv_1_out_7_2_loa, %branch1177 ], [ %conv_1_out_9_2_loa, %branch1179 ], [ %conv_1_out_11_2_lo, %branch1181 ], [ %conv_1_out_13_2_lo, %branch1183 ], [ %conv_1_out_15_2_lo, %branch1185 ], [ %conv_1_out_17_2_lo, %branch1187 ], [ %conv_1_out_19_2_lo, %branch1189 ], [ %conv_1_out_21_2_lo, %branch1191 ], [ %conv_1_out_23_2_lo, %branch1193 ], [ %conv_1_out_25_2_lo, %branch1195 ]" [pool/pooling.cpp:28]   --->   Operation 3653 'phi' 'phi_ln28_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3654 [1/1] (0.00ns)   --->   "%bitcast_ln28_10 = bitcast float %phi_ln28_6 to i32" [pool/pooling.cpp:28]   --->   Operation 3654 'bitcast' 'bitcast_ln28_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3655 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_10, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3655 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3656 [1/1] (0.00ns)   --->   "%trunc_ln28_10 = trunc i32 %bitcast_ln28_10 to i23" [pool/pooling.cpp:28]   --->   Operation 3656 'trunc' 'trunc_ln28_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3657 [1/1] (0.00ns)   --->   "%bitcast_ln28_11 = bitcast float %select_ln28_5 to i32" [pool/pooling.cpp:28]   --->   Operation 3657 'bitcast' 'bitcast_ln28_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3658 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_11, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3658 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3659 [1/1] (0.00ns)   --->   "%trunc_ln28_11 = trunc i32 %bitcast_ln28_11 to i23" [pool/pooling.cpp:28]   --->   Operation 3659 'trunc' 'trunc_ln28_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3660 [1/1] (1.55ns)   --->   "%icmp_ln28_20 = icmp ne i8 %tmp_17, -1" [pool/pooling.cpp:28]   --->   Operation 3660 'icmp' 'icmp_ln28_20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3661 [1/1] (2.44ns)   --->   "%icmp_ln28_21 = icmp eq i23 %trunc_ln28_10, 0" [pool/pooling.cpp:28]   --->   Operation 3661 'icmp' 'icmp_ln28_21' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3662 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%or_ln28_10 = or i1 %icmp_ln28_21, %icmp_ln28_20" [pool/pooling.cpp:28]   --->   Operation 3662 'or' 'or_ln28_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3663 [1/1] (1.55ns)   --->   "%icmp_ln28_22 = icmp ne i8 %tmp_18, -1" [pool/pooling.cpp:28]   --->   Operation 3663 'icmp' 'icmp_ln28_22' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3664 [1/1] (2.44ns)   --->   "%icmp_ln28_23 = icmp eq i23 %trunc_ln28_11, 0" [pool/pooling.cpp:28]   --->   Operation 3664 'icmp' 'icmp_ln28_23' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3665 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%or_ln28_11 = or i1 %icmp_ln28_23, %icmp_ln28_22" [pool/pooling.cpp:28]   --->   Operation 3665 'or' 'or_ln28_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3666 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%and_ln28_10 = and i1 %or_ln28_10, %or_ln28_11" [pool/pooling.cpp:28]   --->   Operation 3666 'and' 'and_ln28_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3667 [1/1] (6.78ns)   --->   "%tmp_19 = fcmp ogt float %phi_ln28_6, %select_ln28_5" [pool/pooling.cpp:28]   --->   Operation 3667 'fcmp' 'tmp_19' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3668 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_11 = and i1 %and_ln28_10, %tmp_19" [pool/pooling.cpp:28]   --->   Operation 3668 'and' 'and_ln28_11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3669 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_6 = select i1 %and_ln28_11, float %phi_ln28_6, float %select_ln28_5" [pool/pooling.cpp:28]   --->   Operation 3669 'select' 'select_ln28_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3670 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1169 [
    i4 0, label %branch1145
    i4 1, label %branch1147
    i4 2, label %branch1149
    i4 3, label %branch1151
    i4 4, label %branch1153
    i4 5, label %branch1155
    i4 6, label %branch1157
    i4 7, label %branch1159
    i4 -8, label %branch1161
    i4 -7, label %branch1163
    i4 -6, label %branch1165
    i4 -5, label %branch1167
  ]" [pool/pooling.cpp:28]   --->   Operation 3670 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3671 [1/1] (0.00ns)   --->   "%phi_ln28_7 = phi float [ %conv_1_out_1_3_loa, %branch1145 ], [ %conv_1_out_3_3_loa, %branch1147 ], [ %conv_1_out_5_3_loa, %branch1149 ], [ %conv_1_out_7_3_loa, %branch1151 ], [ %conv_1_out_9_3_loa, %branch1153 ], [ %conv_1_out_11_3_lo, %branch1155 ], [ %conv_1_out_13_3_lo, %branch1157 ], [ %conv_1_out_15_3_lo, %branch1159 ], [ %conv_1_out_17_3_lo, %branch1161 ], [ %conv_1_out_19_3_lo, %branch1163 ], [ %conv_1_out_21_3_lo, %branch1165 ], [ %conv_1_out_23_3_lo, %branch1167 ], [ %conv_1_out_25_3_lo, %branch1169 ]" [pool/pooling.cpp:28]   --->   Operation 3671 'phi' 'phi_ln28_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3672 [1/1] (0.00ns)   --->   "%bitcast_ln28_12 = bitcast float %phi_ln28_7 to i32" [pool/pooling.cpp:28]   --->   Operation 3672 'bitcast' 'bitcast_ln28_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3673 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_12, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3673 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3674 [1/1] (0.00ns)   --->   "%trunc_ln28_12 = trunc i32 %bitcast_ln28_12 to i23" [pool/pooling.cpp:28]   --->   Operation 3674 'trunc' 'trunc_ln28_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3675 [1/1] (0.00ns)   --->   "%bitcast_ln28_13 = bitcast float %select_ln28_6 to i32" [pool/pooling.cpp:28]   --->   Operation 3675 'bitcast' 'bitcast_ln28_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3676 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_13, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3676 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3677 [1/1] (0.00ns)   --->   "%trunc_ln28_13 = trunc i32 %bitcast_ln28_13 to i23" [pool/pooling.cpp:28]   --->   Operation 3677 'trunc' 'trunc_ln28_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3678 [1/1] (1.55ns)   --->   "%icmp_ln28_24 = icmp ne i8 %tmp_20, -1" [pool/pooling.cpp:28]   --->   Operation 3678 'icmp' 'icmp_ln28_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3679 [1/1] (2.44ns)   --->   "%icmp_ln28_25 = icmp eq i23 %trunc_ln28_12, 0" [pool/pooling.cpp:28]   --->   Operation 3679 'icmp' 'icmp_ln28_25' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3680 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%or_ln28_12 = or i1 %icmp_ln28_25, %icmp_ln28_24" [pool/pooling.cpp:28]   --->   Operation 3680 'or' 'or_ln28_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3681 [1/1] (1.55ns)   --->   "%icmp_ln28_26 = icmp ne i8 %tmp_21, -1" [pool/pooling.cpp:28]   --->   Operation 3681 'icmp' 'icmp_ln28_26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3682 [1/1] (2.44ns)   --->   "%icmp_ln28_27 = icmp eq i23 %trunc_ln28_13, 0" [pool/pooling.cpp:28]   --->   Operation 3682 'icmp' 'icmp_ln28_27' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3683 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%or_ln28_13 = or i1 %icmp_ln28_27, %icmp_ln28_26" [pool/pooling.cpp:28]   --->   Operation 3683 'or' 'or_ln28_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3684 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%and_ln28_12 = and i1 %or_ln28_12, %or_ln28_13" [pool/pooling.cpp:28]   --->   Operation 3684 'and' 'and_ln28_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3685 [1/1] (6.78ns)   --->   "%tmp_22 = fcmp ogt float %phi_ln28_7, %select_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3685 'fcmp' 'tmp_22' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3686 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_13 = and i1 %and_ln28_12, %tmp_22" [pool/pooling.cpp:28]   --->   Operation 3686 'and' 'and_ln28_13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3687 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_7 = select i1 %and_ln28_13, float %phi_ln28_7, float %select_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3687 'select' 'select_ln28_7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3688 [1/1] (3.25ns)   --->   "store float %select_ln28_7, float* %max_pool_1_out_1_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 3688 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 3689 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1142 [
    i4 0, label %branch1118
    i4 1, label %branch1120
    i4 2, label %branch1122
    i4 3, label %branch1124
    i4 4, label %branch1126
    i4 5, label %branch1128
    i4 6, label %branch1130
    i4 7, label %branch1132
    i4 -8, label %branch1134
    i4 -7, label %branch1136
    i4 -6, label %branch1138
    i4 -5, label %branch1140
  ]" [pool/pooling.cpp:28]   --->   Operation 3689 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3690 [1/1] (0.00ns)   --->   "%phi_ln28_9 = phi float [ %conv_1_out_0_5_loa, %branch1092 ], [ %conv_1_out_2_5_loa, %branch1094 ], [ %conv_1_out_4_5_loa, %branch1096 ], [ %conv_1_out_6_5_loa, %branch1098 ], [ %conv_1_out_8_5_loa, %branch1100 ], [ %conv_1_out_10_5_lo, %branch1102 ], [ %conv_1_out_12_5_lo, %branch1104 ], [ %conv_1_out_14_5_lo, %branch1106 ], [ %conv_1_out_16_5_lo, %branch1108 ], [ %conv_1_out_18_5_lo, %branch1110 ], [ %conv_1_out_20_5_lo, %branch1112 ], [ %conv_1_out_22_5_lo, %branch1114 ], [ %conv_1_out_24_5_lo, %branch1116 ]" [pool/pooling.cpp:28]   --->   Operation 3690 'phi' 'phi_ln28_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3691 [1/1] (0.00ns)   --->   "%bitcast_ln28_15 = bitcast float %phi_ln28_9 to i32" [pool/pooling.cpp:28]   --->   Operation 3691 'bitcast' 'bitcast_ln28_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3692 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_15, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3692 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3693 [1/1] (0.00ns)   --->   "%trunc_ln28_15 = trunc i32 %bitcast_ln28_15 to i23" [pool/pooling.cpp:28]   --->   Operation 3693 'trunc' 'trunc_ln28_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3694 [1/1] (0.00ns)   --->   "%bitcast_ln28_16 = bitcast float %select_ln28_8 to i32" [pool/pooling.cpp:28]   --->   Operation 3694 'bitcast' 'bitcast_ln28_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3695 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_16, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3695 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3696 [1/1] (0.00ns)   --->   "%trunc_ln28_16 = trunc i32 %bitcast_ln28_16 to i23" [pool/pooling.cpp:28]   --->   Operation 3696 'trunc' 'trunc_ln28_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3697 [1/1] (1.55ns)   --->   "%icmp_ln28_30 = icmp ne i8 %tmp_25, -1" [pool/pooling.cpp:28]   --->   Operation 3697 'icmp' 'icmp_ln28_30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3698 [1/1] (2.44ns)   --->   "%icmp_ln28_31 = icmp eq i23 %trunc_ln28_15, 0" [pool/pooling.cpp:28]   --->   Operation 3698 'icmp' 'icmp_ln28_31' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3699 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_16)   --->   "%or_ln28_15 = or i1 %icmp_ln28_31, %icmp_ln28_30" [pool/pooling.cpp:28]   --->   Operation 3699 'or' 'or_ln28_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3700 [1/1] (1.55ns)   --->   "%icmp_ln28_32 = icmp ne i8 %tmp_26, -1" [pool/pooling.cpp:28]   --->   Operation 3700 'icmp' 'icmp_ln28_32' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3701 [1/1] (2.44ns)   --->   "%icmp_ln28_33 = icmp eq i23 %trunc_ln28_16, 0" [pool/pooling.cpp:28]   --->   Operation 3701 'icmp' 'icmp_ln28_33' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3702 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_16)   --->   "%or_ln28_16 = or i1 %icmp_ln28_33, %icmp_ln28_32" [pool/pooling.cpp:28]   --->   Operation 3702 'or' 'or_ln28_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3703 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_16)   --->   "%and_ln28_15 = and i1 %or_ln28_15, %or_ln28_16" [pool/pooling.cpp:28]   --->   Operation 3703 'and' 'and_ln28_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3704 [1/1] (6.78ns)   --->   "%tmp_27 = fcmp ogt float %phi_ln28_9, %select_ln28_8" [pool/pooling.cpp:28]   --->   Operation 3704 'fcmp' 'tmp_27' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3705 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_16 = and i1 %and_ln28_15, %tmp_27" [pool/pooling.cpp:28]   --->   Operation 3705 'and' 'and_ln28_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3706 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_9 = select i1 %and_ln28_16, float %phi_ln28_9, float %select_ln28_8" [pool/pooling.cpp:28]   --->   Operation 3706 'select' 'select_ln28_9' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3707 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1091 [
    i4 0, label %branch1067
    i4 1, label %branch1069
    i4 2, label %branch1071
    i4 3, label %branch1073
    i4 4, label %branch1075
    i4 5, label %branch1077
    i4 6, label %branch1079
    i4 7, label %branch1081
    i4 -8, label %branch1083
    i4 -7, label %branch1085
    i4 -6, label %branch1087
    i4 -5, label %branch1089
  ]" [pool/pooling.cpp:28]   --->   Operation 3707 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3708 [1/1] (0.00ns)   --->   "%phi_ln28_10 = phi float [ %conv_1_out_1_4_loa, %branch1067 ], [ %conv_1_out_3_4_loa, %branch1069 ], [ %conv_1_out_5_4_loa, %branch1071 ], [ %conv_1_out_7_4_loa, %branch1073 ], [ %conv_1_out_9_4_loa, %branch1075 ], [ %conv_1_out_11_4_lo, %branch1077 ], [ %conv_1_out_13_4_lo, %branch1079 ], [ %conv_1_out_15_4_lo, %branch1081 ], [ %conv_1_out_17_4_lo, %branch1083 ], [ %conv_1_out_19_4_lo, %branch1085 ], [ %conv_1_out_21_4_lo, %branch1087 ], [ %conv_1_out_23_4_lo, %branch1089 ], [ %conv_1_out_25_4_lo, %branch1091 ]" [pool/pooling.cpp:28]   --->   Operation 3708 'phi' 'phi_ln28_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3709 [1/1] (0.00ns)   --->   "%bitcast_ln28_17 = bitcast float %phi_ln28_10 to i32" [pool/pooling.cpp:28]   --->   Operation 3709 'bitcast' 'bitcast_ln28_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3710 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_17, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3710 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3711 [1/1] (0.00ns)   --->   "%trunc_ln28_17 = trunc i32 %bitcast_ln28_17 to i23" [pool/pooling.cpp:28]   --->   Operation 3711 'trunc' 'trunc_ln28_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3712 [1/1] (0.00ns)   --->   "%bitcast_ln28_18 = bitcast float %select_ln28_9 to i32" [pool/pooling.cpp:28]   --->   Operation 3712 'bitcast' 'bitcast_ln28_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3713 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_18, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3713 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3714 [1/1] (0.00ns)   --->   "%trunc_ln28_18 = trunc i32 %bitcast_ln28_18 to i23" [pool/pooling.cpp:28]   --->   Operation 3714 'trunc' 'trunc_ln28_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3715 [1/1] (1.55ns)   --->   "%icmp_ln28_34 = icmp ne i8 %tmp_28, -1" [pool/pooling.cpp:28]   --->   Operation 3715 'icmp' 'icmp_ln28_34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3716 [1/1] (2.44ns)   --->   "%icmp_ln28_35 = icmp eq i23 %trunc_ln28_17, 0" [pool/pooling.cpp:28]   --->   Operation 3716 'icmp' 'icmp_ln28_35' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3717 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_18)   --->   "%or_ln28_17 = or i1 %icmp_ln28_35, %icmp_ln28_34" [pool/pooling.cpp:28]   --->   Operation 3717 'or' 'or_ln28_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3718 [1/1] (1.55ns)   --->   "%icmp_ln28_36 = icmp ne i8 %tmp_29, -1" [pool/pooling.cpp:28]   --->   Operation 3718 'icmp' 'icmp_ln28_36' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3719 [1/1] (2.44ns)   --->   "%icmp_ln28_37 = icmp eq i23 %trunc_ln28_18, 0" [pool/pooling.cpp:28]   --->   Operation 3719 'icmp' 'icmp_ln28_37' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3720 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_18)   --->   "%or_ln28_18 = or i1 %icmp_ln28_37, %icmp_ln28_36" [pool/pooling.cpp:28]   --->   Operation 3720 'or' 'or_ln28_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3721 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_18)   --->   "%and_ln28_17 = and i1 %or_ln28_17, %or_ln28_18" [pool/pooling.cpp:28]   --->   Operation 3721 'and' 'and_ln28_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3722 [1/1] (6.78ns)   --->   "%tmp_30 = fcmp ogt float %phi_ln28_10, %select_ln28_9" [pool/pooling.cpp:28]   --->   Operation 3722 'fcmp' 'tmp_30' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3723 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_18 = and i1 %and_ln28_17, %tmp_30" [pool/pooling.cpp:28]   --->   Operation 3723 'and' 'and_ln28_18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3724 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_10 = select i1 %and_ln28_18, float %phi_ln28_10, float %select_ln28_9" [pool/pooling.cpp:28]   --->   Operation 3724 'select' 'select_ln28_10' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3725 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1065 [
    i4 0, label %branch1041
    i4 1, label %branch1043
    i4 2, label %branch1045
    i4 3, label %branch1047
    i4 4, label %branch1049
    i4 5, label %branch1051
    i4 6, label %branch1053
    i4 7, label %branch1055
    i4 -8, label %branch1057
    i4 -7, label %branch1059
    i4 -6, label %branch1061
    i4 -5, label %branch1063
  ]" [pool/pooling.cpp:28]   --->   Operation 3725 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3726 [1/1] (0.00ns)   --->   "%phi_ln28_11 = phi float [ %conv_1_out_1_5_loa, %branch1041 ], [ %conv_1_out_3_5_loa, %branch1043 ], [ %conv_1_out_5_5_loa, %branch1045 ], [ %conv_1_out_7_5_loa, %branch1047 ], [ %conv_1_out_9_5_loa, %branch1049 ], [ %conv_1_out_11_5_lo, %branch1051 ], [ %conv_1_out_13_5_lo, %branch1053 ], [ %conv_1_out_15_5_lo, %branch1055 ], [ %conv_1_out_17_5_lo, %branch1057 ], [ %conv_1_out_19_5_lo, %branch1059 ], [ %conv_1_out_21_5_lo, %branch1061 ], [ %conv_1_out_23_5_lo, %branch1063 ], [ %conv_1_out_25_5_lo, %branch1065 ]" [pool/pooling.cpp:28]   --->   Operation 3726 'phi' 'phi_ln28_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3727 [1/1] (0.00ns)   --->   "%bitcast_ln28_19 = bitcast float %phi_ln28_11 to i32" [pool/pooling.cpp:28]   --->   Operation 3727 'bitcast' 'bitcast_ln28_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3728 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_19, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3728 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3729 [1/1] (0.00ns)   --->   "%trunc_ln28_19 = trunc i32 %bitcast_ln28_19 to i23" [pool/pooling.cpp:28]   --->   Operation 3729 'trunc' 'trunc_ln28_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3730 [1/1] (0.00ns)   --->   "%bitcast_ln28_20 = bitcast float %select_ln28_10 to i32" [pool/pooling.cpp:28]   --->   Operation 3730 'bitcast' 'bitcast_ln28_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3731 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_20, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3731 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3732 [1/1] (0.00ns)   --->   "%trunc_ln28_20 = trunc i32 %bitcast_ln28_20 to i23" [pool/pooling.cpp:28]   --->   Operation 3732 'trunc' 'trunc_ln28_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3733 [1/1] (1.55ns)   --->   "%icmp_ln28_38 = icmp ne i8 %tmp_31, -1" [pool/pooling.cpp:28]   --->   Operation 3733 'icmp' 'icmp_ln28_38' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3734 [1/1] (2.44ns)   --->   "%icmp_ln28_39 = icmp eq i23 %trunc_ln28_19, 0" [pool/pooling.cpp:28]   --->   Operation 3734 'icmp' 'icmp_ln28_39' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3735 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_20)   --->   "%or_ln28_19 = or i1 %icmp_ln28_39, %icmp_ln28_38" [pool/pooling.cpp:28]   --->   Operation 3735 'or' 'or_ln28_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3736 [1/1] (1.55ns)   --->   "%icmp_ln28_40 = icmp ne i8 %tmp_32, -1" [pool/pooling.cpp:28]   --->   Operation 3736 'icmp' 'icmp_ln28_40' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3737 [1/1] (2.44ns)   --->   "%icmp_ln28_41 = icmp eq i23 %trunc_ln28_20, 0" [pool/pooling.cpp:28]   --->   Operation 3737 'icmp' 'icmp_ln28_41' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3738 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_20)   --->   "%or_ln28_20 = or i1 %icmp_ln28_41, %icmp_ln28_40" [pool/pooling.cpp:28]   --->   Operation 3738 'or' 'or_ln28_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3739 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_20)   --->   "%and_ln28_19 = and i1 %or_ln28_19, %or_ln28_20" [pool/pooling.cpp:28]   --->   Operation 3739 'and' 'and_ln28_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3740 [1/1] (6.78ns)   --->   "%tmp_33 = fcmp ogt float %phi_ln28_11, %select_ln28_10" [pool/pooling.cpp:28]   --->   Operation 3740 'fcmp' 'tmp_33' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3741 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_20 = and i1 %and_ln28_19, %tmp_33" [pool/pooling.cpp:28]   --->   Operation 3741 'and' 'and_ln28_20' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3742 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_11 = select i1 %and_ln28_20, float %phi_ln28_11, float %select_ln28_10" [pool/pooling.cpp:28]   --->   Operation 3742 'select' 'select_ln28_11' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3743 [1/1] (3.25ns)   --->   "store float %select_ln28_11, float* %max_pool_1_out_2_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 3743 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 3744 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch1038 [
    i4 0, label %branch1014
    i4 1, label %branch1016
    i4 2, label %branch1018
    i4 3, label %branch1020
    i4 4, label %branch1022
    i4 5, label %branch1024
    i4 6, label %branch1026
    i4 7, label %branch1028
    i4 -8, label %branch1030
    i4 -7, label %branch1032
    i4 -6, label %branch1034
    i4 -5, label %branch1036
  ]" [pool/pooling.cpp:28]   --->   Operation 3744 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3745 [1/1] (0.00ns)   --->   "%phi_ln28_13 = phi float [ %conv_1_out_0_7_loa, %branch988 ], [ %conv_1_out_2_7_loa, %branch990 ], [ %conv_1_out_4_7_loa, %branch992 ], [ %conv_1_out_6_7_loa, %branch994 ], [ %conv_1_out_8_7_loa, %branch996 ], [ %conv_1_out_10_7_lo, %branch998 ], [ %conv_1_out_12_7_lo, %branch1000 ], [ %conv_1_out_14_7_lo, %branch1002 ], [ %conv_1_out_16_7_lo, %branch1004 ], [ %conv_1_out_18_7_lo, %branch1006 ], [ %conv_1_out_20_7_lo, %branch1008 ], [ %conv_1_out_22_7_lo, %branch1010 ], [ %conv_1_out_24_7_lo, %branch1012 ]" [pool/pooling.cpp:28]   --->   Operation 3745 'phi' 'phi_ln28_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3746 [1/1] (0.00ns)   --->   "%bitcast_ln28_22 = bitcast float %phi_ln28_13 to i32" [pool/pooling.cpp:28]   --->   Operation 3746 'bitcast' 'bitcast_ln28_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3747 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_22, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3747 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3748 [1/1] (0.00ns)   --->   "%trunc_ln28_22 = trunc i32 %bitcast_ln28_22 to i23" [pool/pooling.cpp:28]   --->   Operation 3748 'trunc' 'trunc_ln28_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3749 [1/1] (0.00ns)   --->   "%bitcast_ln28_23 = bitcast float %select_ln28_12 to i32" [pool/pooling.cpp:28]   --->   Operation 3749 'bitcast' 'bitcast_ln28_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3750 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_23, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3750 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3751 [1/1] (0.00ns)   --->   "%trunc_ln28_23 = trunc i32 %bitcast_ln28_23 to i23" [pool/pooling.cpp:28]   --->   Operation 3751 'trunc' 'trunc_ln28_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3752 [1/1] (1.55ns)   --->   "%icmp_ln28_44 = icmp ne i8 %tmp_36, -1" [pool/pooling.cpp:28]   --->   Operation 3752 'icmp' 'icmp_ln28_44' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3753 [1/1] (2.44ns)   --->   "%icmp_ln28_45 = icmp eq i23 %trunc_ln28_22, 0" [pool/pooling.cpp:28]   --->   Operation 3753 'icmp' 'icmp_ln28_45' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3754 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_23)   --->   "%or_ln28_22 = or i1 %icmp_ln28_45, %icmp_ln28_44" [pool/pooling.cpp:28]   --->   Operation 3754 'or' 'or_ln28_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3755 [1/1] (1.55ns)   --->   "%icmp_ln28_46 = icmp ne i8 %tmp_37, -1" [pool/pooling.cpp:28]   --->   Operation 3755 'icmp' 'icmp_ln28_46' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3756 [1/1] (2.44ns)   --->   "%icmp_ln28_47 = icmp eq i23 %trunc_ln28_23, 0" [pool/pooling.cpp:28]   --->   Operation 3756 'icmp' 'icmp_ln28_47' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3757 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_23)   --->   "%or_ln28_23 = or i1 %icmp_ln28_47, %icmp_ln28_46" [pool/pooling.cpp:28]   --->   Operation 3757 'or' 'or_ln28_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3758 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_23)   --->   "%and_ln28_22 = and i1 %or_ln28_22, %or_ln28_23" [pool/pooling.cpp:28]   --->   Operation 3758 'and' 'and_ln28_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3759 [1/1] (6.78ns)   --->   "%tmp_38 = fcmp ogt float %phi_ln28_13, %select_ln28_12" [pool/pooling.cpp:28]   --->   Operation 3759 'fcmp' 'tmp_38' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3760 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_23 = and i1 %and_ln28_22, %tmp_38" [pool/pooling.cpp:28]   --->   Operation 3760 'and' 'and_ln28_23' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3761 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_13 = select i1 %and_ln28_23, float %phi_ln28_13, float %select_ln28_12" [pool/pooling.cpp:28]   --->   Operation 3761 'select' 'select_ln28_13' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3762 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch987 [
    i4 0, label %branch963
    i4 1, label %branch965
    i4 2, label %branch967
    i4 3, label %branch969
    i4 4, label %branch971
    i4 5, label %branch973
    i4 6, label %branch975
    i4 7, label %branch977
    i4 -8, label %branch979
    i4 -7, label %branch981
    i4 -6, label %branch983
    i4 -5, label %branch985
  ]" [pool/pooling.cpp:28]   --->   Operation 3762 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3763 [1/1] (0.00ns)   --->   "%phi_ln28_14 = phi float [ %conv_1_out_1_6_loa, %branch963 ], [ %conv_1_out_3_6_loa, %branch965 ], [ %conv_1_out_5_6_loa, %branch967 ], [ %conv_1_out_7_6_loa, %branch969 ], [ %conv_1_out_9_6_loa, %branch971 ], [ %conv_1_out_11_6_lo, %branch973 ], [ %conv_1_out_13_6_lo, %branch975 ], [ %conv_1_out_15_6_lo, %branch977 ], [ %conv_1_out_17_6_lo, %branch979 ], [ %conv_1_out_19_6_lo, %branch981 ], [ %conv_1_out_21_6_lo, %branch983 ], [ %conv_1_out_23_6_lo, %branch985 ], [ %conv_1_out_25_6_lo, %branch987 ]" [pool/pooling.cpp:28]   --->   Operation 3763 'phi' 'phi_ln28_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3764 [1/1] (0.00ns)   --->   "%bitcast_ln28_24 = bitcast float %phi_ln28_14 to i32" [pool/pooling.cpp:28]   --->   Operation 3764 'bitcast' 'bitcast_ln28_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3765 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_24, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3765 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3766 [1/1] (0.00ns)   --->   "%trunc_ln28_24 = trunc i32 %bitcast_ln28_24 to i23" [pool/pooling.cpp:28]   --->   Operation 3766 'trunc' 'trunc_ln28_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3767 [1/1] (0.00ns)   --->   "%bitcast_ln28_25 = bitcast float %select_ln28_13 to i32" [pool/pooling.cpp:28]   --->   Operation 3767 'bitcast' 'bitcast_ln28_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3768 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_25, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3768 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3769 [1/1] (0.00ns)   --->   "%trunc_ln28_25 = trunc i32 %bitcast_ln28_25 to i23" [pool/pooling.cpp:28]   --->   Operation 3769 'trunc' 'trunc_ln28_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3770 [1/1] (1.55ns)   --->   "%icmp_ln28_48 = icmp ne i8 %tmp_39, -1" [pool/pooling.cpp:28]   --->   Operation 3770 'icmp' 'icmp_ln28_48' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3771 [1/1] (2.44ns)   --->   "%icmp_ln28_49 = icmp eq i23 %trunc_ln28_24, 0" [pool/pooling.cpp:28]   --->   Operation 3771 'icmp' 'icmp_ln28_49' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3772 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_25)   --->   "%or_ln28_24 = or i1 %icmp_ln28_49, %icmp_ln28_48" [pool/pooling.cpp:28]   --->   Operation 3772 'or' 'or_ln28_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3773 [1/1] (1.55ns)   --->   "%icmp_ln28_50 = icmp ne i8 %tmp_40, -1" [pool/pooling.cpp:28]   --->   Operation 3773 'icmp' 'icmp_ln28_50' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3774 [1/1] (2.44ns)   --->   "%icmp_ln28_51 = icmp eq i23 %trunc_ln28_25, 0" [pool/pooling.cpp:28]   --->   Operation 3774 'icmp' 'icmp_ln28_51' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3775 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_25)   --->   "%or_ln28_25 = or i1 %icmp_ln28_51, %icmp_ln28_50" [pool/pooling.cpp:28]   --->   Operation 3775 'or' 'or_ln28_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3776 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_25)   --->   "%and_ln28_24 = and i1 %or_ln28_24, %or_ln28_25" [pool/pooling.cpp:28]   --->   Operation 3776 'and' 'and_ln28_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3777 [1/1] (6.78ns)   --->   "%tmp_41 = fcmp ogt float %phi_ln28_14, %select_ln28_13" [pool/pooling.cpp:28]   --->   Operation 3777 'fcmp' 'tmp_41' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3778 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_25 = and i1 %and_ln28_24, %tmp_41" [pool/pooling.cpp:28]   --->   Operation 3778 'and' 'and_ln28_25' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3779 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_14 = select i1 %and_ln28_25, float %phi_ln28_14, float %select_ln28_13" [pool/pooling.cpp:28]   --->   Operation 3779 'select' 'select_ln28_14' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3780 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch961 [
    i4 0, label %branch937
    i4 1, label %branch939
    i4 2, label %branch941
    i4 3, label %branch943
    i4 4, label %branch945
    i4 5, label %branch947
    i4 6, label %branch949
    i4 7, label %branch951
    i4 -8, label %branch953
    i4 -7, label %branch955
    i4 -6, label %branch957
    i4 -5, label %branch959
  ]" [pool/pooling.cpp:28]   --->   Operation 3780 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3781 [1/1] (0.00ns)   --->   "%phi_ln28_15 = phi float [ %conv_1_out_1_7_loa, %branch937 ], [ %conv_1_out_3_7_loa, %branch939 ], [ %conv_1_out_5_7_loa, %branch941 ], [ %conv_1_out_7_7_loa, %branch943 ], [ %conv_1_out_9_7_loa, %branch945 ], [ %conv_1_out_11_7_lo, %branch947 ], [ %conv_1_out_13_7_lo, %branch949 ], [ %conv_1_out_15_7_lo, %branch951 ], [ %conv_1_out_17_7_lo, %branch953 ], [ %conv_1_out_19_7_lo, %branch955 ], [ %conv_1_out_21_7_lo, %branch957 ], [ %conv_1_out_23_7_lo, %branch959 ], [ %conv_1_out_25_7_lo, %branch961 ]" [pool/pooling.cpp:28]   --->   Operation 3781 'phi' 'phi_ln28_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3782 [1/1] (0.00ns)   --->   "%bitcast_ln28_26 = bitcast float %phi_ln28_15 to i32" [pool/pooling.cpp:28]   --->   Operation 3782 'bitcast' 'bitcast_ln28_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3783 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_26, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3783 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3784 [1/1] (0.00ns)   --->   "%trunc_ln28_26 = trunc i32 %bitcast_ln28_26 to i23" [pool/pooling.cpp:28]   --->   Operation 3784 'trunc' 'trunc_ln28_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3785 [1/1] (0.00ns)   --->   "%bitcast_ln28_27 = bitcast float %select_ln28_14 to i32" [pool/pooling.cpp:28]   --->   Operation 3785 'bitcast' 'bitcast_ln28_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3786 [1/1] (0.00ns)   --->   "%tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_27, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3786 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3787 [1/1] (0.00ns)   --->   "%trunc_ln28_27 = trunc i32 %bitcast_ln28_27 to i23" [pool/pooling.cpp:28]   --->   Operation 3787 'trunc' 'trunc_ln28_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3788 [1/1] (1.55ns)   --->   "%icmp_ln28_52 = icmp ne i8 %tmp_42, -1" [pool/pooling.cpp:28]   --->   Operation 3788 'icmp' 'icmp_ln28_52' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3789 [1/1] (2.44ns)   --->   "%icmp_ln28_53 = icmp eq i23 %trunc_ln28_26, 0" [pool/pooling.cpp:28]   --->   Operation 3789 'icmp' 'icmp_ln28_53' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3790 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_27)   --->   "%or_ln28_26 = or i1 %icmp_ln28_53, %icmp_ln28_52" [pool/pooling.cpp:28]   --->   Operation 3790 'or' 'or_ln28_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3791 [1/1] (1.55ns)   --->   "%icmp_ln28_54 = icmp ne i8 %tmp_43, -1" [pool/pooling.cpp:28]   --->   Operation 3791 'icmp' 'icmp_ln28_54' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3792 [1/1] (2.44ns)   --->   "%icmp_ln28_55 = icmp eq i23 %trunc_ln28_27, 0" [pool/pooling.cpp:28]   --->   Operation 3792 'icmp' 'icmp_ln28_55' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3793 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_27)   --->   "%or_ln28_27 = or i1 %icmp_ln28_55, %icmp_ln28_54" [pool/pooling.cpp:28]   --->   Operation 3793 'or' 'or_ln28_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3794 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_27)   --->   "%and_ln28_26 = and i1 %or_ln28_26, %or_ln28_27" [pool/pooling.cpp:28]   --->   Operation 3794 'and' 'and_ln28_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3795 [1/1] (6.78ns)   --->   "%tmp_44 = fcmp ogt float %phi_ln28_15, %select_ln28_14" [pool/pooling.cpp:28]   --->   Operation 3795 'fcmp' 'tmp_44' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3796 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_27 = and i1 %and_ln28_26, %tmp_44" [pool/pooling.cpp:28]   --->   Operation 3796 'and' 'and_ln28_27' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3797 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_15 = select i1 %and_ln28_27, float %phi_ln28_15, float %select_ln28_14" [pool/pooling.cpp:28]   --->   Operation 3797 'select' 'select_ln28_15' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3798 [1/1] (3.25ns)   --->   "store float %select_ln28_15, float* %max_pool_1_out_3_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 3798 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 3799 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch934 [
    i4 0, label %branch910
    i4 1, label %branch912
    i4 2, label %branch914
    i4 3, label %branch916
    i4 4, label %branch918
    i4 5, label %branch920
    i4 6, label %branch922
    i4 7, label %branch924
    i4 -8, label %branch926
    i4 -7, label %branch928
    i4 -6, label %branch930
    i4 -5, label %branch932
  ]" [pool/pooling.cpp:28]   --->   Operation 3799 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3800 [1/1] (0.00ns)   --->   "%phi_ln28_17 = phi float [ %conv_1_out_0_9_loa, %branch884 ], [ %conv_1_out_2_9_loa, %branch886 ], [ %conv_1_out_4_9_loa, %branch888 ], [ %conv_1_out_6_9_loa, %branch890 ], [ %conv_1_out_8_9_loa, %branch892 ], [ %conv_1_out_10_9_lo, %branch894 ], [ %conv_1_out_12_9_lo, %branch896 ], [ %conv_1_out_14_9_lo, %branch898 ], [ %conv_1_out_16_9_lo, %branch900 ], [ %conv_1_out_18_9_lo, %branch902 ], [ %conv_1_out_20_9_lo, %branch904 ], [ %conv_1_out_22_9_lo, %branch906 ], [ %conv_1_out_24_9_lo, %branch908 ]" [pool/pooling.cpp:28]   --->   Operation 3800 'phi' 'phi_ln28_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3801 [1/1] (0.00ns)   --->   "%bitcast_ln28_29 = bitcast float %phi_ln28_17 to i32" [pool/pooling.cpp:28]   --->   Operation 3801 'bitcast' 'bitcast_ln28_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3802 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_29, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3802 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3803 [1/1] (0.00ns)   --->   "%trunc_ln28_29 = trunc i32 %bitcast_ln28_29 to i23" [pool/pooling.cpp:28]   --->   Operation 3803 'trunc' 'trunc_ln28_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3804 [1/1] (0.00ns)   --->   "%bitcast_ln28_30 = bitcast float %select_ln28_16 to i32" [pool/pooling.cpp:28]   --->   Operation 3804 'bitcast' 'bitcast_ln28_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3805 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_30, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3805 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3806 [1/1] (0.00ns)   --->   "%trunc_ln28_30 = trunc i32 %bitcast_ln28_30 to i23" [pool/pooling.cpp:28]   --->   Operation 3806 'trunc' 'trunc_ln28_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3807 [1/1] (1.55ns)   --->   "%icmp_ln28_58 = icmp ne i8 %tmp_47, -1" [pool/pooling.cpp:28]   --->   Operation 3807 'icmp' 'icmp_ln28_58' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3808 [1/1] (2.44ns)   --->   "%icmp_ln28_59 = icmp eq i23 %trunc_ln28_29, 0" [pool/pooling.cpp:28]   --->   Operation 3808 'icmp' 'icmp_ln28_59' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3809 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_30)   --->   "%or_ln28_29 = or i1 %icmp_ln28_59, %icmp_ln28_58" [pool/pooling.cpp:28]   --->   Operation 3809 'or' 'or_ln28_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3810 [1/1] (1.55ns)   --->   "%icmp_ln28_60 = icmp ne i8 %tmp_48, -1" [pool/pooling.cpp:28]   --->   Operation 3810 'icmp' 'icmp_ln28_60' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3811 [1/1] (2.44ns)   --->   "%icmp_ln28_61 = icmp eq i23 %trunc_ln28_30, 0" [pool/pooling.cpp:28]   --->   Operation 3811 'icmp' 'icmp_ln28_61' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3812 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_30)   --->   "%or_ln28_30 = or i1 %icmp_ln28_61, %icmp_ln28_60" [pool/pooling.cpp:28]   --->   Operation 3812 'or' 'or_ln28_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3813 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_30)   --->   "%and_ln28_29 = and i1 %or_ln28_29, %or_ln28_30" [pool/pooling.cpp:28]   --->   Operation 3813 'and' 'and_ln28_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3814 [1/1] (6.78ns)   --->   "%tmp_49 = fcmp ogt float %phi_ln28_17, %select_ln28_16" [pool/pooling.cpp:28]   --->   Operation 3814 'fcmp' 'tmp_49' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3815 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_30 = and i1 %and_ln28_29, %tmp_49" [pool/pooling.cpp:28]   --->   Operation 3815 'and' 'and_ln28_30' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3816 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_17 = select i1 %and_ln28_30, float %phi_ln28_17, float %select_ln28_16" [pool/pooling.cpp:28]   --->   Operation 3816 'select' 'select_ln28_17' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3817 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch883 [
    i4 0, label %branch859
    i4 1, label %branch861
    i4 2, label %branch863
    i4 3, label %branch865
    i4 4, label %branch867
    i4 5, label %branch869
    i4 6, label %branch871
    i4 7, label %branch873
    i4 -8, label %branch875
    i4 -7, label %branch877
    i4 -6, label %branch879
    i4 -5, label %branch881
  ]" [pool/pooling.cpp:28]   --->   Operation 3817 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3818 [1/1] (0.00ns)   --->   "%phi_ln28_18 = phi float [ %conv_1_out_1_8_loa, %branch859 ], [ %conv_1_out_3_8_loa, %branch861 ], [ %conv_1_out_5_8_loa, %branch863 ], [ %conv_1_out_7_8_loa, %branch865 ], [ %conv_1_out_9_8_loa, %branch867 ], [ %conv_1_out_11_8_lo, %branch869 ], [ %conv_1_out_13_8_lo, %branch871 ], [ %conv_1_out_15_8_lo, %branch873 ], [ %conv_1_out_17_8_lo, %branch875 ], [ %conv_1_out_19_8_lo, %branch877 ], [ %conv_1_out_21_8_lo, %branch879 ], [ %conv_1_out_23_8_lo, %branch881 ], [ %conv_1_out_25_8_lo, %branch883 ]" [pool/pooling.cpp:28]   --->   Operation 3818 'phi' 'phi_ln28_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3819 [1/1] (0.00ns)   --->   "%bitcast_ln28_31 = bitcast float %phi_ln28_18 to i32" [pool/pooling.cpp:28]   --->   Operation 3819 'bitcast' 'bitcast_ln28_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3820 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_31, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3820 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3821 [1/1] (0.00ns)   --->   "%trunc_ln28_31 = trunc i32 %bitcast_ln28_31 to i23" [pool/pooling.cpp:28]   --->   Operation 3821 'trunc' 'trunc_ln28_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3822 [1/1] (0.00ns)   --->   "%bitcast_ln28_32 = bitcast float %select_ln28_17 to i32" [pool/pooling.cpp:28]   --->   Operation 3822 'bitcast' 'bitcast_ln28_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3823 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_32, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3823 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3824 [1/1] (0.00ns)   --->   "%trunc_ln28_32 = trunc i32 %bitcast_ln28_32 to i23" [pool/pooling.cpp:28]   --->   Operation 3824 'trunc' 'trunc_ln28_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3825 [1/1] (1.55ns)   --->   "%icmp_ln28_62 = icmp ne i8 %tmp_50, -1" [pool/pooling.cpp:28]   --->   Operation 3825 'icmp' 'icmp_ln28_62' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3826 [1/1] (2.44ns)   --->   "%icmp_ln28_63 = icmp eq i23 %trunc_ln28_31, 0" [pool/pooling.cpp:28]   --->   Operation 3826 'icmp' 'icmp_ln28_63' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3827 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_32)   --->   "%or_ln28_31 = or i1 %icmp_ln28_63, %icmp_ln28_62" [pool/pooling.cpp:28]   --->   Operation 3827 'or' 'or_ln28_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3828 [1/1] (1.55ns)   --->   "%icmp_ln28_64 = icmp ne i8 %tmp_51, -1" [pool/pooling.cpp:28]   --->   Operation 3828 'icmp' 'icmp_ln28_64' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3829 [1/1] (2.44ns)   --->   "%icmp_ln28_65 = icmp eq i23 %trunc_ln28_32, 0" [pool/pooling.cpp:28]   --->   Operation 3829 'icmp' 'icmp_ln28_65' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3830 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_32)   --->   "%or_ln28_32 = or i1 %icmp_ln28_65, %icmp_ln28_64" [pool/pooling.cpp:28]   --->   Operation 3830 'or' 'or_ln28_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3831 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_32)   --->   "%and_ln28_31 = and i1 %or_ln28_31, %or_ln28_32" [pool/pooling.cpp:28]   --->   Operation 3831 'and' 'and_ln28_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3832 [1/1] (6.78ns)   --->   "%tmp_52 = fcmp ogt float %phi_ln28_18, %select_ln28_17" [pool/pooling.cpp:28]   --->   Operation 3832 'fcmp' 'tmp_52' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3833 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_32 = and i1 %and_ln28_31, %tmp_52" [pool/pooling.cpp:28]   --->   Operation 3833 'and' 'and_ln28_32' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3834 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_18 = select i1 %and_ln28_32, float %phi_ln28_18, float %select_ln28_17" [pool/pooling.cpp:28]   --->   Operation 3834 'select' 'select_ln28_18' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3835 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch857 [
    i4 0, label %branch833
    i4 1, label %branch835
    i4 2, label %branch837
    i4 3, label %branch839
    i4 4, label %branch841
    i4 5, label %branch843
    i4 6, label %branch845
    i4 7, label %branch847
    i4 -8, label %branch849
    i4 -7, label %branch851
    i4 -6, label %branch853
    i4 -5, label %branch855
  ]" [pool/pooling.cpp:28]   --->   Operation 3835 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3836 [1/1] (0.00ns)   --->   "%phi_ln28_19 = phi float [ %conv_1_out_1_9_loa, %branch833 ], [ %conv_1_out_3_9_loa, %branch835 ], [ %conv_1_out_5_9_loa, %branch837 ], [ %conv_1_out_7_9_loa, %branch839 ], [ %conv_1_out_9_9_loa, %branch841 ], [ %conv_1_out_11_9_lo, %branch843 ], [ %conv_1_out_13_9_lo, %branch845 ], [ %conv_1_out_15_9_lo, %branch847 ], [ %conv_1_out_17_9_lo, %branch849 ], [ %conv_1_out_19_9_lo, %branch851 ], [ %conv_1_out_21_9_lo, %branch853 ], [ %conv_1_out_23_9_lo, %branch855 ], [ %conv_1_out_25_9_lo, %branch857 ]" [pool/pooling.cpp:28]   --->   Operation 3836 'phi' 'phi_ln28_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3837 [1/1] (0.00ns)   --->   "%bitcast_ln28_33 = bitcast float %phi_ln28_19 to i32" [pool/pooling.cpp:28]   --->   Operation 3837 'bitcast' 'bitcast_ln28_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3838 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_33, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3838 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3839 [1/1] (0.00ns)   --->   "%trunc_ln28_33 = trunc i32 %bitcast_ln28_33 to i23" [pool/pooling.cpp:28]   --->   Operation 3839 'trunc' 'trunc_ln28_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3840 [1/1] (0.00ns)   --->   "%bitcast_ln28_34 = bitcast float %select_ln28_18 to i32" [pool/pooling.cpp:28]   --->   Operation 3840 'bitcast' 'bitcast_ln28_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3841 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_34, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3841 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3842 [1/1] (0.00ns)   --->   "%trunc_ln28_34 = trunc i32 %bitcast_ln28_34 to i23" [pool/pooling.cpp:28]   --->   Operation 3842 'trunc' 'trunc_ln28_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3843 [1/1] (1.55ns)   --->   "%icmp_ln28_66 = icmp ne i8 %tmp_53, -1" [pool/pooling.cpp:28]   --->   Operation 3843 'icmp' 'icmp_ln28_66' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3844 [1/1] (2.44ns)   --->   "%icmp_ln28_67 = icmp eq i23 %trunc_ln28_33, 0" [pool/pooling.cpp:28]   --->   Operation 3844 'icmp' 'icmp_ln28_67' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3845 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_34)   --->   "%or_ln28_33 = or i1 %icmp_ln28_67, %icmp_ln28_66" [pool/pooling.cpp:28]   --->   Operation 3845 'or' 'or_ln28_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3846 [1/1] (1.55ns)   --->   "%icmp_ln28_68 = icmp ne i8 %tmp_54, -1" [pool/pooling.cpp:28]   --->   Operation 3846 'icmp' 'icmp_ln28_68' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3847 [1/1] (2.44ns)   --->   "%icmp_ln28_69 = icmp eq i23 %trunc_ln28_34, 0" [pool/pooling.cpp:28]   --->   Operation 3847 'icmp' 'icmp_ln28_69' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3848 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_34)   --->   "%or_ln28_34 = or i1 %icmp_ln28_69, %icmp_ln28_68" [pool/pooling.cpp:28]   --->   Operation 3848 'or' 'or_ln28_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3849 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_34)   --->   "%and_ln28_33 = and i1 %or_ln28_33, %or_ln28_34" [pool/pooling.cpp:28]   --->   Operation 3849 'and' 'and_ln28_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3850 [1/1] (6.78ns)   --->   "%tmp_55 = fcmp ogt float %phi_ln28_19, %select_ln28_18" [pool/pooling.cpp:28]   --->   Operation 3850 'fcmp' 'tmp_55' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3851 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_34 = and i1 %and_ln28_33, %tmp_55" [pool/pooling.cpp:28]   --->   Operation 3851 'and' 'and_ln28_34' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3852 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_19 = select i1 %and_ln28_34, float %phi_ln28_19, float %select_ln28_18" [pool/pooling.cpp:28]   --->   Operation 3852 'select' 'select_ln28_19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3853 [1/1] (3.25ns)   --->   "store float %select_ln28_19, float* %max_pool_1_out_4_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 3853 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 3854 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch830 [
    i4 0, label %branch806
    i4 1, label %branch808
    i4 2, label %branch810
    i4 3, label %branch812
    i4 4, label %branch814
    i4 5, label %branch816
    i4 6, label %branch818
    i4 7, label %branch820
    i4 -8, label %branch822
    i4 -7, label %branch824
    i4 -6, label %branch826
    i4 -5, label %branch828
  ]" [pool/pooling.cpp:28]   --->   Operation 3854 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3855 [1/1] (0.00ns)   --->   "%phi_ln28_21 = phi float [ %conv_1_out_0_11_lo, %branch780 ], [ %conv_1_out_2_11_lo, %branch782 ], [ %conv_1_out_4_11_lo, %branch784 ], [ %conv_1_out_6_11_lo, %branch786 ], [ %conv_1_out_8_11_lo, %branch788 ], [ %conv_1_out_10_11_l, %branch790 ], [ %conv_1_out_12_11_l, %branch792 ], [ %conv_1_out_14_11_l, %branch794 ], [ %conv_1_out_16_11_l, %branch796 ], [ %conv_1_out_18_11_l, %branch798 ], [ %conv_1_out_20_11_l, %branch800 ], [ %conv_1_out_22_11_l, %branch802 ], [ %conv_1_out_24_11_l, %branch804 ]" [pool/pooling.cpp:28]   --->   Operation 3855 'phi' 'phi_ln28_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3856 [1/1] (0.00ns)   --->   "%bitcast_ln28_36 = bitcast float %phi_ln28_21 to i32" [pool/pooling.cpp:28]   --->   Operation 3856 'bitcast' 'bitcast_ln28_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3857 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_36, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3857 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3858 [1/1] (0.00ns)   --->   "%trunc_ln28_36 = trunc i32 %bitcast_ln28_36 to i23" [pool/pooling.cpp:28]   --->   Operation 3858 'trunc' 'trunc_ln28_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3859 [1/1] (0.00ns)   --->   "%bitcast_ln28_37 = bitcast float %select_ln28_20 to i32" [pool/pooling.cpp:28]   --->   Operation 3859 'bitcast' 'bitcast_ln28_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3860 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_37, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3860 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3861 [1/1] (0.00ns)   --->   "%trunc_ln28_37 = trunc i32 %bitcast_ln28_37 to i23" [pool/pooling.cpp:28]   --->   Operation 3861 'trunc' 'trunc_ln28_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3862 [1/1] (1.55ns)   --->   "%icmp_ln28_72 = icmp ne i8 %tmp_58, -1" [pool/pooling.cpp:28]   --->   Operation 3862 'icmp' 'icmp_ln28_72' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3863 [1/1] (2.44ns)   --->   "%icmp_ln28_73 = icmp eq i23 %trunc_ln28_36, 0" [pool/pooling.cpp:28]   --->   Operation 3863 'icmp' 'icmp_ln28_73' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3864 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_37)   --->   "%or_ln28_36 = or i1 %icmp_ln28_73, %icmp_ln28_72" [pool/pooling.cpp:28]   --->   Operation 3864 'or' 'or_ln28_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3865 [1/1] (1.55ns)   --->   "%icmp_ln28_74 = icmp ne i8 %tmp_59, -1" [pool/pooling.cpp:28]   --->   Operation 3865 'icmp' 'icmp_ln28_74' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3866 [1/1] (2.44ns)   --->   "%icmp_ln28_75 = icmp eq i23 %trunc_ln28_37, 0" [pool/pooling.cpp:28]   --->   Operation 3866 'icmp' 'icmp_ln28_75' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3867 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_37)   --->   "%or_ln28_37 = or i1 %icmp_ln28_75, %icmp_ln28_74" [pool/pooling.cpp:28]   --->   Operation 3867 'or' 'or_ln28_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3868 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_37)   --->   "%and_ln28_36 = and i1 %or_ln28_36, %or_ln28_37" [pool/pooling.cpp:28]   --->   Operation 3868 'and' 'and_ln28_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3869 [1/1] (6.78ns)   --->   "%tmp_60 = fcmp ogt float %phi_ln28_21, %select_ln28_20" [pool/pooling.cpp:28]   --->   Operation 3869 'fcmp' 'tmp_60' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3870 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_37 = and i1 %and_ln28_36, %tmp_60" [pool/pooling.cpp:28]   --->   Operation 3870 'and' 'and_ln28_37' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3871 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_21 = select i1 %and_ln28_37, float %phi_ln28_21, float %select_ln28_20" [pool/pooling.cpp:28]   --->   Operation 3871 'select' 'select_ln28_21' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3872 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch779 [
    i4 0, label %branch755
    i4 1, label %branch757
    i4 2, label %branch759
    i4 3, label %branch761
    i4 4, label %branch763
    i4 5, label %branch765
    i4 6, label %branch767
    i4 7, label %branch769
    i4 -8, label %branch771
    i4 -7, label %branch773
    i4 -6, label %branch775
    i4 -5, label %branch777
  ]" [pool/pooling.cpp:28]   --->   Operation 3872 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3873 [1/1] (0.00ns)   --->   "%phi_ln28_22 = phi float [ %conv_1_out_1_10_lo, %branch755 ], [ %conv_1_out_3_10_lo, %branch757 ], [ %conv_1_out_5_10_lo, %branch759 ], [ %conv_1_out_7_10_lo, %branch761 ], [ %conv_1_out_9_10_lo, %branch763 ], [ %conv_1_out_11_10_l, %branch765 ], [ %conv_1_out_13_10_l, %branch767 ], [ %conv_1_out_15_10_l, %branch769 ], [ %conv_1_out_17_10_l, %branch771 ], [ %conv_1_out_19_10_l, %branch773 ], [ %conv_1_out_21_10_l, %branch775 ], [ %conv_1_out_23_10_l, %branch777 ], [ %conv_1_out_25_10_l, %branch779 ]" [pool/pooling.cpp:28]   --->   Operation 3873 'phi' 'phi_ln28_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3874 [1/1] (0.00ns)   --->   "%bitcast_ln28_38 = bitcast float %phi_ln28_22 to i32" [pool/pooling.cpp:28]   --->   Operation 3874 'bitcast' 'bitcast_ln28_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3875 [1/1] (0.00ns)   --->   "%tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_38, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3875 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3876 [1/1] (0.00ns)   --->   "%trunc_ln28_38 = trunc i32 %bitcast_ln28_38 to i23" [pool/pooling.cpp:28]   --->   Operation 3876 'trunc' 'trunc_ln28_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3877 [1/1] (0.00ns)   --->   "%bitcast_ln28_39 = bitcast float %select_ln28_21 to i32" [pool/pooling.cpp:28]   --->   Operation 3877 'bitcast' 'bitcast_ln28_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3878 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_39, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3878 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3879 [1/1] (0.00ns)   --->   "%trunc_ln28_39 = trunc i32 %bitcast_ln28_39 to i23" [pool/pooling.cpp:28]   --->   Operation 3879 'trunc' 'trunc_ln28_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3880 [1/1] (1.55ns)   --->   "%icmp_ln28_76 = icmp ne i8 %tmp_61, -1" [pool/pooling.cpp:28]   --->   Operation 3880 'icmp' 'icmp_ln28_76' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3881 [1/1] (2.44ns)   --->   "%icmp_ln28_77 = icmp eq i23 %trunc_ln28_38, 0" [pool/pooling.cpp:28]   --->   Operation 3881 'icmp' 'icmp_ln28_77' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3882 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_39)   --->   "%or_ln28_38 = or i1 %icmp_ln28_77, %icmp_ln28_76" [pool/pooling.cpp:28]   --->   Operation 3882 'or' 'or_ln28_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3883 [1/1] (1.55ns)   --->   "%icmp_ln28_78 = icmp ne i8 %tmp_62, -1" [pool/pooling.cpp:28]   --->   Operation 3883 'icmp' 'icmp_ln28_78' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3884 [1/1] (2.44ns)   --->   "%icmp_ln28_79 = icmp eq i23 %trunc_ln28_39, 0" [pool/pooling.cpp:28]   --->   Operation 3884 'icmp' 'icmp_ln28_79' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3885 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_39)   --->   "%or_ln28_39 = or i1 %icmp_ln28_79, %icmp_ln28_78" [pool/pooling.cpp:28]   --->   Operation 3885 'or' 'or_ln28_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3886 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_39)   --->   "%and_ln28_38 = and i1 %or_ln28_38, %or_ln28_39" [pool/pooling.cpp:28]   --->   Operation 3886 'and' 'and_ln28_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3887 [1/1] (6.78ns)   --->   "%tmp_63 = fcmp ogt float %phi_ln28_22, %select_ln28_21" [pool/pooling.cpp:28]   --->   Operation 3887 'fcmp' 'tmp_63' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3888 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_39 = and i1 %and_ln28_38, %tmp_63" [pool/pooling.cpp:28]   --->   Operation 3888 'and' 'and_ln28_39' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3889 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_22 = select i1 %and_ln28_39, float %phi_ln28_22, float %select_ln28_21" [pool/pooling.cpp:28]   --->   Operation 3889 'select' 'select_ln28_22' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3890 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch753 [
    i4 0, label %branch729
    i4 1, label %branch731
    i4 2, label %branch733
    i4 3, label %branch735
    i4 4, label %branch737
    i4 5, label %branch739
    i4 6, label %branch741
    i4 7, label %branch743
    i4 -8, label %branch745
    i4 -7, label %branch747
    i4 -6, label %branch749
    i4 -5, label %branch751
  ]" [pool/pooling.cpp:28]   --->   Operation 3890 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3891 [1/1] (0.00ns)   --->   "%phi_ln28_23 = phi float [ %conv_1_out_1_11_lo, %branch729 ], [ %conv_1_out_3_11_lo, %branch731 ], [ %conv_1_out_5_11_lo, %branch733 ], [ %conv_1_out_7_11_lo, %branch735 ], [ %conv_1_out_9_11_lo, %branch737 ], [ %conv_1_out_11_11_l, %branch739 ], [ %conv_1_out_13_11_l, %branch741 ], [ %conv_1_out_15_11_l, %branch743 ], [ %conv_1_out_17_11_l, %branch745 ], [ %conv_1_out_19_11_l, %branch747 ], [ %conv_1_out_21_11_l, %branch749 ], [ %conv_1_out_23_11_l, %branch751 ], [ %conv_1_out_25_11_l, %branch753 ]" [pool/pooling.cpp:28]   --->   Operation 3891 'phi' 'phi_ln28_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3892 [1/1] (0.00ns)   --->   "%bitcast_ln28_40 = bitcast float %phi_ln28_23 to i32" [pool/pooling.cpp:28]   --->   Operation 3892 'bitcast' 'bitcast_ln28_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3893 [1/1] (0.00ns)   --->   "%tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_40, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3893 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3894 [1/1] (0.00ns)   --->   "%trunc_ln28_40 = trunc i32 %bitcast_ln28_40 to i23" [pool/pooling.cpp:28]   --->   Operation 3894 'trunc' 'trunc_ln28_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3895 [1/1] (0.00ns)   --->   "%bitcast_ln28_41 = bitcast float %select_ln28_22 to i32" [pool/pooling.cpp:28]   --->   Operation 3895 'bitcast' 'bitcast_ln28_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3896 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_41, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3896 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3897 [1/1] (0.00ns)   --->   "%trunc_ln28_41 = trunc i32 %bitcast_ln28_41 to i23" [pool/pooling.cpp:28]   --->   Operation 3897 'trunc' 'trunc_ln28_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3898 [1/1] (1.55ns)   --->   "%icmp_ln28_80 = icmp ne i8 %tmp_64, -1" [pool/pooling.cpp:28]   --->   Operation 3898 'icmp' 'icmp_ln28_80' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3899 [1/1] (2.44ns)   --->   "%icmp_ln28_81 = icmp eq i23 %trunc_ln28_40, 0" [pool/pooling.cpp:28]   --->   Operation 3899 'icmp' 'icmp_ln28_81' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3900 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_41)   --->   "%or_ln28_40 = or i1 %icmp_ln28_81, %icmp_ln28_80" [pool/pooling.cpp:28]   --->   Operation 3900 'or' 'or_ln28_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3901 [1/1] (1.55ns)   --->   "%icmp_ln28_82 = icmp ne i8 %tmp_65, -1" [pool/pooling.cpp:28]   --->   Operation 3901 'icmp' 'icmp_ln28_82' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3902 [1/1] (2.44ns)   --->   "%icmp_ln28_83 = icmp eq i23 %trunc_ln28_41, 0" [pool/pooling.cpp:28]   --->   Operation 3902 'icmp' 'icmp_ln28_83' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3903 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_41)   --->   "%or_ln28_41 = or i1 %icmp_ln28_83, %icmp_ln28_82" [pool/pooling.cpp:28]   --->   Operation 3903 'or' 'or_ln28_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3904 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_41)   --->   "%and_ln28_40 = and i1 %or_ln28_40, %or_ln28_41" [pool/pooling.cpp:28]   --->   Operation 3904 'and' 'and_ln28_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3905 [1/1] (6.78ns)   --->   "%tmp_66 = fcmp ogt float %phi_ln28_23, %select_ln28_22" [pool/pooling.cpp:28]   --->   Operation 3905 'fcmp' 'tmp_66' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3906 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_41 = and i1 %and_ln28_40, %tmp_66" [pool/pooling.cpp:28]   --->   Operation 3906 'and' 'and_ln28_41' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3907 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_23 = select i1 %and_ln28_41, float %phi_ln28_23, float %select_ln28_22" [pool/pooling.cpp:28]   --->   Operation 3907 'select' 'select_ln28_23' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3908 [1/1] (3.25ns)   --->   "store float %select_ln28_23, float* %max_pool_1_out_5_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 3908 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 3909 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch726 [
    i4 0, label %branch702
    i4 1, label %branch704
    i4 2, label %branch706
    i4 3, label %branch708
    i4 4, label %branch710
    i4 5, label %branch712
    i4 6, label %branch714
    i4 7, label %branch716
    i4 -8, label %branch718
    i4 -7, label %branch720
    i4 -6, label %branch722
    i4 -5, label %branch724
  ]" [pool/pooling.cpp:28]   --->   Operation 3909 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3910 [1/1] (0.00ns)   --->   "%phi_ln28_25 = phi float [ %conv_1_out_0_13_lo, %branch676 ], [ %conv_1_out_2_13_lo, %branch678 ], [ %conv_1_out_4_13_lo, %branch680 ], [ %conv_1_out_6_13_lo, %branch682 ], [ %conv_1_out_8_13_lo, %branch684 ], [ %conv_1_out_10_13_l, %branch686 ], [ %conv_1_out_12_13_l, %branch688 ], [ %conv_1_out_14_13_l, %branch690 ], [ %conv_1_out_16_13_l, %branch692 ], [ %conv_1_out_18_13_l, %branch694 ], [ %conv_1_out_20_13_l, %branch696 ], [ %conv_1_out_22_13_l, %branch698 ], [ %conv_1_out_24_13_l, %branch700 ]" [pool/pooling.cpp:28]   --->   Operation 3910 'phi' 'phi_ln28_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3911 [1/1] (0.00ns)   --->   "%bitcast_ln28_43 = bitcast float %phi_ln28_25 to i32" [pool/pooling.cpp:28]   --->   Operation 3911 'bitcast' 'bitcast_ln28_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3912 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_43, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3912 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3913 [1/1] (0.00ns)   --->   "%trunc_ln28_43 = trunc i32 %bitcast_ln28_43 to i23" [pool/pooling.cpp:28]   --->   Operation 3913 'trunc' 'trunc_ln28_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3914 [1/1] (0.00ns)   --->   "%bitcast_ln28_44 = bitcast float %select_ln28_24 to i32" [pool/pooling.cpp:28]   --->   Operation 3914 'bitcast' 'bitcast_ln28_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3915 [1/1] (0.00ns)   --->   "%tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_44, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3915 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3916 [1/1] (0.00ns)   --->   "%trunc_ln28_44 = trunc i32 %bitcast_ln28_44 to i23" [pool/pooling.cpp:28]   --->   Operation 3916 'trunc' 'trunc_ln28_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3917 [1/1] (1.55ns)   --->   "%icmp_ln28_86 = icmp ne i8 %tmp_69, -1" [pool/pooling.cpp:28]   --->   Operation 3917 'icmp' 'icmp_ln28_86' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3918 [1/1] (2.44ns)   --->   "%icmp_ln28_87 = icmp eq i23 %trunc_ln28_43, 0" [pool/pooling.cpp:28]   --->   Operation 3918 'icmp' 'icmp_ln28_87' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3919 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_44)   --->   "%or_ln28_43 = or i1 %icmp_ln28_87, %icmp_ln28_86" [pool/pooling.cpp:28]   --->   Operation 3919 'or' 'or_ln28_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3920 [1/1] (1.55ns)   --->   "%icmp_ln28_88 = icmp ne i8 %tmp_70, -1" [pool/pooling.cpp:28]   --->   Operation 3920 'icmp' 'icmp_ln28_88' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3921 [1/1] (2.44ns)   --->   "%icmp_ln28_89 = icmp eq i23 %trunc_ln28_44, 0" [pool/pooling.cpp:28]   --->   Operation 3921 'icmp' 'icmp_ln28_89' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3922 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_44)   --->   "%or_ln28_44 = or i1 %icmp_ln28_89, %icmp_ln28_88" [pool/pooling.cpp:28]   --->   Operation 3922 'or' 'or_ln28_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3923 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_44)   --->   "%and_ln28_43 = and i1 %or_ln28_43, %or_ln28_44" [pool/pooling.cpp:28]   --->   Operation 3923 'and' 'and_ln28_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3924 [1/1] (6.78ns)   --->   "%tmp_71 = fcmp ogt float %phi_ln28_25, %select_ln28_24" [pool/pooling.cpp:28]   --->   Operation 3924 'fcmp' 'tmp_71' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3925 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_44 = and i1 %and_ln28_43, %tmp_71" [pool/pooling.cpp:28]   --->   Operation 3925 'and' 'and_ln28_44' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3926 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_25 = select i1 %and_ln28_44, float %phi_ln28_25, float %select_ln28_24" [pool/pooling.cpp:28]   --->   Operation 3926 'select' 'select_ln28_25' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3927 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch675 [
    i4 0, label %branch651
    i4 1, label %branch653
    i4 2, label %branch655
    i4 3, label %branch657
    i4 4, label %branch659
    i4 5, label %branch661
    i4 6, label %branch663
    i4 7, label %branch665
    i4 -8, label %branch667
    i4 -7, label %branch669
    i4 -6, label %branch671
    i4 -5, label %branch673
  ]" [pool/pooling.cpp:28]   --->   Operation 3927 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3928 [1/1] (0.00ns)   --->   "%phi_ln28_26 = phi float [ %conv_1_out_1_12_lo, %branch651 ], [ %conv_1_out_3_12_lo, %branch653 ], [ %conv_1_out_5_12_lo, %branch655 ], [ %conv_1_out_7_12_lo, %branch657 ], [ %conv_1_out_9_12_lo, %branch659 ], [ %conv_1_out_11_12_l, %branch661 ], [ %conv_1_out_13_12_l, %branch663 ], [ %conv_1_out_15_12_l, %branch665 ], [ %conv_1_out_17_12_l, %branch667 ], [ %conv_1_out_19_12_l, %branch669 ], [ %conv_1_out_21_12_l, %branch671 ], [ %conv_1_out_23_12_l, %branch673 ], [ %conv_1_out_25_12_l, %branch675 ]" [pool/pooling.cpp:28]   --->   Operation 3928 'phi' 'phi_ln28_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3929 [1/1] (0.00ns)   --->   "%bitcast_ln28_45 = bitcast float %phi_ln28_26 to i32" [pool/pooling.cpp:28]   --->   Operation 3929 'bitcast' 'bitcast_ln28_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3930 [1/1] (0.00ns)   --->   "%tmp_72 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_45, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3930 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3931 [1/1] (0.00ns)   --->   "%trunc_ln28_45 = trunc i32 %bitcast_ln28_45 to i23" [pool/pooling.cpp:28]   --->   Operation 3931 'trunc' 'trunc_ln28_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3932 [1/1] (0.00ns)   --->   "%bitcast_ln28_46 = bitcast float %select_ln28_25 to i32" [pool/pooling.cpp:28]   --->   Operation 3932 'bitcast' 'bitcast_ln28_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3933 [1/1] (0.00ns)   --->   "%tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_46, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3933 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3934 [1/1] (0.00ns)   --->   "%trunc_ln28_46 = trunc i32 %bitcast_ln28_46 to i23" [pool/pooling.cpp:28]   --->   Operation 3934 'trunc' 'trunc_ln28_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3935 [1/1] (1.55ns)   --->   "%icmp_ln28_90 = icmp ne i8 %tmp_72, -1" [pool/pooling.cpp:28]   --->   Operation 3935 'icmp' 'icmp_ln28_90' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3936 [1/1] (2.44ns)   --->   "%icmp_ln28_91 = icmp eq i23 %trunc_ln28_45, 0" [pool/pooling.cpp:28]   --->   Operation 3936 'icmp' 'icmp_ln28_91' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3937 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_46)   --->   "%or_ln28_45 = or i1 %icmp_ln28_91, %icmp_ln28_90" [pool/pooling.cpp:28]   --->   Operation 3937 'or' 'or_ln28_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3938 [1/1] (1.55ns)   --->   "%icmp_ln28_92 = icmp ne i8 %tmp_73, -1" [pool/pooling.cpp:28]   --->   Operation 3938 'icmp' 'icmp_ln28_92' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3939 [1/1] (2.44ns)   --->   "%icmp_ln28_93 = icmp eq i23 %trunc_ln28_46, 0" [pool/pooling.cpp:28]   --->   Operation 3939 'icmp' 'icmp_ln28_93' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3940 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_46)   --->   "%or_ln28_46 = or i1 %icmp_ln28_93, %icmp_ln28_92" [pool/pooling.cpp:28]   --->   Operation 3940 'or' 'or_ln28_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3941 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_46)   --->   "%and_ln28_45 = and i1 %or_ln28_45, %or_ln28_46" [pool/pooling.cpp:28]   --->   Operation 3941 'and' 'and_ln28_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3942 [1/1] (6.78ns)   --->   "%tmp_74 = fcmp ogt float %phi_ln28_26, %select_ln28_25" [pool/pooling.cpp:28]   --->   Operation 3942 'fcmp' 'tmp_74' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3943 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_46 = and i1 %and_ln28_45, %tmp_74" [pool/pooling.cpp:28]   --->   Operation 3943 'and' 'and_ln28_46' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3944 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_26 = select i1 %and_ln28_46, float %phi_ln28_26, float %select_ln28_25" [pool/pooling.cpp:28]   --->   Operation 3944 'select' 'select_ln28_26' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3945 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch649 [
    i4 0, label %branch625
    i4 1, label %branch627
    i4 2, label %branch629
    i4 3, label %branch631
    i4 4, label %branch633
    i4 5, label %branch635
    i4 6, label %branch637
    i4 7, label %branch639
    i4 -8, label %branch641
    i4 -7, label %branch643
    i4 -6, label %branch645
    i4 -5, label %branch647
  ]" [pool/pooling.cpp:28]   --->   Operation 3945 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3946 [1/1] (0.00ns)   --->   "%phi_ln28_27 = phi float [ %conv_1_out_1_13_lo, %branch625 ], [ %conv_1_out_3_13_lo, %branch627 ], [ %conv_1_out_5_13_lo, %branch629 ], [ %conv_1_out_7_13_lo, %branch631 ], [ %conv_1_out_9_13_lo, %branch633 ], [ %conv_1_out_11_13_l, %branch635 ], [ %conv_1_out_13_13_l, %branch637 ], [ %conv_1_out_15_13_l, %branch639 ], [ %conv_1_out_17_13_l, %branch641 ], [ %conv_1_out_19_13_l, %branch643 ], [ %conv_1_out_21_13_l, %branch645 ], [ %conv_1_out_23_13_l, %branch647 ], [ %conv_1_out_25_13_l, %branch649 ]" [pool/pooling.cpp:28]   --->   Operation 3946 'phi' 'phi_ln28_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3947 [1/1] (0.00ns)   --->   "%bitcast_ln28_47 = bitcast float %phi_ln28_27 to i32" [pool/pooling.cpp:28]   --->   Operation 3947 'bitcast' 'bitcast_ln28_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3948 [1/1] (0.00ns)   --->   "%tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_47, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3948 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3949 [1/1] (0.00ns)   --->   "%trunc_ln28_47 = trunc i32 %bitcast_ln28_47 to i23" [pool/pooling.cpp:28]   --->   Operation 3949 'trunc' 'trunc_ln28_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3950 [1/1] (0.00ns)   --->   "%bitcast_ln28_48 = bitcast float %select_ln28_26 to i32" [pool/pooling.cpp:28]   --->   Operation 3950 'bitcast' 'bitcast_ln28_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3951 [1/1] (0.00ns)   --->   "%tmp_76 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_48, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3951 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3952 [1/1] (0.00ns)   --->   "%trunc_ln28_48 = trunc i32 %bitcast_ln28_48 to i23" [pool/pooling.cpp:28]   --->   Operation 3952 'trunc' 'trunc_ln28_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3953 [1/1] (1.55ns)   --->   "%icmp_ln28_94 = icmp ne i8 %tmp_75, -1" [pool/pooling.cpp:28]   --->   Operation 3953 'icmp' 'icmp_ln28_94' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3954 [1/1] (2.44ns)   --->   "%icmp_ln28_95 = icmp eq i23 %trunc_ln28_47, 0" [pool/pooling.cpp:28]   --->   Operation 3954 'icmp' 'icmp_ln28_95' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3955 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_48)   --->   "%or_ln28_47 = or i1 %icmp_ln28_95, %icmp_ln28_94" [pool/pooling.cpp:28]   --->   Operation 3955 'or' 'or_ln28_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3956 [1/1] (1.55ns)   --->   "%icmp_ln28_96 = icmp ne i8 %tmp_76, -1" [pool/pooling.cpp:28]   --->   Operation 3956 'icmp' 'icmp_ln28_96' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3957 [1/1] (2.44ns)   --->   "%icmp_ln28_97 = icmp eq i23 %trunc_ln28_48, 0" [pool/pooling.cpp:28]   --->   Operation 3957 'icmp' 'icmp_ln28_97' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3958 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_48)   --->   "%or_ln28_48 = or i1 %icmp_ln28_97, %icmp_ln28_96" [pool/pooling.cpp:28]   --->   Operation 3958 'or' 'or_ln28_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3959 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_48)   --->   "%and_ln28_47 = and i1 %or_ln28_47, %or_ln28_48" [pool/pooling.cpp:28]   --->   Operation 3959 'and' 'and_ln28_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3960 [1/1] (6.78ns)   --->   "%tmp_77 = fcmp ogt float %phi_ln28_27, %select_ln28_26" [pool/pooling.cpp:28]   --->   Operation 3960 'fcmp' 'tmp_77' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3961 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_48 = and i1 %and_ln28_47, %tmp_77" [pool/pooling.cpp:28]   --->   Operation 3961 'and' 'and_ln28_48' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3962 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_27 = select i1 %and_ln28_48, float %phi_ln28_27, float %select_ln28_26" [pool/pooling.cpp:28]   --->   Operation 3962 'select' 'select_ln28_27' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3963 [1/1] (3.25ns)   --->   "store float %select_ln28_27, float* %max_pool_1_out_6_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 3963 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 3964 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch622 [
    i4 0, label %branch598
    i4 1, label %branch600
    i4 2, label %branch602
    i4 3, label %branch604
    i4 4, label %branch606
    i4 5, label %branch608
    i4 6, label %branch610
    i4 7, label %branch612
    i4 -8, label %branch614
    i4 -7, label %branch616
    i4 -6, label %branch618
    i4 -5, label %branch620
  ]" [pool/pooling.cpp:28]   --->   Operation 3964 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3965 [1/1] (0.00ns)   --->   "%phi_ln28_29 = phi float [ %conv_1_out_0_15_lo, %branch572 ], [ %conv_1_out_2_15_lo, %branch574 ], [ %conv_1_out_4_15_lo, %branch576 ], [ %conv_1_out_6_15_lo, %branch578 ], [ %conv_1_out_8_15_lo, %branch580 ], [ %conv_1_out_10_15_l, %branch582 ], [ %conv_1_out_12_15_l, %branch584 ], [ %conv_1_out_14_15_l, %branch586 ], [ %conv_1_out_16_15_l, %branch588 ], [ %conv_1_out_18_15_l, %branch590 ], [ %conv_1_out_20_15_l, %branch592 ], [ %conv_1_out_22_15_l, %branch594 ], [ %conv_1_out_24_15_l, %branch596 ]" [pool/pooling.cpp:28]   --->   Operation 3965 'phi' 'phi_ln28_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3966 [1/1] (0.00ns)   --->   "%bitcast_ln28_50 = bitcast float %phi_ln28_29 to i32" [pool/pooling.cpp:28]   --->   Operation 3966 'bitcast' 'bitcast_ln28_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3967 [1/1] (0.00ns)   --->   "%tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_50, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3967 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3968 [1/1] (0.00ns)   --->   "%trunc_ln28_50 = trunc i32 %bitcast_ln28_50 to i23" [pool/pooling.cpp:28]   --->   Operation 3968 'trunc' 'trunc_ln28_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3969 [1/1] (0.00ns)   --->   "%bitcast_ln28_51 = bitcast float %select_ln28_28 to i32" [pool/pooling.cpp:28]   --->   Operation 3969 'bitcast' 'bitcast_ln28_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3970 [1/1] (0.00ns)   --->   "%tmp_81 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_51, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3970 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3971 [1/1] (0.00ns)   --->   "%trunc_ln28_51 = trunc i32 %bitcast_ln28_51 to i23" [pool/pooling.cpp:28]   --->   Operation 3971 'trunc' 'trunc_ln28_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3972 [1/1] (1.55ns)   --->   "%icmp_ln28_100 = icmp ne i8 %tmp_80, -1" [pool/pooling.cpp:28]   --->   Operation 3972 'icmp' 'icmp_ln28_100' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3973 [1/1] (2.44ns)   --->   "%icmp_ln28_101 = icmp eq i23 %trunc_ln28_50, 0" [pool/pooling.cpp:28]   --->   Operation 3973 'icmp' 'icmp_ln28_101' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3974 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_51)   --->   "%or_ln28_50 = or i1 %icmp_ln28_101, %icmp_ln28_100" [pool/pooling.cpp:28]   --->   Operation 3974 'or' 'or_ln28_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3975 [1/1] (1.55ns)   --->   "%icmp_ln28_102 = icmp ne i8 %tmp_81, -1" [pool/pooling.cpp:28]   --->   Operation 3975 'icmp' 'icmp_ln28_102' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3976 [1/1] (2.44ns)   --->   "%icmp_ln28_103 = icmp eq i23 %trunc_ln28_51, 0" [pool/pooling.cpp:28]   --->   Operation 3976 'icmp' 'icmp_ln28_103' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3977 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_51)   --->   "%or_ln28_51 = or i1 %icmp_ln28_103, %icmp_ln28_102" [pool/pooling.cpp:28]   --->   Operation 3977 'or' 'or_ln28_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3978 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_51)   --->   "%and_ln28_50 = and i1 %or_ln28_50, %or_ln28_51" [pool/pooling.cpp:28]   --->   Operation 3978 'and' 'and_ln28_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3979 [1/1] (6.78ns)   --->   "%tmp_82 = fcmp ogt float %phi_ln28_29, %select_ln28_28" [pool/pooling.cpp:28]   --->   Operation 3979 'fcmp' 'tmp_82' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3980 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_51 = and i1 %and_ln28_50, %tmp_82" [pool/pooling.cpp:28]   --->   Operation 3980 'and' 'and_ln28_51' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3981 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_29 = select i1 %and_ln28_51, float %phi_ln28_29, float %select_ln28_28" [pool/pooling.cpp:28]   --->   Operation 3981 'select' 'select_ln28_29' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 3982 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch571 [
    i4 0, label %branch547
    i4 1, label %branch549
    i4 2, label %branch551
    i4 3, label %branch553
    i4 4, label %branch555
    i4 5, label %branch557
    i4 6, label %branch559
    i4 7, label %branch561
    i4 -8, label %branch563
    i4 -7, label %branch565
    i4 -6, label %branch567
    i4 -5, label %branch569
  ]" [pool/pooling.cpp:28]   --->   Operation 3982 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 3983 [1/1] (0.00ns)   --->   "%phi_ln28_30 = phi float [ %conv_1_out_1_14_lo, %branch547 ], [ %conv_1_out_3_14_lo, %branch549 ], [ %conv_1_out_5_14_lo, %branch551 ], [ %conv_1_out_7_14_lo, %branch553 ], [ %conv_1_out_9_14_lo, %branch555 ], [ %conv_1_out_11_14_l, %branch557 ], [ %conv_1_out_13_14_l, %branch559 ], [ %conv_1_out_15_14_l, %branch561 ], [ %conv_1_out_17_14_l, %branch563 ], [ %conv_1_out_19_14_l, %branch565 ], [ %conv_1_out_21_14_l, %branch567 ], [ %conv_1_out_23_14_l, %branch569 ], [ %conv_1_out_25_14_l, %branch571 ]" [pool/pooling.cpp:28]   --->   Operation 3983 'phi' 'phi_ln28_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3984 [1/1] (0.00ns)   --->   "%bitcast_ln28_52 = bitcast float %phi_ln28_30 to i32" [pool/pooling.cpp:28]   --->   Operation 3984 'bitcast' 'bitcast_ln28_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3985 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_52, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3985 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3986 [1/1] (0.00ns)   --->   "%trunc_ln28_52 = trunc i32 %bitcast_ln28_52 to i23" [pool/pooling.cpp:28]   --->   Operation 3986 'trunc' 'trunc_ln28_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3987 [1/1] (0.00ns)   --->   "%bitcast_ln28_53 = bitcast float %select_ln28_29 to i32" [pool/pooling.cpp:28]   --->   Operation 3987 'bitcast' 'bitcast_ln28_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3988 [1/1] (0.00ns)   --->   "%tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_53, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3988 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3989 [1/1] (0.00ns)   --->   "%trunc_ln28_53 = trunc i32 %bitcast_ln28_53 to i23" [pool/pooling.cpp:28]   --->   Operation 3989 'trunc' 'trunc_ln28_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3990 [1/1] (1.55ns)   --->   "%icmp_ln28_104 = icmp ne i8 %tmp_83, -1" [pool/pooling.cpp:28]   --->   Operation 3990 'icmp' 'icmp_ln28_104' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3991 [1/1] (2.44ns)   --->   "%icmp_ln28_105 = icmp eq i23 %trunc_ln28_52, 0" [pool/pooling.cpp:28]   --->   Operation 3991 'icmp' 'icmp_ln28_105' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3992 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_53)   --->   "%or_ln28_52 = or i1 %icmp_ln28_105, %icmp_ln28_104" [pool/pooling.cpp:28]   --->   Operation 3992 'or' 'or_ln28_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3993 [1/1] (1.55ns)   --->   "%icmp_ln28_106 = icmp ne i8 %tmp_84, -1" [pool/pooling.cpp:28]   --->   Operation 3993 'icmp' 'icmp_ln28_106' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3994 [1/1] (2.44ns)   --->   "%icmp_ln28_107 = icmp eq i23 %trunc_ln28_53, 0" [pool/pooling.cpp:28]   --->   Operation 3994 'icmp' 'icmp_ln28_107' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3995 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_53)   --->   "%or_ln28_53 = or i1 %icmp_ln28_107, %icmp_ln28_106" [pool/pooling.cpp:28]   --->   Operation 3995 'or' 'or_ln28_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3996 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_53)   --->   "%and_ln28_52 = and i1 %or_ln28_52, %or_ln28_53" [pool/pooling.cpp:28]   --->   Operation 3996 'and' 'and_ln28_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3997 [1/1] (6.78ns)   --->   "%tmp_85 = fcmp ogt float %phi_ln28_30, %select_ln28_29" [pool/pooling.cpp:28]   --->   Operation 3997 'fcmp' 'tmp_85' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3998 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_53 = and i1 %and_ln28_52, %tmp_85" [pool/pooling.cpp:28]   --->   Operation 3998 'and' 'and_ln28_53' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3999 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_30 = select i1 %and_ln28_53, float %phi_ln28_30, float %select_ln28_29" [pool/pooling.cpp:28]   --->   Operation 3999 'select' 'select_ln28_30' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4000 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch545 [
    i4 0, label %branch521
    i4 1, label %branch523
    i4 2, label %branch525
    i4 3, label %branch527
    i4 4, label %branch529
    i4 5, label %branch531
    i4 6, label %branch533
    i4 7, label %branch535
    i4 -8, label %branch537
    i4 -7, label %branch539
    i4 -6, label %branch541
    i4 -5, label %branch543
  ]" [pool/pooling.cpp:28]   --->   Operation 4000 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 4001 [1/1] (0.00ns)   --->   "%phi_ln28_31 = phi float [ %conv_1_out_1_15_lo, %branch521 ], [ %conv_1_out_3_15_lo, %branch523 ], [ %conv_1_out_5_15_lo, %branch525 ], [ %conv_1_out_7_15_lo, %branch527 ], [ %conv_1_out_9_15_lo, %branch529 ], [ %conv_1_out_11_15_l, %branch531 ], [ %conv_1_out_13_15_l, %branch533 ], [ %conv_1_out_15_15_l, %branch535 ], [ %conv_1_out_17_15_l, %branch537 ], [ %conv_1_out_19_15_l, %branch539 ], [ %conv_1_out_21_15_l, %branch541 ], [ %conv_1_out_23_15_l, %branch543 ], [ %conv_1_out_25_15_l, %branch545 ]" [pool/pooling.cpp:28]   --->   Operation 4001 'phi' 'phi_ln28_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4002 [1/1] (0.00ns)   --->   "%bitcast_ln28_54 = bitcast float %phi_ln28_31 to i32" [pool/pooling.cpp:28]   --->   Operation 4002 'bitcast' 'bitcast_ln28_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4003 [1/1] (0.00ns)   --->   "%tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_54, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4003 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4004 [1/1] (0.00ns)   --->   "%trunc_ln28_54 = trunc i32 %bitcast_ln28_54 to i23" [pool/pooling.cpp:28]   --->   Operation 4004 'trunc' 'trunc_ln28_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4005 [1/1] (0.00ns)   --->   "%bitcast_ln28_55 = bitcast float %select_ln28_30 to i32" [pool/pooling.cpp:28]   --->   Operation 4005 'bitcast' 'bitcast_ln28_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4006 [1/1] (0.00ns)   --->   "%tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_55, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4006 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4007 [1/1] (0.00ns)   --->   "%trunc_ln28_55 = trunc i32 %bitcast_ln28_55 to i23" [pool/pooling.cpp:28]   --->   Operation 4007 'trunc' 'trunc_ln28_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4008 [1/1] (1.55ns)   --->   "%icmp_ln28_108 = icmp ne i8 %tmp_86, -1" [pool/pooling.cpp:28]   --->   Operation 4008 'icmp' 'icmp_ln28_108' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4009 [1/1] (2.44ns)   --->   "%icmp_ln28_109 = icmp eq i23 %trunc_ln28_54, 0" [pool/pooling.cpp:28]   --->   Operation 4009 'icmp' 'icmp_ln28_109' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4010 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_55)   --->   "%or_ln28_54 = or i1 %icmp_ln28_109, %icmp_ln28_108" [pool/pooling.cpp:28]   --->   Operation 4010 'or' 'or_ln28_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4011 [1/1] (1.55ns)   --->   "%icmp_ln28_110 = icmp ne i8 %tmp_87, -1" [pool/pooling.cpp:28]   --->   Operation 4011 'icmp' 'icmp_ln28_110' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4012 [1/1] (2.44ns)   --->   "%icmp_ln28_111 = icmp eq i23 %trunc_ln28_55, 0" [pool/pooling.cpp:28]   --->   Operation 4012 'icmp' 'icmp_ln28_111' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4013 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_55)   --->   "%or_ln28_55 = or i1 %icmp_ln28_111, %icmp_ln28_110" [pool/pooling.cpp:28]   --->   Operation 4013 'or' 'or_ln28_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4014 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_55)   --->   "%and_ln28_54 = and i1 %or_ln28_54, %or_ln28_55" [pool/pooling.cpp:28]   --->   Operation 4014 'and' 'and_ln28_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4015 [1/1] (6.78ns)   --->   "%tmp_88 = fcmp ogt float %phi_ln28_31, %select_ln28_30" [pool/pooling.cpp:28]   --->   Operation 4015 'fcmp' 'tmp_88' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4016 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_55 = and i1 %and_ln28_54, %tmp_88" [pool/pooling.cpp:28]   --->   Operation 4016 'and' 'and_ln28_55' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4017 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_31 = select i1 %and_ln28_55, float %phi_ln28_31, float %select_ln28_30" [pool/pooling.cpp:28]   --->   Operation 4017 'select' 'select_ln28_31' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4018 [1/1] (3.25ns)   --->   "store float %select_ln28_31, float* %max_pool_1_out_7_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 4018 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 4019 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch518 [
    i4 0, label %branch494
    i4 1, label %branch496
    i4 2, label %branch498
    i4 3, label %branch500
    i4 4, label %branch502
    i4 5, label %branch504
    i4 6, label %branch506
    i4 7, label %branch508
    i4 -8, label %branch510
    i4 -7, label %branch512
    i4 -6, label %branch514
    i4 -5, label %branch516
  ]" [pool/pooling.cpp:28]   --->   Operation 4019 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 4020 [1/1] (0.00ns)   --->   "%phi_ln28_33 = phi float [ %conv_1_out_0_17_lo, %branch468 ], [ %conv_1_out_2_17_lo, %branch470 ], [ %conv_1_out_4_17_lo, %branch472 ], [ %conv_1_out_6_17_lo, %branch474 ], [ %conv_1_out_8_17_lo, %branch476 ], [ %conv_1_out_10_17_l, %branch478 ], [ %conv_1_out_12_17_l, %branch480 ], [ %conv_1_out_14_17_l, %branch482 ], [ %conv_1_out_16_17_l, %branch484 ], [ %conv_1_out_18_17_l, %branch486 ], [ %conv_1_out_20_17_l, %branch488 ], [ %conv_1_out_22_17_l, %branch490 ], [ %conv_1_out_24_17_l, %branch492 ]" [pool/pooling.cpp:28]   --->   Operation 4020 'phi' 'phi_ln28_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4021 [1/1] (0.00ns)   --->   "%bitcast_ln28_57 = bitcast float %phi_ln28_33 to i32" [pool/pooling.cpp:28]   --->   Operation 4021 'bitcast' 'bitcast_ln28_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4022 [1/1] (0.00ns)   --->   "%tmp_91 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_57, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4022 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4023 [1/1] (0.00ns)   --->   "%trunc_ln28_57 = trunc i32 %bitcast_ln28_57 to i23" [pool/pooling.cpp:28]   --->   Operation 4023 'trunc' 'trunc_ln28_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4024 [1/1] (0.00ns)   --->   "%bitcast_ln28_58 = bitcast float %select_ln28_32 to i32" [pool/pooling.cpp:28]   --->   Operation 4024 'bitcast' 'bitcast_ln28_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4025 [1/1] (0.00ns)   --->   "%tmp_92 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_58, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4025 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4026 [1/1] (0.00ns)   --->   "%trunc_ln28_58 = trunc i32 %bitcast_ln28_58 to i23" [pool/pooling.cpp:28]   --->   Operation 4026 'trunc' 'trunc_ln28_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4027 [1/1] (1.55ns)   --->   "%icmp_ln28_114 = icmp ne i8 %tmp_91, -1" [pool/pooling.cpp:28]   --->   Operation 4027 'icmp' 'icmp_ln28_114' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4028 [1/1] (2.44ns)   --->   "%icmp_ln28_115 = icmp eq i23 %trunc_ln28_57, 0" [pool/pooling.cpp:28]   --->   Operation 4028 'icmp' 'icmp_ln28_115' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4029 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_58)   --->   "%or_ln28_57 = or i1 %icmp_ln28_115, %icmp_ln28_114" [pool/pooling.cpp:28]   --->   Operation 4029 'or' 'or_ln28_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4030 [1/1] (1.55ns)   --->   "%icmp_ln28_116 = icmp ne i8 %tmp_92, -1" [pool/pooling.cpp:28]   --->   Operation 4030 'icmp' 'icmp_ln28_116' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4031 [1/1] (2.44ns)   --->   "%icmp_ln28_117 = icmp eq i23 %trunc_ln28_58, 0" [pool/pooling.cpp:28]   --->   Operation 4031 'icmp' 'icmp_ln28_117' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4032 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_58)   --->   "%or_ln28_58 = or i1 %icmp_ln28_117, %icmp_ln28_116" [pool/pooling.cpp:28]   --->   Operation 4032 'or' 'or_ln28_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4033 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_58)   --->   "%and_ln28_57 = and i1 %or_ln28_57, %or_ln28_58" [pool/pooling.cpp:28]   --->   Operation 4033 'and' 'and_ln28_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4034 [1/1] (6.78ns)   --->   "%tmp_93 = fcmp ogt float %phi_ln28_33, %select_ln28_32" [pool/pooling.cpp:28]   --->   Operation 4034 'fcmp' 'tmp_93' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4035 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_58 = and i1 %and_ln28_57, %tmp_93" [pool/pooling.cpp:28]   --->   Operation 4035 'and' 'and_ln28_58' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4036 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_33 = select i1 %and_ln28_58, float %phi_ln28_33, float %select_ln28_32" [pool/pooling.cpp:28]   --->   Operation 4036 'select' 'select_ln28_33' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4037 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch467 [
    i4 0, label %branch443
    i4 1, label %branch445
    i4 2, label %branch447
    i4 3, label %branch449
    i4 4, label %branch451
    i4 5, label %branch453
    i4 6, label %branch455
    i4 7, label %branch457
    i4 -8, label %branch459
    i4 -7, label %branch461
    i4 -6, label %branch463
    i4 -5, label %branch465
  ]" [pool/pooling.cpp:28]   --->   Operation 4037 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 4038 [1/1] (0.00ns)   --->   "%phi_ln28_34 = phi float [ %conv_1_out_1_16_lo, %branch443 ], [ %conv_1_out_3_16_lo, %branch445 ], [ %conv_1_out_5_16_lo, %branch447 ], [ %conv_1_out_7_16_lo, %branch449 ], [ %conv_1_out_9_16_lo, %branch451 ], [ %conv_1_out_11_16_l, %branch453 ], [ %conv_1_out_13_16_l, %branch455 ], [ %conv_1_out_15_16_l, %branch457 ], [ %conv_1_out_17_16_l, %branch459 ], [ %conv_1_out_19_16_l, %branch461 ], [ %conv_1_out_21_16_l, %branch463 ], [ %conv_1_out_23_16_l, %branch465 ], [ %conv_1_out_25_16_l, %branch467 ]" [pool/pooling.cpp:28]   --->   Operation 4038 'phi' 'phi_ln28_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4039 [1/1] (0.00ns)   --->   "%bitcast_ln28_59 = bitcast float %phi_ln28_34 to i32" [pool/pooling.cpp:28]   --->   Operation 4039 'bitcast' 'bitcast_ln28_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4040 [1/1] (0.00ns)   --->   "%tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_59, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4040 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4041 [1/1] (0.00ns)   --->   "%trunc_ln28_59 = trunc i32 %bitcast_ln28_59 to i23" [pool/pooling.cpp:28]   --->   Operation 4041 'trunc' 'trunc_ln28_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4042 [1/1] (0.00ns)   --->   "%bitcast_ln28_60 = bitcast float %select_ln28_33 to i32" [pool/pooling.cpp:28]   --->   Operation 4042 'bitcast' 'bitcast_ln28_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4043 [1/1] (0.00ns)   --->   "%tmp_95 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_60, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4043 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4044 [1/1] (0.00ns)   --->   "%trunc_ln28_60 = trunc i32 %bitcast_ln28_60 to i23" [pool/pooling.cpp:28]   --->   Operation 4044 'trunc' 'trunc_ln28_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4045 [1/1] (1.55ns)   --->   "%icmp_ln28_118 = icmp ne i8 %tmp_94, -1" [pool/pooling.cpp:28]   --->   Operation 4045 'icmp' 'icmp_ln28_118' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4046 [1/1] (2.44ns)   --->   "%icmp_ln28_119 = icmp eq i23 %trunc_ln28_59, 0" [pool/pooling.cpp:28]   --->   Operation 4046 'icmp' 'icmp_ln28_119' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4047 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_60)   --->   "%or_ln28_59 = or i1 %icmp_ln28_119, %icmp_ln28_118" [pool/pooling.cpp:28]   --->   Operation 4047 'or' 'or_ln28_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4048 [1/1] (1.55ns)   --->   "%icmp_ln28_120 = icmp ne i8 %tmp_95, -1" [pool/pooling.cpp:28]   --->   Operation 4048 'icmp' 'icmp_ln28_120' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4049 [1/1] (2.44ns)   --->   "%icmp_ln28_121 = icmp eq i23 %trunc_ln28_60, 0" [pool/pooling.cpp:28]   --->   Operation 4049 'icmp' 'icmp_ln28_121' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4050 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_60)   --->   "%or_ln28_60 = or i1 %icmp_ln28_121, %icmp_ln28_120" [pool/pooling.cpp:28]   --->   Operation 4050 'or' 'or_ln28_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4051 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_60)   --->   "%and_ln28_59 = and i1 %or_ln28_59, %or_ln28_60" [pool/pooling.cpp:28]   --->   Operation 4051 'and' 'and_ln28_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4052 [1/1] (6.78ns)   --->   "%tmp_96 = fcmp ogt float %phi_ln28_34, %select_ln28_33" [pool/pooling.cpp:28]   --->   Operation 4052 'fcmp' 'tmp_96' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4053 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_60 = and i1 %and_ln28_59, %tmp_96" [pool/pooling.cpp:28]   --->   Operation 4053 'and' 'and_ln28_60' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4054 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_34 = select i1 %and_ln28_60, float %phi_ln28_34, float %select_ln28_33" [pool/pooling.cpp:28]   --->   Operation 4054 'select' 'select_ln28_34' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4055 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch441 [
    i4 0, label %branch417
    i4 1, label %branch419
    i4 2, label %branch421
    i4 3, label %branch423
    i4 4, label %branch425
    i4 5, label %branch427
    i4 6, label %branch429
    i4 7, label %branch431
    i4 -8, label %branch433
    i4 -7, label %branch435
    i4 -6, label %branch437
    i4 -5, label %branch439
  ]" [pool/pooling.cpp:28]   --->   Operation 4055 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 4056 [1/1] (0.00ns)   --->   "%phi_ln28_35 = phi float [ %conv_1_out_1_17_lo, %branch417 ], [ %conv_1_out_3_17_lo, %branch419 ], [ %conv_1_out_5_17_lo, %branch421 ], [ %conv_1_out_7_17_lo, %branch423 ], [ %conv_1_out_9_17_lo, %branch425 ], [ %conv_1_out_11_17_l, %branch427 ], [ %conv_1_out_13_17_l, %branch429 ], [ %conv_1_out_15_17_l, %branch431 ], [ %conv_1_out_17_17_l, %branch433 ], [ %conv_1_out_19_17_l, %branch435 ], [ %conv_1_out_21_17_l, %branch437 ], [ %conv_1_out_23_17_l, %branch439 ], [ %conv_1_out_25_17_l, %branch441 ]" [pool/pooling.cpp:28]   --->   Operation 4056 'phi' 'phi_ln28_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4057 [1/1] (0.00ns)   --->   "%bitcast_ln28_61 = bitcast float %phi_ln28_35 to i32" [pool/pooling.cpp:28]   --->   Operation 4057 'bitcast' 'bitcast_ln28_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4058 [1/1] (0.00ns)   --->   "%tmp_97 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_61, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4058 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4059 [1/1] (0.00ns)   --->   "%trunc_ln28_61 = trunc i32 %bitcast_ln28_61 to i23" [pool/pooling.cpp:28]   --->   Operation 4059 'trunc' 'trunc_ln28_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4060 [1/1] (0.00ns)   --->   "%bitcast_ln28_62 = bitcast float %select_ln28_34 to i32" [pool/pooling.cpp:28]   --->   Operation 4060 'bitcast' 'bitcast_ln28_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4061 [1/1] (0.00ns)   --->   "%tmp_98 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_62, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4061 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4062 [1/1] (0.00ns)   --->   "%trunc_ln28_62 = trunc i32 %bitcast_ln28_62 to i23" [pool/pooling.cpp:28]   --->   Operation 4062 'trunc' 'trunc_ln28_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4063 [1/1] (1.55ns)   --->   "%icmp_ln28_122 = icmp ne i8 %tmp_97, -1" [pool/pooling.cpp:28]   --->   Operation 4063 'icmp' 'icmp_ln28_122' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4064 [1/1] (2.44ns)   --->   "%icmp_ln28_123 = icmp eq i23 %trunc_ln28_61, 0" [pool/pooling.cpp:28]   --->   Operation 4064 'icmp' 'icmp_ln28_123' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4065 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_62)   --->   "%or_ln28_61 = or i1 %icmp_ln28_123, %icmp_ln28_122" [pool/pooling.cpp:28]   --->   Operation 4065 'or' 'or_ln28_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4066 [1/1] (1.55ns)   --->   "%icmp_ln28_124 = icmp ne i8 %tmp_98, -1" [pool/pooling.cpp:28]   --->   Operation 4066 'icmp' 'icmp_ln28_124' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4067 [1/1] (2.44ns)   --->   "%icmp_ln28_125 = icmp eq i23 %trunc_ln28_62, 0" [pool/pooling.cpp:28]   --->   Operation 4067 'icmp' 'icmp_ln28_125' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4068 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_62)   --->   "%or_ln28_62 = or i1 %icmp_ln28_125, %icmp_ln28_124" [pool/pooling.cpp:28]   --->   Operation 4068 'or' 'or_ln28_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4069 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_62)   --->   "%and_ln28_61 = and i1 %or_ln28_61, %or_ln28_62" [pool/pooling.cpp:28]   --->   Operation 4069 'and' 'and_ln28_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4070 [1/1] (6.78ns)   --->   "%tmp_99 = fcmp ogt float %phi_ln28_35, %select_ln28_34" [pool/pooling.cpp:28]   --->   Operation 4070 'fcmp' 'tmp_99' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4071 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_62 = and i1 %and_ln28_61, %tmp_99" [pool/pooling.cpp:28]   --->   Operation 4071 'and' 'and_ln28_62' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4072 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_35 = select i1 %and_ln28_62, float %phi_ln28_35, float %select_ln28_34" [pool/pooling.cpp:28]   --->   Operation 4072 'select' 'select_ln28_35' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4073 [1/1] (3.25ns)   --->   "store float %select_ln28_35, float* %max_pool_1_out_8_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 4073 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 4074 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch414 [
    i4 0, label %branch390
    i4 1, label %branch392
    i4 2, label %branch394
    i4 3, label %branch396
    i4 4, label %branch398
    i4 5, label %branch400
    i4 6, label %branch402
    i4 7, label %branch404
    i4 -8, label %branch406
    i4 -7, label %branch408
    i4 -6, label %branch410
    i4 -5, label %branch412
  ]" [pool/pooling.cpp:28]   --->   Operation 4074 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 4075 [1/1] (0.00ns)   --->   "%phi_ln28_37 = phi float [ %conv_1_out_0_19_lo, %branch364 ], [ %conv_1_out_2_19_lo, %branch366 ], [ %conv_1_out_4_19_lo, %branch368 ], [ %conv_1_out_6_19_lo, %branch370 ], [ %conv_1_out_8_19_lo, %branch372 ], [ %conv_1_out_10_19_l, %branch374 ], [ %conv_1_out_12_19_l, %branch376 ], [ %conv_1_out_14_19_l, %branch378 ], [ %conv_1_out_16_19_l, %branch380 ], [ %conv_1_out_18_19_l, %branch382 ], [ %conv_1_out_20_19_l, %branch384 ], [ %conv_1_out_22_19_l, %branch386 ], [ %conv_1_out_24_19_l, %branch388 ]" [pool/pooling.cpp:28]   --->   Operation 4075 'phi' 'phi_ln28_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4076 [1/1] (0.00ns)   --->   "%bitcast_ln28_64 = bitcast float %phi_ln28_37 to i32" [pool/pooling.cpp:28]   --->   Operation 4076 'bitcast' 'bitcast_ln28_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4077 [1/1] (0.00ns)   --->   "%tmp_102 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_64, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4077 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4078 [1/1] (0.00ns)   --->   "%trunc_ln28_64 = trunc i32 %bitcast_ln28_64 to i23" [pool/pooling.cpp:28]   --->   Operation 4078 'trunc' 'trunc_ln28_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4079 [1/1] (0.00ns)   --->   "%bitcast_ln28_65 = bitcast float %select_ln28_36 to i32" [pool/pooling.cpp:28]   --->   Operation 4079 'bitcast' 'bitcast_ln28_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4080 [1/1] (0.00ns)   --->   "%tmp_103 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_65, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4080 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4081 [1/1] (0.00ns)   --->   "%trunc_ln28_65 = trunc i32 %bitcast_ln28_65 to i23" [pool/pooling.cpp:28]   --->   Operation 4081 'trunc' 'trunc_ln28_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4082 [1/1] (1.55ns)   --->   "%icmp_ln28_128 = icmp ne i8 %tmp_102, -1" [pool/pooling.cpp:28]   --->   Operation 4082 'icmp' 'icmp_ln28_128' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4083 [1/1] (2.44ns)   --->   "%icmp_ln28_129 = icmp eq i23 %trunc_ln28_64, 0" [pool/pooling.cpp:28]   --->   Operation 4083 'icmp' 'icmp_ln28_129' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4084 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_65)   --->   "%or_ln28_64 = or i1 %icmp_ln28_129, %icmp_ln28_128" [pool/pooling.cpp:28]   --->   Operation 4084 'or' 'or_ln28_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4085 [1/1] (1.55ns)   --->   "%icmp_ln28_130 = icmp ne i8 %tmp_103, -1" [pool/pooling.cpp:28]   --->   Operation 4085 'icmp' 'icmp_ln28_130' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4086 [1/1] (2.44ns)   --->   "%icmp_ln28_131 = icmp eq i23 %trunc_ln28_65, 0" [pool/pooling.cpp:28]   --->   Operation 4086 'icmp' 'icmp_ln28_131' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4087 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_65)   --->   "%or_ln28_65 = or i1 %icmp_ln28_131, %icmp_ln28_130" [pool/pooling.cpp:28]   --->   Operation 4087 'or' 'or_ln28_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4088 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_65)   --->   "%and_ln28_64 = and i1 %or_ln28_64, %or_ln28_65" [pool/pooling.cpp:28]   --->   Operation 4088 'and' 'and_ln28_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4089 [1/1] (6.78ns)   --->   "%tmp_104 = fcmp ogt float %phi_ln28_37, %select_ln28_36" [pool/pooling.cpp:28]   --->   Operation 4089 'fcmp' 'tmp_104' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4090 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_65 = and i1 %and_ln28_64, %tmp_104" [pool/pooling.cpp:28]   --->   Operation 4090 'and' 'and_ln28_65' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4091 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_37 = select i1 %and_ln28_65, float %phi_ln28_37, float %select_ln28_36" [pool/pooling.cpp:28]   --->   Operation 4091 'select' 'select_ln28_37' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4092 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch363 [
    i4 0, label %branch339
    i4 1, label %branch341
    i4 2, label %branch343
    i4 3, label %branch345
    i4 4, label %branch347
    i4 5, label %branch349
    i4 6, label %branch351
    i4 7, label %branch353
    i4 -8, label %branch355
    i4 -7, label %branch357
    i4 -6, label %branch359
    i4 -5, label %branch361
  ]" [pool/pooling.cpp:28]   --->   Operation 4092 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 4093 [1/1] (0.00ns)   --->   "%phi_ln28_38 = phi float [ %conv_1_out_1_18_lo, %branch339 ], [ %conv_1_out_3_18_lo, %branch341 ], [ %conv_1_out_5_18_lo, %branch343 ], [ %conv_1_out_7_18_lo, %branch345 ], [ %conv_1_out_9_18_lo, %branch347 ], [ %conv_1_out_11_18_l, %branch349 ], [ %conv_1_out_13_18_l, %branch351 ], [ %conv_1_out_15_18_l, %branch353 ], [ %conv_1_out_17_18_l, %branch355 ], [ %conv_1_out_19_18_l, %branch357 ], [ %conv_1_out_21_18_l, %branch359 ], [ %conv_1_out_23_18_l, %branch361 ], [ %conv_1_out_25_18_l, %branch363 ]" [pool/pooling.cpp:28]   --->   Operation 4093 'phi' 'phi_ln28_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4094 [1/1] (0.00ns)   --->   "%bitcast_ln28_66 = bitcast float %phi_ln28_38 to i32" [pool/pooling.cpp:28]   --->   Operation 4094 'bitcast' 'bitcast_ln28_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4095 [1/1] (0.00ns)   --->   "%tmp_105 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_66, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4095 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4096 [1/1] (0.00ns)   --->   "%trunc_ln28_66 = trunc i32 %bitcast_ln28_66 to i23" [pool/pooling.cpp:28]   --->   Operation 4096 'trunc' 'trunc_ln28_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4097 [1/1] (0.00ns)   --->   "%bitcast_ln28_67 = bitcast float %select_ln28_37 to i32" [pool/pooling.cpp:28]   --->   Operation 4097 'bitcast' 'bitcast_ln28_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4098 [1/1] (0.00ns)   --->   "%tmp_106 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_67, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4098 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4099 [1/1] (0.00ns)   --->   "%trunc_ln28_67 = trunc i32 %bitcast_ln28_67 to i23" [pool/pooling.cpp:28]   --->   Operation 4099 'trunc' 'trunc_ln28_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4100 [1/1] (1.55ns)   --->   "%icmp_ln28_132 = icmp ne i8 %tmp_105, -1" [pool/pooling.cpp:28]   --->   Operation 4100 'icmp' 'icmp_ln28_132' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4101 [1/1] (2.44ns)   --->   "%icmp_ln28_133 = icmp eq i23 %trunc_ln28_66, 0" [pool/pooling.cpp:28]   --->   Operation 4101 'icmp' 'icmp_ln28_133' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4102 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_67)   --->   "%or_ln28_66 = or i1 %icmp_ln28_133, %icmp_ln28_132" [pool/pooling.cpp:28]   --->   Operation 4102 'or' 'or_ln28_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4103 [1/1] (1.55ns)   --->   "%icmp_ln28_134 = icmp ne i8 %tmp_106, -1" [pool/pooling.cpp:28]   --->   Operation 4103 'icmp' 'icmp_ln28_134' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4104 [1/1] (2.44ns)   --->   "%icmp_ln28_135 = icmp eq i23 %trunc_ln28_67, 0" [pool/pooling.cpp:28]   --->   Operation 4104 'icmp' 'icmp_ln28_135' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4105 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_67)   --->   "%or_ln28_67 = or i1 %icmp_ln28_135, %icmp_ln28_134" [pool/pooling.cpp:28]   --->   Operation 4105 'or' 'or_ln28_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4106 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_67)   --->   "%and_ln28_66 = and i1 %or_ln28_66, %or_ln28_67" [pool/pooling.cpp:28]   --->   Operation 4106 'and' 'and_ln28_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4107 [1/1] (6.78ns)   --->   "%tmp_107 = fcmp ogt float %phi_ln28_38, %select_ln28_37" [pool/pooling.cpp:28]   --->   Operation 4107 'fcmp' 'tmp_107' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4108 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_67 = and i1 %and_ln28_66, %tmp_107" [pool/pooling.cpp:28]   --->   Operation 4108 'and' 'and_ln28_67' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4109 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_38 = select i1 %and_ln28_67, float %phi_ln28_38, float %select_ln28_37" [pool/pooling.cpp:28]   --->   Operation 4109 'select' 'select_ln28_38' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4110 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch337 [
    i4 0, label %branch313
    i4 1, label %branch315
    i4 2, label %branch317
    i4 3, label %branch319
    i4 4, label %branch321
    i4 5, label %branch323
    i4 6, label %branch325
    i4 7, label %branch327
    i4 -8, label %branch329
    i4 -7, label %branch331
    i4 -6, label %branch333
    i4 -5, label %branch335
  ]" [pool/pooling.cpp:28]   --->   Operation 4110 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 4111 [1/1] (0.00ns)   --->   "%phi_ln28_39 = phi float [ %conv_1_out_1_19_lo, %branch313 ], [ %conv_1_out_3_19_lo, %branch315 ], [ %conv_1_out_5_19_lo, %branch317 ], [ %conv_1_out_7_19_lo, %branch319 ], [ %conv_1_out_9_19_lo, %branch321 ], [ %conv_1_out_11_19_l, %branch323 ], [ %conv_1_out_13_19_l, %branch325 ], [ %conv_1_out_15_19_l, %branch327 ], [ %conv_1_out_17_19_l, %branch329 ], [ %conv_1_out_19_19_l, %branch331 ], [ %conv_1_out_21_19_l, %branch333 ], [ %conv_1_out_23_19_l, %branch335 ], [ %conv_1_out_25_19_l, %branch337 ]" [pool/pooling.cpp:28]   --->   Operation 4111 'phi' 'phi_ln28_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4112 [1/1] (0.00ns)   --->   "%bitcast_ln28_68 = bitcast float %phi_ln28_39 to i32" [pool/pooling.cpp:28]   --->   Operation 4112 'bitcast' 'bitcast_ln28_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4113 [1/1] (0.00ns)   --->   "%tmp_108 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_68, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4113 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4114 [1/1] (0.00ns)   --->   "%trunc_ln28_68 = trunc i32 %bitcast_ln28_68 to i23" [pool/pooling.cpp:28]   --->   Operation 4114 'trunc' 'trunc_ln28_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4115 [1/1] (0.00ns)   --->   "%bitcast_ln28_69 = bitcast float %select_ln28_38 to i32" [pool/pooling.cpp:28]   --->   Operation 4115 'bitcast' 'bitcast_ln28_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4116 [1/1] (0.00ns)   --->   "%tmp_109 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_69, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4116 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4117 [1/1] (0.00ns)   --->   "%trunc_ln28_69 = trunc i32 %bitcast_ln28_69 to i23" [pool/pooling.cpp:28]   --->   Operation 4117 'trunc' 'trunc_ln28_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4118 [1/1] (1.55ns)   --->   "%icmp_ln28_136 = icmp ne i8 %tmp_108, -1" [pool/pooling.cpp:28]   --->   Operation 4118 'icmp' 'icmp_ln28_136' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4119 [1/1] (2.44ns)   --->   "%icmp_ln28_137 = icmp eq i23 %trunc_ln28_68, 0" [pool/pooling.cpp:28]   --->   Operation 4119 'icmp' 'icmp_ln28_137' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4120 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_69)   --->   "%or_ln28_68 = or i1 %icmp_ln28_137, %icmp_ln28_136" [pool/pooling.cpp:28]   --->   Operation 4120 'or' 'or_ln28_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4121 [1/1] (1.55ns)   --->   "%icmp_ln28_138 = icmp ne i8 %tmp_109, -1" [pool/pooling.cpp:28]   --->   Operation 4121 'icmp' 'icmp_ln28_138' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4122 [1/1] (2.44ns)   --->   "%icmp_ln28_139 = icmp eq i23 %trunc_ln28_69, 0" [pool/pooling.cpp:28]   --->   Operation 4122 'icmp' 'icmp_ln28_139' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4123 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_69)   --->   "%or_ln28_69 = or i1 %icmp_ln28_139, %icmp_ln28_138" [pool/pooling.cpp:28]   --->   Operation 4123 'or' 'or_ln28_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4124 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_69)   --->   "%and_ln28_68 = and i1 %or_ln28_68, %or_ln28_69" [pool/pooling.cpp:28]   --->   Operation 4124 'and' 'and_ln28_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4125 [1/1] (6.78ns)   --->   "%tmp_110 = fcmp ogt float %phi_ln28_39, %select_ln28_38" [pool/pooling.cpp:28]   --->   Operation 4125 'fcmp' 'tmp_110' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4126 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_69 = and i1 %and_ln28_68, %tmp_110" [pool/pooling.cpp:28]   --->   Operation 4126 'and' 'and_ln28_69' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4127 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_39 = select i1 %and_ln28_69, float %phi_ln28_39, float %select_ln28_38" [pool/pooling.cpp:28]   --->   Operation 4127 'select' 'select_ln28_39' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4128 [1/1] (3.25ns)   --->   "store float %select_ln28_39, float* %max_pool_1_out_9_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 4128 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 4129 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch310 [
    i4 0, label %branch286
    i4 1, label %branch288
    i4 2, label %branch290
    i4 3, label %branch292
    i4 4, label %branch294
    i4 5, label %branch296
    i4 6, label %branch298
    i4 7, label %branch300
    i4 -8, label %branch302
    i4 -7, label %branch304
    i4 -6, label %branch306
    i4 -5, label %branch308
  ]" [pool/pooling.cpp:28]   --->   Operation 4129 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 4130 [1/1] (0.00ns)   --->   "%phi_ln28_41 = phi float [ %conv_1_out_0_21_lo, %branch260 ], [ %conv_1_out_2_21_lo, %branch262 ], [ %conv_1_out_4_21_lo, %branch264 ], [ %conv_1_out_6_21_lo, %branch266 ], [ %conv_1_out_8_21_lo, %branch268 ], [ %conv_1_out_10_21_l, %branch270 ], [ %conv_1_out_12_21_l, %branch272 ], [ %conv_1_out_14_21_l, %branch274 ], [ %conv_1_out_16_21_l, %branch276 ], [ %conv_1_out_18_21_l, %branch278 ], [ %conv_1_out_20_21_l, %branch280 ], [ %conv_1_out_22_21_l, %branch282 ], [ %conv_1_out_24_21_l, %branch284 ]" [pool/pooling.cpp:28]   --->   Operation 4130 'phi' 'phi_ln28_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4131 [1/1] (0.00ns)   --->   "%bitcast_ln28_71 = bitcast float %phi_ln28_41 to i32" [pool/pooling.cpp:28]   --->   Operation 4131 'bitcast' 'bitcast_ln28_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4132 [1/1] (0.00ns)   --->   "%tmp_113 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_71, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4132 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4133 [1/1] (0.00ns)   --->   "%trunc_ln28_71 = trunc i32 %bitcast_ln28_71 to i23" [pool/pooling.cpp:28]   --->   Operation 4133 'trunc' 'trunc_ln28_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4134 [1/1] (0.00ns)   --->   "%bitcast_ln28_72 = bitcast float %select_ln28_40 to i32" [pool/pooling.cpp:28]   --->   Operation 4134 'bitcast' 'bitcast_ln28_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4135 [1/1] (0.00ns)   --->   "%tmp_114 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_72, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4135 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4136 [1/1] (0.00ns)   --->   "%trunc_ln28_72 = trunc i32 %bitcast_ln28_72 to i23" [pool/pooling.cpp:28]   --->   Operation 4136 'trunc' 'trunc_ln28_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4137 [1/1] (1.55ns)   --->   "%icmp_ln28_142 = icmp ne i8 %tmp_113, -1" [pool/pooling.cpp:28]   --->   Operation 4137 'icmp' 'icmp_ln28_142' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4138 [1/1] (2.44ns)   --->   "%icmp_ln28_143 = icmp eq i23 %trunc_ln28_71, 0" [pool/pooling.cpp:28]   --->   Operation 4138 'icmp' 'icmp_ln28_143' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4139 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_72)   --->   "%or_ln28_71 = or i1 %icmp_ln28_143, %icmp_ln28_142" [pool/pooling.cpp:28]   --->   Operation 4139 'or' 'or_ln28_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4140 [1/1] (1.55ns)   --->   "%icmp_ln28_144 = icmp ne i8 %tmp_114, -1" [pool/pooling.cpp:28]   --->   Operation 4140 'icmp' 'icmp_ln28_144' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4141 [1/1] (2.44ns)   --->   "%icmp_ln28_145 = icmp eq i23 %trunc_ln28_72, 0" [pool/pooling.cpp:28]   --->   Operation 4141 'icmp' 'icmp_ln28_145' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4142 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_72)   --->   "%or_ln28_72 = or i1 %icmp_ln28_145, %icmp_ln28_144" [pool/pooling.cpp:28]   --->   Operation 4142 'or' 'or_ln28_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4143 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_72)   --->   "%and_ln28_71 = and i1 %or_ln28_71, %or_ln28_72" [pool/pooling.cpp:28]   --->   Operation 4143 'and' 'and_ln28_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4144 [1/1] (6.78ns)   --->   "%tmp_115 = fcmp ogt float %phi_ln28_41, %select_ln28_40" [pool/pooling.cpp:28]   --->   Operation 4144 'fcmp' 'tmp_115' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4145 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_72 = and i1 %and_ln28_71, %tmp_115" [pool/pooling.cpp:28]   --->   Operation 4145 'and' 'and_ln28_72' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4146 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_41 = select i1 %and_ln28_72, float %phi_ln28_41, float %select_ln28_40" [pool/pooling.cpp:28]   --->   Operation 4146 'select' 'select_ln28_41' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4147 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch259 [
    i4 0, label %branch235
    i4 1, label %branch237
    i4 2, label %branch239
    i4 3, label %branch241
    i4 4, label %branch243
    i4 5, label %branch245
    i4 6, label %branch247
    i4 7, label %branch249
    i4 -8, label %branch251
    i4 -7, label %branch253
    i4 -6, label %branch255
    i4 -5, label %branch257
  ]" [pool/pooling.cpp:28]   --->   Operation 4147 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 4148 [1/1] (0.00ns)   --->   "%phi_ln28_42 = phi float [ %conv_1_out_1_20_lo, %branch235 ], [ %conv_1_out_3_20_lo, %branch237 ], [ %conv_1_out_5_20_lo, %branch239 ], [ %conv_1_out_7_20_lo, %branch241 ], [ %conv_1_out_9_20_lo, %branch243 ], [ %conv_1_out_11_20_l, %branch245 ], [ %conv_1_out_13_20_l, %branch247 ], [ %conv_1_out_15_20_l, %branch249 ], [ %conv_1_out_17_20_l, %branch251 ], [ %conv_1_out_19_20_l, %branch253 ], [ %conv_1_out_21_20_l, %branch255 ], [ %conv_1_out_23_20_l, %branch257 ], [ %conv_1_out_25_20_l, %branch259 ]" [pool/pooling.cpp:28]   --->   Operation 4148 'phi' 'phi_ln28_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4149 [1/1] (0.00ns)   --->   "%bitcast_ln28_73 = bitcast float %phi_ln28_42 to i32" [pool/pooling.cpp:28]   --->   Operation 4149 'bitcast' 'bitcast_ln28_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4150 [1/1] (0.00ns)   --->   "%tmp_116 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_73, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4150 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4151 [1/1] (0.00ns)   --->   "%trunc_ln28_73 = trunc i32 %bitcast_ln28_73 to i23" [pool/pooling.cpp:28]   --->   Operation 4151 'trunc' 'trunc_ln28_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4152 [1/1] (0.00ns)   --->   "%bitcast_ln28_74 = bitcast float %select_ln28_41 to i32" [pool/pooling.cpp:28]   --->   Operation 4152 'bitcast' 'bitcast_ln28_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4153 [1/1] (0.00ns)   --->   "%tmp_117 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_74, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4153 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4154 [1/1] (0.00ns)   --->   "%trunc_ln28_74 = trunc i32 %bitcast_ln28_74 to i23" [pool/pooling.cpp:28]   --->   Operation 4154 'trunc' 'trunc_ln28_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4155 [1/1] (1.55ns)   --->   "%icmp_ln28_146 = icmp ne i8 %tmp_116, -1" [pool/pooling.cpp:28]   --->   Operation 4155 'icmp' 'icmp_ln28_146' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4156 [1/1] (2.44ns)   --->   "%icmp_ln28_147 = icmp eq i23 %trunc_ln28_73, 0" [pool/pooling.cpp:28]   --->   Operation 4156 'icmp' 'icmp_ln28_147' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4157 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_74)   --->   "%or_ln28_73 = or i1 %icmp_ln28_147, %icmp_ln28_146" [pool/pooling.cpp:28]   --->   Operation 4157 'or' 'or_ln28_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4158 [1/1] (1.55ns)   --->   "%icmp_ln28_148 = icmp ne i8 %tmp_117, -1" [pool/pooling.cpp:28]   --->   Operation 4158 'icmp' 'icmp_ln28_148' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4159 [1/1] (2.44ns)   --->   "%icmp_ln28_149 = icmp eq i23 %trunc_ln28_74, 0" [pool/pooling.cpp:28]   --->   Operation 4159 'icmp' 'icmp_ln28_149' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4160 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_74)   --->   "%or_ln28_74 = or i1 %icmp_ln28_149, %icmp_ln28_148" [pool/pooling.cpp:28]   --->   Operation 4160 'or' 'or_ln28_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4161 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_74)   --->   "%and_ln28_73 = and i1 %or_ln28_73, %or_ln28_74" [pool/pooling.cpp:28]   --->   Operation 4161 'and' 'and_ln28_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4162 [1/1] (6.78ns)   --->   "%tmp_118 = fcmp ogt float %phi_ln28_42, %select_ln28_41" [pool/pooling.cpp:28]   --->   Operation 4162 'fcmp' 'tmp_118' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4163 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_74 = and i1 %and_ln28_73, %tmp_118" [pool/pooling.cpp:28]   --->   Operation 4163 'and' 'and_ln28_74' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4164 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_42 = select i1 %and_ln28_74, float %phi_ln28_42, float %select_ln28_41" [pool/pooling.cpp:28]   --->   Operation 4164 'select' 'select_ln28_42' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4165 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch233 [
    i4 0, label %branch209
    i4 1, label %branch211
    i4 2, label %branch213
    i4 3, label %branch215
    i4 4, label %branch217
    i4 5, label %branch219
    i4 6, label %branch221
    i4 7, label %branch223
    i4 -8, label %branch225
    i4 -7, label %branch227
    i4 -6, label %branch229
    i4 -5, label %branch231
  ]" [pool/pooling.cpp:28]   --->   Operation 4165 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 4166 [1/1] (0.00ns)   --->   "%phi_ln28_43 = phi float [ %conv_1_out_1_21_lo, %branch209 ], [ %conv_1_out_3_21_lo, %branch211 ], [ %conv_1_out_5_21_lo, %branch213 ], [ %conv_1_out_7_21_lo, %branch215 ], [ %conv_1_out_9_21_lo, %branch217 ], [ %conv_1_out_11_21_l, %branch219 ], [ %conv_1_out_13_21_l, %branch221 ], [ %conv_1_out_15_21_l, %branch223 ], [ %conv_1_out_17_21_l, %branch225 ], [ %conv_1_out_19_21_l, %branch227 ], [ %conv_1_out_21_21_l, %branch229 ], [ %conv_1_out_23_21_l, %branch231 ], [ %conv_1_out_25_21_l, %branch233 ]" [pool/pooling.cpp:28]   --->   Operation 4166 'phi' 'phi_ln28_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4167 [1/1] (0.00ns)   --->   "%bitcast_ln28_75 = bitcast float %phi_ln28_43 to i32" [pool/pooling.cpp:28]   --->   Operation 4167 'bitcast' 'bitcast_ln28_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4168 [1/1] (0.00ns)   --->   "%tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_75, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4168 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4169 [1/1] (0.00ns)   --->   "%trunc_ln28_75 = trunc i32 %bitcast_ln28_75 to i23" [pool/pooling.cpp:28]   --->   Operation 4169 'trunc' 'trunc_ln28_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4170 [1/1] (0.00ns)   --->   "%bitcast_ln28_76 = bitcast float %select_ln28_42 to i32" [pool/pooling.cpp:28]   --->   Operation 4170 'bitcast' 'bitcast_ln28_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4171 [1/1] (0.00ns)   --->   "%tmp_120 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_76, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4171 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4172 [1/1] (0.00ns)   --->   "%trunc_ln28_76 = trunc i32 %bitcast_ln28_76 to i23" [pool/pooling.cpp:28]   --->   Operation 4172 'trunc' 'trunc_ln28_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4173 [1/1] (1.55ns)   --->   "%icmp_ln28_150 = icmp ne i8 %tmp_119, -1" [pool/pooling.cpp:28]   --->   Operation 4173 'icmp' 'icmp_ln28_150' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4174 [1/1] (2.44ns)   --->   "%icmp_ln28_151 = icmp eq i23 %trunc_ln28_75, 0" [pool/pooling.cpp:28]   --->   Operation 4174 'icmp' 'icmp_ln28_151' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4175 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_76)   --->   "%or_ln28_75 = or i1 %icmp_ln28_151, %icmp_ln28_150" [pool/pooling.cpp:28]   --->   Operation 4175 'or' 'or_ln28_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4176 [1/1] (1.55ns)   --->   "%icmp_ln28_152 = icmp ne i8 %tmp_120, -1" [pool/pooling.cpp:28]   --->   Operation 4176 'icmp' 'icmp_ln28_152' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4177 [1/1] (2.44ns)   --->   "%icmp_ln28_153 = icmp eq i23 %trunc_ln28_76, 0" [pool/pooling.cpp:28]   --->   Operation 4177 'icmp' 'icmp_ln28_153' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4178 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_76)   --->   "%or_ln28_76 = or i1 %icmp_ln28_153, %icmp_ln28_152" [pool/pooling.cpp:28]   --->   Operation 4178 'or' 'or_ln28_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4179 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_76)   --->   "%and_ln28_75 = and i1 %or_ln28_75, %or_ln28_76" [pool/pooling.cpp:28]   --->   Operation 4179 'and' 'and_ln28_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4180 [1/1] (6.78ns)   --->   "%tmp_121 = fcmp ogt float %phi_ln28_43, %select_ln28_42" [pool/pooling.cpp:28]   --->   Operation 4180 'fcmp' 'tmp_121' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4181 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_76 = and i1 %and_ln28_75, %tmp_121" [pool/pooling.cpp:28]   --->   Operation 4181 'and' 'and_ln28_76' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4182 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_43 = select i1 %and_ln28_76, float %phi_ln28_43, float %select_ln28_42" [pool/pooling.cpp:28]   --->   Operation 4182 'select' 'select_ln28_43' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4183 [1/1] (3.25ns)   --->   "store float %select_ln28_43, float* %max_pool_1_out_10_a, align 4" [pool/pooling.cpp:35]   --->   Operation 4183 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 4184 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch206 [
    i4 0, label %branch182
    i4 1, label %branch184
    i4 2, label %branch186
    i4 3, label %branch188
    i4 4, label %branch190
    i4 5, label %branch192
    i4 6, label %branch194
    i4 7, label %branch196
    i4 -8, label %branch198
    i4 -7, label %branch200
    i4 -6, label %branch202
    i4 -5, label %branch204
  ]" [pool/pooling.cpp:28]   --->   Operation 4184 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 4185 [1/1] (0.00ns)   --->   "%phi_ln28_45 = phi float [ %conv_1_out_0_23_lo, %branch156 ], [ %conv_1_out_2_23_lo, %branch158 ], [ %conv_1_out_4_23_lo, %branch160 ], [ %conv_1_out_6_23_lo, %branch162 ], [ %conv_1_out_8_23_lo, %branch164 ], [ %conv_1_out_10_23_l, %branch166 ], [ %conv_1_out_12_23_l, %branch168 ], [ %conv_1_out_14_23_l, %branch170 ], [ %conv_1_out_16_23_l, %branch172 ], [ %conv_1_out_18_23_l, %branch174 ], [ %conv_1_out_20_23_l, %branch176 ], [ %conv_1_out_22_23_l, %branch178 ], [ %conv_1_out_24_23_l, %branch180 ]" [pool/pooling.cpp:28]   --->   Operation 4185 'phi' 'phi_ln28_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4186 [1/1] (0.00ns)   --->   "%bitcast_ln28_78 = bitcast float %phi_ln28_45 to i32" [pool/pooling.cpp:28]   --->   Operation 4186 'bitcast' 'bitcast_ln28_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4187 [1/1] (0.00ns)   --->   "%tmp_124 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_78, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4187 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4188 [1/1] (0.00ns)   --->   "%trunc_ln28_78 = trunc i32 %bitcast_ln28_78 to i23" [pool/pooling.cpp:28]   --->   Operation 4188 'trunc' 'trunc_ln28_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4189 [1/1] (0.00ns)   --->   "%bitcast_ln28_79 = bitcast float %select_ln28_44 to i32" [pool/pooling.cpp:28]   --->   Operation 4189 'bitcast' 'bitcast_ln28_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4190 [1/1] (0.00ns)   --->   "%tmp_125 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_79, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4190 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4191 [1/1] (0.00ns)   --->   "%trunc_ln28_79 = trunc i32 %bitcast_ln28_79 to i23" [pool/pooling.cpp:28]   --->   Operation 4191 'trunc' 'trunc_ln28_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4192 [1/1] (1.55ns)   --->   "%icmp_ln28_156 = icmp ne i8 %tmp_124, -1" [pool/pooling.cpp:28]   --->   Operation 4192 'icmp' 'icmp_ln28_156' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4193 [1/1] (2.44ns)   --->   "%icmp_ln28_157 = icmp eq i23 %trunc_ln28_78, 0" [pool/pooling.cpp:28]   --->   Operation 4193 'icmp' 'icmp_ln28_157' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4194 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_79)   --->   "%or_ln28_78 = or i1 %icmp_ln28_157, %icmp_ln28_156" [pool/pooling.cpp:28]   --->   Operation 4194 'or' 'or_ln28_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4195 [1/1] (1.55ns)   --->   "%icmp_ln28_158 = icmp ne i8 %tmp_125, -1" [pool/pooling.cpp:28]   --->   Operation 4195 'icmp' 'icmp_ln28_158' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4196 [1/1] (2.44ns)   --->   "%icmp_ln28_159 = icmp eq i23 %trunc_ln28_79, 0" [pool/pooling.cpp:28]   --->   Operation 4196 'icmp' 'icmp_ln28_159' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4197 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_79)   --->   "%or_ln28_79 = or i1 %icmp_ln28_159, %icmp_ln28_158" [pool/pooling.cpp:28]   --->   Operation 4197 'or' 'or_ln28_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4198 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_79)   --->   "%and_ln28_78 = and i1 %or_ln28_78, %or_ln28_79" [pool/pooling.cpp:28]   --->   Operation 4198 'and' 'and_ln28_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4199 [1/1] (6.78ns)   --->   "%tmp_126 = fcmp ogt float %phi_ln28_45, %select_ln28_44" [pool/pooling.cpp:28]   --->   Operation 4199 'fcmp' 'tmp_126' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4200 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_79 = and i1 %and_ln28_78, %tmp_126" [pool/pooling.cpp:28]   --->   Operation 4200 'and' 'and_ln28_79' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4201 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_45 = select i1 %and_ln28_79, float %phi_ln28_45, float %select_ln28_44" [pool/pooling.cpp:28]   --->   Operation 4201 'select' 'select_ln28_45' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4202 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch155 [
    i4 0, label %branch131
    i4 1, label %branch133
    i4 2, label %branch135
    i4 3, label %branch137
    i4 4, label %branch139
    i4 5, label %branch141
    i4 6, label %branch143
    i4 7, label %branch145
    i4 -8, label %branch147
    i4 -7, label %branch149
    i4 -6, label %branch151
    i4 -5, label %branch153
  ]" [pool/pooling.cpp:28]   --->   Operation 4202 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 4203 [1/1] (0.00ns)   --->   "%phi_ln28_46 = phi float [ %conv_1_out_1_22_lo, %branch131 ], [ %conv_1_out_3_22_lo, %branch133 ], [ %conv_1_out_5_22_lo, %branch135 ], [ %conv_1_out_7_22_lo, %branch137 ], [ %conv_1_out_9_22_lo, %branch139 ], [ %conv_1_out_11_22_l, %branch141 ], [ %conv_1_out_13_22_l, %branch143 ], [ %conv_1_out_15_22_l, %branch145 ], [ %conv_1_out_17_22_l, %branch147 ], [ %conv_1_out_19_22_l, %branch149 ], [ %conv_1_out_21_22_l, %branch151 ], [ %conv_1_out_23_22_l, %branch153 ], [ %conv_1_out_25_22_l, %branch155 ]" [pool/pooling.cpp:28]   --->   Operation 4203 'phi' 'phi_ln28_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4204 [1/1] (0.00ns)   --->   "%bitcast_ln28_80 = bitcast float %phi_ln28_46 to i32" [pool/pooling.cpp:28]   --->   Operation 4204 'bitcast' 'bitcast_ln28_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4205 [1/1] (0.00ns)   --->   "%tmp_127 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_80, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4205 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4206 [1/1] (0.00ns)   --->   "%trunc_ln28_80 = trunc i32 %bitcast_ln28_80 to i23" [pool/pooling.cpp:28]   --->   Operation 4206 'trunc' 'trunc_ln28_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4207 [1/1] (0.00ns)   --->   "%bitcast_ln28_81 = bitcast float %select_ln28_45 to i32" [pool/pooling.cpp:28]   --->   Operation 4207 'bitcast' 'bitcast_ln28_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4208 [1/1] (0.00ns)   --->   "%tmp_128 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_81, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4208 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4209 [1/1] (0.00ns)   --->   "%trunc_ln28_81 = trunc i32 %bitcast_ln28_81 to i23" [pool/pooling.cpp:28]   --->   Operation 4209 'trunc' 'trunc_ln28_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4210 [1/1] (1.55ns)   --->   "%icmp_ln28_160 = icmp ne i8 %tmp_127, -1" [pool/pooling.cpp:28]   --->   Operation 4210 'icmp' 'icmp_ln28_160' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4211 [1/1] (2.44ns)   --->   "%icmp_ln28_161 = icmp eq i23 %trunc_ln28_80, 0" [pool/pooling.cpp:28]   --->   Operation 4211 'icmp' 'icmp_ln28_161' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4212 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_81)   --->   "%or_ln28_80 = or i1 %icmp_ln28_161, %icmp_ln28_160" [pool/pooling.cpp:28]   --->   Operation 4212 'or' 'or_ln28_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4213 [1/1] (1.55ns)   --->   "%icmp_ln28_162 = icmp ne i8 %tmp_128, -1" [pool/pooling.cpp:28]   --->   Operation 4213 'icmp' 'icmp_ln28_162' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4214 [1/1] (2.44ns)   --->   "%icmp_ln28_163 = icmp eq i23 %trunc_ln28_81, 0" [pool/pooling.cpp:28]   --->   Operation 4214 'icmp' 'icmp_ln28_163' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4215 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_81)   --->   "%or_ln28_81 = or i1 %icmp_ln28_163, %icmp_ln28_162" [pool/pooling.cpp:28]   --->   Operation 4215 'or' 'or_ln28_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4216 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_81)   --->   "%and_ln28_80 = and i1 %or_ln28_80, %or_ln28_81" [pool/pooling.cpp:28]   --->   Operation 4216 'and' 'and_ln28_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4217 [1/1] (6.78ns)   --->   "%tmp_129 = fcmp ogt float %phi_ln28_46, %select_ln28_45" [pool/pooling.cpp:28]   --->   Operation 4217 'fcmp' 'tmp_129' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4218 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_81 = and i1 %and_ln28_80, %tmp_129" [pool/pooling.cpp:28]   --->   Operation 4218 'and' 'and_ln28_81' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4219 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_46 = select i1 %and_ln28_81, float %phi_ln28_46, float %select_ln28_45" [pool/pooling.cpp:28]   --->   Operation 4219 'select' 'select_ln28_46' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4220 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch129 [
    i4 0, label %branch105
    i4 1, label %branch107
    i4 2, label %branch109
    i4 3, label %branch111
    i4 4, label %branch113
    i4 5, label %branch115
    i4 6, label %branch117
    i4 7, label %branch119
    i4 -8, label %branch121
    i4 -7, label %branch123
    i4 -6, label %branch125
    i4 -5, label %branch127
  ]" [pool/pooling.cpp:28]   --->   Operation 4220 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 4221 [1/1] (0.00ns)   --->   "%phi_ln28_47 = phi float [ %conv_1_out_1_23_lo, %branch105 ], [ %conv_1_out_3_23_lo, %branch107 ], [ %conv_1_out_5_23_lo, %branch109 ], [ %conv_1_out_7_23_lo, %branch111 ], [ %conv_1_out_9_23_lo, %branch113 ], [ %conv_1_out_11_23_l, %branch115 ], [ %conv_1_out_13_23_l, %branch117 ], [ %conv_1_out_15_23_l, %branch119 ], [ %conv_1_out_17_23_l, %branch121 ], [ %conv_1_out_19_23_l, %branch123 ], [ %conv_1_out_21_23_l, %branch125 ], [ %conv_1_out_23_23_l, %branch127 ], [ %conv_1_out_25_23_l, %branch129 ]" [pool/pooling.cpp:28]   --->   Operation 4221 'phi' 'phi_ln28_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4222 [1/1] (0.00ns)   --->   "%bitcast_ln28_82 = bitcast float %phi_ln28_47 to i32" [pool/pooling.cpp:28]   --->   Operation 4222 'bitcast' 'bitcast_ln28_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4223 [1/1] (0.00ns)   --->   "%tmp_130 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_82, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4223 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4224 [1/1] (0.00ns)   --->   "%trunc_ln28_82 = trunc i32 %bitcast_ln28_82 to i23" [pool/pooling.cpp:28]   --->   Operation 4224 'trunc' 'trunc_ln28_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4225 [1/1] (0.00ns)   --->   "%bitcast_ln28_83 = bitcast float %select_ln28_46 to i32" [pool/pooling.cpp:28]   --->   Operation 4225 'bitcast' 'bitcast_ln28_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4226 [1/1] (0.00ns)   --->   "%tmp_131 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_83, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4226 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4227 [1/1] (0.00ns)   --->   "%trunc_ln28_83 = trunc i32 %bitcast_ln28_83 to i23" [pool/pooling.cpp:28]   --->   Operation 4227 'trunc' 'trunc_ln28_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4228 [1/1] (1.55ns)   --->   "%icmp_ln28_164 = icmp ne i8 %tmp_130, -1" [pool/pooling.cpp:28]   --->   Operation 4228 'icmp' 'icmp_ln28_164' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4229 [1/1] (2.44ns)   --->   "%icmp_ln28_165 = icmp eq i23 %trunc_ln28_82, 0" [pool/pooling.cpp:28]   --->   Operation 4229 'icmp' 'icmp_ln28_165' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4230 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_83)   --->   "%or_ln28_82 = or i1 %icmp_ln28_165, %icmp_ln28_164" [pool/pooling.cpp:28]   --->   Operation 4230 'or' 'or_ln28_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4231 [1/1] (1.55ns)   --->   "%icmp_ln28_166 = icmp ne i8 %tmp_131, -1" [pool/pooling.cpp:28]   --->   Operation 4231 'icmp' 'icmp_ln28_166' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4232 [1/1] (2.44ns)   --->   "%icmp_ln28_167 = icmp eq i23 %trunc_ln28_83, 0" [pool/pooling.cpp:28]   --->   Operation 4232 'icmp' 'icmp_ln28_167' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4233 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_83)   --->   "%or_ln28_83 = or i1 %icmp_ln28_167, %icmp_ln28_166" [pool/pooling.cpp:28]   --->   Operation 4233 'or' 'or_ln28_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4234 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_83)   --->   "%and_ln28_82 = and i1 %or_ln28_82, %or_ln28_83" [pool/pooling.cpp:28]   --->   Operation 4234 'and' 'and_ln28_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4235 [1/1] (6.78ns)   --->   "%tmp_132 = fcmp ogt float %phi_ln28_47, %select_ln28_46" [pool/pooling.cpp:28]   --->   Operation 4235 'fcmp' 'tmp_132' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4236 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_83 = and i1 %and_ln28_82, %tmp_132" [pool/pooling.cpp:28]   --->   Operation 4236 'and' 'and_ln28_83' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4237 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_47 = select i1 %and_ln28_83, float %phi_ln28_47, float %select_ln28_46" [pool/pooling.cpp:28]   --->   Operation 4237 'select' 'select_ln28_47' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4238 [1/1] (3.25ns)   --->   "store float %select_ln28_47, float* %max_pool_1_out_11_a, align 4" [pool/pooling.cpp:35]   --->   Operation 4238 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 4239 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch102 [
    i4 0, label %branch78
    i4 1, label %branch80
    i4 2, label %branch82
    i4 3, label %branch84
    i4 4, label %branch86
    i4 5, label %branch88
    i4 6, label %branch90
    i4 7, label %branch92
    i4 -8, label %branch94
    i4 -7, label %branch96
    i4 -6, label %branch98
    i4 -5, label %branch100
  ]" [pool/pooling.cpp:28]   --->   Operation 4239 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 4240 [1/1] (0.00ns)   --->   "%phi_ln28_49 = phi float [ %conv_1_out_0_25_lo, %branch52 ], [ %conv_1_out_2_25_lo, %branch54 ], [ %conv_1_out_4_25_lo, %branch56 ], [ %conv_1_out_6_25_lo, %branch58 ], [ %conv_1_out_8_25_lo, %branch60 ], [ %conv_1_out_10_25_l, %branch62 ], [ %conv_1_out_12_25_l, %branch64 ], [ %conv_1_out_14_25_l, %branch66 ], [ %conv_1_out_16_25_l, %branch68 ], [ %conv_1_out_18_25_l, %branch70 ], [ %conv_1_out_20_25_l, %branch72 ], [ %conv_1_out_22_25_l, %branch74 ], [ %conv_1_out_24_25_l, %branch76 ]" [pool/pooling.cpp:28]   --->   Operation 4240 'phi' 'phi_ln28_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4241 [1/1] (0.00ns)   --->   "%bitcast_ln28_85 = bitcast float %phi_ln28_49 to i32" [pool/pooling.cpp:28]   --->   Operation 4241 'bitcast' 'bitcast_ln28_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4242 [1/1] (0.00ns)   --->   "%tmp_135 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_85, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4242 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4243 [1/1] (0.00ns)   --->   "%trunc_ln28_85 = trunc i32 %bitcast_ln28_85 to i23" [pool/pooling.cpp:28]   --->   Operation 4243 'trunc' 'trunc_ln28_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4244 [1/1] (0.00ns)   --->   "%bitcast_ln28_86 = bitcast float %select_ln28_48 to i32" [pool/pooling.cpp:28]   --->   Operation 4244 'bitcast' 'bitcast_ln28_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4245 [1/1] (0.00ns)   --->   "%tmp_136 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_86, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4245 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4246 [1/1] (0.00ns)   --->   "%trunc_ln28_86 = trunc i32 %bitcast_ln28_86 to i23" [pool/pooling.cpp:28]   --->   Operation 4246 'trunc' 'trunc_ln28_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4247 [1/1] (1.55ns)   --->   "%icmp_ln28_170 = icmp ne i8 %tmp_135, -1" [pool/pooling.cpp:28]   --->   Operation 4247 'icmp' 'icmp_ln28_170' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4248 [1/1] (2.44ns)   --->   "%icmp_ln28_171 = icmp eq i23 %trunc_ln28_85, 0" [pool/pooling.cpp:28]   --->   Operation 4248 'icmp' 'icmp_ln28_171' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_86)   --->   "%or_ln28_85 = or i1 %icmp_ln28_171, %icmp_ln28_170" [pool/pooling.cpp:28]   --->   Operation 4249 'or' 'or_ln28_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4250 [1/1] (1.55ns)   --->   "%icmp_ln28_172 = icmp ne i8 %tmp_136, -1" [pool/pooling.cpp:28]   --->   Operation 4250 'icmp' 'icmp_ln28_172' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4251 [1/1] (2.44ns)   --->   "%icmp_ln28_173 = icmp eq i23 %trunc_ln28_86, 0" [pool/pooling.cpp:28]   --->   Operation 4251 'icmp' 'icmp_ln28_173' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4252 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_86)   --->   "%or_ln28_86 = or i1 %icmp_ln28_173, %icmp_ln28_172" [pool/pooling.cpp:28]   --->   Operation 4252 'or' 'or_ln28_86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4253 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_86)   --->   "%and_ln28_85 = and i1 %or_ln28_85, %or_ln28_86" [pool/pooling.cpp:28]   --->   Operation 4253 'and' 'and_ln28_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4254 [1/1] (6.78ns)   --->   "%tmp_137 = fcmp ogt float %phi_ln28_49, %select_ln28_48" [pool/pooling.cpp:28]   --->   Operation 4254 'fcmp' 'tmp_137' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4255 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_86 = and i1 %and_ln28_85, %tmp_137" [pool/pooling.cpp:28]   --->   Operation 4255 'and' 'and_ln28_86' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4256 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_49 = select i1 %and_ln28_86, float %phi_ln28_49, float %select_ln28_48" [pool/pooling.cpp:28]   --->   Operation 4256 'select' 'select_ln28_49' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4257 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch51 [
    i4 0, label %branch27
    i4 1, label %branch29
    i4 2, label %branch31
    i4 3, label %branch33
    i4 4, label %branch35
    i4 5, label %branch37
    i4 6, label %branch39
    i4 7, label %branch41
    i4 -8, label %branch43
    i4 -7, label %branch45
    i4 -6, label %branch47
    i4 -5, label %branch49
  ]" [pool/pooling.cpp:28]   --->   Operation 4257 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 4258 [1/1] (0.00ns)   --->   "%phi_ln28_50 = phi float [ %conv_1_out_1_24_lo, %branch27 ], [ %conv_1_out_3_24_lo, %branch29 ], [ %conv_1_out_5_24_lo, %branch31 ], [ %conv_1_out_7_24_lo, %branch33 ], [ %conv_1_out_9_24_lo, %branch35 ], [ %conv_1_out_11_24_l, %branch37 ], [ %conv_1_out_13_24_l, %branch39 ], [ %conv_1_out_15_24_l, %branch41 ], [ %conv_1_out_17_24_l, %branch43 ], [ %conv_1_out_19_24_l, %branch45 ], [ %conv_1_out_21_24_l, %branch47 ], [ %conv_1_out_23_24_l, %branch49 ], [ %conv_1_out_25_24_l, %branch51 ]" [pool/pooling.cpp:28]   --->   Operation 4258 'phi' 'phi_ln28_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4259 [1/1] (0.00ns)   --->   "%bitcast_ln28_87 = bitcast float %phi_ln28_50 to i32" [pool/pooling.cpp:28]   --->   Operation 4259 'bitcast' 'bitcast_ln28_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4260 [1/1] (0.00ns)   --->   "%tmp_138 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_87, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4260 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4261 [1/1] (0.00ns)   --->   "%trunc_ln28_87 = trunc i32 %bitcast_ln28_87 to i23" [pool/pooling.cpp:28]   --->   Operation 4261 'trunc' 'trunc_ln28_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4262 [1/1] (0.00ns)   --->   "%bitcast_ln28_88 = bitcast float %select_ln28_49 to i32" [pool/pooling.cpp:28]   --->   Operation 4262 'bitcast' 'bitcast_ln28_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4263 [1/1] (0.00ns)   --->   "%tmp_139 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_88, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4263 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4264 [1/1] (0.00ns)   --->   "%trunc_ln28_88 = trunc i32 %bitcast_ln28_88 to i23" [pool/pooling.cpp:28]   --->   Operation 4264 'trunc' 'trunc_ln28_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4265 [1/1] (1.55ns)   --->   "%icmp_ln28_174 = icmp ne i8 %tmp_138, -1" [pool/pooling.cpp:28]   --->   Operation 4265 'icmp' 'icmp_ln28_174' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4266 [1/1] (2.44ns)   --->   "%icmp_ln28_175 = icmp eq i23 %trunc_ln28_87, 0" [pool/pooling.cpp:28]   --->   Operation 4266 'icmp' 'icmp_ln28_175' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4267 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_88)   --->   "%or_ln28_87 = or i1 %icmp_ln28_175, %icmp_ln28_174" [pool/pooling.cpp:28]   --->   Operation 4267 'or' 'or_ln28_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4268 [1/1] (1.55ns)   --->   "%icmp_ln28_176 = icmp ne i8 %tmp_139, -1" [pool/pooling.cpp:28]   --->   Operation 4268 'icmp' 'icmp_ln28_176' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4269 [1/1] (2.44ns)   --->   "%icmp_ln28_177 = icmp eq i23 %trunc_ln28_88, 0" [pool/pooling.cpp:28]   --->   Operation 4269 'icmp' 'icmp_ln28_177' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4270 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_88)   --->   "%or_ln28_88 = or i1 %icmp_ln28_177, %icmp_ln28_176" [pool/pooling.cpp:28]   --->   Operation 4270 'or' 'or_ln28_88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4271 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_88)   --->   "%and_ln28_87 = and i1 %or_ln28_87, %or_ln28_88" [pool/pooling.cpp:28]   --->   Operation 4271 'and' 'and_ln28_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4272 [1/1] (6.78ns)   --->   "%tmp_140 = fcmp ogt float %phi_ln28_50, %select_ln28_49" [pool/pooling.cpp:28]   --->   Operation 4272 'fcmp' 'tmp_140' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4273 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_88 = and i1 %and_ln28_87, %tmp_140" [pool/pooling.cpp:28]   --->   Operation 4273 'and' 'and_ln28_88' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4274 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_50 = select i1 %and_ln28_88, float %phi_ln28_50, float %select_ln28_49" [pool/pooling.cpp:28]   --->   Operation 4274 'select' 'select_ln28_50' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4275 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch25 [
    i4 0, label %branch1
    i4 1, label %branch3
    i4 2, label %branch5
    i4 3, label %branch7
    i4 4, label %branch9
    i4 5, label %branch11
    i4 6, label %branch13
    i4 7, label %branch15
    i4 -8, label %branch17
    i4 -7, label %branch19
    i4 -6, label %branch21
    i4 -5, label %branch23
  ]" [pool/pooling.cpp:28]   --->   Operation 4275 'switch' <Predicate = true> <Delay = 1.36>
ST_4 : Operation 4276 [1/1] (0.00ns)   --->   "%phi_ln28_51 = phi float [ %conv_1_out_1_25_lo, %branch1 ], [ %conv_1_out_3_25_lo, %branch3 ], [ %conv_1_out_5_25_lo, %branch5 ], [ %conv_1_out_7_25_lo, %branch7 ], [ %conv_1_out_9_25_lo, %branch9 ], [ %conv_1_out_11_25_l, %branch11 ], [ %conv_1_out_13_25_l, %branch13 ], [ %conv_1_out_15_25_l, %branch15 ], [ %conv_1_out_17_25_l, %branch17 ], [ %conv_1_out_19_25_l, %branch19 ], [ %conv_1_out_21_25_l, %branch21 ], [ %conv_1_out_23_25_l, %branch23 ], [ %conv_1_out_25_25_l, %branch25 ]" [pool/pooling.cpp:28]   --->   Operation 4276 'phi' 'phi_ln28_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 4277 [1/1] (0.00ns)   --->   "%bitcast_ln28_89 = bitcast float %phi_ln28_51 to i32" [pool/pooling.cpp:28]   --->   Operation 4277 'bitcast' 'bitcast_ln28_89' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 4278 [1/1] (0.00ns)   --->   "%tmp_141 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_89, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4278 'partselect' 'tmp_141' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 4279 [1/1] (0.00ns)   --->   "%trunc_ln28_89 = trunc i32 %bitcast_ln28_89 to i23" [pool/pooling.cpp:28]   --->   Operation 4279 'trunc' 'trunc_ln28_89' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 4280 [1/1] (0.00ns)   --->   "%bitcast_ln28_90 = bitcast float %select_ln28_50 to i32" [pool/pooling.cpp:28]   --->   Operation 4280 'bitcast' 'bitcast_ln28_90' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 4281 [1/1] (0.00ns)   --->   "%tmp_142 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_90, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 4281 'partselect' 'tmp_142' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 4282 [1/1] (0.00ns)   --->   "%trunc_ln28_90 = trunc i32 %bitcast_ln28_90 to i23" [pool/pooling.cpp:28]   --->   Operation 4282 'trunc' 'trunc_ln28_90' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 4283 [1/1] (1.55ns)   --->   "%icmp_ln28_178 = icmp ne i8 %tmp_141, -1" [pool/pooling.cpp:28]   --->   Operation 4283 'icmp' 'icmp_ln28_178' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4284 [1/1] (2.44ns)   --->   "%icmp_ln28_179 = icmp eq i23 %trunc_ln28_89, 0" [pool/pooling.cpp:28]   --->   Operation 4284 'icmp' 'icmp_ln28_179' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4285 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_90)   --->   "%or_ln28_89 = or i1 %icmp_ln28_179, %icmp_ln28_178" [pool/pooling.cpp:28]   --->   Operation 4285 'or' 'or_ln28_89' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4286 [1/1] (1.55ns)   --->   "%icmp_ln28_180 = icmp ne i8 %tmp_142, -1" [pool/pooling.cpp:28]   --->   Operation 4286 'icmp' 'icmp_ln28_180' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4287 [1/1] (2.44ns)   --->   "%icmp_ln28_181 = icmp eq i23 %trunc_ln28_90, 0" [pool/pooling.cpp:28]   --->   Operation 4287 'icmp' 'icmp_ln28_181' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4288 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_90)   --->   "%or_ln28_90 = or i1 %icmp_ln28_181, %icmp_ln28_180" [pool/pooling.cpp:28]   --->   Operation 4288 'or' 'or_ln28_90' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4289 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_90)   --->   "%and_ln28_89 = and i1 %or_ln28_89, %or_ln28_90" [pool/pooling.cpp:28]   --->   Operation 4289 'and' 'and_ln28_89' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4290 [1/1] (6.78ns)   --->   "%tmp_143 = fcmp ogt float %phi_ln28_51, %select_ln28_50" [pool/pooling.cpp:28]   --->   Operation 4290 'fcmp' 'tmp_143' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4291 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_90 = and i1 %and_ln28_89, %tmp_143" [pool/pooling.cpp:28]   --->   Operation 4291 'and' 'and_ln28_90' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4292 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_51 = select i1 %and_ln28_90, float %phi_ln28_51, float %select_ln28_50" [pool/pooling.cpp:28]   --->   Operation 4292 'select' 'select_ln28_51' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4293 [1/1] (3.25ns)   --->   "store float %select_ln28_51, float* %max_pool_1_out_12_a, align 4" [pool/pooling.cpp:35]   --->   Operation 4293 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 4294 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_1) nounwind" [pool/pooling.cpp:37]   --->   Operation 4294 'specregionend' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 4295 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 4295 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 4296 [1/1] (0.00ns)   --->   "ret void" [pool/pooling.cpp:39]   --->   Operation 4296 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', pool/pooling.cpp:10) with incoming values : ('add_ln10', pool/pooling.cpp:10) [1382]  (1.77 ns)

 <State 2>: 6.27ns
The critical path consists of the following:
	'phi' operation ('f_0', pool/pooling.cpp:28) with incoming values : ('select_ln28_53', pool/pooling.cpp:28) [1383]  (0 ns)
	'add' operation ('f', pool/pooling.cpp:10) [1389]  (1.83 ns)
	'select' operation ('select_ln28_53', pool/pooling.cpp:28) [1394]  (1.19 ns)
	'getelementptr' operation ('conv_1_out_22_0_ad', pool/pooling.cpp:28) [1419]  (0 ns)
	'load' operation ('conv_1_out_22_0_lo', pool/pooling.cpp:28) on array 'conv_1_out_22_0' [1420]  (3.25 ns)

 <State 3>: 13.1ns
The critical path consists of the following:
	'load' operation ('conv_1_out_22_0_lo', pool/pooling.cpp:28) on array 'conv_1_out_22_0' [1420]  (3.25 ns)
	multiplexor before 'phi' operation ('phi_ln28', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_0_lo', pool/pooling.cpp:28) ('conv_1_out_20_0_lo', pool/pooling.cpp:28) ('conv_1_out_18_0_lo', pool/pooling.cpp:28) ('conv_1_out_16_0_lo', pool/pooling.cpp:28) ('conv_1_out_14_0_lo', pool/pooling.cpp:28) ('conv_1_out_12_0_lo', pool/pooling.cpp:28) ('conv_1_out_10_0_lo', pool/pooling.cpp:28) ('conv_1_out_8_0_loa', pool/pooling.cpp:28) ('conv_1_out_6_0_loa', pool/pooling.cpp:28) ('conv_1_out_4_0_loa', pool/pooling.cpp:28) ('conv_1_out_2_0_loa', pool/pooling.cpp:28) ('conv_1_out_0_0_loa', pool/pooling.cpp:28) ('conv_1_out_24_0_lo', pool/pooling.cpp:28) [1471]  (2.12 ns)
	'phi' operation ('phi_ln28', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_0_lo', pool/pooling.cpp:28) ('conv_1_out_20_0_lo', pool/pooling.cpp:28) ('conv_1_out_18_0_lo', pool/pooling.cpp:28) ('conv_1_out_16_0_lo', pool/pooling.cpp:28) ('conv_1_out_14_0_lo', pool/pooling.cpp:28) ('conv_1_out_12_0_lo', pool/pooling.cpp:28) ('conv_1_out_10_0_lo', pool/pooling.cpp:28) ('conv_1_out_8_0_loa', pool/pooling.cpp:28) ('conv_1_out_6_0_loa', pool/pooling.cpp:28) ('conv_1_out_4_0_loa', pool/pooling.cpp:28) ('conv_1_out_2_0_loa', pool/pooling.cpp:28) ('conv_1_out_0_0_loa', pool/pooling.cpp:28) ('conv_1_out_24_0_lo', pool/pooling.cpp:28) [1471]  (0 ns)
	'fcmp' operation ('tmp_3', pool/pooling.cpp:28) [1478]  (6.79 ns)
	'and' operation ('and_ln28', pool/pooling.cpp:28) [1479]  (0 ns)
	'select' operation ('select_ln28', pool/pooling.cpp:28) [1480]  (0.978 ns)

 <State 4>: 28.6ns
The critical path consists of the following:
	'phi' operation ('phi_ln28_1', pool/pooling.cpp:28) with incoming values : ('conv_1_out_22_1_lo', pool/pooling.cpp:28) ('conv_1_out_20_1_lo', pool/pooling.cpp:28) ('conv_1_out_18_1_lo', pool/pooling.cpp:28) ('conv_1_out_16_1_lo', pool/pooling.cpp:28) ('conv_1_out_14_1_lo', pool/pooling.cpp:28) ('conv_1_out_12_1_lo', pool/pooling.cpp:28) ('conv_1_out_10_1_lo', pool/pooling.cpp:28) ('conv_1_out_8_1_loa', pool/pooling.cpp:28) ('conv_1_out_6_1_loa', pool/pooling.cpp:28) ('conv_1_out_4_1_loa', pool/pooling.cpp:28) ('conv_1_out_2_1_loa', pool/pooling.cpp:28) ('conv_1_out_0_1_loa', pool/pooling.cpp:28) ('conv_1_out_24_1_lo', pool/pooling.cpp:28) [1535]  (0 ns)
	'fcmp' operation ('tmp_6', pool/pooling.cpp:28) [1549]  (6.79 ns)
	'and' operation ('and_ln28_2', pool/pooling.cpp:28) [1550]  (0.978 ns)
	'select' operation ('select_ln28_1', pool/pooling.cpp:28) [1551]  (0.698 ns)
	'fcmp' operation ('tmp_9', pool/pooling.cpp:28) [1620]  (6.79 ns)
	'and' operation ('and_ln28_4', pool/pooling.cpp:28) [1621]  (0.978 ns)
	'select' operation ('select_ln28_2', pool/pooling.cpp:28) [1622]  (0.698 ns)
	'fcmp' operation ('tmp_11', pool/pooling.cpp:28) [1691]  (6.79 ns)
	'and' operation ('and_ln28_6', pool/pooling.cpp:28) [1692]  (0.978 ns)
	'select' operation ('select_ln28_3', pool/pooling.cpp:28) [1693]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_3', pool/pooling.cpp:28 on array 'max_pool_1_out_0' [1694]  (3.25 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
