Timing Summary
==============

   PLACER-ESTIMATED-TIMING TSMC 40nm ULP tt1p1v25c_Typical

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints  WHS(ps)  THS(ps)  THS Endpoints
   -----------  ----------  ---------------  -------  -------  -------------  -------  -------  -------------
    <UDEF_clk>           1                1    -5967  -189848             74     2589        0              0
   <UDEF_clk0>           1                1    -5650   -86158             41     2413        0              0




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                   7966                    125.534 
             clk0         clk0  <UDEF_clk0>           (auto) 2000            (0,1000)                   7649                    130.736 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>           74       -5967    -189848             74        2589          0              0
             clk0            clk0         <UDEF_clk0>           41       -5650     -86158             41        2413          0              0




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>           74       -5967    -189848             74        2589          0              0

Path 6:
   Slack (not met):                         -5967ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            952ps
   - Clock uncertainty:                       150ps
   = Required time:                          2802ps
   - Propagation time:                       7754ps (47.7% logic, 52.3% route, logic stage 5)
   - Delay of the launching clock:           1015ps
   = Slack:                                 -5967ps

   Instance/Pin or Net Name                                        Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                             Clock net    18           (fanout=233)       1015                     -                                                                              
   RBB_18/CLK                                                      RBB_6L       18  [TILE 0 0, RBB 28 16]          -     r            1015                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/DQ                                                       RBB_6L       18  [TILE 0 0, RBB 28 16]        800     r            1815     {inst60: $auto$ff.cc:266:slice$1957 (FDR,site=dff)}                      
   timer_inst.timer_counter[15]                                    Net          92             (fanout=2)       1934                     -                                                                              
   RBB_22/A1                                                       RBB_6L       22  [TILE 0 0, RBB 19 14]          -     r            3749                                                                              
   RBB_22/A                                                        RBB_6L       22  [TILE 0 0, RBB 19 14]        763     r            4512     {inst30: $abc$2843$lut$aiger2842$98 (LUT,site=alut)}                     
   $techmap2854$abc$2843$lut$auto$rtlil.cc:2660:NotGate$2216.A[1]  Net          55             (fanout=2)       1000                     -                                                                              
   RBB_13/B3                                                       RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            5512                                                                              
   RBB_13/BMUX                                                     RBB_6L       13  [TILE 0 0, RBB 22 14]        812     r            6324     {inst32: $abc$2843$lut$auto$rtlil.cc:2660:NotGate$2216 (LUT,site=bluto)} 
   $abc$2843$auto$rtlil.cc:2660:NotGate$2216                       Net          29             (fanout=1)       1120                     -                                                                              
   RBB_15/A6                                                       RBB_6L       15  [TILE 0 0, RBB 19 16]          -     r            7444                                                                              
   RBB_15/SRout                                                    RBB_6L       15  [TILE 0 0, RBB 19 16]          2     r            7446                                                                              
   $abc$2843$auto$rtlil.cc:2660:NotGate$2216                       Net          29             (fanout=1)          0                     -                                                                              
   RBB_16/SRin                                                     RBB_6L       16  [TILE 0 0, RBB 22 16]          -     r            7446                                                                              
   RBB_16/SRout                                                    RBB_6L       16  [TILE 0 0, RBB 22 16]          2     r            7448                                                                              
   $abc$2843$auto$rtlil.cc:2660:NotGate$2216                       Net          29             (fanout=1)          0                     -                                                                              
   RBB_17/SRin                                                     RBB_6L       17  [TILE 0 0, RBB 25 16]          -     r            7448     {<SR>inst56: $auto$ff.cc:266:slice$1953 (FDR,site=dff)}                  
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_17/CLK                                                      RBB_6L       17  [TILE 0 0, RBB 25 16]       1321     r            8769                                                                              
   clk                                                             Clock net    18           (fanout=233)       -952                     -                                                                              
   clk                                                             CLOCK-PORT    -                      -    capture     r            7817                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 7:
   Slack (not met):                         -5942ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            979ps
   - Clock uncertainty:                       150ps
   = Required time:                          2829ps
   - Propagation time:                       7756ps (47.7% logic, 52.3% route, logic stage 6)
   - Delay of the launching clock:           1015ps
   = Slack:                                 -5942ps

   Instance/Pin or Net Name                                        Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                             Clock net    18           (fanout=233)       1015                     -                                                                              
   RBB_18/CLK                                                      RBB_6L       18  [TILE 0 0, RBB 28 16]          -     r            1015                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/DQ                                                       RBB_6L       18  [TILE 0 0, RBB 28 16]        800     r            1815     {inst60: $auto$ff.cc:266:slice$1957 (FDR,site=dff)}                      
   timer_inst.timer_counter[15]                                    Net          92             (fanout=2)       1934                     -                                                                              
   RBB_22/A1                                                       RBB_6L       22  [TILE 0 0, RBB 19 14]          -     r            3749                                                                              
   RBB_22/A                                                        RBB_6L       22  [TILE 0 0, RBB 19 14]        763     r            4512     {inst30: $abc$2843$lut$aiger2842$98 (LUT,site=alut)}                     
   $techmap2854$abc$2843$lut$auto$rtlil.cc:2660:NotGate$2216.A[1]  Net          55             (fanout=2)       1000                     -                                                                              
   RBB_13/B3                                                       RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            5512                                                                              
   RBB_13/BMUX                                                     RBB_6L       13  [TILE 0 0, RBB 22 14]        812     r            6324     {inst32: $abc$2843$lut$auto$rtlil.cc:2660:NotGate$2216 (LUT,site=bluto)} 
   $abc$2843$auto$rtlil.cc:2660:NotGate$2216                       Net          29             (fanout=1)       1120                     -                                                                              
   RBB_15/A6                                                       RBB_6L       15  [TILE 0 0, RBB 19 16]          -     r            7444                                                                              
   RBB_15/SRout                                                    RBB_6L       15  [TILE 0 0, RBB 19 16]          2     r            7446                                                                              
   $abc$2843$auto$rtlil.cc:2660:NotGate$2216                       Net          29             (fanout=1)          0                     -                                                                              
   RBB_16/SRin                                                     RBB_6L       16  [TILE 0 0, RBB 22 16]          -     r            7446                                                                              
   RBB_16/SRout                                                    RBB_6L       16  [TILE 0 0, RBB 22 16]          2     r            7448                                                                              
   $abc$2843$auto$rtlil.cc:2660:NotGate$2216                       Net          29             (fanout=1)          0                     -                                                                              
   RBB_17/SRin                                                     RBB_6L       17  [TILE 0 0, RBB 25 16]          -     r            7448                                                                              
   RBB_17/SRout                                                    RBB_6L       17  [TILE 0 0, RBB 25 16]          2     r            7450                                                                              
   $abc$2843$auto$rtlil.cc:2660:NotGate$2216                       Net          29             (fanout=1)          0                     -                                                                              
   RBB_18/SRin                                                     RBB_6L       18  [TILE 0 0, RBB 28 16]          -     r            7450     {<SR>inst60: $auto$ff.cc:266:slice$1957 (FDR,site=dff)}                  
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/CLK                                                      RBB_6L       18  [TILE 0 0, RBB 28 16]       1321     r            8771                                                                              
   clk                                                             Clock net    18           (fanout=233)       -979                     -                                                                              
   clk                                                             CLOCK-PORT    -                      -    capture     r            7792                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 8:
   Slack (not met):                         -5926ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            991ps
   - Clock uncertainty:                       150ps
   = Required time:                          2841ps
   - Propagation time:                       7752ps (47.7% logic, 52.3% route, logic stage 4)
   - Delay of the launching clock:           1015ps
   = Slack:                                 -5926ps

   Instance/Pin or Net Name                                        Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                             Clock net    18           (fanout=233)       1015                     -                                                                              
   RBB_18/CLK                                                      RBB_6L       18  [TILE 0 0, RBB 28 16]          -     r            1015                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/DQ                                                       RBB_6L       18  [TILE 0 0, RBB 28 16]        800     r            1815     {inst60: $auto$ff.cc:266:slice$1957 (FDR,site=dff)}                      
   timer_inst.timer_counter[15]                                    Net          92             (fanout=2)       1934                     -                                                                              
   RBB_22/A1                                                       RBB_6L       22  [TILE 0 0, RBB 19 14]          -     r            3749                                                                              
   RBB_22/A                                                        RBB_6L       22  [TILE 0 0, RBB 19 14]        763     r            4512     {inst30: $abc$2843$lut$aiger2842$98 (LUT,site=alut)}                     
   $techmap2854$abc$2843$lut$auto$rtlil.cc:2660:NotGate$2216.A[1]  Net          55             (fanout=2)       1000                     -                                                                              
   RBB_13/B3                                                       RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            5512                                                                              
   RBB_13/BMUX                                                     RBB_6L       13  [TILE 0 0, RBB 22 14]        812     r            6324     {inst32: $abc$2843$lut$auto$rtlil.cc:2660:NotGate$2216 (LUT,site=bluto)} 
   $abc$2843$auto$rtlil.cc:2660:NotGate$2216                       Net          29             (fanout=1)       1120                     -                                                                              
   RBB_15/A6                                                       RBB_6L       15  [TILE 0 0, RBB 19 16]          -     r            7444                                                                              
   RBB_15/SRout                                                    RBB_6L       15  [TILE 0 0, RBB 19 16]          2     r            7446                                                                              
   $abc$2843$auto$rtlil.cc:2660:NotGate$2216                       Net          29             (fanout=1)          0                     -                                                                              
   RBB_16/SRin                                                     RBB_6L       16  [TILE 0 0, RBB 22 16]          -     r            7446     {<SR>inst52: $auto$ff.cc:266:slice$1949 (FDR,site=dff)}                  
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_16/CLK                                                      RBB_6L       16  [TILE 0 0, RBB 22 16]       1321     r            8767                                                                              
   clk                                                             Clock net    18           (fanout=233)       -991                     -                                                                              
   clk                                                             CLOCK-PORT    -                      -    capture     r            7776                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 9:
   Slack (met):                              2589ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            977ps
   + Propagation time:                       2768ps (65.3% logic, 34.7% route, logic stage 1)
   - Delay of the capturing clock:           1006ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2589ps

   Instance/Pin or Net Name     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                            
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                          CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                  
   clk                          Clock net    18           (fanout=233)        977                     -                                                                                                                                                  
   RBB_15/CLK                   RBB_6L       15  [TILE 0 0, RBB 19 16]          -     r             977                                                                                                                                                  
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_15/CQ                    RBB_6L       15  [TILE 0 0, RBB 19 16]        800     r            1777     {inst47: $auto$ff.cc:266:slice$1944 (FDR,site=cff)}                                                                                          
   timer_inst.timer_counter[2]  Net          95             (fanout=2)        960                     -                                                                                                                                                  
   RBB_15/C1                    RBB_6L       15  [TILE 0 0, RBB 19 16]          -     r            2737     {inst40: $auto$alumacc.cc:485:replace_alu$1457.genblk1.slice[0].genblk1.carry4 (CARRY4)} {inst47: $auto$ff.cc:266:slice$1944 (FDR,site=cff)} 
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_15/CLK                   RBB_6L       15  [TILE 0 0, RBB 19 16]       1008     r            3745                                                                                                                                                  
   clk                          Clock net    18           (fanout=233)      -1006                     -                                                                                                                                                  
   clk                          CLOCK-PORT    -                      -    capture     r            2739                                                                                                                                                  
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 10:
   Slack (met):                              2592ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            952ps
   + Propagation time:                       2768ps (65.3% logic, 34.7% route, logic stage 1)
   - Delay of the capturing clock:            978ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2592ps

   Instance/Pin or Net Name      Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                            
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                           CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                  
   clk                           Clock net    18           (fanout=233)        952                     -                                                                                                                                                  
   RBB_17/CLK                    RBB_6L       17  [TILE 0 0, RBB 25 16]          -     r             952                                                                                                                                                  
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_17/CQ                     RBB_6L       17  [TILE 0 0, RBB 25 16]        800     r            1752     {inst55: $auto$ff.cc:266:slice$1952 (FDR,site=cff)}                                                                                          
   timer_inst.timer_counter[10]  Net          87             (fanout=2)        960                     -                                                                                                                                                  
   RBB_17/C1                     RBB_6L       17  [TILE 0 0, RBB 25 16]          -     r            2712     {inst42: $auto$alumacc.cc:485:replace_alu$1457.genblk1.slice[2].genblk1.carry4 (CARRY4)} {inst55: $auto$ff.cc:266:slice$1952 (FDR,site=cff)} 
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_17/CLK                    RBB_6L       17  [TILE 0 0, RBB 25 16]       1008     r            3720                                                                                                                                                  
   clk                           Clock net    18           (fanout=233)       -978                     -                                                                                                                                                  
   clk                           CLOCK-PORT    -                      -    capture     r            2742                                                                                                                                                  
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 11:
   Slack (met):                              2724ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            979ps
   + Propagation time:                       2910ps (62.1% logic, 37.9% route, logic stage 1)
   - Delay of the capturing clock:           1015ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2724ps

   Instance/Pin or Net Name      Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                            
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                           CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                  
   clk                           Clock net    18           (fanout=233)        979                     -                                                                                                                                                  
   RBB_18/CLK                    RBB_6L       18  [TILE 0 0, RBB 28 16]          -     r             979                                                                                                                                                  
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/CQ                     RBB_6L       18  [TILE 0 0, RBB 28 16]        800     r            1779     {inst59: $auto$ff.cc:266:slice$1956 (FDR,site=cff)}                                                                                          
   timer_inst.timer_counter[14]  Net          91             (fanout=2)       1102                     -                                                                                                                                                  
   RBB_18/C1                     RBB_6L       18  [TILE 0 0, RBB 28 16]          -     r            2881     {inst43: $auto$alumacc.cc:485:replace_alu$1457.genblk1.slice[3].genblk1.carry4 (CARRY4)} {inst59: $auto$ff.cc:266:slice$1956 (FDR,site=cff)} 
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/CLK                    RBB_6L       18  [TILE 0 0, RBB 28 16]       1008     r            3889                                                                                                                                                  
   clk                           Clock net    18           (fanout=233)      -1015                     -                                                                                                                                                  
   clk                           CLOCK-PORT    -                      -    capture     r            2874                                                                                                                                                  
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------






Timing Details for Clock Pair clk0 and clk0
===========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
             clk0            clk0         <UDEF_clk0>           41       -5650     -86158             41        2413          0              0

Path 12:
   Slack (not met):                         -5650ps
     Path type:                               SETUP
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            958ps
   - Clock uncertainty:                       150ps
   = Required time:                          2808ps
   - Propagation time:                       7477ps (54.0% logic, 46.0% route, logic stage 3)
   - Delay of the launching clock:            981ps
   = Slack:                                 -5650ps

   Instance/Pin or Net Name                                                     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                        
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                                                                         CLOCK-PORT    -                      -     launch     r               0                                                                                              
   clk0                                                                         Clock net     2           (fanout=184)        981                     -                                                                                              
   RBB_13/CLK                                                                   RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r             981                                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_13/CQ                                                                    RBB_6L       13  [TILE 0 0, RBB 22 14]        800     r            1781     {inst63: $auto$ff.cc:266:slice$2012 (FDE,site=cff)}                                      
   columnCounter[2]                                                             Net           5             (fanout=2)       1327                     -                                                                                              
   RBB_13/C1                                                                    RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            3108                                                                                              
   RBB_13/CMUX                                                                  RBB_6L       13  [TILE 0 0, RBB 22 14]       1337     r            4445     {inst38: $auto$alumacc.cc:485:replace_alu$1454.genblk1.slice[0].genblk1.carry4 (CARRY4)} 
   $techmap2849$abc$2843$lut$auto$opt_dff.cc:219:make_patterns_logic$1417.A[4]  Net          60             (fanout=2)        913                     -                                                                                              
   RBB_13/D5                                                                    RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            5358                                                                                              
   RBB_13/DMUX                                                                  RBB_6L       13  [TILE 0 0, RBB 22 14]        882     r            6240     {inst31: $abc$2843$lut$auto$opt_dff.cc:219:make_patterns_logic$1417 (LUT,site=dluto)}    
   $abc$2843$auto$opt_dff.cc:219:make_patterns_logic$1417                       Net          30             (fanout=2)       1203                     -                                                                                              
   RBB_19/A6                                                                    RBB_6L       19  [TILE 0 0, RBB 22 10]          -     r            7443     {<CE>inst74: $auto$ff.cc:266:slice$2029 (FDE,site=cff)}                                  
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_19/CLK                                                                   RBB_6L       19  [TILE 0 0, RBB 22 10]       1015     r            8458                                                                                              
   clk0                                                                         Clock net     2           (fanout=184)       -958                     -                                                                                              
   clk0                                                                         CLOCK-PORT    -                      -    capture     r            7500                                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 13:
   Slack (not met):                         -5644ps
     Path type:                               SETUP
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            958ps
   - Clock uncertainty:                       150ps
   = Required time:                          2808ps
   - Propagation time:                       7471ps (53.9% logic, 46.1% route, logic stage 3)
   - Delay of the launching clock:            981ps
   = Slack:                                 -5644ps

   Instance/Pin or Net Name                                                     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                        
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                                                                         CLOCK-PORT    -                      -     launch     r               0                                                                                              
   clk0                                                                         Clock net     2           (fanout=184)        981                     -                                                                                              
   RBB_13/CLK                                                                   RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r             981                                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_13/CQ                                                                    RBB_6L       13  [TILE 0 0, RBB 22 14]        800     r            1781     {inst63: $auto$ff.cc:266:slice$2012 (FDE,site=cff)}                                      
   columnCounter[2]                                                             Net           5             (fanout=2)       1327                     -                                                                                              
   RBB_13/C1                                                                    RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            3108                                                                                              
   RBB_13/CMUX                                                                  RBB_6L       13  [TILE 0 0, RBB 22 14]       1337     r            4445     {inst38: $auto$alumacc.cc:485:replace_alu$1454.genblk1.slice[0].genblk1.carry4 (CARRY4)} 
   $techmap2849$abc$2843$lut$auto$opt_dff.cc:219:make_patterns_logic$1417.A[4]  Net          60             (fanout=2)        913                     -                                                                                              
   RBB_13/D5                                                                    RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            5358                                                                                              
   RBB_13/DMUX                                                                  RBB_6L       13  [TILE 0 0, RBB 22 14]        882     r            6240     {inst31: $abc$2843$lut$auto$opt_dff.cc:219:make_patterns_logic$1417 (LUT,site=dluto)}    
   $abc$2843$auto$opt_dff.cc:219:make_patterns_logic$1417                       Net          30             (fanout=2)       1203                     -                                                                                              
   RBB_19/A6                                                                    RBB_6L       19  [TILE 0 0, RBB 22 10]          -     r            7443     {<CE>inst73: $auto$ff.cc:266:slice$2028 (FDE,site=bff)}                                  
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_19/CLK                                                                   RBB_6L       19  [TILE 0 0, RBB 22 10]       1009     r            8452                                                                                              
   clk0                                                                         Clock net     2           (fanout=184)       -958                     -                                                                                              
   clk0                                                                         CLOCK-PORT    -                      -    capture     r            7494                                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 14:
   Slack (not met):                         -5239ps
     Path type:                               SETUP
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            957ps
   - Clock uncertainty:                       150ps
   = Required time:                          2807ps
   - Propagation time:                       7065ps (54.4% logic, 45.6% route, logic stage 3)
   - Delay of the launching clock:            981ps
   = Slack:                                 -5239ps

   Instance/Pin or Net Name                                                     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                        
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                                                                         CLOCK-PORT    -                      -     launch     r               0                                                                                              
   clk0                                                                         Clock net     2           (fanout=184)        981                     -                                                                                              
   RBB_13/CLK                                                                   RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r             981                                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_13/CQ                                                                    RBB_6L       13  [TILE 0 0, RBB 22 14]        800     r            1781     {inst63: $auto$ff.cc:266:slice$2012 (FDE,site=cff)}                                      
   columnCounter[2]                                                             Net           5             (fanout=2)       1327                     -                                                                                              
   RBB_13/C1                                                                    RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            3108                                                                                              
   RBB_13/CMUX                                                                  RBB_6L       13  [TILE 0 0, RBB 22 14]       1337     r            4445     {inst38: $auto$alumacc.cc:485:replace_alu$1454.genblk1.slice[0].genblk1.carry4 (CARRY4)} 
   $techmap2849$abc$2843$lut$auto$opt_dff.cc:219:make_patterns_logic$1417.A[4]  Net          60             (fanout=2)        913                     -                                                                                              
   RBB_13/D5                                                                    RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            5358                                                                                              
   RBB_13/DMUX                                                                  RBB_6L       13  [TILE 0 0, RBB 22 14]        882     r            6240     {inst31: $abc$2843$lut$auto$opt_dff.cc:219:make_patterns_logic$1417 (LUT,site=dluto)}    
   $abc$2843$auto$opt_dff.cc:219:make_patterns_logic$1417                       Net          30             (fanout=2)        984                     -                                                                                              
   RBB_20/A6                                                                    RBB_6L       20  [TILE 0 0, RBB 22 12]          -     r            7224     {<CE>inst72: $auto$ff.cc:266:slice$2027 (FDE,site=dff)}                                  
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_20/CLK                                                                   RBB_6L       20  [TILE 0 0, RBB 22 12]        822     r            8046                                                                                              
   clk0                                                                         Clock net     2           (fanout=184)       -957                     -                                                                                              
   clk0                                                                         CLOCK-PORT    -                      -    capture     r            7089                                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 15:
   Slack (met):                              2413ps
     Path type:                                HOLD
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

   + Delay of the launching clock:            990ps
   + Propagation time:                       2603ps (56.6% logic, 43.4% route, logic stage 1)
   - Delay of the capturing clock:           1030ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2413ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                       CLOCK-PORT    -                      -     launch     r               0                                                                                                                          
   clk0                       Clock net     2           (fanout=184)        990                     -                                                                                                                          
   RBB_21/CLK                 RBB_6L       21  [TILE 0 0, RBB 22 18]          -     r             990                                                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_21/DQ                  RBB_6L       21  [TILE 0 0, RBB 22 18]        800     r            1790     {inst67: $auto$ff.cc:266:slice$2021 (FD,site=dff)}                                                                   
   mat_CLOCK                  Net           3             (fanout=3)       1130                     -                                                                                                                          
   RBB_21/C6                  RBB_6L       21  [TILE 0 0, RBB 22 18]          -     r            2920     {inst75: $auto$xilinx_dffopt.cc:335:execute$2864 (LUT,site=clut)} {inst71: $auto$ff.cc:266:slice$2025 (FD,site=cff)} 
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_21/CLK                 RBB_6L       21  [TILE 0 0, RBB 22 18]        673     r            3593                                                                                                                          
   clk0                       Clock net     2           (fanout=184)      -1030                     -                                                                                                                          
   clk0                       CLOCK-PORT    -                      -    capture     r            2563                                                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 16:
   Slack (met):                              2530ps
     Path type:                                HOLD
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

   + Delay of the launching clock:            990ps
   + Propagation time:                       2720ps (58.5% logic, 41.5% route, logic stage 1)
   - Delay of the capturing clock:           1030ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2530ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                          
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                       CLOCK-PORT    -                      -     launch     r               0                                                                                                                
   clk0                       Clock net     2           (fanout=184)        990                     -                                                                                                                
   RBB_21/CLK                 RBB_6L       21  [TILE 0 0, RBB 22 18]          -     r             990                                                                                                                
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_21/DQ                  RBB_6L       21  [TILE 0 0, RBB 22 18]        800     r            1790     {inst67: $auto$ff.cc:266:slice$2021 (FD,site=dff)}                                                         
   mat_CLOCK                  Net           3             (fanout=3)       1130                     -                                                                                                                
   RBB_21/D6                  RBB_6L       21  [TILE 0 0, RBB 22 18]          -     r            2920     {inst34: $abc$2843$lut$not$aiger2842$1 (LUT,site=dlut)} {inst67: $auto$ff.cc:266:slice$2021 (FD,site=dff)} 
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_21/CLK                 RBB_6L       21  [TILE 0 0, RBB 22 18]        790     r            3710                                                                                                                
   clk0                       Clock net     2           (fanout=184)      -1030                     -                                                                                                                
   clk0                       CLOCK-PORT    -                      -    capture     r            2680                                                                                                                
   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 17:
   Slack (met):                              2562ps
     Path type:                                HOLD
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

   + Delay of the launching clock:            956ps
   + Propagation time:                       2737ps (63.6% logic, 36.4% route, logic stage 1)
   - Delay of the capturing clock:            981ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2562ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                           
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                       CLOCK-PORT    -                      -     launch     r               0                                                                                                                 
   clk0                       Clock net     2           (fanout=184)        956                     -                                                                                                                 
   RBB_13/CLK                 RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r             956                                                                                                                 
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_13/AQ                  RBB_6L       13  [TILE 0 0, RBB 22 14]        800     r            1756     {inst61: $auto$ff.cc:266:slice$2010 (FDE,site=aff)}                                                         
   columnCounter[0]           Net           7             (fanout=2)        997                     -                                                                                                                 
   RBB_13/A1                  RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            2753     {inst37: $abc$2843$lut$not$aiger2842$6 (LUT,site=alut)} {inst61: $auto$ff.cc:266:slice$2010 (FDE,site=aff)} 
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_13/CLK                 RBB_6L       13  [TILE 0 0, RBB 22 14]        940     r            3693                                                                                                                 
   clk0                       Clock net     2           (fanout=184)       -981                     -                                                                                                                 
   clk0                       CLOCK-PORT    -                      -    capture     r            2712                                                                                                                 
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













