Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed May  3 11:15:21 2023
| Host         : ELECTRONICA67 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    70 |
|    Minimum number of control sets                        |    70 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   459 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    70 |
| >= 0 to < 4        |    64 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            8 |
| No           | No                    | Yes                    |              22 |           22 |
| No           | Yes                   | No                     |             127 |           50 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              22 |           22 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------+--------------------------------+------------------+----------------+--------------+
|           Clock Signal          | Enable Signal |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+---------------+--------------------------------+------------------+----------------+--------------+
|  cont/count_reg[4]_LDC_i_1_n_0  |               | cont/count_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  cont/count_reg[6]_LDC_i_1_n_0  |               | cont/count_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  cont/count_reg[7]_LDC_i_1_n_0  |               | cont/count_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  cont/count_reg[1]_LDC_i_1_n_0  |               | cont/count_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 | en_IBUF       | cont/dig0_s_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  cont/count_reg[2]_LDC_i_1_n_0  |               | cont/count_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  cont/count_reg[3]_LDC_i_1_n_0  |               | cont/count_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  cont/count_reg[5]_LDC_i_1_n_0  |               | cont/count_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  cont/count_reg[8]_LDC_i_1_n_0  |               | cont/count_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  cont/count_reg[9]_LDC_i_1_n_0  |               | cont/count_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  cont/dig0_s_reg[2]_LDC_i_1_n_0 |               | cont/dig0_s_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  cont/dig1_s_reg[3]_LDC_i_1_n_0 |               | cont/dig1_s_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  cont/dig0_s_reg[1]_LDC_i_1_n_0 |               | cont/dig0_s_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  cont/dig1_s_reg[1]_LDC_i_1_n_0 |               | cont/dig1_s_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  cont/dig0_s_reg[3]_LDC_i_1_n_0 |               | cont/dig0_s_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  cont/dig1_s_reg[2]_LDC_i_1_n_0 |               | cont/dig1_s_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  cont/dig1_s_reg[0]_LDC_i_1_n_0 |               | cont/dig1_s_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  cont/dig2_s_reg[3]_LDC_i_1_n_0 |               | cont/dig2_s_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  cont/dig2_s_reg[1]_LDC_i_1_n_0 |               | cont/dig2_s_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  cont/dig2_s_reg[2]_LDC_i_1_n_0 |               | cont/dig2_s_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  cont/dig2_s_reg[0]_LDC_i_1_n_0 |               | cont/dig2_s_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 | en_IBUF       | cont/dig0_s_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 |               | cont/count_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 |               | cont/count_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 |               | cont/count_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 |               | cont/count_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 |               | cont/count_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 |               | cont/count_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 | en_IBUF       | cont/dig0_s_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 |               | cont/count_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 |               | cont/count_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 |               | cont/count_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 |               | cont/dig1_s_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 |               | cont/dig1_s_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 |               | cont/dig1_s_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 |               | cont/dig0_s_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 |               | cont/dig1_s_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 |               | cont/dig0_s_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 |               | cont/dig0_s_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 |               | cont/dig2_s_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 |               | cont/dig2_s_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 |               | cont/dig2_s_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 |               | cont/dig2_s_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 | cont/dig1_s0  | cont/dig1_s_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 | cont/dig1_s0  | cont/dig1_s_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 | cont/dig1_s0  | cont/dig1_s_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 | cont/dig1_s0  | cont/dig1_s_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 | cont/dig2_s0  | cont/dig2_s_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 | cont/dig2_s0  | cont/dig2_s_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 | cont/dig2_s0  | cont/dig2_s_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 | cont/dig2_s0  | cont/dig2_s_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 | en_IBUF       | cont/count_reg[4]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 | en_IBUF       | cont/count_reg[6]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 | en_IBUF       | cont/count_reg[7]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 | en_IBUF       | cont/count_reg[1]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 | en_IBUF       | cont/count_reg[2]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 | en_IBUF       | cont/count_reg[3]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 | en_IBUF       | cont/count_reg[5]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 | en_IBUF       | cont/count_reg[8]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clka_OBUF_BUFG                 | en_IBUF       | cont/count_reg[9]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  cont/count_reg[0]_LDC_i_1_n_0  |               | cont/count_reg[0]_LDC_i_2_n_0  |                2 |              2 |         1.00 |
| ~c_clk_VD/CLK                   |               |                                |                1 |              2 |         2.00 |
|  clka_OBUF_BUFG                 |               | cont/count_reg[0]_LDC_i_2_n_0  |                2 |              2 |         1.00 |
|  clka_OBUF_BUFG                 | en_IBUF       | cont/count_reg[0]_LDC_i_1_n_0  |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG                  |               | c_clk_VD/CLKo                  |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                  |               |                                |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                  |               | clk8hz/CLKo                    |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG                  |               | clk4hz/CLKo                    |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG                  |               | clk2hz/CLKo                    |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG                  |               | clk1hz/CLKo_0                  |                7 |             25 |         3.57 |
+---------------------------------+---------------+--------------------------------+------------------+----------------+--------------+


