

================================================================
== Vivado HLS Report for 'o_mux'
================================================================
* Date:           Mon Dec 21 15:45:34 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        mod_sub
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     5.763|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.76>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %mux_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str159, i32 0, i32 0, [1 x i8]* @p_str160, [1 x i8]* @p_str161, [1 x i8]* @p_str162, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str163, [11 x i8]* @ScalarProp_str)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %qx_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [11 x i8]* @ScalarProp_str)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %ix_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str149, i32 0, i32 0, [1 x i8]* @p_str150, [1 x i8]* @p_str151, [1 x i8]* @p_str152, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str153, [11 x i8]* @ScalarProp_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %flag)" [../sources/mod_sub.cpp:65->../sources/mod_sub.cpp:26]   --->   Operation 5 'read' 'flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read1)" [../sources/mod_sub.cpp:65->../sources/mod_sub.cpp:26]   --->   Operation 6 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)" [../sources/mod_sub.cpp:65->../sources/mod_sub.cpp:26]   --->   Operation 7 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.40ns)   --->   "%ix_V_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %ix_V)" [../sources/mod_sub.cpp:65->../sources/mod_sub.cpp:26]   --->   Operation 8 'read' 'ix_V_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (3.40ns)   --->   "%qx_V_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %qx_V)" [../sources/mod_sub.cpp:66->../sources/mod_sub.cpp:26]   --->   Operation 9 'read' 'qx_V_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (3.40ns)   --->   "%mux_V_read = call i2 @_ssdm_op_Read.ap_fifo.i2P(i2* %mux_V)" [../sources/mod_sub.cpp:62->../sources/mod_sub.cpp:26]   --->   Operation 10 'read' 'mux_V_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../sources/mod_sub.cpp:60->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 11 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.96ns)   --->   "switch i2 %mux_V_read, label %10 [
    i2 0, label %0
    i2 1, label %1
    i2 -2, label %5
    i2 -1, label %6
  ]" [../sources/mod_sub.cpp:62->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 12 'switch' <Predicate = true> <Delay = 0.96>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %flag_read, label %7, label %8" [../sources/mod_sub.cpp:86->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 13 'br' <Predicate = (mux_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.89ns)   --->   "%sub_ln68_2 = sub i32 0, %p_read_2" [../sources/mod_sub.cpp:93->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 14 'sub' 'sub_ln68_2' <Predicate = (mux_V_read == 3 & !flag_read)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %iy_V, i32 %sub_ln68_2)" [../sources/mod_sub.cpp:93->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 15 'write' <Predicate = (mux_V_read == 3 & !flag_read)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.89ns)   --->   "%sub_ln68_3 = sub i32 0, %p_read_1" [../sources/mod_sub.cpp:94->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 16 'sub' 'sub_ln68_3' <Predicate = (mux_V_read == 3 & !flag_read)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "br label %9"   --->   Operation 17 'br' <Predicate = (mux_V_read == 3 & !flag_read)> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %iy_V, i32 %p_read_2)" [../sources/mod_sub.cpp:88->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 18 'write' <Predicate = (mux_V_read == 3 & flag_read)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "br label %9" [../sources/mod_sub.cpp:90->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 19 'br' <Predicate = (mux_V_read == 3 & flag_read)> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%storemerge_i_i = phi i32 [ %sub_ln68_3, %8 ], [ %p_read_1, %7 ]" [../sources/mod_sub.cpp:94->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 20 'phi' 'storemerge_i_i' <Predicate = (mux_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %qy_V, i32 %storemerge_i_i)" [../sources/mod_sub.cpp:89->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 21 'write' <Predicate = (mux_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "br label %.exit" [../sources/mod_sub.cpp:97->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 22 'br' <Predicate = (mux_V_read == 3)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %iy_V, i32 %p_read_2)" [../sources/mod_sub.cpp:82->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 23 'write' <Predicate = (mux_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %qy_V, i32 %p_read_1)" [../sources/mod_sub.cpp:83->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 24 'write' <Predicate = (mux_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "br label %.exit" [../sources/mod_sub.cpp:84->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 25 'br' <Predicate = (mux_V_read == 2)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %flag_read, label %2, label %3" [../sources/mod_sub.cpp:69->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 26 'br' <Predicate = (mux_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.89ns)   --->   "%sub_ln68 = sub i32 0, %ix_V_read" [../sources/mod_sub.cpp:76->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 27 'sub' 'sub_ln68' <Predicate = (mux_V_read == 1 & !flag_read)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %iy_V, i32 %sub_ln68)" [../sources/mod_sub.cpp:76->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 28 'write' <Predicate = (mux_V_read == 1 & !flag_read)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.89ns)   --->   "%sub_ln68_1 = sub i32 0, %qx_V_read" [../sources/mod_sub.cpp:77->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 29 'sub' 'sub_ln68_1' <Predicate = (mux_V_read == 1 & !flag_read)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "br label %4"   --->   Operation 30 'br' <Predicate = (mux_V_read == 1 & !flag_read)> <Delay = 0.46>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %iy_V, i32 %ix_V_read)" [../sources/mod_sub.cpp:71->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 31 'write' <Predicate = (mux_V_read == 1 & flag_read)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "br label %4" [../sources/mod_sub.cpp:73->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 32 'br' <Predicate = (mux_V_read == 1 & flag_read)> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%storemerge1_i_i = phi i32 [ %sub_ln68_1, %3 ], [ %qx_V_read, %2 ]" [../sources/mod_sub.cpp:77->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 33 'phi' 'storemerge1_i_i' <Predicate = (mux_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %qy_V, i32 %storemerge1_i_i)" [../sources/mod_sub.cpp:72->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 34 'write' <Predicate = (mux_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "br label %.exit" [../sources/mod_sub.cpp:80->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 35 'br' <Predicate = (mux_V_read == 1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %iy_V, i32 %ix_V_read)" [../sources/mod_sub.cpp:65->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 36 'write' <Predicate = (mux_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %qy_V, i32 %qx_V_read)" [../sources/mod_sub.cpp:66->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 37 'write' <Predicate = (mux_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "br label %.exit" [../sources/mod_sub.cpp:67->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 38 'br' <Predicate = (mux_V_read == 0)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %iy_V, i32 0)" [../sources/mod_sub.cpp:99->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 39 'write' <Predicate = false> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %qy_V, i32 0)" [../sources/mod_sub.cpp:100->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 40 'write' <Predicate = false> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "br label %.exit" [../sources/mod_sub.cpp:101->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19]   --->   Operation 41 'br' <Predicate = false> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [../sources/mod_sub.cpp:19]   --->   Operation 42 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 12.5ns.

 <State 1>: 5.76ns
The critical path consists of the following:
	fifo read on port 'qx_V' (../sources/mod_sub.cpp:66->../sources/mod_sub.cpp:26) [16]  (3.4 ns)
	'sub' operation ('sub_ln68_1', ../sources/mod_sub.cpp:77->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19) [43]  (1.9 ns)
	multiplexor before 'phi' operation ('storemerge1_i_i', ../sources/mod_sub.cpp:77->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19) with incoming values : ('qx_V_read', ../sources/mod_sub.cpp:66->../sources/mod_sub.cpp:26) ('sub_ln68_1', ../sources/mod_sub.cpp:77->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19) [49]  (0.466 ns)
	'phi' operation ('storemerge1_i_i', ../sources/mod_sub.cpp:77->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19) with incoming values : ('qx_V_read', ../sources/mod_sub.cpp:66->../sources/mod_sub.cpp:26) ('sub_ln68_1', ../sources/mod_sub.cpp:77->../sources/mod_sub.cpp:26->../sources/mod_sub.cpp:19) [49]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
