INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
