Source Block: hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@157:167@HdlIdDef
  end else begin
    up_reset_vector <= {1'b0,up_reset_vector[2:1]};
  end
end

wire core_reset_all = up_reset_core | core_reset_ext;

always @(posedge core_clk or posedge core_reset_all) begin
  if (core_reset_all == 1'b1) begin
    core_reset_vector <= 5'b11111;
  end else begin

Diff Content:
- 162 wire core_reset_all = up_reset_core | core_reset_ext;
+ 162   wire core_reset_all = up_reset_core | core_reset_ext;

Clone Blocks:
