Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Thu Jun  8 14:19:57 2023
| Host         : VILASHN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MicroProcessor_timing_summary_routed.rpt -pb MicroProcessor_timing_summary_routed.pb -rpx MicroProcessor_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroProcessor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: Slow_Clk_0/Clk_out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: program_counter_0/D_FF_0/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: program_counter_0/D_FF_1/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: program_counter_0/D_FF_2/Q_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.476        0.000                      0                   65        0.133        0.000                      0                   65        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.476        0.000                      0                   65        0.133        0.000                      0                   65        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.828ns (20.506%)  route 3.210ns (79.494%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.812     6.413    Slow_Clk_0/count[28]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.537 f  Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.633     7.171    Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.295 f  Slow_Clk_0/count[31]_i_3/O
                         net (fo=2, routed)           0.947     8.242    Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.366 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.817     9.183    Slow_Clk_0/clk_status_0
    SLICE_X62Y19         FDRE                                         r  Slow_Clk_0/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  Slow_Clk_0/count_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.429    14.659    Slow_Clk_0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.828ns (20.506%)  route 3.210ns (79.494%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.812     6.413    Slow_Clk_0/count[28]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.537 f  Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.633     7.171    Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.295 f  Slow_Clk_0/count[31]_i_3/O
                         net (fo=2, routed)           0.947     8.242    Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.366 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.817     9.183    Slow_Clk_0/clk_status_0
    SLICE_X62Y19         FDRE                                         r  Slow_Clk_0/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  Slow_Clk_0/count_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.429    14.659    Slow_Clk_0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.828ns (20.506%)  route 3.210ns (79.494%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.812     6.413    Slow_Clk_0/count[28]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.537 f  Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.633     7.171    Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.295 f  Slow_Clk_0/count[31]_i_3/O
                         net (fo=2, routed)           0.947     8.242    Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.366 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.817     9.183    Slow_Clk_0/clk_status_0
    SLICE_X62Y19         FDRE                                         r  Slow_Clk_0/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  Slow_Clk_0/count_reg[19]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.429    14.659    Slow_Clk_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.828ns (20.506%)  route 3.210ns (79.494%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.812     6.413    Slow_Clk_0/count[28]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.537 f  Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.633     7.171    Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.295 f  Slow_Clk_0/count[31]_i_3/O
                         net (fo=2, routed)           0.947     8.242    Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.366 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.817     9.183    Slow_Clk_0/clk_status_0
    SLICE_X62Y19         FDRE                                         r  Slow_Clk_0/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  Slow_Clk_0/count_reg[20]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.429    14.659    Slow_Clk_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.828ns (21.034%)  route 3.109ns (78.966%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.812     6.413    Slow_Clk_0/count[28]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.537 f  Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.633     7.171    Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.295 f  Slow_Clk_0/count[31]_i_3/O
                         net (fo=2, routed)           0.947     8.242    Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.366 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.716     9.082    Slow_Clk_0/clk_status_0
    SLICE_X62Y15         FDRE                                         r  Slow_Clk_0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513    14.854    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  Slow_Clk_0/count_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y15         FDRE (Setup_fdre_C_R)       -0.429    14.664    Slow_Clk_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.828ns (21.034%)  route 3.109ns (78.966%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.812     6.413    Slow_Clk_0/count[28]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.537 f  Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.633     7.171    Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.295 f  Slow_Clk_0/count[31]_i_3/O
                         net (fo=2, routed)           0.947     8.242    Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.366 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.716     9.082    Slow_Clk_0/clk_status_0
    SLICE_X62Y15         FDRE                                         r  Slow_Clk_0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513    14.854    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  Slow_Clk_0/count_reg[2]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y15         FDRE (Setup_fdre_C_R)       -0.429    14.664    Slow_Clk_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.828ns (21.034%)  route 3.109ns (78.966%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.812     6.413    Slow_Clk_0/count[28]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.537 f  Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.633     7.171    Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.295 f  Slow_Clk_0/count[31]_i_3/O
                         net (fo=2, routed)           0.947     8.242    Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.366 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.716     9.082    Slow_Clk_0/clk_status_0
    SLICE_X62Y15         FDRE                                         r  Slow_Clk_0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513    14.854    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y15         FDRE (Setup_fdre_C_R)       -0.429    14.664    Slow_Clk_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.828ns (21.034%)  route 3.109ns (78.966%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.812     6.413    Slow_Clk_0/count[28]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.537 f  Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.633     7.171    Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.295 f  Slow_Clk_0/count[31]_i_3/O
                         net (fo=2, routed)           0.947     8.242    Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.366 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.716     9.082    Slow_Clk_0/clk_status_0
    SLICE_X62Y15         FDRE                                         r  Slow_Clk_0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513    14.854    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  Slow_Clk_0/count_reg[4]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y15         FDRE (Setup_fdre_C_R)       -0.429    14.664    Slow_Clk_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.828ns (21.299%)  route 3.060ns (78.701%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.812     6.413    Slow_Clk_0/count[28]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.537 f  Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.633     7.171    Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.295 f  Slow_Clk_0/count[31]_i_3/O
                         net (fo=2, routed)           0.947     8.242    Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.366 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.667     9.033    Slow_Clk_0/clk_status_0
    SLICE_X62Y16         FDRE                                         r  Slow_Clk_0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.512    14.853    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  Slow_Clk_0/count_reg[5]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDRE (Setup_fdre_C_R)       -0.429    14.663    Slow_Clk_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.828ns (21.299%)  route 3.060ns (78.701%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.624     5.145    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.812     6.413    Slow_Clk_0/count[28]
    SLICE_X63Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.537 f  Slow_Clk_0/count[31]_i_7/O
                         net (fo=1, routed)           0.633     7.171    Slow_Clk_0/count[31]_i_7_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.295 f  Slow_Clk_0/count[31]_i_3/O
                         net (fo=2, routed)           0.947     8.242    Slow_Clk_0/count[31]_i_3_n_0
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.366 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.667     9.033    Slow_Clk_0/clk_status_0
    SLICE_X62Y16         FDRE                                         r  Slow_Clk_0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.512    14.853    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  Slow_Clk_0/count_reg[6]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDRE (Setup_fdre_C_R)       -0.429    14.663    Slow_Clk_0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  5.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Slow_Clk_0/clk_status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/Clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.587     1.470    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  Slow_Clk_0/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Slow_Clk_0/clk_status_reg/Q
                         net (fo=2, routed)           0.067     1.678    Slow_Clk_0/clk_status
    SLICE_X63Y19         FDRE                                         r  Slow_Clk_0/Clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  Slow_Clk_0/Clk_out_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.075     1.545    Slow_Clk_0/Clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Slow_Clk_0/clk_status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/clk_status_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.587     1.470    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  Slow_Clk_0/clk_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Slow_Clk_0/clk_status_reg/Q
                         net (fo=2, routed)           0.167     1.778    Slow_Clk_0/clk_status
    SLICE_X63Y19         LUT5 (Prop_lut5_I4_O)        0.045     1.823 r  Slow_Clk_0/clk_status_i_1/O
                         net (fo=1, routed)           0.000     1.823    Slow_Clk_0/clk_status_i_1_n_0
    SLICE_X63Y19         FDRE                                         r  Slow_Clk_0/clk_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  Slow_Clk_0/clk_status_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.091     1.561    Slow_Clk_0/clk_status_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  Slow_Clk_0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Slow_Clk_0/count_reg[27]/Q
                         net (fo=2, routed)           0.133     1.742    Slow_Clk_0/count[27]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  Slow_Clk_0/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.853    Slow_Clk_0/data0[27]
    SLICE_X62Y21         FDRE                                         r  Slow_Clk_0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.854     1.981    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  Slow_Clk_0/count_reg[27]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    Slow_Clk_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  Slow_Clk_0/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Slow_Clk_0/count_reg[31]/Q
                         net (fo=2, routed)           0.133     1.742    Slow_Clk_0/count[31]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  Slow_Clk_0/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.853    Slow_Clk_0/data0[31]
    SLICE_X62Y22         FDRE                                         r  Slow_Clk_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.853     1.980    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  Slow_Clk_0/count_reg[31]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    Slow_Clk_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.587     1.470    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  Slow_Clk_0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Slow_Clk_0/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.744    Slow_Clk_0/count[19]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  Slow_Clk_0/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.855    Slow_Clk_0/data0[19]
    SLICE_X62Y19         FDRE                                         r  Slow_Clk_0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  Slow_Clk_0/count_reg[19]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    Slow_Clk_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.589     1.472    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  Slow_Clk_0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Slow_Clk_0/count_reg[11]/Q
                         net (fo=2, routed)           0.133     1.746    Slow_Clk_0/count[11]
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  Slow_Clk_0/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.857    Slow_Clk_0/data0[11]
    SLICE_X62Y17         FDRE                                         r  Slow_Clk_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.858     1.985    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  Slow_Clk_0/count_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    Slow_Clk_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Slow_Clk_0/count_reg[3]/Q
                         net (fo=2, routed)           0.134     1.749    Slow_Clk_0/count[3]
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  Slow_Clk_0/count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.860    Slow_Clk_0/data0[3]
    SLICE_X62Y15         FDRE                                         r  Slow_Clk_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.860     1.987    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X62Y15         FDRE (Hold_fdre_C_D)         0.105     1.579    Slow_Clk_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.288ns (69.231%)  route 0.128ns (30.769%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.473    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  Slow_Clk_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Slow_Clk_0/count_reg[0]/Q
                         net (fo=3, routed)           0.128     1.742    Slow_Clk_0/count[0]
    SLICE_X62Y15         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.889 r  Slow_Clk_0/count0_carry/O[0]
                         net (fo=1, routed)           0.000     1.889    Slow_Clk_0/data0[1]
    SLICE_X62Y15         FDRE                                         r  Slow_Clk_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.860     1.987    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  Slow_Clk_0/count_reg[1]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X62Y15         FDRE (Hold_fdre_C_D)         0.105     1.593    Slow_Clk_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  Slow_Clk_0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Slow_Clk_0/count_reg[27]/Q
                         net (fo=2, routed)           0.133     1.742    Slow_Clk_0/count[27]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.886 r  Slow_Clk_0/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.886    Slow_Clk_0/data0[28]
    SLICE_X62Y21         FDRE                                         r  Slow_Clk_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.854     1.981    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    Slow_Clk_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.587     1.470    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  Slow_Clk_0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Slow_Clk_0/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.744    Slow_Clk_0/count[19]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.888 r  Slow_Clk_0/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.888    Slow_Clk_0/data0[20]
    SLICE_X62Y19         FDRE                                         r  Slow_Clk_0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  Slow_Clk_0/count_reg[20]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    Slow_Clk_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   Slow_Clk_0/Clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   Slow_Clk_0/clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y16   Slow_Clk_0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   Slow_Clk_0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   Slow_Clk_0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   Slow_Clk_0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   Slow_Clk_0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   Slow_Clk_0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   Slow_Clk_0/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   Slow_Clk_0/Clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   Slow_Clk_0/clk_status_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   Slow_Clk_0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   Slow_Clk_0/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   Slow_Clk_0/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   Slow_Clk_0/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   Slow_Clk_0/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   Slow_Clk_0/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   Slow_Clk_0/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   Slow_Clk_0/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   Slow_Clk_0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   Slow_Clk_0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   Slow_Clk_0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   Slow_Clk_0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   Slow_Clk_0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   Slow_Clk_0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   Slow_Clk_0/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   Slow_Clk_0/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   Slow_Clk_0/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   Slow_Clk_0/count_reg[31]/C



