# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
RDI_APPROOT=/share/Xilinx/Vitis/2023.2
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/share/Xilinx/Vitis/2023.2/bin
XILINX_VIVADO=/share/Xilinx/Vivado/2023.2
RDI_OPT_EXT=.o
RDI_INSTALLVER=2023.2
RDI_INSTALLROOT=/share/Xilinx
RDI_PATCHROOT=
XILINX_XRT=/opt/xilinx/xrt
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/share/Xilinx/Vitis/2023.2/lib/lnx64.o/Ubuntu/22:/share/Xilinx/Vitis/2023.2/lib/lnx64.o/Ubuntu:/share/Xilinx/Vitis/2023.2/lib/lnx64.o
PWD=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection
LOGNAME=timwu
XDG_SESSION_TYPE=tty
_RDI_DONT_SET_XILINX_AS_PATH=True
RDI_PREPEND_PATH=/share/Xilinx/Vitis/2023.2/bin
XILINX_DSP=
MOTD_SHOWN=pam
HOME=/users/timwu
SYNTH_COMMON=/share/Xilinx/Vitis/2023.2/scripts/rt/data
LANG=en_US.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.webp=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
XILINX_HLS=/share/Xilinx/Vitis_HLS/2023.2
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
RDI_PROG=/share/Xilinx/Vitis/2023.2/bin/unwrapped/lnx64.o/v++
SSH_CONNECTION=144.15.255.227 10400 198.22.255.187 22
RDI_SESSION_INFO=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection:pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu_1763585924_45645
RT_TCL_PATH=/share/Xilinx/Vitis/2023.2/scripts/rt/base_tcl/tcl
XILINX_SDK=/share/Xilinx/Vitis/2023.2
RDI_SHARED_DATA=/share/Xilinx/SharedData/2023.2/data
LESSCLOSE=/usr/bin/lesspipe %s %s
XDG_SESSION_CLASS=user
PYTHONPATH=/opt/xilinx/xrt/python:/opt/xilinx/xrt/python
TERM=xterm-256color
LESSOPEN=| /usr/bin/lesspipe %s
USER=timwu
XILINX_PLANAHEAD=/share/Xilinx/Vitis/2023.2
RDI_BASEROOT=/share/Xilinx/Vitis
RDI_TPS_ROOT=/share/Xilinx/Vivado/2023.2/tps/lnx64
RDI_JAVA_VERSION=17.0.7_7
RDI_DATADIR=/share/Xilinx/SharedData/2023.2/data:/share/Xilinx/Vitis/2023.2/data
SHLVL=3
XILINX_VIVADO_HLS=/share/Xilinx/Vivado/2023.2
XIL_CHECK_TCL_DEBUG=False
XDG_SESSION_ID=26
LD_LIBRARY_PATH=/share/Xilinx/Vitis/2023.2/tps/lnx64/java-cef-95.0.4638.69/bin/lib/linux64:/share/Xilinx/Vitis/2023.2/lib/lnx64.o/Ubuntu/22:/share/Xilinx/Vitis/2023.2/lib/lnx64.o/Ubuntu:/share/Xilinx/Vitis/2023.2/lib/lnx64.o:/share/Xilinx/Vitis/2023.2/tps/lnx64/jre17.0.7_7/lib/:/share/Xilinx/Vitis/2023.2/tps/lnx64/jre17.0.7_7/lib//server:/share/Xilinx/Vitis/2023.2/lib/lnx64.o/Ubuntu/22:/share/Xilinx/Vitis/2023.2/lib/lnx64.o/Ubuntu:/share/Xilinx/Vitis/2023.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/share/Xilinx/Vitis/2023.2/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/share/Xilinx/Vitis/2023.2/lib/lnx64.o/Ubuntu/22:/share/Xilinx/Vitis/2023.2/lib/lnx64.o/Ubuntu:/share/Xilinx/Vitis/2023.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/share/Xilinx/Vitis/2023.2/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/20161
TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD=4294967296
SSH_CLIENT=144.15.255.227 10400 22
TCL_LIBRARY=/share/Xilinx/Vitis/2023.2/tps/tcl/tcl8.5
LC_ALL=en_US.UTF-8
PATH=/share/Xilinx/Vivado/2023.2/tps/lnx64/binutils-2.26/bin:/share/Xilinx/Vitis/2023.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/share/Xilinx/Vitis/2023.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/share/Xilinx/Vitis/2023.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/share/Xilinx/Vivado/2023.2/tps/lnx64/gcc-8.3.0/bin:/share/Xilinx/Vivado/2023.2/gnu/microblaze/lin/bin:/share/Xilinx/Vitis/2023.2/bin:/share/Xilinx/Vitis/2023.2/tps/lnx64/jre17.0.7_7/bin:/share/Xilinx/Vivado/2023.2/bin:/share/Xilinx/Vitis_HLS/2023.2/bin:/share/Xilinx/Vitis/2023.2/gnu/microblaze/lin/bin:/share/Xilinx/Vitis/2023.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/share/Xilinx/Vitis/2023.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/share/Xilinx/Vitis/2023.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/share/Xilinx/Vitis/2023.2/gnu/aarch64/lin/aarch64-linux/bin:/share/Xilinx/Vitis/2023.2/gnu/aarch64/lin/aarch64-none/bin:/share/Xilinx/Vitis/2023.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/share/Xilinx/Vitis/2023.2/tps/lnx64/cmake-3.3.2/bin:/share/Xilinx/Vitis/2023.2/aietools/bin:/share/Xilinx/Vitis/2023.2/gnu/riscv/lin/riscv64-unknown-elf/bin:/share/Xilinx/DocNav:/opt/xilinx/xrt/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RT_LIBPATH=/share/Xilinx/Vitis/2023.2/scripts/rt/data
HDI_APPROOT=/share/Xilinx/Vitis/2023.2
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/20161/bus
RDI_PLATFORM=lnx64
MYVIVADO=
SSH_TTY=/dev/pts/1
ISL_IOSTREAMS_RSA=/share/Xilinx/Vitis/2023.2/tps/isl
XILINX_VITIS=/share/Xilinx/Vitis/2023.2
OLDPWD=/share/Xilinx/Vitis/2023.2/bin
_=/share/Xilinx/Vitis/2023.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=35001
XILINX_CD_SESSION=654e9c84-edb7-4403-9cc0-2af408e2a516


V++ command line:
------------------------------------------
/share/Xilinx/Vitis/2023.2/bin/unwrapped/lnx64.o/v++ -l --platform xilinx_u280_gen3x16_xdma_1_202211_1 --kernel edge_detect --output edge_detect.xclbin edge_detect.xo 

FINAL PROGRAM OPTIONS
--input_files edge_detect.xo
--kernel edge_detect
--link
--optimize 0
--output edge_detect.xclbin
--platform xilinx_u280_gen3x16_xdma_1_202211_1
--report_level 0

PARSED COMMAND LINE OPTIONS
-l 
--platform xilinx_u280_gen3x16_xdma_1_202211_1 
--kernel edge_detect 
--output edge_detect.xclbin 
edge_detect.xo 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 19 Nov 2025 13:58:52
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 19 Nov 2025 13:58:53
output: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect.xml
------------------------------------------
step: running system_link
timestamp: 19 Nov 2025 13:58:53
cmd: /share/Xilinx/Vitis/2023.2/bin/system_link --xo /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xo --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int --temp_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 19 Nov 2025 13:59:15
cmd: /share/Xilinx/Vitis/2023.2/bin/cf2sw -sdsl /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/sdsl.dat -rtd /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/cf2sw.rtd -nofilter /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/cf2sw_full.rtd -xclbin /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xclbin_orig.xml -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 19 Nov 2025 13:59:21
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 19 Nov 2025 13:59:22
cmd: /share/Xilinx/Vitis/2023.2/bin/vpl -f xilinx_u280_gen3x16_xdma_1_202211_1 --remote_ip_cache /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/.ipcache --output_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int --log_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/logs/link --report_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link --config /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/vplConfig.ini -k /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link --no-info --iprepo /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xo/ip_repo/xilinx_com_hls_edge_detect_1_0 --messageDb /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link/vpl.pb /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/dr.bd.tcl
Vivado Log File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=compiler.vppCurrentWorkingDir=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection
misc=BinaryName=edge_detect
[connectivity]
nk=edge_detect:1:edge_detect_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=edge_detect
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.vppCurrentWorkingDir=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection
--config /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/vplConfig.ini
--connectivity.nk edge_detect:1:edge_detect_1
--input_file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/dr.bd.tcl
--iprepo /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xo/ip_repo/xilinx_com_hls_edge_detect_1_0
--kernels /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/kernel_info.dat
--log_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/logs/link
--messageDb /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link/vpl.pb
--no-info
--output_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int
--platform xilinx_u280_gen3x16_xdma_1_202211_1
--remote_ip_cache /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/.ipcache
--report_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link
--temp_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-f xilinx_u280_gen3x16_xdma_1_202211_1 
--remote_ip_cache /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/.ipcache 
--output_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int 
--log_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/logs/link 
--report_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link 
--config /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/vplConfig.ini 
-k /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link 
--no-info 
--iprepo /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xo/ip_repo/xilinx_com_hls_edge_detect_1_0 
--messageDb /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/run_link/vpl.pb 
/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param compiler.vppCurrentWorkingDir=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection 
advanced.misc BinaryName=edge_detect 
connectivity.nk edge_detect:1:edge_detect_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 19 Nov 2025 13:59:28
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 19 November 2025 13:59:39
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 19 November 2025 13:59:39
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:503
   timestamp: 19 November 2025 13:59:39
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/prelink.tcl
   File: vpl.tcl:1232
   timestamp: 19 November 2025 13:59:39
   -----------------------
   VPL internal step: create_project -part xcu280-fsvh2892-2L-e -force prj prj
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:818
   timestamp: 19 November 2025 13:59:39
   -----------------------
   VPL internal step: add_files .local/hw_platform/hw_bb_locked.dcp
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:853
   timestamp: 19 November 2025 13:59:47
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module ulp
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:859
   timestamp: 19 November 2025 13:59:47
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:861
   timestamp: 19 November 2025 13:59:47
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list level0_i/ulp:my_rm]
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:872
   timestamp: 19 November 2025 13:59:47
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:2412
   timestamp: 19 November 2025 13:59:47
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/.ipcache
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:2422
   timestamp: 19 November 2025 13:59:49
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/bd/202211_1_dev.srcs/sources_1/bd/ulp/ulp.bd -of_objects my_rm
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:2100
   timestamp: 19 November 2025 13:59:49
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files ulp.bd]
   File: vpl.tcl:199
   timestamp: 19 November 2025 13:59:51
   -----------------------
   VPL internal step: report locked IPs
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:3129
   timestamp: 19 November 2025 14:00:20
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:224
   timestamp: 19 November 2025 14:00:20
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:241
   timestamp: 19 November 2025 14:00:21
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:2746
   timestamp: 19 November 2025 14:00:22
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:287
   timestamp: 19 November 2025 14:00:22
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:299
   timestamp: 19 November 2025 14:00:22
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/postlink.tcl
   File: vpl.tcl:2229
   timestamp: 19 November 2025 14:00:22
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:309
   timestamp: 19 November 2025 14:00:22
   -----------------------
   VPL internal step: collect BD interface connectivity and update compute units
   File: vpl.tcl:313
   timestamp: 19 November 2025 14:00:22
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:316
   timestamp: 19 November 2025 14:00:22
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files ulp.bd]
   File: vpl.tcl:368
   timestamp: 19 November 2025 14:00:25
   -----------------------
   VPL internal step: writing user synth clock constraints in /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:2488
   timestamp: 19 November 2025 14:01:26
   -----------------------
   VPL internal step: add_files /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:2492
   timestamp: 19 November 2025 14:01:26
   -----------------------
   VPL internal step: move_files [get_files /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:2507
   timestamp: 19 November 2025 14:01:26
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:2746
   timestamp: 19 November 2025 14:01:26
   -----------------------
   VPL internal step: read_xdc /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/output/dont_partition.xdc
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:4605
   timestamp: 19 November 2025 14:01:26
   -----------------------
   VPL internal step: collect clock information and write automation summary report
   File: vpl.tcl:381
   timestamp: 19 November 2025 14:01:26
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:3909
   timestamp: 19 November 2025 14:01:26
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:417
   timestamp: 19 November 2025 14:01:26
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 19 November 2025 14:01:26
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 19 November 2025 14:01:26
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:425
   timestamp: 19 November 2025 14:01:26
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:487
   timestamp: 19 November 2025 14:01:34
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs my_rm_synth_1 -jobs 8  
   File: vpl.tcl:531
   timestamp: 19 November 2025 14:01:34
   -----------------------
   VPL internal step: generating resource usage report '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/output/resource.json'
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:5414
   timestamp: 19 November 2025 14:05:23
   -----------------------
   VPL internal step: log_generated_reports for synthesis '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/output/generated_reports.log'
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:3005
   timestamp: 19 November 2025 14:05:23
   -----------------------
   VPL internal step: launched run my_rm_synth_1
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:3028
   timestamp: 19 November 2025 14:05:23
   -----------------------
   VPL internal step: launched run ulp_edge_detect_1_0_synth_1
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:3028
   timestamp: 19 November 2025 14:05:23
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
   File: vpl.tcl:601
   timestamp: 19 November 2025 14:05:23
   -----------------------
   VPL internal step: log_generated_reports for implementation '/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/output/generated_reports.log'
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:931
   timestamp: 19 November 2025 15:32:22
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/vivado/vpl/.local/ocl_util.tcl:1589
   timestamp: 19 November 2025 15:32:22
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 19 Nov 2025 15:32:22
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 19 Nov 2025 15:32:22
cmd: cf2sw -a /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/address_map.xml -sdsl /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/sdsl.dat -xclbin /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/xclbin_orig.xml -rtd /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect.rtd -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 19 Nov 2025 15:32:27
cmd: writeSystemDiagram
V++ internal step status: success
------------------------------------------
step: running writeAutomationSummary to write automation summary report
timestamp: 19 Nov 2025 15:32:27
cmd: writeAutomationSummary
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 19 Nov 2025 15:32:27
cmd: /share/Xilinx/Vitis/2023.2/bin/xclbinutil --add-section BITSTREAM:RAW:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect.rtd --append-section :JSON:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect_xml.rtd --add-section BUILD_METADATA:JSON:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect_build.rtd --add-section EMBEDDED_METADATA:RAW:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/edge_detect.xml --add-section SYSTEM_METADATA:RAW:/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 19 Nov 2025 15:32:27
cmd: /share/Xilinx/Vitis/2023.2/bin/xclbinutil --quiet --force --info /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xclbin.info --input /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 19 Nov 2025 15:32:28
cmd: 
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 19 Nov 2025 15:32:28
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 19 Nov 2025 15:32:28
output: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/_x/reports/link/system_estimate_edge_detect.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 19 Nov 2025 15:32:28
