\hypertarget{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03}{}\doxysection{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/arm.cc\} Namespace Reference}
\label{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03}\index{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}}}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_af86b05fa30ecf0329c5662ffa346fb30}{Reduce\+Interrupt\+Budget\+Type}} \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_af86b05fa30ecf0329c5662ffa346fb30a5abf964b8f1290e57e3247b3c8b7d6ce}{k\+Loop}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_af86b05fa30ecf0329c5662ffa346fb30ad7ec42086e89c1b1ffe3a16edfc12ef3}{k\+Return}}
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_a97e6a1efe5738e95fe7bed69cee5bc78}{Uint32\+Mod}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevAssembler}{Maglev\+Assembler}} $\ast$masm, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} out, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} left, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} right)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_aa12996d34093e6b2ce9008db48e0a14b}{Handle\+Interrupts\+And\+Tiering}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevAssembler}{Maglev\+Assembler}} $\ast$masm, \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ZoneLabelRef}{Zone\+Label\+Ref}} done, \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Node}{Node}} $\ast$node, \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_af86b05fa30ecf0329c5662ffa346fb30}{Reduce\+Interrupt\+Budget\+Type}} type, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} scratch0)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_ad34764158f46a2be94f399d5b51bb4ea}{Generate\+Reduce\+Interrupt\+Budget}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevAssembler}{Maglev\+Assembler}} $\ast$masm, \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Node}{Node}} $\ast$node, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} feedback\+\_\+cell, \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_af86b05fa30ecf0329c5662ffa346fb30}{Reduce\+Interrupt\+Budget\+Type}} type, \mbox{\hyperlink{classint}{int}} amount)
\end{DoxyCompactItemize}


\doxysubsection{Enumeration Type Documentation}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_af86b05fa30ecf0329c5662ffa346fb30}\label{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_af86b05fa30ecf0329c5662ffa346fb30}} 
\index{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}}!ReduceInterruptBudgetType@{ReduceInterruptBudgetType}}
\index{ReduceInterruptBudgetType@{ReduceInterruptBudgetType}!v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}}}
\doxysubsubsection{\texorpdfstring{ReduceInterruptBudgetType}{ReduceInterruptBudgetType}}
{\footnotesize\ttfamily enum v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/arm.\+cc\}\+::\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_af86b05fa30ecf0329c5662ffa346fb30}{Reduce\+Interrupt\+Budget\+Type}}\hspace{0.3cm}{\ttfamily [strong]}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{kLoop@{kLoop}!v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}}}\index{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}}!kLoop@{kLoop}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_af86b05fa30ecf0329c5662ffa346fb30a5abf964b8f1290e57e3247b3c8b7d6ce}\label{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_af86b05fa30ecf0329c5662ffa346fb30a5abf964b8f1290e57e3247b3c8b7d6ce}} 
k\+Loop&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kReturn@{kReturn}!v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}}}\index{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}}!kReturn@{kReturn}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_af86b05fa30ecf0329c5662ffa346fb30ad7ec42086e89c1b1ffe3a16edfc12ef3}\label{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_af86b05fa30ecf0329c5662ffa346fb30ad7ec42086e89c1b1ffe3a16edfc12ef3}} 
k\+Return&\\
\hline

\end{DoxyEnumFields}


Definition at line 809 of file maglev-\/ir-\/arm.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{809 \{}

\end{DoxyCode}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_ad34764158f46a2be94f399d5b51bb4ea}\label{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_ad34764158f46a2be94f399d5b51bb4ea}} 
\index{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}}!GenerateReduceInterruptBudget@{GenerateReduceInterruptBudget}}
\index{GenerateReduceInterruptBudget@{GenerateReduceInterruptBudget}!v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}}}
\doxysubsubsection{\texorpdfstring{GenerateReduceInterruptBudget()}{GenerateReduceInterruptBudget()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/arm.\+cc\}\+::Generate\+Reduce\+Interrupt\+Budget (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevAssembler}{Maglev\+Assembler}} $\ast$}]{masm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Node}{Node}} $\ast$}]{node,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{feedback\+\_\+cell,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_af86b05fa30ecf0329c5662ffa346fb30}{Reduce\+Interrupt\+Budget\+Type}}}]{type,  }\item[{\mbox{\hyperlink{classint}{int}}}]{amount }\end{DoxyParamCaption})}



Definition at line 863 of file maglev-\/ir-\/arm.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{867                                                                                \{}
\DoxyCodeLine{868   MaglevAssembler::TemporaryRegisterScope temps(masm);}
\DoxyCodeLine{869   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} budget = temps.Acquire();}
\DoxyCodeLine{870   \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldr(budget,}
\DoxyCodeLine{871          \mbox{\hyperlink{namespacev8_1_1internal_a6d90f6174f05f4140c8a212e6ac2e88c}{FieldMemOperand}}(feedback\_cell, FeedbackCell::kInterruptBudgetOffset));}
\DoxyCodeLine{872   \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} sub(budget, budget, Operand(amount), \mbox{\hyperlink{namespacev8_1_1internal_abc1ce5f55b839af55436324774ad66d4}{SetCC}});}
\DoxyCodeLine{873   \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} str(budget,}
\DoxyCodeLine{874          \mbox{\hyperlink{namespacev8_1_1internal_a6d90f6174f05f4140c8a212e6ac2e88c}{FieldMemOperand}}(feedback\_cell, FeedbackCell::kInterruptBudgetOffset));}
\DoxyCodeLine{875   ZoneLabelRef done(masm);}
\DoxyCodeLine{876   \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} JumpToDeferredIf(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a529d6a26a3d0432bbed6a445c8ad28ba}{lt}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_aa12996d34093e6b2ce9008db48e0a14b}{HandleInterruptsAndTiering}}, done, node, \mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}, budget);}

\end{DoxyCode}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_aa12996d34093e6b2ce9008db48e0a14b}\label{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_aa12996d34093e6b2ce9008db48e0a14b}} 
\index{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}}!HandleInterruptsAndTiering@{HandleInterruptsAndTiering}}
\index{HandleInterruptsAndTiering@{HandleInterruptsAndTiering}!v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}}}
\doxysubsubsection{\texorpdfstring{HandleInterruptsAndTiering()}{HandleInterruptsAndTiering()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/arm.\+cc\}\+::Handle\+Interrupts\+And\+Tiering (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevAssembler}{Maglev\+Assembler}} $\ast$}]{masm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ZoneLabelRef}{Zone\+Label\+Ref}}}]{done,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Node}{Node}} $\ast$}]{node,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_af86b05fa30ecf0329c5662ffa346fb30}{Reduce\+Interrupt\+Budget\+Type}}}]{type,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{scratch0 }\end{DoxyParamCaption})}



Definition at line 811 of file maglev-\/ir-\/arm.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{811                                      \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a504b6f613a8ce7e25338cb2eb457505ea5abf964b8f1290e57e3247b3c8b7d6ce}{kLoop}}, \mbox{\hyperlink{namespacecppgc_1_1internal_1_1anonymous__namespace_02sweeper_8cc_03_a368d289fbc7edcc26af3f0609c62a054ad7ec42086e89c1b1ffe3a16edfc12ef3}{kReturn}} \};}
\DoxyCodeLine{812 }
\DoxyCodeLine{813 \textcolor{keywordtype}{void} \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_aa12996d34093e6b2ce9008db48e0a14b}{HandleInterruptsAndTiering}}(MaglevAssembler* masm, ZoneLabelRef done,}
\DoxyCodeLine{814                                 Node* node, \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_af86b05fa30ecf0329c5662ffa346fb30}{ReduceInterruptBudgetType}} \mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}},}
\DoxyCodeLine{815                                 \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} scratch0) \{}
\DoxyCodeLine{816   \textcolor{comment}{// For loops, first check for interrupts. Don't do this for returns, as we}}
\DoxyCodeLine{817   \textcolor{comment}{// can't lazy deopt to the end of a return.}}
\DoxyCodeLine{818   \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}} == ReduceInterruptBudgetType::kLoop) \{}
\DoxyCodeLine{819     \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} next;}
\DoxyCodeLine{820     \textcolor{comment}{// Here, we only care about interrupts since we've already guarded against}}
\DoxyCodeLine{821     \textcolor{comment}{// real stack overflows on function entry.}}
\DoxyCodeLine{822     \{}
\DoxyCodeLine{823       \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} stack\_limit = scratch0;}
\DoxyCodeLine{824       \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} LoadStackLimit(stack\_limit, StackLimitKind::kInterruptStackLimit);}
\DoxyCodeLine{825       \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} cmp(\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_acb72381f9ca78a1b2f55c6946e319a0f}{sp}}, stack\_limit);}
\DoxyCodeLine{826       \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} b(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a26bb1f65f8c22d598ef4f4d65aeac9f6}{hi}}, \&next);}
\DoxyCodeLine{827     \}}
\DoxyCodeLine{828 }
\DoxyCodeLine{829     \textcolor{comment}{// An interrupt has been requested and we must call into runtime to handle}}
\DoxyCodeLine{830     \textcolor{comment}{// it; since we already pay the call cost, combine with the TieringManager}}
\DoxyCodeLine{831     \textcolor{comment}{// call.}}
\DoxyCodeLine{832     \{}
\DoxyCodeLine{833       SaveRegisterStateForCall save\_register\_state(masm,}
\DoxyCodeLine{834                                                    node-\/>register\_snapshot());}
\DoxyCodeLine{835       \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} \textcolor{keyword}{function} = scratch0;}
\DoxyCodeLine{836       \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldr(\textcolor{keyword}{function}, \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(fp, StandardFrameConstants::kFunctionOffset));}
\DoxyCodeLine{837       \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Push(\textcolor{keyword}{function});}
\DoxyCodeLine{838       \textcolor{comment}{// Move into kContextRegister after the load into scratch0, just in case}}
\DoxyCodeLine{839       \textcolor{comment}{// scratch0 happens to be kContextRegister.}}
\DoxyCodeLine{840       \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Move(\mbox{\hyperlink{namespacev8_1_1internal_a972c0774332fdea5491955853c58bf3d}{kContextRegister}}, masm-\/>native\_context().object());}
\DoxyCodeLine{841       \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} CallRuntime(Runtime::kBytecodeBudgetInterruptWithStackCheck\_Maglev, 1);}
\DoxyCodeLine{842       save\_register\_state.DefineSafepointWithLazyDeopt(node-\/>lazy\_deopt\_info());}
\DoxyCodeLine{843     \}}
\DoxyCodeLine{844     \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} b(*done);  \textcolor{comment}{// All done, continue.}}
\DoxyCodeLine{845     \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} bind(\&next);}
\DoxyCodeLine{846   \}}
\DoxyCodeLine{847 }
\DoxyCodeLine{848   \textcolor{comment}{// No pending interrupts. Call into the TieringManager if needed.}}
\DoxyCodeLine{849   \{}
\DoxyCodeLine{850     SaveRegisterStateForCall save\_register\_state(masm,}
\DoxyCodeLine{851                                                  node-\/>register\_snapshot());}
\DoxyCodeLine{852     \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} \textcolor{keyword}{function} = scratch0;}
\DoxyCodeLine{853     \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} ldr(\textcolor{keyword}{function}, \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(fp, StandardFrameConstants::kFunctionOffset));}
\DoxyCodeLine{854     \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Push(\textcolor{keyword}{function});}
\DoxyCodeLine{855     \textcolor{comment}{// Move into kContextRegister after the load into scratch0, just in case}}
\DoxyCodeLine{856     \textcolor{comment}{// scratch0 happens to be kContextRegister.}}
\DoxyCodeLine{857     \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Move(\mbox{\hyperlink{namespacev8_1_1internal_a972c0774332fdea5491955853c58bf3d}{kContextRegister}}, masm-\/>native\_context().object());}
\DoxyCodeLine{858     \textcolor{comment}{// Note: must not cause a lazy deopt!}}
\DoxyCodeLine{859     \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} CallRuntime(Runtime::kBytecodeBudgetInterrupt\_Maglev, 1);}
\DoxyCodeLine{860     save\_register\_state.DefineSafepoint();}
\DoxyCodeLine{861   \}}

\end{DoxyCode}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_a97e6a1efe5738e95fe7bed69cee5bc78}\label{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_a97e6a1efe5738e95fe7bed69cee5bc78}} 
\index{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}}!Uint32Mod@{Uint32Mod}}
\index{Uint32Mod@{Uint32Mod}!v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm.cc\rcurly{}}}
\doxysubsubsection{\texorpdfstring{Uint32Mod()}{Uint32Mod()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/arm.\+cc\}\+::Uint32\+Mod (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevAssembler}{Maglev\+Assembler}} $\ast$}]{masm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{out,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{left,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{right }\end{DoxyParamCaption})}



Definition at line 366 of file maglev-\/ir-\/arm.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{367                                \{}
\DoxyCodeLine{368   MaglevAssembler::TemporaryRegisterScope temps(masm);}
\DoxyCodeLine{369   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} res = temps.AcquireScratch();}
\DoxyCodeLine{370   \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-graph-builder_8cc_03_a278a2668b65fad2c48e230daf9a43e36}{CpuFeatures::IsSupported}}(SUDIV)) \{}
\DoxyCodeLine{371     CpuFeatureScope scope(masm, SUDIV);}
\DoxyCodeLine{372     \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} udiv(res, left, right);}
\DoxyCodeLine{373   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{374     UseScratchRegisterScope temps(masm);}
\DoxyCodeLine{375     LowDwVfpRegister double\_right = temps.AcquireLowD();}
\DoxyCodeLine{376     SwVfpRegister tmp = double\_right.low();}
\DoxyCodeLine{377     DwVfpRegister double\_left = temps.AcquireD();}
\DoxyCodeLine{378     DwVfpRegister double\_res = double\_left;}
\DoxyCodeLine{379     \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} vmov(tmp, left);}
\DoxyCodeLine{380     \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} vcvt\_f64\_s32(double\_left, tmp);}
\DoxyCodeLine{381     \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} vmov(tmp, right);}
\DoxyCodeLine{382     \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} vcvt\_f64\_s32(double\_right, tmp);}
\DoxyCodeLine{383     \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} vdiv(double\_res, double\_left, double\_right);}
\DoxyCodeLine{384     \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} vcvt\_s32\_f64(tmp, double\_res);}
\DoxyCodeLine{385     \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} vmov(res, tmp);}
\DoxyCodeLine{386   \}}
\DoxyCodeLine{387   \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-graph-builder_8cc_03_a278a2668b65fad2c48e230daf9a43e36}{CpuFeatures::IsSupported}}(ARMv7)) \{}
\DoxyCodeLine{388     \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mls(out, res, right, left);}
\DoxyCodeLine{389   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{390     \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} mul(res, res, right);}
\DoxyCodeLine{391     \mbox{\hyperlink{maglev-ir-arm_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} sub(out, left, res);}
\DoxyCodeLine{392   \}}
\DoxyCodeLine{393 \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire\+D(), v8\+::internal\+::\+Use\+Scratch\+Register\+Scope\+::\+Acquire\+Low\+D(), v8\+::internal\+::maglev\+::\+Maglev\+Assembler\+::\+Temporary\+Register\+Scope\+::\+Acquire\+Scratch(), v8\+::internal\+::\+Cpu\+Features\+::\+Is\+Supported(), and v8\+::internal\+::\+Low\+Dw\+Vfp\+Register\+::low().



Referenced by v8\+::internal\+::wasm\+::\+Turboshaft\+Graph\+Building\+Interface\+::\+Bin\+Op\+Impl(), v8\+::internal\+::compiler\+::turboshaft\+::\+Machine\+Lowering\+Reducer$<$ Next $>$\+::\+Build\+Uint32\+Mod(), v8\+::internal\+::compiler\+::turboshaft\+::anonymous\+\_\+namespace\{graph-\/builder.\+cc\}\+::\+Graph\+Builder\+::\+Process(), v8\+::internal\+::compiler\+::\+Typer\+::\+Visitor\+::\+Type\+Node(), v8\+::internal\+::compiler\+::\+Raw\+Machine\+Assembler\+::\+Uint32\+Mod(), v8\+::internal\+::compiler\+::\+Simplified\+Lowering\+Verifier\+::\+Visit\+Node(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Machine\+Lowering\+Reducer$<$ Next $>$\+::\+Word\+Binop\+Deopt\+On\+Overflow().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_a97e6a1efe5738e95fe7bed69cee5bc78_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm_8cc_03_a97e6a1efe5738e95fe7bed69cee5bc78_icgraph}
\end{center}
\end{figure}
