Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul 15 11:20:36 2025
| Host         : hanqinghai running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.418        0.000                      0                 9801        0.023        0.000                      0                 9801        1.250        0.000                       0                  3150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_fpga_0            {0.000 10.000}       20.000          50.000          
  clk_300M_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                 13.244        0.000                      0                 1473        0.044        0.000                      0                 1473        7.000        0.000                       0                   671  
  clk_300M_clk_wiz_0        1.489        0.000                      0                 8321        0.023        0.000                      0                 8321        1.250        0.000                       0                  2476  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0          clk_300M_clk_wiz_0        1.366        0.000                      0                    4        0.125        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_fpga_0          clk_300M_clk_wiz_0        0.418        0.000                      0                    2        0.778        0.000                      0                    2  
**async_default**   clk_fpga_0          clk_fpga_0               15.487        0.000                      0                    4        1.413        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.244ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 2.313ns (35.522%)  route 4.198ns (64.478%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.682     2.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.419     3.409 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.158     4.567    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X13Y46         LUT3 (Prop_lut3_I1_O)        0.296     4.863 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.319     5.182    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.306 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.017     6.323    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X12Y46         LUT3 (Prop_lut3_I2_O)        0.152     6.475 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          1.048     7.523    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X9Y45          LUT4 (Prop_lut4_I3_O)        0.348     7.871 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.871    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.511 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.656     9.167    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.334     9.501 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.501    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X8Y45          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.507    22.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y45          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.118    22.746    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.746    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                 13.244    

Slack (MET) :             13.324ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 2.088ns (32.462%)  route 4.344ns (67.538%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.682     2.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.419     3.409 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.158     4.567    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X13Y46         LUT3 (Prop_lut3_I1_O)        0.296     4.863 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.319     5.182    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.306 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.017     6.323    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X12Y46         LUT3 (Prop_lut3_I2_O)        0.152     6.475 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          1.043     7.518    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X9Y45          LUT4 (Prop_lut4_I3_O)        0.348     7.866 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.866    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.290 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.807     9.097    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.325     9.422 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.422    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X8Y45          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.507    22.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y45          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.118    22.746    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.746    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                 13.324    

Slack (MET) :             13.341ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 1.154ns (19.500%)  route 4.764ns (80.500%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.681     2.989    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.019     4.526    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X10Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.650 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           1.048     5.697    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X7Y46          LUT4 (Prop_lut4_I2_O)        0.152     5.849 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.827     7.676    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.360     8.036 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.870     8.907    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.504    22.697    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y39          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                         clock pessimism              0.230    22.927    
                         clock uncertainty           -0.302    22.625    
    SLICE_X6Y39          FDRE (Setup_fdre_C_CE)      -0.377    22.248    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         22.248    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                 13.341    

Slack (MET) :             13.341ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 1.154ns (19.500%)  route 4.764ns (80.500%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.681     2.989    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.019     4.526    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X10Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.650 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           1.048     5.697    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X7Y46          LUT4 (Prop_lut4_I2_O)        0.152     5.849 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.827     7.676    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.360     8.036 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.870     8.907    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.504    22.697    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y39          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                         clock pessimism              0.230    22.927    
                         clock uncertainty           -0.302    22.625    
    SLICE_X6Y39          FDRE (Setup_fdre_C_CE)      -0.377    22.248    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         22.248    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                 13.341    

Slack (MET) :             13.341ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 1.154ns (19.500%)  route 4.764ns (80.500%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.681     2.989    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.019     4.526    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X10Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.650 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           1.048     5.697    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X7Y46          LUT4 (Prop_lut4_I2_O)        0.152     5.849 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.827     7.676    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.360     8.036 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.870     8.907    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.504    22.697    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y39          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
                         clock pessimism              0.230    22.927    
                         clock uncertainty           -0.302    22.625    
    SLICE_X6Y39          FDRE (Setup_fdre_C_CE)      -0.377    22.248    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         22.248    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                 13.341    

Slack (MET) :             13.433ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 2.221ns (35.335%)  route 4.064ns (64.665%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.682     2.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.419     3.409 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.158     4.567    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X13Y46         LUT3 (Prop_lut3_I1_O)        0.296     4.863 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.319     5.182    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.306 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.017     6.323    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X12Y46         LUT3 (Prop_lut3_I2_O)        0.152     6.475 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          1.048     7.523    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X9Y45          LUT4 (Prop_lut4_I3_O)        0.348     7.871 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.871    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.451 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.522     8.973    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X8Y45          LUT3 (Prop_lut3_I0_O)        0.302     9.275 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.275    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X8Y45          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.507    22.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y45          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.081    22.709    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.709    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                 13.433    

Slack (MET) :             13.680ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 1.154ns (20.794%)  route 4.396ns (79.206%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.681     2.989    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.019     4.526    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X10Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.650 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           1.048     5.697    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X7Y46          LUT4 (Prop_lut4_I2_O)        0.152     5.849 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.825     7.674    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.360     8.034 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.504     8.539    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.505    22.698    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y41          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                         clock pessimism              0.230    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X7Y41          FDRE (Setup_fdre_C_CE)      -0.407    22.219    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         22.219    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                 13.680    

Slack (MET) :             13.680ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 1.154ns (20.794%)  route 4.396ns (79.206%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.681     2.989    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.019     4.526    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X10Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.650 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           1.048     5.697    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X7Y46          LUT4 (Prop_lut4_I2_O)        0.152     5.849 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.825     7.674    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.360     8.034 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.504     8.539    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.505    22.698    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y41          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                         clock pessimism              0.230    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X7Y41          FDRE (Setup_fdre_C_CE)      -0.407    22.219    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         22.219    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                 13.680    

Slack (MET) :             13.680ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 1.154ns (20.794%)  route 4.396ns (79.206%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.681     2.989    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.019     4.526    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X10Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.650 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           1.048     5.697    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X7Y46          LUT4 (Prop_lut4_I2_O)        0.152     5.849 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.825     7.674    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.360     8.034 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.504     8.539    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.505    22.698    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y41          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                         clock pessimism              0.230    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X7Y41          FDRE (Setup_fdre_C_CE)      -0.407    22.219    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         22.219    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                 13.680    

Slack (MET) :             13.680ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 1.154ns (20.794%)  route 4.396ns (79.206%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.681     2.989    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.019     4.526    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[1]
    SLICE_X10Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.650 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           1.048     5.697    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X7Y46          LUT4 (Prop_lut4_I2_O)        0.152     5.849 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.825     7.674    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X7Y42          LUT4 (Prop_lut4_I0_O)        0.360     8.034 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.504     8.539    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.505    22.698    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y41          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                         clock pessimism              0.230    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X7Y41          FDRE (Setup_fdre_C_CE)      -0.407    22.219    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         22.219    
                         arrival time                          -8.539    
  -------------------------------------------------------------------
                         slack                                 13.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.585     0.926    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y43          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/Q
                         net (fo=1, routed)           0.102     1.169    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X4Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.207ns (48.633%)  route 0.219ns (51.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[53]/Q
                         net (fo=1, routed)           0.219     1.305    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[53]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.043     1.348 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[53]_i_1/O
                         net (fo=1, routed)           0.000     1.348    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[53]
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.300    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.565     0.906    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y40          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/Q
                         net (fo=1, routed)           0.056     1.102    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X6Y40          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y40          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X6Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.036    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.318%)  route 0.254ns (57.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/Q
                         net (fo=1, routed)           0.254     1.317    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[56]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.362 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[56]_i_1/O
                         net (fo=1, routed)           0.000     1.362    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[56]
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.210ns (45.369%)  route 0.253ns (54.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[51]/Q
                         net (fo=1, routed)           0.253     1.339    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[51]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.046     1.385 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[51]_i_1/O
                         net (fo=1, routed)           0.000     1.385    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[51]
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.300    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.227ns (49.847%)  route 0.228ns (50.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.584     0.925    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2_reg[30]/Q
                         net (fo=1, routed)           0.228     1.281    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg2[30]
    SLICE_X5Y48          LUT6 (Prop_lut6_I5_O)        0.099     1.380 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.380    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X5Y48          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.854     1.224    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y48          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.092     1.287    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.585     0.926    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y44          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.157     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X4Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y44          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.153%)  route 0.254ns (54.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[52]/Q
                         net (fo=1, routed)           0.254     1.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[52]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.385 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[52]_i_1/O
                         net (fo=1, routed)           0.000     1.385    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[52]
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.586     0.927    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y47          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1_reg[25]/Q
                         net (fo=1, routed)           0.054     1.122    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg1[25]
    SLICE_X4Y47          LUT6 (Prop_lut6_I0_O)        0.045     1.167 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.167    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X4Y47          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.854     1.224    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y47          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.284     0.940    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.121     1.061    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.581     0.922    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.054     1.117    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[25]
    SLICE_X0Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.849     1.219    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X0Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                         clock pessimism             -0.284     0.935    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.076     1.011    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDSE/C            n/a            1.000         20.000      19.000     SLICE_X6Y46     design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         20.000      19.000     SLICE_X4Y35     design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C            n/a            1.000         20.000      19.000     SLICE_X4Y35     design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C            n/a            1.000         20.000      19.000     SLICE_X4Y35     design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         20.000      19.000     SLICE_X6Y46     design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C            n/a            1.000         20.000      19.000     SLICE_X6Y46     design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C            n/a            1.000         20.000      19.000     SLICE_X7Y46     design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         20.000      19.000     SLICE_X6Y46     design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    SRLC32E/CLK       n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK       n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK       n/a            0.980         10.000      9.020      SLICE_X4Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK       n/a            0.980         10.000      9.020      SLICE_X0Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK       n/a            0.980         10.000      9.020      SLICE_X0Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK       n/a            0.980         10.000      9.020      SLICE_X4Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK       n/a            0.980         10.000      9.020      SLICE_X4Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK       n/a            0.980         10.000      9.020      SLICE_X4Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y0  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    SRLC32E/CLK       n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK       n/a            0.980         10.000      9.020      SLICE_X8Y40     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK       n/a            0.980         10.000      9.020      SLICE_X4Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK       n/a            0.980         10.000      9.020      SLICE_X4Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK       n/a            0.980         10.000      9.020      SLICE_X0Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK       n/a            0.980         10.000      9.020      SLICE_X4Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK       n/a            0.980         10.000      9.020      SLICE_X4Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK       n/a            0.980         10.000      9.020      SLICE_X4Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_300M_clk_wiz_0
  To Clock:  clk_300M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_300M_clk_wiz_0 rise@5.000ns - clk_300M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.580ns (20.820%)  route 2.206ns (79.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7.675 - 5.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.702     3.010    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.682     2.990    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X13Y49         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/Q
                         net (fo=117, routed)         1.371     4.817    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/sclr_int
    SLICE_X11Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.941 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/g_m_data_chan_no_fifo.m_axis_data_tdata_int[47]_i_1/O
                         net (fo=14, routed)          0.835     5.776    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op_n_1
    SLICE_X14Y82         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.509     7.701    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.507 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.101    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.483     7.675    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X14Y82         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[28]/C
                         clock pessimism              0.116     7.791    
                         clock uncertainty           -0.097     7.693    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.429     7.264    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[28]
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_300M_clk_wiz_0 rise@5.000ns - clk_300M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.927ns (31.547%)  route 2.012ns (68.453%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 7.683 - 5.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.702     3.010    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.671     2.979    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X10Y51         FDSE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDSE (Prop_fdse_C_Q)         0.478     3.457 f  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.rfd_int_reg/Q
                         net (fo=27, routed)          0.819     4.276    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/rd_enable
    SLICE_X18Y51         LUT5 (Prop_lut5_I4_O)        0.295     4.571 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1[4]_i_2/O
                         net (fo=1, routed)           0.669     5.240    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1[4]_i_2_n_0
    SLICE_X18Y51         LUT5 (Prop_lut5_I3_O)        0.154     5.394 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1[4]_i_1/O
                         net (fo=1, routed)           0.524     5.918    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1[4]_i_1_n_0
    SLICE_X18Y51         FDSE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.509     7.701    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.507 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.101    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.491     7.683    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X18Y51         FDSE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg[4]/C
                         clock pessimism              0.230     7.913    
                         clock uncertainty           -0.097     7.816    
    SLICE_X18Y51         FDSE (Setup_fdse_C_D)       -0.265     7.551    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.551    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_300M_clk_wiz_0 rise@5.000ns - clk_300M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.580ns (21.916%)  route 2.066ns (78.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.702     3.010    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.682     2.990    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X13Y49         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/Q
                         net (fo=117, routed)         1.371     4.817    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/sclr_int
    SLICE_X11Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.941 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/g_m_data_chan_no_fifo.m_axis_data_tdata_int[47]_i_1/O
                         net (fo=14, routed)          0.695     5.636    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op_n_1
    SLICE_X13Y82         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.509     7.701    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.507 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.101    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.489     7.681    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X13Y82         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[29]/C
                         clock pessimism              0.116     7.797    
                         clock uncertainty           -0.097     7.699    
    SLICE_X13Y82         FDRE (Setup_fdre_C_R)       -0.429     7.270    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[29]
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                          -5.636    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_300M_clk_wiz_0 rise@5.000ns - clk_300M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.580ns (21.916%)  route 2.066ns (78.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.702     3.010    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.682     2.990    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X13Y49         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/Q
                         net (fo=117, routed)         1.371     4.817    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/sclr_int
    SLICE_X11Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.941 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/g_m_data_chan_no_fifo.m_axis_data_tdata_int[47]_i_1/O
                         net (fo=14, routed)          0.695     5.636    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op_n_1
    SLICE_X13Y82         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.509     7.701    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.507 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.101    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.489     7.681    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X13Y82         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[33]/C
                         clock pessimism              0.116     7.797    
                         clock uncertainty           -0.097     7.699    
    SLICE_X13Y82         FDRE (Setup_fdre_C_R)       -0.429     7.270    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[33]
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                          -5.636    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/fifo0/add_1_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/fifo0/add_1_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_300M_clk_wiz_0 rise@5.000ns - clk_300M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.871ns (28.895%)  route 2.143ns (71.105%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 7.701 - 5.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.702     3.010    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.682     2.990    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/fifo0/aclk
    SLICE_X13Y48         FDSE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/fifo0/add_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDSE (Prop_fdse_C_Q)         0.419     3.409 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/fifo0/add_1_reg[4]/Q
                         net (fo=8, routed)           0.939     4.348    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/fifo0/empty
    SLICE_X12Y48         LUT6 (Prop_lut6_I2_O)        0.299     4.647 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/fifo0/add_1[4]_i_2/O
                         net (fo=1, routed)           0.640     5.287    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/fifo0/add_1[4]_i_2_n_0
    SLICE_X13Y48         LUT4 (Prop_lut4_I0_O)        0.153     5.440 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/fifo0/add_1[4]_i_1/O
                         net (fo=1, routed)           0.565     6.004    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/fifo0/p_0_in[4]
    SLICE_X13Y48         FDSE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/fifo0/add_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.509     7.701    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.507 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.101    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.508     7.701    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/fifo0/aclk
    SLICE_X13Y48         FDSE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/fifo0/add_1_reg[4]/C
                         clock pessimism              0.289     7.990    
                         clock uncertainty           -0.097     7.893    
    SLICE_X13Y48         FDSE (Setup_fdse_C_D)       -0.250     7.643    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/fifo0/add_1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.643    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_300M_clk_wiz_0 rise@5.000ns - clk_300M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.580ns (22.106%)  route 2.044ns (77.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 7.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.702     3.010    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.682     2.990    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X13Y49         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/Q
                         net (fo=117, routed)         1.371     4.817    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/sclr_int
    SLICE_X11Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.941 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/g_m_data_chan_no_fifo.m_axis_data_tdata_int[47]_i_1/O
                         net (fo=14, routed)          0.673     5.614    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op_n_1
    SLICE_X14Y80         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.509     7.701    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.507 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.101    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.480     7.672    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X14Y80         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[20]/C
                         clock pessimism              0.116     7.788    
                         clock uncertainty           -0.097     7.690    
    SLICE_X14Y80         FDRE (Setup_fdre_C_R)       -0.429     7.261    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[20]
  -------------------------------------------------------------------
                         required time                          7.261    
                         arrival time                          -5.614    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_300M_clk_wiz_0 rise@5.000ns - clk_300M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.580ns (22.106%)  route 2.044ns (77.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 7.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.702     3.010    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.682     2.990    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X13Y49         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/Q
                         net (fo=117, routed)         1.371     4.817    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/sclr_int
    SLICE_X11Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.941 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/g_m_data_chan_no_fifo.m_axis_data_tdata_int[47]_i_1/O
                         net (fo=14, routed)          0.673     5.614    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op_n_1
    SLICE_X14Y80         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.509     7.701    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.507 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.101    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.480     7.672    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X14Y80         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[21]/C
                         clock pessimism              0.116     7.788    
                         clock uncertainty           -0.097     7.690    
    SLICE_X14Y80         FDRE (Setup_fdre_C_R)       -0.429     7.261    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[21]
  -------------------------------------------------------------------
                         required time                          7.261    
                         arrival time                          -5.614    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_300M_clk_wiz_0 rise@5.000ns - clk_300M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.580ns (23.084%)  route 1.933ns (76.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.702     3.010    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.682     2.990    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X13Y49         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/Q
                         net (fo=117, routed)         1.371     4.817    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/sclr_int
    SLICE_X11Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.941 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/g_m_data_chan_no_fifo.m_axis_data_tdata_int[47]_i_1/O
                         net (fo=14, routed)          0.562     5.503    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op_n_1
    SLICE_X13Y81         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.509     7.701    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.507 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.101    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.487     7.679    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X13Y81         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[24]/C
                         clock pessimism              0.116     7.795    
                         clock uncertainty           -0.097     7.697    
    SLICE_X13Y81         FDRE (Setup_fdre_C_R)       -0.429     7.268    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[24]
  -------------------------------------------------------------------
                         required time                          7.268    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_300M_clk_wiz_0 rise@5.000ns - clk_300M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.580ns (23.084%)  route 1.933ns (76.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.702     3.010    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.682     2.990    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X13Y49         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/Q
                         net (fo=117, routed)         1.371     4.817    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/sclr_int
    SLICE_X11Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.941 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/g_m_data_chan_no_fifo.m_axis_data_tdata_int[47]_i_1/O
                         net (fo=14, routed)          0.562     5.503    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op_n_1
    SLICE_X13Y81         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.509     7.701    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.507 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.101    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.487     7.679    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X13Y81         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]/C
                         clock pessimism              0.116     7.795    
                         clock uncertainty           -0.097     7.697    
    SLICE_X13Y81         FDRE (Setup_fdre_C_R)       -0.429     7.268    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]
  -------------------------------------------------------------------
                         required time                          7.268    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_300M_clk_wiz_0 rise@5.000ns - clk_300M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.580ns (23.084%)  route 1.933ns (76.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.702     3.010    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557    -0.547 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754     1.207    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.682     2.990    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X13Y49         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/Q
                         net (fo=117, routed)         1.371     4.817    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/sclr_int
    SLICE_X11Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.941 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/g_m_data_chan_no_fifo.m_axis_data_tdata_int[47]_i_1/O
                         net (fo=14, routed)          0.562     5.503    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op_n_1
    SLICE_X13Y81         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.509     7.701    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.507 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.101    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.487     7.679    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X13Y81         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[26]/C
                         clock pessimism              0.116     7.795    
                         clock uncertainty           -0.097     7.697    
    SLICE_X13Y81         FDRE (Setup_fdre_C_R)       -0.429     7.268    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[26]
  -------------------------------------------------------------------
                         required time                          7.268    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                  1.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[3].address_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.d_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_clk_wiz_0 rise@0.000ns - clk_300M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.259ns (61.474%)  route 0.162ns (38.526%))
  Logic Levels:           2  (MUXF7=1 SRLC32E=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.551     0.891    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.556     0.897    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X23Y61         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[3].address_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y61         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[3].address_reg[3][11]/Q
                         net (fo=33, routed)          0.162     1.200    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/ADDR[4]
    SLICE_X20Y62         SRLC32E (Prop_srlc32e_A[4]_Q)
                                                      0.045     1.245 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][4]_srl32/Q
                         net (fo=1, routed)           0.000     1.245    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][4]_srl32_n_0
    SLICE_X20Y62         MUXF7 (Prop_muxf7_I0_O)      0.073     1.318 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][4]_mux/O
                         net (fo=1, routed)           0.000     1.318    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][4]_mux_n_0
    SLICE_X20Y62         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.d_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.817     1.187    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.825     1.195    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/CLK
    SLICE_X20Y62         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.d_out_reg[4]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X20Y62         FDRE (Hold_fdre_C_D)         0.134     1.295    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.d_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][8]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_clk_wiz_0 rise@0.000ns - clk_300M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.783%)  route 0.238ns (59.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.551     0.891    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.558     0.899    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X24Y54         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y54         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[8]/Q
                         net (fo=1, routed)           0.238     1.301    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[8]
    SLICE_X20Y50         SRL16E                                       r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][8]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.817     1.187    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.830     1.200    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X20Y50         SRL16E                                       r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][8]_srl16/CLK
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.268    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][8]_srl16
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_clk_wiz_0 rise@0.000ns - clk_300M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.541%)  route 0.225ns (61.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.551     0.891    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.556     0.897    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_data.i_data_casc_dly/g_buff.i_buff/aclk
    SLICE_X18Y66         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y66         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]/Q
                         net (fo=1, routed)           0.225     1.262    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg_n_0_[0][7]
    SLICE_X25Y66         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.817     1.187    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.820     1.190    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_data.i_data_casc_dly/g_buff.i_buff/aclk
    SLICE_X25Y66         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X25Y66         FDRE (Hold_fdre_C_D)         0.072     1.228    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_reg.d_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_clk_wiz_0 rise@0.000ns - clk_300M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.765%)  route 0.116ns (45.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.551     0.891    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.559     0.900    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X14Y61         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_reg.d_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_reg.d_reg_reg[11]/Q
                         net (fo=1, routed)           0.116     1.157    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[11]
    SLICE_X16Y60         SRLC32E                                      r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.817     1.187    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.828     1.198    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X16Y60         SRLC32E                                      r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][11]_srl32/CLK
                         clock pessimism             -0.263     0.935    
    SLICE_X16Y60         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.118    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.d_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_clk_wiz_0 rise@0.000ns - clk_300M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.889%)  route 0.210ns (56.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.551     0.891    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.557     0.898    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/CLK
    SLICE_X24Y59         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.d_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y59         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.d_out_reg[9]/Q
                         net (fo=2, routed)           0.210     1.271    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_data.i_data_casc_dly/g_buff.i_buff/DOUTA[9]
    SLICE_X21Y62         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.817     1.187    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.825     1.195    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_data.i_data_casc_dly/g_buff.i_buff/aclk
    SLICE_X21Y62         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y62         FDRE (Hold_fdre_C_D)         0.070     1.231    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_reg.d_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_clk_wiz_0 rise@0.000ns - clk_300M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.765%)  route 0.116ns (45.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.551     0.891    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.554     0.895    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/aclk
    SLICE_X14Y68         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_reg.d_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly/g_buff.i_buff/gen_reg.d_reg_reg[14]/Q
                         net (fo=1, routed)           0.116     1.152    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[14]
    SLICE_X16Y67         SRLC32E                                      r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.817     1.187    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.822     1.192    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X16Y67         SRLC32E                                      r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][14]_srl32/CLK
                         clock pessimism             -0.263     0.929    
    SLICE_X16Y67         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.112    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_clk_wiz_0 rise@0.000ns - clk_300M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.551     0.891    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.560     0.901    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_data.i_data_casc_dly/g_buff.i_buff/aclk
    SLICE_X19Y59         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y59         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][11]/Q
                         net (fo=1, routed)           0.099     1.141    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/DATA_IN[11]
    SLICE_X16Y59         SRLC32E                                      r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.817     1.187    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.829     1.199    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/CLK
    SLICE_X16Y59         SRLC32E                                      r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][11]_srl32/CLK
                         clock pessimism             -0.282     0.917    
    SLICE_X16Y59         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.100    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[6].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_clk_wiz_0 rise@0.000ns - clk_300M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.551     0.891    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.554     0.895    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[6].g_data.i_data_casc_dly/g_buff.i_buff/aclk
    SLICE_X15Y81         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[6].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[6].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]/Q
                         net (fo=1, routed)           0.117     1.152    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/DATA_IN[4]
    SLICE_X16Y81         SRLC32E                                      r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.817     1.187    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.821     1.191    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/CLK
    SLICE_X16Y81         SRLC32E                                      r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][4]_srl32/CLK
                         clock pessimism             -0.263     0.928    
    SLICE_X16Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_clk_wiz_0 rise@0.000ns - clk_300M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.263%)  route 0.119ns (45.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.551     0.891    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.560     0.901    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_data.i_data_casc_dly/g_buff.i_buff/aclk
    SLICE_X19Y59         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y59         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][15]/Q
                         net (fo=1, routed)           0.119     1.160    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/DATA_IN[15]
    SLICE_X20Y59         SRLC32E                                      r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.817     1.187    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.828     1.198    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/CLK
    SLICE_X20Y59         SRLC32E                                      r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][15]_srl32/CLK
                         clock pessimism             -0.263     0.935    
    SLICE_X20Y59         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.118    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_clk_wiz_0 rise@0.000ns - clk_300M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.551     0.891    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.182 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497     0.315    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.554     0.895    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_data.i_data_casc_dly/g_buff.i_buff/aclk
    SLICE_X19Y68         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y68         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_data.i_data_casc_dly/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]/Q
                         net (fo=1, routed)           0.099     1.135    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/DATA_IN[12]
    SLICE_X16Y68         SRLC32E                                      r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.817     1.187    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.821     1.191    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/CLK
    SLICE_X16Y68         SRLC32E                                      r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][12]_srl32/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X16Y68         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[4].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_300M_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         5.000       2.846      DSP48_X0Y24     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[0].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         5.000       2.846      DSP48_X0Y25     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[1].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         5.000       2.846      DSP48_X0Y26     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[2].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         5.000       2.846      DSP48_X0Y27     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[3].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         5.000       2.846      DSP48_X0Y28     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[4].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         5.000       2.846      DSP48_X0Y29     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[5].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         5.000       2.846      DSP48_X0Y30     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[6].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         5.000       2.846      DSP48_X0Y31     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[7].i_madd/i_addsub_mult_add/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         5.000       2.846      DSP48_X0Y32     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X4Y50     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/g_fsel_lookup.g_ram_lookup.i_fsel_lookup/gen_dram.ram_reg_0_1_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X4Y50     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/g_fsel_lookup.g_ram_lookup.i_fsel_lookup/gen_dram.ram_reg_0_1_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X4Y50     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/g_fsel_lookup.g_ram_lookup.i_fsel_lookup/gen_dram.ram_reg_0_1_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X4Y50     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/g_fsel_lookup.g_ram_lookup.i_fsel_lookup/gen_dram.ram_reg_0_1_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X4Y50     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/g_fsel_lookup.g_ram_lookup.i_fsel_lookup/gen_dram.ram_reg_0_1_2_2/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X4Y50     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/g_fsel_lookup.g_ram_lookup.i_fsel_lookup/gen_dram.ram_reg_0_1_2_2/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X4Y50     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/g_fsel_lookup.g_ram_lookup.i_fsel_lookup/gen_dram.ram_reg_0_1_3_3/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X4Y50     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/g_fsel_lookup.g_ram_lookup.i_fsel_lookup/gen_dram.ram_reg_0_1_3_3/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X4Y51     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/g_fsel_lookup.g_ram_lookup.i_fsel_lookup/gen_dram.ram_reg_0_1_4_4/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X4Y51     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/g_fsel_lookup.g_ram_lookup.i_fsel_lookup/gen_dram.ram_reg_0_1_4_4/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X6Y63     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[10].i_mem/g_packed.g_simple_dual_port.i_mem/gen_dram.ram_reg_0_127_10_10/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X6Y63     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[10].i_mem/g_packed.g_simple_dual_port.i_mem/gen_dram.ram_reg_0_127_10_10/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X6Y63     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[10].i_mem/g_packed.g_simple_dual_port.i_mem/gen_dram.ram_reg_0_127_10_10/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X6Y63     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[10].i_mem/g_packed.g_simple_dual_port.i_mem/gen_dram.ram_reg_0_127_10_10/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X8Y64     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[10].i_mem/g_packed.g_simple_dual_port.i_mem/gen_dram.ram_reg_0_127_11_11/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X8Y64     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[10].i_mem/g_packed.g_simple_dual_port.i_mem/gen_dram.ram_reg_0_127_11_11/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X8Y64     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[10].i_mem/g_packed.g_simple_dual_port.i_mem/gen_dram.ram_reg_0_127_11_11/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X8Y64     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[10].i_mem/g_packed.g_simple_dual_port.i_mem/gen_dram.ram_reg_0_127_11_11/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X0Y61     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[10].i_mem/g_packed.g_simple_dual_port.i_mem/gen_dram.ram_reg_0_127_5_5/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         2.500       1.250      SLICE_X0Y61     design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[10].i_mem/g_packed.g_simple_dual_port.i_mem/gen_dram.ram_reg_0_127_5_5/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2   design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_300M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_300M_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.900ns (29.441%)  route 2.157ns (70.559%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.699 - 5.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.680     2.988    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y42          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.478     3.466 f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q
                         net (fo=2, routed)           1.146     4.612    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/Q[7]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.298     4.910 f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata[0]_i_3/O
                         net (fo=1, routed)           1.011     5.921    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata[0]_i_3_n_0
    SLICE_X6Y45          LUT5 (Prop_lut5_I2_O)        0.124     6.045 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata[0]_i_1/O
                         net (fo=1, routed)           0.000     6.045    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata[0]_i_1_n_0
    SLICE_X6Y45          FDCE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.509     7.701    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.507 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.101    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.506     7.698    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_300M
    SLICE_X6Y45          FDCE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata_reg[0]/C
                         clock pessimism              0.116     7.814    
                         clock uncertainty           -0.480     7.334    
    SLICE_X6Y45          FDCE (Setup_fdce_C_D)        0.077     7.411    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/ifx_ready_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_300M_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.580ns (23.645%)  route 1.873ns (76.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 7.694 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.681     2.989    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.873     5.318    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/aresetn
    SLICE_X14Y48         LUT2 (Prop_lut2_I1_O)        0.124     5.442 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/ifx_ready_1_i_1__0/O
                         net (fo=1, routed)           0.000     5.442    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/mod_ready
    SLICE_X14Y48         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/ifx_ready_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.509     7.701    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.507 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.101    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.502     7.694    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/aclk
    SLICE_X14Y48         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/ifx_ready_1_reg/C
                         clock pessimism              0.116     7.810    
                         clock uncertainty           -0.480     7.330    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)        0.031     7.361    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/ifx_ready_1_reg
  -------------------------------------------------------------------
                         required time                          7.361    
                         arrival time                          -5.442    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_300M_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.580ns (24.565%)  route 1.781ns (75.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 7.683 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.681     2.989    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.781     5.226    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aresetn
    SLICE_X18Y51         LUT2 (Prop_lut2_I1_O)        0.124     5.350 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_i_1/O
                         net (fo=1, routed)           0.000     5.350    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/mod_ready
    SLICE_X18Y51         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.509     7.701    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.507 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.101    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.491     7.683    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X18Y51         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_reg/C
                         clock pessimism              0.116     7.799    
                         clock uncertainty           -0.480     7.318    
    SLICE_X18Y51         FDRE (Setup_fdre_C_D)        0.032     7.350    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_reg
  -------------------------------------------------------------------
                         required time                          7.350    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_300M_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.606ns (26.529%)  route 1.678ns (73.471%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 7.701 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.681     2.989    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.678     5.123    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aresetn
    SLICE_X13Y49         LUT1 (Prop_lut1_I0_O)        0.150     5.273 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_i_1/O
                         net (fo=1, routed)           0.000     5.273    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_i_1_n_0
    SLICE_X13Y49         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.509     7.701    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.507 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.101    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.508     7.701    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X13Y49         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/C
                         clock pessimism              0.116     7.816    
                         clock uncertainty           -0.480     7.336    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)        0.047     7.383    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg
  -------------------------------------------------------------------
                         required time                          7.383    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  2.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.187ns (19.095%)  route 0.792ns (80.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.566     0.907    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.792     1.840    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aresetn
    SLICE_X13Y49         LUT1 (Prop_lut1_I0_O)        0.046     1.886 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_i_1/O
                         net (fo=1, routed)           0.000     1.886    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_i_1_n_0
    SLICE_X13Y49         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.817     1.187    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.835     1.205    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X13Y49         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg/C
                         clock pessimism             -0.029     1.176    
                         clock uncertainty            0.480     1.656    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.105     1.761    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_sclr.sclr_int_reg
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.654%)  route 0.811ns (81.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.566     0.907    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.811     1.859    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aresetn
    SLICE_X18Y51         LUT2 (Prop_lut2_I1_O)        0.045     1.904 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_i_1/O
                         net (fo=1, routed)           0.000     1.904    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/mod_ready
    SLICE_X18Y51         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.817     1.187    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.831     1.201    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X18Y51         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_reg/C
                         clock pessimism             -0.029     1.172    
                         clock uncertainty            0.480     1.652    
    SLICE_X18Y51         FDRE (Hold_fdre_C_D)         0.092     1.744    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/ifx_ready_1_reg
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.209ns (20.011%)  route 0.835ns (79.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.565     0.906    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y42          FDRE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           0.835     1.905    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/Q[0]
    SLICE_X6Y45          LUT5 (Prop_lut5_I0_O)        0.045     1.950 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.950    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata[0]_i_1_n_0
    SLICE_X6Y45          FDCE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.817     1.187    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.834     1.204    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_300M
    SLICE_X6Y45          FDCE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata_reg[0]/C
                         clock pessimism             -0.029     1.175    
                         clock uncertainty            0.480     1.655    
    SLICE_X6Y45          FDCE (Hold_fdce_C_D)         0.120     1.775    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/ifx_ready_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_300M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.186ns (17.903%)  route 0.853ns (82.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.566     0.907    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.853     1.900    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/aresetn
    SLICE_X14Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.945 r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/ifx_ready_1_i_1__0/O
                         net (fo=1, routed)           0.000     1.945    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/mod_ready
    SLICE_X14Y48         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/ifx_ready_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.817     1.187    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.832     1.202    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/aclk
    SLICE_X14Y48         FDRE                                         r  design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/ifx_ready_1_reg/C
                         clock pessimism             -0.029     1.173    
                         clock uncertainty            0.480     1.653    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.092     1.745    design_1_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cnfg_and_reload.i_cnfg_and_reload/i_config_chan_fifo/ifx_ready_1_reg
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_300M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.778ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tvalid_reg/CLR
                            (recovery check against rising-edge clock clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_300M_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.580ns (16.068%)  route 3.030ns (83.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 7.701 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.681     2.989    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.678     5.123    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/s00_axi_aresetn
    SLICE_X13Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.247 f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tvalid_i_2/O
                         net (fo=176, routed)         1.351     6.599    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]
    SLICE_X10Y48         FDCE                                         f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.509     7.701    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.507 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.101    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.508     7.701    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_300M
    SLICE_X10Y48         FDCE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tvalid_reg/C
                         clock pessimism              0.116     7.816    
                         clock uncertainty           -0.480     7.336    
    SLICE_X10Y48         FDCE (Recov_fdce_C_CLR)     -0.319     7.017    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tvalid_reg
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata_reg[0]/CLR
                            (recovery check against rising-edge clock clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_300M_clk_wiz_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.580ns (16.987%)  route 2.834ns (83.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.699 - 5.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.681     2.989    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.678     5.123    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/s00_axi_aresetn
    SLICE_X13Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.247 f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tvalid_i_2/O
                         net (fo=176, routed)         1.156     6.403    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]
    SLICE_X6Y45          FDCE                                         f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.509     7.701    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     4.507 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.101    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        1.506     7.698    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_300M
    SLICE_X6Y45          FDCE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata_reg[0]/C
                         clock pessimism              0.116     7.814    
                         clock uncertainty           -0.480     7.334    
    SLICE_X6Y45          FDCE (Recov_fdce_C_CLR)     -0.319     7.015    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                          7.015    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  0.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata_reg[0]/CLR
                            (removal check against rising-edge clock clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.186ns (12.745%)  route 1.273ns (87.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.566     0.907    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.792     1.840    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/s00_axi_aresetn
    SLICE_X13Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.885 f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tvalid_i_2/O
                         net (fo=176, routed)         0.481     2.366    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]
    SLICE_X6Y45          FDCE                                         f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.817     1.187    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.834     1.204    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_300M
    SLICE_X6Y45          FDCE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata_reg[0]/C
                         clock pessimism             -0.029     1.175    
                         clock uncertainty            0.480     1.655    
    SLICE_X6Y45          FDCE (Remov_fdce_C_CLR)     -0.067     1.588    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tvalid_reg/CLR
                            (removal check against rising-edge clock clk_300M_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_300M_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.186ns (12.073%)  route 1.355ns (87.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.566     0.907    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.792     1.840    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/s00_axi_aresetn
    SLICE_X13Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.885 f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tvalid_i_2/O
                         net (fo=176, routed)         0.562     2.447    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]
    SLICE_X10Y48         FDCE                                         f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_300M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.817     1.187    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.203 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.341    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clk_300M_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2474, routed)        0.835     1.205    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_300M
    SLICE_X10Y48         FDCE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tvalid_reg/C
                         clock pessimism             -0.029     1.176    
                         clock uncertainty            0.480     1.656    
    SLICE_X10Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.589    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.858    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.413ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.487ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.580ns (15.960%)  route 3.054ns (84.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.681     2.989    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.678     5.123    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/s00_axi_aresetn
    SLICE_X13Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.247 f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tvalid_i_2/O
                         net (fo=176, routed)         1.376     6.623    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]
    SLICE_X22Y43         FDCE                                         f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.495    22.688    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/s00_axi_aclk
    SLICE_X22Y43         FDCE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[0]/C
                         clock pessimism              0.130    22.817    
                         clock uncertainty           -0.302    22.515    
    SLICE_X22Y43         FDCE (Recov_fdce_C_CLR)     -0.405    22.110    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         22.110    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                 15.487    

Slack (MET) :             15.487ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.580ns (15.960%)  route 3.054ns (84.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.681     2.989    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.678     5.123    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/s00_axi_aresetn
    SLICE_X13Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.247 f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tvalid_i_2/O
                         net (fo=176, routed)         1.376     6.623    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]
    SLICE_X22Y43         FDCE                                         f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.495    22.688    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/s00_axi_aclk
    SLICE_X22Y43         FDCE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[1]/C
                         clock pessimism              0.130    22.817    
                         clock uncertainty           -0.302    22.515    
    SLICE_X22Y43         FDCE (Recov_fdce_C_CLR)     -0.405    22.110    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         22.110    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                 15.487    

Slack (MET) :             15.487ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.580ns (15.960%)  route 3.054ns (84.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.681     2.989    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.678     5.123    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/s00_axi_aresetn
    SLICE_X13Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.247 f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tvalid_i_2/O
                         net (fo=176, routed)         1.376     6.623    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]
    SLICE_X22Y43         FDCE                                         f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.495    22.688    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/s00_axi_aclk
    SLICE_X22Y43         FDCE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[2]/C
                         clock pessimism              0.130    22.817    
                         clock uncertainty           -0.302    22.515    
    SLICE_X22Y43         FDCE (Recov_fdce_C_CLR)     -0.405    22.110    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         22.110    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                 15.487    

Slack (MET) :             15.533ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_5M_o_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.580ns (15.960%)  route 3.054ns (84.040%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.681     2.989    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.678     5.123    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/s00_axi_aresetn
    SLICE_X13Y49         LUT1 (Prop_lut1_I0_O)        0.124     5.247 f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tvalid_i_2/O
                         net (fo=176, routed)         1.376     6.623    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]
    SLICE_X22Y43         FDPE                                         f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_5M_o_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.495    22.688    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/s00_axi_aclk
    SLICE_X22Y43         FDPE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_5M_o_reg/C
                         clock pessimism              0.130    22.817    
                         clock uncertainty           -0.302    22.515    
    SLICE_X22Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    22.156    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_5M_o_reg
  -------------------------------------------------------------------
                         required time                         22.156    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                 15.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.186ns (11.786%)  route 1.392ns (88.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.566     0.907    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.792     1.840    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/s00_axi_aresetn
    SLICE_X13Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.885 f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tvalid_i_2/O
                         net (fo=176, routed)         0.600     2.485    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]
    SLICE_X22Y43         FDCE                                         f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.828     1.198    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/s00_axi_aclk
    SLICE_X22Y43         FDCE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[0]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.186ns (11.786%)  route 1.392ns (88.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.566     0.907    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.792     1.840    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/s00_axi_aresetn
    SLICE_X13Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.885 f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tvalid_i_2/O
                         net (fo=176, routed)         0.600     2.485    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]
    SLICE_X22Y43         FDCE                                         f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.828     1.198    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/s00_axi_aclk
    SLICE_X22Y43         FDCE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[1]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.186ns (11.786%)  route 1.392ns (88.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.566     0.907    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.792     1.840    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/s00_axi_aresetn
    SLICE_X13Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.885 f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tvalid_i_2/O
                         net (fo=176, routed)         0.600     2.485    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]
    SLICE_X22Y43         FDCE                                         f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.828     1.198    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/s00_axi_aclk
    SLICE_X22Y43         FDCE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[2]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.416ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_5M_o_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.186ns (11.786%)  route 1.392ns (88.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.566     0.907    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X13Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.792     1.840    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/s00_axi_aresetn
    SLICE_X13Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.885 f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/filter_config_tvalid_i_2/O
                         net (fo=176, routed)         0.600     2.485    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/SR[0]
    SLICE_X22Y43         FDPE                                         f  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_5M_o_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.828     1.198    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/s00_axi_aclk
    SLICE_X22Y43         FDPE                                         r  design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_5M_o_reg/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y43         FDPE (Remov_fdpe_C_PRE)     -0.095     1.069    design_1_i/fir_ip_0/inst/fir_ip_v1_0_S00_AXI_inst/fir_ctrl_inst/clk_5M_o_reg
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  1.416    





