
*** Running vivado
    with args -log acclerator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source acclerator.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source acclerator.tcl -notrace
Command: synth_design -top acclerator -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 410.059 ; gain = 97.352
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'acclerator' [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/accelerator.v:3]
	Parameter n bound to: 9'b000001010 
	Parameter k bound to: 9'b000000011 
	Parameter p bound to: 9'b000000010 
	Parameter s bound to: 1 - type: integer 
	Parameter ptype bound to: 1 - type: integer 
	Parameter act_type bound to: 0 - type: integer 
	Parameter N bound to: 5 - type: integer 
	Parameter Q bound to: 2 - type: integer 
	Parameter AW bound to: 1 - type: integer 
	Parameter DW bound to: 5 - type: integer 
	Parameter psqr_inv bound to: 16'b0000010000000000 
INFO: [Synth 8-6157] synthesizing module 'convolver' [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/convolver.v:3]
	Parameter n bound to: 9'b000001010 
	Parameter k bound to: 9'b000000011 
	Parameter s bound to: 1 - type: integer 
	Parameter N bound to: 5 - type: integer 
	Parameter Q bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac_manual' [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/mac_manual.v:2]
	Parameter N bound to: 5 - type: integer 
	Parameter Q bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'qmult' [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/qmult.v:5]
	Parameter N bound to: 5 - type: integer 
	Parameter Q bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qmult' (1#1) [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/qmult.v:5]
INFO: [Synth 8-6157] synthesizing module 'qadd' [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/qadd.v:2]
	Parameter N bound to: 5 - type: integer 
	Parameter Q bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qadd' (2#1) [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/qadd.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mac_manual' (3#1) [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/mac_manual.v:2]
INFO: [Synth 8-6157] synthesizing module 'variable_shift_reg' [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/variable_shift_reg.v:3]
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter SIZE bound to: 9'b000000111 
INFO: [Synth 8-6155] done synthesizing module 'variable_shift_reg' (4#1) [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/variable_shift_reg.v:3]
WARNING: [Synth 8-6014] Unused sequential element row_count_reg was removed.  [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/convolver.v:101]
INFO: [Synth 8-6155] done synthesizing module 'convolver' (5#1) [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/convolver.v:3]
WARNING: [Synth 8-689] width (18) of port connection 'weight1' does not match port width (45) of module 'convolver' [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/accelerator.v:42]
WARNING: [Synth 8-689] width (4) of port connection 'activation' does not match port width (5) of module 'convolver' [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/accelerator.v:44]
INFO: [Synth 8-6157] synthesizing module 'relu' [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/relu.v:3]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'relu' (6#1) [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/relu.v:3]
INFO: [Synth 8-6157] synthesizing module 'tanh_lut' [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/tanh_lut.v:3]
	Parameter AW bound to: 1 - type: integer 
	Parameter DW bound to: 5 - type: integer 
	Parameter N bound to: 5 - type: integer 
	Parameter Q bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/tanh_lut.v:25]
INFO: [Synth 8-3876] $readmem data file 'tanh_data.mem' is read successfully [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/tanh_lut.v:29]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (5) of module 'qmult' [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/tanh_lut.v:54]
WARNING: [Synth 8-689] width (16) of port connection 'q_result' does not match port width (5) of module 'qmult' [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/tanh_lut.v:54]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (5) of module 'qmult' [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/tanh_lut.v:55]
WARNING: [Synth 8-689] width (16) of port connection 'q_result' does not match port width (5) of module 'qmult' [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/tanh_lut.v:55]
INFO: [Synth 8-6155] done synthesizing module 'tanh_lut' (7#1) [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/tanh_lut.v:3]
INFO: [Synth 8-6157] synthesizing module 'pooler' [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/pooler.v:3]
	Parameter m bound to: 8 - type: integer 
	Parameter p bound to: 9'b000000010 
	Parameter N bound to: 5 - type: integer 
	Parameter Q bound to: 2 - type: integer 
	Parameter ptype bound to: 1 - type: integer 
	Parameter p_sqr_inv bound to: 16'b0000010000000000 
INFO: [Synth 8-6157] synthesizing module 'control_logic2' [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/control_logic2.v:17]
	Parameter m bound to: 8 - type: integer 
	Parameter p bound to: 9'b000000010 
INFO: [Synth 8-6155] done synthesizing module 'control_logic2' (8#1) [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/control_logic2.v:17]
INFO: [Synth 8-6157] synthesizing module 'comparator2' [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/comparator2.v:3]
	Parameter N bound to: 5 - type: integer 
	Parameter Q bound to: 2 - type: integer 
	Parameter ptype bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comparator2' (9#1) [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/comparator2.v:3]
INFO: [Synth 8-6157] synthesizing module 'max_reg' [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/max_reg.v:2]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'max_reg' (10#1) [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/max_reg.v:2]
INFO: [Synth 8-6157] synthesizing module 'variable_shift_reg__parameterized0' [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/variable_shift_reg.v:3]
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'variable_shift_reg__parameterized0' (10#1) [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/variable_shift_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'input_mux' [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/input_mux.v:3]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'input_mux' (11#1) [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/input_mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pooler' (12#1) [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/pooler.v:3]
INFO: [Synth 8-6155] done synthesizing module 'acclerator' (13#1) [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/accelerator.v:3]
WARNING: [Synth 8-3331] design qmult has unconnected port clk
WARNING: [Synth 8-3331] design qmult has unconnected port rst
WARNING: [Synth 8-3331] design tanh_lut has unconnected port phase[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 464.492 ; gain = 151.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 464.492 ; gain = 151.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 464.492 ; gain = 151.785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/constrs_1/new/pynq_z2_constrains.xdc]
Finished Parsing XDC File [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/constrs_1/new/pynq_z2_constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/constrs_1/new/pynq_z2_constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/acclerator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/acclerator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 835.547 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 835.547 ; gain = 522.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 835.547 ; gain = 522.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 835.547 ; gain = 522.840
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "en1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "en2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "en2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "en2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "en2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5547] Trying to map ROM "mem" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "mem" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6014] Unused sequential element addra_reg_reg was removed.  [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/tanh_lut.v:34]
WARNING: [Synth 8-6014] Unused sequential element addrb_reg_reg was removed.  [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/tanh_lut.v:36]
INFO: [Synth 8-5545] ROM "end_op" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.srcs/sources_1/new/comparator2.v:20]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 835.547 ; gain = 522.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 11    
	   2 Input      4 Bit       Adders := 38    
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 28    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 36    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module qmult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module qadd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module mac_manual 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module variable_shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 7     
Module convolver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module relu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module tanh_lut 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
Module control_logic2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module comparator2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module max_reg 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module variable_shift_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
Module input_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "conv/count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv/en2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv/count3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv/en2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv/en2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv/en2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv/en1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pool/log/end_op" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conv/en3_reg )
WARNING: [Synth 8-3332] Sequential element (pool/cmp/temp_reg[4]) is unused and will be removed from module acclerator.
WARNING: [Synth 8-3332] Sequential element (pool/cmp/temp_reg[3]) is unused and will be removed from module acclerator.
WARNING: [Synth 8-3332] Sequential element (pool/cmp/temp_reg[2]) is unused and will be removed from module acclerator.
WARNING: [Synth 8-3332] Sequential element (pool/cmp/temp_reg[1]) is unused and will be removed from module acclerator.
WARNING: [Synth 8-3332] Sequential element (pool/cmp/temp_reg[0]) is unused and will be removed from module acclerator.
WARNING: [Synth 8-3332] Sequential element (conv/en3_reg) is unused and will be removed from module acclerator.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pool/SR/genblk1[0].sr_reg[0][4] )
INFO: [Synth 8-3886] merging instance 'pool/SR/genblk1[1].sr_reg[1][4]' (FDCE) to 'pool/SR/genblk1[0].sr_reg[0][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pool/m1/reg_op_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pool/SR/genblk1[0].sr_reg[0][4] )
INFO: [Synth 8-3886] merging instance 'pool/SR/genblk1[2].sr_reg[2][4]' (FDCE) to 'pool/SR/genblk1[0].sr_reg[0][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pool/SR/genblk1[0].sr_reg[0][4] )
INFO: [Synth 8-3886] merging instance 'pool/SR/genblk1[3].sr_reg[3][4]' (FDCE) to 'pool/SR/genblk1[0].sr_reg[0][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pool/SR/genblk1[0].sr_reg[0][4] )
WARNING: [Synth 8-3332] Sequential element (pool/m1/reg_op_reg[4]) is unused and will be removed from module acclerator.
WARNING: [Synth 8-3332] Sequential element (pool/SR/genblk1[0].sr_reg[0][4]) is unused and will be removed from module acclerator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 835.547 ; gain = 522.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|tanh_lut    | addrb_reg_reg | 2x5           | Block RAM      | 
|tanh_lut    | addra_reg_reg | 2x5           | Block RAM      | 
+------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 835.547 ; gain = 522.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:03 . Memory (MB): peak = 852.363 ; gain = 539.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 858.699 ; gain = 545.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 858.699 ; gain = 545.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 858.699 ; gain = 545.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 858.699 ; gain = 545.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:07 . Memory (MB): peak = 858.699 ; gain = 545.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:08 . Memory (MB): peak = 858.699 ; gain = 545.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:08 . Memory (MB): peak = 858.699 ; gain = 545.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|acclerator  | conv/MAC[2].SR/genblk1[6].sr_reg[6][4] | 8      | 5     | YES          | NO                 | YES               | 5      | 0       | 
|acclerator  | conv/MAC[8].mac/tmp_reg[4]             | 13     | 5     | YES          | NO                 | YES               | 5      | 0       | 
|acclerator  | pool/SR/genblk1[3].sr_reg[3][3]        | 4      | 4     | YES          | NO                 | YES               | 4      | 0       | 
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    67|
|3     |LUT1   |     8|
|4     |LUT2   |   102|
|5     |LUT3   |    13|
|6     |LUT4   |    73|
|7     |LUT5   |   120|
|8     |LUT6   |    88|
|9     |SRL16E |    14|
|10    |FDCE   |    39|
|11    |FDPE   |     1|
|12    |FDRE   |   187|
|13    |FDSE   |    64|
|14    |IBUF   |    25|
|15    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-----------------------------------+------+
|      |Instance          |Module                             |Cells |
+------+------------------+-----------------------------------+------+
|1     |top               |                                   |   814|
|2     |  conv            |convolver                          |   441|
|3     |    \MAC[0].mac2  |mac_manual                         |    33|
|4     |      mul         |qmult_8                            |    23|
|5     |    \MAC[1].mac2  |mac_manual_0                       |    37|
|6     |      mul         |qmult_7                            |    27|
|7     |    \MAC[2].SR    |variable_shift_reg                 |    19|
|8     |    \MAC[2].mac   |mac_manual_1                       |    27|
|9     |      mul         |qmult_6                            |    27|
|10    |    \MAC[3].mac2  |mac_manual_2                       |    16|
|11    |      mul         |qmult                              |    16|
|12    |    \MAC[6].mac2  |mac_manual_3                       |     5|
|13    |    \MAC[7].mac2  |mac_manual_4                       |     5|
|14    |    \MAC[8].mac   |mac_manual_5                       |    10|
|15    |  pool            |pooler                             |   335|
|16    |    SR__0         |variable_shift_reg__parameterized0 |    19|
|17    |    log           |control_logic2                     |   312|
|18    |    m1            |max_reg                            |     4|
+------+------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:08 . Memory (MB): peak = 858.699 ; gain = 545.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 858.699 ; gain = 174.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:08 . Memory (MB): peak = 858.699 ; gain = 545.992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:12 . Memory (MB): peak = 858.699 ; gain = 558.871
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Konacan_projekat_vivado/fpga-ml-accelerator/fpga-ml-accelerator.runs/synth_1/acclerator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file acclerator_utilization_synth.rpt -pb acclerator_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 858.699 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 20 01:31:02 2022...
