[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dpath|Dpath>io_dmem_req_bits_mask",
    "sources":[
      "~Dpath|Dpath>io_c2d_cp_mem_write_mask"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dpath|Dpath>io_dmem_req_bits_addr",
    "sources":[
      "~Dpath|Dpath>io_c2d_cp_alu_ext_sel",
      "~Dpath|Dpath>io_c2d_cp_alu_sel",
      "~Dpath|Dpath>io_c2d_cp_op1_sel",
      "~Dpath|Dpath>io_c2d_cp_op2_sel",
      "~Dpath|Dpath>io_imem_resp_bits_rdata"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dpath|Dpath>io_dmem_req_bits_wen",
    "sources":[
      "~Dpath|Dpath>io_c2d_cp_mem_wen"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dpath|Dpath>io_dmem_req_bits_op",
    "sources":[
      "~Dpath|Dpath>io_c2d_cp_mem_read_op"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dpath|Dpath>io_d2c_iseq",
    "sources":[
      "~Dpath|Dpath>io_c2d_cp_op1_sel",
      "~Dpath|Dpath>io_c2d_cp_op2_sel",
      "~Dpath|Dpath>io_imem_resp_bits_rdata"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dpath|Dpath>io_dmem_req_valid",
    "sources":[
      "~Dpath|Dpath>io_c2d_cp_mem_en"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dpath|Dpath>io_dmem_req_bits_memen",
    "sources":[
      "~Dpath|Dpath>io_c2d_cp_mem_en"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dpath|Dpath>io_d2c_isltu",
    "sources":[
      "~Dpath|Dpath>io_c2d_cp_op1_sel",
      "~Dpath|Dpath>io_c2d_cp_op2_sel",
      "~Dpath|Dpath>io_imem_resp_bits_rdata"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dpath|Dpath>io_dmem_req_bits_wdata",
    "sources":[
      "~Dpath|Dpath>io_imem_resp_bits_rdata"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dpath|Dpath>io_d2c_islt",
    "sources":[
      "~Dpath|Dpath>io_c2d_cp_op1_sel",
      "~Dpath|Dpath>io_c2d_cp_op2_sel",
      "~Dpath|Dpath>io_imem_resp_bits_rdata"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dpath|Dpath>io_d2c_instr",
    "sources":[
      "~Dpath|Dpath>io_imem_resp_bits_rdata"
    ]
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"./generated/core"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"Dpath"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"./generated/core"
  }
]