#-----------------------------------------------------------
# Vivado v2014.4.1 (64-bit)
# SW Build 1149489 on Thu Feb 19 16:23:09 MST 2015
# IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
# Start of session at: Tue Sep 26 12:55:31 2017
# Process ID: 15336
# Log file: F:/FPGA2016/DEMO/vivado.log
# Journal file: F:/FPGA2016/DEMO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA2016/DEMO/starfire.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA_Project/KCT16/KCT16.ipdefs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 786.098 ; gain = 211.727
open_bd_design {F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Successfully read diagram <design_1> from BD file <F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/design_1.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
startgroup
set_property -dict [list CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
endgroup
create_bd_port -dir O iic1
delete_bd_objs [get_bd_ports iic1]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC_1
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/IIC_1] [get_bd_intf_ports IIC_1]
endgroup
set_property location {796 358} [get_bd_intf_ports IIC_1]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 895.504 ; gain = 0.000
generate_target all [get_files  F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
VHDL Output written to : design_1.vhd
VHDL Output written to : design_1_wrapper.vhd
Wrote  : <F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
CRITICAL WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: Critical Warning:- LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
generate_target: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 926.461 ; gain = 30.957
make_wrapper -files [get_files F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/design_1.bd] -fileset [get_filesets sources_1] -inst_template
save_bd_design
Wrote  : <F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [HDL 9-1061] Parsing VHDL file "F:/FPGA2016/DEMO/starfire.srcs/sources_1/src/starfire_top.vhd" into library xil_defaultlib [F:/FPGA2016/DEMO/starfire.srcs/sources_1/src/starfire_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/hdl/design_1.vhd" into library xil_defaultlib [F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1]
[Tue Sep 26 14:29:42 2017] Launched synth_1...
Run output will be captured here: F:/FPGA2016/DEMO/starfire.runs/synth_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
[Tue Sep 26 14:31:04 2017] Launched impl_1...
Run output will be captured here: F:/FPGA2016/DEMO/starfire.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Sep 26 14:36:20 2017] Launched synth_1...
Run output will be captured here: F:/FPGA2016/DEMO/starfire.runs/synth_1/runme.log
[Tue Sep 26 14:36:20 2017] Launched impl_1...
Run output will be captured here: F:/FPGA2016/DEMO/starfire.runs/impl_1/runme.log
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_0
endgroup
set_property location {3 780 39} [get_bd_cells axi_iic_0]
set_property location {2 572 47} [get_bd_cells axi_iic_0]
set_property location {2 577 665} [get_bd_cells axi_iic_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M00_AXI] [get_bd_intf_pins axi_iic_0/S_AXI]
set_property location {2.5 849 456} [get_bd_cells axi_iic_0]
set_property location {3 868 458} [get_bd_cells axi_iic_0]
set_property location {3 851 444} [get_bd_cells axi_iic_0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_iic_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/S00_ARESETN] [get_bd_pins axi_iic_0/s_axi_aresetn]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC
connect_bd_intf_net [get_bd_intf_pins axi_iic_0/IIC] [get_bd_intf_ports IIC]
endgroup
set_property name IIC2 [get_bd_intf_ports IIC]
set_property name IIC_2 [get_bd_intf_ports IIC2]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
startgroup
set_property -dict [list CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} CONFIG.PCW_UART0_UART0_IO {MIO 50 .. 51} CONFIG.PCW_I2C0_GRP_INT_ENABLE {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
startgroup
set_property -dict [list CONFIG.PCW_I2C0_GRP_INT_ENABLE {0}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_iic_0_IIC]
delete_bd_objs [get_bd_intf_ports IIC_2]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells axi_iic_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells axi_iic_0]'
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins axi_iic_0/s_axi_aclk]
disconnect_bd_net /rst_processing_system7_0_50M_peripheral_aresetn [get_bd_pins axi_iic_0/s_axi_aresetn]
delete_bd_objs [get_bd_cells axi_iic_0]
validate_bd_design
regenerate_bd_layout
save_bd_design
Wrote  : <F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/design_1.bd> 
close_bd_design [get_bd_designs design_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Successfully read diagram <design_1> from BD file <F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/design_1.bd>
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
VHDL Output written to : design_1.vhd
VHDL Output written to : design_1_wrapper.vhd
Wrote  : <F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Successfully read diagram <design_1> from BD file <F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/design_1.bd>
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
VHDL Output written to : design_1.vhd
VHDL Output written to : design_1_wrapper.vhd
Wrote  : <F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
[Wed Sep 27 10:29:28 2017] Launched synth_1...
Run output will be captured here: F:/FPGA2016/DEMO/starfire.runs/synth_1/runme.log
[Wed Sep 27 10:29:28 2017] Launched impl_1...
Run output will be captured here: F:/FPGA2016/DEMO/starfire.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1148.008 ; gain = 8.156
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 29 12:54:51 2017...
