Analysis & Synthesis report for skeleton
Fri Dec 02 16:45:40 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Dec 02 16:45:40 2016               ;
; Quartus Prime Version       ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name               ; skeleton                                        ;
; Top-level Entity Name       ; skeleton                                        ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; skeleton           ; skeleton           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Fri Dec 02 16:45:25 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12125): Using design file skeleton.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: skeleton File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/skeleton.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(86): created implicit net for "DLY_RST" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/skeleton.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(87): created implicit net for "VGA_CTRL_CLK" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/skeleton.v Line: 87
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(87): created implicit net for "AUD_CTRL_CLK" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/skeleton.v Line: 87
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at skeleton.v(48): object "space_pressed" assigned a value but never read File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/skeleton.v Line: 48
Warning (10034): Output port "debug_data_in" at skeleton.v(35) has no driver File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/skeleton.v Line: 35
Warning (10034): Output port "debug_addr" at skeleton.v(36) has no driver File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/skeleton.v Line: 36
Warning (10034): Output port "VGA_SYNC" at skeleton.v(21) has no driver File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/skeleton.v Line: 21
Warning (12125): Using design file processor.v, which is not specified as a design file for the current project, but contains definitions for 54 design units and 54 entities in project
    Info (12023): Found entity 1: processor File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1
    Info (12023): Found entity 2: bypassstallcontrol File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 209
    Info (12023): Found entity 3: regselectequal File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 346
    Info (12023): Found entity 4: wcontrol File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 354
    Info (12023): Found entity 5: mcontrol File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 375
    Info (12023): Found entity 6: xcontrol File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 384
    Info (12023): Found entity 7: dcontrol File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 439
    Info (12023): Found entity 8: alu File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 469
    Info (12023): Found entity 9: multdiv File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 515
    Info (12023): Found entity 10: div File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 544
    Info (12023): Found entity 11: mult File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 616
    Info (12023): Found entity 12: up_counter File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 681
    Info (12023): Found entity 13: negator File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 729
    Info (12023): Found entity 14: sra_mult File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 738
    Info (12023): Found entity 15: sll_mult File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 747
    Info (12023): Found entity 16: regfile File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 756
    Info (12023): Found entity 17: register File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 804
    Info (12023): Found entity 18: fiveto32decoder File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 821
    Info (12023): Found entity 19: threeto8decoder File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 833
    Info (12023): Found entity 20: twoto4decoder File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 848
    Info (12023): Found entity 21: sll File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 858
    Info (12023): Found entity 22: sra File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 880
    Info (12023): Found entity 23: sll1 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 902
    Info (12023): Found entity 24: sra1 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 915
    Info (12023): Found entity 25: sll2 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 928
    Info (12023): Found entity 26: sra2 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 941
    Info (12023): Found entity 27: sll4 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 955
    Info (12023): Found entity 28: sra4 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 968
    Info (12023): Found entity 29: sll8 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 984
    Info (12023): Found entity 30: sra8 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 997
    Info (12023): Found entity 31: sll16 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1017
    Info (12023): Found entity 32: sra16 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1030
    Info (12023): Found entity 33: inverter5bit File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1058
    Info (12023): Found entity 34: inverter32bit File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1070
    Info (12023): Found entity 35: mux1bit2to1 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1082
    Info (12023): Found entity 36: mux3bit2to1 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1093
    Info (12023): Found entity 37: mux5bit2to1 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1106
    Info (12023): Found entity 38: mux32bit2to1 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1119
    Info (12023): Found entity 39: mux32bit4to1 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1132
    Info (12023): Found entity 40: mux32bit8to1 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1144
    Info (12023): Found entity 41: cla32mult File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1161
    Info (12023): Found entity 42: cla_32bit File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1203
    Info (12023): Found entity 43: big_g File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1250
    Info (12023): Found entity 44: big_p File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1265
    Info (12023): Found entity 45: cla_8bit File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1273
    Info (12023): Found entity 46: cla1 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1305
    Info (12023): Found entity 47: cla2 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1316
    Info (12023): Found entity 48: cla3 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1328
    Info (12023): Found entity 49: cla4 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1341
    Info (12023): Found entity 50: cla5 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1355
    Info (12023): Found entity 51: cla6 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1370
    Info (12023): Found entity 52: cla7 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1386
    Info (12023): Found entity 53: cla8 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1403
    Info (12023): Found entity 54: full_add File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1421
Warning (10236): Verilog HDL Implicit Net warning at processor.v(250): created implicit net for "dxir_lw" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 250
Warning (10236): Verilog HDL Implicit Net warning at processor.v(251): created implicit net for "dxir_sw" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 251
Warning (10236): Verilog HDL Implicit Net warning at processor.v(252): created implicit net for "dxir_addi" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 252
Warning (10236): Verilog HDL Implicit Net warning at processor.v(253): created implicit net for "dxir_jr" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 253
Warning (10236): Verilog HDL Implicit Net warning at processor.v(254): created implicit net for "dxir_rtype" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 254
Warning (10236): Verilog HDL Implicit Net warning at processor.v(258): created implicit net for "fdir_lw" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 258
Warning (10236): Verilog HDL Implicit Net warning at processor.v(259): created implicit net for "fdir_sw" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 259
Warning (10236): Verilog HDL Implicit Net warning at processor.v(260): created implicit net for "fdir_addi" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 260
Warning (10236): Verilog HDL Implicit Net warning at processor.v(261): created implicit net for "fdir_jr" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 261
Warning (10236): Verilog HDL Implicit Net warning at processor.v(262): created implicit net for "fdir_rtype" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 262
Warning (10236): Verilog HDL Implicit Net warning at processor.v(421): created implicit net for "bex_comm" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 421
Warning (10236): Verilog HDL Implicit Net warning at processor.v(810): created implicit net for "clrn" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 810
Info (12128): Elaborating entity "processor" for hierarchy "processor:myprocessor" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/skeleton.v Line: 62
Info (12128): Elaborating entity "register" for hierarchy "processor:myprocessor|register:pcreg" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 22
Info (12128): Elaborating entity "cla32mult" for hierarchy "processor:myprocessor|cla32mult:pcincrement" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 40
Info (12128): Elaborating entity "big_g" for hierarchy "processor:myprocessor|cla32mult:pcincrement|big_g:bg1" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1181
Info (12128): Elaborating entity "big_p" for hierarchy "processor:myprocessor|cla32mult:pcincrement|big_p:bp1" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1182
Info (12128): Elaborating entity "cla1" for hierarchy "processor:myprocessor|cla32mult:pcincrement|cla1:c1" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1190
Info (12128): Elaborating entity "cla2" for hierarchy "processor:myprocessor|cla32mult:pcincrement|cla2:c2" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1191
Info (12128): Elaborating entity "cla3" for hierarchy "processor:myprocessor|cla32mult:pcincrement|cla3:c3" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1192
Info (12128): Elaborating entity "cla_8bit" for hierarchy "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1195
Info (12128): Elaborating entity "cla4" for hierarchy "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|cla4:c4" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1288
Info (12128): Elaborating entity "cla5" for hierarchy "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|cla5:c5" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1289
Info (12128): Elaborating entity "cla6" for hierarchy "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|cla6:c6" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1290
Info (12128): Elaborating entity "cla7" for hierarchy "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|cla7:c7" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1291
Info (12128): Elaborating entity "cla8" for hierarchy "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|cla8:c8" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1292
Info (12128): Elaborating entity "full_add" for hierarchy "processor:myprocessor|cla32mult:pcincrement|cla_8bit:m1|full_add:make_add[0].adder1" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1297
Info (12128): Elaborating entity "mux32bit2to1" for hierarchy "processor:myprocessor|mux32bit2to1:pickbranchjumppc" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 42
Info (12128): Elaborating entity "mux1bit2to1" for hierarchy "processor:myprocessor|mux32bit2to1:pickbranchjumppc|mux1bit2to1:make_mux[0].m1" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 1127
Info (12128): Elaborating entity "regfile" for hierarchy "processor:myprocessor|regfile:registerfile" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 68
Info (12128): Elaborating entity "fiveto32decoder" for hierarchy "processor:myprocessor|regfile:registerfile|fiveto32decoder:rw" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 772
Info (12128): Elaborating entity "twoto4decoder" for hierarchy "processor:myprocessor|regfile:registerfile|fiveto32decoder:rw|twoto4decoder:a" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 826
Info (12128): Elaborating entity "threeto8decoder" for hierarchy "processor:myprocessor|regfile:registerfile|fiveto32decoder:rw|threeto8decoder:b1" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 827
Info (12128): Elaborating entity "dcontrol" for hierarchy "processor:myprocessor|dcontrol:dctrl" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 71
Info (12128): Elaborating entity "mux5bit2to1" for hierarchy "processor:myprocessor|dcontrol:dctrl|mux5bit2to1:pickra" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 463
Info (12128): Elaborating entity "xcontrol" for hierarchy "processor:myprocessor|xcontrol:xctrl" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 99
Info (12128): Elaborating entity "mux32bit4to1" for hierarchy "processor:myprocessor|mux32bit4to1:pickbypassA" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 105
Info (12128): Elaborating entity "alu" for hierarchy "processor:myprocessor|alu:alumain" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 114
Info (12128): Elaborating entity "inverter32bit" for hierarchy "processor:myprocessor|alu:alumain|inverter32bit:i2" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 485
Info (12128): Elaborating entity "sll" for hierarchy "processor:myprocessor|alu:alumain|sll:shift1" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 488
Info (12128): Elaborating entity "sll16" for hierarchy "processor:myprocessor|alu:alumain|sll:shift1|sll16:s1" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 864
Info (12128): Elaborating entity "sll8" for hierarchy "processor:myprocessor|alu:alumain|sll:shift1|sll8:s2" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 867
Info (12128): Elaborating entity "sll4" for hierarchy "processor:myprocessor|alu:alumain|sll:shift1|sll4:s3" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 870
Info (12128): Elaborating entity "sll2" for hierarchy "processor:myprocessor|alu:alumain|sll:shift1|sll2:s4" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 873
Info (12128): Elaborating entity "sll1" for hierarchy "processor:myprocessor|alu:alumain|sll:shift1|sll1:s5" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 876
Info (12128): Elaborating entity "sra" for hierarchy "processor:myprocessor|alu:alumain|sra:shift2" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 489
Info (12128): Elaborating entity "sra16" for hierarchy "processor:myprocessor|alu:alumain|sra:shift2|sra16:s1" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 886
Info (12128): Elaborating entity "sra8" for hierarchy "processor:myprocessor|alu:alumain|sra:shift2|sra8:s2" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 889
Info (12128): Elaborating entity "sra4" for hierarchy "processor:myprocessor|alu:alumain|sra:shift2|sra4:s3" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 892
Info (12128): Elaborating entity "sra2" for hierarchy "processor:myprocessor|alu:alumain|sra:shift2|sra2:s4" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 895
Info (12128): Elaborating entity "sra1" for hierarchy "processor:myprocessor|alu:alumain|sra:shift2|sra1:s5" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 898
Info (12128): Elaborating entity "cla_32bit" for hierarchy "processor:myprocessor|alu:alumain|cla_32bit:add1" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 491
Info (12128): Elaborating entity "multdiv" for hierarchy "processor:myprocessor|alu:alumain|multdiv:muldiv1" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 500
Info (12128): Elaborating entity "mult" for hierarchy "processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 526
Info (12128): Elaborating entity "up_counter" for hierarchy "processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|up_counter:counter" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 623
Info (12128): Elaborating entity "negator" for hierarchy "processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|negator:negatea" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 629
Info (12128): Elaborating entity "sra_mult" for hierarchy "processor:myprocessor|alu:alumain|multdiv:muldiv1|mult:m|sra_mult:shiftresult" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 649
Info (12128): Elaborating entity "div" for hierarchy "processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 527
Info (12128): Elaborating entity "sll_mult" for hierarchy "processor:myprocessor|alu:alumain|multdiv:muldiv1|div:d|sll_mult:shifter" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 595
Info (12128): Elaborating entity "mux32bit8to1" for hierarchy "processor:myprocessor|alu:alumain|mux32bit8to1:mux2" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 505
Info (12128): Elaborating entity "mcontrol" for hierarchy "processor:myprocessor|mcontrol:mctrl" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 161
Info (12128): Elaborating entity "wcontrol" for hierarchy "processor:myprocessor|wcontrol:wctrl" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 180
Info (12128): Elaborating entity "bypassstallcontrol" for hierarchy "processor:myprocessor|bypassstallcontrol:bypassstallctrl" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 187
Info (12128): Elaborating entity "regselectequal" for hierarchy "processor:myprocessor|bypassstallcontrol:bypassstallctrl|regselectequal:dxir_rs_xmir_rd" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 268
Warning (12125): Using design file dmem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: dmem File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/dmem.v Line: 39
Info (12128): Elaborating entity "dmem" for hierarchy "processor:myprocessor|dmem:mydmem" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 198
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/dmem.v Line: 85
Info (12130): Elaborated megafunction instantiation "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/dmem.v Line: 85
Info (12133): Instantiated megafunction "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/dmem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "dmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o5j1.tdf
    Info (12023): Found entity 1: altsyncram_o5j1 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/db/altsyncram_o5j1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_o5j1" for hierarchy "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_o5j1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file imem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: imem File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/imem.v Line: 39
Info (12128): Elaborating entity "imem" for hierarchy "processor:myprocessor|imem:myimem" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/processor.v Line: 204
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/imem.v Line: 84
Info (12130): Elaborated megafunction instantiation "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/imem.v Line: 84
Info (12133): Instantiated megafunction "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/imem.v Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "imem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ise1.tdf
    Info (12023): Found entity 1: altsyncram_ise1 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/db/altsyncram_ise1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ise1" for hierarchy "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ise1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/db/altsyncram_ise1.tdf Line: 32
Warning (113028): 4070 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/imem.mif Line: 1
    Warning (113027): Addresses ranging from 26 to 4095 are not initialized File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/imem.mif Line: 1
Warning (12125): Using design file ps2_interface.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: PS2_Interface File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/ps2_interface.v Line: 1
Info (12128): Elaborating entity "PS2_Interface" for hierarchy "PS2_Interface:myps2" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/skeleton.v Line: 65
Warning (12125): Using design file ps2_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/ps2_controller.v Line: 9
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/ps2_interface.v Line: 26
Warning (12125): Using design file altera_up_ps2_data_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/altera_up_ps2_data_in.v Line: 10
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/ps2_controller.v Line: 248
Warning (12125): Using design file altera_up_ps2_command_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/altera_up_ps2_command_out.v Line: 10
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/ps2_controller.v Line: 268
Warning (12125): Using design file hexadecimal_to_seven_segment.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/hexadecimal_to_seven_segment.v Line: 9
Info (12128): Elaborating entity "Hexadecimal_To_Seven_Segment" for hierarchy "Hexadecimal_To_Seven_Segment:hex1" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/skeleton.v Line: 71
Warning (12125): Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/reset_delay.v Line: 1
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/skeleton.v Line: 86
Warning (10230): Verilog HDL assignment warning at reset_delay.v(10): truncated value with size 32 to match size of target (20) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/reset_delay.v Line: 10
Warning (12125): Using design file vga_audio_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_audio_pll.v Line: 39
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/skeleton.v Line: 87
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_audio_pll.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_audio_pll.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter: File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_audio_pll.v Line: 107
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "181"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_jig2.tdf
    Info (12023): Found entity 1: altpll_jig2 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/db/altpll_jig2.tdf Line: 26
Info (12128): Elaborating entity "altpll_jig2" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component|altpll_jig2:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (10238): Verilog Module Declaration warning at vga_controller.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "vga_controller" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 9
Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_controller File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 1
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ins" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/skeleton.v Line: 96
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(53): object "lower_pipe_height" assigned a value but never read File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 53
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(58): object "upper_pipe_height" assigned a value but never read File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 58
Warning (10230): Verilog HDL assignment warning at vga_controller.v(127): truncated value with size 32 to match size of target (5) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 127
Warning (10230): Verilog HDL assignment warning at vga_controller.v(131): truncated value with size 6 to match size of target (5) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 131
Warning (10230): Verilog HDL assignment warning at vga_controller.v(135): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 135
Warning (10230): Verilog HDL assignment warning at vga_controller.v(136): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 136
Warning (10230): Verilog HDL assignment warning at vga_controller.v(137): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 137
Warning (10230): Verilog HDL assignment warning at vga_controller.v(152): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 152
Warning (10230): Verilog HDL assignment warning at vga_controller.v(170): truncated value with size 32 to match size of target (5) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 170
Warning (10230): Verilog HDL assignment warning at vga_controller.v(174): truncated value with size 6 to match size of target (5) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 174
Warning (10230): Verilog HDL assignment warning at vga_controller.v(178): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 178
Warning (10230): Verilog HDL assignment warning at vga_controller.v(179): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 179
Warning (10230): Verilog HDL assignment warning at vga_controller.v(180): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 180
Warning (10230): Verilog HDL assignment warning at vga_controller.v(195): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 195
Warning (10230): Verilog HDL assignment warning at vga_controller.v(201): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 201
Warning (10230): Verilog HDL assignment warning at vga_controller.v(211): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 211
Warning (10230): Verilog HDL assignment warning at vga_controller.v(212): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 212
Warning (10230): Verilog HDL assignment warning at vga_controller.v(216): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 216
Warning (10230): Verilog HDL assignment warning at vga_controller.v(240): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 240
Warning (10230): Verilog HDL assignment warning at vga_controller.v(241): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 241
Warning (10230): Verilog HDL assignment warning at vga_controller.v(245): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 245
Warning (10230): Verilog HDL assignment warning at vga_controller.v(269): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 269
Warning (10230): Verilog HDL assignment warning at vga_controller.v(270): truncated value with size 32 to match size of target (19) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 270
Warning (10230): Verilog HDL assignment warning at vga_controller.v(274): truncated value with size 32 to match size of target (17) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 274
Warning (12125): Using design file video_sync_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/video_sync_generator.v Line: 1
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_controller:vga_ins|video_sync_generator:LTM_ins" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 104
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/video_sync_generator.v Line: 77
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11) File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/video_sync_generator.v Line: 80
Warning (12125): Using design file img_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: img_data File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/img_data.v Line: 40
Info (12128): Elaborating entity "img_data" for hierarchy "vga_controller:vga_ins|img_data:static_data" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 297
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/img_data.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/img_data.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/img_data.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "flappy_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d3g1.tdf
    Info (12023): Found entity 1: altsyncram_d3g1 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/db/altsyncram_d3g1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_d3g1" for hierarchy "vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component|altsyncram_d3g1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/db/decode_g2a.tdf Line: 23
Info (12128): Elaborating entity "decode_g2a" for hierarchy "vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component|altsyncram_d3g1:auto_generated|decode_g2a:rden_decode" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/db/altsyncram_d3g1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/db/mux_7hb.tdf Line: 23
Info (12128): Elaborating entity "mux_7hb" for hierarchy "vga_controller:vga_ins|img_data:static_data|altsyncram:altsyncram_component|altsyncram_d3g1:auto_generated|mux_7hb:mux2" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/db/altsyncram_d3g1.tdf Line: 42
Warning (12125): Using design file vga_data.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_data File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_data.v Line: 40
Info (12128): Elaborating entity "vga_data" for hierarchy "vga_controller:vga_ins|vga_data:vga_display" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 306
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_data.v Line: 89
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_data.v Line: 89
Info (12133): Instantiated megafunction "vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_data.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "game_screen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j0p1.tdf
    Info (12023): Found entity 1: altsyncram_j0p1 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/db/altsyncram_j0p1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_j0p1" for hierarchy "vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component|altsyncram_j0p1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3na.tdf
    Info (12023): Found entity 1: decode_3na File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/db/decode_3na.tdf Line: 23
Info (12128): Elaborating entity "decode_3na" for hierarchy "vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component|altsyncram_j0p1:auto_generated|decode_3na:decode3" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/db/altsyncram_j0p1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf
    Info (12023): Found entity 1: decode_s2a File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/db/decode_s2a.tdf Line: 23
Info (12128): Elaborating entity "decode_s2a" for hierarchy "vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component|altsyncram_j0p1:auto_generated|decode_s2a:rden_decode" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/db/altsyncram_j0p1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf
    Info (12023): Found entity 1: mux_jhb File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/db/mux_jhb.tdf Line: 23
Info (12128): Elaborating entity "mux_jhb" for hierarchy "vga_controller:vga_ins|vga_data:vga_display|altsyncram:altsyncram_component|altsyncram_j0p1:auto_generated|mux_jhb:mux2" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/db/altsyncram_j0p1.tdf Line: 48
Warning (12125): Using design file img_index.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: img_index File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/img_index.v Line: 39
Info (12128): Elaborating entity "img_index" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/vga_controller.v Line: 312
Warning (272007): Device family Cyclone V does not have M9K blocks -- using available memory blocks File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/img_index.v Line: 81
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/img_index.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/img_index.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/img_index.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "flappy_index.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Device family Cyclone V does not have M9K blocks -- using available memory blocks File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/db/altsyncram_jmi1.tdf Line: 547
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jmi1.tdf
    Info (12023): Found entity 1: altsyncram_jmi1 File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/db/altsyncram_jmi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jmi1" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_jmi1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Error (12006): Node instance "mylcd" instantiates undefined entity "lcd". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/skeleton.v Line: 68
Info (144001): Generated suppressed messages file C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/skeleton.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 69 warnings
    Error: Peak virtual memory: 932 megabytes
    Error: Processing ended: Fri Dec 02 16:45:41 2016
    Error: Elapsed time: 00:00:16
    Error: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Student/Desktop/FPGA_flappy_bird/skeleton/skeleton.map.smsg.


