<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/aarch64.ad</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../../../../.hgtags.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="../../share/classfile/javaClasses.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/aarch64.ad</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 2364 const RegMask Matcher::method_handle_invoke_SP_save_mask() {
 2365   return FP_REG_mask();
 2366 }
 2367 
 2368 bool size_fits_all_mem_uses(AddPNode* addp, int shift) {
 2369   for (DUIterator_Fast imax, i = addp-&gt;fast_outs(imax); i &lt; imax; i++) {
 2370     Node* u = addp-&gt;fast_out(i);
 2371     if (u-&gt;is_Mem()) {
 2372       int opsize = u-&gt;as_Mem()-&gt;memory_size();
 2373       assert(opsize &gt; 0, &quot;unexpected memory operand size&quot;);
 2374       if (u-&gt;as_Mem()-&gt;memory_size() != (1&lt;&lt;shift)) {
 2375         return false;
 2376       }
 2377     }
 2378   }
 2379   return true;
 2380 }
 2381 
 2382 const bool Matcher::convi2l_type_required = false;
 2383 









 2384 // Should the Matcher clone shifts on addressing modes, expecting them
 2385 // to be subsumed into complex addressing expressions or compute them
 2386 // into registers?
<span class="line-modified"> 2387 bool Matcher::clone_address_expressions(AddPNode* m, Matcher::MStack&amp; mstack, VectorSet&amp; address_visited) {</span>
 2388   if (clone_base_plus_offset_address(m, mstack, address_visited)) {
 2389     return true;
 2390   }
 2391 
 2392   Node *off = m-&gt;in(AddPNode::Offset);
 2393   if (off-&gt;Opcode() == Op_LShiftL &amp;&amp; off-&gt;in(2)-&gt;is_Con() &amp;&amp;
 2394       size_fits_all_mem_uses(m, off-&gt;in(2)-&gt;get_int()) &amp;&amp;
 2395       // Are there other uses besides address expressions?
 2396       !is_visited(off)) {
 2397     address_visited.set(off-&gt;_idx); // Flag as address_visited
 2398     mstack.push(off-&gt;in(2), Visit);
 2399     Node *conv = off-&gt;in(1);
 2400     if (conv-&gt;Opcode() == Op_ConvI2L &amp;&amp;
 2401         // Are there other uses besides address expressions?
 2402         !is_visited(conv)) {
 2403       address_visited.set(conv-&gt;_idx); // Flag as address_visited
 2404       mstack.push(conv-&gt;in(1), Pre_Visit);
 2405     } else {
 2406       mstack.push(conv, Pre_Visit);
 2407     }
</pre>
<hr />
<pre>
16056   predicate(n-&gt;as_Vector()-&gt;length() == 2);
16057   match(Set dst (ReplicateD src));
16058   ins_cost(INSN_COST);
16059   format %{ &quot;dup  $dst, $src\t# vector (2D)&quot; %}
16060   ins_encode %{
16061     __ dup(as_FloatRegister($dst$$reg), __ T2D,
16062            as_FloatRegister($src$$reg));
16063   %}
16064   ins_pipe(vdup_reg_dreg128);
16065 %}
16066 
16067 // ====================REDUCTION ARITHMETIC====================================
16068 
16069 instruct reduce_add2I(iRegINoSp dst, iRegIorL2I src1, vecD src2, iRegINoSp tmp, iRegINoSp tmp2)
16070 %{
16071   match(Set dst (AddReductionVI src1 src2));
16072   ins_cost(INSN_COST);
16073   effect(TEMP tmp, TEMP tmp2);
16074   format %{ &quot;umov  $tmp, $src2, S, 0\n\t&quot;
16075             &quot;umov  $tmp2, $src2, S, 1\n\t&quot;
<span class="line-modified">16076             &quot;addw  $dst, $src1, $tmp\n\t&quot;</span>
<span class="line-modified">16077             &quot;addw  $dst, $dst, $tmp2\t add reduction2i&quot;</span>
16078   %}
16079   ins_encode %{
16080     __ umov($tmp$$Register, as_FloatRegister($src2$$reg), __ S, 0);
16081     __ umov($tmp2$$Register, as_FloatRegister($src2$$reg), __ S, 1);
<span class="line-modified">16082     __ addw($dst$$Register, $src1$$Register, $tmp$$Register);</span>
<span class="line-modified">16083     __ addw($dst$$Register, $dst$$Register, $tmp2$$Register);</span>
16084   %}
16085   ins_pipe(pipe_class_default);
16086 %}
16087 
16088 instruct reduce_add4I(iRegINoSp dst, iRegIorL2I src1, vecX src2, vecX tmp, iRegINoSp tmp2)
16089 %{
16090   match(Set dst (AddReductionVI src1 src2));
16091   ins_cost(INSN_COST);
16092   effect(TEMP tmp, TEMP tmp2);
16093   format %{ &quot;addv  $tmp, T4S, $src2\n\t&quot;
16094             &quot;umov  $tmp2, $tmp, S, 0\n\t&quot;
<span class="line-modified">16095             &quot;addw  $dst, $tmp2, $src1\t add reduction4i&quot;</span>
16096   %}
16097   ins_encode %{
16098     __ addv(as_FloatRegister($tmp$$reg), __ T4S,
16099             as_FloatRegister($src2$$reg));
16100     __ umov($tmp2$$Register, as_FloatRegister($tmp$$reg), __ S, 0);
16101     __ addw($dst$$Register, $tmp2$$Register, $src1$$Register);
16102   %}
16103   ins_pipe(pipe_class_default);
16104 %}
16105 
16106 instruct reduce_mul2I(iRegINoSp dst, iRegIorL2I src1, vecD src2, iRegINoSp tmp)
16107 %{
16108   match(Set dst (MulReductionVI src1 src2));
16109   ins_cost(INSN_COST);
16110   effect(TEMP tmp, TEMP dst);
16111   format %{ &quot;umov  $tmp, $src2, S, 0\n\t&quot;
16112             &quot;mul   $dst, $tmp, $src1\n\t&quot;
16113             &quot;umov  $tmp, $src2, S, 1\n\t&quot;
<span class="line-modified">16114             &quot;mul   $dst, $tmp, $dst\t mul reduction2i\n\t&quot;</span>
16115   %}
16116   ins_encode %{
16117     __ umov($tmp$$Register, as_FloatRegister($src2$$reg), __ S, 0);
16118     __ mul($dst$$Register, $tmp$$Register, $src1$$Register);
16119     __ umov($tmp$$Register, as_FloatRegister($src2$$reg), __ S, 1);
16120     __ mul($dst$$Register, $tmp$$Register, $dst$$Register);
16121   %}
16122   ins_pipe(pipe_class_default);
16123 %}
16124 
16125 instruct reduce_mul4I(iRegINoSp dst, iRegIorL2I src1, vecX src2, vecX tmp, iRegINoSp tmp2)
16126 %{
16127   match(Set dst (MulReductionVI src1 src2));
16128   ins_cost(INSN_COST);
16129   effect(TEMP tmp, TEMP tmp2, TEMP dst);
16130   format %{ &quot;ins   $tmp, $src2, 0, 1\n\t&quot;
16131             &quot;mul   $tmp, $tmp, $src2\n\t&quot;
16132             &quot;umov  $tmp2, $tmp, S, 0\n\t&quot;
16133             &quot;mul   $dst, $tmp2, $src1\n\t&quot;
16134             &quot;umov  $tmp2, $tmp, S, 1\n\t&quot;
<span class="line-modified">16135             &quot;mul   $dst, $tmp2, $dst\t mul reduction4i\n\t&quot;</span>
16136   %}
16137   ins_encode %{
16138     __ ins(as_FloatRegister($tmp$$reg), __ D,
16139            as_FloatRegister($src2$$reg), 0, 1);
16140     __ mulv(as_FloatRegister($tmp$$reg), __ T2S,
16141            as_FloatRegister($tmp$$reg), as_FloatRegister($src2$$reg));
16142     __ umov($tmp2$$Register, as_FloatRegister($tmp$$reg), __ S, 0);
16143     __ mul($dst$$Register, $tmp2$$Register, $src1$$Register);
16144     __ umov($tmp2$$Register, as_FloatRegister($tmp$$reg), __ S, 1);
16145     __ mul($dst$$Register, $tmp2$$Register, $dst$$Register);
16146   %}
16147   ins_pipe(pipe_class_default);
16148 %}
16149 
16150 instruct reduce_add2F(vRegF dst, vRegF src1, vecD src2, vecD tmp)
16151 %{
16152   match(Set dst (AddReductionVF src1 src2));
16153   ins_cost(INSN_COST);
16154   effect(TEMP tmp, TEMP dst);
16155   format %{ &quot;fadds $dst, $src1, $src2\n\t&quot;
16156             &quot;ins   $tmp, S, $src2, 0, 1\n\t&quot;
<span class="line-modified">16157             &quot;fadds $dst, $dst, $tmp\t add reduction2f&quot;</span>
16158   %}
16159   ins_encode %{
16160     __ fadds(as_FloatRegister($dst$$reg),
16161              as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));
16162     __ ins(as_FloatRegister($tmp$$reg), __ S,
16163            as_FloatRegister($src2$$reg), 0, 1);
16164     __ fadds(as_FloatRegister($dst$$reg),
16165              as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16166   %}
16167   ins_pipe(pipe_class_default);
16168 %}
16169 
16170 instruct reduce_add4F(vRegF dst, vRegF src1, vecX src2, vecX tmp)
16171 %{
16172   match(Set dst (AddReductionVF src1 src2));
16173   ins_cost(INSN_COST);
16174   effect(TEMP tmp, TEMP dst);
16175   format %{ &quot;fadds $dst, $src1, $src2\n\t&quot;
16176             &quot;ins   $tmp, S, $src2, 0, 1\n\t&quot;
16177             &quot;fadds $dst, $dst, $tmp\n\t&quot;
16178             &quot;ins   $tmp, S, $src2, 0, 2\n\t&quot;
16179             &quot;fadds $dst, $dst, $tmp\n\t&quot;
16180             &quot;ins   $tmp, S, $src2, 0, 3\n\t&quot;
<span class="line-modified">16181             &quot;fadds $dst, $dst, $tmp\t add reduction4f&quot;</span>
16182   %}
16183   ins_encode %{
16184     __ fadds(as_FloatRegister($dst$$reg),
16185              as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));
16186     __ ins(as_FloatRegister($tmp$$reg), __ S,
16187            as_FloatRegister($src2$$reg), 0, 1);
16188     __ fadds(as_FloatRegister($dst$$reg),
16189              as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16190     __ ins(as_FloatRegister($tmp$$reg), __ S,
16191            as_FloatRegister($src2$$reg), 0, 2);
16192     __ fadds(as_FloatRegister($dst$$reg),
16193              as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16194     __ ins(as_FloatRegister($tmp$$reg), __ S,
16195            as_FloatRegister($src2$$reg), 0, 3);
16196     __ fadds(as_FloatRegister($dst$$reg),
16197              as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16198   %}
16199   ins_pipe(pipe_class_default);
16200 %}
16201 
16202 instruct reduce_mul2F(vRegF dst, vRegF src1, vecD src2, vecD tmp)
16203 %{
16204   match(Set dst (MulReductionVF src1 src2));
16205   ins_cost(INSN_COST);
16206   effect(TEMP tmp, TEMP dst);
16207   format %{ &quot;fmuls $dst, $src1, $src2\n\t&quot;
16208             &quot;ins   $tmp, S, $src2, 0, 1\n\t&quot;
<span class="line-modified">16209             &quot;fmuls $dst, $dst, $tmp\t add reduction4f&quot;</span>
16210   %}
16211   ins_encode %{
16212     __ fmuls(as_FloatRegister($dst$$reg),
16213              as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));
16214     __ ins(as_FloatRegister($tmp$$reg), __ S,
16215            as_FloatRegister($src2$$reg), 0, 1);
16216     __ fmuls(as_FloatRegister($dst$$reg),
16217              as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16218   %}
16219   ins_pipe(pipe_class_default);
16220 %}
16221 
16222 instruct reduce_mul4F(vRegF dst, vRegF src1, vecX src2, vecX tmp)
16223 %{
16224   match(Set dst (MulReductionVF src1 src2));
16225   ins_cost(INSN_COST);
16226   effect(TEMP tmp, TEMP dst);
16227   format %{ &quot;fmuls $dst, $src1, $src2\n\t&quot;
16228             &quot;ins   $tmp, S, $src2, 0, 1\n\t&quot;
16229             &quot;fmuls $dst, $dst, $tmp\n\t&quot;
16230             &quot;ins   $tmp, S, $src2, 0, 2\n\t&quot;
16231             &quot;fmuls $dst, $dst, $tmp\n\t&quot;
16232             &quot;ins   $tmp, S, $src2, 0, 3\n\t&quot;
<span class="line-modified">16233             &quot;fmuls $dst, $dst, $tmp\t add reduction4f&quot;</span>
16234   %}
16235   ins_encode %{
16236     __ fmuls(as_FloatRegister($dst$$reg),
16237              as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));
16238     __ ins(as_FloatRegister($tmp$$reg), __ S,
16239            as_FloatRegister($src2$$reg), 0, 1);
16240     __ fmuls(as_FloatRegister($dst$$reg),
16241              as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16242     __ ins(as_FloatRegister($tmp$$reg), __ S,
16243            as_FloatRegister($src2$$reg), 0, 2);
16244     __ fmuls(as_FloatRegister($dst$$reg),
16245              as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16246     __ ins(as_FloatRegister($tmp$$reg), __ S,
16247            as_FloatRegister($src2$$reg), 0, 3);
16248     __ fmuls(as_FloatRegister($dst$$reg),
16249              as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16250   %}
16251   ins_pipe(pipe_class_default);
16252 %}
16253 
16254 instruct reduce_add2D(vRegD dst, vRegD src1, vecX src2, vecX tmp)
16255 %{
16256   match(Set dst (AddReductionVD src1 src2));
16257   ins_cost(INSN_COST);
16258   effect(TEMP tmp, TEMP dst);
16259   format %{ &quot;faddd $dst, $src1, $src2\n\t&quot;
16260             &quot;ins   $tmp, D, $src2, 0, 1\n\t&quot;
<span class="line-modified">16261             &quot;faddd $dst, $dst, $tmp\t add reduction2d&quot;</span>
16262   %}
16263   ins_encode %{
16264     __ faddd(as_FloatRegister($dst$$reg),
16265              as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));
16266     __ ins(as_FloatRegister($tmp$$reg), __ D,
16267            as_FloatRegister($src2$$reg), 0, 1);
16268     __ faddd(as_FloatRegister($dst$$reg),
16269              as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16270   %}
16271   ins_pipe(pipe_class_default);
16272 %}
16273 
16274 instruct reduce_mul2D(vRegD dst, vRegD src1, vecX src2, vecX tmp)
16275 %{
16276   match(Set dst (MulReductionVD src1 src2));
16277   ins_cost(INSN_COST);
16278   effect(TEMP tmp, TEMP dst);
16279   format %{ &quot;fmuld $dst, $src1, $src2\n\t&quot;
16280             &quot;ins   $tmp, D, $src2, 0, 1\n\t&quot;
<span class="line-modified">16281             &quot;fmuld $dst, $dst, $tmp\t add reduction2d&quot;</span>
16282   %}
16283   ins_encode %{
16284     __ fmuld(as_FloatRegister($dst$$reg),
16285              as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));
16286     __ ins(as_FloatRegister($tmp$$reg), __ D,
16287            as_FloatRegister($src2$$reg), 0, 1);
16288     __ fmuld(as_FloatRegister($dst$$reg),
16289              as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16290   %}
16291   ins_pipe(pipe_class_default);
16292 %}
16293 
16294 instruct reduce_max2F(vRegF dst, vRegF src1, vecD src2, vecD tmp) %{
16295   predicate(n-&gt;in(2)-&gt;bottom_type()-&gt;is_vect()-&gt;element_basic_type() == T_FLOAT);
16296   match(Set dst (MaxReductionV src1 src2));
16297   ins_cost(INSN_COST);
16298   effect(TEMP_DEF dst, TEMP tmp);
16299   format %{ &quot;fmaxs $dst, $src1, $src2\n\t&quot;
16300             &quot;ins   $tmp, S, $src2, 0, 1\n\t&quot;
<span class="line-modified">16301             &quot;fmaxs $dst, $dst, $tmp\t max reduction2F&quot; %}</span>
16302   ins_encode %{
16303     __ fmaxs(as_FloatRegister($dst$$reg), as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));
16304     __ ins(as_FloatRegister($tmp$$reg), __ S, as_FloatRegister($src2$$reg), 0, 1);
16305     __ fmaxs(as_FloatRegister($dst$$reg), as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16306   %}
16307   ins_pipe(pipe_class_default);
16308 %}
16309 
16310 instruct reduce_max4F(vRegF dst, vRegF src1, vecX src2) %{
16311   predicate(n-&gt;in(2)-&gt;bottom_type()-&gt;is_vect()-&gt;element_basic_type() == T_FLOAT);
16312   match(Set dst (MaxReductionV src1 src2));
16313   ins_cost(INSN_COST);
16314   effect(TEMP_DEF dst);
16315   format %{ &quot;fmaxv $dst, T4S, $src2\n\t&quot;
<span class="line-modified">16316             &quot;fmaxs $dst, $dst, $src1\t max reduction4F&quot; %}</span>
16317   ins_encode %{
16318     __ fmaxv(as_FloatRegister($dst$$reg), __ T4S, as_FloatRegister($src2$$reg));
16319     __ fmaxs(as_FloatRegister($dst$$reg), as_FloatRegister($dst$$reg), as_FloatRegister($src1$$reg));
16320   %}
16321   ins_pipe(pipe_class_default);
16322 %}
16323 
16324 instruct reduce_max2D(vRegD dst, vRegD src1, vecX src2, vecX tmp) %{
16325   predicate(n-&gt;in(2)-&gt;bottom_type()-&gt;is_vect()-&gt;element_basic_type() == T_DOUBLE);
16326   match(Set dst (MaxReductionV src1 src2));
16327   ins_cost(INSN_COST);
16328   effect(TEMP_DEF dst, TEMP tmp);
16329   format %{ &quot;fmaxd $dst, $src1, $src2\n\t&quot;
16330             &quot;ins   $tmp, D, $src2, 0, 1\n\t&quot;
<span class="line-modified">16331             &quot;fmaxd $dst, $dst, $tmp\t max reduction2D&quot; %}</span>
16332   ins_encode %{
16333     __ fmaxd(as_FloatRegister($dst$$reg), as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));
16334     __ ins(as_FloatRegister($tmp$$reg), __ D, as_FloatRegister($src2$$reg), 0, 1);
16335     __ fmaxd(as_FloatRegister($dst$$reg), as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16336   %}
16337   ins_pipe(pipe_class_default);
16338 %}
16339 
16340 instruct reduce_min2F(vRegF dst, vRegF src1, vecD src2, vecD tmp) %{
16341   predicate(n-&gt;in(2)-&gt;bottom_type()-&gt;is_vect()-&gt;element_basic_type() == T_FLOAT);
16342   match(Set dst (MinReductionV src1 src2));
16343   ins_cost(INSN_COST);
16344   effect(TEMP_DEF dst, TEMP tmp);
16345   format %{ &quot;fmins $dst, $src1, $src2\n\t&quot;
16346             &quot;ins   $tmp, S, $src2, 0, 1\n\t&quot;
<span class="line-modified">16347             &quot;fmins $dst, $dst, $tmp\t min reduction2F&quot; %}</span>
16348   ins_encode %{
16349     __ fmins(as_FloatRegister($dst$$reg), as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));
16350     __ ins(as_FloatRegister($tmp$$reg), __ S, as_FloatRegister($src2$$reg), 0, 1);
16351     __ fmins(as_FloatRegister($dst$$reg), as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16352   %}
16353   ins_pipe(pipe_class_default);
16354 %}
16355 
16356 instruct reduce_min4F(vRegF dst, vRegF src1, vecX src2) %{
16357   predicate(n-&gt;in(2)-&gt;bottom_type()-&gt;is_vect()-&gt;element_basic_type() == T_FLOAT);
16358   match(Set dst (MinReductionV src1 src2));
16359   ins_cost(INSN_COST);
16360   effect(TEMP_DEF dst);
16361   format %{ &quot;fminv $dst, T4S, $src2\n\t&quot;
<span class="line-modified">16362             &quot;fmins $dst, $dst, $src1\t min reduction4F&quot; %}</span>
16363   ins_encode %{
16364     __ fminv(as_FloatRegister($dst$$reg), __ T4S, as_FloatRegister($src2$$reg));
16365     __ fmins(as_FloatRegister($dst$$reg), as_FloatRegister($dst$$reg), as_FloatRegister($src1$$reg));
16366   %}
16367   ins_pipe(pipe_class_default);
16368 %}
16369 
16370 instruct reduce_min2D(vRegD dst, vRegD src1, vecX src2, vecX tmp) %{
16371   predicate(n-&gt;in(2)-&gt;bottom_type()-&gt;is_vect()-&gt;element_basic_type() == T_DOUBLE);
16372   match(Set dst (MinReductionV src1 src2));
16373   ins_cost(INSN_COST);
16374   effect(TEMP_DEF dst, TEMP tmp);
16375   format %{ &quot;fmind $dst, $src1, $src2\n\t&quot;
16376             &quot;ins   $tmp, D, $src2, 0, 1\n\t&quot;
<span class="line-modified">16377             &quot;fmind $dst, $dst, $tmp\t min reduction2D&quot; %}</span>
16378   ins_encode %{
16379     __ fmind(as_FloatRegister($dst$$reg), as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));
16380     __ ins(as_FloatRegister($tmp$$reg), __ D, as_FloatRegister($src2$$reg), 0, 1);
16381     __ fmind(as_FloatRegister($dst$$reg), as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16382   %}
16383   ins_pipe(pipe_class_default);
16384 %}
16385 
16386 // ====================VECTOR ARITHMETIC=======================================
16387 
16388 // --------------------------------- ADD --------------------------------------
16389 
16390 instruct vadd8B(vecD dst, vecD src1, vecD src2)
16391 %{
16392   predicate(n-&gt;as_Vector()-&gt;length() == 4 ||
16393             n-&gt;as_Vector()-&gt;length() == 8);
16394   match(Set dst (AddVB src1 src2));
16395   ins_cost(INSN_COST);
16396   format %{ &quot;addv  $dst,$src1,$src2\t# vector (8B)&quot; %}
16397   ins_encode %{
</pre>
</td>
<td>
<hr />
<pre>
 2364 const RegMask Matcher::method_handle_invoke_SP_save_mask() {
 2365   return FP_REG_mask();
 2366 }
 2367 
 2368 bool size_fits_all_mem_uses(AddPNode* addp, int shift) {
 2369   for (DUIterator_Fast imax, i = addp-&gt;fast_outs(imax); i &lt; imax; i++) {
 2370     Node* u = addp-&gt;fast_out(i);
 2371     if (u-&gt;is_Mem()) {
 2372       int opsize = u-&gt;as_Mem()-&gt;memory_size();
 2373       assert(opsize &gt; 0, &quot;unexpected memory operand size&quot;);
 2374       if (u-&gt;as_Mem()-&gt;memory_size() != (1&lt;&lt;shift)) {
 2375         return false;
 2376       }
 2377     }
 2378   }
 2379   return true;
 2380 }
 2381 
 2382 const bool Matcher::convi2l_type_required = false;
 2383 
<span class="line-added"> 2384 // Should the matcher clone input &#39;m&#39; of node &#39;n&#39;?</span>
<span class="line-added"> 2385 bool Matcher::pd_clone_node(Node* n, Node* m, Matcher::MStack&amp; mstack) {</span>
<span class="line-added"> 2386   if (is_vshift_con_pattern(n, m)) { // ShiftV src (ShiftCntV con)</span>
<span class="line-added"> 2387     mstack.push(m, Visit);           // m = ShiftCntV</span>
<span class="line-added"> 2388     return true;</span>
<span class="line-added"> 2389   }</span>
<span class="line-added"> 2390   return false;</span>
<span class="line-added"> 2391 }</span>
<span class="line-added"> 2392 </span>
 2393 // Should the Matcher clone shifts on addressing modes, expecting them
 2394 // to be subsumed into complex addressing expressions or compute them
 2395 // into registers?
<span class="line-modified"> 2396 bool Matcher::pd_clone_address_expressions(AddPNode* m, Matcher::MStack&amp; mstack, VectorSet&amp; address_visited) {</span>
 2397   if (clone_base_plus_offset_address(m, mstack, address_visited)) {
 2398     return true;
 2399   }
 2400 
 2401   Node *off = m-&gt;in(AddPNode::Offset);
 2402   if (off-&gt;Opcode() == Op_LShiftL &amp;&amp; off-&gt;in(2)-&gt;is_Con() &amp;&amp;
 2403       size_fits_all_mem_uses(m, off-&gt;in(2)-&gt;get_int()) &amp;&amp;
 2404       // Are there other uses besides address expressions?
 2405       !is_visited(off)) {
 2406     address_visited.set(off-&gt;_idx); // Flag as address_visited
 2407     mstack.push(off-&gt;in(2), Visit);
 2408     Node *conv = off-&gt;in(1);
 2409     if (conv-&gt;Opcode() == Op_ConvI2L &amp;&amp;
 2410         // Are there other uses besides address expressions?
 2411         !is_visited(conv)) {
 2412       address_visited.set(conv-&gt;_idx); // Flag as address_visited
 2413       mstack.push(conv-&gt;in(1), Pre_Visit);
 2414     } else {
 2415       mstack.push(conv, Pre_Visit);
 2416     }
</pre>
<hr />
<pre>
16065   predicate(n-&gt;as_Vector()-&gt;length() == 2);
16066   match(Set dst (ReplicateD src));
16067   ins_cost(INSN_COST);
16068   format %{ &quot;dup  $dst, $src\t# vector (2D)&quot; %}
16069   ins_encode %{
16070     __ dup(as_FloatRegister($dst$$reg), __ T2D,
16071            as_FloatRegister($src$$reg));
16072   %}
16073   ins_pipe(vdup_reg_dreg128);
16074 %}
16075 
16076 // ====================REDUCTION ARITHMETIC====================================
16077 
16078 instruct reduce_add2I(iRegINoSp dst, iRegIorL2I src1, vecD src2, iRegINoSp tmp, iRegINoSp tmp2)
16079 %{
16080   match(Set dst (AddReductionVI src1 src2));
16081   ins_cost(INSN_COST);
16082   effect(TEMP tmp, TEMP tmp2);
16083   format %{ &quot;umov  $tmp, $src2, S, 0\n\t&quot;
16084             &quot;umov  $tmp2, $src2, S, 1\n\t&quot;
<span class="line-modified">16085             &quot;addw  $tmp, $src1, $tmp\n\t&quot;</span>
<span class="line-modified">16086             &quot;addw  $dst, $tmp, $tmp2\t# add reduction2I&quot;</span>
16087   %}
16088   ins_encode %{
16089     __ umov($tmp$$Register, as_FloatRegister($src2$$reg), __ S, 0);
16090     __ umov($tmp2$$Register, as_FloatRegister($src2$$reg), __ S, 1);
<span class="line-modified">16091     __ addw($tmp$$Register, $src1$$Register, $tmp$$Register);</span>
<span class="line-modified">16092     __ addw($dst$$Register, $tmp$$Register, $tmp2$$Register);</span>
16093   %}
16094   ins_pipe(pipe_class_default);
16095 %}
16096 
16097 instruct reduce_add4I(iRegINoSp dst, iRegIorL2I src1, vecX src2, vecX tmp, iRegINoSp tmp2)
16098 %{
16099   match(Set dst (AddReductionVI src1 src2));
16100   ins_cost(INSN_COST);
16101   effect(TEMP tmp, TEMP tmp2);
16102   format %{ &quot;addv  $tmp, T4S, $src2\n\t&quot;
16103             &quot;umov  $tmp2, $tmp, S, 0\n\t&quot;
<span class="line-modified">16104             &quot;addw  $dst, $tmp2, $src1\t# add reduction4I&quot;</span>
16105   %}
16106   ins_encode %{
16107     __ addv(as_FloatRegister($tmp$$reg), __ T4S,
16108             as_FloatRegister($src2$$reg));
16109     __ umov($tmp2$$Register, as_FloatRegister($tmp$$reg), __ S, 0);
16110     __ addw($dst$$Register, $tmp2$$Register, $src1$$Register);
16111   %}
16112   ins_pipe(pipe_class_default);
16113 %}
16114 
16115 instruct reduce_mul2I(iRegINoSp dst, iRegIorL2I src1, vecD src2, iRegINoSp tmp)
16116 %{
16117   match(Set dst (MulReductionVI src1 src2));
16118   ins_cost(INSN_COST);
16119   effect(TEMP tmp, TEMP dst);
16120   format %{ &quot;umov  $tmp, $src2, S, 0\n\t&quot;
16121             &quot;mul   $dst, $tmp, $src1\n\t&quot;
16122             &quot;umov  $tmp, $src2, S, 1\n\t&quot;
<span class="line-modified">16123             &quot;mul   $dst, $tmp, $dst\t# mul reduction2I&quot;</span>
16124   %}
16125   ins_encode %{
16126     __ umov($tmp$$Register, as_FloatRegister($src2$$reg), __ S, 0);
16127     __ mul($dst$$Register, $tmp$$Register, $src1$$Register);
16128     __ umov($tmp$$Register, as_FloatRegister($src2$$reg), __ S, 1);
16129     __ mul($dst$$Register, $tmp$$Register, $dst$$Register);
16130   %}
16131   ins_pipe(pipe_class_default);
16132 %}
16133 
16134 instruct reduce_mul4I(iRegINoSp dst, iRegIorL2I src1, vecX src2, vecX tmp, iRegINoSp tmp2)
16135 %{
16136   match(Set dst (MulReductionVI src1 src2));
16137   ins_cost(INSN_COST);
16138   effect(TEMP tmp, TEMP tmp2, TEMP dst);
16139   format %{ &quot;ins   $tmp, $src2, 0, 1\n\t&quot;
16140             &quot;mul   $tmp, $tmp, $src2\n\t&quot;
16141             &quot;umov  $tmp2, $tmp, S, 0\n\t&quot;
16142             &quot;mul   $dst, $tmp2, $src1\n\t&quot;
16143             &quot;umov  $tmp2, $tmp, S, 1\n\t&quot;
<span class="line-modified">16144             &quot;mul   $dst, $tmp2, $dst\t# mul reduction4I&quot;</span>
16145   %}
16146   ins_encode %{
16147     __ ins(as_FloatRegister($tmp$$reg), __ D,
16148            as_FloatRegister($src2$$reg), 0, 1);
16149     __ mulv(as_FloatRegister($tmp$$reg), __ T2S,
16150            as_FloatRegister($tmp$$reg), as_FloatRegister($src2$$reg));
16151     __ umov($tmp2$$Register, as_FloatRegister($tmp$$reg), __ S, 0);
16152     __ mul($dst$$Register, $tmp2$$Register, $src1$$Register);
16153     __ umov($tmp2$$Register, as_FloatRegister($tmp$$reg), __ S, 1);
16154     __ mul($dst$$Register, $tmp2$$Register, $dst$$Register);
16155   %}
16156   ins_pipe(pipe_class_default);
16157 %}
16158 
16159 instruct reduce_add2F(vRegF dst, vRegF src1, vecD src2, vecD tmp)
16160 %{
16161   match(Set dst (AddReductionVF src1 src2));
16162   ins_cost(INSN_COST);
16163   effect(TEMP tmp, TEMP dst);
16164   format %{ &quot;fadds $dst, $src1, $src2\n\t&quot;
16165             &quot;ins   $tmp, S, $src2, 0, 1\n\t&quot;
<span class="line-modified">16166             &quot;fadds $dst, $dst, $tmp\t# add reduction2F&quot;</span>
16167   %}
16168   ins_encode %{
16169     __ fadds(as_FloatRegister($dst$$reg),
16170              as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));
16171     __ ins(as_FloatRegister($tmp$$reg), __ S,
16172            as_FloatRegister($src2$$reg), 0, 1);
16173     __ fadds(as_FloatRegister($dst$$reg),
16174              as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16175   %}
16176   ins_pipe(pipe_class_default);
16177 %}
16178 
16179 instruct reduce_add4F(vRegF dst, vRegF src1, vecX src2, vecX tmp)
16180 %{
16181   match(Set dst (AddReductionVF src1 src2));
16182   ins_cost(INSN_COST);
16183   effect(TEMP tmp, TEMP dst);
16184   format %{ &quot;fadds $dst, $src1, $src2\n\t&quot;
16185             &quot;ins   $tmp, S, $src2, 0, 1\n\t&quot;
16186             &quot;fadds $dst, $dst, $tmp\n\t&quot;
16187             &quot;ins   $tmp, S, $src2, 0, 2\n\t&quot;
16188             &quot;fadds $dst, $dst, $tmp\n\t&quot;
16189             &quot;ins   $tmp, S, $src2, 0, 3\n\t&quot;
<span class="line-modified">16190             &quot;fadds $dst, $dst, $tmp\t# add reduction4F&quot;</span>
16191   %}
16192   ins_encode %{
16193     __ fadds(as_FloatRegister($dst$$reg),
16194              as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));
16195     __ ins(as_FloatRegister($tmp$$reg), __ S,
16196            as_FloatRegister($src2$$reg), 0, 1);
16197     __ fadds(as_FloatRegister($dst$$reg),
16198              as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16199     __ ins(as_FloatRegister($tmp$$reg), __ S,
16200            as_FloatRegister($src2$$reg), 0, 2);
16201     __ fadds(as_FloatRegister($dst$$reg),
16202              as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16203     __ ins(as_FloatRegister($tmp$$reg), __ S,
16204            as_FloatRegister($src2$$reg), 0, 3);
16205     __ fadds(as_FloatRegister($dst$$reg),
16206              as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16207   %}
16208   ins_pipe(pipe_class_default);
16209 %}
16210 
16211 instruct reduce_mul2F(vRegF dst, vRegF src1, vecD src2, vecD tmp)
16212 %{
16213   match(Set dst (MulReductionVF src1 src2));
16214   ins_cost(INSN_COST);
16215   effect(TEMP tmp, TEMP dst);
16216   format %{ &quot;fmuls $dst, $src1, $src2\n\t&quot;
16217             &quot;ins   $tmp, S, $src2, 0, 1\n\t&quot;
<span class="line-modified">16218             &quot;fmuls $dst, $dst, $tmp\t# mul reduction2F&quot;</span>
16219   %}
16220   ins_encode %{
16221     __ fmuls(as_FloatRegister($dst$$reg),
16222              as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));
16223     __ ins(as_FloatRegister($tmp$$reg), __ S,
16224            as_FloatRegister($src2$$reg), 0, 1);
16225     __ fmuls(as_FloatRegister($dst$$reg),
16226              as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16227   %}
16228   ins_pipe(pipe_class_default);
16229 %}
16230 
16231 instruct reduce_mul4F(vRegF dst, vRegF src1, vecX src2, vecX tmp)
16232 %{
16233   match(Set dst (MulReductionVF src1 src2));
16234   ins_cost(INSN_COST);
16235   effect(TEMP tmp, TEMP dst);
16236   format %{ &quot;fmuls $dst, $src1, $src2\n\t&quot;
16237             &quot;ins   $tmp, S, $src2, 0, 1\n\t&quot;
16238             &quot;fmuls $dst, $dst, $tmp\n\t&quot;
16239             &quot;ins   $tmp, S, $src2, 0, 2\n\t&quot;
16240             &quot;fmuls $dst, $dst, $tmp\n\t&quot;
16241             &quot;ins   $tmp, S, $src2, 0, 3\n\t&quot;
<span class="line-modified">16242             &quot;fmuls $dst, $dst, $tmp\t# mul reduction4F&quot;</span>
16243   %}
16244   ins_encode %{
16245     __ fmuls(as_FloatRegister($dst$$reg),
16246              as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));
16247     __ ins(as_FloatRegister($tmp$$reg), __ S,
16248            as_FloatRegister($src2$$reg), 0, 1);
16249     __ fmuls(as_FloatRegister($dst$$reg),
16250              as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16251     __ ins(as_FloatRegister($tmp$$reg), __ S,
16252            as_FloatRegister($src2$$reg), 0, 2);
16253     __ fmuls(as_FloatRegister($dst$$reg),
16254              as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16255     __ ins(as_FloatRegister($tmp$$reg), __ S,
16256            as_FloatRegister($src2$$reg), 0, 3);
16257     __ fmuls(as_FloatRegister($dst$$reg),
16258              as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16259   %}
16260   ins_pipe(pipe_class_default);
16261 %}
16262 
16263 instruct reduce_add2D(vRegD dst, vRegD src1, vecX src2, vecX tmp)
16264 %{
16265   match(Set dst (AddReductionVD src1 src2));
16266   ins_cost(INSN_COST);
16267   effect(TEMP tmp, TEMP dst);
16268   format %{ &quot;faddd $dst, $src1, $src2\n\t&quot;
16269             &quot;ins   $tmp, D, $src2, 0, 1\n\t&quot;
<span class="line-modified">16270             &quot;faddd $dst, $dst, $tmp\t# add reduction2D&quot;</span>
16271   %}
16272   ins_encode %{
16273     __ faddd(as_FloatRegister($dst$$reg),
16274              as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));
16275     __ ins(as_FloatRegister($tmp$$reg), __ D,
16276            as_FloatRegister($src2$$reg), 0, 1);
16277     __ faddd(as_FloatRegister($dst$$reg),
16278              as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16279   %}
16280   ins_pipe(pipe_class_default);
16281 %}
16282 
16283 instruct reduce_mul2D(vRegD dst, vRegD src1, vecX src2, vecX tmp)
16284 %{
16285   match(Set dst (MulReductionVD src1 src2));
16286   ins_cost(INSN_COST);
16287   effect(TEMP tmp, TEMP dst);
16288   format %{ &quot;fmuld $dst, $src1, $src2\n\t&quot;
16289             &quot;ins   $tmp, D, $src2, 0, 1\n\t&quot;
<span class="line-modified">16290             &quot;fmuld $dst, $dst, $tmp\t# mul reduction2D&quot;</span>
16291   %}
16292   ins_encode %{
16293     __ fmuld(as_FloatRegister($dst$$reg),
16294              as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));
16295     __ ins(as_FloatRegister($tmp$$reg), __ D,
16296            as_FloatRegister($src2$$reg), 0, 1);
16297     __ fmuld(as_FloatRegister($dst$$reg),
16298              as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16299   %}
16300   ins_pipe(pipe_class_default);
16301 %}
16302 
16303 instruct reduce_max2F(vRegF dst, vRegF src1, vecD src2, vecD tmp) %{
16304   predicate(n-&gt;in(2)-&gt;bottom_type()-&gt;is_vect()-&gt;element_basic_type() == T_FLOAT);
16305   match(Set dst (MaxReductionV src1 src2));
16306   ins_cost(INSN_COST);
16307   effect(TEMP_DEF dst, TEMP tmp);
16308   format %{ &quot;fmaxs $dst, $src1, $src2\n\t&quot;
16309             &quot;ins   $tmp, S, $src2, 0, 1\n\t&quot;
<span class="line-modified">16310             &quot;fmaxs $dst, $dst, $tmp\t# max reduction2F&quot; %}</span>
16311   ins_encode %{
16312     __ fmaxs(as_FloatRegister($dst$$reg), as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));
16313     __ ins(as_FloatRegister($tmp$$reg), __ S, as_FloatRegister($src2$$reg), 0, 1);
16314     __ fmaxs(as_FloatRegister($dst$$reg), as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16315   %}
16316   ins_pipe(pipe_class_default);
16317 %}
16318 
16319 instruct reduce_max4F(vRegF dst, vRegF src1, vecX src2) %{
16320   predicate(n-&gt;in(2)-&gt;bottom_type()-&gt;is_vect()-&gt;element_basic_type() == T_FLOAT);
16321   match(Set dst (MaxReductionV src1 src2));
16322   ins_cost(INSN_COST);
16323   effect(TEMP_DEF dst);
16324   format %{ &quot;fmaxv $dst, T4S, $src2\n\t&quot;
<span class="line-modified">16325             &quot;fmaxs $dst, $dst, $src1\t# max reduction4F&quot; %}</span>
16326   ins_encode %{
16327     __ fmaxv(as_FloatRegister($dst$$reg), __ T4S, as_FloatRegister($src2$$reg));
16328     __ fmaxs(as_FloatRegister($dst$$reg), as_FloatRegister($dst$$reg), as_FloatRegister($src1$$reg));
16329   %}
16330   ins_pipe(pipe_class_default);
16331 %}
16332 
16333 instruct reduce_max2D(vRegD dst, vRegD src1, vecX src2, vecX tmp) %{
16334   predicate(n-&gt;in(2)-&gt;bottom_type()-&gt;is_vect()-&gt;element_basic_type() == T_DOUBLE);
16335   match(Set dst (MaxReductionV src1 src2));
16336   ins_cost(INSN_COST);
16337   effect(TEMP_DEF dst, TEMP tmp);
16338   format %{ &quot;fmaxd $dst, $src1, $src2\n\t&quot;
16339             &quot;ins   $tmp, D, $src2, 0, 1\n\t&quot;
<span class="line-modified">16340             &quot;fmaxd $dst, $dst, $tmp\t# max reduction2D&quot; %}</span>
16341   ins_encode %{
16342     __ fmaxd(as_FloatRegister($dst$$reg), as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));
16343     __ ins(as_FloatRegister($tmp$$reg), __ D, as_FloatRegister($src2$$reg), 0, 1);
16344     __ fmaxd(as_FloatRegister($dst$$reg), as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16345   %}
16346   ins_pipe(pipe_class_default);
16347 %}
16348 
16349 instruct reduce_min2F(vRegF dst, vRegF src1, vecD src2, vecD tmp) %{
16350   predicate(n-&gt;in(2)-&gt;bottom_type()-&gt;is_vect()-&gt;element_basic_type() == T_FLOAT);
16351   match(Set dst (MinReductionV src1 src2));
16352   ins_cost(INSN_COST);
16353   effect(TEMP_DEF dst, TEMP tmp);
16354   format %{ &quot;fmins $dst, $src1, $src2\n\t&quot;
16355             &quot;ins   $tmp, S, $src2, 0, 1\n\t&quot;
<span class="line-modified">16356             &quot;fmins $dst, $dst, $tmp\t# min reduction2F&quot; %}</span>
16357   ins_encode %{
16358     __ fmins(as_FloatRegister($dst$$reg), as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));
16359     __ ins(as_FloatRegister($tmp$$reg), __ S, as_FloatRegister($src2$$reg), 0, 1);
16360     __ fmins(as_FloatRegister($dst$$reg), as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16361   %}
16362   ins_pipe(pipe_class_default);
16363 %}
16364 
16365 instruct reduce_min4F(vRegF dst, vRegF src1, vecX src2) %{
16366   predicate(n-&gt;in(2)-&gt;bottom_type()-&gt;is_vect()-&gt;element_basic_type() == T_FLOAT);
16367   match(Set dst (MinReductionV src1 src2));
16368   ins_cost(INSN_COST);
16369   effect(TEMP_DEF dst);
16370   format %{ &quot;fminv $dst, T4S, $src2\n\t&quot;
<span class="line-modified">16371             &quot;fmins $dst, $dst, $src1\t# min reduction4F&quot; %}</span>
16372   ins_encode %{
16373     __ fminv(as_FloatRegister($dst$$reg), __ T4S, as_FloatRegister($src2$$reg));
16374     __ fmins(as_FloatRegister($dst$$reg), as_FloatRegister($dst$$reg), as_FloatRegister($src1$$reg));
16375   %}
16376   ins_pipe(pipe_class_default);
16377 %}
16378 
16379 instruct reduce_min2D(vRegD dst, vRegD src1, vecX src2, vecX tmp) %{
16380   predicate(n-&gt;in(2)-&gt;bottom_type()-&gt;is_vect()-&gt;element_basic_type() == T_DOUBLE);
16381   match(Set dst (MinReductionV src1 src2));
16382   ins_cost(INSN_COST);
16383   effect(TEMP_DEF dst, TEMP tmp);
16384   format %{ &quot;fmind $dst, $src1, $src2\n\t&quot;
16385             &quot;ins   $tmp, D, $src2, 0, 1\n\t&quot;
<span class="line-modified">16386             &quot;fmind $dst, $dst, $tmp\t# min reduction2D&quot; %}</span>
16387   ins_encode %{
16388     __ fmind(as_FloatRegister($dst$$reg), as_FloatRegister($src1$$reg), as_FloatRegister($src2$$reg));
16389     __ ins(as_FloatRegister($tmp$$reg), __ D, as_FloatRegister($src2$$reg), 0, 1);
16390     __ fmind(as_FloatRegister($dst$$reg), as_FloatRegister($dst$$reg), as_FloatRegister($tmp$$reg));
16391   %}
16392   ins_pipe(pipe_class_default);
16393 %}
16394 
16395 // ====================VECTOR ARITHMETIC=======================================
16396 
16397 // --------------------------------- ADD --------------------------------------
16398 
16399 instruct vadd8B(vecD dst, vecD src1, vecD src2)
16400 %{
16401   predicate(n-&gt;as_Vector()-&gt;length() == 4 ||
16402             n-&gt;as_Vector()-&gt;length() == 8);
16403   match(Set dst (AddVB src1 src2));
16404   ins_cost(INSN_COST);
16405   format %{ &quot;addv  $dst,$src1,$src2\t# vector (8B)&quot; %}
16406   ins_encode %{
</pre>
</td>
</tr>
</table>
<center><a href="../../../../.hgtags.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="../../share/classfile/javaClasses.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>