--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLKh
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    4.704(R)|      SLOW  |    1.317(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    3.826(R)|      SLOW  |    1.220(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    4.149(R)|      SLOW  |    2.437(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    5.653(R)|      SLOW  |    1.114(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    6.569(R)|      SLOW  |   -0.911(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |    5.100(R)|      SLOW  |    0.737(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    4.761(R)|      SLOW  |    1.559(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    7.608(R)|      SLOW  |    1.035(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    4.115(R)|      SLOW  |    0.331(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    4.804(R)|      SLOW  |    0.468(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    5.422(R)|      SLOW  |   -0.268(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    7.078(R)|      SLOW  |   -1.143(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|    5.092(R)|      SLOW  |    0.642(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    6.187(R)|      SLOW  |    0.736(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    4.251(R)|      SLOW  |    0.092(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    4.454(R)|      SLOW  |    0.626(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    0.328(R)|      FAST  |    1.461(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.181(R)|      FAST  |    3.155(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.579(R)|      FAST  |    3.220(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -0.321(R)|      FAST  |    3.236(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -0.193(R)|      FAST  |    1.884(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |    0.008(R)|      FAST  |    2.228(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.776(R)|      FAST  |    0.843(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |    0.259(R)|      FAST  |    2.339(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    2.637(R)|      SLOW  |   -1.018(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    1.696(R)|      SLOW  |   -0.422(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    2.120(R)|      SLOW  |   -0.904(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |    1.845(R)|      SLOW  |    1.968(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    2.071(R)|      SLOW  |    1.644(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    2.122(R)|      SLOW  |    1.428(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    2.167(R)|      SLOW  |    1.556(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    2.136(R)|      SLOW  |    1.160(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    1.008(R)|      SLOW  |    2.271(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    1.337(R)|      SLOW  |    2.315(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |    0.207(R)|      FAST  |    3.092(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    0.416(R)|      FAST  |    1.425(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -0.735(R)|      FAST  |    2.703(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -0.741(R)|      FAST  |    2.660(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -0.196(R)|      FAST  |    2.376(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |    0.115(R)|      FAST  |    1.555(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.736(R)|      SLOW  |    1.427(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    1.998(R)|      SLOW  |    1.379(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    1.619(R)|      SLOW  |    1.776(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    1.181(R)|      SLOW  |    1.883(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    1.233(R)|      SLOW  |    1.981(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    1.513(R)|      SLOW  |    2.113(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    1.751(R)|      SLOW  |    2.204(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    2.296(R)|      SLOW  |    1.746(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    1.202(R)|      SLOW  |    0.316(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.654(R)|      SLOW  |    1.555(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.964(R)|      SLOW  |    1.545(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    1.737(R)|      SLOW  |    0.081(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    1.747(R)|      SLOW  |    1.830(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.896(R)|      SLOW  |    1.809(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.560(R)|      SLOW  |    0.326(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.479(R)|      FAST  |    1.418(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |    1.957(R)|      SLOW  |    1.507(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |    2.646(R)|      SLOW  |    1.890(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    1.943(R)|      SLOW  |    1.249(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    1.199(R)|      SLOW  |    1.391(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.020(R)|      FAST  |    2.569(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.310(R)|      FAST  |    1.680(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |    0.296(R)|      FAST  |    2.176(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |    0.600(R)|      FAST  |    2.830(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.431(R)|      FAST  |    3.965(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.799(R)|      FAST  |    4.332(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.809(R)|      FAST  |    4.039(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -0.581(R)|      FAST  |    4.248(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -0.045(R)|      FAST  |    3.586(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -0.642(R)|      FAST  |    3.411(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -0.086(R)|      FAST  |    3.241(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |    0.036(R)|      FAST  |    3.249(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    1.026(R)|      SLOW  |    1.609(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    1.500(R)|      SLOW  |    1.543(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    1.295(R)|      SLOW  |    1.815(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.420(R)|      FAST  |    2.536(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    1.055(R)|      SLOW  |    2.337(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.588(R)|      SLOW  |    2.337(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    1.186(R)|      SLOW  |    2.078(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |    1.594(R)|      SLOW  |    2.293(R)|      SLOW  |CLK_BUFG          |   0.000|
enet_int     |    8.930(R)|      SLOW  |   -0.641(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<15>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    4.589(R)|      SLOW  |    1.434(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    3.711(R)|      SLOW  |    1.337(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    4.034(R)|      SLOW  |    2.554(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    5.538(R)|      SLOW  |    1.231(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    6.454(R)|      SLOW  |   -0.733(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |    4.985(R)|      SLOW  |    0.854(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    4.646(R)|      SLOW  |    1.676(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    7.493(R)|      SLOW  |    1.152(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    4.000(R)|      SLOW  |    0.448(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    4.689(R)|      SLOW  |    0.585(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    5.307(R)|      SLOW  |   -0.151(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    6.963(R)|      SLOW  |   -0.965(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|    4.977(R)|      SLOW  |    0.759(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    6.072(R)|      SLOW  |    0.853(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    4.136(R)|      SLOW  |    0.209(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    4.339(R)|      SLOW  |    0.743(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    0.156(R)|      FAST  |    1.578(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.353(R)|      FAST  |    3.272(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.751(R)|      FAST  |    3.337(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -0.493(R)|      FAST  |    3.353(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -0.365(R)|      FAST  |    2.001(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.164(R)|      FAST  |    2.345(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.604(R)|      FAST  |    0.960(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |    0.087(R)|      FAST  |    2.456(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    2.522(R)|      SLOW  |   -0.901(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    1.581(R)|      SLOW  |   -0.305(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    2.005(R)|      SLOW  |   -0.726(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |    1.730(R)|      SLOW  |    2.085(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    1.956(R)|      SLOW  |    1.761(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    2.007(R)|      SLOW  |    1.545(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    2.052(R)|      SLOW  |    1.673(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    2.021(R)|      SLOW  |    1.277(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.893(R)|      SLOW  |    2.388(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    1.222(R)|      SLOW  |    2.432(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |    0.035(R)|      FAST  |    3.209(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    0.244(R)|      FAST  |    1.542(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -0.907(R)|      FAST  |    2.820(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -0.913(R)|      FAST  |    2.777(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -0.368(R)|      FAST  |    2.493(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -0.057(R)|      FAST  |    1.672(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.621(R)|      SLOW  |    1.544(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    1.883(R)|      SLOW  |    1.496(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    1.504(R)|      SLOW  |    1.893(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    1.066(R)|      SLOW  |    2.000(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    1.118(R)|      SLOW  |    2.098(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    1.398(R)|      SLOW  |    2.230(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    1.636(R)|      SLOW  |    2.321(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    2.181(R)|      SLOW  |    1.863(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    1.087(R)|      SLOW  |    0.433(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    1.539(R)|      SLOW  |    1.672(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.849(R)|      SLOW  |    1.662(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    1.622(R)|      SLOW  |    0.198(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    1.632(R)|      SLOW  |    1.947(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.781(R)|      SLOW  |    1.926(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.445(R)|      SLOW  |    0.443(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.335(R)|      SLOW  |    1.535(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |    1.842(R)|      SLOW  |    1.624(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |    2.531(R)|      SLOW  |    2.007(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    1.828(R)|      SLOW  |    1.366(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    1.084(R)|      SLOW  |    1.508(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.192(R)|      FAST  |    2.686(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.138(R)|      FAST  |    1.797(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |    0.124(R)|      FAST  |    2.293(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |    0.428(R)|      FAST  |    2.947(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.603(R)|      FAST  |    4.082(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.971(R)|      FAST  |    4.449(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.981(R)|      FAST  |    4.156(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -0.753(R)|      FAST  |    4.365(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -0.217(R)|      FAST  |    3.703(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -0.814(R)|      FAST  |    3.528(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -0.258(R)|      FAST  |    3.358(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -0.136(R)|      FAST  |    3.366(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.911(R)|      SLOW  |    1.726(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    1.385(R)|      SLOW  |    1.660(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    1.180(R)|      SLOW  |    1.932(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.270(R)|      SLOW  |    2.653(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    0.940(R)|      SLOW  |    2.454(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.473(R)|      SLOW  |    2.454(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    1.071(R)|      SLOW  |    2.195(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |    1.479(R)|      SLOW  |    2.410(R)|      SLOW  |CLK_BUFG          |   0.000|
enet_int     |    8.815(R)|      SLOW  |   -0.463(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<16>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.987(R)|      SLOW  |    3.133(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    2.109(R)|      SLOW  |    3.036(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    2.432(R)|      SLOW  |    4.253(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    3.936(R)|      SLOW  |    2.930(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.852(R)|      SLOW  |    0.749(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    3.383(R)|      SLOW  |    2.553(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    3.044(R)|      SLOW  |    3.375(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    5.891(R)|      SLOW  |    2.851(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.398(R)|      SLOW  |    2.147(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.087(R)|      SLOW  |    2.284(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.705(R)|      SLOW  |    1.548(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    5.361(R)|      SLOW  |    0.515(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    3.375(R)|      SLOW  |    2.458(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    4.470(R)|      SLOW  |    2.552(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.534(R)|      SLOW  |    1.908(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.737(R)|      SLOW  |    2.442(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -0.822(R)|      FAST  |    3.277(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.331(R)|      FAST  |    4.971(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.729(R)|      FAST  |    5.036(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.471(R)|      FAST  |    5.052(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.343(R)|      FAST  |    3.700(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.142(R)|      FAST  |    4.044(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.374(R)|      FAST  |    2.659(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.891(R)|      FAST  |    4.155(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.920(R)|      SLOW  |    0.798(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.220(R)|      FAST  |    1.394(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.567(R)|      FAST  |    0.877(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    0.353(R)|      FAST  |    3.784(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.500(R)|      FAST  |    3.460(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.626(R)|      FAST  |    3.244(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.597(R)|      FAST  |    3.372(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.591(R)|      FAST  |    2.976(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.161(R)|      FAST  |    4.087(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.028(R)|      FAST  |    4.131(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.943(R)|      FAST  |    4.908(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.734(R)|      FAST  |    3.241(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.885(R)|      FAST  |    4.519(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.891(R)|      FAST  |    4.476(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.346(R)|      FAST  |    4.192(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.035(R)|      FAST  |    3.371(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.294(R)|      FAST  |    3.243(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.499(R)|      FAST  |    3.195(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.223(R)|      FAST  |    3.592(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.093(R)|      FAST  |    3.699(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.060(R)|      FAST  |    3.797(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.154(R)|      FAST  |    3.929(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.310(R)|      FAST  |    4.020(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.714(R)|      FAST  |    3.562(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.088(R)|      FAST  |    2.132(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.207(R)|      FAST  |    3.371(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.393(R)|      FAST  |    3.361(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.336(R)|      FAST  |    1.897(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.294(R)|      FAST  |    3.646(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.277(R)|      FAST  |    3.625(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.163(R)|      FAST  |    2.142(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.671(R)|      FAST  |    3.234(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |    0.280(R)|      FAST  |    3.323(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |    0.929(R)|      SLOW  |    3.706(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.297(R)|      FAST  |    3.065(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.161(R)|      FAST  |    3.207(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.170(R)|      FAST  |    4.385(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.840(R)|      FAST  |    3.496(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.854(R)|      FAST  |    3.992(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.550(R)|      FAST  |    4.646(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.581(R)|      FAST  |    5.781(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.949(R)|      FAST  |    6.148(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.959(R)|      FAST  |    5.855(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.731(R)|      FAST  |    6.064(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.195(R)|      FAST  |    5.402(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.792(R)|      FAST  |    5.227(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.236(R)|      FAST  |    5.057(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.114(R)|      FAST  |    5.065(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.246(R)|      FAST  |    3.425(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.103(R)|      FAST  |    3.359(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.079(R)|      FAST  |    3.631(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.730(R)|      FAST  |    4.352(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.267(R)|      FAST  |    4.153(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.583(R)|      FAST  |    4.153(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.244(R)|      FAST  |    3.894(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |    0.002(R)|      FAST  |    4.109(R)|      SLOW  |CLK_BUFG          |   0.000|
enet_int     |    7.213(R)|      SLOW  |    1.097(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<17>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.536(R)|      SLOW  |    3.610(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.658(R)|      SLOW  |    3.513(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.981(R)|      SLOW  |    4.730(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    3.485(R)|      SLOW  |    3.407(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.401(R)|      SLOW  |    1.226(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.932(R)|      SLOW  |    3.030(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    2.593(R)|      SLOW  |    3.852(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    5.440(R)|      SLOW  |    3.328(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.947(R)|      SLOW  |    2.624(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.636(R)|      SLOW  |    2.761(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.254(R)|      SLOW  |    2.025(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.910(R)|      SLOW  |    0.992(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.924(R)|      SLOW  |    2.935(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    4.019(R)|      SLOW  |    3.029(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.083(R)|      SLOW  |    2.385(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.286(R)|      SLOW  |    2.919(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.134(R)|      FAST  |    3.754(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.643(R)|      FAST  |    5.448(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.041(R)|      FAST  |    5.513(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.783(R)|      FAST  |    5.529(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.655(R)|      FAST  |    4.177(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.454(R)|      FAST  |    4.521(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.686(R)|      FAST  |    3.136(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.203(R)|      FAST  |    4.632(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.585(R)|      FAST  |    1.275(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.092(R)|      FAST  |    1.871(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.255(R)|      FAST  |    1.354(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    0.041(R)|      FAST  |    4.261(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.188(R)|      FAST  |    3.937(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.314(R)|      FAST  |    3.721(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.285(R)|      FAST  |    3.849(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.279(R)|      FAST  |    3.453(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.473(R)|      FAST  |    4.564(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.284(R)|      FAST  |    4.608(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.255(R)|      FAST  |    5.385(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.046(R)|      FAST  |    3.718(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.197(R)|      FAST  |    4.996(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.203(R)|      FAST  |    4.953(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.658(R)|      FAST  |    4.669(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.347(R)|      FAST  |    3.848(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.018(R)|      FAST  |    3.720(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.187(R)|      FAST  |    3.672(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.089(R)|      FAST  |    4.069(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.405(R)|      FAST  |    4.176(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.372(R)|      FAST  |    4.274(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.158(R)|      FAST  |    4.406(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.002(R)|      FAST  |    4.497(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.402(R)|      FAST  |    4.039(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.400(R)|      FAST  |    2.609(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.105(R)|      FAST  |    3.848(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.081(R)|      FAST  |    3.838(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.024(R)|      FAST  |    2.374(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |   -0.018(R)|      FAST  |    4.123(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.589(R)|      FAST  |    4.102(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.149(R)|      FAST  |    2.619(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.983(R)|      FAST  |    3.711(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.032(R)|      FAST  |    3.800(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |    0.492(R)|      FAST  |    4.183(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.015(R)|      FAST  |    3.542(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.473(R)|      FAST  |    3.684(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.482(R)|      FAST  |    4.862(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.152(R)|      FAST  |    3.973(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.166(R)|      FAST  |    4.469(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.862(R)|      FAST  |    5.123(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.893(R)|      FAST  |    6.258(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.261(R)|      FAST  |    6.625(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.271(R)|      FAST  |    6.332(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.043(R)|      FAST  |    6.541(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.507(R)|      FAST  |    5.879(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.104(R)|      FAST  |    5.704(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.548(R)|      FAST  |    5.534(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.426(R)|      FAST  |    5.542(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.558(R)|      FAST  |    3.902(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.209(R)|      FAST  |    3.836(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.391(R)|      FAST  |    4.108(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -1.042(R)|      FAST  |    4.829(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.579(R)|      FAST  |    4.630(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.895(R)|      FAST  |    4.630(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.556(R)|      FAST  |    4.371(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.310(R)|      FAST  |    4.586(R)|      SLOW  |CLK_BUFG          |   0.000|
enet_int     |    6.762(R)|      SLOW  |    1.574(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<18>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.258(R)|      SLOW  |    4.963(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.471(R)|      FAST  |    4.866(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.703(R)|      SLOW  |    6.083(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.207(R)|      SLOW  |    4.760(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.123(R)|      SLOW  |    2.579(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.654(R)|      SLOW  |    4.383(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.315(R)|      SLOW  |    5.205(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    4.162(R)|      SLOW  |    4.681(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.669(R)|      SLOW  |    3.977(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.358(R)|      SLOW  |    4.114(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    1.976(R)|      SLOW  |    3.378(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.632(R)|      SLOW  |    2.345(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.646(R)|      SLOW  |    4.288(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.741(R)|      SLOW  |    4.382(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    0.805(R)|      SLOW  |    3.738(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.008(R)|      SLOW  |    4.272(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.905(R)|      FAST  |    5.107(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.414(R)|      FAST  |    6.801(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.812(R)|      FAST  |    6.866(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.554(R)|      FAST  |    6.882(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -2.426(R)|      FAST  |    5.530(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -2.225(R)|      FAST  |    5.874(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -1.457(R)|      FAST  |    4.489(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.974(R)|      FAST  |    5.985(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.186(R)|      FAST  |    2.628(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.863(R)|      FAST  |    3.224(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.516(R)|      FAST  |    2.707(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.730(R)|      FAST  |    5.614(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.583(R)|      FAST  |    5.290(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.457(R)|      FAST  |    5.074(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.486(R)|      FAST  |    5.202(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.492(R)|      FAST  |    4.806(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -1.244(R)|      FAST  |    5.917(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -1.055(R)|      FAST  |    5.961(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -2.026(R)|      FAST  |    6.738(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.817(R)|      FAST  |    5.071(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.968(R)|      FAST  |    6.349(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.974(R)|      FAST  |    6.306(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.429(R)|      FAST  |    6.022(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -2.118(R)|      FAST  |    5.201(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.789(R)|      FAST  |    5.073(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.584(R)|      FAST  |    5.025(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.860(R)|      FAST  |    5.422(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -1.176(R)|      FAST  |    5.529(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -1.143(R)|      FAST  |    5.627(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.929(R)|      FAST  |    5.759(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.773(R)|      FAST  |    5.850(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.369(R)|      FAST  |    5.392(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -1.171(R)|      FAST  |    3.962(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.876(R)|      FAST  |    5.201(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.690(R)|      FAST  |    5.191(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.747(R)|      FAST  |    3.727(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |   -0.789(R)|      FAST  |    5.476(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -1.360(R)|      FAST  |    5.455(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.920(R)|      FAST  |    3.972(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -1.754(R)|      FAST  |    5.064(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.803(R)|      FAST  |    5.153(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.279(R)|      FAST  |    5.536(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.786(R)|      FAST  |    4.895(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.244(R)|      FAST  |    5.037(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -2.253(R)|      FAST  |    6.215(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.923(R)|      FAST  |    5.326(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.937(R)|      FAST  |    5.822(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.633(R)|      FAST  |    6.476(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.664(R)|      FAST  |    7.611(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -3.032(R)|      FAST  |    7.978(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -3.042(R)|      FAST  |    7.685(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.814(R)|      FAST  |    7.894(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.278(R)|      FAST  |    7.232(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.875(R)|      FAST  |    7.057(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.319(R)|      FAST  |    6.887(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -2.197(R)|      FAST  |    6.895(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -1.329(R)|      FAST  |    5.255(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.980(R)|      FAST  |    5.189(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -1.162(R)|      FAST  |    5.461(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -1.813(R)|      FAST  |    6.182(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -1.350(R)|      FAST  |    5.983(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.666(R)|      FAST  |    5.983(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -1.327(R)|      FAST  |    5.724(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.081(R)|      FAST  |    5.939(R)|      SLOW  |CLK_BUFG          |   0.000|
enet_int     |    5.484(R)|      SLOW  |    2.927(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<19>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.508(R)|      SLOW  |    4.695(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.630(R)|      SLOW  |    4.598(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.953(R)|      SLOW  |    5.815(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.457(R)|      SLOW  |    4.492(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.373(R)|      SLOW  |    2.311(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.904(R)|      SLOW  |    4.115(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.565(R)|      SLOW  |    4.937(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    4.412(R)|      SLOW  |    4.413(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.919(R)|      SLOW  |    3.709(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.608(R)|      SLOW  |    3.846(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.226(R)|      SLOW  |    3.110(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.882(R)|      SLOW  |    2.077(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.896(R)|      SLOW  |    4.020(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.991(R)|      SLOW  |    4.114(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.055(R)|      SLOW  |    3.470(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.258(R)|      SLOW  |    4.004(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.764(R)|      FAST  |    4.839(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.273(R)|      FAST  |    6.533(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.671(R)|      FAST  |    6.598(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.413(R)|      FAST  |    6.614(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -2.285(R)|      FAST  |    5.262(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -2.084(R)|      FAST  |    5.606(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -1.316(R)|      FAST  |    4.221(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.833(R)|      FAST  |    5.717(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.045(R)|      FAST  |    2.360(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.722(R)|      FAST  |    2.956(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.375(R)|      FAST  |    2.439(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.589(R)|      FAST  |    5.346(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.442(R)|      FAST  |    5.022(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.316(R)|      FAST  |    4.806(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.345(R)|      FAST  |    4.934(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.351(R)|      FAST  |    4.538(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -1.103(R)|      FAST  |    5.649(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.914(R)|      FAST  |    5.693(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.885(R)|      FAST  |    6.470(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.676(R)|      FAST  |    4.803(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.827(R)|      FAST  |    6.081(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.833(R)|      FAST  |    6.038(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.288(R)|      FAST  |    5.754(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.977(R)|      FAST  |    4.933(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.648(R)|      FAST  |    4.805(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.443(R)|      FAST  |    4.757(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.719(R)|      FAST  |    5.154(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -1.035(R)|      FAST  |    5.261(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -1.002(R)|      FAST  |    5.359(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.788(R)|      FAST  |    5.491(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.632(R)|      FAST  |    5.582(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.228(R)|      FAST  |    5.124(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -1.030(R)|      FAST  |    3.694(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.735(R)|      FAST  |    4.933(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.549(R)|      FAST  |    4.923(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.606(R)|      FAST  |    3.459(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |   -0.648(R)|      FAST  |    5.208(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -1.219(R)|      FAST  |    5.187(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.779(R)|      FAST  |    3.704(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -1.613(R)|      FAST  |    4.796(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.662(R)|      FAST  |    4.885(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.138(R)|      FAST  |    5.268(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.645(R)|      FAST  |    4.627(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.103(R)|      FAST  |    4.769(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -2.112(R)|      FAST  |    5.947(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.782(R)|      FAST  |    5.058(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.796(R)|      FAST  |    5.554(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.492(R)|      FAST  |    6.208(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.523(R)|      FAST  |    7.343(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.891(R)|      FAST  |    7.710(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.901(R)|      FAST  |    7.417(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.673(R)|      FAST  |    7.626(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.137(R)|      FAST  |    6.964(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.734(R)|      FAST  |    6.789(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.178(R)|      FAST  |    6.619(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -2.056(R)|      FAST  |    6.627(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -1.188(R)|      FAST  |    4.987(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.839(R)|      FAST  |    4.921(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -1.021(R)|      FAST  |    5.193(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -1.672(R)|      FAST  |    5.914(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -1.209(R)|      FAST  |    5.715(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.525(R)|      FAST  |    5.715(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -1.186(R)|      FAST  |    5.456(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.940(R)|      FAST  |    5.671(R)|      SLOW  |CLK_BUFG          |   0.000|
enet_int     |    5.734(R)|      SLOW  |    2.659(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<20>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.645(R)|      SLOW  |    4.551(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.767(R)|      SLOW  |    4.454(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.090(R)|      SLOW  |    5.671(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.594(R)|      SLOW  |    4.348(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.510(R)|      SLOW  |    2.167(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.041(R)|      SLOW  |    3.971(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.702(R)|      SLOW  |    4.793(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    4.549(R)|      SLOW  |    4.269(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.056(R)|      SLOW  |    3.565(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.745(R)|      SLOW  |    3.702(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.363(R)|      SLOW  |    2.966(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.019(R)|      SLOW  |    1.933(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.033(R)|      SLOW  |    3.876(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.128(R)|      SLOW  |    3.970(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.192(R)|      SLOW  |    3.326(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.395(R)|      SLOW  |    3.860(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.677(R)|      FAST  |    4.695(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.186(R)|      FAST  |    6.389(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.584(R)|      FAST  |    6.454(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.326(R)|      FAST  |    6.470(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -2.198(R)|      FAST  |    5.118(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.997(R)|      FAST  |    5.462(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -1.229(R)|      FAST  |    4.077(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.746(R)|      FAST  |    5.573(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.042(R)|      FAST  |    2.216(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.635(R)|      FAST  |    2.812(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.288(R)|      FAST  |    2.295(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.502(R)|      FAST  |    5.202(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.355(R)|      FAST  |    4.878(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.229(R)|      FAST  |    4.662(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.258(R)|      FAST  |    4.790(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.264(R)|      FAST  |    4.394(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -1.016(R)|      FAST  |    5.505(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.827(R)|      FAST  |    5.549(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.798(R)|      FAST  |    6.326(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.589(R)|      FAST  |    4.659(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.740(R)|      FAST  |    5.937(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.746(R)|      FAST  |    5.894(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.201(R)|      FAST  |    5.610(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.890(R)|      FAST  |    4.789(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.561(R)|      FAST  |    4.661(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.356(R)|      FAST  |    4.613(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.632(R)|      FAST  |    5.010(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.948(R)|      FAST  |    5.117(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.915(R)|      FAST  |    5.215(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.701(R)|      FAST  |    5.347(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.545(R)|      FAST  |    5.438(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.141(R)|      FAST  |    4.980(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.943(R)|      FAST  |    3.550(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.648(R)|      FAST  |    4.789(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.462(R)|      FAST  |    4.779(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.519(R)|      FAST  |    3.315(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |   -0.561(R)|      FAST  |    5.064(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -1.132(R)|      FAST  |    5.043(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.692(R)|      FAST  |    3.560(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -1.526(R)|      FAST  |    4.652(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.575(R)|      FAST  |    4.741(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.051(R)|      FAST  |    5.124(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.558(R)|      FAST  |    4.483(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.016(R)|      FAST  |    4.625(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -2.025(R)|      FAST  |    5.803(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.695(R)|      FAST  |    4.914(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.709(R)|      FAST  |    5.410(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.405(R)|      FAST  |    6.064(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.436(R)|      FAST  |    7.199(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.804(R)|      FAST  |    7.566(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.814(R)|      FAST  |    7.273(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.586(R)|      FAST  |    7.482(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.050(R)|      FAST  |    6.820(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.647(R)|      FAST  |    6.645(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.091(R)|      FAST  |    6.475(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.969(R)|      FAST  |    6.483(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -1.101(R)|      FAST  |    4.843(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.752(R)|      FAST  |    4.777(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.934(R)|      FAST  |    5.049(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -1.585(R)|      FAST  |    5.770(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -1.122(R)|      FAST  |    5.571(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.438(R)|      FAST  |    5.571(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -1.099(R)|      FAST  |    5.312(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.853(R)|      FAST  |    5.527(R)|      SLOW  |CLK_BUFG          |   0.000|
enet_int     |    5.871(R)|      SLOW  |    2.515(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<21>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    3.240(R)|      SLOW  |    2.867(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    2.362(R)|      SLOW  |    2.770(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    2.685(R)|      SLOW  |    3.987(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    4.189(R)|      SLOW  |    2.664(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    5.105(R)|      SLOW  |    0.483(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    3.636(R)|      SLOW  |    2.287(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    3.297(R)|      SLOW  |    3.109(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    6.144(R)|      SLOW  |    2.585(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.651(R)|      SLOW  |    1.881(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.340(R)|      SLOW  |    2.018(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.958(R)|      SLOW  |    1.282(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    5.614(R)|      SLOW  |    0.249(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    3.628(R)|      SLOW  |    2.192(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    4.723(R)|      SLOW  |    2.286(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.787(R)|      SLOW  |    1.642(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.990(R)|      SLOW  |    2.176(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -0.663(R)|      FAST  |    3.011(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.172(R)|      FAST  |    4.705(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.570(R)|      FAST  |    4.770(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.312(R)|      FAST  |    4.786(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.184(R)|      FAST  |    3.434(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.983(R)|      FAST  |    3.778(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.215(R)|      FAST  |    2.393(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.732(R)|      FAST  |    3.889(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    1.173(R)|      SLOW  |    0.532(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.379(R)|      FAST  |    1.128(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.726(R)|      FAST  |    0.611(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    0.512(R)|      FAST  |    3.518(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.659(R)|      FAST  |    3.194(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.785(R)|      FAST  |    2.978(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.756(R)|      FAST  |    3.106(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.750(R)|      FAST  |    2.710(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.002(R)|      FAST  |    3.821(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.187(R)|      FAST  |    3.865(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.784(R)|      FAST  |    4.642(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.575(R)|      FAST  |    2.975(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.726(R)|      FAST  |    4.253(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.732(R)|      FAST  |    4.210(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.187(R)|      FAST  |    3.926(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -0.876(R)|      FAST  |    3.105(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.453(R)|      FAST  |    2.977(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.658(R)|      FAST  |    2.929(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.382(R)|      FAST  |    3.326(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.066(R)|      FAST  |    3.433(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.099(R)|      FAST  |    3.531(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.313(R)|      FAST  |    3.663(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.469(R)|      FAST  |    3.754(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.873(R)|      FAST  |    3.296(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.071(R)|      FAST  |    1.866(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.366(R)|      FAST  |    3.105(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.552(R)|      FAST  |    3.095(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.495(R)|      FAST  |    1.631(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.453(R)|      FAST  |    3.380(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.118(R)|      FAST  |    3.359(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.322(R)|      FAST  |    1.876(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.512(R)|      FAST  |    2.968(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |    0.493(R)|      SLOW  |    3.057(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |    1.182(R)|      SLOW  |    3.440(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.479(R)|      SLOW  |    2.799(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.002(R)|      FAST  |    2.941(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.011(R)|      FAST  |    4.119(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.681(R)|      FAST  |    3.230(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.695(R)|      FAST  |    3.726(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.391(R)|      FAST  |    4.380(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.422(R)|      FAST  |    5.515(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.790(R)|      FAST  |    5.882(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.800(R)|      FAST  |    5.589(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.572(R)|      FAST  |    5.798(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.036(R)|      FAST  |    5.136(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.633(R)|      FAST  |    4.961(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.077(R)|      FAST  |    4.791(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -0.955(R)|      FAST  |    4.799(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.087(R)|      FAST  |    3.159(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.262(R)|      FAST  |    3.093(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    0.080(R)|      FAST  |    3.365(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.571(R)|      FAST  |    4.086(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.108(R)|      FAST  |    3.887(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.424(R)|      FAST  |    3.887(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.085(R)|      FAST  |    3.628(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |    0.161(R)|      FAST  |    3.843(R)|      SLOW  |CLK_BUFG          |   0.000|
enet_int     |    7.466(R)|      SLOW  |    0.831(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<22>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    3.507(R)|      SLOW  |    2.584(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    2.629(R)|      SLOW  |    2.487(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    2.952(R)|      SLOW  |    3.704(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    4.456(R)|      SLOW  |    2.381(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    5.372(R)|      SLOW  |    0.200(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    3.903(R)|      SLOW  |    2.004(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    3.564(R)|      SLOW  |    2.826(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    6.411(R)|      SLOW  |    2.302(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.918(R)|      SLOW  |    1.598(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.607(R)|      SLOW  |    1.735(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    4.225(R)|      SLOW  |    0.999(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    5.881(R)|      SLOW  |   -0.034(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    3.895(R)|      SLOW  |    1.909(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    4.990(R)|      SLOW  |    2.003(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    3.054(R)|      SLOW  |    1.359(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    3.257(R)|      SLOW  |    1.893(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -0.511(R)|      FAST  |    2.728(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.020(R)|      FAST  |    4.422(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.418(R)|      FAST  |    4.487(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.160(R)|      FAST  |    4.503(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.032(R)|      FAST  |    3.151(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.831(R)|      FAST  |    3.495(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.063(R)|      FAST  |    2.110(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.580(R)|      FAST  |    3.606(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    1.440(R)|      SLOW  |    0.249(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.531(R)|      FAST  |    0.845(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.923(R)|      SLOW  |    0.328(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    0.664(R)|      FAST  |    3.235(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.874(R)|      SLOW  |    2.911(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.937(R)|      FAST  |    2.695(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.970(R)|      SLOW  |    2.823(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.939(R)|      SLOW  |    2.427(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.150(R)|      FAST  |    3.538(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.339(R)|      FAST  |    3.582(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.632(R)|      FAST  |    4.359(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.423(R)|      FAST  |    2.692(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.574(R)|      FAST  |    3.970(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.580(R)|      FAST  |    3.927(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.035(R)|      FAST  |    3.643(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -0.724(R)|      FAST  |    2.822(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.605(R)|      FAST  |    2.694(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.810(R)|      FAST  |    2.646(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.534(R)|      FAST  |    3.043(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.218(R)|      FAST  |    3.150(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.251(R)|      FAST  |    3.248(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.465(R)|      FAST  |    3.380(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.621(R)|      FAST  |    3.471(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    1.099(R)|      SLOW  |    3.013(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.223(R)|      FAST  |    1.583(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.518(R)|      FAST  |    2.822(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.767(R)|      SLOW  |    2.812(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.647(R)|      FAST  |    1.348(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.605(R)|      FAST  |    3.097(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.034(R)|      FAST  |    3.076(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.474(R)|      FAST  |    1.593(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.360(R)|      FAST  |    2.685(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |    0.760(R)|      SLOW  |    2.774(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |    1.449(R)|      SLOW  |    3.157(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.746(R)|      SLOW  |    2.516(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    0.150(R)|      FAST  |    2.658(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.859(R)|      FAST  |    3.836(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.529(R)|      FAST  |    2.947(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.543(R)|      FAST  |    3.443(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.239(R)|      FAST  |    4.097(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.270(R)|      FAST  |    5.232(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.638(R)|      FAST  |    5.599(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.648(R)|      FAST  |    5.306(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.420(R)|      FAST  |    5.515(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -0.884(R)|      FAST  |    4.853(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.481(R)|      FAST  |    4.678(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -0.925(R)|      FAST  |    4.508(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -0.803(R)|      FAST  |    4.516(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.065(R)|      FAST  |    2.876(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.414(R)|      FAST  |    2.810(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    0.232(R)|      FAST  |    3.082(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.419(R)|      FAST  |    3.803(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    0.044(R)|      FAST  |    3.604(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.272(R)|      FAST  |    3.604(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    0.067(R)|      FAST  |    3.345(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |    0.397(R)|      SLOW  |    3.560(R)|      SLOW  |CLK_BUFG          |   0.000|
enet_int     |    7.733(R)|      SLOW  |    0.548(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<23>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.470(R)|      SLOW  |    3.681(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.592(R)|      SLOW  |    3.584(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.915(R)|      SLOW  |    4.801(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    3.419(R)|      SLOW  |    3.478(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.335(R)|      SLOW  |    1.297(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.866(R)|      SLOW  |    3.101(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    2.527(R)|      SLOW  |    3.923(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    5.374(R)|      SLOW  |    3.399(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.881(R)|      SLOW  |    2.695(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.570(R)|      SLOW  |    2.832(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.188(R)|      SLOW  |    2.096(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.844(R)|      SLOW  |    1.063(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.858(R)|      SLOW  |    3.006(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.953(R)|      SLOW  |    3.100(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.017(R)|      SLOW  |    2.456(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.220(R)|      SLOW  |    2.990(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.180(R)|      FAST  |    3.825(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.689(R)|      FAST  |    5.519(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.087(R)|      FAST  |    5.584(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.829(R)|      FAST  |    5.600(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.701(R)|      FAST  |    4.248(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.500(R)|      FAST  |    4.592(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.732(R)|      FAST  |    3.207(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.249(R)|      FAST  |    4.703(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.539(R)|      FAST  |    1.346(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.138(R)|      FAST  |    1.942(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.209(R)|      FAST  |    1.425(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.005(R)|      FAST  |    4.332(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.142(R)|      FAST  |    4.008(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.268(R)|      FAST  |    3.792(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.239(R)|      FAST  |    3.920(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.233(R)|      FAST  |    3.524(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.519(R)|      FAST  |    4.635(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.330(R)|      FAST  |    4.679(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.301(R)|      FAST  |    5.456(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.092(R)|      FAST  |    3.789(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.243(R)|      FAST  |    5.067(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.249(R)|      FAST  |    5.024(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.704(R)|      FAST  |    4.740(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.393(R)|      FAST  |    3.919(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.064(R)|      FAST  |    3.791(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.141(R)|      FAST  |    3.743(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.135(R)|      FAST  |    4.140(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.451(R)|      FAST  |    4.247(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.418(R)|      FAST  |    4.345(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.204(R)|      FAST  |    4.477(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.048(R)|      FAST  |    4.568(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.356(R)|      FAST  |    4.110(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.446(R)|      FAST  |    2.680(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.151(R)|      FAST  |    3.919(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.035(R)|      FAST  |    3.909(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.022(R)|      FAST  |    2.445(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |   -0.064(R)|      FAST  |    4.194(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.635(R)|      FAST  |    4.173(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.195(R)|      FAST  |    2.690(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -1.029(R)|      FAST  |    3.782(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.078(R)|      FAST  |    3.871(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |    0.446(R)|      FAST  |    4.254(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.061(R)|      FAST  |    3.613(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.519(R)|      FAST  |    3.755(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.528(R)|      FAST  |    4.933(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.198(R)|      FAST  |    4.044(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.212(R)|      FAST  |    4.540(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.908(R)|      FAST  |    5.194(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.939(R)|      FAST  |    6.329(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.307(R)|      FAST  |    6.696(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.317(R)|      FAST  |    6.403(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.089(R)|      FAST  |    6.612(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.553(R)|      FAST  |    5.950(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.150(R)|      FAST  |    5.775(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.594(R)|      FAST  |    5.605(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.472(R)|      FAST  |    5.613(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.604(R)|      FAST  |    3.973(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.255(R)|      FAST  |    3.907(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.437(R)|      FAST  |    4.179(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -1.088(R)|      FAST  |    4.900(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.625(R)|      FAST  |    4.701(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.941(R)|      FAST  |    4.701(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.602(R)|      FAST  |    4.442(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.356(R)|      FAST  |    4.657(R)|      SLOW  |CLK_BUFG          |   0.000|
enet_int     |    6.696(R)|      SLOW  |    1.645(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<24>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    3.193(R)|      SLOW  |    2.917(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    2.315(R)|      SLOW  |    2.820(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    2.638(R)|      SLOW  |    4.037(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    4.142(R)|      SLOW  |    2.714(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    5.058(R)|      SLOW  |    0.533(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    3.589(R)|      SLOW  |    2.337(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    3.250(R)|      SLOW  |    3.159(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    6.097(R)|      SLOW  |    2.635(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.604(R)|      SLOW  |    1.931(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.293(R)|      SLOW  |    2.068(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.911(R)|      SLOW  |    1.332(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    5.567(R)|      SLOW  |    0.299(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    3.581(R)|      SLOW  |    2.242(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    4.676(R)|      SLOW  |    2.336(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.740(R)|      SLOW  |    1.692(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.943(R)|      SLOW  |    2.226(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -0.707(R)|      FAST  |    3.061(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.216(R)|      FAST  |    4.755(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.614(R)|      FAST  |    4.820(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.356(R)|      FAST  |    4.836(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.228(R)|      FAST  |    3.484(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.027(R)|      FAST  |    3.828(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.259(R)|      FAST  |    2.443(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.776(R)|      FAST  |    3.939(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    1.126(R)|      SLOW  |    0.582(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.335(R)|      FAST  |    1.178(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.682(R)|      FAST  |    0.661(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    0.468(R)|      FAST  |    3.568(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.615(R)|      FAST  |    3.244(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.741(R)|      FAST  |    3.028(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.712(R)|      FAST  |    3.156(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.706(R)|      FAST  |    2.760(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.046(R)|      FAST  |    3.871(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.143(R)|      FAST  |    3.915(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.828(R)|      FAST  |    4.692(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.619(R)|      FAST  |    3.025(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.770(R)|      FAST  |    4.303(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.776(R)|      FAST  |    4.260(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.231(R)|      FAST  |    3.976(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -0.920(R)|      FAST  |    3.155(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.409(R)|      FAST  |    3.027(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.614(R)|      FAST  |    2.979(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.338(R)|      FAST  |    3.376(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.022(R)|      FAST  |    3.483(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.055(R)|      FAST  |    3.581(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.269(R)|      FAST  |    3.713(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.425(R)|      FAST  |    3.804(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.829(R)|      FAST  |    3.346(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.027(R)|      FAST  |    1.916(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.322(R)|      FAST  |    3.155(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.508(R)|      FAST  |    3.145(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.451(R)|      FAST  |    1.681(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.409(R)|      FAST  |    3.430(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.162(R)|      FAST  |    3.409(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.278(R)|      FAST  |    1.926(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.556(R)|      FAST  |    3.018(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |    0.446(R)|      SLOW  |    3.107(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |    1.135(R)|      SLOW  |    3.490(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.432(R)|      SLOW  |    2.849(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.046(R)|      FAST  |    2.991(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.055(R)|      FAST  |    4.169(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.725(R)|      FAST  |    3.280(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.739(R)|      FAST  |    3.776(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.435(R)|      FAST  |    4.430(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.466(R)|      FAST  |    5.565(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.834(R)|      FAST  |    5.932(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.844(R)|      FAST  |    5.639(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.616(R)|      FAST  |    5.848(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.080(R)|      FAST  |    5.186(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.677(R)|      FAST  |    5.011(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.121(R)|      FAST  |    4.841(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -0.999(R)|      FAST  |    4.849(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.131(R)|      FAST  |    3.209(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.218(R)|      FAST  |    3.143(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    0.036(R)|      FAST  |    3.415(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.615(R)|      FAST  |    4.136(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.152(R)|      FAST  |    3.937(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.468(R)|      FAST  |    3.937(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.129(R)|      FAST  |    3.678(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |    0.117(R)|      FAST  |    3.893(R)|      SLOW  |CLK_BUFG          |   0.000|
enet_int     |    7.419(R)|      SLOW  |    0.881(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<25>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.317(R)|      SLOW  |    3.844(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.439(R)|      SLOW  |    3.747(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.762(R)|      SLOW  |    4.964(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    3.266(R)|      SLOW  |    3.641(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.182(R)|      SLOW  |    1.460(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.713(R)|      SLOW  |    3.264(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    2.374(R)|      SLOW  |    4.086(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    5.221(R)|      SLOW  |    3.562(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.728(R)|      SLOW  |    2.858(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.417(R)|      SLOW  |    2.995(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.035(R)|      SLOW  |    2.259(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.691(R)|      SLOW  |    1.226(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.705(R)|      SLOW  |    3.169(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.800(R)|      SLOW  |    3.263(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.864(R)|      SLOW  |    2.619(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.067(R)|      SLOW  |    3.153(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.260(R)|      FAST  |    3.988(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.769(R)|      FAST  |    5.682(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.167(R)|      FAST  |    5.747(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.909(R)|      FAST  |    5.763(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.781(R)|      FAST  |    4.411(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.580(R)|      FAST  |    4.755(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.812(R)|      FAST  |    3.370(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.329(R)|      FAST  |    4.866(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.459(R)|      FAST  |    1.509(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.218(R)|      FAST  |    2.105(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.129(R)|      FAST  |    1.588(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.085(R)|      FAST  |    4.495(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.062(R)|      FAST  |    4.171(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.188(R)|      FAST  |    3.955(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.159(R)|      FAST  |    4.083(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.153(R)|      FAST  |    3.687(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.599(R)|      FAST  |    4.798(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.410(R)|      FAST  |    4.842(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.381(R)|      FAST  |    5.619(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.172(R)|      FAST  |    3.952(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.323(R)|      FAST  |    5.230(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.329(R)|      FAST  |    5.187(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.784(R)|      FAST  |    4.903(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.473(R)|      FAST  |    4.082(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.144(R)|      FAST  |    3.954(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.061(R)|      FAST  |    3.906(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.215(R)|      FAST  |    4.303(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.531(R)|      FAST  |    4.410(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.498(R)|      FAST  |    4.508(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.284(R)|      FAST  |    4.640(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.128(R)|      FAST  |    4.731(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.276(R)|      FAST  |    4.273(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.526(R)|      FAST  |    2.843(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.231(R)|      FAST  |    4.082(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.045(R)|      FAST  |    4.072(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.102(R)|      FAST  |    2.608(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |   -0.144(R)|      FAST  |    4.357(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.715(R)|      FAST  |    4.336(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.275(R)|      FAST  |    2.853(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -1.109(R)|      FAST  |    3.945(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.158(R)|      FAST  |    4.034(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |    0.366(R)|      FAST  |    4.417(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.141(R)|      FAST  |    3.776(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.599(R)|      FAST  |    3.918(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.608(R)|      FAST  |    5.096(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.278(R)|      FAST  |    4.207(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.292(R)|      FAST  |    4.703(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.988(R)|      FAST  |    5.357(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.019(R)|      FAST  |    6.492(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.387(R)|      FAST  |    6.859(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.397(R)|      FAST  |    6.566(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.169(R)|      FAST  |    6.775(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.633(R)|      FAST  |    6.113(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.230(R)|      FAST  |    5.938(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.674(R)|      FAST  |    5.768(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.552(R)|      FAST  |    5.776(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.684(R)|      FAST  |    4.136(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.335(R)|      FAST  |    4.070(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.517(R)|      FAST  |    4.342(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -1.168(R)|      FAST  |    5.063(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.705(R)|      FAST  |    4.864(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.021(R)|      FAST  |    4.864(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.682(R)|      FAST  |    4.605(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.436(R)|      FAST  |    4.820(R)|      SLOW  |CLK_BUFG          |   0.000|
enet_int     |    6.543(R)|      SLOW  |    1.808(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<26>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.204(R)|      SLOW  |    3.963(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.326(R)|      SLOW  |    3.866(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.649(R)|      SLOW  |    5.083(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    3.153(R)|      SLOW  |    3.760(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.069(R)|      SLOW  |    1.579(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.600(R)|      SLOW  |    3.383(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    2.261(R)|      SLOW  |    4.205(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    5.108(R)|      SLOW  |    3.681(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.615(R)|      SLOW  |    2.977(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.304(R)|      SLOW  |    3.114(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.922(R)|      SLOW  |    2.378(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.578(R)|      SLOW  |    1.345(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.592(R)|      SLOW  |    3.288(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.687(R)|      SLOW  |    3.382(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.751(R)|      SLOW  |    2.738(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.954(R)|      SLOW  |    3.272(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.382(R)|      FAST  |    4.107(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.891(R)|      FAST  |    5.801(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.289(R)|      FAST  |    5.866(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.031(R)|      FAST  |    5.882(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.903(R)|      FAST  |    4.530(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.702(R)|      FAST  |    4.874(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.934(R)|      FAST  |    3.489(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.451(R)|      FAST  |    4.985(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.337(R)|      FAST  |    1.628(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.340(R)|      FAST  |    2.224(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.007(R)|      FAST  |    1.707(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.207(R)|      FAST  |    4.614(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.060(R)|      FAST  |    4.290(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.066(R)|      FAST  |    4.074(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.037(R)|      FAST  |    4.202(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.031(R)|      FAST  |    3.806(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.721(R)|      FAST  |    4.917(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.532(R)|      FAST  |    4.961(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.503(R)|      FAST  |    5.738(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.294(R)|      FAST  |    4.071(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.445(R)|      FAST  |    5.349(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.451(R)|      FAST  |    5.306(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.906(R)|      FAST  |    5.022(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.595(R)|      FAST  |    4.201(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.266(R)|      FAST  |    4.073(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.061(R)|      FAST  |    4.025(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.337(R)|      FAST  |    4.422(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.653(R)|      FAST  |    4.529(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.620(R)|      FAST  |    4.627(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.406(R)|      FAST  |    4.759(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.250(R)|      FAST  |    4.850(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.154(R)|      FAST  |    4.392(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.648(R)|      FAST  |    2.962(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.353(R)|      FAST  |    4.201(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.167(R)|      FAST  |    4.191(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.224(R)|      FAST  |    2.727(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |   -0.266(R)|      FAST  |    4.476(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.837(R)|      FAST  |    4.455(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.397(R)|      FAST  |    2.972(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -1.231(R)|      FAST  |    4.064(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.280(R)|      FAST  |    4.153(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |    0.244(R)|      FAST  |    4.536(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.263(R)|      FAST  |    3.895(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.721(R)|      FAST  |    4.037(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.730(R)|      FAST  |    5.215(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.400(R)|      FAST  |    4.326(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.414(R)|      FAST  |    4.822(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.110(R)|      FAST  |    5.476(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.141(R)|      FAST  |    6.611(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.509(R)|      FAST  |    6.978(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.519(R)|      FAST  |    6.685(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.291(R)|      FAST  |    6.894(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.755(R)|      FAST  |    6.232(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.352(R)|      FAST  |    6.057(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.796(R)|      FAST  |    5.887(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.674(R)|      FAST  |    5.895(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.806(R)|      FAST  |    4.255(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.457(R)|      FAST  |    4.189(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.639(R)|      FAST  |    4.461(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -1.290(R)|      FAST  |    5.182(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.827(R)|      FAST  |    4.983(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.143(R)|      FAST  |    4.983(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.804(R)|      FAST  |    4.724(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.558(R)|      FAST  |    4.939(R)|      SLOW  |CLK_BUFG          |   0.000|
enet_int     |    6.430(R)|      SLOW  |    1.927(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<27>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.636(R)|      SLOW  |    3.505(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.758(R)|      SLOW  |    3.408(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    2.081(R)|      SLOW  |    4.625(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    3.585(R)|      SLOW  |    3.302(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.501(R)|      SLOW  |    1.121(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    3.032(R)|      SLOW  |    2.925(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    2.693(R)|      SLOW  |    3.747(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    5.540(R)|      SLOW  |    3.223(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    2.047(R)|      SLOW  |    2.519(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.736(R)|      SLOW  |    2.656(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.354(R)|      SLOW  |    1.920(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    5.010(R)|      SLOW  |    0.887(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    3.024(R)|      SLOW  |    2.830(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    4.119(R)|      SLOW  |    2.924(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.183(R)|      SLOW  |    2.280(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.386(R)|      SLOW  |    2.814(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.046(R)|      FAST  |    3.649(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.555(R)|      FAST  |    5.343(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.953(R)|      FAST  |    5.408(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.695(R)|      FAST  |    5.424(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.567(R)|      FAST  |    4.072(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.366(R)|      FAST  |    4.416(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.598(R)|      FAST  |    3.031(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.115(R)|      FAST  |    4.527(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.673(R)|      FAST  |    1.170(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.004(R)|      FAST  |    1.766(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.343(R)|      FAST  |    1.249(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    0.129(R)|      FAST  |    4.156(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.276(R)|      FAST  |    3.832(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.402(R)|      FAST  |    3.616(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.373(R)|      FAST  |    3.744(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.367(R)|      FAST  |    3.348(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.385(R)|      FAST  |    4.459(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.196(R)|      FAST  |    4.503(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.167(R)|      FAST  |    5.280(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.958(R)|      FAST  |    3.613(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.109(R)|      FAST  |    4.891(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.115(R)|      FAST  |    4.848(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.570(R)|      FAST  |    4.564(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.259(R)|      FAST  |    3.743(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.070(R)|      FAST  |    3.615(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.275(R)|      FAST  |    3.567(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.001(R)|      FAST  |    3.964(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.317(R)|      FAST  |    4.071(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.284(R)|      FAST  |    4.169(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.070(R)|      FAST  |    4.301(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.086(R)|      FAST  |    4.392(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.490(R)|      FAST  |    3.934(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.312(R)|      FAST  |    2.504(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.017(R)|      FAST  |    3.743(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.169(R)|      FAST  |    3.733(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.112(R)|      FAST  |    2.269(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.070(R)|      FAST  |    4.018(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.501(R)|      FAST  |    3.997(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.061(R)|      FAST  |    2.514(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.895(R)|      FAST  |    3.606(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |    0.056(R)|      FAST  |    3.695(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |    0.580(R)|      FAST  |    4.078(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.073(R)|      FAST  |    3.437(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.385(R)|      FAST  |    3.579(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.394(R)|      FAST  |    4.757(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.064(R)|      FAST  |    3.868(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.078(R)|      FAST  |    4.364(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.774(R)|      FAST  |    5.018(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.805(R)|      FAST  |    6.153(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.173(R)|      FAST  |    6.520(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.183(R)|      FAST  |    6.227(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.955(R)|      FAST  |    6.436(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.419(R)|      FAST  |    5.774(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.016(R)|      FAST  |    5.599(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.460(R)|      FAST  |    5.429(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.338(R)|      FAST  |    5.437(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.470(R)|      FAST  |    3.797(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.121(R)|      FAST  |    3.731(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.303(R)|      FAST  |    4.003(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.954(R)|      FAST  |    4.724(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.491(R)|      FAST  |    4.525(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.807(R)|      FAST  |    4.525(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.468(R)|      FAST  |    4.266(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.222(R)|      FAST  |    4.481(R)|      SLOW  |CLK_BUFG          |   0.000|
enet_int     |    6.862(R)|      SLOW  |    1.469(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<28>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.335(R)|      SLOW  |    3.823(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.457(R)|      SLOW  |    3.726(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.780(R)|      SLOW  |    4.943(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    3.284(R)|      SLOW  |    3.620(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.200(R)|      SLOW  |    1.439(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.731(R)|      SLOW  |    3.243(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    2.392(R)|      SLOW  |    4.065(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    5.239(R)|      SLOW  |    3.541(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.746(R)|      SLOW  |    2.837(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.435(R)|      SLOW  |    2.974(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.053(R)|      SLOW  |    2.238(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.709(R)|      SLOW  |    1.205(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.723(R)|      SLOW  |    3.148(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.818(R)|      SLOW  |    3.242(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.882(R)|      SLOW  |    2.598(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.085(R)|      SLOW  |    3.132(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.263(R)|      FAST  |    3.967(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.772(R)|      FAST  |    5.661(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.170(R)|      FAST  |    5.726(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.912(R)|      FAST  |    5.742(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.784(R)|      FAST  |    4.390(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.583(R)|      FAST  |    4.734(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.815(R)|      FAST  |    3.349(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.332(R)|      FAST  |    4.845(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.456(R)|      FAST  |    1.488(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.221(R)|      FAST  |    2.084(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.126(R)|      FAST  |    1.567(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.088(R)|      FAST  |    4.474(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.059(R)|      FAST  |    4.150(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.185(R)|      FAST  |    3.934(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.156(R)|      FAST  |    4.062(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.150(R)|      FAST  |    3.666(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.602(R)|      FAST  |    4.777(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.413(R)|      FAST  |    4.821(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.384(R)|      FAST  |    5.598(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.175(R)|      FAST  |    3.931(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.326(R)|      FAST  |    5.209(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.332(R)|      FAST  |    5.166(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.787(R)|      FAST  |    4.882(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.476(R)|      FAST  |    4.061(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.147(R)|      FAST  |    3.933(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.058(R)|      FAST  |    3.885(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.218(R)|      FAST  |    4.282(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.534(R)|      FAST  |    4.389(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.501(R)|      FAST  |    4.487(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.287(R)|      FAST  |    4.619(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.131(R)|      FAST  |    4.710(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.273(R)|      FAST  |    4.252(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.529(R)|      FAST  |    2.822(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.234(R)|      FAST  |    4.061(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.048(R)|      FAST  |    4.051(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.105(R)|      FAST  |    2.587(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |   -0.147(R)|      FAST  |    4.336(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.718(R)|      FAST  |    4.315(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.278(R)|      FAST  |    2.832(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -1.112(R)|      FAST  |    3.924(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.161(R)|      FAST  |    4.013(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |    0.363(R)|      FAST  |    4.396(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.144(R)|      FAST  |    3.755(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.602(R)|      FAST  |    3.897(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.611(R)|      FAST  |    5.075(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.281(R)|      FAST  |    4.186(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.295(R)|      FAST  |    4.682(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.991(R)|      FAST  |    5.336(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.022(R)|      FAST  |    6.471(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.390(R)|      FAST  |    6.838(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.400(R)|      FAST  |    6.545(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.172(R)|      FAST  |    6.754(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.636(R)|      FAST  |    6.092(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.233(R)|      FAST  |    5.917(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.677(R)|      FAST  |    5.747(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.555(R)|      FAST  |    5.755(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.687(R)|      FAST  |    4.115(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.338(R)|      FAST  |    4.049(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.520(R)|      FAST  |    4.321(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -1.171(R)|      FAST  |    5.042(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.708(R)|      FAST  |    4.843(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.024(R)|      FAST  |    4.843(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.685(R)|      FAST  |    4.584(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.439(R)|      FAST  |    4.799(R)|      SLOW  |CLK_BUFG          |   0.000|
enet_int     |    6.561(R)|      SLOW  |    1.787(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<29>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.359(R)|      SLOW  |    4.855(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.481(R)|      SLOW  |    4.758(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.804(R)|      SLOW  |    5.975(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.308(R)|      SLOW  |    4.652(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.224(R)|      SLOW  |    2.471(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.755(R)|      SLOW  |    4.275(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.416(R)|      SLOW  |    5.097(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    4.263(R)|      SLOW  |    4.573(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.770(R)|      SLOW  |    3.869(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.459(R)|      SLOW  |    4.006(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.077(R)|      SLOW  |    3.270(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.733(R)|      SLOW  |    2.237(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.747(R)|      SLOW  |    4.180(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.842(R)|      SLOW  |    4.274(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    0.906(R)|      SLOW  |    3.630(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.109(R)|      SLOW  |    4.164(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.916(R)|      FAST  |    4.999(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.425(R)|      FAST  |    6.693(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.823(R)|      FAST  |    6.758(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.565(R)|      FAST  |    6.774(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -2.437(R)|      FAST  |    5.422(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -2.236(R)|      FAST  |    5.766(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -1.468(R)|      FAST  |    4.381(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.985(R)|      FAST  |    5.877(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.197(R)|      FAST  |    2.520(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.874(R)|      FAST  |    3.116(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.527(R)|      FAST  |    2.599(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.741(R)|      FAST  |    5.506(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.594(R)|      FAST  |    5.182(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.468(R)|      FAST  |    4.966(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.497(R)|      FAST  |    5.094(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.503(R)|      FAST  |    4.698(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -1.255(R)|      FAST  |    5.809(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -1.066(R)|      FAST  |    5.853(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -2.037(R)|      FAST  |    6.630(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.828(R)|      FAST  |    4.963(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.979(R)|      FAST  |    6.241(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.985(R)|      FAST  |    6.198(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.440(R)|      FAST  |    5.914(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -2.129(R)|      FAST  |    5.093(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.800(R)|      FAST  |    4.965(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.595(R)|      FAST  |    4.917(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.871(R)|      FAST  |    5.314(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -1.187(R)|      FAST  |    5.421(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -1.154(R)|      FAST  |    5.519(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.940(R)|      FAST  |    5.651(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.784(R)|      FAST  |    5.742(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.380(R)|      FAST  |    5.284(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -1.182(R)|      FAST  |    3.854(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.887(R)|      FAST  |    5.093(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.701(R)|      FAST  |    5.083(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.758(R)|      FAST  |    3.619(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |   -0.800(R)|      FAST  |    5.368(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -1.371(R)|      FAST  |    5.347(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.931(R)|      FAST  |    3.864(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -1.765(R)|      FAST  |    4.956(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.814(R)|      FAST  |    5.045(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.290(R)|      FAST  |    5.428(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.797(R)|      FAST  |    4.787(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.255(R)|      FAST  |    4.929(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -2.264(R)|      FAST  |    6.107(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.934(R)|      FAST  |    5.218(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.948(R)|      FAST  |    5.714(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.644(R)|      FAST  |    6.368(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.675(R)|      FAST  |    7.503(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -3.043(R)|      FAST  |    7.870(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -3.053(R)|      FAST  |    7.577(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.825(R)|      FAST  |    7.786(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.289(R)|      FAST  |    7.124(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.886(R)|      FAST  |    6.949(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.330(R)|      FAST  |    6.779(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -2.208(R)|      FAST  |    6.787(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -1.340(R)|      FAST  |    5.147(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.991(R)|      FAST  |    5.081(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -1.173(R)|      FAST  |    5.353(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -1.824(R)|      FAST  |    6.074(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -1.361(R)|      FAST  |    5.875(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.677(R)|      FAST  |    5.875(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -1.338(R)|      FAST  |    5.616(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.092(R)|      FAST  |    5.831(R)|      SLOW  |CLK_BUFG          |   0.000|
enet_int     |    5.585(R)|      SLOW  |    2.819(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<30>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.171(R)|      SLOW  |    3.998(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.293(R)|      SLOW  |    3.901(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.616(R)|      SLOW  |    5.118(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    3.120(R)|      SLOW  |    3.795(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.036(R)|      SLOW  |    1.614(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.567(R)|      SLOW  |    3.418(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    2.228(R)|      SLOW  |    4.240(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    5.075(R)|      SLOW  |    3.716(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.582(R)|      SLOW  |    3.012(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.271(R)|      SLOW  |    3.149(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    2.889(R)|      SLOW  |    2.413(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.545(R)|      SLOW  |    1.380(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.559(R)|      SLOW  |    3.323(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.654(R)|      SLOW  |    3.417(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.718(R)|      SLOW  |    2.773(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.921(R)|      SLOW  |    3.307(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.394(R)|      FAST  |    4.142(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.903(R)|      FAST  |    5.836(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.301(R)|      FAST  |    5.901(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.043(R)|      FAST  |    5.917(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.915(R)|      FAST  |    4.565(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.714(R)|      FAST  |    4.909(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.946(R)|      FAST  |    3.524(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.463(R)|      FAST  |    5.020(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.325(R)|      FAST  |    1.663(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.352(R)|      FAST  |    2.259(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.005(R)|      FAST  |    1.742(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.219(R)|      FAST  |    4.649(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.072(R)|      FAST  |    4.325(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.054(R)|      FAST  |    4.109(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.025(R)|      FAST  |    4.237(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.019(R)|      FAST  |    3.841(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.733(R)|      FAST  |    4.952(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.544(R)|      FAST  |    4.996(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.515(R)|      FAST  |    5.773(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.306(R)|      FAST  |    4.106(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.457(R)|      FAST  |    5.384(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.463(R)|      FAST  |    5.341(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.918(R)|      FAST  |    5.057(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.607(R)|      FAST  |    4.236(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.278(R)|      FAST  |    4.108(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.073(R)|      FAST  |    4.060(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.349(R)|      FAST  |    4.457(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.665(R)|      FAST  |    4.564(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.632(R)|      FAST  |    4.662(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.418(R)|      FAST  |    4.794(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.262(R)|      FAST  |    4.885(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.142(R)|      FAST  |    4.427(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.660(R)|      FAST  |    2.997(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.365(R)|      FAST  |    4.236(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.179(R)|      FAST  |    4.226(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.236(R)|      FAST  |    2.762(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |   -0.278(R)|      FAST  |    4.511(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.849(R)|      FAST  |    4.490(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.409(R)|      FAST  |    3.007(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -1.243(R)|      FAST  |    4.099(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.292(R)|      FAST  |    4.188(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |    0.232(R)|      FAST  |    4.571(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.275(R)|      FAST  |    3.930(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.733(R)|      FAST  |    4.072(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.742(R)|      FAST  |    5.250(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.412(R)|      FAST  |    4.361(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.426(R)|      FAST  |    4.857(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.122(R)|      FAST  |    5.511(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.153(R)|      FAST  |    6.646(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.521(R)|      FAST  |    7.013(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.531(R)|      FAST  |    6.720(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.303(R)|      FAST  |    6.929(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.767(R)|      FAST  |    6.267(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.364(R)|      FAST  |    6.092(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.808(R)|      FAST  |    5.922(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.686(R)|      FAST  |    5.930(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.818(R)|      FAST  |    4.290(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.469(R)|      FAST  |    4.224(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.651(R)|      FAST  |    4.496(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -1.302(R)|      FAST  |    5.217(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.839(R)|      FAST  |    5.018(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.155(R)|      FAST  |    5.018(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.816(R)|      FAST  |    4.759(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.570(R)|      FAST  |    4.974(R)|      SLOW  |CLK_BUFG          |   0.000|
enet_int     |    6.397(R)|      SLOW  |    1.962(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<31>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.333(R)|      SLOW  |    3.824(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.455(R)|      SLOW  |    3.727(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.778(R)|      SLOW  |    4.944(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    3.282(R)|      SLOW  |    3.621(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.198(R)|      SLOW  |    1.440(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.729(R)|      SLOW  |    3.244(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    2.390(R)|      SLOW  |    4.066(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    5.237(R)|      SLOW  |    3.542(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.744(R)|      SLOW  |    2.838(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.433(R)|      SLOW  |    2.975(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.051(R)|      SLOW  |    2.239(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    4.707(R)|      SLOW  |    1.206(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.721(R)|      SLOW  |    3.149(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.816(R)|      SLOW  |    3.243(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.880(R)|      SLOW  |    2.599(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.083(R)|      SLOW  |    3.133(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.277(R)|      FAST  |    3.968(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.786(R)|      FAST  |    5.662(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.184(R)|      FAST  |    5.727(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.926(R)|      FAST  |    5.743(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.798(R)|      FAST  |    4.391(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.597(R)|      FAST  |    4.735(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.829(R)|      FAST  |    3.350(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.346(R)|      FAST  |    4.846(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.442(R)|      FAST  |    1.489(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.235(R)|      FAST  |    2.085(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.112(R)|      FAST  |    1.568(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.102(R)|      FAST  |    4.475(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.045(R)|      FAST  |    4.151(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.171(R)|      FAST  |    3.935(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.142(R)|      FAST  |    4.063(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.136(R)|      FAST  |    3.667(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.616(R)|      FAST  |    4.778(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.427(R)|      FAST  |    4.822(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.398(R)|      FAST  |    5.599(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.189(R)|      FAST  |    3.932(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.340(R)|      FAST  |    5.210(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.346(R)|      FAST  |    5.167(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.801(R)|      FAST  |    4.883(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.490(R)|      FAST  |    4.062(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.161(R)|      FAST  |    3.934(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.044(R)|      FAST  |    3.886(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.232(R)|      FAST  |    4.283(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.548(R)|      FAST  |    4.390(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.515(R)|      FAST  |    4.488(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.301(R)|      FAST  |    4.620(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.145(R)|      FAST  |    4.711(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.259(R)|      FAST  |    4.253(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.543(R)|      FAST  |    2.823(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.248(R)|      FAST  |    4.062(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.062(R)|      FAST  |    4.052(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.119(R)|      FAST  |    2.588(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |   -0.161(R)|      FAST  |    4.337(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.732(R)|      FAST  |    4.316(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.292(R)|      FAST  |    2.833(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -1.126(R)|      FAST  |    3.925(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.175(R)|      FAST  |    4.014(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |    0.349(R)|      FAST  |    4.397(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.158(R)|      FAST  |    3.756(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.616(R)|      FAST  |    3.898(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.625(R)|      FAST  |    5.076(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.295(R)|      FAST  |    4.187(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.309(R)|      FAST  |    4.683(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.005(R)|      FAST  |    5.337(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.036(R)|      FAST  |    6.472(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.404(R)|      FAST  |    6.839(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.414(R)|      FAST  |    6.546(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.186(R)|      FAST  |    6.755(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.650(R)|      FAST  |    6.093(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.247(R)|      FAST  |    5.918(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.691(R)|      FAST  |    5.748(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.569(R)|      FAST  |    5.756(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.701(R)|      FAST  |    4.116(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.352(R)|      FAST  |    4.050(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.534(R)|      FAST  |    4.322(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -1.185(R)|      FAST  |    5.043(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.722(R)|      FAST  |    4.844(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.038(R)|      FAST  |    4.844(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.699(R)|      FAST  |    4.585(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.453(R)|      FAST  |    4.800(R)|      SLOW  |CLK_BUFG          |   0.000|
enet_int     |    6.559(R)|      SLOW  |    1.788(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock CLK50 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_25      |        13.668(R)|      SLOW  |         7.706(R)|      FAST  |CLK50_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock CLKh to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        18.806(R)|      SLOW  |        10.564(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        18.885(R)|      SLOW  |        10.594(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        19.374(R)|      SLOW  |        10.634(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        19.554(R)|      SLOW  |        10.777(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        18.652(R)|      SLOW  |        10.022(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        18.948(R)|      SLOW  |        10.635(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        18.841(R)|      SLOW  |        10.587(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        16.692(R)|      SLOW  |         9.595(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        18.139(R)|      SLOW  |        10.467(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        16.916(R)|      SLOW  |         9.747(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        16.920(R)|      SLOW  |         9.749(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        17.554(R)|      SLOW  |        10.164(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        17.695(R)|      SLOW  |        10.252(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        17.582(R)|      SLOW  |        10.175(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.204(R)|      SLOW  |        11.178(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        18.247(R)|      SLOW  |        10.560(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        18.366(R)|      SLOW  |        10.627(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        18.122(R)|      SLOW  |        10.584(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        17.417(R)|      SLOW  |        10.072(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        17.675(R)|      SLOW  |        10.247(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        17.681(R)|      SLOW  |        10.250(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        18.006(R)|      SLOW  |        10.421(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        18.058(R)|      SLOW  |        10.452(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        17.841(R)|      SLOW  |        10.328(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        17.702(R)|      SLOW  |        10.256(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        17.753(R)|      SLOW  |        10.272(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        17.634(R)|      SLOW  |        10.200(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        15.865(R)|      SLOW  |         9.126(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        17.539(R)|      SLOW  |        10.129(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        18.675(R)|      SLOW  |         9.256(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        18.094(R)|      SLOW  |         8.612(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        16.077(R)|      SLOW  |         8.208(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        18.479(R)|      SLOW  |         8.678(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        19.916(R)|      SLOW  |         9.763(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        17.753(R)|      SLOW  |         8.962(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        17.395(R)|      SLOW  |         8.670(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        17.019(R)|      SLOW  |         8.634(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        16.657(R)|      SLOW  |         8.906(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        18.094(R)|      SLOW  |         9.331(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        18.870(R)|      SLOW  |         9.539(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        20.283(R)|      SLOW  |        10.446(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        17.919(R)|      SLOW  |         9.221(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        17.753(R)|      SLOW  |         9.254(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        17.019(R)|      SLOW  |         9.650(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        16.657(R)|      SLOW  |         9.287(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        14.717(R)|      SLOW  |         8.413(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        14.888(R)|      SLOW  |         8.525(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        11.436(R)|      SLOW  |         6.394(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        11.815(R)|      SLOW  |         6.628(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        11.786(R)|      SLOW  |         6.611(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        11.602(R)|      SLOW  |         6.517(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        16.255(R)|      SLOW  |         9.498(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        15.542(R)|      SLOW  |         8.983(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        15.605(R)|      SLOW  |         9.090(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        15.438(R)|      SLOW  |         8.955(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        13.764(R)|      SLOW  |         7.819(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        14.484(R)|      SLOW  |         8.281(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        14.856(R)|      SLOW  |         8.556(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        14.576(R)|      SLOW  |         8.358(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        16.230(R)|      SLOW  |         9.460(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        14.614(R)|      SLOW  |         8.481(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        16.330(R)|      SLOW  |         9.547(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        13.669(R)|      SLOW  |         7.917(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        14.148(R)|      SLOW  |         7.998(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        11.835(R)|      SLOW  |         6.648(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        14.671(R)|      SLOW  |         8.309(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        11.767(R)|      SLOW  |         6.592(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.381(R)|      SLOW  |         8.470(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.536(R)|      SLOW  |         7.707(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.813(R)|      SLOW  |         7.588(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.175(R)|      SLOW  |         7.624(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        22.883(R)|      SLOW  |         7.983(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.781(R)|      SLOW  |         8.281(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.114(R)|      SLOW  |         8.829(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.175(R)|      SLOW  |         7.832(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        19.782(R)|      SLOW  |         8.964(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        19.253(R)|      SLOW  |         8.877(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        19.491(R)|      SLOW  |         8.830(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        18.434(R)|      SLOW  |         8.060(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        18.434(R)|      SLOW  |         8.139(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        20.822(R)|      SLOW  |         9.054(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        20.822(R)|      SLOW  |         8.765(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        20.586(R)|      SLOW  |         8.689(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.518(R)|      SLOW  |         8.098(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.518(R)|      SLOW  |         8.208(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        18.976(R)|      SLOW  |         7.524(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        18.976(R)|      SLOW  |         8.813(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.213(R)|      SLOW  |         7.639(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.213(R)|      SLOW  |         7.890(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.536(R)|      SLOW  |         7.955(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.813(R)|      SLOW  |         8.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        20.497(R)|      SLOW  |         8.822(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        20.497(R)|      SLOW  |         8.682(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        19.491(R)|      SLOW  |         8.509(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        19.470(R)|      SLOW  |         8.330(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        19.470(R)|      SLOW  |         8.406(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        18.953(R)|      SLOW  |         8.226(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.170(R)|      SLOW  |         8.180(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.170(R)|      SLOW  |         8.443(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        13.786(R)|      SLOW  |         7.914(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.059(R)|      SLOW  |        10.619(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        15.389(R)|      SLOW  |         9.057(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        15.058(R)|      SLOW  |         8.660(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        13.258(R)|      SLOW  |         7.589(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        15.337(R)|      SLOW  |         8.850(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        14.501(R)|      SLOW  |         8.326(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        13.921(R)|      SLOW  |         7.998(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        15.365(R)|      SLOW  |         8.848(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        15.948(R)|      SLOW  |         9.416(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        14.881(R)|      SLOW  |         8.549(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        14.651(R)|      SLOW  |         8.374(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        14.996(R)|      SLOW  |         8.615(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        14.729(R)|      SLOW  |         8.471(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        14.550(R)|      SLOW  |         8.343(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        14.215(R)|      SLOW  |         8.124(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        14.806(R)|      SLOW  |         8.504(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        14.639(R)|      SLOW  |         8.375(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        12.108(R)|      SLOW  |         6.864(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        11.704(R)|      SLOW  |         6.593(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        12.745(R)|      SLOW  |         7.214(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        12.965(R)|      SLOW  |         7.345(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        14.251(R)|      SLOW  |         8.119(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        18.939(R)|      SLOW  |         9.184(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        18.947(R)|      SLOW  |         8.237(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        19.174(R)|      SLOW  |         8.668(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        19.201(R)|      SLOW  |         9.494(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        19.193(R)|      SLOW  |         8.562(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        18.886(R)|      SLOW  |         8.571(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        18.969(R)|      SLOW  |         8.729(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        18.509(R)|      SLOW  |         8.795(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        19.632(R)|      SLOW  |         8.725(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        19.646(R)|      SLOW  |         8.381(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        17.555(R)|      SLOW  |         8.575(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        17.555(R)|      SLOW  |         8.490(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        18.995(R)|      SLOW  |         7.658(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        17.833(R)|      SLOW  |         8.179(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        18.956(R)|      SLOW  |         7.575(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        19.392(R)|      SLOW  |         7.779(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        20.230(R)|      SLOW  |         6.820(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        20.230(R)|      SLOW  |         6.839(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        19.507(R)|      SLOW  |         6.938(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        19.868(R)|      SLOW  |         6.826(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        19.843(R)|      SLOW  |         7.068(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        19.099(R)|      SLOW  |         7.229(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        20.558(R)|      SLOW  |         7.397(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        20.558(R)|      SLOW  |         7.387(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        18.509(R)|      SLOW  |         8.178(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        18.097(R)|      SLOW  |         8.127(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        17.380(R)|      SLOW  |         8.058(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        17.380(R)|      SLOW  |         8.058(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        17.579(R)|      SLOW  |         8.024(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        17.163(R)|      SLOW  |         7.983(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        17.163(R)|      SLOW  |         8.011(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        18.974(R)|      SLOW  |         8.056(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        13.619(R)|      SLOW  |         7.750(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        16.404(R)|      SLOW  |         9.500(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        16.606(R)|      SLOW  |         9.575(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        23.065(R)|      SLOW  |        11.463(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        22.631(R)|      SLOW  |        10.816(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        21.430(R)|      SLOW  |        10.985(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        20.968(R)|      SLOW  |        11.200(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        20.764(R)|      SLOW  |        10.283(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        21.202(R)|      SLOW  |        10.626(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        23.269(R)|      SLOW  |        11.474(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        21.949(R)|      SLOW  |        11.127(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        20.036(R)|      SLOW  |         9.864(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        20.903(R)|      SLOW  |        10.274(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        19.615(R)|      SLOW  |        10.294(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        25.061(R)|      SLOW  |        10.858(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        20.966(R)|      SLOW  |        10.943(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        21.803(R)|      SLOW  |        10.966(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        21.725(R)|      SLOW  |        10.882(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        21.567(R)|      SLOW  |        11.122(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<15> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        18.923(R)|      SLOW  |        10.736(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        19.002(R)|      SLOW  |        10.766(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        19.491(R)|      SLOW  |        10.806(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        19.671(R)|      SLOW  |        10.949(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        18.769(R)|      SLOW  |        10.194(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        19.065(R)|      SLOW  |        10.807(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        18.958(R)|      SLOW  |        10.759(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        16.809(R)|      SLOW  |         9.767(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        18.256(R)|      SLOW  |        10.639(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        17.033(R)|      SLOW  |         9.919(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        17.037(R)|      SLOW  |         9.921(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        17.671(R)|      SLOW  |        10.336(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        17.812(R)|      SLOW  |        10.424(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        17.699(R)|      SLOW  |        10.347(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.321(R)|      SLOW  |        11.350(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        18.364(R)|      SLOW  |        10.732(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        18.483(R)|      SLOW  |        10.799(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        18.239(R)|      SLOW  |        10.756(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        17.534(R)|      SLOW  |        10.244(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        17.792(R)|      SLOW  |        10.419(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        17.798(R)|      SLOW  |        10.422(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        18.123(R)|      SLOW  |        10.593(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        18.175(R)|      SLOW  |        10.624(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        17.958(R)|      SLOW  |        10.500(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        17.819(R)|      SLOW  |        10.428(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        17.870(R)|      SLOW  |        10.444(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        17.751(R)|      SLOW  |        10.372(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        15.982(R)|      SLOW  |         9.298(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        17.656(R)|      SLOW  |        10.301(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        18.792(R)|      SLOW  |         9.428(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        18.211(R)|      SLOW  |         8.784(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        16.194(R)|      SLOW  |         8.380(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        18.596(R)|      SLOW  |         8.850(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        20.033(R)|      SLOW  |         9.935(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        17.870(R)|      SLOW  |         9.134(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        17.512(R)|      SLOW  |         8.842(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        17.136(R)|      SLOW  |         8.806(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        16.774(R)|      SLOW  |         9.078(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        18.211(R)|      SLOW  |         9.503(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        18.987(R)|      SLOW  |         9.711(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        20.400(R)|      SLOW  |        10.618(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        18.036(R)|      SLOW  |         9.393(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        17.870(R)|      SLOW  |         9.426(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        17.136(R)|      SLOW  |         9.822(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        16.774(R)|      SLOW  |         9.459(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        14.834(R)|      SLOW  |         8.585(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        15.005(R)|      SLOW  |         8.697(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        11.553(R)|      SLOW  |         6.566(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        11.932(R)|      SLOW  |         6.800(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        11.903(R)|      SLOW  |         6.783(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        11.719(R)|      SLOW  |         6.689(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        16.372(R)|      SLOW  |         9.670(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        15.659(R)|      SLOW  |         9.155(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        15.722(R)|      SLOW  |         9.262(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        15.555(R)|      SLOW  |         9.127(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        13.881(R)|      SLOW  |         7.991(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        14.601(R)|      SLOW  |         8.453(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        14.973(R)|      SLOW  |         8.728(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        14.693(R)|      SLOW  |         8.530(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        16.347(R)|      SLOW  |         9.632(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        14.731(R)|      SLOW  |         8.653(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        16.447(R)|      SLOW  |         9.719(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        13.786(R)|      SLOW  |         8.089(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        14.265(R)|      SLOW  |         8.170(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        11.952(R)|      SLOW  |         6.820(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        14.788(R)|      SLOW  |         8.481(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        11.884(R)|      SLOW  |         6.764(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.498(R)|      SLOW  |         8.642(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.653(R)|      SLOW  |         7.879(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.930(R)|      SLOW  |         7.760(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.292(R)|      SLOW  |         7.796(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.000(R)|      SLOW  |         8.155(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.898(R)|      SLOW  |         8.453(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.231(R)|      SLOW  |         9.001(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.292(R)|      SLOW  |         8.004(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        19.899(R)|      SLOW  |         9.136(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        19.370(R)|      SLOW  |         9.049(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        19.608(R)|      SLOW  |         9.002(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        18.551(R)|      SLOW  |         8.232(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        18.551(R)|      SLOW  |         8.311(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        20.939(R)|      SLOW  |         9.226(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        20.939(R)|      SLOW  |         8.937(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        20.703(R)|      SLOW  |         8.861(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.635(R)|      SLOW  |         8.270(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.635(R)|      SLOW  |         8.380(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.093(R)|      SLOW  |         7.696(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.093(R)|      SLOW  |         8.985(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.330(R)|      SLOW  |         7.811(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.330(R)|      SLOW  |         8.062(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.653(R)|      SLOW  |         8.127(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.930(R)|      SLOW  |         8.889(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        20.614(R)|      SLOW  |         8.994(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        20.614(R)|      SLOW  |         8.854(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        19.608(R)|      SLOW  |         8.681(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        19.587(R)|      SLOW  |         8.502(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        19.587(R)|      SLOW  |         8.578(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.070(R)|      SLOW  |         8.398(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.287(R)|      SLOW  |         8.352(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.287(R)|      SLOW  |         8.615(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        13.903(R)|      SLOW  |         8.086(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.176(R)|      SLOW  |        10.791(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        15.506(R)|      SLOW  |         9.229(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        15.175(R)|      SLOW  |         8.832(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        13.375(R)|      SLOW  |         7.761(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        15.454(R)|      SLOW  |         9.022(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        14.618(R)|      SLOW  |         8.498(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        14.038(R)|      SLOW  |         8.170(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        15.482(R)|      SLOW  |         9.020(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        16.065(R)|      SLOW  |         9.588(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        14.998(R)|      SLOW  |         8.721(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        14.768(R)|      SLOW  |         8.546(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        15.113(R)|      SLOW  |         8.787(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        14.846(R)|      SLOW  |         8.643(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        14.667(R)|      SLOW  |         8.515(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        14.332(R)|      SLOW  |         8.296(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        14.923(R)|      SLOW  |         8.676(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        14.756(R)|      SLOW  |         8.547(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        12.225(R)|      SLOW  |         7.036(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        11.821(R)|      SLOW  |         6.765(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        12.862(R)|      SLOW  |         7.386(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        13.082(R)|      SLOW  |         7.517(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        14.368(R)|      SLOW  |         8.291(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        19.056(R)|      SLOW  |         9.356(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        19.064(R)|      SLOW  |         8.409(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        19.291(R)|      SLOW  |         8.840(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        19.318(R)|      SLOW  |         9.666(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        19.310(R)|      SLOW  |         8.734(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        19.003(R)|      SLOW  |         8.743(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        19.086(R)|      SLOW  |         8.901(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        18.626(R)|      SLOW  |         8.967(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        19.749(R)|      SLOW  |         8.897(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        19.763(R)|      SLOW  |         8.553(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        17.672(R)|      SLOW  |         8.747(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        17.672(R)|      SLOW  |         8.662(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        19.112(R)|      SLOW  |         7.830(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        17.950(R)|      SLOW  |         8.351(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        19.073(R)|      SLOW  |         7.747(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        19.509(R)|      SLOW  |         7.951(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        20.347(R)|      SLOW  |         6.992(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        20.347(R)|      SLOW  |         7.011(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        19.624(R)|      SLOW  |         7.110(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        19.985(R)|      SLOW  |         6.998(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        19.960(R)|      SLOW  |         7.240(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        19.216(R)|      SLOW  |         7.401(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        20.675(R)|      SLOW  |         7.569(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        20.675(R)|      SLOW  |         7.559(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        18.626(R)|      SLOW  |         8.350(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        18.214(R)|      SLOW  |         8.299(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        17.497(R)|      SLOW  |         8.230(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        17.497(R)|      SLOW  |         8.230(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        17.696(R)|      SLOW  |         8.196(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        17.280(R)|      SLOW  |         8.155(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        17.280(R)|      SLOW  |         8.183(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        19.091(R)|      SLOW  |         8.228(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        13.736(R)|      SLOW  |         7.922(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        16.521(R)|      SLOW  |         9.672(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        16.723(R)|      SLOW  |         9.747(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        23.182(R)|      SLOW  |        11.635(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        22.748(R)|      SLOW  |        10.988(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        21.547(R)|      SLOW  |        11.157(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        21.085(R)|      SLOW  |        11.372(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        20.881(R)|      SLOW  |        10.455(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        21.319(R)|      SLOW  |        10.798(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        23.386(R)|      SLOW  |        11.646(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        22.066(R)|      SLOW  |        11.299(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        20.153(R)|      SLOW  |        10.036(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        21.020(R)|      SLOW  |        10.446(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        19.732(R)|      SLOW  |        10.466(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        25.178(R)|      SLOW  |        11.030(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        21.083(R)|      SLOW  |        11.115(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        21.920(R)|      SLOW  |        11.138(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        21.842(R)|      SLOW  |        11.054(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        21.684(R)|      SLOW  |        11.294(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<16> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        20.622(R)|      SLOW  |        11.714(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        20.701(R)|      SLOW  |        11.744(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        21.190(R)|      SLOW  |        11.784(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        21.370(R)|      SLOW  |        11.927(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        20.468(R)|      SLOW  |        11.172(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        20.764(R)|      SLOW  |        11.785(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        20.657(R)|      SLOW  |        11.737(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        18.508(R)|      SLOW  |        10.745(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.955(R)|      SLOW  |        11.617(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        18.732(R)|      SLOW  |        10.897(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        18.736(R)|      SLOW  |        10.899(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.370(R)|      SLOW  |        11.314(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.511(R)|      SLOW  |        11.402(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.398(R)|      SLOW  |        11.325(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        21.020(R)|      SLOW  |        12.328(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.063(R)|      SLOW  |        11.710(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.182(R)|      SLOW  |        11.777(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.938(R)|      SLOW  |        11.734(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.233(R)|      SLOW  |        11.222(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.491(R)|      SLOW  |        11.397(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.497(R)|      SLOW  |        11.400(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        19.822(R)|      SLOW  |        11.571(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        19.874(R)|      SLOW  |        11.602(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.657(R)|      SLOW  |        11.478(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.518(R)|      SLOW  |        11.406(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.569(R)|      SLOW  |        11.422(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.450(R)|      SLOW  |        11.350(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.681(R)|      SLOW  |        10.276(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.355(R)|      SLOW  |        11.279(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.491(R)|      SLOW  |        10.406(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.910(R)|      SLOW  |         9.762(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.893(R)|      SLOW  |         9.358(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.295(R)|      SLOW  |         9.828(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.732(R)|      SLOW  |        10.913(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.569(R)|      SLOW  |        10.112(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.211(R)|      SLOW  |         9.820(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.835(R)|      SLOW  |         9.784(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.473(R)|      SLOW  |        10.056(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.910(R)|      SLOW  |        10.481(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.686(R)|      SLOW  |        10.689(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.099(R)|      SLOW  |        11.596(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.735(R)|      SLOW  |        10.371(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.569(R)|      SLOW  |        10.404(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.835(R)|      SLOW  |        10.800(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.473(R)|      SLOW  |        10.437(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        16.533(R)|      SLOW  |         9.563(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        16.704(R)|      SLOW  |         9.675(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        13.252(R)|      SLOW  |         7.544(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        13.631(R)|      SLOW  |         7.778(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        13.602(R)|      SLOW  |         7.761(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        13.418(R)|      SLOW  |         7.667(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.071(R)|      SLOW  |        10.648(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.358(R)|      SLOW  |        10.133(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.421(R)|      SLOW  |        10.240(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.254(R)|      SLOW  |        10.105(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        15.580(R)|      SLOW  |         8.969(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.300(R)|      SLOW  |         9.431(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.672(R)|      SLOW  |         9.706(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.392(R)|      SLOW  |         9.508(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.046(R)|      SLOW  |        10.610(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        16.430(R)|      SLOW  |         9.631(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        18.146(R)|      SLOW  |        10.697(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        15.485(R)|      SLOW  |         9.067(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        15.964(R)|      SLOW  |         9.148(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        13.651(R)|      SLOW  |         7.798(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        16.487(R)|      SLOW  |         9.459(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        13.583(R)|      SLOW  |         7.742(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        21.197(R)|      SLOW  |         9.620(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        24.352(R)|      SLOW  |         8.857(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        23.629(R)|      SLOW  |         8.738(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.991(R)|      SLOW  |         8.774(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.699(R)|      SLOW  |         9.133(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        21.597(R)|      SLOW  |         9.431(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.930(R)|      SLOW  |         9.979(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.991(R)|      SLOW  |         8.982(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.598(R)|      SLOW  |        10.114(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.069(R)|      SLOW  |        10.027(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.307(R)|      SLOW  |         9.980(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.250(R)|      SLOW  |         9.210(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.250(R)|      SLOW  |         9.289(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.638(R)|      SLOW  |        10.204(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.638(R)|      SLOW  |         9.915(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.402(R)|      SLOW  |         9.839(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.334(R)|      SLOW  |         9.248(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.334(R)|      SLOW  |         9.358(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        20.792(R)|      SLOW  |         8.674(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.792(R)|      SLOW  |         9.963(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        23.029(R)|      SLOW  |         8.789(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        23.029(R)|      SLOW  |         9.040(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        24.352(R)|      SLOW  |         9.105(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        23.629(R)|      SLOW  |         9.867(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.313(R)|      SLOW  |         9.972(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.313(R)|      SLOW  |         9.832(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.307(R)|      SLOW  |         9.659(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.286(R)|      SLOW  |         9.480(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.286(R)|      SLOW  |         9.556(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.769(R)|      SLOW  |         9.376(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.986(R)|      SLOW  |         9.330(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.986(R)|      SLOW  |         9.593(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        15.602(R)|      SLOW  |         9.064(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.875(R)|      SLOW  |        11.769(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.205(R)|      SLOW  |        10.207(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        16.874(R)|      SLOW  |         9.810(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.074(R)|      SLOW  |         8.739(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.153(R)|      SLOW  |        10.000(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.317(R)|      SLOW  |         9.476(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        15.737(R)|      SLOW  |         9.148(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.181(R)|      SLOW  |         9.998(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.764(R)|      SLOW  |        10.566(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        16.697(R)|      SLOW  |         9.699(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.467(R)|      SLOW  |         9.524(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        16.812(R)|      SLOW  |         9.765(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.545(R)|      SLOW  |         9.621(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.366(R)|      SLOW  |         9.493(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        16.031(R)|      SLOW  |         9.274(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        16.622(R)|      SLOW  |         9.654(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        16.455(R)|      SLOW  |         9.525(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        13.924(R)|      SLOW  |         8.014(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        13.520(R)|      SLOW  |         7.743(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        14.561(R)|      SLOW  |         8.364(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        14.781(R)|      SLOW  |         8.495(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        16.067(R)|      SLOW  |         9.269(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        20.755(R)|      SLOW  |        10.334(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        20.763(R)|      SLOW  |         9.387(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        20.990(R)|      SLOW  |         9.818(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.017(R)|      SLOW  |        10.644(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.009(R)|      SLOW  |         9.712(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.702(R)|      SLOW  |         9.721(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.785(R)|      SLOW  |         9.879(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.325(R)|      SLOW  |         9.945(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.448(R)|      SLOW  |         9.875(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.462(R)|      SLOW  |         9.531(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.371(R)|      SLOW  |         9.725(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.371(R)|      SLOW  |         9.640(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.811(R)|      SLOW  |         8.808(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.649(R)|      SLOW  |         9.329(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        20.772(R)|      SLOW  |         8.725(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.208(R)|      SLOW  |         8.929(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.046(R)|      SLOW  |         7.970(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.046(R)|      SLOW  |         7.989(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.323(R)|      SLOW  |         8.088(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.684(R)|      SLOW  |         7.976(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.659(R)|      SLOW  |         8.218(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.915(R)|      SLOW  |         8.379(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.374(R)|      SLOW  |         8.547(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.374(R)|      SLOW  |         8.537(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.325(R)|      SLOW  |         9.328(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        19.913(R)|      SLOW  |         9.277(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.196(R)|      SLOW  |         9.208(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.196(R)|      SLOW  |         9.208(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.395(R)|      SLOW  |         9.174(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        18.979(R)|      SLOW  |         9.133(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        18.979(R)|      SLOW  |         9.161(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.790(R)|      SLOW  |         9.206(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        15.435(R)|      SLOW  |         8.900(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.220(R)|      SLOW  |        10.650(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.422(R)|      SLOW  |        10.725(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.881(R)|      SLOW  |        12.613(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.447(R)|      SLOW  |        11.966(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.246(R)|      SLOW  |        12.135(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        22.784(R)|      SLOW  |        12.350(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        22.580(R)|      SLOW  |        11.433(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.018(R)|      SLOW  |        11.776(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.085(R)|      SLOW  |        12.624(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        23.765(R)|      SLOW  |        12.277(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        21.852(R)|      SLOW  |        11.014(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        22.719(R)|      SLOW  |        11.424(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.431(R)|      SLOW  |        11.444(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        26.877(R)|      SLOW  |        12.008(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.782(R)|      SLOW  |        12.093(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.619(R)|      SLOW  |        12.116(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.541(R)|      SLOW  |        12.032(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.383(R)|      SLOW  |        12.272(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<17> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.099(R)|      SLOW  |        12.026(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.178(R)|      SLOW  |        12.056(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        21.667(R)|      SLOW  |        12.096(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        21.847(R)|      SLOW  |        12.239(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        20.945(R)|      SLOW  |        11.484(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        21.241(R)|      SLOW  |        12.097(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.134(R)|      SLOW  |        12.049(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        18.985(R)|      SLOW  |        11.057(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.432(R)|      SLOW  |        11.929(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.209(R)|      SLOW  |        11.209(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.213(R)|      SLOW  |        11.211(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.847(R)|      SLOW  |        11.626(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.988(R)|      SLOW  |        11.714(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.875(R)|      SLOW  |        11.637(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        21.497(R)|      SLOW  |        12.640(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.540(R)|      SLOW  |        12.022(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.659(R)|      SLOW  |        12.089(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.415(R)|      SLOW  |        12.046(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.710(R)|      SLOW  |        11.534(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.968(R)|      SLOW  |        11.709(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.974(R)|      SLOW  |        11.712(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.299(R)|      SLOW  |        11.883(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.351(R)|      SLOW  |        11.914(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.134(R)|      SLOW  |        11.790(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.995(R)|      SLOW  |        11.718(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.046(R)|      SLOW  |        11.734(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.927(R)|      SLOW  |        11.662(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.158(R)|      SLOW  |        10.588(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.832(R)|      SLOW  |        11.591(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.968(R)|      SLOW  |        10.718(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.387(R)|      SLOW  |        10.074(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.370(R)|      SLOW  |         9.670(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.772(R)|      SLOW  |        10.140(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.209(R)|      SLOW  |        11.225(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.046(R)|      SLOW  |        10.424(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.688(R)|      SLOW  |        10.132(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.312(R)|      SLOW  |        10.096(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.950(R)|      SLOW  |        10.368(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.387(R)|      SLOW  |        10.793(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.163(R)|      SLOW  |        11.001(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.576(R)|      SLOW  |        11.908(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.212(R)|      SLOW  |        10.683(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.046(R)|      SLOW  |        10.716(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.312(R)|      SLOW  |        11.112(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.950(R)|      SLOW  |        10.749(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        17.010(R)|      SLOW  |         9.875(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.181(R)|      SLOW  |         9.987(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        13.729(R)|      SLOW  |         7.856(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.108(R)|      SLOW  |         8.090(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.079(R)|      SLOW  |         8.073(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        13.895(R)|      SLOW  |         7.979(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.548(R)|      SLOW  |        10.960(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.835(R)|      SLOW  |        10.445(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.898(R)|      SLOW  |        10.552(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.731(R)|      SLOW  |        10.417(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.057(R)|      SLOW  |         9.281(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.777(R)|      SLOW  |         9.743(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.149(R)|      SLOW  |        10.018(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.869(R)|      SLOW  |         9.820(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.523(R)|      SLOW  |        10.922(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        16.907(R)|      SLOW  |         9.943(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        18.623(R)|      SLOW  |        11.009(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        15.962(R)|      SLOW  |         9.379(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.441(R)|      SLOW  |         9.460(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.128(R)|      SLOW  |         8.110(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        16.964(R)|      SLOW  |         9.771(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.060(R)|      SLOW  |         8.054(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        21.674(R)|      SLOW  |         9.932(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        24.829(R)|      SLOW  |         9.169(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        24.106(R)|      SLOW  |         9.050(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        24.468(R)|      SLOW  |         9.086(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        25.176(R)|      SLOW  |         9.445(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        22.074(R)|      SLOW  |         9.743(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.407(R)|      SLOW  |        10.291(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        24.468(R)|      SLOW  |         9.294(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        22.075(R)|      SLOW  |        10.426(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.546(R)|      SLOW  |        10.339(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.784(R)|      SLOW  |        10.292(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.727(R)|      SLOW  |         9.522(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.727(R)|      SLOW  |         9.601(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        23.115(R)|      SLOW  |        10.516(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        23.115(R)|      SLOW  |        10.227(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.879(R)|      SLOW  |        10.151(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.811(R)|      SLOW  |         9.560(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.811(R)|      SLOW  |         9.670(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        21.269(R)|      SLOW  |         8.986(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        21.269(R)|      SLOW  |        10.275(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        23.506(R)|      SLOW  |         9.101(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        23.506(R)|      SLOW  |         9.352(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        24.829(R)|      SLOW  |         9.417(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        24.106(R)|      SLOW  |        10.179(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.790(R)|      SLOW  |        10.284(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.790(R)|      SLOW  |        10.144(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.784(R)|      SLOW  |         9.971(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.763(R)|      SLOW  |         9.792(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.763(R)|      SLOW  |         9.868(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        21.246(R)|      SLOW  |         9.688(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.463(R)|      SLOW  |         9.642(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.463(R)|      SLOW  |         9.905(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.079(R)|      SLOW  |         9.376(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.352(R)|      SLOW  |        12.081(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.682(R)|      SLOW  |        10.519(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.351(R)|      SLOW  |        10.122(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.551(R)|      SLOW  |         9.051(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.630(R)|      SLOW  |        10.312(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.794(R)|      SLOW  |         9.788(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        16.214(R)|      SLOW  |         9.460(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.658(R)|      SLOW  |        10.310(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.241(R)|      SLOW  |        10.878(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        17.174(R)|      SLOW  |        10.011(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.944(R)|      SLOW  |         9.836(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.289(R)|      SLOW  |        10.077(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.022(R)|      SLOW  |         9.933(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.843(R)|      SLOW  |         9.805(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        16.508(R)|      SLOW  |         9.586(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.099(R)|      SLOW  |         9.966(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        16.932(R)|      SLOW  |         9.837(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        14.401(R)|      SLOW  |         8.326(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        13.997(R)|      SLOW  |         8.055(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.038(R)|      SLOW  |         8.676(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        15.258(R)|      SLOW  |         8.807(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        16.544(R)|      SLOW  |         9.581(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.232(R)|      SLOW  |        10.646(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.240(R)|      SLOW  |         9.699(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.467(R)|      SLOW  |        10.130(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.494(R)|      SLOW  |        10.956(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.486(R)|      SLOW  |        10.024(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.179(R)|      SLOW  |        10.033(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.262(R)|      SLOW  |        10.191(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.802(R)|      SLOW  |        10.257(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.925(R)|      SLOW  |        10.187(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.939(R)|      SLOW  |         9.843(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.848(R)|      SLOW  |        10.037(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.848(R)|      SLOW  |         9.952(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.288(R)|      SLOW  |         9.120(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.126(R)|      SLOW  |         9.641(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.249(R)|      SLOW  |         9.037(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.685(R)|      SLOW  |         9.241(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.523(R)|      SLOW  |         8.282(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.523(R)|      SLOW  |         8.301(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.800(R)|      SLOW  |         8.400(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.161(R)|      SLOW  |         8.288(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.136(R)|      SLOW  |         8.530(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.392(R)|      SLOW  |         8.691(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.851(R)|      SLOW  |         8.859(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.851(R)|      SLOW  |         8.849(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.802(R)|      SLOW  |         9.640(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.390(R)|      SLOW  |         9.589(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.673(R)|      SLOW  |         9.520(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.673(R)|      SLOW  |         9.520(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.872(R)|      SLOW  |         9.486(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.456(R)|      SLOW  |         9.445(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.456(R)|      SLOW  |         9.473(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.267(R)|      SLOW  |         9.518(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        15.912(R)|      SLOW  |         9.212(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.697(R)|      SLOW  |        10.962(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.899(R)|      SLOW  |        11.037(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.358(R)|      SLOW  |        12.925(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.924(R)|      SLOW  |        12.278(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.723(R)|      SLOW  |        12.447(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.261(R)|      SLOW  |        12.662(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.057(R)|      SLOW  |        11.745(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.495(R)|      SLOW  |        12.088(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.562(R)|      SLOW  |        12.936(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.242(R)|      SLOW  |        12.589(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.329(R)|      SLOW  |        11.326(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.196(R)|      SLOW  |        11.736(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.908(R)|      SLOW  |        11.756(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        27.354(R)|      SLOW  |        12.320(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.259(R)|      SLOW  |        12.405(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.096(R)|      SLOW  |        12.428(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.018(R)|      SLOW  |        12.344(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.860(R)|      SLOW  |        12.584(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<18> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.452(R)|      SLOW  |        12.797(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.531(R)|      SLOW  |        12.827(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        23.020(R)|      SLOW  |        12.867(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.200(R)|      SLOW  |        13.010(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.298(R)|      SLOW  |        12.255(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.594(R)|      SLOW  |        12.868(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.487(R)|      SLOW  |        12.820(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.338(R)|      SLOW  |        11.828(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        21.785(R)|      SLOW  |        12.700(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.562(R)|      SLOW  |        11.980(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.566(R)|      SLOW  |        11.982(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        21.200(R)|      SLOW  |        12.397(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        21.341(R)|      SLOW  |        12.485(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        21.228(R)|      SLOW  |        12.408(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        22.850(R)|      SLOW  |        13.411(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        21.893(R)|      SLOW  |        12.793(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        22.012(R)|      SLOW  |        12.860(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        21.768(R)|      SLOW  |        12.817(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.063(R)|      SLOW  |        12.305(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        21.321(R)|      SLOW  |        12.480(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        21.327(R)|      SLOW  |        12.483(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.652(R)|      SLOW  |        12.654(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.704(R)|      SLOW  |        12.685(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.487(R)|      SLOW  |        12.561(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        21.348(R)|      SLOW  |        12.489(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        21.399(R)|      SLOW  |        12.505(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        21.280(R)|      SLOW  |        12.433(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.511(R)|      SLOW  |        11.359(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        21.185(R)|      SLOW  |        12.362(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        22.321(R)|      SLOW  |        11.489(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        21.740(R)|      SLOW  |        10.845(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        19.723(R)|      SLOW  |        10.441(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        22.125(R)|      SLOW  |        10.911(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        23.562(R)|      SLOW  |        11.996(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        21.399(R)|      SLOW  |        11.195(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        21.041(R)|      SLOW  |        10.903(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        20.665(R)|      SLOW  |        10.867(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        20.303(R)|      SLOW  |        11.139(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        21.740(R)|      SLOW  |        11.564(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        22.516(R)|      SLOW  |        11.772(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        23.929(R)|      SLOW  |        12.679(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        21.565(R)|      SLOW  |        11.454(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        21.399(R)|      SLOW  |        11.487(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        20.665(R)|      SLOW  |        11.883(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        20.303(R)|      SLOW  |        11.520(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.363(R)|      SLOW  |        10.646(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.534(R)|      SLOW  |        10.758(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.082(R)|      SLOW  |         8.627(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.461(R)|      SLOW  |         8.861(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.432(R)|      SLOW  |         8.844(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.248(R)|      SLOW  |         8.750(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        19.901(R)|      SLOW  |        11.731(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        19.188(R)|      SLOW  |        11.216(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.251(R)|      SLOW  |        11.323(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        19.084(R)|      SLOW  |        11.188(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.410(R)|      SLOW  |        10.052(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        18.130(R)|      SLOW  |        10.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        18.502(R)|      SLOW  |        10.789(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        18.222(R)|      SLOW  |        10.591(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.876(R)|      SLOW  |        11.693(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.260(R)|      SLOW  |        10.714(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.976(R)|      SLOW  |        11.780(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.315(R)|      SLOW  |        10.150(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.794(R)|      SLOW  |        10.231(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.481(R)|      SLOW  |         8.881(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.317(R)|      SLOW  |        10.542(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.413(R)|      SLOW  |         8.825(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        23.027(R)|      SLOW  |        10.703(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        26.182(R)|      SLOW  |         9.940(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        25.459(R)|      SLOW  |         9.821(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        25.821(R)|      SLOW  |         9.857(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        26.529(R)|      SLOW  |        10.216(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        23.427(R)|      SLOW  |        10.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        21.760(R)|      SLOW  |        11.062(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        25.821(R)|      SLOW  |        10.065(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        23.428(R)|      SLOW  |        11.197(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        22.899(R)|      SLOW  |        11.110(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        23.137(R)|      SLOW  |        11.063(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        22.080(R)|      SLOW  |        10.293(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        22.080(R)|      SLOW  |        10.372(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        24.468(R)|      SLOW  |        11.287(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        24.468(R)|      SLOW  |        10.998(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        24.232(R)|      SLOW  |        10.922(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        22.164(R)|      SLOW  |        10.331(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        22.164(R)|      SLOW  |        10.441(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        22.622(R)|      SLOW  |         9.757(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        22.622(R)|      SLOW  |        11.046(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        24.859(R)|      SLOW  |         9.872(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        24.859(R)|      SLOW  |        10.123(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        26.182(R)|      SLOW  |        10.188(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        25.459(R)|      SLOW  |        10.950(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        24.143(R)|      SLOW  |        11.055(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        24.143(R)|      SLOW  |        10.915(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        23.137(R)|      SLOW  |        10.742(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        23.116(R)|      SLOW  |        10.563(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        23.116(R)|      SLOW  |        10.639(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        22.599(R)|      SLOW  |        10.459(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        22.816(R)|      SLOW  |        10.413(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        22.816(R)|      SLOW  |        10.676(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.432(R)|      SLOW  |        10.147(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        21.705(R)|      SLOW  |        12.852(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        19.035(R)|      SLOW  |        11.290(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.704(R)|      SLOW  |        10.893(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.904(R)|      SLOW  |         9.822(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.983(R)|      SLOW  |        11.083(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        18.147(R)|      SLOW  |        10.559(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.567(R)|      SLOW  |        10.231(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        19.011(R)|      SLOW  |        11.081(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        19.594(R)|      SLOW  |        11.649(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.527(R)|      SLOW  |        10.782(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        18.297(R)|      SLOW  |        10.607(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.642(R)|      SLOW  |        10.848(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        18.375(R)|      SLOW  |        10.704(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        18.196(R)|      SLOW  |        10.576(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.861(R)|      SLOW  |        10.357(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.452(R)|      SLOW  |        10.737(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.285(R)|      SLOW  |        10.608(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.754(R)|      SLOW  |         9.097(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.350(R)|      SLOW  |         8.826(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.391(R)|      SLOW  |         9.447(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.611(R)|      SLOW  |         9.578(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.897(R)|      SLOW  |        10.352(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.585(R)|      SLOW  |        11.417(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.593(R)|      SLOW  |        10.470(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.820(R)|      SLOW  |        10.901(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.847(R)|      SLOW  |        11.727(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.839(R)|      SLOW  |        10.795(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        22.532(R)|      SLOW  |        10.804(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.615(R)|      SLOW  |        10.962(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        22.155(R)|      SLOW  |        11.028(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        23.278(R)|      SLOW  |        10.958(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        23.292(R)|      SLOW  |        10.614(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        21.201(R)|      SLOW  |        10.808(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        21.201(R)|      SLOW  |        10.723(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.641(R)|      SLOW  |         9.891(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        21.479(R)|      SLOW  |        10.412(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.602(R)|      SLOW  |         9.808(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        23.038(R)|      SLOW  |        10.012(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        23.876(R)|      SLOW  |         9.053(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        23.876(R)|      SLOW  |         9.072(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        23.153(R)|      SLOW  |         9.171(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        23.514(R)|      SLOW  |         9.059(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        23.489(R)|      SLOW  |         9.301(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        22.745(R)|      SLOW  |         9.462(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        24.204(R)|      SLOW  |         9.630(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        24.204(R)|      SLOW  |         9.620(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        22.155(R)|      SLOW  |        10.411(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.743(R)|      SLOW  |        10.360(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        21.026(R)|      SLOW  |        10.291(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        21.026(R)|      SLOW  |        10.291(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        21.225(R)|      SLOW  |        10.257(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.809(R)|      SLOW  |        10.216(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.809(R)|      SLOW  |        10.244(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.620(R)|      SLOW  |        10.289(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.265(R)|      SLOW  |         9.983(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.050(R)|      SLOW  |        11.733(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        20.252(R)|      SLOW  |        11.808(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.711(R)|      SLOW  |        13.696(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        26.277(R)|      SLOW  |        13.049(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        25.076(R)|      SLOW  |        13.218(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.614(R)|      SLOW  |        13.433(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.410(R)|      SLOW  |        12.516(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.848(R)|      SLOW  |        12.859(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.915(R)|      SLOW  |        13.707(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.595(R)|      SLOW  |        13.360(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.682(R)|      SLOW  |        12.097(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.549(R)|      SLOW  |        12.507(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        23.261(R)|      SLOW  |        12.527(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        28.707(R)|      SLOW  |        13.091(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.612(R)|      SLOW  |        13.176(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        25.449(R)|      SLOW  |        13.199(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        25.371(R)|      SLOW  |        13.115(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        25.213(R)|      SLOW  |        13.355(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<19> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.184(R)|      SLOW  |        12.656(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.263(R)|      SLOW  |        12.686(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.752(R)|      SLOW  |        12.726(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.932(R)|      SLOW  |        12.869(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.030(R)|      SLOW  |        12.114(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.326(R)|      SLOW  |        12.727(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.219(R)|      SLOW  |        12.679(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.070(R)|      SLOW  |        11.687(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        21.517(R)|      SLOW  |        12.559(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.294(R)|      SLOW  |        11.839(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.298(R)|      SLOW  |        11.841(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.932(R)|      SLOW  |        12.256(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        21.073(R)|      SLOW  |        12.344(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.960(R)|      SLOW  |        12.267(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        22.582(R)|      SLOW  |        13.270(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        21.625(R)|      SLOW  |        12.652(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.744(R)|      SLOW  |        12.719(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        21.500(R)|      SLOW  |        12.676(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.795(R)|      SLOW  |        12.164(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        21.053(R)|      SLOW  |        12.339(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        21.059(R)|      SLOW  |        12.342(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.384(R)|      SLOW  |        12.513(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.436(R)|      SLOW  |        12.544(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.219(R)|      SLOW  |        12.420(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        21.080(R)|      SLOW  |        12.348(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        21.131(R)|      SLOW  |        12.364(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        21.012(R)|      SLOW  |        12.292(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.243(R)|      SLOW  |        11.218(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.917(R)|      SLOW  |        12.221(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        22.053(R)|      SLOW  |        11.348(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        21.472(R)|      SLOW  |        10.704(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        19.455(R)|      SLOW  |        10.300(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.857(R)|      SLOW  |        10.770(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        23.294(R)|      SLOW  |        11.855(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        21.131(R)|      SLOW  |        11.054(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        20.773(R)|      SLOW  |        10.762(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        20.397(R)|      SLOW  |        10.726(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        20.035(R)|      SLOW  |        10.998(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        21.472(R)|      SLOW  |        11.423(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        22.248(R)|      SLOW  |        11.631(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        23.661(R)|      SLOW  |        12.538(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        21.297(R)|      SLOW  |        11.313(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        21.131(R)|      SLOW  |        11.346(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        20.397(R)|      SLOW  |        11.742(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        20.035(R)|      SLOW  |        11.379(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.095(R)|      SLOW  |        10.505(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.266(R)|      SLOW  |        10.617(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.814(R)|      SLOW  |         8.486(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.193(R)|      SLOW  |         8.720(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.164(R)|      SLOW  |         8.703(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.980(R)|      SLOW  |         8.609(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        19.633(R)|      SLOW  |        11.590(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.920(R)|      SLOW  |        11.075(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.983(R)|      SLOW  |        11.182(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.816(R)|      SLOW  |        11.047(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.142(R)|      SLOW  |         9.911(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.862(R)|      SLOW  |        10.373(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        18.234(R)|      SLOW  |        10.648(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.954(R)|      SLOW  |        10.450(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.608(R)|      SLOW  |        11.552(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.992(R)|      SLOW  |        10.573(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.708(R)|      SLOW  |        11.639(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.047(R)|      SLOW  |        10.009(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.526(R)|      SLOW  |        10.090(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.213(R)|      SLOW  |         8.740(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.049(R)|      SLOW  |        10.401(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.145(R)|      SLOW  |         8.684(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        22.759(R)|      SLOW  |        10.562(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        25.914(R)|      SLOW  |         9.799(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        25.191(R)|      SLOW  |         9.680(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        25.553(R)|      SLOW  |         9.716(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        26.261(R)|      SLOW  |        10.075(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        23.159(R)|      SLOW  |        10.373(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        21.492(R)|      SLOW  |        10.921(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        25.553(R)|      SLOW  |         9.924(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        23.160(R)|      SLOW  |        11.056(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        22.631(R)|      SLOW  |        10.969(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        22.869(R)|      SLOW  |        10.922(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        21.812(R)|      SLOW  |        10.152(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        21.812(R)|      SLOW  |        10.231(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        24.200(R)|      SLOW  |        11.146(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        24.200(R)|      SLOW  |        10.857(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        23.964(R)|      SLOW  |        10.781(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        21.896(R)|      SLOW  |        10.190(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        21.896(R)|      SLOW  |        10.300(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        22.354(R)|      SLOW  |         9.616(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        22.354(R)|      SLOW  |        10.905(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        24.591(R)|      SLOW  |         9.731(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        24.591(R)|      SLOW  |         9.982(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        25.914(R)|      SLOW  |        10.047(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        25.191(R)|      SLOW  |        10.809(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        23.875(R)|      SLOW  |        10.914(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        23.875(R)|      SLOW  |        10.774(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        22.869(R)|      SLOW  |        10.601(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        22.848(R)|      SLOW  |        10.422(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        22.848(R)|      SLOW  |        10.498(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        22.331(R)|      SLOW  |        10.318(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        22.548(R)|      SLOW  |        10.272(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        22.548(R)|      SLOW  |        10.535(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.164(R)|      SLOW  |        10.006(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        21.437(R)|      SLOW  |        12.711(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        18.767(R)|      SLOW  |        11.149(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.436(R)|      SLOW  |        10.752(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.636(R)|      SLOW  |         9.681(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.715(R)|      SLOW  |        10.942(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.879(R)|      SLOW  |        10.418(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.299(R)|      SLOW  |        10.090(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.743(R)|      SLOW  |        10.940(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        19.326(R)|      SLOW  |        11.508(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.259(R)|      SLOW  |        10.641(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        18.029(R)|      SLOW  |        10.466(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.374(R)|      SLOW  |        10.707(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        18.107(R)|      SLOW  |        10.563(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.928(R)|      SLOW  |        10.435(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.593(R)|      SLOW  |        10.216(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.184(R)|      SLOW  |        10.596(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.017(R)|      SLOW  |        10.467(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.486(R)|      SLOW  |         8.956(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.082(R)|      SLOW  |         8.685(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.123(R)|      SLOW  |         9.306(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.343(R)|      SLOW  |         9.437(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.629(R)|      SLOW  |        10.211(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.317(R)|      SLOW  |        11.276(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.325(R)|      SLOW  |        10.329(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.552(R)|      SLOW  |        10.760(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.579(R)|      SLOW  |        11.586(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.571(R)|      SLOW  |        10.654(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        22.264(R)|      SLOW  |        10.663(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.347(R)|      SLOW  |        10.821(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.887(R)|      SLOW  |        10.887(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        23.010(R)|      SLOW  |        10.817(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        23.024(R)|      SLOW  |        10.473(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.933(R)|      SLOW  |        10.667(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.933(R)|      SLOW  |        10.582(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.373(R)|      SLOW  |         9.750(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        21.211(R)|      SLOW  |        10.271(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.334(R)|      SLOW  |         9.667(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.770(R)|      SLOW  |         9.871(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        23.608(R)|      SLOW  |         8.912(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        23.608(R)|      SLOW  |         8.931(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.885(R)|      SLOW  |         9.030(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        23.246(R)|      SLOW  |         8.918(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        23.221(R)|      SLOW  |         9.160(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        22.477(R)|      SLOW  |         9.321(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.936(R)|      SLOW  |         9.489(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.936(R)|      SLOW  |         9.479(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.887(R)|      SLOW  |        10.270(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.475(R)|      SLOW  |        10.219(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.758(R)|      SLOW  |        10.150(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.758(R)|      SLOW  |        10.150(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.957(R)|      SLOW  |        10.116(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.541(R)|      SLOW  |        10.075(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.541(R)|      SLOW  |        10.103(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.352(R)|      SLOW  |        10.148(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.997(R)|      SLOW  |         9.842(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.782(R)|      SLOW  |        11.592(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.984(R)|      SLOW  |        11.667(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.443(R)|      SLOW  |        13.555(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        26.009(R)|      SLOW  |        12.908(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.808(R)|      SLOW  |        13.077(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.346(R)|      SLOW  |        13.292(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.142(R)|      SLOW  |        12.375(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.580(R)|      SLOW  |        12.718(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.647(R)|      SLOW  |        13.566(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.327(R)|      SLOW  |        13.219(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.414(R)|      SLOW  |        11.956(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.281(R)|      SLOW  |        12.366(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.993(R)|      SLOW  |        12.386(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        28.439(R)|      SLOW  |        12.950(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.344(R)|      SLOW  |        13.035(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        25.181(R)|      SLOW  |        13.058(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        25.103(R)|      SLOW  |        12.974(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.945(R)|      SLOW  |        13.214(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<20> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.040(R)|      SLOW  |        12.569(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.119(R)|      SLOW  |        12.599(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.608(R)|      SLOW  |        12.639(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.788(R)|      SLOW  |        12.782(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.886(R)|      SLOW  |        12.027(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.182(R)|      SLOW  |        12.640(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.075(R)|      SLOW  |        12.592(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.926(R)|      SLOW  |        11.600(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        21.373(R)|      SLOW  |        12.472(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.150(R)|      SLOW  |        11.752(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.154(R)|      SLOW  |        11.754(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.788(R)|      SLOW  |        12.169(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.929(R)|      SLOW  |        12.257(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.816(R)|      SLOW  |        12.180(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        22.438(R)|      SLOW  |        13.183(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        21.481(R)|      SLOW  |        12.565(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.600(R)|      SLOW  |        12.632(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        21.356(R)|      SLOW  |        12.589(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.651(R)|      SLOW  |        12.077(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.909(R)|      SLOW  |        12.252(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.915(R)|      SLOW  |        12.255(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.240(R)|      SLOW  |        12.426(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.292(R)|      SLOW  |        12.457(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.075(R)|      SLOW  |        12.333(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.936(R)|      SLOW  |        12.261(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.987(R)|      SLOW  |        12.277(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.868(R)|      SLOW  |        12.205(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.099(R)|      SLOW  |        11.131(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.773(R)|      SLOW  |        12.134(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.909(R)|      SLOW  |        11.261(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        21.328(R)|      SLOW  |        10.617(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        19.311(R)|      SLOW  |        10.213(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.713(R)|      SLOW  |        10.683(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        23.150(R)|      SLOW  |        11.768(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.987(R)|      SLOW  |        10.967(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        20.629(R)|      SLOW  |        10.675(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        20.253(R)|      SLOW  |        10.639(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.891(R)|      SLOW  |        10.911(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        21.328(R)|      SLOW  |        11.336(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        22.104(R)|      SLOW  |        11.544(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        23.517(R)|      SLOW  |        12.451(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        21.153(R)|      SLOW  |        11.226(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.987(R)|      SLOW  |        11.259(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        20.253(R)|      SLOW  |        11.655(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.891(R)|      SLOW  |        11.292(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        17.951(R)|      SLOW  |        10.418(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.122(R)|      SLOW  |        10.530(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.670(R)|      SLOW  |         8.399(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.049(R)|      SLOW  |         8.633(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.020(R)|      SLOW  |         8.616(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.836(R)|      SLOW  |         8.522(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        19.489(R)|      SLOW  |        11.503(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.776(R)|      SLOW  |        10.988(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.839(R)|      SLOW  |        11.095(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.672(R)|      SLOW  |        10.960(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.998(R)|      SLOW  |         9.824(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.718(R)|      SLOW  |        10.286(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        18.090(R)|      SLOW  |        10.561(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.810(R)|      SLOW  |        10.363(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.464(R)|      SLOW  |        11.465(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.848(R)|      SLOW  |        10.486(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.564(R)|      SLOW  |        11.552(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.903(R)|      SLOW  |         9.922(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.382(R)|      SLOW  |        10.003(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.069(R)|      SLOW  |         8.653(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.905(R)|      SLOW  |        10.314(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.001(R)|      SLOW  |         8.597(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        22.615(R)|      SLOW  |        10.475(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        25.770(R)|      SLOW  |         9.712(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        25.047(R)|      SLOW  |         9.593(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        25.409(R)|      SLOW  |         9.629(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        26.117(R)|      SLOW  |         9.988(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        23.015(R)|      SLOW  |        10.286(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        21.348(R)|      SLOW  |        10.834(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        25.409(R)|      SLOW  |         9.837(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        23.016(R)|      SLOW  |        10.969(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        22.487(R)|      SLOW  |        10.882(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        22.725(R)|      SLOW  |        10.835(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        21.668(R)|      SLOW  |        10.065(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        21.668(R)|      SLOW  |        10.144(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        24.056(R)|      SLOW  |        11.059(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        24.056(R)|      SLOW  |        10.770(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        23.820(R)|      SLOW  |        10.694(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        21.752(R)|      SLOW  |        10.103(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        21.752(R)|      SLOW  |        10.213(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        22.210(R)|      SLOW  |         9.529(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        22.210(R)|      SLOW  |        10.818(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        24.447(R)|      SLOW  |         9.644(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        24.447(R)|      SLOW  |         9.895(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        25.770(R)|      SLOW  |         9.960(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        25.047(R)|      SLOW  |        10.722(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        23.731(R)|      SLOW  |        10.827(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        23.731(R)|      SLOW  |        10.687(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        22.725(R)|      SLOW  |        10.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        22.704(R)|      SLOW  |        10.335(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        22.704(R)|      SLOW  |        10.411(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        22.187(R)|      SLOW  |        10.231(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        22.404(R)|      SLOW  |        10.185(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        22.404(R)|      SLOW  |        10.448(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.020(R)|      SLOW  |         9.919(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        21.293(R)|      SLOW  |        12.624(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        18.623(R)|      SLOW  |        11.062(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.292(R)|      SLOW  |        10.665(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.492(R)|      SLOW  |         9.594(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.571(R)|      SLOW  |        10.855(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.735(R)|      SLOW  |        10.331(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.155(R)|      SLOW  |        10.003(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.599(R)|      SLOW  |        10.853(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        19.182(R)|      SLOW  |        11.421(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.115(R)|      SLOW  |        10.554(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.885(R)|      SLOW  |        10.379(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.230(R)|      SLOW  |        10.620(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.963(R)|      SLOW  |        10.476(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.784(R)|      SLOW  |        10.348(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.449(R)|      SLOW  |        10.129(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.040(R)|      SLOW  |        10.509(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        17.873(R)|      SLOW  |        10.380(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.342(R)|      SLOW  |         8.869(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.938(R)|      SLOW  |         8.598(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.979(R)|      SLOW  |         9.219(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.199(R)|      SLOW  |         9.350(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.485(R)|      SLOW  |        10.124(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.173(R)|      SLOW  |        11.189(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.181(R)|      SLOW  |        10.242(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.408(R)|      SLOW  |        10.673(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.435(R)|      SLOW  |        11.499(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.427(R)|      SLOW  |        10.567(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        22.120(R)|      SLOW  |        10.576(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.203(R)|      SLOW  |        10.734(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.743(R)|      SLOW  |        10.800(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.866(R)|      SLOW  |        10.730(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.880(R)|      SLOW  |        10.386(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.789(R)|      SLOW  |        10.580(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.789(R)|      SLOW  |        10.495(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.229(R)|      SLOW  |         9.663(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        21.067(R)|      SLOW  |        10.184(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.190(R)|      SLOW  |         9.580(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.626(R)|      SLOW  |         9.784(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        23.464(R)|      SLOW  |         8.825(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        23.464(R)|      SLOW  |         8.844(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.741(R)|      SLOW  |         8.943(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        23.102(R)|      SLOW  |         8.831(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        23.077(R)|      SLOW  |         9.073(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        22.333(R)|      SLOW  |         9.234(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.792(R)|      SLOW  |         9.402(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.792(R)|      SLOW  |         9.392(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.743(R)|      SLOW  |        10.183(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.331(R)|      SLOW  |        10.132(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.614(R)|      SLOW  |        10.063(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.614(R)|      SLOW  |        10.063(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.813(R)|      SLOW  |        10.029(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.397(R)|      SLOW  |         9.988(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.397(R)|      SLOW  |        10.016(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.208(R)|      SLOW  |        10.061(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.853(R)|      SLOW  |         9.755(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.638(R)|      SLOW  |        11.505(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.840(R)|      SLOW  |        11.580(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.299(R)|      SLOW  |        13.468(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.865(R)|      SLOW  |        12.821(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.664(R)|      SLOW  |        12.990(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.202(R)|      SLOW  |        13.205(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.998(R)|      SLOW  |        12.288(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.436(R)|      SLOW  |        12.631(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.503(R)|      SLOW  |        13.479(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.183(R)|      SLOW  |        13.132(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.270(R)|      SLOW  |        11.869(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.137(R)|      SLOW  |        12.279(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.849(R)|      SLOW  |        12.299(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        28.295(R)|      SLOW  |        12.863(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.200(R)|      SLOW  |        12.948(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        25.037(R)|      SLOW  |        12.971(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.959(R)|      SLOW  |        12.887(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.801(R)|      SLOW  |        13.127(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<21> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        20.356(R)|      SLOW  |        11.555(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        20.435(R)|      SLOW  |        11.585(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        20.924(R)|      SLOW  |        11.625(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        21.104(R)|      SLOW  |        11.768(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        20.202(R)|      SLOW  |        11.013(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        20.498(R)|      SLOW  |        11.626(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        20.391(R)|      SLOW  |        11.578(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        18.242(R)|      SLOW  |        10.586(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.689(R)|      SLOW  |        11.458(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        18.466(R)|      SLOW  |        10.738(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        18.470(R)|      SLOW  |        10.740(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.104(R)|      SLOW  |        11.155(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.245(R)|      SLOW  |        11.243(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.132(R)|      SLOW  |        11.166(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.754(R)|      SLOW  |        12.169(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.797(R)|      SLOW  |        11.551(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.916(R)|      SLOW  |        11.618(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.672(R)|      SLOW  |        11.575(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        18.967(R)|      SLOW  |        11.063(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.225(R)|      SLOW  |        11.238(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.231(R)|      SLOW  |        11.241(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        19.556(R)|      SLOW  |        11.412(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        19.608(R)|      SLOW  |        11.443(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.391(R)|      SLOW  |        11.319(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.252(R)|      SLOW  |        11.247(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.303(R)|      SLOW  |        11.263(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.184(R)|      SLOW  |        11.191(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.415(R)|      SLOW  |        10.117(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.089(R)|      SLOW  |        11.120(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.225(R)|      SLOW  |        10.247(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.644(R)|      SLOW  |         9.603(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.627(R)|      SLOW  |         9.199(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.029(R)|      SLOW  |         9.669(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.466(R)|      SLOW  |        10.754(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.303(R)|      SLOW  |         9.953(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.945(R)|      SLOW  |         9.661(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.569(R)|      SLOW  |         9.625(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.207(R)|      SLOW  |         9.897(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.644(R)|      SLOW  |        10.322(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.420(R)|      SLOW  |        10.530(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.833(R)|      SLOW  |        11.437(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.469(R)|      SLOW  |        10.212(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.303(R)|      SLOW  |        10.245(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.569(R)|      SLOW  |        10.641(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.207(R)|      SLOW  |        10.278(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        16.267(R)|      SLOW  |         9.404(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        16.438(R)|      SLOW  |         9.516(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        12.986(R)|      SLOW  |         7.385(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        13.365(R)|      SLOW  |         7.619(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        13.336(R)|      SLOW  |         7.602(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        13.152(R)|      SLOW  |         7.508(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.805(R)|      SLOW  |        10.489(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.092(R)|      SLOW  |         9.974(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.155(R)|      SLOW  |        10.081(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        16.988(R)|      SLOW  |         9.946(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        15.314(R)|      SLOW  |         8.810(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.034(R)|      SLOW  |         9.272(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.406(R)|      SLOW  |         9.547(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.126(R)|      SLOW  |         9.349(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        17.780(R)|      SLOW  |        10.451(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        16.164(R)|      SLOW  |         9.472(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        17.880(R)|      SLOW  |        10.538(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        15.219(R)|      SLOW  |         8.908(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        15.698(R)|      SLOW  |         8.989(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        13.385(R)|      SLOW  |         7.639(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        16.221(R)|      SLOW  |         9.300(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        13.317(R)|      SLOW  |         7.583(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.931(R)|      SLOW  |         9.461(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        24.086(R)|      SLOW  |         8.698(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        23.363(R)|      SLOW  |         8.579(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.725(R)|      SLOW  |         8.615(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.433(R)|      SLOW  |         8.974(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        21.331(R)|      SLOW  |         9.272(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.664(R)|      SLOW  |         9.820(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.725(R)|      SLOW  |         8.823(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.332(R)|      SLOW  |         9.955(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.803(R)|      SLOW  |         9.868(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.041(R)|      SLOW  |         9.821(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.984(R)|      SLOW  |         9.051(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.984(R)|      SLOW  |         9.130(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.372(R)|      SLOW  |        10.045(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.372(R)|      SLOW  |         9.756(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.136(R)|      SLOW  |         9.680(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.068(R)|      SLOW  |         9.089(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.068(R)|      SLOW  |         9.199(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        20.526(R)|      SLOW  |         8.515(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.526(R)|      SLOW  |         9.804(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.763(R)|      SLOW  |         8.630(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.763(R)|      SLOW  |         8.881(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        24.086(R)|      SLOW  |         8.946(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        23.363(R)|      SLOW  |         9.708(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.047(R)|      SLOW  |         9.813(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.047(R)|      SLOW  |         9.673(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.041(R)|      SLOW  |         9.500(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.020(R)|      SLOW  |         9.321(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.020(R)|      SLOW  |         9.397(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.503(R)|      SLOW  |         9.217(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.720(R)|      SLOW  |         9.171(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.720(R)|      SLOW  |         9.434(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        15.336(R)|      SLOW  |         8.905(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.609(R)|      SLOW  |        11.610(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.939(R)|      SLOW  |        10.048(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        16.608(R)|      SLOW  |         9.651(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.808(R)|      SLOW  |         8.580(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        16.887(R)|      SLOW  |         9.841(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.051(R)|      SLOW  |         9.317(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        15.471(R)|      SLOW  |         8.989(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        16.915(R)|      SLOW  |         9.839(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.498(R)|      SLOW  |        10.407(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        16.431(R)|      SLOW  |         9.540(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.201(R)|      SLOW  |         9.365(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        16.546(R)|      SLOW  |         9.606(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.279(R)|      SLOW  |         9.462(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.100(R)|      SLOW  |         9.334(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        15.765(R)|      SLOW  |         9.115(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        16.356(R)|      SLOW  |         9.495(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        16.189(R)|      SLOW  |         9.366(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        13.658(R)|      SLOW  |         7.855(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        13.254(R)|      SLOW  |         7.584(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        14.295(R)|      SLOW  |         8.205(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        14.515(R)|      SLOW  |         8.336(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        15.801(R)|      SLOW  |         9.110(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        20.489(R)|      SLOW  |        10.175(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        20.497(R)|      SLOW  |         9.228(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        20.724(R)|      SLOW  |         9.659(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        20.751(R)|      SLOW  |        10.485(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.743(R)|      SLOW  |         9.553(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.436(R)|      SLOW  |         9.562(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.519(R)|      SLOW  |         9.720(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.059(R)|      SLOW  |         9.786(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.182(R)|      SLOW  |         9.716(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.196(R)|      SLOW  |         9.372(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.105(R)|      SLOW  |         9.566(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.105(R)|      SLOW  |         9.481(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.545(R)|      SLOW  |         8.649(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.383(R)|      SLOW  |         9.170(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        20.506(R)|      SLOW  |         8.566(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        20.942(R)|      SLOW  |         8.770(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.780(R)|      SLOW  |         7.811(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.780(R)|      SLOW  |         7.830(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.057(R)|      SLOW  |         7.929(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.418(R)|      SLOW  |         7.817(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.393(R)|      SLOW  |         8.059(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.649(R)|      SLOW  |         8.220(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.108(R)|      SLOW  |         8.388(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.108(R)|      SLOW  |         8.378(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.059(R)|      SLOW  |         9.169(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        19.647(R)|      SLOW  |         9.118(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        18.930(R)|      SLOW  |         9.049(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        18.930(R)|      SLOW  |         9.049(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.129(R)|      SLOW  |         9.015(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        18.713(R)|      SLOW  |         8.974(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        18.713(R)|      SLOW  |         9.002(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.524(R)|      SLOW  |         9.047(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        15.169(R)|      SLOW  |         8.741(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        17.954(R)|      SLOW  |        10.491(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.156(R)|      SLOW  |        10.566(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.615(R)|      SLOW  |        12.454(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.181(R)|      SLOW  |        11.807(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        22.980(R)|      SLOW  |        11.976(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        22.518(R)|      SLOW  |        12.191(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        22.314(R)|      SLOW  |        11.274(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        22.752(R)|      SLOW  |        11.617(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        24.819(R)|      SLOW  |        12.465(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        23.499(R)|      SLOW  |        12.118(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        21.586(R)|      SLOW  |        10.855(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        22.453(R)|      SLOW  |        11.265(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.165(R)|      SLOW  |        11.285(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        26.611(R)|      SLOW  |        11.849(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.516(R)|      SLOW  |        11.934(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.353(R)|      SLOW  |        11.957(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.275(R)|      SLOW  |        11.873(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.117(R)|      SLOW  |        12.113(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<22> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        20.073(R)|      SLOW  |        11.403(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        20.152(R)|      SLOW  |        11.433(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        20.641(R)|      SLOW  |        11.473(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        20.821(R)|      SLOW  |        11.616(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        19.919(R)|      SLOW  |        10.861(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        20.215(R)|      SLOW  |        11.474(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        20.108(R)|      SLOW  |        11.426(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        17.959(R)|      SLOW  |        10.434(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.406(R)|      SLOW  |        11.306(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        18.183(R)|      SLOW  |        10.586(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        18.187(R)|      SLOW  |        10.588(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        18.821(R)|      SLOW  |        11.003(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        18.962(R)|      SLOW  |        11.091(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        18.849(R)|      SLOW  |        11.014(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.471(R)|      SLOW  |        12.017(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.514(R)|      SLOW  |        11.399(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.633(R)|      SLOW  |        11.466(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.389(R)|      SLOW  |        11.423(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        18.684(R)|      SLOW  |        10.911(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        18.942(R)|      SLOW  |        11.086(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        18.948(R)|      SLOW  |        11.089(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        19.273(R)|      SLOW  |        11.260(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        19.325(R)|      SLOW  |        11.291(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.108(R)|      SLOW  |        11.167(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        18.969(R)|      SLOW  |        11.095(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.020(R)|      SLOW  |        11.111(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        18.901(R)|      SLOW  |        11.039(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.132(R)|      SLOW  |         9.965(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        18.806(R)|      SLOW  |        10.968(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.942(R)|      SLOW  |        10.095(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.361(R)|      SLOW  |         9.451(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.344(R)|      SLOW  |         9.047(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.746(R)|      SLOW  |         9.517(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.183(R)|      SLOW  |        10.602(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.020(R)|      SLOW  |         9.801(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.662(R)|      SLOW  |         9.509(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.286(R)|      SLOW  |         9.473(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        17.924(R)|      SLOW  |         9.745(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.361(R)|      SLOW  |        10.170(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.137(R)|      SLOW  |        10.378(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.550(R)|      SLOW  |        11.285(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.186(R)|      SLOW  |        10.060(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.020(R)|      SLOW  |        10.093(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.286(R)|      SLOW  |        10.489(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        17.924(R)|      SLOW  |        10.126(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        15.984(R)|      SLOW  |         9.252(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        16.155(R)|      SLOW  |         9.364(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        12.703(R)|      SLOW  |         7.233(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        13.082(R)|      SLOW  |         7.467(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        13.053(R)|      SLOW  |         7.450(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        12.869(R)|      SLOW  |         7.356(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.522(R)|      SLOW  |        10.337(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        16.809(R)|      SLOW  |         9.822(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        16.872(R)|      SLOW  |         9.929(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        16.705(R)|      SLOW  |         9.794(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        15.031(R)|      SLOW  |         8.658(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        15.751(R)|      SLOW  |         9.120(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.123(R)|      SLOW  |         9.395(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        15.843(R)|      SLOW  |         9.197(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        17.497(R)|      SLOW  |        10.299(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        15.881(R)|      SLOW  |         9.320(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        17.597(R)|      SLOW  |        10.386(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        14.936(R)|      SLOW  |         8.756(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        15.415(R)|      SLOW  |         8.837(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        13.102(R)|      SLOW  |         7.487(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        15.938(R)|      SLOW  |         9.148(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        13.034(R)|      SLOW  |         7.431(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.648(R)|      SLOW  |         9.309(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.803(R)|      SLOW  |         8.546(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        23.080(R)|      SLOW  |         8.427(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.442(R)|      SLOW  |         8.463(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.150(R)|      SLOW  |         8.822(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        21.048(R)|      SLOW  |         9.120(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.381(R)|      SLOW  |         9.668(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.442(R)|      SLOW  |         8.671(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.049(R)|      SLOW  |         9.803(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.520(R)|      SLOW  |         9.716(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.758(R)|      SLOW  |         9.669(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.701(R)|      SLOW  |         8.899(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.701(R)|      SLOW  |         8.978(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.089(R)|      SLOW  |         9.893(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.089(R)|      SLOW  |         9.604(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.853(R)|      SLOW  |         9.528(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.785(R)|      SLOW  |         8.937(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.785(R)|      SLOW  |         9.047(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        20.243(R)|      SLOW  |         8.363(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.243(R)|      SLOW  |         9.652(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.480(R)|      SLOW  |         8.478(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.480(R)|      SLOW  |         8.729(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.803(R)|      SLOW  |         8.794(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        23.080(R)|      SLOW  |         9.556(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.764(R)|      SLOW  |         9.661(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.764(R)|      SLOW  |         9.521(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.758(R)|      SLOW  |         9.348(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.737(R)|      SLOW  |         9.169(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.737(R)|      SLOW  |         9.245(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.220(R)|      SLOW  |         9.065(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.437(R)|      SLOW  |         9.019(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.437(R)|      SLOW  |         9.282(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        15.053(R)|      SLOW  |         8.753(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.326(R)|      SLOW  |        11.458(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.656(R)|      SLOW  |         9.896(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        16.325(R)|      SLOW  |         9.499(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.525(R)|      SLOW  |         8.428(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        16.604(R)|      SLOW  |         9.689(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        15.768(R)|      SLOW  |         9.165(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        15.188(R)|      SLOW  |         8.837(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        16.632(R)|      SLOW  |         9.687(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.215(R)|      SLOW  |        10.255(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        16.148(R)|      SLOW  |         9.388(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        15.918(R)|      SLOW  |         9.213(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        16.263(R)|      SLOW  |         9.454(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        15.996(R)|      SLOW  |         9.310(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        15.817(R)|      SLOW  |         9.182(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        15.482(R)|      SLOW  |         8.963(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        16.073(R)|      SLOW  |         9.343(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        15.906(R)|      SLOW  |         9.214(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        13.375(R)|      SLOW  |         7.703(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        12.971(R)|      SLOW  |         7.432(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        14.012(R)|      SLOW  |         8.053(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        14.232(R)|      SLOW  |         8.184(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        15.518(R)|      SLOW  |         8.958(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        20.206(R)|      SLOW  |        10.023(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        20.214(R)|      SLOW  |         9.076(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        20.441(R)|      SLOW  |         9.507(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        20.468(R)|      SLOW  |        10.333(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.460(R)|      SLOW  |         9.401(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.153(R)|      SLOW  |         9.410(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.236(R)|      SLOW  |         9.568(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        19.776(R)|      SLOW  |         9.634(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        20.899(R)|      SLOW  |         9.564(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        20.913(R)|      SLOW  |         9.220(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        18.822(R)|      SLOW  |         9.414(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        18.822(R)|      SLOW  |         9.329(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.262(R)|      SLOW  |         8.497(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.100(R)|      SLOW  |         9.018(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        20.223(R)|      SLOW  |         8.414(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        20.659(R)|      SLOW  |         8.618(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.497(R)|      SLOW  |         7.659(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.497(R)|      SLOW  |         7.678(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.774(R)|      SLOW  |         7.777(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.135(R)|      SLOW  |         7.665(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.110(R)|      SLOW  |         7.907(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.366(R)|      SLOW  |         8.068(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        21.825(R)|      SLOW  |         8.236(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        21.825(R)|      SLOW  |         8.226(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        19.776(R)|      SLOW  |         9.017(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        19.364(R)|      SLOW  |         8.966(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        18.647(R)|      SLOW  |         8.897(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        18.647(R)|      SLOW  |         8.897(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        18.846(R)|      SLOW  |         8.863(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        18.430(R)|      SLOW  |         8.822(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        18.430(R)|      SLOW  |         8.850(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.241(R)|      SLOW  |         8.895(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        14.886(R)|      SLOW  |         8.589(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        17.671(R)|      SLOW  |        10.339(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        17.873(R)|      SLOW  |        10.414(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.332(R)|      SLOW  |        12.302(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        23.898(R)|      SLOW  |        11.655(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        22.697(R)|      SLOW  |        11.824(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        22.235(R)|      SLOW  |        12.039(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        22.031(R)|      SLOW  |        11.122(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        22.469(R)|      SLOW  |        11.465(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        24.536(R)|      SLOW  |        12.313(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        23.216(R)|      SLOW  |        11.966(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        21.303(R)|      SLOW  |        10.703(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        22.170(R)|      SLOW  |        11.113(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        20.882(R)|      SLOW  |        11.133(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        26.328(R)|      SLOW  |        11.697(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.233(R)|      SLOW  |        11.782(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.070(R)|      SLOW  |        11.805(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        22.992(R)|      SLOW  |        11.721(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        22.834(R)|      SLOW  |        11.961(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<23> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.170(R)|      SLOW  |        12.072(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.249(R)|      SLOW  |        12.102(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        21.738(R)|      SLOW  |        12.142(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        21.918(R)|      SLOW  |        12.285(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.016(R)|      SLOW  |        11.530(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        21.312(R)|      SLOW  |        12.143(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.205(R)|      SLOW  |        12.095(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.056(R)|      SLOW  |        11.103(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.503(R)|      SLOW  |        11.975(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.280(R)|      SLOW  |        11.255(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.284(R)|      SLOW  |        11.257(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.918(R)|      SLOW  |        11.672(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.059(R)|      SLOW  |        11.760(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.946(R)|      SLOW  |        11.683(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        21.568(R)|      SLOW  |        12.686(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.611(R)|      SLOW  |        12.068(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.730(R)|      SLOW  |        12.135(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.486(R)|      SLOW  |        12.092(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.781(R)|      SLOW  |        11.580(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.039(R)|      SLOW  |        11.755(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.045(R)|      SLOW  |        11.758(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.370(R)|      SLOW  |        11.929(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.422(R)|      SLOW  |        11.960(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.205(R)|      SLOW  |        11.836(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.066(R)|      SLOW  |        11.764(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.117(R)|      SLOW  |        11.780(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.998(R)|      SLOW  |        11.708(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.229(R)|      SLOW  |        10.634(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.903(R)|      SLOW  |        11.637(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.039(R)|      SLOW  |        10.764(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.458(R)|      SLOW  |        10.120(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.441(R)|      SLOW  |         9.716(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.843(R)|      SLOW  |        10.186(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.280(R)|      SLOW  |        11.271(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.117(R)|      SLOW  |        10.470(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.759(R)|      SLOW  |        10.178(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.383(R)|      SLOW  |        10.142(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.021(R)|      SLOW  |        10.414(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.458(R)|      SLOW  |        10.839(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.234(R)|      SLOW  |        11.047(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.647(R)|      SLOW  |        11.954(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.283(R)|      SLOW  |        10.729(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.117(R)|      SLOW  |        10.762(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.383(R)|      SLOW  |        11.158(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.021(R)|      SLOW  |        10.795(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        17.081(R)|      SLOW  |         9.921(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.252(R)|      SLOW  |        10.033(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        13.800(R)|      SLOW  |         7.902(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.179(R)|      SLOW  |         8.136(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.150(R)|      SLOW  |         8.119(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        13.966(R)|      SLOW  |         8.025(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.619(R)|      SLOW  |        11.006(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.906(R)|      SLOW  |        10.491(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.969(R)|      SLOW  |        10.598(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.802(R)|      SLOW  |        10.463(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.128(R)|      SLOW  |         9.327(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.848(R)|      SLOW  |         9.789(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.220(R)|      SLOW  |        10.064(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.940(R)|      SLOW  |         9.866(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.594(R)|      SLOW  |        10.968(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        16.978(R)|      SLOW  |         9.989(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        18.694(R)|      SLOW  |        11.055(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.033(R)|      SLOW  |         9.425(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.512(R)|      SLOW  |         9.506(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.199(R)|      SLOW  |         8.156(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.035(R)|      SLOW  |         9.817(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.131(R)|      SLOW  |         8.100(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        21.745(R)|      SLOW  |         9.978(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        24.900(R)|      SLOW  |         9.215(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        24.177(R)|      SLOW  |         9.096(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        24.539(R)|      SLOW  |         9.132(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        25.247(R)|      SLOW  |         9.491(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        22.145(R)|      SLOW  |         9.789(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.478(R)|      SLOW  |        10.337(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        24.539(R)|      SLOW  |         9.340(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        22.146(R)|      SLOW  |        10.472(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.617(R)|      SLOW  |        10.385(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.855(R)|      SLOW  |        10.338(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.798(R)|      SLOW  |         9.568(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.798(R)|      SLOW  |         9.647(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        23.186(R)|      SLOW  |        10.562(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        23.186(R)|      SLOW  |        10.273(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.950(R)|      SLOW  |        10.197(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.882(R)|      SLOW  |         9.606(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.882(R)|      SLOW  |         9.716(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        21.340(R)|      SLOW  |         9.032(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        21.340(R)|      SLOW  |        10.321(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        23.577(R)|      SLOW  |         9.147(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        23.577(R)|      SLOW  |         9.398(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        24.900(R)|      SLOW  |         9.463(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        24.177(R)|      SLOW  |        10.225(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.861(R)|      SLOW  |        10.330(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.861(R)|      SLOW  |        10.190(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.855(R)|      SLOW  |        10.017(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.834(R)|      SLOW  |         9.838(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.834(R)|      SLOW  |         9.914(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        21.317(R)|      SLOW  |         9.734(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.534(R)|      SLOW  |         9.688(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.534(R)|      SLOW  |         9.951(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.150(R)|      SLOW  |         9.422(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.423(R)|      SLOW  |        12.127(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.753(R)|      SLOW  |        10.565(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.422(R)|      SLOW  |        10.168(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.622(R)|      SLOW  |         9.097(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.701(R)|      SLOW  |        10.358(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.865(R)|      SLOW  |         9.834(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        16.285(R)|      SLOW  |         9.506(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.729(R)|      SLOW  |        10.356(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.312(R)|      SLOW  |        10.924(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        17.245(R)|      SLOW  |        10.057(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.015(R)|      SLOW  |         9.882(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.360(R)|      SLOW  |        10.123(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.093(R)|      SLOW  |         9.979(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.914(R)|      SLOW  |         9.851(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        16.579(R)|      SLOW  |         9.632(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.170(R)|      SLOW  |        10.012(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        17.003(R)|      SLOW  |         9.883(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        14.472(R)|      SLOW  |         8.372(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.068(R)|      SLOW  |         8.101(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.109(R)|      SLOW  |         8.722(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        15.329(R)|      SLOW  |         8.853(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        16.615(R)|      SLOW  |         9.627(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.303(R)|      SLOW  |        10.692(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.311(R)|      SLOW  |         9.745(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.538(R)|      SLOW  |        10.176(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.565(R)|      SLOW  |        11.002(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.557(R)|      SLOW  |        10.070(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.250(R)|      SLOW  |        10.079(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.333(R)|      SLOW  |        10.237(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.873(R)|      SLOW  |        10.303(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.996(R)|      SLOW  |        10.233(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.010(R)|      SLOW  |         9.889(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.919(R)|      SLOW  |        10.083(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.919(R)|      SLOW  |         9.998(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.359(R)|      SLOW  |         9.166(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.197(R)|      SLOW  |         9.687(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.320(R)|      SLOW  |         9.083(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.756(R)|      SLOW  |         9.287(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.594(R)|      SLOW  |         8.328(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.594(R)|      SLOW  |         8.347(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.871(R)|      SLOW  |         8.446(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.232(R)|      SLOW  |         8.334(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.207(R)|      SLOW  |         8.576(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.463(R)|      SLOW  |         8.737(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.922(R)|      SLOW  |         8.905(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.922(R)|      SLOW  |         8.895(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.873(R)|      SLOW  |         9.686(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.461(R)|      SLOW  |         9.635(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.744(R)|      SLOW  |         9.566(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.744(R)|      SLOW  |         9.566(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.943(R)|      SLOW  |         9.532(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.527(R)|      SLOW  |         9.491(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.527(R)|      SLOW  |         9.519(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.338(R)|      SLOW  |         9.564(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        15.983(R)|      SLOW  |         9.258(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.768(R)|      SLOW  |        11.008(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.970(R)|      SLOW  |        11.083(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.429(R)|      SLOW  |        12.971(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.995(R)|      SLOW  |        12.324(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.794(R)|      SLOW  |        12.493(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.332(R)|      SLOW  |        12.708(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.128(R)|      SLOW  |        11.791(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.566(R)|      SLOW  |        12.134(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.633(R)|      SLOW  |        12.982(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.313(R)|      SLOW  |        12.635(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.400(R)|      SLOW  |        11.372(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.267(R)|      SLOW  |        11.782(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.979(R)|      SLOW  |        11.802(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        27.425(R)|      SLOW  |        12.366(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.330(R)|      SLOW  |        12.451(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.167(R)|      SLOW  |        12.474(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.089(R)|      SLOW  |        12.390(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.931(R)|      SLOW  |        12.630(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<24> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        20.406(R)|      SLOW  |        11.599(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        20.485(R)|      SLOW  |        11.629(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        20.974(R)|      SLOW  |        11.669(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        21.154(R)|      SLOW  |        11.812(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        20.252(R)|      SLOW  |        11.057(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        20.548(R)|      SLOW  |        11.670(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        20.441(R)|      SLOW  |        11.622(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        18.292(R)|      SLOW  |        10.630(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.739(R)|      SLOW  |        11.502(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        18.516(R)|      SLOW  |        10.782(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        18.520(R)|      SLOW  |        10.784(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.154(R)|      SLOW  |        11.199(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.295(R)|      SLOW  |        11.287(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.182(R)|      SLOW  |        11.210(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.804(R)|      SLOW  |        12.213(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.847(R)|      SLOW  |        11.595(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.966(R)|      SLOW  |        11.662(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.722(R)|      SLOW  |        11.619(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.017(R)|      SLOW  |        11.107(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.275(R)|      SLOW  |        11.282(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.281(R)|      SLOW  |        11.285(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        19.606(R)|      SLOW  |        11.456(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        19.658(R)|      SLOW  |        11.487(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.441(R)|      SLOW  |        11.363(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.302(R)|      SLOW  |        11.291(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.353(R)|      SLOW  |        11.307(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.234(R)|      SLOW  |        11.235(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.465(R)|      SLOW  |        10.161(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.139(R)|      SLOW  |        11.164(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.275(R)|      SLOW  |        10.291(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.694(R)|      SLOW  |         9.647(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.677(R)|      SLOW  |         9.243(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.079(R)|      SLOW  |         9.713(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.516(R)|      SLOW  |        10.798(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.353(R)|      SLOW  |         9.997(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.995(R)|      SLOW  |         9.705(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.619(R)|      SLOW  |         9.669(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.257(R)|      SLOW  |         9.941(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.694(R)|      SLOW  |        10.366(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.470(R)|      SLOW  |        10.574(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.883(R)|      SLOW  |        11.481(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.519(R)|      SLOW  |        10.256(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.353(R)|      SLOW  |        10.289(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.619(R)|      SLOW  |        10.685(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.257(R)|      SLOW  |        10.322(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        16.317(R)|      SLOW  |         9.448(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        16.488(R)|      SLOW  |         9.560(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        13.036(R)|      SLOW  |         7.429(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        13.415(R)|      SLOW  |         7.663(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        13.386(R)|      SLOW  |         7.646(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        13.202(R)|      SLOW  |         7.552(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.855(R)|      SLOW  |        10.533(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.142(R)|      SLOW  |        10.018(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.205(R)|      SLOW  |        10.125(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.038(R)|      SLOW  |         9.990(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        15.364(R)|      SLOW  |         8.854(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.084(R)|      SLOW  |         9.316(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.456(R)|      SLOW  |         9.591(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.176(R)|      SLOW  |         9.393(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        17.830(R)|      SLOW  |        10.495(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        16.214(R)|      SLOW  |         9.516(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        17.930(R)|      SLOW  |        10.582(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        15.269(R)|      SLOW  |         8.952(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        15.748(R)|      SLOW  |         9.033(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        13.435(R)|      SLOW  |         7.683(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        16.271(R)|      SLOW  |         9.344(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        13.367(R)|      SLOW  |         7.627(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.981(R)|      SLOW  |         9.505(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        24.136(R)|      SLOW  |         8.742(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        23.413(R)|      SLOW  |         8.623(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.775(R)|      SLOW  |         8.659(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.483(R)|      SLOW  |         9.018(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        21.381(R)|      SLOW  |         9.316(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.714(R)|      SLOW  |         9.864(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.775(R)|      SLOW  |         8.867(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.382(R)|      SLOW  |         9.999(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.853(R)|      SLOW  |         9.912(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.091(R)|      SLOW  |         9.865(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.034(R)|      SLOW  |         9.095(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.034(R)|      SLOW  |         9.174(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.422(R)|      SLOW  |        10.089(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.422(R)|      SLOW  |         9.800(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.186(R)|      SLOW  |         9.724(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.118(R)|      SLOW  |         9.133(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.118(R)|      SLOW  |         9.243(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        20.576(R)|      SLOW  |         8.559(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.576(R)|      SLOW  |         9.848(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.813(R)|      SLOW  |         8.674(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.813(R)|      SLOW  |         8.925(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        24.136(R)|      SLOW  |         8.990(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        23.413(R)|      SLOW  |         9.752(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.097(R)|      SLOW  |         9.857(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.097(R)|      SLOW  |         9.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.091(R)|      SLOW  |         9.544(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.070(R)|      SLOW  |         9.365(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.070(R)|      SLOW  |         9.441(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.553(R)|      SLOW  |         9.261(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.770(R)|      SLOW  |         9.215(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.770(R)|      SLOW  |         9.478(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        15.386(R)|      SLOW  |         8.949(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.659(R)|      SLOW  |        11.654(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.989(R)|      SLOW  |        10.092(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        16.658(R)|      SLOW  |         9.695(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.858(R)|      SLOW  |         8.624(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        16.937(R)|      SLOW  |         9.885(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.101(R)|      SLOW  |         9.361(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        15.521(R)|      SLOW  |         9.033(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        16.965(R)|      SLOW  |         9.883(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.548(R)|      SLOW  |        10.451(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        16.481(R)|      SLOW  |         9.584(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.251(R)|      SLOW  |         9.409(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        16.596(R)|      SLOW  |         9.650(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.329(R)|      SLOW  |         9.506(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.150(R)|      SLOW  |         9.378(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        15.815(R)|      SLOW  |         9.159(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        16.406(R)|      SLOW  |         9.539(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        16.239(R)|      SLOW  |         9.410(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        13.708(R)|      SLOW  |         7.899(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        13.304(R)|      SLOW  |         7.628(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        14.345(R)|      SLOW  |         8.249(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        14.565(R)|      SLOW  |         8.380(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        15.851(R)|      SLOW  |         9.154(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        20.539(R)|      SLOW  |        10.219(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        20.547(R)|      SLOW  |         9.272(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        20.774(R)|      SLOW  |         9.703(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        20.801(R)|      SLOW  |        10.529(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        20.793(R)|      SLOW  |         9.597(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        20.486(R)|      SLOW  |         9.606(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        20.569(R)|      SLOW  |         9.764(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.109(R)|      SLOW  |         9.830(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.232(R)|      SLOW  |         9.760(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.246(R)|      SLOW  |         9.416(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.155(R)|      SLOW  |         9.610(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.155(R)|      SLOW  |         9.525(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.595(R)|      SLOW  |         8.693(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.433(R)|      SLOW  |         9.214(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        20.556(R)|      SLOW  |         8.610(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        20.992(R)|      SLOW  |         8.814(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.830(R)|      SLOW  |         7.855(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.830(R)|      SLOW  |         7.874(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.107(R)|      SLOW  |         7.973(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.468(R)|      SLOW  |         7.861(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.443(R)|      SLOW  |         8.103(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.699(R)|      SLOW  |         8.264(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.158(R)|      SLOW  |         8.432(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.158(R)|      SLOW  |         8.422(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.109(R)|      SLOW  |         9.213(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        19.697(R)|      SLOW  |         9.162(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        18.980(R)|      SLOW  |         9.093(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        18.980(R)|      SLOW  |         9.093(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.179(R)|      SLOW  |         9.059(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        18.763(R)|      SLOW  |         9.018(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        18.763(R)|      SLOW  |         9.046(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.574(R)|      SLOW  |         9.091(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        15.219(R)|      SLOW  |         8.785(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.004(R)|      SLOW  |        10.535(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.206(R)|      SLOW  |        10.610(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.665(R)|      SLOW  |        12.498(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.231(R)|      SLOW  |        11.851(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.030(R)|      SLOW  |        12.020(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        22.568(R)|      SLOW  |        12.235(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        22.364(R)|      SLOW  |        11.318(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        22.802(R)|      SLOW  |        11.661(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        24.869(R)|      SLOW  |        12.509(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        23.549(R)|      SLOW  |        12.162(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        21.636(R)|      SLOW  |        10.899(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        22.503(R)|      SLOW  |        11.309(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.215(R)|      SLOW  |        11.329(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        26.661(R)|      SLOW  |        11.893(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.566(R)|      SLOW  |        11.978(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.403(R)|      SLOW  |        12.001(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.325(R)|      SLOW  |        11.917(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.167(R)|      SLOW  |        12.157(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<25> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.333(R)|      SLOW  |        12.152(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.412(R)|      SLOW  |        12.182(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        21.901(R)|      SLOW  |        12.222(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.081(R)|      SLOW  |        12.365(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.179(R)|      SLOW  |        11.610(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        21.475(R)|      SLOW  |        12.223(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.368(R)|      SLOW  |        12.175(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.219(R)|      SLOW  |        11.183(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.666(R)|      SLOW  |        12.055(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.443(R)|      SLOW  |        11.335(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.447(R)|      SLOW  |        11.337(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.081(R)|      SLOW  |        11.752(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.222(R)|      SLOW  |        11.840(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.109(R)|      SLOW  |        11.763(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        21.731(R)|      SLOW  |        12.766(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.774(R)|      SLOW  |        12.148(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.893(R)|      SLOW  |        12.215(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.649(R)|      SLOW  |        12.172(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.944(R)|      SLOW  |        11.660(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.202(R)|      SLOW  |        11.835(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.208(R)|      SLOW  |        11.838(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.533(R)|      SLOW  |        12.009(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.585(R)|      SLOW  |        12.040(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.368(R)|      SLOW  |        11.916(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.229(R)|      SLOW  |        11.844(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.280(R)|      SLOW  |        11.860(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.161(R)|      SLOW  |        11.788(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.392(R)|      SLOW  |        10.714(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.066(R)|      SLOW  |        11.717(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.202(R)|      SLOW  |        10.844(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.621(R)|      SLOW  |        10.200(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.604(R)|      SLOW  |         9.796(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.006(R)|      SLOW  |        10.266(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.443(R)|      SLOW  |        11.351(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.280(R)|      SLOW  |        10.550(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.922(R)|      SLOW  |        10.258(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.546(R)|      SLOW  |        10.222(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.184(R)|      SLOW  |        10.494(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.621(R)|      SLOW  |        10.919(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.397(R)|      SLOW  |        11.127(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.810(R)|      SLOW  |        12.034(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.446(R)|      SLOW  |        10.809(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.280(R)|      SLOW  |        10.842(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.546(R)|      SLOW  |        11.238(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.184(R)|      SLOW  |        10.875(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        17.244(R)|      SLOW  |        10.001(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.415(R)|      SLOW  |        10.113(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        13.963(R)|      SLOW  |         7.982(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.342(R)|      SLOW  |         8.216(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.313(R)|      SLOW  |         8.199(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.129(R)|      SLOW  |         8.105(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.782(R)|      SLOW  |        11.086(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.069(R)|      SLOW  |        10.571(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.132(R)|      SLOW  |        10.678(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.965(R)|      SLOW  |        10.543(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.291(R)|      SLOW  |         9.407(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.011(R)|      SLOW  |         9.869(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.383(R)|      SLOW  |        10.144(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.103(R)|      SLOW  |         9.946(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.757(R)|      SLOW  |        11.048(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.141(R)|      SLOW  |        10.069(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        18.857(R)|      SLOW  |        11.135(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.196(R)|      SLOW  |         9.505(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.675(R)|      SLOW  |         9.586(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.362(R)|      SLOW  |         8.236(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.198(R)|      SLOW  |         9.897(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.294(R)|      SLOW  |         8.180(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        21.908(R)|      SLOW  |        10.058(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        25.063(R)|      SLOW  |         9.295(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        24.340(R)|      SLOW  |         9.176(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        24.702(R)|      SLOW  |         9.212(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        25.410(R)|      SLOW  |         9.571(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        22.308(R)|      SLOW  |         9.869(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.641(R)|      SLOW  |        10.417(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        24.702(R)|      SLOW  |         9.420(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        22.309(R)|      SLOW  |        10.552(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.780(R)|      SLOW  |        10.465(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        22.018(R)|      SLOW  |        10.418(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.961(R)|      SLOW  |         9.648(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.961(R)|      SLOW  |         9.727(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        23.349(R)|      SLOW  |        10.642(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        23.349(R)|      SLOW  |        10.353(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        23.113(R)|      SLOW  |        10.277(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        21.045(R)|      SLOW  |         9.686(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        21.045(R)|      SLOW  |         9.796(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        21.503(R)|      SLOW  |         9.112(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        21.503(R)|      SLOW  |        10.401(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        23.740(R)|      SLOW  |         9.227(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        23.740(R)|      SLOW  |         9.478(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        25.063(R)|      SLOW  |         9.543(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        24.340(R)|      SLOW  |        10.305(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        23.024(R)|      SLOW  |        10.410(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        23.024(R)|      SLOW  |        10.270(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        22.018(R)|      SLOW  |        10.097(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.997(R)|      SLOW  |         9.918(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.997(R)|      SLOW  |         9.994(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        21.480(R)|      SLOW  |         9.814(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.697(R)|      SLOW  |         9.768(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.697(R)|      SLOW  |        10.031(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.313(R)|      SLOW  |         9.502(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.586(R)|      SLOW  |        12.207(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.916(R)|      SLOW  |        10.645(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.585(R)|      SLOW  |        10.248(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.785(R)|      SLOW  |         9.177(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.864(R)|      SLOW  |        10.438(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.028(R)|      SLOW  |         9.914(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        16.448(R)|      SLOW  |         9.586(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.892(R)|      SLOW  |        10.436(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.475(R)|      SLOW  |        11.004(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        17.408(R)|      SLOW  |        10.137(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.178(R)|      SLOW  |         9.962(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.523(R)|      SLOW  |        10.203(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.256(R)|      SLOW  |        10.059(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.077(R)|      SLOW  |         9.931(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        16.742(R)|      SLOW  |         9.712(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.333(R)|      SLOW  |        10.092(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        17.166(R)|      SLOW  |         9.963(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        14.635(R)|      SLOW  |         8.452(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.231(R)|      SLOW  |         8.181(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.272(R)|      SLOW  |         8.802(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        15.492(R)|      SLOW  |         8.933(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        16.778(R)|      SLOW  |         9.707(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.466(R)|      SLOW  |        10.772(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.474(R)|      SLOW  |         9.825(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.701(R)|      SLOW  |        10.256(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.728(R)|      SLOW  |        11.082(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.720(R)|      SLOW  |        10.150(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.413(R)|      SLOW  |        10.159(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.496(R)|      SLOW  |        10.317(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.036(R)|      SLOW  |        10.383(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.159(R)|      SLOW  |        10.313(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.173(R)|      SLOW  |         9.969(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.082(R)|      SLOW  |        10.163(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.082(R)|      SLOW  |        10.078(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.522(R)|      SLOW  |         9.246(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.360(R)|      SLOW  |         9.767(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.483(R)|      SLOW  |         9.163(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.919(R)|      SLOW  |         9.367(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.757(R)|      SLOW  |         8.408(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.757(R)|      SLOW  |         8.427(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.034(R)|      SLOW  |         8.526(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.395(R)|      SLOW  |         8.414(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.370(R)|      SLOW  |         8.656(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.626(R)|      SLOW  |         8.817(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.085(R)|      SLOW  |         8.985(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.085(R)|      SLOW  |         8.975(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.036(R)|      SLOW  |         9.766(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.624(R)|      SLOW  |         9.715(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.907(R)|      SLOW  |         9.646(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.907(R)|      SLOW  |         9.646(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.106(R)|      SLOW  |         9.612(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.690(R)|      SLOW  |         9.571(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.690(R)|      SLOW  |         9.599(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.501(R)|      SLOW  |         9.644(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.146(R)|      SLOW  |         9.338(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.931(R)|      SLOW  |        11.088(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.133(R)|      SLOW  |        11.163(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.592(R)|      SLOW  |        13.051(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.158(R)|      SLOW  |        12.404(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.957(R)|      SLOW  |        12.573(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.495(R)|      SLOW  |        12.788(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.291(R)|      SLOW  |        11.871(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.729(R)|      SLOW  |        12.214(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.796(R)|      SLOW  |        13.062(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.476(R)|      SLOW  |        12.715(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.563(R)|      SLOW  |        11.452(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.430(R)|      SLOW  |        11.862(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.142(R)|      SLOW  |        11.882(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        27.588(R)|      SLOW  |        12.446(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.493(R)|      SLOW  |        12.531(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.330(R)|      SLOW  |        12.554(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.252(R)|      SLOW  |        12.470(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.094(R)|      SLOW  |        12.710(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<26> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.452(R)|      SLOW  |        12.274(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.531(R)|      SLOW  |        12.304(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.020(R)|      SLOW  |        12.344(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.200(R)|      SLOW  |        12.487(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.298(R)|      SLOW  |        11.732(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        21.594(R)|      SLOW  |        12.345(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.487(R)|      SLOW  |        12.297(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.338(R)|      SLOW  |        11.305(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.785(R)|      SLOW  |        12.177(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.562(R)|      SLOW  |        11.457(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.566(R)|      SLOW  |        11.459(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.200(R)|      SLOW  |        11.874(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.341(R)|      SLOW  |        11.962(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.228(R)|      SLOW  |        11.885(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        21.850(R)|      SLOW  |        12.888(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.893(R)|      SLOW  |        12.270(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.012(R)|      SLOW  |        12.337(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.768(R)|      SLOW  |        12.294(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.063(R)|      SLOW  |        11.782(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.321(R)|      SLOW  |        11.957(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.327(R)|      SLOW  |        11.960(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.652(R)|      SLOW  |        12.131(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.704(R)|      SLOW  |        12.162(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.487(R)|      SLOW  |        12.038(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.348(R)|      SLOW  |        11.966(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.399(R)|      SLOW  |        11.982(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.280(R)|      SLOW  |        11.910(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.511(R)|      SLOW  |        10.836(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.185(R)|      SLOW  |        11.839(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.321(R)|      SLOW  |        10.966(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.740(R)|      SLOW  |        10.322(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.723(R)|      SLOW  |         9.918(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.125(R)|      SLOW  |        10.388(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.562(R)|      SLOW  |        11.473(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.399(R)|      SLOW  |        10.672(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        20.041(R)|      SLOW  |        10.380(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.665(R)|      SLOW  |        10.344(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.303(R)|      SLOW  |        10.616(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.740(R)|      SLOW  |        11.041(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.516(R)|      SLOW  |        11.249(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.929(R)|      SLOW  |        12.156(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.565(R)|      SLOW  |        10.931(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.399(R)|      SLOW  |        10.964(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.665(R)|      SLOW  |        11.360(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.303(R)|      SLOW  |        10.997(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        17.363(R)|      SLOW  |        10.123(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.534(R)|      SLOW  |        10.235(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.082(R)|      SLOW  |         8.104(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.461(R)|      SLOW  |         8.338(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.432(R)|      SLOW  |         8.321(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.248(R)|      SLOW  |         8.227(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.901(R)|      SLOW  |        11.208(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.188(R)|      SLOW  |        10.693(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.251(R)|      SLOW  |        10.800(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.084(R)|      SLOW  |        10.665(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.410(R)|      SLOW  |         9.529(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.130(R)|      SLOW  |         9.991(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.502(R)|      SLOW  |        10.266(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.222(R)|      SLOW  |        10.068(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.876(R)|      SLOW  |        11.170(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.260(R)|      SLOW  |        10.191(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        18.976(R)|      SLOW  |        11.257(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.315(R)|      SLOW  |         9.627(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.794(R)|      SLOW  |         9.708(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.481(R)|      SLOW  |         8.358(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.317(R)|      SLOW  |        10.019(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.413(R)|      SLOW  |         8.302(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        22.027(R)|      SLOW  |        10.180(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        25.182(R)|      SLOW  |         9.417(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        24.459(R)|      SLOW  |         9.298(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        24.821(R)|      SLOW  |         9.334(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        25.529(R)|      SLOW  |         9.693(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        22.427(R)|      SLOW  |         9.991(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.760(R)|      SLOW  |        10.539(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        24.821(R)|      SLOW  |         9.542(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        22.428(R)|      SLOW  |        10.674(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.899(R)|      SLOW  |        10.587(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        22.137(R)|      SLOW  |        10.540(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        21.080(R)|      SLOW  |         9.770(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        21.080(R)|      SLOW  |         9.849(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        23.468(R)|      SLOW  |        10.764(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        23.468(R)|      SLOW  |        10.475(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        23.232(R)|      SLOW  |        10.399(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        21.164(R)|      SLOW  |         9.808(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        21.164(R)|      SLOW  |         9.918(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        21.622(R)|      SLOW  |         9.234(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        21.622(R)|      SLOW  |        10.523(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        23.859(R)|      SLOW  |         9.349(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        23.859(R)|      SLOW  |         9.600(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        25.182(R)|      SLOW  |         9.665(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        24.459(R)|      SLOW  |        10.427(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        23.143(R)|      SLOW  |        10.532(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        23.143(R)|      SLOW  |        10.392(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        22.137(R)|      SLOW  |        10.219(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        22.116(R)|      SLOW  |        10.040(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        22.116(R)|      SLOW  |        10.116(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        21.599(R)|      SLOW  |         9.936(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.816(R)|      SLOW  |         9.890(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.816(R)|      SLOW  |        10.153(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.432(R)|      SLOW  |         9.624(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.705(R)|      SLOW  |        12.329(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        18.035(R)|      SLOW  |        10.767(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.704(R)|      SLOW  |        10.370(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.904(R)|      SLOW  |         9.299(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.983(R)|      SLOW  |        10.560(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.147(R)|      SLOW  |        10.036(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        16.567(R)|      SLOW  |         9.708(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.011(R)|      SLOW  |        10.558(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.594(R)|      SLOW  |        11.126(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        17.527(R)|      SLOW  |        10.259(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.297(R)|      SLOW  |        10.084(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.642(R)|      SLOW  |        10.325(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.375(R)|      SLOW  |        10.181(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.196(R)|      SLOW  |        10.053(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        16.861(R)|      SLOW  |         9.834(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.452(R)|      SLOW  |        10.214(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        17.285(R)|      SLOW  |        10.085(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        14.754(R)|      SLOW  |         8.574(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.350(R)|      SLOW  |         8.303(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.391(R)|      SLOW  |         8.924(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        15.611(R)|      SLOW  |         9.055(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        16.897(R)|      SLOW  |         9.829(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.585(R)|      SLOW  |        10.894(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.593(R)|      SLOW  |         9.947(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.820(R)|      SLOW  |        10.378(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.847(R)|      SLOW  |        11.204(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.839(R)|      SLOW  |        10.272(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.532(R)|      SLOW  |        10.281(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.615(R)|      SLOW  |        10.439(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.155(R)|      SLOW  |        10.505(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.278(R)|      SLOW  |        10.435(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.292(R)|      SLOW  |        10.091(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.201(R)|      SLOW  |        10.285(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.201(R)|      SLOW  |        10.200(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.641(R)|      SLOW  |         9.368(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.479(R)|      SLOW  |         9.889(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.602(R)|      SLOW  |         9.285(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.038(R)|      SLOW  |         9.489(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.876(R)|      SLOW  |         8.530(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.876(R)|      SLOW  |         8.549(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.153(R)|      SLOW  |         8.648(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.514(R)|      SLOW  |         8.536(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.489(R)|      SLOW  |         8.778(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.745(R)|      SLOW  |         8.939(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.204(R)|      SLOW  |         9.107(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.204(R)|      SLOW  |         9.097(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.155(R)|      SLOW  |         9.888(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.743(R)|      SLOW  |         9.837(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.026(R)|      SLOW  |         9.768(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.026(R)|      SLOW  |         9.768(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.225(R)|      SLOW  |         9.734(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.809(R)|      SLOW  |         9.693(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.809(R)|      SLOW  |         9.721(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.620(R)|      SLOW  |         9.766(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.265(R)|      SLOW  |         9.460(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.050(R)|      SLOW  |        11.210(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.252(R)|      SLOW  |        11.285(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.711(R)|      SLOW  |        13.173(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.277(R)|      SLOW  |        12.526(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.076(R)|      SLOW  |        12.695(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.614(R)|      SLOW  |        12.910(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.410(R)|      SLOW  |        11.993(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.848(R)|      SLOW  |        12.336(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.915(R)|      SLOW  |        13.184(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.595(R)|      SLOW  |        12.837(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.682(R)|      SLOW  |        11.574(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.549(R)|      SLOW  |        11.984(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.261(R)|      SLOW  |        12.004(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        27.707(R)|      SLOW  |        12.568(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.612(R)|      SLOW  |        12.653(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.449(R)|      SLOW  |        12.676(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.371(R)|      SLOW  |        12.592(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.213(R)|      SLOW  |        12.832(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<27> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        20.994(R)|      SLOW  |        11.938(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.073(R)|      SLOW  |        11.968(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        21.562(R)|      SLOW  |        12.008(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        21.742(R)|      SLOW  |        12.151(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        20.840(R)|      SLOW  |        11.396(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        21.136(R)|      SLOW  |        12.009(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.029(R)|      SLOW  |        11.961(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        18.880(R)|      SLOW  |        10.969(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.327(R)|      SLOW  |        11.841(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.104(R)|      SLOW  |        11.121(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.108(R)|      SLOW  |        11.123(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.742(R)|      SLOW  |        11.538(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.883(R)|      SLOW  |        11.626(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.770(R)|      SLOW  |        11.549(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        21.392(R)|      SLOW  |        12.552(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.435(R)|      SLOW  |        11.934(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.554(R)|      SLOW  |        12.001(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.310(R)|      SLOW  |        11.958(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.605(R)|      SLOW  |        11.446(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.863(R)|      SLOW  |        11.621(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.869(R)|      SLOW  |        11.624(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.194(R)|      SLOW  |        11.795(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.246(R)|      SLOW  |        11.826(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.029(R)|      SLOW  |        11.702(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.890(R)|      SLOW  |        11.630(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.941(R)|      SLOW  |        11.646(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.822(R)|      SLOW  |        11.574(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.053(R)|      SLOW  |        10.500(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.727(R)|      SLOW  |        11.503(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.863(R)|      SLOW  |        10.630(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.282(R)|      SLOW  |         9.986(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.265(R)|      SLOW  |         9.582(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.667(R)|      SLOW  |        10.052(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.104(R)|      SLOW  |        11.137(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.941(R)|      SLOW  |        10.336(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.583(R)|      SLOW  |        10.044(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.207(R)|      SLOW  |        10.008(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.845(R)|      SLOW  |        10.280(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.282(R)|      SLOW  |        10.705(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.058(R)|      SLOW  |        10.913(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.471(R)|      SLOW  |        11.820(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.107(R)|      SLOW  |        10.595(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.941(R)|      SLOW  |        10.628(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.207(R)|      SLOW  |        11.024(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.845(R)|      SLOW  |        10.661(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        16.905(R)|      SLOW  |         9.787(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.076(R)|      SLOW  |         9.899(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        13.624(R)|      SLOW  |         7.768(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.003(R)|      SLOW  |         8.002(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        13.974(R)|      SLOW  |         7.985(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        13.790(R)|      SLOW  |         7.891(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.443(R)|      SLOW  |        10.872(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.730(R)|      SLOW  |        10.357(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.793(R)|      SLOW  |        10.464(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.626(R)|      SLOW  |        10.329(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        15.952(R)|      SLOW  |         9.193(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.672(R)|      SLOW  |         9.655(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.044(R)|      SLOW  |         9.930(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.764(R)|      SLOW  |         9.732(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.418(R)|      SLOW  |        10.834(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        16.802(R)|      SLOW  |         9.855(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        18.518(R)|      SLOW  |        10.921(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        15.857(R)|      SLOW  |         9.291(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.336(R)|      SLOW  |         9.372(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.023(R)|      SLOW  |         8.022(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        16.859(R)|      SLOW  |         9.683(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        13.955(R)|      SLOW  |         7.966(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        21.569(R)|      SLOW  |         9.844(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        24.724(R)|      SLOW  |         9.081(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        24.001(R)|      SLOW  |         8.962(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        24.363(R)|      SLOW  |         8.998(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        25.071(R)|      SLOW  |         9.357(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        21.969(R)|      SLOW  |         9.655(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.302(R)|      SLOW  |        10.203(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        24.363(R)|      SLOW  |         9.206(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.970(R)|      SLOW  |        10.338(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.441(R)|      SLOW  |        10.251(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.679(R)|      SLOW  |        10.204(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.622(R)|      SLOW  |         9.434(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.622(R)|      SLOW  |         9.513(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        23.010(R)|      SLOW  |        10.428(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        23.010(R)|      SLOW  |        10.139(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.774(R)|      SLOW  |        10.063(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.706(R)|      SLOW  |         9.472(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.706(R)|      SLOW  |         9.582(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        21.164(R)|      SLOW  |         8.898(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        21.164(R)|      SLOW  |        10.187(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        23.401(R)|      SLOW  |         9.013(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        23.401(R)|      SLOW  |         9.264(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        24.724(R)|      SLOW  |         9.329(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        24.001(R)|      SLOW  |        10.091(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.685(R)|      SLOW  |        10.196(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.685(R)|      SLOW  |        10.056(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.679(R)|      SLOW  |         9.883(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.658(R)|      SLOW  |         9.704(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.658(R)|      SLOW  |         9.780(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        21.141(R)|      SLOW  |         9.600(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.358(R)|      SLOW  |         9.554(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.358(R)|      SLOW  |         9.817(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        15.974(R)|      SLOW  |         9.288(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.247(R)|      SLOW  |        11.993(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.577(R)|      SLOW  |        10.431(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.246(R)|      SLOW  |        10.034(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.446(R)|      SLOW  |         8.963(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.525(R)|      SLOW  |        10.224(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.689(R)|      SLOW  |         9.700(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        16.109(R)|      SLOW  |         9.372(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.553(R)|      SLOW  |        10.222(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.136(R)|      SLOW  |        10.790(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        17.069(R)|      SLOW  |         9.923(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.839(R)|      SLOW  |         9.748(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.184(R)|      SLOW  |         9.989(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        16.917(R)|      SLOW  |         9.845(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        16.738(R)|      SLOW  |         9.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        16.403(R)|      SLOW  |         9.498(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        16.994(R)|      SLOW  |         9.878(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        16.827(R)|      SLOW  |         9.749(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        14.296(R)|      SLOW  |         8.238(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        13.892(R)|      SLOW  |         7.967(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        14.933(R)|      SLOW  |         8.588(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        15.153(R)|      SLOW  |         8.719(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        16.439(R)|      SLOW  |         9.493(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.127(R)|      SLOW  |        10.558(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.135(R)|      SLOW  |         9.611(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.362(R)|      SLOW  |        10.042(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.389(R)|      SLOW  |        10.868(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.381(R)|      SLOW  |         9.936(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.074(R)|      SLOW  |         9.945(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.157(R)|      SLOW  |        10.103(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.697(R)|      SLOW  |        10.169(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.820(R)|      SLOW  |        10.099(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.834(R)|      SLOW  |         9.755(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.743(R)|      SLOW  |         9.949(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.743(R)|      SLOW  |         9.864(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.183(R)|      SLOW  |         9.032(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.021(R)|      SLOW  |         9.553(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.144(R)|      SLOW  |         8.949(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.580(R)|      SLOW  |         9.153(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.418(R)|      SLOW  |         8.194(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.418(R)|      SLOW  |         8.213(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.695(R)|      SLOW  |         8.312(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.056(R)|      SLOW  |         8.200(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.031(R)|      SLOW  |         8.442(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.287(R)|      SLOW  |         8.603(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.746(R)|      SLOW  |         8.771(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.746(R)|      SLOW  |         8.761(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.697(R)|      SLOW  |         9.552(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.285(R)|      SLOW  |         9.501(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.568(R)|      SLOW  |         9.432(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.568(R)|      SLOW  |         9.432(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.767(R)|      SLOW  |         9.398(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.351(R)|      SLOW  |         9.357(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.351(R)|      SLOW  |         9.385(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.162(R)|      SLOW  |         9.430(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        15.807(R)|      SLOW  |         9.124(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.592(R)|      SLOW  |        10.874(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.794(R)|      SLOW  |        10.949(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.253(R)|      SLOW  |        12.837(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.819(R)|      SLOW  |        12.190(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.618(R)|      SLOW  |        12.359(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.156(R)|      SLOW  |        12.574(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        22.952(R)|      SLOW  |        11.657(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.390(R)|      SLOW  |        12.000(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.457(R)|      SLOW  |        12.848(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.137(R)|      SLOW  |        12.501(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.224(R)|      SLOW  |        11.238(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.091(R)|      SLOW  |        11.648(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.803(R)|      SLOW  |        11.668(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        27.249(R)|      SLOW  |        12.232(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.154(R)|      SLOW  |        12.317(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.991(R)|      SLOW  |        12.340(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.913(R)|      SLOW  |        12.256(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.755(R)|      SLOW  |        12.496(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<28> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.312(R)|      SLOW  |        12.155(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.391(R)|      SLOW  |        12.185(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        21.880(R)|      SLOW  |        12.225(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.060(R)|      SLOW  |        12.368(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.158(R)|      SLOW  |        11.613(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        21.454(R)|      SLOW  |        12.226(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.347(R)|      SLOW  |        12.178(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.198(R)|      SLOW  |        11.186(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.645(R)|      SLOW  |        12.058(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.422(R)|      SLOW  |        11.338(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.426(R)|      SLOW  |        11.340(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.060(R)|      SLOW  |        11.755(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.201(R)|      SLOW  |        11.843(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.088(R)|      SLOW  |        11.766(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        21.710(R)|      SLOW  |        12.769(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.753(R)|      SLOW  |        12.151(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.872(R)|      SLOW  |        12.218(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.628(R)|      SLOW  |        12.175(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.923(R)|      SLOW  |        11.663(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.181(R)|      SLOW  |        11.838(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.187(R)|      SLOW  |        11.841(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.512(R)|      SLOW  |        12.012(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.564(R)|      SLOW  |        12.043(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.347(R)|      SLOW  |        11.919(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.208(R)|      SLOW  |        11.847(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.259(R)|      SLOW  |        11.863(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.140(R)|      SLOW  |        11.791(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.371(R)|      SLOW  |        10.717(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.045(R)|      SLOW  |        11.720(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.181(R)|      SLOW  |        10.847(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.600(R)|      SLOW  |        10.203(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.583(R)|      SLOW  |         9.799(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.985(R)|      SLOW  |        10.269(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.422(R)|      SLOW  |        11.354(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.259(R)|      SLOW  |        10.553(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.901(R)|      SLOW  |        10.261(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.525(R)|      SLOW  |        10.225(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.163(R)|      SLOW  |        10.497(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.600(R)|      SLOW  |        10.922(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.376(R)|      SLOW  |        11.130(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.789(R)|      SLOW  |        12.037(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.425(R)|      SLOW  |        10.812(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.259(R)|      SLOW  |        10.845(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.525(R)|      SLOW  |        11.241(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.163(R)|      SLOW  |        10.878(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        17.223(R)|      SLOW  |        10.004(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.394(R)|      SLOW  |        10.116(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        13.942(R)|      SLOW  |         7.985(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.321(R)|      SLOW  |         8.219(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.292(R)|      SLOW  |         8.202(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.108(R)|      SLOW  |         8.108(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.761(R)|      SLOW  |        11.089(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.048(R)|      SLOW  |        10.574(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.111(R)|      SLOW  |        10.681(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.944(R)|      SLOW  |        10.546(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.270(R)|      SLOW  |         9.410(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.990(R)|      SLOW  |         9.872(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.362(R)|      SLOW  |        10.147(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.082(R)|      SLOW  |         9.949(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.736(R)|      SLOW  |        11.051(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.120(R)|      SLOW  |        10.072(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        18.836(R)|      SLOW  |        11.138(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.175(R)|      SLOW  |         9.508(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.654(R)|      SLOW  |         9.589(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.341(R)|      SLOW  |         8.239(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.177(R)|      SLOW  |         9.900(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.273(R)|      SLOW  |         8.183(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        21.887(R)|      SLOW  |        10.061(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        25.042(R)|      SLOW  |         9.298(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        24.319(R)|      SLOW  |         9.179(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        24.681(R)|      SLOW  |         9.215(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        25.389(R)|      SLOW  |         9.574(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        22.287(R)|      SLOW  |         9.872(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.620(R)|      SLOW  |        10.420(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        24.681(R)|      SLOW  |         9.423(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        22.288(R)|      SLOW  |        10.555(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.759(R)|      SLOW  |        10.468(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.997(R)|      SLOW  |        10.421(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.940(R)|      SLOW  |         9.651(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.940(R)|      SLOW  |         9.730(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        23.328(R)|      SLOW  |        10.645(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        23.328(R)|      SLOW  |        10.356(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        23.092(R)|      SLOW  |        10.280(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        21.024(R)|      SLOW  |         9.689(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        21.024(R)|      SLOW  |         9.799(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        21.482(R)|      SLOW  |         9.115(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        21.482(R)|      SLOW  |        10.404(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        23.719(R)|      SLOW  |         9.230(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        23.719(R)|      SLOW  |         9.481(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        25.042(R)|      SLOW  |         9.546(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        24.319(R)|      SLOW  |        10.308(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        23.003(R)|      SLOW  |        10.413(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        23.003(R)|      SLOW  |        10.273(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.997(R)|      SLOW  |        10.100(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.976(R)|      SLOW  |         9.921(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.976(R)|      SLOW  |         9.997(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        21.459(R)|      SLOW  |         9.817(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.676(R)|      SLOW  |         9.771(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.676(R)|      SLOW  |        10.034(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.292(R)|      SLOW  |         9.505(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.565(R)|      SLOW  |        12.210(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.895(R)|      SLOW  |        10.648(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.564(R)|      SLOW  |        10.251(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.764(R)|      SLOW  |         9.180(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.843(R)|      SLOW  |        10.441(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.007(R)|      SLOW  |         9.917(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        16.427(R)|      SLOW  |         9.589(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.871(R)|      SLOW  |        10.439(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.454(R)|      SLOW  |        11.007(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        17.387(R)|      SLOW  |        10.140(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.157(R)|      SLOW  |         9.965(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.502(R)|      SLOW  |        10.206(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.235(R)|      SLOW  |        10.062(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.056(R)|      SLOW  |         9.934(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        16.721(R)|      SLOW  |         9.715(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.312(R)|      SLOW  |        10.095(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        17.145(R)|      SLOW  |         9.966(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        14.614(R)|      SLOW  |         8.455(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.210(R)|      SLOW  |         8.184(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.251(R)|      SLOW  |         8.805(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        15.471(R)|      SLOW  |         8.936(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        16.757(R)|      SLOW  |         9.710(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.445(R)|      SLOW  |        10.775(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.453(R)|      SLOW  |         9.828(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.680(R)|      SLOW  |        10.259(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.707(R)|      SLOW  |        11.085(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.699(R)|      SLOW  |        10.153(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.392(R)|      SLOW  |        10.162(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.475(R)|      SLOW  |        10.320(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.015(R)|      SLOW  |        10.386(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.138(R)|      SLOW  |        10.316(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.152(R)|      SLOW  |         9.972(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.061(R)|      SLOW  |        10.166(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.061(R)|      SLOW  |        10.081(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.501(R)|      SLOW  |         9.249(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.339(R)|      SLOW  |         9.770(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.462(R)|      SLOW  |         9.166(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.898(R)|      SLOW  |         9.370(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.736(R)|      SLOW  |         8.411(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.736(R)|      SLOW  |         8.430(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.013(R)|      SLOW  |         8.529(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.374(R)|      SLOW  |         8.417(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.349(R)|      SLOW  |         8.659(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.605(R)|      SLOW  |         8.820(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.064(R)|      SLOW  |         8.988(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.064(R)|      SLOW  |         8.978(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.015(R)|      SLOW  |         9.769(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.603(R)|      SLOW  |         9.718(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.886(R)|      SLOW  |         9.649(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.886(R)|      SLOW  |         9.649(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.085(R)|      SLOW  |         9.615(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.669(R)|      SLOW  |         9.574(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.669(R)|      SLOW  |         9.602(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.480(R)|      SLOW  |         9.647(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.125(R)|      SLOW  |         9.341(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.910(R)|      SLOW  |        11.091(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.112(R)|      SLOW  |        11.166(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.571(R)|      SLOW  |        13.054(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.137(R)|      SLOW  |        12.407(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.936(R)|      SLOW  |        12.576(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.474(R)|      SLOW  |        12.791(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.270(R)|      SLOW  |        11.874(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.708(R)|      SLOW  |        12.217(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.775(R)|      SLOW  |        13.065(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.455(R)|      SLOW  |        12.718(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.542(R)|      SLOW  |        11.455(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.409(R)|      SLOW  |        11.865(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.121(R)|      SLOW  |        11.885(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        27.567(R)|      SLOW  |        12.449(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.472(R)|      SLOW  |        12.534(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.309(R)|      SLOW  |        12.557(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.231(R)|      SLOW  |        12.473(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.073(R)|      SLOW  |        12.713(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<29> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.344(R)|      SLOW  |        12.808(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.423(R)|      SLOW  |        12.838(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.912(R)|      SLOW  |        12.878(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.092(R)|      SLOW  |        13.021(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.190(R)|      SLOW  |        12.266(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.486(R)|      SLOW  |        12.879(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.379(R)|      SLOW  |        12.831(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.230(R)|      SLOW  |        11.839(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        21.677(R)|      SLOW  |        12.711(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.454(R)|      SLOW  |        11.991(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.458(R)|      SLOW  |        11.993(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        21.092(R)|      SLOW  |        12.408(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        21.233(R)|      SLOW  |        12.496(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        21.120(R)|      SLOW  |        12.419(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        22.742(R)|      SLOW  |        13.422(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        21.785(R)|      SLOW  |        12.804(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.904(R)|      SLOW  |        12.871(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        21.660(R)|      SLOW  |        12.828(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.955(R)|      SLOW  |        12.316(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        21.213(R)|      SLOW  |        12.491(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        21.219(R)|      SLOW  |        12.494(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.544(R)|      SLOW  |        12.665(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.596(R)|      SLOW  |        12.696(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.379(R)|      SLOW  |        12.572(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        21.240(R)|      SLOW  |        12.500(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        21.291(R)|      SLOW  |        12.516(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        21.172(R)|      SLOW  |        12.444(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.403(R)|      SLOW  |        11.370(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        21.077(R)|      SLOW  |        12.373(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        22.213(R)|      SLOW  |        11.500(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        21.632(R)|      SLOW  |        10.856(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        19.615(R)|      SLOW  |        10.452(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        22.017(R)|      SLOW  |        10.922(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        23.454(R)|      SLOW  |        12.007(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        21.291(R)|      SLOW  |        11.206(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        20.933(R)|      SLOW  |        10.914(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        20.557(R)|      SLOW  |        10.878(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        20.195(R)|      SLOW  |        11.150(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        21.632(R)|      SLOW  |        11.575(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        22.408(R)|      SLOW  |        11.783(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        23.821(R)|      SLOW  |        12.690(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        21.457(R)|      SLOW  |        11.465(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        21.291(R)|      SLOW  |        11.498(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        20.557(R)|      SLOW  |        11.894(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        20.195(R)|      SLOW  |        11.531(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.255(R)|      SLOW  |        10.657(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.426(R)|      SLOW  |        10.769(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.974(R)|      SLOW  |         8.638(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.353(R)|      SLOW  |         8.872(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.324(R)|      SLOW  |         8.855(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.140(R)|      SLOW  |         8.761(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        19.793(R)|      SLOW  |        11.742(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        19.080(R)|      SLOW  |        11.227(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.143(R)|      SLOW  |        11.334(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.976(R)|      SLOW  |        11.199(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.302(R)|      SLOW  |        10.063(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        18.022(R)|      SLOW  |        10.525(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        18.394(R)|      SLOW  |        10.800(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        18.114(R)|      SLOW  |        10.602(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.768(R)|      SLOW  |        11.704(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.152(R)|      SLOW  |        10.725(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.868(R)|      SLOW  |        11.791(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.207(R)|      SLOW  |        10.161(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.686(R)|      SLOW  |        10.242(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.373(R)|      SLOW  |         8.892(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.209(R)|      SLOW  |        10.553(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.305(R)|      SLOW  |         8.836(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        22.919(R)|      SLOW  |        10.714(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        26.074(R)|      SLOW  |         9.951(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        25.351(R)|      SLOW  |         9.832(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        25.713(R)|      SLOW  |         9.868(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        26.421(R)|      SLOW  |        10.227(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        23.319(R)|      SLOW  |        10.525(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        21.652(R)|      SLOW  |        11.073(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        25.713(R)|      SLOW  |        10.076(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        23.320(R)|      SLOW  |        11.208(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        22.791(R)|      SLOW  |        11.121(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        23.029(R)|      SLOW  |        11.074(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        21.972(R)|      SLOW  |        10.304(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        21.972(R)|      SLOW  |        10.383(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        24.360(R)|      SLOW  |        11.298(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        24.360(R)|      SLOW  |        11.009(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        24.124(R)|      SLOW  |        10.933(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        22.056(R)|      SLOW  |        10.342(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        22.056(R)|      SLOW  |        10.452(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        22.514(R)|      SLOW  |         9.768(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        22.514(R)|      SLOW  |        11.057(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        24.751(R)|      SLOW  |         9.883(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        24.751(R)|      SLOW  |        10.134(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        26.074(R)|      SLOW  |        10.199(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        25.351(R)|      SLOW  |        10.961(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        24.035(R)|      SLOW  |        11.066(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        24.035(R)|      SLOW  |        10.926(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        23.029(R)|      SLOW  |        10.753(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        23.008(R)|      SLOW  |        10.574(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        23.008(R)|      SLOW  |        10.650(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        22.491(R)|      SLOW  |        10.470(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        22.708(R)|      SLOW  |        10.424(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        22.708(R)|      SLOW  |        10.687(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.324(R)|      SLOW  |        10.158(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        21.597(R)|      SLOW  |        12.863(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        18.927(R)|      SLOW  |        11.301(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.596(R)|      SLOW  |        10.904(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        16.796(R)|      SLOW  |         9.833(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.875(R)|      SLOW  |        11.094(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        18.039(R)|      SLOW  |        10.570(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.459(R)|      SLOW  |        10.242(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.903(R)|      SLOW  |        11.092(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        19.486(R)|      SLOW  |        11.660(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.419(R)|      SLOW  |        10.793(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        18.189(R)|      SLOW  |        10.618(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.534(R)|      SLOW  |        10.859(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        18.267(R)|      SLOW  |        10.715(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        18.088(R)|      SLOW  |        10.587(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        17.753(R)|      SLOW  |        10.368(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.344(R)|      SLOW  |        10.748(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.177(R)|      SLOW  |        10.619(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.646(R)|      SLOW  |         9.108(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.242(R)|      SLOW  |         8.837(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.283(R)|      SLOW  |         9.458(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.503(R)|      SLOW  |         9.589(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.789(R)|      SLOW  |        10.363(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.477(R)|      SLOW  |        11.428(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.485(R)|      SLOW  |        10.481(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.712(R)|      SLOW  |        10.912(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.739(R)|      SLOW  |        11.738(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.731(R)|      SLOW  |        10.806(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        22.424(R)|      SLOW  |        10.815(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.507(R)|      SLOW  |        10.973(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        22.047(R)|      SLOW  |        11.039(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        23.170(R)|      SLOW  |        10.969(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        23.184(R)|      SLOW  |        10.625(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        21.093(R)|      SLOW  |        10.819(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        21.093(R)|      SLOW  |        10.734(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.533(R)|      SLOW  |         9.902(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        21.371(R)|      SLOW  |        10.423(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.494(R)|      SLOW  |         9.819(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.930(R)|      SLOW  |        10.023(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        23.768(R)|      SLOW  |         9.064(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        23.768(R)|      SLOW  |         9.083(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        23.045(R)|      SLOW  |         9.182(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        23.406(R)|      SLOW  |         9.070(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        23.381(R)|      SLOW  |         9.312(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        22.637(R)|      SLOW  |         9.473(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        24.096(R)|      SLOW  |         9.641(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        24.096(R)|      SLOW  |         9.631(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        22.047(R)|      SLOW  |        10.422(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.635(R)|      SLOW  |        10.371(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.918(R)|      SLOW  |        10.302(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.918(R)|      SLOW  |        10.302(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        21.117(R)|      SLOW  |        10.268(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.701(R)|      SLOW  |        10.227(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.701(R)|      SLOW  |        10.255(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.512(R)|      SLOW  |        10.300(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.157(R)|      SLOW  |         9.994(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.942(R)|      SLOW  |        11.744(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        20.144(R)|      SLOW  |        11.819(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        26.603(R)|      SLOW  |        13.707(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        26.169(R)|      SLOW  |        13.060(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.968(R)|      SLOW  |        13.229(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.506(R)|      SLOW  |        13.444(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.302(R)|      SLOW  |        12.527(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        24.740(R)|      SLOW  |        12.870(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.807(R)|      SLOW  |        13.718(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.487(R)|      SLOW  |        13.371(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.574(R)|      SLOW  |        12.108(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.441(R)|      SLOW  |        12.518(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        23.153(R)|      SLOW  |        12.538(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        28.599(R)|      SLOW  |        13.102(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        24.504(R)|      SLOW  |        13.187(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        25.341(R)|      SLOW  |        13.210(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        25.263(R)|      SLOW  |        13.126(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        25.105(R)|      SLOW  |        13.366(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<30> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.487(R)|      SLOW  |        12.286(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.566(R)|      SLOW  |        12.316(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.055(R)|      SLOW  |        12.356(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.235(R)|      SLOW  |        12.499(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.333(R)|      SLOW  |        11.744(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        21.629(R)|      SLOW  |        12.357(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.522(R)|      SLOW  |        12.309(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.373(R)|      SLOW  |        11.317(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.820(R)|      SLOW  |        12.189(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.597(R)|      SLOW  |        11.469(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.601(R)|      SLOW  |        11.471(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.235(R)|      SLOW  |        11.886(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.376(R)|      SLOW  |        11.974(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.263(R)|      SLOW  |        11.897(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        21.885(R)|      SLOW  |        12.900(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.928(R)|      SLOW  |        12.282(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.047(R)|      SLOW  |        12.349(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.803(R)|      SLOW  |        12.306(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.098(R)|      SLOW  |        11.794(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.356(R)|      SLOW  |        11.969(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.362(R)|      SLOW  |        11.972(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.687(R)|      SLOW  |        12.143(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.739(R)|      SLOW  |        12.174(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.522(R)|      SLOW  |        12.050(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.383(R)|      SLOW  |        11.978(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.434(R)|      SLOW  |        11.994(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.315(R)|      SLOW  |        11.922(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.546(R)|      SLOW  |        10.848(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.220(R)|      SLOW  |        11.851(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.356(R)|      SLOW  |        10.978(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.775(R)|      SLOW  |        10.334(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.758(R)|      SLOW  |         9.930(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.160(R)|      SLOW  |        10.400(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.597(R)|      SLOW  |        11.485(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.434(R)|      SLOW  |        10.684(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        20.076(R)|      SLOW  |        10.392(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.700(R)|      SLOW  |        10.356(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.338(R)|      SLOW  |        10.628(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.775(R)|      SLOW  |        11.053(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.551(R)|      SLOW  |        11.261(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.964(R)|      SLOW  |        12.168(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.600(R)|      SLOW  |        10.943(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.434(R)|      SLOW  |        10.976(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.700(R)|      SLOW  |        11.372(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.338(R)|      SLOW  |        11.009(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        17.398(R)|      SLOW  |        10.135(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.569(R)|      SLOW  |        10.247(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.117(R)|      SLOW  |         8.116(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.496(R)|      SLOW  |         8.350(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.467(R)|      SLOW  |         8.333(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.283(R)|      SLOW  |         8.239(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.936(R)|      SLOW  |        11.220(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.223(R)|      SLOW  |        10.705(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.286(R)|      SLOW  |        10.812(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.119(R)|      SLOW  |        10.677(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.445(R)|      SLOW  |         9.541(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        17.165(R)|      SLOW  |        10.003(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.537(R)|      SLOW  |        10.278(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.257(R)|      SLOW  |        10.080(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.911(R)|      SLOW  |        11.182(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.295(R)|      SLOW  |        10.203(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.011(R)|      SLOW  |        11.269(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.350(R)|      SLOW  |         9.639(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.829(R)|      SLOW  |         9.720(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.516(R)|      SLOW  |         8.370(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.352(R)|      SLOW  |        10.031(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.448(R)|      SLOW  |         8.314(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        22.062(R)|      SLOW  |        10.192(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        25.217(R)|      SLOW  |         9.429(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        24.494(R)|      SLOW  |         9.310(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        24.856(R)|      SLOW  |         9.346(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        25.564(R)|      SLOW  |         9.705(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        22.462(R)|      SLOW  |        10.003(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.795(R)|      SLOW  |        10.551(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        24.856(R)|      SLOW  |         9.554(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        22.463(R)|      SLOW  |        10.686(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.934(R)|      SLOW  |        10.599(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        22.172(R)|      SLOW  |        10.552(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        21.115(R)|      SLOW  |         9.782(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        21.115(R)|      SLOW  |         9.861(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        23.503(R)|      SLOW  |        10.776(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        23.503(R)|      SLOW  |        10.487(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        23.267(R)|      SLOW  |        10.411(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        21.199(R)|      SLOW  |         9.820(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        21.199(R)|      SLOW  |         9.930(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        21.657(R)|      SLOW  |         9.246(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        21.657(R)|      SLOW  |        10.535(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        23.894(R)|      SLOW  |         9.361(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        23.894(R)|      SLOW  |         9.612(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        25.217(R)|      SLOW  |         9.677(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        24.494(R)|      SLOW  |        10.439(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        23.178(R)|      SLOW  |        10.544(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        23.178(R)|      SLOW  |        10.404(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        22.172(R)|      SLOW  |        10.231(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        22.151(R)|      SLOW  |        10.052(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        22.151(R)|      SLOW  |        10.128(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        21.634(R)|      SLOW  |         9.948(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.851(R)|      SLOW  |         9.902(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.851(R)|      SLOW  |        10.165(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.467(R)|      SLOW  |         9.636(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.740(R)|      SLOW  |        12.341(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        18.070(R)|      SLOW  |        10.779(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.739(R)|      SLOW  |        10.382(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.939(R)|      SLOW  |         9.311(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.018(R)|      SLOW  |        10.572(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.182(R)|      SLOW  |        10.048(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        16.602(R)|      SLOW  |         9.720(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.046(R)|      SLOW  |        10.570(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.629(R)|      SLOW  |        11.138(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        17.562(R)|      SLOW  |        10.271(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.332(R)|      SLOW  |        10.096(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.677(R)|      SLOW  |        10.337(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.410(R)|      SLOW  |        10.193(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.231(R)|      SLOW  |        10.065(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        16.896(R)|      SLOW  |         9.846(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.487(R)|      SLOW  |        10.226(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        17.320(R)|      SLOW  |        10.097(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        14.789(R)|      SLOW  |         8.586(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.385(R)|      SLOW  |         8.315(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.426(R)|      SLOW  |         8.936(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        15.646(R)|      SLOW  |         9.067(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        16.932(R)|      SLOW  |         9.841(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.620(R)|      SLOW  |        10.906(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.628(R)|      SLOW  |         9.959(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.855(R)|      SLOW  |        10.390(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.882(R)|      SLOW  |        11.216(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.874(R)|      SLOW  |        10.284(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.567(R)|      SLOW  |        10.293(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.650(R)|      SLOW  |        10.451(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.190(R)|      SLOW  |        10.517(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.313(R)|      SLOW  |        10.447(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.327(R)|      SLOW  |        10.103(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.236(R)|      SLOW  |        10.297(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.236(R)|      SLOW  |        10.212(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.676(R)|      SLOW  |         9.380(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.514(R)|      SLOW  |         9.901(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.637(R)|      SLOW  |         9.297(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.073(R)|      SLOW  |         9.501(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.911(R)|      SLOW  |         8.542(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.911(R)|      SLOW  |         8.561(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.188(R)|      SLOW  |         8.660(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.549(R)|      SLOW  |         8.548(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.524(R)|      SLOW  |         8.790(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.780(R)|      SLOW  |         8.951(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.239(R)|      SLOW  |         9.119(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.239(R)|      SLOW  |         9.109(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.190(R)|      SLOW  |         9.900(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.778(R)|      SLOW  |         9.849(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.061(R)|      SLOW  |         9.780(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.061(R)|      SLOW  |         9.780(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.260(R)|      SLOW  |         9.746(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.844(R)|      SLOW  |         9.705(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.844(R)|      SLOW  |         9.733(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.655(R)|      SLOW  |         9.778(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.300(R)|      SLOW  |         9.472(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.085(R)|      SLOW  |        11.222(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.287(R)|      SLOW  |        11.297(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.746(R)|      SLOW  |        13.185(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.312(R)|      SLOW  |        12.538(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.111(R)|      SLOW  |        12.707(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.649(R)|      SLOW  |        12.922(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.445(R)|      SLOW  |        12.005(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.883(R)|      SLOW  |        12.348(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.950(R)|      SLOW  |        13.196(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.630(R)|      SLOW  |        12.849(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.717(R)|      SLOW  |        11.586(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.584(R)|      SLOW  |        11.996(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.296(R)|      SLOW  |        12.016(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        27.742(R)|      SLOW  |        12.580(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.647(R)|      SLOW  |        12.665(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.484(R)|      SLOW  |        12.688(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.406(R)|      SLOW  |        12.604(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.248(R)|      SLOW  |        12.844(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<31> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.313(R)|      SLOW  |        12.169(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        21.392(R)|      SLOW  |        12.199(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        21.881(R)|      SLOW  |        12.239(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.061(R)|      SLOW  |        12.382(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.159(R)|      SLOW  |        11.627(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        21.455(R)|      SLOW  |        12.240(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        21.348(R)|      SLOW  |        12.192(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.199(R)|      SLOW  |        11.200(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.646(R)|      SLOW  |        12.072(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.423(R)|      SLOW  |        11.352(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.427(R)|      SLOW  |        11.354(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.061(R)|      SLOW  |        11.769(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.202(R)|      SLOW  |        11.857(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.089(R)|      SLOW  |        11.780(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        21.711(R)|      SLOW  |        12.783(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.754(R)|      SLOW  |        12.165(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.873(R)|      SLOW  |        12.232(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.629(R)|      SLOW  |        12.189(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.924(R)|      SLOW  |        11.677(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.182(R)|      SLOW  |        11.852(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.188(R)|      SLOW  |        11.855(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.513(R)|      SLOW  |        12.026(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.565(R)|      SLOW  |        12.057(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.348(R)|      SLOW  |        11.933(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.209(R)|      SLOW  |        11.861(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.260(R)|      SLOW  |        11.877(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.141(R)|      SLOW  |        11.805(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.372(R)|      SLOW  |        10.731(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.046(R)|      SLOW  |        11.734(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.182(R)|      SLOW  |        10.861(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.601(R)|      SLOW  |        10.217(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.584(R)|      SLOW  |         9.813(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.986(R)|      SLOW  |        10.283(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.423(R)|      SLOW  |        11.368(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.260(R)|      SLOW  |        10.567(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.902(R)|      SLOW  |        10.275(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.526(R)|      SLOW  |        10.239(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.164(R)|      SLOW  |        10.511(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.601(R)|      SLOW  |        10.936(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.377(R)|      SLOW  |        11.144(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.790(R)|      SLOW  |        12.051(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.426(R)|      SLOW  |        10.826(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.260(R)|      SLOW  |        10.859(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.526(R)|      SLOW  |        11.255(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.164(R)|      SLOW  |        10.892(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        17.224(R)|      SLOW  |        10.018(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.395(R)|      SLOW  |        10.130(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        13.943(R)|      SLOW  |         7.999(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.322(R)|      SLOW  |         8.233(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.293(R)|      SLOW  |         8.216(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.109(R)|      SLOW  |         8.122(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.762(R)|      SLOW  |        11.103(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.049(R)|      SLOW  |        10.588(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.112(R)|      SLOW  |        10.695(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.945(R)|      SLOW  |        10.560(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        16.271(R)|      SLOW  |         9.424(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.991(R)|      SLOW  |         9.886(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        17.363(R)|      SLOW  |        10.161(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.083(R)|      SLOW  |         9.963(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.737(R)|      SLOW  |        11.065(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.121(R)|      SLOW  |        10.086(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        18.837(R)|      SLOW  |        11.152(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.176(R)|      SLOW  |         9.522(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.655(R)|      SLOW  |         9.603(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.342(R)|      SLOW  |         8.253(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.178(R)|      SLOW  |         9.914(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.274(R)|      SLOW  |         8.197(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        21.888(R)|      SLOW  |        10.075(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        25.043(R)|      SLOW  |         9.312(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        24.320(R)|      SLOW  |         9.193(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        24.682(R)|      SLOW  |         9.229(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        25.390(R)|      SLOW  |         9.588(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        22.288(R)|      SLOW  |         9.886(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.621(R)|      SLOW  |        10.434(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        24.682(R)|      SLOW  |         9.437(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        22.289(R)|      SLOW  |        10.569(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.760(R)|      SLOW  |        10.482(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.998(R)|      SLOW  |        10.435(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.941(R)|      SLOW  |         9.665(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.941(R)|      SLOW  |         9.744(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        23.329(R)|      SLOW  |        10.659(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        23.329(R)|      SLOW  |        10.370(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        23.093(R)|      SLOW  |        10.294(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        21.025(R)|      SLOW  |         9.703(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        21.025(R)|      SLOW  |         9.813(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        21.483(R)|      SLOW  |         9.129(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        21.483(R)|      SLOW  |        10.418(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        23.720(R)|      SLOW  |         9.244(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        23.720(R)|      SLOW  |         9.495(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        25.043(R)|      SLOW  |         9.560(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        24.320(R)|      SLOW  |        10.322(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        23.004(R)|      SLOW  |        10.427(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        23.004(R)|      SLOW  |        10.287(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.998(R)|      SLOW  |        10.114(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.977(R)|      SLOW  |         9.935(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.977(R)|      SLOW  |        10.011(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        21.460(R)|      SLOW  |         9.831(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.677(R)|      SLOW  |         9.785(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.677(R)|      SLOW  |        10.048(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.293(R)|      SLOW  |         9.519(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.566(R)|      SLOW  |        12.224(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.896(R)|      SLOW  |        10.662(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.565(R)|      SLOW  |        10.265(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.765(R)|      SLOW  |         9.194(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.844(R)|      SLOW  |        10.455(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.008(R)|      SLOW  |         9.931(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        16.428(R)|      SLOW  |         9.603(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.872(R)|      SLOW  |        10.453(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.455(R)|      SLOW  |        11.021(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        17.388(R)|      SLOW  |        10.154(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.158(R)|      SLOW  |         9.979(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.503(R)|      SLOW  |        10.220(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.236(R)|      SLOW  |        10.076(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.057(R)|      SLOW  |         9.948(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        16.722(R)|      SLOW  |         9.729(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        17.313(R)|      SLOW  |        10.109(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        17.146(R)|      SLOW  |         9.980(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        14.615(R)|      SLOW  |         8.469(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.211(R)|      SLOW  |         8.198(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.252(R)|      SLOW  |         8.819(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        15.472(R)|      SLOW  |         8.950(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        16.758(R)|      SLOW  |         9.724(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.446(R)|      SLOW  |        10.789(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.454(R)|      SLOW  |         9.842(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.681(R)|      SLOW  |        10.273(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.708(R)|      SLOW  |        11.099(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.700(R)|      SLOW  |        10.167(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.393(R)|      SLOW  |        10.176(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.476(R)|      SLOW  |        10.334(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.016(R)|      SLOW  |        10.400(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.139(R)|      SLOW  |        10.330(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.153(R)|      SLOW  |         9.986(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.062(R)|      SLOW  |        10.180(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.062(R)|      SLOW  |        10.095(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.502(R)|      SLOW  |         9.263(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.340(R)|      SLOW  |         9.784(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.463(R)|      SLOW  |         9.180(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.899(R)|      SLOW  |         9.384(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.737(R)|      SLOW  |         8.425(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.737(R)|      SLOW  |         8.444(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.014(R)|      SLOW  |         8.543(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.375(R)|      SLOW  |         8.431(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.350(R)|      SLOW  |         8.673(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.606(R)|      SLOW  |         8.834(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.065(R)|      SLOW  |         9.002(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.065(R)|      SLOW  |         8.992(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.016(R)|      SLOW  |         9.783(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.604(R)|      SLOW  |         9.732(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.887(R)|      SLOW  |         9.663(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.887(R)|      SLOW  |         9.663(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.086(R)|      SLOW  |         9.629(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.670(R)|      SLOW  |         9.588(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.670(R)|      SLOW  |         9.616(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.481(R)|      SLOW  |         9.661(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.126(R)|      SLOW  |         9.355(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        18.911(R)|      SLOW  |        11.105(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.113(R)|      SLOW  |        11.180(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        25.572(R)|      SLOW  |        13.068(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        25.138(R)|      SLOW  |        12.421(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.937(R)|      SLOW  |        12.590(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.475(R)|      SLOW  |        12.805(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.271(R)|      SLOW  |        11.888(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.709(R)|      SLOW  |        12.231(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.776(R)|      SLOW  |        13.079(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.456(R)|      SLOW  |        12.732(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.543(R)|      SLOW  |        11.469(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.410(R)|      SLOW  |        11.879(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.122(R)|      SLOW  |        11.899(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        27.568(R)|      SLOW  |        12.463(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.473(R)|      SLOW  |        12.548(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        24.310(R)|      SLOW  |        12.571(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.232(R)|      SLOW  |        12.487(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.074(R)|      SLOW  |        12.727(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK11
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11          |    3.996|         |         |         |
RST            |    7.572|   17.308|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |   13.734|    6.162|    6.577|         |
CLKh           |   18.649|         |         |         |
RST            |   16.193|   26.072|         |   19.116|
SW<15>         |   18.649|         |         |         |
SW<16>         |   18.649|         |         |         |
SW<17>         |   18.649|         |         |         |
SW<18>         |   18.649|         |         |         |
SW<19>         |   18.649|         |         |         |
SW<20>         |   18.649|         |         |         |
SW<21>         |   18.649|         |         |         |
SW<22>         |   18.649|         |         |         |
SW<23>         |   18.649|         |         |         |
SW<24>         |   18.649|         |         |         |
SW<25>         |   18.649|         |         |         |
SW<26>         |   18.649|         |         |         |
SW<27>         |   18.649|         |         |         |
SW<28>         |   18.649|         |         |         |
SW<29>         |   18.649|         |         |         |
SW<30>         |   18.649|         |         |         |
SW<31>         |   18.649|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLKh
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    2.672|         |         |         |
CLKh           |   12.674|         |         |         |
RST            |    9.091|    9.379|         |         |
SW<15>         |   12.674|         |         |         |
SW<16>         |   12.674|         |         |         |
SW<17>         |   12.674|         |         |         |
SW<18>         |   12.674|         |         |         |
SW<19>         |   12.674|         |         |         |
SW<20>         |   12.674|         |         |         |
SW<21>         |   12.674|         |         |         |
SW<22>         |   12.674|         |         |         |
SW<23>         |   12.674|         |         |         |
SW<24>         |   12.674|         |         |         |
SW<25>         |   12.674|         |         |         |
SW<26>         |   12.674|         |         |         |
SW<27>         |   12.674|         |         |         |
SW<28>         |   12.674|         |         |         |
SW<29>         |   12.674|         |         |         |
SW<30>         |   12.674|         |         |         |
SW<31>         |   12.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RST
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |         |         |    2.865|         |
CLKh           |         |         |   12.208|         |
SW<15>         |         |         |   12.208|         |
SW<16>         |         |         |   12.208|         |
SW<17>         |         |         |   12.208|         |
SW<18>         |         |         |   12.208|         |
SW<19>         |         |         |   12.208|         |
SW<20>         |         |         |   12.208|         |
SW<21>         |         |         |   12.208|         |
SW<22>         |         |         |   12.208|         |
SW<23>         |         |         |   12.208|         |
SW<24>         |         |         |   12.208|         |
SW<25>         |         |         |   12.208|         |
SW<26>         |         |         |   12.208|         |
SW<27>         |         |         |   12.208|         |
SW<28>         |         |         |   12.208|         |
SW<29>         |         |         |   12.208|         |
SW<30>         |         |         |   12.208|         |
SW<31>         |         |         |   12.208|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<15>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    2.672|         |         |         |
CLKh           |   12.674|         |         |         |
RST            |    8.976|    9.379|         |         |
SW<15>         |   12.674|         |         |         |
SW<16>         |   12.674|         |         |         |
SW<17>         |   12.674|         |         |         |
SW<18>         |   12.674|         |         |         |
SW<19>         |   12.674|         |         |         |
SW<20>         |   12.674|         |         |         |
SW<21>         |   12.674|         |         |         |
SW<22>         |   12.674|         |         |         |
SW<23>         |   12.674|         |         |         |
SW<24>         |   12.674|         |         |         |
SW<25>         |   12.674|         |         |         |
SW<26>         |   12.674|         |         |         |
SW<27>         |   12.674|         |         |         |
SW<28>         |   12.674|         |         |         |
SW<29>         |   12.674|         |         |         |
SW<30>         |   12.674|         |         |         |
SW<31>         |   12.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<16>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    2.672|         |         |         |
CLKh           |   12.674|         |         |         |
RST            |    7.374|    9.379|         |         |
SW<15>         |   12.674|         |         |         |
SW<16>         |   12.674|         |         |         |
SW<17>         |   12.674|         |         |         |
SW<18>         |   12.674|         |         |         |
SW<19>         |   12.674|         |         |         |
SW<20>         |   12.674|         |         |         |
SW<21>         |   12.674|         |         |         |
SW<22>         |   12.674|         |         |         |
SW<23>         |   12.674|         |         |         |
SW<24>         |   12.674|         |         |         |
SW<25>         |   12.674|         |         |         |
SW<26>         |   12.674|         |         |         |
SW<27>         |   12.674|         |         |         |
SW<28>         |   12.674|         |         |         |
SW<29>         |   12.674|         |         |         |
SW<30>         |   12.674|         |         |         |
SW<31>         |   12.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<17>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    2.672|         |         |         |
CLKh           |   12.674|         |         |         |
RST            |    6.923|    9.379|         |         |
SW<15>         |   12.674|         |         |         |
SW<16>         |   12.674|         |         |         |
SW<17>         |   12.674|         |         |         |
SW<18>         |   12.674|         |         |         |
SW<19>         |   12.674|         |         |         |
SW<20>         |   12.674|         |         |         |
SW<21>         |   12.674|         |         |         |
SW<22>         |   12.674|         |         |         |
SW<23>         |   12.674|         |         |         |
SW<24>         |   12.674|         |         |         |
SW<25>         |   12.674|         |         |         |
SW<26>         |   12.674|         |         |         |
SW<27>         |   12.674|         |         |         |
SW<28>         |   12.674|         |         |         |
SW<29>         |   12.674|         |         |         |
SW<30>         |   12.674|         |         |         |
SW<31>         |   12.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<18>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    2.672|         |         |         |
CLKh           |   12.674|         |         |         |
RST            |    5.645|    9.379|         |         |
SW<15>         |   12.674|         |         |         |
SW<16>         |   12.674|         |         |         |
SW<17>         |   12.674|         |         |         |
SW<18>         |   12.674|         |         |         |
SW<19>         |   12.674|         |         |         |
SW<20>         |   12.674|         |         |         |
SW<21>         |   12.674|         |         |         |
SW<22>         |   12.674|         |         |         |
SW<23>         |   12.674|         |         |         |
SW<24>         |   12.674|         |         |         |
SW<25>         |   12.674|         |         |         |
SW<26>         |   12.674|         |         |         |
SW<27>         |   12.674|         |         |         |
SW<28>         |   12.674|         |         |         |
SW<29>         |   12.674|         |         |         |
SW<30>         |   12.674|         |         |         |
SW<31>         |   12.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<19>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    2.672|         |         |         |
CLKh           |   12.674|         |         |         |
RST            |    5.895|    9.379|         |         |
SW<15>         |   12.674|         |         |         |
SW<16>         |   12.674|         |         |         |
SW<17>         |   12.674|         |         |         |
SW<18>         |   12.674|         |         |         |
SW<19>         |   12.674|         |         |         |
SW<20>         |   12.674|         |         |         |
SW<21>         |   12.674|         |         |         |
SW<22>         |   12.674|         |         |         |
SW<23>         |   12.674|         |         |         |
SW<24>         |   12.674|         |         |         |
SW<25>         |   12.674|         |         |         |
SW<26>         |   12.674|         |         |         |
SW<27>         |   12.674|         |         |         |
SW<28>         |   12.674|         |         |         |
SW<29>         |   12.674|         |         |         |
SW<30>         |   12.674|         |         |         |
SW<31>         |   12.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<20>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    2.672|         |         |         |
CLKh           |   12.674|         |         |         |
RST            |    6.032|    9.379|         |         |
SW<15>         |   12.674|         |         |         |
SW<16>         |   12.674|         |         |         |
SW<17>         |   12.674|         |         |         |
SW<18>         |   12.674|         |         |         |
SW<19>         |   12.674|         |         |         |
SW<20>         |   12.674|         |         |         |
SW<21>         |   12.674|         |         |         |
SW<22>         |   12.674|         |         |         |
SW<23>         |   12.674|         |         |         |
SW<24>         |   12.674|         |         |         |
SW<25>         |   12.674|         |         |         |
SW<26>         |   12.674|         |         |         |
SW<27>         |   12.674|         |         |         |
SW<28>         |   12.674|         |         |         |
SW<29>         |   12.674|         |         |         |
SW<30>         |   12.674|         |         |         |
SW<31>         |   12.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<21>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    2.672|         |         |         |
CLKh           |   12.674|         |         |         |
RST            |    7.627|    9.379|         |         |
SW<15>         |   12.674|         |         |         |
SW<16>         |   12.674|         |         |         |
SW<17>         |   12.674|         |         |         |
SW<18>         |   12.674|         |         |         |
SW<19>         |   12.674|         |         |         |
SW<20>         |   12.674|         |         |         |
SW<21>         |   12.674|         |         |         |
SW<22>         |   12.674|         |         |         |
SW<23>         |   12.674|         |         |         |
SW<24>         |   12.674|         |         |         |
SW<25>         |   12.674|         |         |         |
SW<26>         |   12.674|         |         |         |
SW<27>         |   12.674|         |         |         |
SW<28>         |   12.674|         |         |         |
SW<29>         |   12.674|         |         |         |
SW<30>         |   12.674|         |         |         |
SW<31>         |   12.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<22>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    2.672|         |         |         |
CLKh           |   12.674|         |         |         |
RST            |    7.894|    9.379|         |         |
SW<15>         |   12.674|         |         |         |
SW<16>         |   12.674|         |         |         |
SW<17>         |   12.674|         |         |         |
SW<18>         |   12.674|         |         |         |
SW<19>         |   12.674|         |         |         |
SW<20>         |   12.674|         |         |         |
SW<21>         |   12.674|         |         |         |
SW<22>         |   12.674|         |         |         |
SW<23>         |   12.674|         |         |         |
SW<24>         |   12.674|         |         |         |
SW<25>         |   12.674|         |         |         |
SW<26>         |   12.674|         |         |         |
SW<27>         |   12.674|         |         |         |
SW<28>         |   12.674|         |         |         |
SW<29>         |   12.674|         |         |         |
SW<30>         |   12.674|         |         |         |
SW<31>         |   12.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<23>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    2.672|         |         |         |
CLKh           |   12.674|         |         |         |
RST            |    6.857|    9.379|         |         |
SW<15>         |   12.674|         |         |         |
SW<16>         |   12.674|         |         |         |
SW<17>         |   12.674|         |         |         |
SW<18>         |   12.674|         |         |         |
SW<19>         |   12.674|         |         |         |
SW<20>         |   12.674|         |         |         |
SW<21>         |   12.674|         |         |         |
SW<22>         |   12.674|         |         |         |
SW<23>         |   12.674|         |         |         |
SW<24>         |   12.674|         |         |         |
SW<25>         |   12.674|         |         |         |
SW<26>         |   12.674|         |         |         |
SW<27>         |   12.674|         |         |         |
SW<28>         |   12.674|         |         |         |
SW<29>         |   12.674|         |         |         |
SW<30>         |   12.674|         |         |         |
SW<31>         |   12.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<24>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    2.672|         |         |         |
CLKh           |   12.674|         |         |         |
RST            |    7.580|    9.379|         |         |
SW<15>         |   12.674|         |         |         |
SW<16>         |   12.674|         |         |         |
SW<17>         |   12.674|         |         |         |
SW<18>         |   12.674|         |         |         |
SW<19>         |   12.674|         |         |         |
SW<20>         |   12.674|         |         |         |
SW<21>         |   12.674|         |         |         |
SW<22>         |   12.674|         |         |         |
SW<23>         |   12.674|         |         |         |
SW<24>         |   12.674|         |         |         |
SW<25>         |   12.674|         |         |         |
SW<26>         |   12.674|         |         |         |
SW<27>         |   12.674|         |         |         |
SW<28>         |   12.674|         |         |         |
SW<29>         |   12.674|         |         |         |
SW<30>         |   12.674|         |         |         |
SW<31>         |   12.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<25>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    2.672|         |         |         |
CLKh           |   12.674|         |         |         |
RST            |    6.704|    9.379|         |         |
SW<15>         |   12.674|         |         |         |
SW<16>         |   12.674|         |         |         |
SW<17>         |   12.674|         |         |         |
SW<18>         |   12.674|         |         |         |
SW<19>         |   12.674|         |         |         |
SW<20>         |   12.674|         |         |         |
SW<21>         |   12.674|         |         |         |
SW<22>         |   12.674|         |         |         |
SW<23>         |   12.674|         |         |         |
SW<24>         |   12.674|         |         |         |
SW<25>         |   12.674|         |         |         |
SW<26>         |   12.674|         |         |         |
SW<27>         |   12.674|         |         |         |
SW<28>         |   12.674|         |         |         |
SW<29>         |   12.674|         |         |         |
SW<30>         |   12.674|         |         |         |
SW<31>         |   12.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<26>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    2.672|         |         |         |
CLKh           |   12.674|         |         |         |
RST            |    6.591|    9.379|         |         |
SW<15>         |   12.674|         |         |         |
SW<16>         |   12.674|         |         |         |
SW<17>         |   12.674|         |         |         |
SW<18>         |   12.674|         |         |         |
SW<19>         |   12.674|         |         |         |
SW<20>         |   12.674|         |         |         |
SW<21>         |   12.674|         |         |         |
SW<22>         |   12.674|         |         |         |
SW<23>         |   12.674|         |         |         |
SW<24>         |   12.674|         |         |         |
SW<25>         |   12.674|         |         |         |
SW<26>         |   12.674|         |         |         |
SW<27>         |   12.674|         |         |         |
SW<28>         |   12.674|         |         |         |
SW<29>         |   12.674|         |         |         |
SW<30>         |   12.674|         |         |         |
SW<31>         |   12.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<27>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    2.672|         |         |         |
CLKh           |   12.674|         |         |         |
RST            |    7.023|    9.379|         |         |
SW<15>         |   12.674|         |         |         |
SW<16>         |   12.674|         |         |         |
SW<17>         |   12.674|         |         |         |
SW<18>         |   12.674|         |         |         |
SW<19>         |   12.674|         |         |         |
SW<20>         |   12.674|         |         |         |
SW<21>         |   12.674|         |         |         |
SW<22>         |   12.674|         |         |         |
SW<23>         |   12.674|         |         |         |
SW<24>         |   12.674|         |         |         |
SW<25>         |   12.674|         |         |         |
SW<26>         |   12.674|         |         |         |
SW<27>         |   12.674|         |         |         |
SW<28>         |   12.674|         |         |         |
SW<29>         |   12.674|         |         |         |
SW<30>         |   12.674|         |         |         |
SW<31>         |   12.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<28>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    2.672|         |         |         |
CLKh           |   12.674|         |         |         |
RST            |    6.722|    9.379|         |         |
SW<15>         |   12.674|         |         |         |
SW<16>         |   12.674|         |         |         |
SW<17>         |   12.674|         |         |         |
SW<18>         |   12.674|         |         |         |
SW<19>         |   12.674|         |         |         |
SW<20>         |   12.674|         |         |         |
SW<21>         |   12.674|         |         |         |
SW<22>         |   12.674|         |         |         |
SW<23>         |   12.674|         |         |         |
SW<24>         |   12.674|         |         |         |
SW<25>         |   12.674|         |         |         |
SW<26>         |   12.674|         |         |         |
SW<27>         |   12.674|         |         |         |
SW<28>         |   12.674|         |         |         |
SW<29>         |   12.674|         |         |         |
SW<30>         |   12.674|         |         |         |
SW<31>         |   12.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<29>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    2.672|         |         |         |
CLKh           |   12.674|         |         |         |
RST            |    5.746|    9.379|         |         |
SW<15>         |   12.674|         |         |         |
SW<16>         |   12.674|         |         |         |
SW<17>         |   12.674|         |         |         |
SW<18>         |   12.674|         |         |         |
SW<19>         |   12.674|         |         |         |
SW<20>         |   12.674|         |         |         |
SW<21>         |   12.674|         |         |         |
SW<22>         |   12.674|         |         |         |
SW<23>         |   12.674|         |         |         |
SW<24>         |   12.674|         |         |         |
SW<25>         |   12.674|         |         |         |
SW<26>         |   12.674|         |         |         |
SW<27>         |   12.674|         |         |         |
SW<28>         |   12.674|         |         |         |
SW<29>         |   12.674|         |         |         |
SW<30>         |   12.674|         |         |         |
SW<31>         |   12.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<30>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    2.672|         |         |         |
CLKh           |   12.674|         |         |         |
RST            |    6.558|    9.379|         |         |
SW<15>         |   12.674|         |         |         |
SW<16>         |   12.674|         |         |         |
SW<17>         |   12.674|         |         |         |
SW<18>         |   12.674|         |         |         |
SW<19>         |   12.674|         |         |         |
SW<20>         |   12.674|         |         |         |
SW<21>         |   12.674|         |         |         |
SW<22>         |   12.674|         |         |         |
SW<23>         |   12.674|         |         |         |
SW<24>         |   12.674|         |         |         |
SW<25>         |   12.674|         |         |         |
SW<26>         |   12.674|         |         |         |
SW<27>         |   12.674|         |         |         |
SW<28>         |   12.674|         |         |         |
SW<29>         |   12.674|         |         |         |
SW<30>         |   12.674|         |         |         |
SW<31>         |   12.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<31>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    2.672|         |         |         |
CLKh           |   12.674|         |         |         |
RST            |    6.720|    9.379|         |         |
SW<15>         |   12.674|         |         |         |
SW<16>         |   12.674|         |         |         |
SW<17>         |   12.674|         |         |         |
SW<18>         |   12.674|         |         |         |
SW<19>         |   12.674|         |         |         |
SW<20>         |   12.674|         |         |         |
SW<21>         |   12.674|         |         |         |
SW<22>         |   12.674|         |         |         |
SW<23>         |   12.674|         |         |         |
SW<24>         |   12.674|         |         |         |
SW<25>         |   12.674|         |         |         |
SW<26>         |   12.674|         |         |         |
SW<27>         |   12.674|         |         |         |
SW<28>         |   12.674|         |         |         |
SW<29>         |   12.674|         |         |         |
SW<30>         |   12.674|         |         |         |
SW<31>         |   12.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_txd
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |         |         |    8.284|         |
RST            |         |         |   -1.519|   -1.519|
SW<15>         |         |         |    8.284|         |
SW<16>         |         |         |    8.284|         |
SW<17>         |         |         |    8.284|         |
SW<18>         |         |         |    8.284|         |
SW<19>         |         |         |    8.284|         |
SW<20>         |         |         |    8.284|         |
SW<21>         |         |         |    8.284|         |
SW<22>         |         |         |    8.284|         |
SW<23>         |         |         |    8.284|         |
SW<24>         |         |         |    8.284|         |
SW<25>         |         |         |    8.284|         |
SW<26>         |         |         |    8.284|         |
SW<27>         |         |         |    8.284|         |
SW<28>         |         |         |    8.284|         |
SW<29>         |         |         |    8.284|         |
SW<30>         |         |         |    8.284|         |
SW<31>         |         |         |    8.284|         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
RST            |enet_reset     |   16.798|
SW<0>          |led<0>         |   24.170|
SW<0>          |led<1>         |   23.712|
SW<0>          |led<2>         |   22.379|
SW<0>          |led<3>         |   22.945|
SW<0>          |led<4>         |   22.717|
SW<0>          |led<5>         |   22.313|
SW<0>          |led<6>         |   25.640|
SW<0>          |led<7>         |   23.838|
SW<0>          |led<8>         |   22.260|
SW<0>          |led<9>         |   23.447|
SW<0>          |led<10>        |   22.254|
SW<0>          |led<11>        |   22.646|
SW<0>          |led<12>        |   21.936|
SW<0>          |led<13>        |   21.299|
SW<0>          |led<14>        |   20.974|
SW<0>          |led<15>        |   22.163|
SW<1>          |led<0>         |   22.170|
SW<1>          |led<1>         |   21.712|
SW<1>          |led<2>         |   21.625|
SW<1>          |led<3>         |   20.945|
SW<1>          |led<4>         |   26.319|
SW<1>          |led<5>         |   24.951|
SW<1>          |led<6>         |   29.750|
SW<1>          |led<7>         |   27.699|
SW<1>          |led<8>         |   22.665|
SW<1>          |led<9>         |   24.639|
SW<1>          |led<10>        |   23.354|
SW<1>          |led<11>        |   23.287|
SW<1>          |led<12>        |   23.274|
SW<1>          |led<13>        |   24.042|
SW<1>          |led<14>        |   22.870|
SW<1>          |led<15>        |   22.443|
SW<2>          |led<0>         |   22.895|
SW<2>          |led<1>         |   22.437|
SW<2>          |led<2>         |   21.708|
SW<2>          |led<3>         |   21.670|
SW<2>          |led<4>         |   26.617|
SW<2>          |led<5>         |   25.877|
SW<2>          |led<6>         |   30.209|
SW<2>          |led<7>         |   28.210|
SW<2>          |led<8>         |   23.273|
SW<2>          |led<9>         |   25.073|
SW<2>          |led<10>        |   23.246|
SW<2>          |led<11>        |   23.608|
SW<2>          |led<12>        |   23.253|
SW<2>          |led<13>        |   23.648|
SW<2>          |led<14>        |   23.165|
SW<2>          |led<15>        |   23.309|
SW<3>          |led<0>         |   22.518|
SW<3>          |led<1>         |   22.060|
SW<3>          |led<2>         |   20.727|
SW<3>          |led<3>         |   21.293|
SW<3>          |led<4>         |   21.323|
SW<3>          |led<5>         |   20.661|
SW<3>          |led<6>         |   25.116|
SW<3>          |led<7>         |   22.987|
SW<3>          |led<8>         |   20.608|
SW<3>          |led<9>         |   21.795|
SW<3>          |led<10>        |   20.602|
SW<3>          |led<11>        |   19.205|
SW<3>          |led<12>        |   20.284|
SW<3>          |led<13>        |   19.647|
SW<3>          |led<14>        |   19.646|
SW<3>          |led<15>        |   20.511|
SW<4>          |led<0>         |   21.791|
SW<4>          |led<1>         |   21.313|
SW<4>          |led<2>         |   21.428|
SW<4>          |led<3>         |   20.425|
SW<4>          |led<4>         |   25.034|
SW<4>          |led<5>         |   23.926|
SW<4>          |led<6>         |   28.569|
SW<4>          |led<7>         |   26.516|
SW<4>          |led<8>         |   20.521|
SW<4>          |led<9>         |   21.209|
SW<4>          |led<10>        |   20.952|
SW<4>          |led<11>        |   21.388|
SW<4>          |led<12>        |   21.211|
SW<4>          |led<13>        |   20.312|
SW<4>          |led<14>        |   21.150|
SW<4>          |led<15>        |   20.681|
SW<5>          |led<0>         |   22.088|
SW<5>          |led<1>         |   21.630|
SW<5>          |led<2>         |   21.553|
SW<5>          |led<3>         |   20.915|
SW<5>          |led<4>         |   25.193|
SW<5>          |led<5>         |   24.035|
SW<5>          |led<6>         |   28.670|
SW<5>          |led<7>         |   26.681|
SW<5>          |led<8>         |   20.668|
SW<5>          |led<9>         |   21.670|
SW<5>          |led<10>        |   21.267|
SW<5>          |led<11>        |   21.805|
SW<5>          |led<12>        |   21.624|
SW<5>          |led<13>        |   20.556|
SW<5>          |led<14>        |   21.275|
SW<5>          |led<15>        |   20.928|
SW<6>          |led<0>         |   16.378|
SW<6>          |led<1>         |   16.218|
SW<6>          |led<2>         |   16.396|
SW<6>          |led<3>         |   16.515|
SW<6>          |led<4>         |   16.412|
SW<6>          |led<5>         |   17.009|
SW<6>          |led<6>         |   18.393|
SW<6>          |led<7>         |   17.301|
SW<6>          |led<8>         |   15.450|
SW<6>          |led<9>         |   16.438|
SW<6>          |led<10>        |   16.837|
SW<6>          |led<11>        |   17.817|
SW<6>          |led<12>        |   16.367|
SW<6>          |led<13>        |   16.659|
SW<6>          |led<14>        |   16.455|
SW<6>          |led<15>        |   17.031|
enet_data<12>  |DYP2<0>        |   12.664|
enet_data<12>  |DYP2<1>        |   13.230|
enet_data<12>  |DYP2<2>        |   13.478|
enet_data<12>  |DYP2<3>        |   13.591|
enet_data<12>  |DYP2<4>        |   12.974|
enet_data<12>  |DYP2<5>        |   13.202|
enet_data<12>  |DYP2<6>        |   13.125|
enet_data<13>  |DYP2<0>        |   12.619|
enet_data<13>  |DYP2<1>        |   13.104|
enet_data<13>  |DYP2<2>        |   13.222|
enet_data<13>  |DYP2<3>        |   13.335|
enet_data<13>  |DYP2<4>        |   12.929|
enet_data<13>  |DYP2<5>        |   12.604|
enet_data<13>  |DYP2<6>        |   12.999|
enet_data<14>  |DYP2<0>        |   12.533|
enet_data<14>  |DYP2<1>        |   13.225|
enet_data<14>  |DYP2<2>        |   13.124|
enet_data<14>  |DYP2<3>        |   13.237|
enet_data<14>  |DYP2<4>        |   12.843|
enet_data<14>  |DYP2<5>        |   12.669|
enet_data<14>  |DYP2<6>        |   13.120|
enet_data<15>  |DYP2<0>        |   12.822|
enet_data<15>  |DYP2<1>        |   13.570|
enet_data<15>  |DYP2<2>        |   13.891|
enet_data<15>  |DYP2<3>        |   14.004|
enet_data<15>  |DYP2<4>        |   13.132|
enet_data<15>  |DYP2<5>        |   13.607|
enet_data<15>  |DYP2<6>        |   13.465|
---------------+---------------+---------+


Analysis completed Wed Aug 05 08:36:32 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 353 MB



