

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Mon Aug  5 20:26:06 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       mp_2_fp2_ap_d1_r5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.538|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  166|  166|  166|  166|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |  164|  164|         7|          2|          1|    80|    yes   |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [cnn/max_pool_2.cpp:10]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.73>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln10, %Row_Loop ]" [cnn/max_pool_2.cpp:10]   --->   Operation 11 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %select_ln29_21, %Row_Loop ]" [cnn/max_pool_2.cpp:29]   --->   Operation 12 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %0 ], [ %r, %Row_Loop ]"   --->   Operation 13 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.48ns)   --->   "%icmp_ln10 = icmp eq i7 %indvar_flatten, -48" [cnn/max_pool_2.cpp:10]   --->   Operation 14 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.87ns)   --->   "%add_ln10 = add i7 %indvar_flatten, 1" [cnn/max_pool_2.cpp:10]   --->   Operation 15 'add' 'add_ln10' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Row_Loop" [cnn/max_pool_2.cpp:10]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.78ns)   --->   "%f = add i5 1, %f_0" [cnn/max_pool_2.cpp:10]   --->   Operation 17 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.13ns)   --->   "%icmp_ln13 = icmp eq i3 %r_0, -3" [cnn/max_pool_2.cpp:13]   --->   Operation 18 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.98ns)   --->   "%select_ln29_20 = select i1 %icmp_ln13, i3 0, i3 %r_0" [cnn/max_pool_2.cpp:29]   --->   Operation 19 'select' 'select_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.21ns)   --->   "%select_ln29_21 = select i1 %icmp_ln13, i5 %f, i5 %f_0" [cnn/max_pool_2.cpp:29]   --->   Operation 20 'select' 'select_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %select_ln29_21 to i10" [cnn/max_pool_2.cpp:14]   --->   Operation 21 'zext' 'zext_ln14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i5 %select_ln29_21 to i11" [cnn/max_pool_2.cpp:14]   --->   Operation 22 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %select_ln29_20, i6 0)" [cnn/max_pool_2.cpp:36]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_57 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %select_ln29_20, i5 0)" [cnn/max_pool_2.cpp:36]   --->   Operation 24 'bitconcatenate' 'tmp_57' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_59 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %select_ln29_20, i7 0)" [cnn/max_pool_2.cpp:29]   --->   Operation 25 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i10 %tmp_59 to i11" [cnn/max_pool_2.cpp:29]   --->   Operation 26 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i8 %tmp_57 to i11" [cnn/max_pool_2.cpp:29]   --->   Operation 27 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%sub_ln29 = sub i11 %zext_ln29, %zext_ln29_1" [cnn/max_pool_2.cpp:29]   --->   Operation 28 'sub' 'sub_ln29' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i11 %sub_ln29 to i5" [cnn/max_pool_2.cpp:29]   --->   Operation 29 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%or_ln29_35 = or i5 %trunc_ln29, %select_ln29_21" [cnn/max_pool_2.cpp:29]   --->   Operation 30 'or' 'or_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_60 = call i6 @_ssdm_op_PartSelect.i6.i11.i32.i32(i11 %sub_ln29, i32 5, i32 10)" [cnn/max_pool_2.cpp:29]   --->   Operation 31 'partselect' 'tmp_60' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_61 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_60, i5 %or_ln29_35)" [cnn/max_pool_2.cpp:29]   --->   Operation 32 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i11 %tmp_61 to i64" [cnn/max_pool_2.cpp:29]   --->   Operation 33 'sext' 'sext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%conv_2_out_0_addr = getelementptr [528 x float]* @conv_2_out_0, i64 0, i64 %sext_ln29" [cnn/max_pool_2.cpp:29]   --->   Operation 34 'getelementptr' 'conv_2_out_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln29)   --->   "%or_ln29_36 = or i11 %sub_ln29, 16" [cnn/max_pool_2.cpp:29]   --->   Operation 35 'or' 'or_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln29 = add i11 %zext_ln14_1, %or_ln29_36" [cnn/max_pool_2.cpp:29]   --->   Operation 36 'add' 'add_ln29' <Predicate = (!icmp_ln10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i11 %add_ln29 to i64" [cnn/max_pool_2.cpp:29]   --->   Operation 37 'sext' 'sext_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%conv_2_out_0_addr_2 = getelementptr [528 x float]* @conv_2_out_0, i64 0, i64 %sext_ln29_1" [cnn/max_pool_2.cpp:29]   --->   Operation 38 'getelementptr' 'conv_2_out_0_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_62 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i1.i5(i3 %select_ln29_20, i1 false, i5 %select_ln29_21)" [cnn/max_pool_2.cpp:29]   --->   Operation 39 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i9 %tmp_62 to i64" [cnn/max_pool_2.cpp:29]   --->   Operation 40 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%conv_2_out_1_addr = getelementptr [352 x float]* @conv_2_out_1, i64 0, i64 %zext_ln29_2" [cnn/max_pool_2.cpp:29]   --->   Operation 41 'getelementptr' 'conv_2_out_1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_1)   --->   "%or_ln29_37 = or i9 %tmp, 16" [cnn/max_pool_2.cpp:29]   --->   Operation 42 'or' 'or_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_1)   --->   "%tmp_68_cast = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 false, i9 %or_ln29_37)" [cnn/max_pool_2.cpp:29]   --->   Operation 43 'bitconcatenate' 'tmp_68_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln29_1 = add i10 %zext_ln14, %tmp_68_cast" [cnn/max_pool_2.cpp:29]   --->   Operation 44 'add' 'add_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i10 %add_ln29_1 to i64" [cnn/max_pool_2.cpp:29]   --->   Operation 45 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%conv_2_out_1_addr_2 = getelementptr [352 x float]* @conv_2_out_1, i64 0, i64 %zext_ln29_3" [cnn/max_pool_2.cpp:29]   --->   Operation 46 'getelementptr' 'conv_2_out_1_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%conv_2_out_2_addr = getelementptr [352 x float]* @conv_2_out_2, i64 0, i64 %zext_ln29_2" [cnn/max_pool_2.cpp:29]   --->   Operation 47 'getelementptr' 'conv_2_out_2_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%conv_2_out_2_addr_2 = getelementptr [352 x float]* @conv_2_out_2, i64 0, i64 %zext_ln29_3" [cnn/max_pool_2.cpp:29]   --->   Operation 48 'getelementptr' 'conv_2_out_2_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%conv_2_out_3_addr = getelementptr [352 x float]* @conv_2_out_3, i64 0, i64 %zext_ln29_2" [cnn/max_pool_2.cpp:29]   --->   Operation 49 'getelementptr' 'conv_2_out_3_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%conv_2_out_3_addr_2 = getelementptr [352 x float]* @conv_2_out_3, i64 0, i64 %zext_ln29_3" [cnn/max_pool_2.cpp:29]   --->   Operation 50 'getelementptr' 'conv_2_out_3_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%conv_2_out_4_addr = getelementptr [352 x float]* @conv_2_out_4, i64 0, i64 %zext_ln29_2" [cnn/max_pool_2.cpp:29]   --->   Operation 51 'getelementptr' 'conv_2_out_4_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%conv_2_out_4_addr_2 = getelementptr [352 x float]* @conv_2_out_4, i64 0, i64 %zext_ln29_3" [cnn/max_pool_2.cpp:29]   --->   Operation 52 'getelementptr' 'conv_2_out_4_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (3.25ns)   --->   "%conv_2_out_0_load = load float* %conv_2_out_0_addr, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 53 'load' 'conv_2_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_2 : Operation 54 [2/2] (3.25ns)   --->   "%conv_2_out_1_load = load float* %conv_2_out_1_addr, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 54 'load' 'conv_2_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_2 : Operation 55 [2/2] (3.25ns)   --->   "%conv_2_out_2_load = load float* %conv_2_out_2_addr, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 55 'load' 'conv_2_out_2_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_2 : Operation 56 [2/2] (3.25ns)   --->   "%conv_2_out_3_load = load float* %conv_2_out_3_addr, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 56 'load' 'conv_2_out_3_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_2 : Operation 57 [2/2] (3.25ns)   --->   "%conv_2_out_4_load = load float* %conv_2_out_4_addr, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 57 'load' 'conv_2_out_4_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%conv_2_out_0_load_2 = load float* %conv_2_out_0_addr_2, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 58 'load' 'conv_2_out_0_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_2 : Operation 59 [2/2] (3.25ns)   --->   "%conv_2_out_1_load_2 = load float* %conv_2_out_1_addr_2, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 59 'load' 'conv_2_out_1_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_2 : Operation 60 [2/2] (3.25ns)   --->   "%conv_2_out_2_load_2 = load float* %conv_2_out_2_addr_2, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 60 'load' 'conv_2_out_2_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_2 : Operation 61 [2/2] (3.25ns)   --->   "%conv_2_out_3_load_2 = load float* %conv_2_out_3_addr_2, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 61 'load' 'conv_2_out_3_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_2 : Operation 62 [2/2] (3.25ns)   --->   "%conv_2_out_4_load_2 = load float* %conv_2_out_4_addr_2, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 62 'load' 'conv_2_out_4_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>

State 3 <SV = 2> <Delay = 8.68>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %select_ln29_20, i1 false)" [cnn/max_pool_2.cpp:26]   --->   Operation 63 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 64 [1/2] (3.25ns)   --->   "%conv_2_out_0_load = load float* %conv_2_out_0_addr, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 64 'load' 'conv_2_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_3 : Operation 65 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %conv_2_out_0_load, 0x3810000000000000" [cnn/max_pool_2.cpp:29]   --->   Operation 65 'fcmp' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/2] (3.25ns)   --->   "%conv_2_out_1_load = load float* %conv_2_out_1_addr, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 66 'load' 'conv_2_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln26 = or i4 %shl_ln, 1" [cnn/max_pool_2.cpp:26]   --->   Operation 67 'or' 'or_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_63 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %or_ln26, i6 0)" [cnn/max_pool_2.cpp:29]   --->   Operation 68 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i10 %tmp_63 to i11" [cnn/max_pool_2.cpp:29]   --->   Operation 69 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_64 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln26, i4 0)" [cnn/max_pool_2.cpp:29]   --->   Operation 70 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i8 %tmp_64 to i11" [cnn/max_pool_2.cpp:29]   --->   Operation 71 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.73ns)   --->   "%sub_ln29_1 = sub i11 %zext_ln29_4, %zext_ln29_5" [cnn/max_pool_2.cpp:29]   --->   Operation 72 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.63ns)   --->   "%add_ln29_2 = add i11 %zext_ln14_1, %sub_ln29_1" [cnn/max_pool_2.cpp:29]   --->   Operation 73 'add' 'add_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln29_2 = sext i11 %add_ln29_2 to i64" [cnn/max_pool_2.cpp:29]   --->   Operation 74 'sext' 'sext_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%conv_2_out_0_addr_1 = getelementptr [528 x float]* @conv_2_out_0, i64 0, i64 %sext_ln29_2" [cnn/max_pool_2.cpp:29]   --->   Operation 75 'getelementptr' 'conv_2_out_0_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_3 = add i11 16, %sub_ln29_1" [cnn/max_pool_2.cpp:29]   --->   Operation 76 'add' 'add_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln29_4 = add i11 %zext_ln14_1, %add_ln29_3" [cnn/max_pool_2.cpp:29]   --->   Operation 77 'add' 'add_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_5)   --->   "%tmp_65 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %or_ln26, i5 0)" [cnn/max_pool_2.cpp:29]   --->   Operation 78 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_66 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %or_ln26, i5 %select_ln29_21)" [cnn/max_pool_2.cpp:29]   --->   Operation 79 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i9 %tmp_66 to i64" [cnn/max_pool_2.cpp:29]   --->   Operation 80 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_5)   --->   "%or_ln29_38 = or i9 %tmp_65, 16" [cnn/max_pool_2.cpp:29]   --->   Operation 81 'or' 'or_ln29_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_5)   --->   "%tmp_73_cast = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 false, i9 %or_ln29_38)" [cnn/max_pool_2.cpp:29]   --->   Operation 82 'bitconcatenate' 'tmp_73_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln29_5 = add i10 %zext_ln14, %tmp_73_cast" [cnn/max_pool_2.cpp:29]   --->   Operation 83 'add' 'add_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i10 %add_ln29_5 to i64" [cnn/max_pool_2.cpp:29]   --->   Operation 84 'zext' 'zext_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%conv_2_out_1_addr_3 = getelementptr [352 x float]* @conv_2_out_1, i64 0, i64 %zext_ln29_7" [cnn/max_pool_2.cpp:29]   --->   Operation 85 'getelementptr' 'conv_2_out_1_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%conv_2_out_2_addr_1 = getelementptr [352 x float]* @conv_2_out_2, i64 0, i64 %zext_ln29_6" [cnn/max_pool_2.cpp:29]   --->   Operation 86 'getelementptr' 'conv_2_out_2_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%conv_2_out_3_addr_3 = getelementptr [352 x float]* @conv_2_out_3, i64 0, i64 %zext_ln29_7" [cnn/max_pool_2.cpp:29]   --->   Operation 87 'getelementptr' 'conv_2_out_3_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%conv_2_out_4_addr_1 = getelementptr [352 x float]* @conv_2_out_4, i64 0, i64 %zext_ln29_6" [cnn/max_pool_2.cpp:29]   --->   Operation 88 'getelementptr' 'conv_2_out_4_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (3.25ns)   --->   "%conv_2_out_0_load_1 = load float* %conv_2_out_0_addr_1, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 89 'load' 'conv_2_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_3 : Operation 90 [1/2] (3.25ns)   --->   "%conv_2_out_2_load = load float* %conv_2_out_2_addr, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 90 'load' 'conv_2_out_2_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_3 : Operation 91 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp ogt float %conv_2_out_2_load, 0x3810000000000000" [cnn/max_pool_2.cpp:29]   --->   Operation 91 'fcmp' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%conv_2_out_3_load = load float* %conv_2_out_3_addr, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 92 'load' 'conv_2_out_3_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_3 : Operation 93 [2/2] (3.25ns)   --->   "%conv_2_out_2_load_1 = load float* %conv_2_out_2_addr_1, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 93 'load' 'conv_2_out_2_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_3 : Operation 94 [1/2] (3.25ns)   --->   "%conv_2_out_4_load = load float* %conv_2_out_4_addr, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 94 'load' 'conv_2_out_4_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_3 : Operation 95 [2/2] (5.43ns)   --->   "%tmp_24 = fcmp ogt float %conv_2_out_4_load, 0x3810000000000000" [cnn/max_pool_2.cpp:29]   --->   Operation 95 'fcmp' 'tmp_24' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/2] (3.25ns)   --->   "%conv_2_out_0_load_2 = load float* %conv_2_out_0_addr_2, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 96 'load' 'conv_2_out_0_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_3 : Operation 97 [2/2] (3.25ns)   --->   "%conv_2_out_4_load_1 = load float* %conv_2_out_4_addr_1, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 97 'load' 'conv_2_out_4_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_3 : Operation 98 [1/2] (3.25ns)   --->   "%conv_2_out_1_load_2 = load float* %conv_2_out_1_addr_2, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 98 'load' 'conv_2_out_1_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_3 : Operation 99 [2/2] (5.43ns)   --->   "%tmp_35 = fcmp ogt float %conv_2_out_1_load_2, 0x3810000000000000" [cnn/max_pool_2.cpp:29]   --->   Operation 99 'fcmp' 'tmp_35' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/2] (3.25ns)   --->   "%conv_2_out_2_load_2 = load float* %conv_2_out_2_addr_2, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 100 'load' 'conv_2_out_2_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_3 : Operation 101 [2/2] (3.25ns)   --->   "%conv_2_out_1_load_3 = load float* %conv_2_out_1_addr_3, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 101 'load' 'conv_2_out_1_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_3 : Operation 102 [1/2] (3.25ns)   --->   "%conv_2_out_3_load_2 = load float* %conv_2_out_3_addr_2, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 102 'load' 'conv_2_out_3_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_3 : Operation 103 [2/2] (5.43ns)   --->   "%tmp_46 = fcmp ogt float %conv_2_out_3_load_2, 0x3810000000000000" [cnn/max_pool_2.cpp:29]   --->   Operation 103 'fcmp' 'tmp_46' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/2] (3.25ns)   --->   "%conv_2_out_4_load_2 = load float* %conv_2_out_4_addr_2, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 104 'load' 'conv_2_out_4_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_3 : Operation 105 [2/2] (3.25ns)   --->   "%conv_2_out_3_load_3 = load float* %conv_2_out_3_addr_3, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 105 'load' 'conv_2_out_3_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_3 : Operation 106 [1/1] (1.65ns)   --->   "%r = add i3 1, %select_ln29_20" [cnn/max_pool_2.cpp:13]   --->   Operation 106 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 11.8>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %conv_2_out_0_load to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 107 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 108 'partselect' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i32 %bitcast_ln29 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 109 'trunc' 'trunc_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_2, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 110 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (2.44ns)   --->   "%icmp_ln29_1 = icmp eq i23 %trunc_ln29_1, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 111 'icmp' 'icmp_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%or_ln29 = or i1 %icmp_ln29_1, %icmp_ln29" [cnn/max_pool_2.cpp:29]   --->   Operation 112 'or' 'or_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %conv_2_out_0_load, 0x3810000000000000" [cnn/max_pool_2.cpp:29]   --->   Operation 113 'fcmp' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%and_ln29 = and i1 %or_ln29, %tmp_3" [cnn/max_pool_2.cpp:29]   --->   Operation 114 'and' 'and_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29, float %conv_2_out_0_load, float 0x3810000000000000" [cnn/max_pool_2.cpp:29]   --->   Operation 115 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %conv_2_out_1_load, %select_ln29" [cnn/max_pool_2.cpp:29]   --->   Operation 116 'fcmp' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/2] (3.25ns)   --->   "%conv_2_out_0_load_1 = load float* %conv_2_out_0_addr_1, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 117 'load' 'conv_2_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln29_7 = bitcast float %conv_2_out_2_load to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 118 'bitcast' 'bitcast_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_7, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 119 'partselect' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln29_8 = trunc i32 %bitcast_ln29_7 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 120 'trunc' 'trunc_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (1.55ns)   --->   "%icmp_ln29_14 = icmp ne i8 %tmp_12, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 121 'icmp' 'icmp_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (2.44ns)   --->   "%icmp_ln29_15 = icmp eq i23 %trunc_ln29_8, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 122 'icmp' 'icmp_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_4)   --->   "%or_ln29_7 = or i1 %icmp_ln29_15, %icmp_ln29_14" [cnn/max_pool_2.cpp:29]   --->   Operation 123 'or' 'or_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp ogt float %conv_2_out_2_load, 0x3810000000000000" [cnn/max_pool_2.cpp:29]   --->   Operation 124 'fcmp' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_4)   --->   "%and_ln29_7 = and i1 %or_ln29_7, %tmp_13" [cnn/max_pool_2.cpp:29]   --->   Operation 125 'and' 'and_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_4 = select i1 %and_ln29_7, float %conv_2_out_2_load, float 0x3810000000000000" [cnn/max_pool_2.cpp:29]   --->   Operation 126 'select' 'select_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp ogt float %conv_2_out_3_load, %select_ln29_4" [cnn/max_pool_2.cpp:29]   --->   Operation 127 'fcmp' 'tmp_16' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/2] (3.25ns)   --->   "%conv_2_out_2_load_1 = load float* %conv_2_out_2_addr_1, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 128 'load' 'conv_2_out_2_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln29_14 = bitcast float %conv_2_out_4_load to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 129 'bitcast' 'bitcast_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_14, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 130 'partselect' 'tmp_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln29_15 = trunc i32 %bitcast_ln29_14 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 131 'trunc' 'trunc_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.55ns)   --->   "%icmp_ln29_28 = icmp ne i8 %tmp_23, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 132 'icmp' 'icmp_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (2.44ns)   --->   "%icmp_ln29_29 = icmp eq i23 %trunc_ln29_15, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 133 'icmp' 'icmp_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_8)   --->   "%or_ln29_14 = or i1 %icmp_ln29_29, %icmp_ln29_28" [cnn/max_pool_2.cpp:29]   --->   Operation 134 'or' 'or_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/2] (5.43ns)   --->   "%tmp_24 = fcmp ogt float %conv_2_out_4_load, 0x3810000000000000" [cnn/max_pool_2.cpp:29]   --->   Operation 135 'fcmp' 'tmp_24' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_8)   --->   "%and_ln29_14 = and i1 %or_ln29_14, %tmp_24" [cnn/max_pool_2.cpp:29]   --->   Operation 136 'and' 'and_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_8 = select i1 %and_ln29_14, float %conv_2_out_4_load, float 0x3810000000000000" [cnn/max_pool_2.cpp:29]   --->   Operation 137 'select' 'select_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 138 [2/2] (5.43ns)   --->   "%tmp_27 = fcmp ogt float %conv_2_out_0_load_2, %select_ln29_8" [cnn/max_pool_2.cpp:29]   --->   Operation 138 'fcmp' 'tmp_27' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/2] (3.25ns)   --->   "%conv_2_out_4_load_1 = load float* %conv_2_out_4_addr_1, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 139 'load' 'conv_2_out_4_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln29_21 = bitcast float %conv_2_out_1_load_2 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 140 'bitcast' 'bitcast_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_21, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 141 'partselect' 'tmp_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln29_22 = trunc i32 %bitcast_ln29_21 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 142 'trunc' 'trunc_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (1.55ns)   --->   "%icmp_ln29_42 = icmp ne i8 %tmp_34, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 143 'icmp' 'icmp_ln29_42' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (2.44ns)   --->   "%icmp_ln29_43 = icmp eq i23 %trunc_ln29_22, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 144 'icmp' 'icmp_ln29_43' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_12)   --->   "%or_ln29_21 = or i1 %icmp_ln29_43, %icmp_ln29_42" [cnn/max_pool_2.cpp:29]   --->   Operation 145 'or' 'or_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/2] (5.43ns)   --->   "%tmp_35 = fcmp ogt float %conv_2_out_1_load_2, 0x3810000000000000" [cnn/max_pool_2.cpp:29]   --->   Operation 146 'fcmp' 'tmp_35' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_12)   --->   "%and_ln29_21 = and i1 %or_ln29_21, %tmp_35" [cnn/max_pool_2.cpp:29]   --->   Operation 147 'and' 'and_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_12 = select i1 %and_ln29_21, float %conv_2_out_1_load_2, float 0x3810000000000000" [cnn/max_pool_2.cpp:29]   --->   Operation 148 'select' 'select_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [2/2] (5.43ns)   --->   "%tmp_38 = fcmp ogt float %conv_2_out_2_load_2, %select_ln29_12" [cnn/max_pool_2.cpp:29]   --->   Operation 149 'fcmp' 'tmp_38' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/2] (3.25ns)   --->   "%conv_2_out_1_load_3 = load float* %conv_2_out_1_addr_3, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 150 'load' 'conv_2_out_1_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln29_28 = bitcast float %conv_2_out_3_load_2 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 151 'bitcast' 'bitcast_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_28, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 152 'partselect' 'tmp_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln29_29 = trunc i32 %bitcast_ln29_28 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 153 'trunc' 'trunc_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (1.55ns)   --->   "%icmp_ln29_56 = icmp ne i8 %tmp_45, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 154 'icmp' 'icmp_ln29_56' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (2.44ns)   --->   "%icmp_ln29_57 = icmp eq i23 %trunc_ln29_29, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 155 'icmp' 'icmp_ln29_57' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_16)   --->   "%or_ln29_28 = or i1 %icmp_ln29_57, %icmp_ln29_56" [cnn/max_pool_2.cpp:29]   --->   Operation 156 'or' 'or_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/2] (5.43ns)   --->   "%tmp_46 = fcmp ogt float %conv_2_out_3_load_2, 0x3810000000000000" [cnn/max_pool_2.cpp:29]   --->   Operation 157 'fcmp' 'tmp_46' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_16)   --->   "%and_ln29_28 = and i1 %or_ln29_28, %tmp_46" [cnn/max_pool_2.cpp:29]   --->   Operation 158 'and' 'and_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_16 = select i1 %and_ln29_28, float %conv_2_out_3_load_2, float 0x3810000000000000" [cnn/max_pool_2.cpp:29]   --->   Operation 159 'select' 'select_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 160 [2/2] (5.43ns)   --->   "%tmp_49 = fcmp ogt float %conv_2_out_4_load_2, %select_ln29_16" [cnn/max_pool_2.cpp:29]   --->   Operation 160 'fcmp' 'tmp_49' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/2] (3.25ns)   --->   "%conv_2_out_3_load_3 = load float* %conv_2_out_3_addr_3, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 161 'load' 'conv_2_out_3_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>

State 5 <SV = 4> <Delay = 12.5>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast float %conv_2_out_1_load to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 162 'bitcast' 'bitcast_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_1, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 163 'partselect' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i32 %bitcast_ln29_1 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 164 'trunc' 'trunc_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast float %select_ln29 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 165 'bitcast' 'bitcast_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_2, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 166 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln29_3 = trunc i32 %bitcast_ln29_2 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 167 'trunc' 'trunc_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (1.55ns)   --->   "%icmp_ln29_2 = icmp ne i8 %tmp_4, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 168 'icmp' 'icmp_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (2.44ns)   --->   "%icmp_ln29_3 = icmp eq i23 %trunc_ln29_2, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 169 'icmp' 'icmp_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%or_ln29_1 = or i1 %icmp_ln29_3, %icmp_ln29_2" [cnn/max_pool_2.cpp:29]   --->   Operation 170 'or' 'or_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (1.55ns)   --->   "%icmp_ln29_4 = icmp ne i8 %tmp_5, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 171 'icmp' 'icmp_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (2.44ns)   --->   "%icmp_ln29_5 = icmp eq i23 %trunc_ln29_3, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 172 'icmp' 'icmp_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%or_ln29_2 = or i1 %icmp_ln29_5, %icmp_ln29_4" [cnn/max_pool_2.cpp:29]   --->   Operation 173 'or' 'or_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%and_ln29_1 = and i1 %or_ln29_1, %or_ln29_2" [cnn/max_pool_2.cpp:29]   --->   Operation 174 'and' 'and_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %conv_2_out_1_load, %select_ln29" [cnn/max_pool_2.cpp:29]   --->   Operation 175 'fcmp' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_2 = and i1 %and_ln29_1, %tmp_6" [cnn/max_pool_2.cpp:29]   --->   Operation 176 'and' 'and_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln29_2, float %conv_2_out_1_load, float %select_ln29" [cnn/max_pool_2.cpp:29]   --->   Operation 177 'select' 'select_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln29_3 = sext i11 %add_ln29_4 to i64" [cnn/max_pool_2.cpp:29]   --->   Operation 178 'sext' 'sext_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%conv_2_out_0_addr_3 = getelementptr [528 x float]* @conv_2_out_0, i64 0, i64 %sext_ln29_3" [cnn/max_pool_2.cpp:29]   --->   Operation 179 'getelementptr' 'conv_2_out_0_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%conv_2_out_1_addr_1 = getelementptr [352 x float]* @conv_2_out_1, i64 0, i64 %zext_ln29_6" [cnn/max_pool_2.cpp:29]   --->   Operation 180 'getelementptr' 'conv_2_out_1_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%conv_2_out_2_addr_3 = getelementptr [352 x float]* @conv_2_out_2, i64 0, i64 %zext_ln29_7" [cnn/max_pool_2.cpp:29]   --->   Operation 181 'getelementptr' 'conv_2_out_2_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%conv_2_out_3_addr_1 = getelementptr [352 x float]* @conv_2_out_3, i64 0, i64 %zext_ln29_6" [cnn/max_pool_2.cpp:29]   --->   Operation 182 'getelementptr' 'conv_2_out_3_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%conv_2_out_4_addr_3 = getelementptr [352 x float]* @conv_2_out_4, i64 0, i64 %zext_ln29_7" [cnn/max_pool_2.cpp:29]   --->   Operation 183 'getelementptr' 'conv_2_out_4_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 184 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %conv_2_out_0_load_1, %select_ln29_1" [cnn/max_pool_2.cpp:29]   --->   Operation 184 'fcmp' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [2/2] (3.25ns)   --->   "%conv_2_out_1_load_1 = load float* %conv_2_out_1_addr_1, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 185 'load' 'conv_2_out_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln29_8 = bitcast float %conv_2_out_3_load to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 186 'bitcast' 'bitcast_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_8, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 187 'partselect' 'tmp_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln29_9 = trunc i32 %bitcast_ln29_8 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 188 'trunc' 'trunc_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln29_9 = bitcast float %select_ln29_4 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 189 'bitcast' 'bitcast_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_9, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 190 'partselect' 'tmp_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln29_10 = trunc i32 %bitcast_ln29_9 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 191 'trunc' 'trunc_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (1.55ns)   --->   "%icmp_ln29_16 = icmp ne i8 %tmp_14, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 192 'icmp' 'icmp_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (2.44ns)   --->   "%icmp_ln29_17 = icmp eq i23 %trunc_ln29_9, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 193 'icmp' 'icmp_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_8 = or i1 %icmp_ln29_17, %icmp_ln29_16" [cnn/max_pool_2.cpp:29]   --->   Operation 194 'or' 'or_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (1.55ns)   --->   "%icmp_ln29_18 = icmp ne i8 %tmp_15, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 195 'icmp' 'icmp_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (2.44ns)   --->   "%icmp_ln29_19 = icmp eq i23 %trunc_ln29_10, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 196 'icmp' 'icmp_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_9 = or i1 %icmp_ln29_19, %icmp_ln29_18" [cnn/max_pool_2.cpp:29]   --->   Operation 197 'or' 'or_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%and_ln29_8 = and i1 %or_ln29_8, %or_ln29_9" [cnn/max_pool_2.cpp:29]   --->   Operation 198 'and' 'and_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp ogt float %conv_2_out_3_load, %select_ln29_4" [cnn/max_pool_2.cpp:29]   --->   Operation 199 'fcmp' 'tmp_16' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_9 = and i1 %and_ln29_8, %tmp_16" [cnn/max_pool_2.cpp:29]   --->   Operation 200 'and' 'and_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_5 = select i1 %and_ln29_9, float %conv_2_out_3_load, float %select_ln29_4" [cnn/max_pool_2.cpp:29]   --->   Operation 201 'select' 'select_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 202 [2/2] (5.43ns)   --->   "%tmp_19 = fcmp ogt float %conv_2_out_2_load_1, %select_ln29_5" [cnn/max_pool_2.cpp:29]   --->   Operation 202 'fcmp' 'tmp_19' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [2/2] (3.25ns)   --->   "%conv_2_out_3_load_1 = load float* %conv_2_out_3_addr_1, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 203 'load' 'conv_2_out_3_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln29_15 = bitcast float %conv_2_out_0_load_2 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 204 'bitcast' 'bitcast_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_15, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 205 'partselect' 'tmp_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln29_16 = trunc i32 %bitcast_ln29_15 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 206 'trunc' 'trunc_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln29_16 = bitcast float %select_ln29_8 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 207 'bitcast' 'bitcast_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_16, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 208 'partselect' 'tmp_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln29_17 = trunc i32 %bitcast_ln29_16 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 209 'trunc' 'trunc_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (1.55ns)   --->   "%icmp_ln29_30 = icmp ne i8 %tmp_25, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 210 'icmp' 'icmp_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (2.44ns)   --->   "%icmp_ln29_31 = icmp eq i23 %trunc_ln29_16, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 211 'icmp' 'icmp_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%or_ln29_15 = or i1 %icmp_ln29_31, %icmp_ln29_30" [cnn/max_pool_2.cpp:29]   --->   Operation 212 'or' 'or_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (1.55ns)   --->   "%icmp_ln29_32 = icmp ne i8 %tmp_26, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 213 'icmp' 'icmp_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (2.44ns)   --->   "%icmp_ln29_33 = icmp eq i23 %trunc_ln29_17, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 214 'icmp' 'icmp_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%or_ln29_16 = or i1 %icmp_ln29_33, %icmp_ln29_32" [cnn/max_pool_2.cpp:29]   --->   Operation 215 'or' 'or_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%and_ln29_15 = and i1 %or_ln29_15, %or_ln29_16" [cnn/max_pool_2.cpp:29]   --->   Operation 216 'and' 'and_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/2] (5.43ns)   --->   "%tmp_27 = fcmp ogt float %conv_2_out_0_load_2, %select_ln29_8" [cnn/max_pool_2.cpp:29]   --->   Operation 217 'fcmp' 'tmp_27' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_16 = and i1 %and_ln29_15, %tmp_27" [cnn/max_pool_2.cpp:29]   --->   Operation 218 'and' 'and_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_9 = select i1 %and_ln29_16, float %conv_2_out_0_load_2, float %select_ln29_8" [cnn/max_pool_2.cpp:29]   --->   Operation 219 'select' 'select_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 220 [2/2] (5.43ns)   --->   "%tmp_30 = fcmp ogt float %conv_2_out_4_load_1, %select_ln29_9" [cnn/max_pool_2.cpp:29]   --->   Operation 220 'fcmp' 'tmp_30' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [2/2] (3.25ns)   --->   "%conv_2_out_0_load_3 = load float* %conv_2_out_0_addr_3, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 221 'load' 'conv_2_out_0_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln29_22 = bitcast float %conv_2_out_2_load_2 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 222 'bitcast' 'bitcast_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_22, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 223 'partselect' 'tmp_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln29_23 = trunc i32 %bitcast_ln29_22 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 224 'trunc' 'trunc_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%bitcast_ln29_23 = bitcast float %select_ln29_12 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 225 'bitcast' 'bitcast_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_23, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 226 'partselect' 'tmp_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln29_24 = trunc i32 %bitcast_ln29_23 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 227 'trunc' 'trunc_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (1.55ns)   --->   "%icmp_ln29_44 = icmp ne i8 %tmp_36, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 228 'icmp' 'icmp_ln29_44' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (2.44ns)   --->   "%icmp_ln29_45 = icmp eq i23 %trunc_ln29_23, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 229 'icmp' 'icmp_ln29_45' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%or_ln29_22 = or i1 %icmp_ln29_45, %icmp_ln29_44" [cnn/max_pool_2.cpp:29]   --->   Operation 230 'or' 'or_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (1.55ns)   --->   "%icmp_ln29_46 = icmp ne i8 %tmp_37, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 231 'icmp' 'icmp_ln29_46' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (2.44ns)   --->   "%icmp_ln29_47 = icmp eq i23 %trunc_ln29_24, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 232 'icmp' 'icmp_ln29_47' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%or_ln29_23 = or i1 %icmp_ln29_47, %icmp_ln29_46" [cnn/max_pool_2.cpp:29]   --->   Operation 233 'or' 'or_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%and_ln29_22 = and i1 %or_ln29_22, %or_ln29_23" [cnn/max_pool_2.cpp:29]   --->   Operation 234 'and' 'and_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/2] (5.43ns)   --->   "%tmp_38 = fcmp ogt float %conv_2_out_2_load_2, %select_ln29_12" [cnn/max_pool_2.cpp:29]   --->   Operation 235 'fcmp' 'tmp_38' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_23 = and i1 %and_ln29_22, %tmp_38" [cnn/max_pool_2.cpp:29]   --->   Operation 236 'and' 'and_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_13 = select i1 %and_ln29_23, float %conv_2_out_2_load_2, float %select_ln29_12" [cnn/max_pool_2.cpp:29]   --->   Operation 237 'select' 'select_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 238 [2/2] (5.43ns)   --->   "%tmp_41 = fcmp ogt float %conv_2_out_1_load_3, %select_ln29_13" [cnn/max_pool_2.cpp:29]   --->   Operation 238 'fcmp' 'tmp_41' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [2/2] (3.25ns)   --->   "%conv_2_out_2_load_3 = load float* %conv_2_out_2_addr_3, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 239 'load' 'conv_2_out_2_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln29_29 = bitcast float %conv_2_out_4_load_2 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 240 'bitcast' 'bitcast_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_29, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 241 'partselect' 'tmp_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln29_30 = trunc i32 %bitcast_ln29_29 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 242 'trunc' 'trunc_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%bitcast_ln29_30 = bitcast float %select_ln29_16 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 243 'bitcast' 'bitcast_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_30, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 244 'partselect' 'tmp_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln29_31 = trunc i32 %bitcast_ln29_30 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 245 'trunc' 'trunc_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (1.55ns)   --->   "%icmp_ln29_58 = icmp ne i8 %tmp_47, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 246 'icmp' 'icmp_ln29_58' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (2.44ns)   --->   "%icmp_ln29_59 = icmp eq i23 %trunc_ln29_30, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 247 'icmp' 'icmp_ln29_59' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%or_ln29_29 = or i1 %icmp_ln29_59, %icmp_ln29_58" [cnn/max_pool_2.cpp:29]   --->   Operation 248 'or' 'or_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (1.55ns)   --->   "%icmp_ln29_60 = icmp ne i8 %tmp_48, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 249 'icmp' 'icmp_ln29_60' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (2.44ns)   --->   "%icmp_ln29_61 = icmp eq i23 %trunc_ln29_31, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 250 'icmp' 'icmp_ln29_61' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%or_ln29_30 = or i1 %icmp_ln29_61, %icmp_ln29_60" [cnn/max_pool_2.cpp:29]   --->   Operation 251 'or' 'or_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%and_ln29_29 = and i1 %or_ln29_29, %or_ln29_30" [cnn/max_pool_2.cpp:29]   --->   Operation 252 'and' 'and_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/2] (5.43ns)   --->   "%tmp_49 = fcmp ogt float %conv_2_out_4_load_2, %select_ln29_16" [cnn/max_pool_2.cpp:29]   --->   Operation 253 'fcmp' 'tmp_49' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_30 = and i1 %and_ln29_29, %tmp_49" [cnn/max_pool_2.cpp:29]   --->   Operation 254 'and' 'and_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_17 = select i1 %and_ln29_30, float %conv_2_out_4_load_2, float %select_ln29_16" [cnn/max_pool_2.cpp:29]   --->   Operation 255 'select' 'select_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 256 [2/2] (5.43ns)   --->   "%tmp_52 = fcmp ogt float %conv_2_out_3_load_3, %select_ln29_17" [cnn/max_pool_2.cpp:29]   --->   Operation 256 'fcmp' 'tmp_52' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 257 [2/2] (3.25ns)   --->   "%conv_2_out_4_load_3 = load float* %conv_2_out_4_addr_3, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 257 'load' 'conv_2_out_4_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>

State 6 <SV = 5> <Delay = 12.5>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%bitcast_ln29_3 = bitcast float %conv_2_out_0_load_1 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 258 'bitcast' 'bitcast_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_3, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 259 'partselect' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln29_4 = trunc i32 %bitcast_ln29_3 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 260 'trunc' 'trunc_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%bitcast_ln29_4 = bitcast float %select_ln29_1 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 261 'bitcast' 'bitcast_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_4, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 262 'partselect' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln29_5 = trunc i32 %bitcast_ln29_4 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 263 'trunc' 'trunc_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (1.55ns)   --->   "%icmp_ln29_6 = icmp ne i8 %tmp_7, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 264 'icmp' 'icmp_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/1] (2.44ns)   --->   "%icmp_ln29_7 = icmp eq i23 %trunc_ln29_4, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 265 'icmp' 'icmp_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%or_ln29_3 = or i1 %icmp_ln29_7, %icmp_ln29_6" [cnn/max_pool_2.cpp:29]   --->   Operation 266 'or' 'or_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 267 [1/1] (1.55ns)   --->   "%icmp_ln29_8 = icmp ne i8 %tmp_8, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 267 'icmp' 'icmp_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 268 [1/1] (2.44ns)   --->   "%icmp_ln29_9 = icmp eq i23 %trunc_ln29_5, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 268 'icmp' 'icmp_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%or_ln29_4 = or i1 %icmp_ln29_9, %icmp_ln29_8" [cnn/max_pool_2.cpp:29]   --->   Operation 269 'or' 'or_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%and_ln29_3 = and i1 %or_ln29_3, %or_ln29_4" [cnn/max_pool_2.cpp:29]   --->   Operation 270 'and' 'and_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 271 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %conv_2_out_0_load_1, %select_ln29_1" [cnn/max_pool_2.cpp:29]   --->   Operation 271 'fcmp' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 272 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_4 = and i1 %and_ln29_3, %tmp_9" [cnn/max_pool_2.cpp:29]   --->   Operation 272 'and' 'and_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 273 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_2 = select i1 %and_ln29_4, float %conv_2_out_0_load_1, float %select_ln29_1" [cnn/max_pool_2.cpp:29]   --->   Operation 273 'select' 'select_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 274 [1/2] (3.25ns)   --->   "%conv_2_out_1_load_1 = load float* %conv_2_out_1_addr_1, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 274 'load' 'conv_2_out_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_6 : Operation 275 [2/2] (5.43ns)   --->   "%tmp_11 = fcmp ogt float %conv_2_out_1_load_1, %select_ln29_2" [cnn/max_pool_2.cpp:29]   --->   Operation 275 'fcmp' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%bitcast_ln29_10 = bitcast float %conv_2_out_2_load_1 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 276 'bitcast' 'bitcast_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_10, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 277 'partselect' 'tmp_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln29_11 = trunc i32 %bitcast_ln29_10 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 278 'trunc' 'trunc_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%bitcast_ln29_11 = bitcast float %select_ln29_5 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 279 'bitcast' 'bitcast_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_11, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 280 'partselect' 'tmp_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln29_12 = trunc i32 %bitcast_ln29_11 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 281 'trunc' 'trunc_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (1.55ns)   --->   "%icmp_ln29_20 = icmp ne i8 %tmp_17, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 282 'icmp' 'icmp_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 283 [1/1] (2.44ns)   --->   "%icmp_ln29_21 = icmp eq i23 %trunc_ln29_11, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 283 'icmp' 'icmp_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_10 = or i1 %icmp_ln29_21, %icmp_ln29_20" [cnn/max_pool_2.cpp:29]   --->   Operation 284 'or' 'or_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 285 [1/1] (1.55ns)   --->   "%icmp_ln29_22 = icmp ne i8 %tmp_18, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 285 'icmp' 'icmp_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 286 [1/1] (2.44ns)   --->   "%icmp_ln29_23 = icmp eq i23 %trunc_ln29_12, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 286 'icmp' 'icmp_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_11 = or i1 %icmp_ln29_23, %icmp_ln29_22" [cnn/max_pool_2.cpp:29]   --->   Operation 287 'or' 'or_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%and_ln29_10 = and i1 %or_ln29_10, %or_ln29_11" [cnn/max_pool_2.cpp:29]   --->   Operation 288 'and' 'and_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 289 [1/2] (5.43ns)   --->   "%tmp_19 = fcmp ogt float %conv_2_out_2_load_1, %select_ln29_5" [cnn/max_pool_2.cpp:29]   --->   Operation 289 'fcmp' 'tmp_19' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 290 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_11 = and i1 %and_ln29_10, %tmp_19" [cnn/max_pool_2.cpp:29]   --->   Operation 290 'and' 'and_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 291 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_6 = select i1 %and_ln29_11, float %conv_2_out_2_load_1, float %select_ln29_5" [cnn/max_pool_2.cpp:29]   --->   Operation 291 'select' 'select_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 292 [1/2] (3.25ns)   --->   "%conv_2_out_3_load_1 = load float* %conv_2_out_3_addr_1, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 292 'load' 'conv_2_out_3_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_6 : Operation 293 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp ogt float %conv_2_out_3_load_1, %select_ln29_6" [cnn/max_pool_2.cpp:29]   --->   Operation 293 'fcmp' 'tmp_22' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%bitcast_ln29_17 = bitcast float %conv_2_out_4_load_1 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 294 'bitcast' 'bitcast_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_17, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 295 'partselect' 'tmp_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln29_18 = trunc i32 %bitcast_ln29_17 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 296 'trunc' 'trunc_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%bitcast_ln29_18 = bitcast float %select_ln29_9 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 297 'bitcast' 'bitcast_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_18, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 298 'partselect' 'tmp_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln29_19 = trunc i32 %bitcast_ln29_18 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 299 'trunc' 'trunc_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (1.55ns)   --->   "%icmp_ln29_34 = icmp ne i8 %tmp_28, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 300 'icmp' 'icmp_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 301 [1/1] (2.44ns)   --->   "%icmp_ln29_35 = icmp eq i23 %trunc_ln29_18, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 301 'icmp' 'icmp_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%or_ln29_17 = or i1 %icmp_ln29_35, %icmp_ln29_34" [cnn/max_pool_2.cpp:29]   --->   Operation 302 'or' 'or_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 303 [1/1] (1.55ns)   --->   "%icmp_ln29_36 = icmp ne i8 %tmp_29, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 303 'icmp' 'icmp_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 304 [1/1] (2.44ns)   --->   "%icmp_ln29_37 = icmp eq i23 %trunc_ln29_19, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 304 'icmp' 'icmp_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%or_ln29_18 = or i1 %icmp_ln29_37, %icmp_ln29_36" [cnn/max_pool_2.cpp:29]   --->   Operation 305 'or' 'or_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%and_ln29_17 = and i1 %or_ln29_17, %or_ln29_18" [cnn/max_pool_2.cpp:29]   --->   Operation 306 'and' 'and_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 307 [1/2] (5.43ns)   --->   "%tmp_30 = fcmp ogt float %conv_2_out_4_load_1, %select_ln29_9" [cnn/max_pool_2.cpp:29]   --->   Operation 307 'fcmp' 'tmp_30' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 308 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_18 = and i1 %and_ln29_17, %tmp_30" [cnn/max_pool_2.cpp:29]   --->   Operation 308 'and' 'and_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 309 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_10 = select i1 %and_ln29_18, float %conv_2_out_4_load_1, float %select_ln29_9" [cnn/max_pool_2.cpp:29]   --->   Operation 309 'select' 'select_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 310 [1/2] (3.25ns)   --->   "%conv_2_out_0_load_3 = load float* %conv_2_out_0_addr_3, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 310 'load' 'conv_2_out_0_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_6 : Operation 311 [2/2] (5.43ns)   --->   "%tmp_33 = fcmp ogt float %conv_2_out_0_load_3, %select_ln29_10" [cnn/max_pool_2.cpp:29]   --->   Operation 311 'fcmp' 'tmp_33' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%bitcast_ln29_24 = bitcast float %conv_2_out_1_load_3 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 312 'bitcast' 'bitcast_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_24, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 313 'partselect' 'tmp_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln29_25 = trunc i32 %bitcast_ln29_24 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 314 'trunc' 'trunc_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%bitcast_ln29_25 = bitcast float %select_ln29_13 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 315 'bitcast' 'bitcast_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_25, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 316 'partselect' 'tmp_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln29_26 = trunc i32 %bitcast_ln29_25 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 317 'trunc' 'trunc_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (1.55ns)   --->   "%icmp_ln29_48 = icmp ne i8 %tmp_39, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 318 'icmp' 'icmp_ln29_48' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 319 [1/1] (2.44ns)   --->   "%icmp_ln29_49 = icmp eq i23 %trunc_ln29_25, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 319 'icmp' 'icmp_ln29_49' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%or_ln29_24 = or i1 %icmp_ln29_49, %icmp_ln29_48" [cnn/max_pool_2.cpp:29]   --->   Operation 320 'or' 'or_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 321 [1/1] (1.55ns)   --->   "%icmp_ln29_50 = icmp ne i8 %tmp_40, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 321 'icmp' 'icmp_ln29_50' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 322 [1/1] (2.44ns)   --->   "%icmp_ln29_51 = icmp eq i23 %trunc_ln29_26, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 322 'icmp' 'icmp_ln29_51' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%or_ln29_25 = or i1 %icmp_ln29_51, %icmp_ln29_50" [cnn/max_pool_2.cpp:29]   --->   Operation 323 'or' 'or_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%and_ln29_24 = and i1 %or_ln29_24, %or_ln29_25" [cnn/max_pool_2.cpp:29]   --->   Operation 324 'and' 'and_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 325 [1/2] (5.43ns)   --->   "%tmp_41 = fcmp ogt float %conv_2_out_1_load_3, %select_ln29_13" [cnn/max_pool_2.cpp:29]   --->   Operation 325 'fcmp' 'tmp_41' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 326 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_25 = and i1 %and_ln29_24, %tmp_41" [cnn/max_pool_2.cpp:29]   --->   Operation 326 'and' 'and_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 327 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_14 = select i1 %and_ln29_25, float %conv_2_out_1_load_3, float %select_ln29_13" [cnn/max_pool_2.cpp:29]   --->   Operation 327 'select' 'select_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 328 [1/2] (3.25ns)   --->   "%conv_2_out_2_load_3 = load float* %conv_2_out_2_addr_3, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 328 'load' 'conv_2_out_2_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_6 : Operation 329 [2/2] (5.43ns)   --->   "%tmp_44 = fcmp ogt float %conv_2_out_2_load_3, %select_ln29_14" [cnn/max_pool_2.cpp:29]   --->   Operation 329 'fcmp' 'tmp_44' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "%bitcast_ln29_31 = bitcast float %conv_2_out_3_load_3 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 330 'bitcast' 'bitcast_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_31, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 331 'partselect' 'tmp_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln29_32 = trunc i32 %bitcast_ln29_31 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 332 'trunc' 'trunc_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln29_32 = bitcast float %select_ln29_17 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 333 'bitcast' 'bitcast_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_32, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 334 'partselect' 'tmp_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln29_33 = trunc i32 %bitcast_ln29_32 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 335 'trunc' 'trunc_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (1.55ns)   --->   "%icmp_ln29_62 = icmp ne i8 %tmp_50, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 336 'icmp' 'icmp_ln29_62' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 337 [1/1] (2.44ns)   --->   "%icmp_ln29_63 = icmp eq i23 %trunc_ln29_32, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 337 'icmp' 'icmp_ln29_63' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%or_ln29_31 = or i1 %icmp_ln29_63, %icmp_ln29_62" [cnn/max_pool_2.cpp:29]   --->   Operation 338 'or' 'or_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 339 [1/1] (1.55ns)   --->   "%icmp_ln29_64 = icmp ne i8 %tmp_51, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 339 'icmp' 'icmp_ln29_64' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 340 [1/1] (2.44ns)   --->   "%icmp_ln29_65 = icmp eq i23 %trunc_ln29_33, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 340 'icmp' 'icmp_ln29_65' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%or_ln29_32 = or i1 %icmp_ln29_65, %icmp_ln29_64" [cnn/max_pool_2.cpp:29]   --->   Operation 341 'or' 'or_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%and_ln29_31 = and i1 %or_ln29_31, %or_ln29_32" [cnn/max_pool_2.cpp:29]   --->   Operation 342 'and' 'and_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 343 [1/2] (5.43ns)   --->   "%tmp_52 = fcmp ogt float %conv_2_out_3_load_3, %select_ln29_17" [cnn/max_pool_2.cpp:29]   --->   Operation 343 'fcmp' 'tmp_52' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 344 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_32 = and i1 %and_ln29_31, %tmp_52" [cnn/max_pool_2.cpp:29]   --->   Operation 344 'and' 'and_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 345 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_18 = select i1 %and_ln29_32, float %conv_2_out_3_load_3, float %select_ln29_17" [cnn/max_pool_2.cpp:29]   --->   Operation 345 'select' 'select_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 346 [1/2] (3.25ns)   --->   "%conv_2_out_4_load_3 = load float* %conv_2_out_4_addr_3, align 4" [cnn/max_pool_2.cpp:29]   --->   Operation 346 'load' 'conv_2_out_4_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_6 : Operation 347 [2/2] (5.43ns)   --->   "%tmp_55 = fcmp ogt float %conv_2_out_4_load_3, %select_ln29_18" [cnn/max_pool_2.cpp:29]   --->   Operation 347 'fcmp' 'tmp_55' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.3>
ST_7 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i5 %select_ln29_21 to i9" [cnn/max_pool_2.cpp:14]   --->   Operation 348 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_56 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %select_ln29_20, i4 0)" [cnn/max_pool_2.cpp:36]   --->   Operation 349 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %tmp_56 to i9" [cnn/max_pool_2.cpp:36]   --->   Operation 350 'zext' 'zext_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 351 [1/1] (1.82ns)   --->   "%sub_ln36 = sub i9 %tmp, %zext_ln36" [cnn/max_pool_2.cpp:36]   --->   Operation 351 'sub' 'sub_ln36' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 352 [1/1] (1.82ns)   --->   "%add_ln36 = add i9 %zext_ln14_2, %sub_ln36" [cnn/max_pool_2.cpp:36]   --->   Operation 352 'add' 'add_ln36' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i9 %add_ln36 to i64" [cnn/max_pool_2.cpp:36]   --->   Operation 353 'sext' 'sext_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%max_pool_out_0_addr = getelementptr [240 x float]* %max_pool_out_0, i64 0, i64 %sext_ln36" [cnn/max_pool_2.cpp:36]   --->   Operation 354 'getelementptr' 'max_pool_out_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_1 = add i9 16, %sub_ln36" [cnn/max_pool_2.cpp:36]   --->   Operation 355 'add' 'add_ln36_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 356 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln36_2 = add i9 %zext_ln14_2, %add_ln36_1" [cnn/max_pool_2.cpp:36]   --->   Operation 356 'add' 'add_ln36_2' <Predicate = (!icmp_ln10)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i9 %add_ln36_2 to i64" [cnn/max_pool_2.cpp:36]   --->   Operation 357 'sext' 'sext_ln36_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 358 [1/1] (0.00ns)   --->   "%max_pool_out_0_addr_1 = getelementptr [240 x float]* %max_pool_out_0, i64 0, i64 %sext_ln36_1" [cnn/max_pool_2.cpp:36]   --->   Operation 358 'getelementptr' 'max_pool_out_0_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_3 = add i9 32, %sub_ln36" [cnn/max_pool_2.cpp:36]   --->   Operation 359 'add' 'add_ln36_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 360 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln36_4 = add i9 %zext_ln14_2, %add_ln36_3" [cnn/max_pool_2.cpp:36]   --->   Operation 360 'add' 'add_ln36_4' <Predicate = (!icmp_ln10)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %select_ln29_20, i5 %select_ln29_21)" [cnn/max_pool_2.cpp:36]   --->   Operation 361 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i8 %tmp_58 to i64" [cnn/max_pool_2.cpp:36]   --->   Operation 362 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 363 [1/1] (0.00ns)   --->   "%max_pool_out_1_addr = getelementptr [160 x float]* %max_pool_out_1, i64 0, i64 %zext_ln36_1" [cnn/max_pool_2.cpp:36]   --->   Operation 363 'getelementptr' 'max_pool_out_1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln36_5)   --->   "%or_ln36 = or i8 %tmp_57, 16" [cnn/max_pool_2.cpp:36]   --->   Operation 364 'or' 'or_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node add_ln36_5)   --->   "%tmp_60_cast = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %or_ln36)" [cnn/max_pool_2.cpp:36]   --->   Operation 365 'bitconcatenate' 'tmp_60_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 366 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln36_5 = add i9 %zext_ln14_2, %tmp_60_cast" [cnn/max_pool_2.cpp:36]   --->   Operation 366 'add' 'add_ln36_5' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i9 %add_ln36_5 to i64" [cnn/max_pool_2.cpp:36]   --->   Operation 367 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 368 [1/1] (0.00ns)   --->   "%max_pool_out_1_addr_1 = getelementptr [160 x float]* %max_pool_out_1, i64 0, i64 %zext_ln36_2" [cnn/max_pool_2.cpp:36]   --->   Operation 368 'getelementptr' 'max_pool_out_1_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 369 [1/1] (0.00ns)   --->   "%bitcast_ln29_5 = bitcast float %conv_2_out_1_load_1 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 369 'bitcast' 'bitcast_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_5, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 370 'partselect' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln29_6 = trunc i32 %bitcast_ln29_5 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 371 'trunc' 'trunc_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 372 [1/1] (0.00ns)   --->   "%bitcast_ln29_6 = bitcast float %select_ln29_2 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 372 'bitcast' 'bitcast_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_6, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 373 'partselect' 'tmp_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln29_7 = trunc i32 %bitcast_ln29_6 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 374 'trunc' 'trunc_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 375 [1/1] (1.55ns)   --->   "%icmp_ln29_10 = icmp ne i8 %tmp_s, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 375 'icmp' 'icmp_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 376 [1/1] (2.44ns)   --->   "%icmp_ln29_11 = icmp eq i23 %trunc_ln29_6, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 376 'icmp' 'icmp_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%or_ln29_5 = or i1 %icmp_ln29_11, %icmp_ln29_10" [cnn/max_pool_2.cpp:29]   --->   Operation 377 'or' 'or_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 378 [1/1] (1.55ns)   --->   "%icmp_ln29_12 = icmp ne i8 %tmp_10, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 378 'icmp' 'icmp_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [1/1] (2.44ns)   --->   "%icmp_ln29_13 = icmp eq i23 %trunc_ln29_7, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 379 'icmp' 'icmp_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%or_ln29_6 = or i1 %icmp_ln29_13, %icmp_ln29_12" [cnn/max_pool_2.cpp:29]   --->   Operation 380 'or' 'or_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%and_ln29_5 = and i1 %or_ln29_5, %or_ln29_6" [cnn/max_pool_2.cpp:29]   --->   Operation 381 'and' 'and_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 382 [1/2] (5.43ns)   --->   "%tmp_11 = fcmp ogt float %conv_2_out_1_load_1, %select_ln29_2" [cnn/max_pool_2.cpp:29]   --->   Operation 382 'fcmp' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 383 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_6 = and i1 %and_ln29_5, %tmp_11" [cnn/max_pool_2.cpp:29]   --->   Operation 383 'and' 'and_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 384 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_3 = select i1 %and_ln29_6, float %conv_2_out_1_load_1, float %select_ln29_2" [cnn/max_pool_2.cpp:29]   --->   Operation 384 'select' 'select_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 385 [1/1] (3.25ns)   --->   "store float %select_ln29_3, float* %max_pool_out_0_addr, align 4" [cnn/max_pool_2.cpp:36]   --->   Operation 385 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_7 : Operation 386 [1/1] (0.00ns)   --->   "%bitcast_ln29_12 = bitcast float %conv_2_out_3_load_1 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 386 'bitcast' 'bitcast_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_12, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 387 'partselect' 'tmp_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln29_13 = trunc i32 %bitcast_ln29_12 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 388 'trunc' 'trunc_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 389 [1/1] (0.00ns)   --->   "%bitcast_ln29_13 = bitcast float %select_ln29_6 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 389 'bitcast' 'bitcast_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_13, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 390 'partselect' 'tmp_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln29_14 = trunc i32 %bitcast_ln29_13 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 391 'trunc' 'trunc_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 392 [1/1] (1.55ns)   --->   "%icmp_ln29_24 = icmp ne i8 %tmp_20, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 392 'icmp' 'icmp_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 393 [1/1] (2.44ns)   --->   "%icmp_ln29_25 = icmp eq i23 %trunc_ln29_13, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 393 'icmp' 'icmp_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%or_ln29_12 = or i1 %icmp_ln29_25, %icmp_ln29_24" [cnn/max_pool_2.cpp:29]   --->   Operation 394 'or' 'or_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 395 [1/1] (1.55ns)   --->   "%icmp_ln29_26 = icmp ne i8 %tmp_21, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 395 'icmp' 'icmp_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 396 [1/1] (2.44ns)   --->   "%icmp_ln29_27 = icmp eq i23 %trunc_ln29_14, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 396 'icmp' 'icmp_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%or_ln29_13 = or i1 %icmp_ln29_27, %icmp_ln29_26" [cnn/max_pool_2.cpp:29]   --->   Operation 397 'or' 'or_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%and_ln29_12 = and i1 %or_ln29_12, %or_ln29_13" [cnn/max_pool_2.cpp:29]   --->   Operation 398 'and' 'and_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 399 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp ogt float %conv_2_out_3_load_1, %select_ln29_6" [cnn/max_pool_2.cpp:29]   --->   Operation 399 'fcmp' 'tmp_22' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 400 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_13 = and i1 %and_ln29_12, %tmp_22" [cnn/max_pool_2.cpp:29]   --->   Operation 400 'and' 'and_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 401 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_7 = select i1 %and_ln29_13, float %conv_2_out_3_load_1, float %select_ln29_6" [cnn/max_pool_2.cpp:29]   --->   Operation 401 'select' 'select_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 402 [1/1] (3.25ns)   --->   "store float %select_ln29_7, float* %max_pool_out_1_addr, align 4" [cnn/max_pool_2.cpp:36]   --->   Operation 402 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_7 : Operation 403 [1/1] (0.00ns)   --->   "%bitcast_ln29_19 = bitcast float %conv_2_out_0_load_3 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 403 'bitcast' 'bitcast_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_19, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 404 'partselect' 'tmp_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln29_20 = trunc i32 %bitcast_ln29_19 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 405 'trunc' 'trunc_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 406 [1/1] (0.00ns)   --->   "%bitcast_ln29_20 = bitcast float %select_ln29_10 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 406 'bitcast' 'bitcast_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_20, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 407 'partselect' 'tmp_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln29_21 = trunc i32 %bitcast_ln29_20 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 408 'trunc' 'trunc_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 409 [1/1] (1.55ns)   --->   "%icmp_ln29_38 = icmp ne i8 %tmp_31, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 409 'icmp' 'icmp_ln29_38' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 410 [1/1] (2.44ns)   --->   "%icmp_ln29_39 = icmp eq i23 %trunc_ln29_20, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 410 'icmp' 'icmp_ln29_39' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%or_ln29_19 = or i1 %icmp_ln29_39, %icmp_ln29_38" [cnn/max_pool_2.cpp:29]   --->   Operation 411 'or' 'or_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 412 [1/1] (1.55ns)   --->   "%icmp_ln29_40 = icmp ne i8 %tmp_32, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 412 'icmp' 'icmp_ln29_40' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 413 [1/1] (2.44ns)   --->   "%icmp_ln29_41 = icmp eq i23 %trunc_ln29_21, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 413 'icmp' 'icmp_ln29_41' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%or_ln29_20 = or i1 %icmp_ln29_41, %icmp_ln29_40" [cnn/max_pool_2.cpp:29]   --->   Operation 414 'or' 'or_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%and_ln29_19 = and i1 %or_ln29_19, %or_ln29_20" [cnn/max_pool_2.cpp:29]   --->   Operation 415 'and' 'and_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 416 [1/2] (5.43ns)   --->   "%tmp_33 = fcmp ogt float %conv_2_out_0_load_3, %select_ln29_10" [cnn/max_pool_2.cpp:29]   --->   Operation 416 'fcmp' 'tmp_33' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 417 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_20 = and i1 %and_ln29_19, %tmp_33" [cnn/max_pool_2.cpp:29]   --->   Operation 417 'and' 'and_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 418 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_11 = select i1 %and_ln29_20, float %conv_2_out_0_load_3, float %select_ln29_10" [cnn/max_pool_2.cpp:29]   --->   Operation 418 'select' 'select_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 419 [1/1] (3.25ns)   --->   "store float %select_ln29_11, float* %max_pool_out_0_addr_1, align 4" [cnn/max_pool_2.cpp:36]   --->   Operation 419 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_7 : Operation 420 [1/1] (0.00ns)   --->   "%bitcast_ln29_26 = bitcast float %conv_2_out_2_load_3 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 420 'bitcast' 'bitcast_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_26, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 421 'partselect' 'tmp_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln29_27 = trunc i32 %bitcast_ln29_26 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 422 'trunc' 'trunc_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 423 [1/1] (0.00ns)   --->   "%bitcast_ln29_27 = bitcast float %select_ln29_14 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 423 'bitcast' 'bitcast_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_27, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 424 'partselect' 'tmp_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln29_28 = trunc i32 %bitcast_ln29_27 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 425 'trunc' 'trunc_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 426 [1/1] (1.55ns)   --->   "%icmp_ln29_52 = icmp ne i8 %tmp_42, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 426 'icmp' 'icmp_ln29_52' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 427 [1/1] (2.44ns)   --->   "%icmp_ln29_53 = icmp eq i23 %trunc_ln29_27, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 427 'icmp' 'icmp_ln29_53' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%or_ln29_26 = or i1 %icmp_ln29_53, %icmp_ln29_52" [cnn/max_pool_2.cpp:29]   --->   Operation 428 'or' 'or_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 429 [1/1] (1.55ns)   --->   "%icmp_ln29_54 = icmp ne i8 %tmp_43, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 429 'icmp' 'icmp_ln29_54' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 430 [1/1] (2.44ns)   --->   "%icmp_ln29_55 = icmp eq i23 %trunc_ln29_28, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 430 'icmp' 'icmp_ln29_55' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%or_ln29_27 = or i1 %icmp_ln29_55, %icmp_ln29_54" [cnn/max_pool_2.cpp:29]   --->   Operation 431 'or' 'or_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%and_ln29_26 = and i1 %or_ln29_26, %or_ln29_27" [cnn/max_pool_2.cpp:29]   --->   Operation 432 'and' 'and_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 433 [1/2] (5.43ns)   --->   "%tmp_44 = fcmp ogt float %conv_2_out_2_load_3, %select_ln29_14" [cnn/max_pool_2.cpp:29]   --->   Operation 433 'fcmp' 'tmp_44' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 434 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_27 = and i1 %and_ln29_26, %tmp_44" [cnn/max_pool_2.cpp:29]   --->   Operation 434 'and' 'and_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 435 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_15 = select i1 %and_ln29_27, float %conv_2_out_2_load_3, float %select_ln29_14" [cnn/max_pool_2.cpp:29]   --->   Operation 435 'select' 'select_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 436 [1/1] (3.25ns)   --->   "store float %select_ln29_15, float* %max_pool_out_1_addr_1, align 4" [cnn/max_pool_2.cpp:36]   --->   Operation 436 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_7 : Operation 437 [1/1] (0.00ns)   --->   "%bitcast_ln29_33 = bitcast float %conv_2_out_4_load_3 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 437 'bitcast' 'bitcast_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_33, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 438 'partselect' 'tmp_53' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln29_34 = trunc i32 %bitcast_ln29_33 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 439 'trunc' 'trunc_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 440 [1/1] (0.00ns)   --->   "%bitcast_ln29_34 = bitcast float %select_ln29_18 to i32" [cnn/max_pool_2.cpp:29]   --->   Operation 440 'bitcast' 'bitcast_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_34, i32 23, i32 30)" [cnn/max_pool_2.cpp:29]   --->   Operation 441 'partselect' 'tmp_54' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln29_35 = trunc i32 %bitcast_ln29_34 to i23" [cnn/max_pool_2.cpp:29]   --->   Operation 442 'trunc' 'trunc_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 443 [1/1] (1.55ns)   --->   "%icmp_ln29_66 = icmp ne i8 %tmp_53, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 443 'icmp' 'icmp_ln29_66' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 444 [1/1] (2.44ns)   --->   "%icmp_ln29_67 = icmp eq i23 %trunc_ln29_34, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 444 'icmp' 'icmp_ln29_67' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%or_ln29_33 = or i1 %icmp_ln29_67, %icmp_ln29_66" [cnn/max_pool_2.cpp:29]   --->   Operation 445 'or' 'or_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 446 [1/1] (1.55ns)   --->   "%icmp_ln29_68 = icmp ne i8 %tmp_54, -1" [cnn/max_pool_2.cpp:29]   --->   Operation 446 'icmp' 'icmp_ln29_68' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 447 [1/1] (2.44ns)   --->   "%icmp_ln29_69 = icmp eq i23 %trunc_ln29_35, 0" [cnn/max_pool_2.cpp:29]   --->   Operation 447 'icmp' 'icmp_ln29_69' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%or_ln29_34 = or i1 %icmp_ln29_69, %icmp_ln29_68" [cnn/max_pool_2.cpp:29]   --->   Operation 448 'or' 'or_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%and_ln29_33 = and i1 %or_ln29_33, %or_ln29_34" [cnn/max_pool_2.cpp:29]   --->   Operation 449 'and' 'and_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 450 [1/2] (5.43ns)   --->   "%tmp_55 = fcmp ogt float %conv_2_out_4_load_3, %select_ln29_18" [cnn/max_pool_2.cpp:29]   --->   Operation 450 'fcmp' 'tmp_55' <Predicate = (!icmp_ln10)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 451 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_34 = and i1 %and_ln29_33, %tmp_55" [cnn/max_pool_2.cpp:29]   --->   Operation 451 'and' 'and_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 452 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_19 = select i1 %and_ln29_34, float %conv_2_out_4_load_3, float %select_ln29_18" [cnn/max_pool_2.cpp:29]   --->   Operation 452 'select' 'select_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 453 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 453 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 454 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80)"   --->   Operation 454 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 455 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str149) nounwind" [cnn/max_pool_2.cpp:14]   --->   Operation 455 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str149)" [cnn/max_pool_2.cpp:14]   --->   Operation 456 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 457 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str250) nounwind" [cnn/max_pool_2.cpp:15]   --->   Operation 457 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln36_2 = sext i9 %add_ln36_4 to i64" [cnn/max_pool_2.cpp:36]   --->   Operation 458 'sext' 'sext_ln36_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 459 [1/1] (0.00ns)   --->   "%max_pool_out_0_addr_2 = getelementptr [240 x float]* %max_pool_out_0, i64 0, i64 %sext_ln36_2" [cnn/max_pool_2.cpp:36]   --->   Operation 459 'getelementptr' 'max_pool_out_0_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 460 [1/1] (3.25ns)   --->   "store float %select_ln29_19, float* %max_pool_out_0_addr_2, align 4" [cnn/max_pool_2.cpp:36]   --->   Operation 460 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_8 : Operation 461 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str149, i32 %tmp_1)" [cnn/max_pool_2.cpp:38]   --->   Operation 461 'specregionend' 'empty_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 462 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 462 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 463 [1/1] (0.00ns)   --->   "ret void" [cnn/max_pool_2.cpp:40]   --->   Operation 463 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', cnn/max_pool_2.cpp:10) with incoming values : ('add_ln10', cnn/max_pool_2.cpp:10) [10]  (1.77 ns)

 <State 2>: 8.73ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', cnn/max_pool_2.cpp:13) [12]  (0 ns)
	'icmp' operation ('icmp_ln13', cnn/max_pool_2.cpp:13) [20]  (1.13 ns)
	'select' operation ('select_ln29_20', cnn/max_pool_2.cpp:29) [21]  (0.98 ns)
	'sub' operation ('sub_ln29', cnn/max_pool_2.cpp:29) [57]  (1.73 ns)
	'or' operation ('or_ln29_36', cnn/max_pool_2.cpp:29) [64]  (0 ns)
	'add' operation ('add_ln29', cnn/max_pool_2.cpp:29) [65]  (1.64 ns)
	'getelementptr' operation ('conv_2_out_0_addr_2', cnn/max_pool_2.cpp:29) [67]  (0 ns)
	'load' operation ('conv_2_out_0_load_2', cnn/max_pool_2.cpp:29) on array 'conv_2_out_0' [244]  (3.25 ns)

 <State 3>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_2_out_0_load', cnn/max_pool_2.cpp:29) on array 'conv_2_out_0' [82]  (3.25 ns)
	'fcmp' operation ('tmp_3', cnn/max_pool_2.cpp:29) [89]  (5.43 ns)

 <State 4>: 11.8ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', cnn/max_pool_2.cpp:29) [89]  (5.43 ns)
	'and' operation ('and_ln29', cnn/max_pool_2.cpp:29) [90]  (0 ns)
	'select' operation ('select_ln29', cnn/max_pool_2.cpp:29) [91]  (0.978 ns)
	'fcmp' operation ('tmp_6', cnn/max_pool_2.cpp:29) [106]  (5.43 ns)

 <State 5>: 12.5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', cnn/max_pool_2.cpp:29) [106]  (5.43 ns)
	'and' operation ('and_ln29_2', cnn/max_pool_2.cpp:29) [107]  (0.978 ns)
	'select' operation ('select_ln29_1', cnn/max_pool_2.cpp:29) [108]  (0.698 ns)
	'fcmp' operation ('tmp_9', cnn/max_pool_2.cpp:29) [151]  (5.43 ns)

 <State 6>: 12.5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', cnn/max_pool_2.cpp:29) [151]  (5.43 ns)
	'and' operation ('and_ln29_4', cnn/max_pool_2.cpp:29) [152]  (0.978 ns)
	'select' operation ('select_ln29_2', cnn/max_pool_2.cpp:29) [153]  (0.698 ns)
	'fcmp' operation ('tmp_11', cnn/max_pool_2.cpp:29) [168]  (5.43 ns)

 <State 7>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_11', cnn/max_pool_2.cpp:29) [168]  (5.43 ns)
	'and' operation ('and_ln29_6', cnn/max_pool_2.cpp:29) [169]  (0.978 ns)
	'select' operation ('select_ln29_3', cnn/max_pool_2.cpp:29) [170]  (0.698 ns)
	'store' operation ('store_ln36', cnn/max_pool_2.cpp:36) of variable 'select_ln29_3', cnn/max_pool_2.cpp:29 on array 'max_pool_out_0' [171]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('max_pool_out_0_addr_2', cnn/max_pool_2.cpp:36) [44]  (0 ns)
	'store' operation ('store_ln36', cnn/max_pool_2.cpp:36) of variable 'select_ln29_19', cnn/max_pool_2.cpp:29 on array 'max_pool_out_0' [419]  (3.25 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
