// inferred simple dual port RAM with read-first behaviour
always @(posedge <<clock>>) begin
	if (<<write_enable>>)
		<<ram>>[<<write_addr>>] <= <<write_data>>;
end

always @(posedge <<clock>>) begin
	<<read_data>> <= <<ram>>[<<read_addr>>];
end