Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Oct 26 15:00:58 2023
| Host         : ECE419-6V259R3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab04_top_timing_summary_routed.rpt -pb lab04_top_timing_summary_routed.pb -rpx lab04_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab04_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.323        0.000                      0                  421        0.190        0.000                      0                  421        4.500        0.000                       0                   214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.323        0.000                      0                  421        0.190        0.000                      0                  421        4.500        0.000                       0                   214  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 DIG_CLOCK/ENB/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIG_CLOCK/M_TENS/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 2.100ns (25.733%)  route 6.061ns (74.267%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.613     5.215    DIG_CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X10Y123        FDRE                                         r  DIG_CLOCK/ENB/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y123        FDRE (Prop_fdre_C_Q)         0.518     5.733 r  DIG_CLOCK/ENB/q_reg[16]/Q
                         net (fo=3, routed)           0.651     6.385    DIG_CLOCK/ENB/q_reg[16]
    SLICE_X11Y122        LUT4 (Prop_lut4_I0_O)        0.124     6.509 f  DIG_CLOCK/ENB/q[0]_i_8/O
                         net (fo=1, routed)           0.296     6.805    DIG_CLOCK/ENB/q[0]_i_8_n_0
    SLICE_X11Y123        LUT5 (Prop_lut5_I4_O)        0.124     6.929 f  DIG_CLOCK/ENB/q[0]_i_5/O
                         net (fo=1, routed)           0.763     7.692    DIG_CLOCK/ENB/q[0]_i_5_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.816 f  DIG_CLOCK/ENB/q[0]_i_3/O
                         net (fo=4, routed)           0.746     8.562    DIG_CLOCK/ENB/q_reg[21]_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.124     8.686 r  DIG_CLOCK/ENB/q[3]_i_2__2/O
                         net (fo=5, routed)           0.610     9.296    DIG_CLOCK/S_ONES/E[0]
    SLICE_X10Y128        LUT5 (Prop_lut5_I0_O)        0.150     9.446 r  DIG_CLOCK/S_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.637    10.083    DIG_CLOCK/S_TENS/E[0]
    SLICE_X10Y130        LUT5 (Prop_lut5_I0_O)        0.357    10.440 r  DIG_CLOCK/S_TENS/q[3]_i_5/O
                         net (fo=1, routed)           0.556    10.996    DIG_CLOCK/S_TENS/q[3]_i_5_n_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.331    11.327 r  DIG_CLOCK/S_TENS/q[3]_i_4/O
                         net (fo=5, routed)           0.552    11.879    DIG_CLOCK/M_ONES/q_reg[3]_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I4_O)        0.124    12.003 r  DIG_CLOCK/M_ONES/q[3]_i_2__0/O
                         net (fo=8, routed)           0.720    12.723    DIG_CLOCK/M_TENS/E[0]
    SLICE_X6Y131         LUT6 (Prop_lut6_I5_O)        0.124    12.847 r  DIG_CLOCK/M_TENS/q[3]_i_1__0/O
                         net (fo=4, routed)           0.529    13.376    DIG_CLOCK/M_TENS/q[3]_i_1__0_n_0
    SLICE_X6Y131         FDRE                                         r  DIG_CLOCK/M_TENS/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.577    14.999    DIG_CLOCK/M_TENS/clk_IBUF_BUFG
    SLICE_X6Y131         FDRE                                         r  DIG_CLOCK/M_TENS/q_reg[0]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X6Y131         FDRE (Setup_fdre_C_R)       -0.524    14.699    DIG_CLOCK/M_TENS/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -13.376    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 DIG_CLOCK/ENB/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIG_CLOCK/M_TENS/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 2.100ns (25.733%)  route 6.061ns (74.267%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.613     5.215    DIG_CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X10Y123        FDRE                                         r  DIG_CLOCK/ENB/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y123        FDRE (Prop_fdre_C_Q)         0.518     5.733 r  DIG_CLOCK/ENB/q_reg[16]/Q
                         net (fo=3, routed)           0.651     6.385    DIG_CLOCK/ENB/q_reg[16]
    SLICE_X11Y122        LUT4 (Prop_lut4_I0_O)        0.124     6.509 f  DIG_CLOCK/ENB/q[0]_i_8/O
                         net (fo=1, routed)           0.296     6.805    DIG_CLOCK/ENB/q[0]_i_8_n_0
    SLICE_X11Y123        LUT5 (Prop_lut5_I4_O)        0.124     6.929 f  DIG_CLOCK/ENB/q[0]_i_5/O
                         net (fo=1, routed)           0.763     7.692    DIG_CLOCK/ENB/q[0]_i_5_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.816 f  DIG_CLOCK/ENB/q[0]_i_3/O
                         net (fo=4, routed)           0.746     8.562    DIG_CLOCK/ENB/q_reg[21]_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.124     8.686 r  DIG_CLOCK/ENB/q[3]_i_2__2/O
                         net (fo=5, routed)           0.610     9.296    DIG_CLOCK/S_ONES/E[0]
    SLICE_X10Y128        LUT5 (Prop_lut5_I0_O)        0.150     9.446 r  DIG_CLOCK/S_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.637    10.083    DIG_CLOCK/S_TENS/E[0]
    SLICE_X10Y130        LUT5 (Prop_lut5_I0_O)        0.357    10.440 r  DIG_CLOCK/S_TENS/q[3]_i_5/O
                         net (fo=1, routed)           0.556    10.996    DIG_CLOCK/S_TENS/q[3]_i_5_n_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.331    11.327 r  DIG_CLOCK/S_TENS/q[3]_i_4/O
                         net (fo=5, routed)           0.552    11.879    DIG_CLOCK/M_ONES/q_reg[3]_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I4_O)        0.124    12.003 r  DIG_CLOCK/M_ONES/q[3]_i_2__0/O
                         net (fo=8, routed)           0.720    12.723    DIG_CLOCK/M_TENS/E[0]
    SLICE_X6Y131         LUT6 (Prop_lut6_I5_O)        0.124    12.847 r  DIG_CLOCK/M_TENS/q[3]_i_1__0/O
                         net (fo=4, routed)           0.529    13.376    DIG_CLOCK/M_TENS/q[3]_i_1__0_n_0
    SLICE_X6Y131         FDRE                                         r  DIG_CLOCK/M_TENS/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.577    14.999    DIG_CLOCK/M_TENS/clk_IBUF_BUFG
    SLICE_X6Y131         FDRE                                         r  DIG_CLOCK/M_TENS/q_reg[1]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X6Y131         FDRE (Setup_fdre_C_R)       -0.524    14.699    DIG_CLOCK/M_TENS/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -13.376    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 DIG_CLOCK/ENB/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIG_CLOCK/M_TENS/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 2.100ns (25.733%)  route 6.061ns (74.267%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.613     5.215    DIG_CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X10Y123        FDRE                                         r  DIG_CLOCK/ENB/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y123        FDRE (Prop_fdre_C_Q)         0.518     5.733 r  DIG_CLOCK/ENB/q_reg[16]/Q
                         net (fo=3, routed)           0.651     6.385    DIG_CLOCK/ENB/q_reg[16]
    SLICE_X11Y122        LUT4 (Prop_lut4_I0_O)        0.124     6.509 f  DIG_CLOCK/ENB/q[0]_i_8/O
                         net (fo=1, routed)           0.296     6.805    DIG_CLOCK/ENB/q[0]_i_8_n_0
    SLICE_X11Y123        LUT5 (Prop_lut5_I4_O)        0.124     6.929 f  DIG_CLOCK/ENB/q[0]_i_5/O
                         net (fo=1, routed)           0.763     7.692    DIG_CLOCK/ENB/q[0]_i_5_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.816 f  DIG_CLOCK/ENB/q[0]_i_3/O
                         net (fo=4, routed)           0.746     8.562    DIG_CLOCK/ENB/q_reg[21]_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.124     8.686 r  DIG_CLOCK/ENB/q[3]_i_2__2/O
                         net (fo=5, routed)           0.610     9.296    DIG_CLOCK/S_ONES/E[0]
    SLICE_X10Y128        LUT5 (Prop_lut5_I0_O)        0.150     9.446 r  DIG_CLOCK/S_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.637    10.083    DIG_CLOCK/S_TENS/E[0]
    SLICE_X10Y130        LUT5 (Prop_lut5_I0_O)        0.357    10.440 r  DIG_CLOCK/S_TENS/q[3]_i_5/O
                         net (fo=1, routed)           0.556    10.996    DIG_CLOCK/S_TENS/q[3]_i_5_n_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.331    11.327 r  DIG_CLOCK/S_TENS/q[3]_i_4/O
                         net (fo=5, routed)           0.552    11.879    DIG_CLOCK/M_ONES/q_reg[3]_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I4_O)        0.124    12.003 r  DIG_CLOCK/M_ONES/q[3]_i_2__0/O
                         net (fo=8, routed)           0.720    12.723    DIG_CLOCK/M_TENS/E[0]
    SLICE_X6Y131         LUT6 (Prop_lut6_I5_O)        0.124    12.847 r  DIG_CLOCK/M_TENS/q[3]_i_1__0/O
                         net (fo=4, routed)           0.529    13.376    DIG_CLOCK/M_TENS/q[3]_i_1__0_n_0
    SLICE_X6Y131         FDRE                                         r  DIG_CLOCK/M_TENS/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.577    14.999    DIG_CLOCK/M_TENS/clk_IBUF_BUFG
    SLICE_X6Y131         FDRE                                         r  DIG_CLOCK/M_TENS/q_reg[2]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X6Y131         FDRE (Setup_fdre_C_R)       -0.524    14.699    DIG_CLOCK/M_TENS/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -13.376    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 DIG_CLOCK/ENB/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIG_CLOCK/M_TENS/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 2.100ns (25.733%)  route 6.061ns (74.267%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.613     5.215    DIG_CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X10Y123        FDRE                                         r  DIG_CLOCK/ENB/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y123        FDRE (Prop_fdre_C_Q)         0.518     5.733 r  DIG_CLOCK/ENB/q_reg[16]/Q
                         net (fo=3, routed)           0.651     6.385    DIG_CLOCK/ENB/q_reg[16]
    SLICE_X11Y122        LUT4 (Prop_lut4_I0_O)        0.124     6.509 f  DIG_CLOCK/ENB/q[0]_i_8/O
                         net (fo=1, routed)           0.296     6.805    DIG_CLOCK/ENB/q[0]_i_8_n_0
    SLICE_X11Y123        LUT5 (Prop_lut5_I4_O)        0.124     6.929 f  DIG_CLOCK/ENB/q[0]_i_5/O
                         net (fo=1, routed)           0.763     7.692    DIG_CLOCK/ENB/q[0]_i_5_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.816 f  DIG_CLOCK/ENB/q[0]_i_3/O
                         net (fo=4, routed)           0.746     8.562    DIG_CLOCK/ENB/q_reg[21]_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.124     8.686 r  DIG_CLOCK/ENB/q[3]_i_2__2/O
                         net (fo=5, routed)           0.610     9.296    DIG_CLOCK/S_ONES/E[0]
    SLICE_X10Y128        LUT5 (Prop_lut5_I0_O)        0.150     9.446 r  DIG_CLOCK/S_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.637    10.083    DIG_CLOCK/S_TENS/E[0]
    SLICE_X10Y130        LUT5 (Prop_lut5_I0_O)        0.357    10.440 r  DIG_CLOCK/S_TENS/q[3]_i_5/O
                         net (fo=1, routed)           0.556    10.996    DIG_CLOCK/S_TENS/q[3]_i_5_n_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.331    11.327 r  DIG_CLOCK/S_TENS/q[3]_i_4/O
                         net (fo=5, routed)           0.552    11.879    DIG_CLOCK/M_ONES/q_reg[3]_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I4_O)        0.124    12.003 r  DIG_CLOCK/M_ONES/q[3]_i_2__0/O
                         net (fo=8, routed)           0.720    12.723    DIG_CLOCK/M_TENS/E[0]
    SLICE_X6Y131         LUT6 (Prop_lut6_I5_O)        0.124    12.847 r  DIG_CLOCK/M_TENS/q[3]_i_1__0/O
                         net (fo=4, routed)           0.529    13.376    DIG_CLOCK/M_TENS/q[3]_i_1__0_n_0
    SLICE_X6Y131         FDRE                                         r  DIG_CLOCK/M_TENS/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.577    14.999    DIG_CLOCK/M_TENS/clk_IBUF_BUFG
    SLICE_X6Y131         FDRE                                         r  DIG_CLOCK/M_TENS/q_reg[3]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X6Y131         FDRE (Setup_fdre_C_R)       -0.524    14.699    DIG_CLOCK/M_TENS/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -13.376    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 DIG_CLOCK/ENB/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIG_CLOCK/M_ONES/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.717ns  (logic 2.092ns (27.108%)  route 5.625ns (72.891%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.613     5.215    DIG_CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X10Y123        FDRE                                         r  DIG_CLOCK/ENB/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y123        FDRE (Prop_fdre_C_Q)         0.518     5.733 r  DIG_CLOCK/ENB/q_reg[16]/Q
                         net (fo=3, routed)           0.651     6.385    DIG_CLOCK/ENB/q_reg[16]
    SLICE_X11Y122        LUT4 (Prop_lut4_I0_O)        0.124     6.509 f  DIG_CLOCK/ENB/q[0]_i_8/O
                         net (fo=1, routed)           0.296     6.805    DIG_CLOCK/ENB/q[0]_i_8_n_0
    SLICE_X11Y123        LUT5 (Prop_lut5_I4_O)        0.124     6.929 f  DIG_CLOCK/ENB/q[0]_i_5/O
                         net (fo=1, routed)           0.763     7.692    DIG_CLOCK/ENB/q[0]_i_5_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.816 f  DIG_CLOCK/ENB/q[0]_i_3/O
                         net (fo=4, routed)           0.746     8.562    DIG_CLOCK/ENB/q_reg[21]_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.124     8.686 r  DIG_CLOCK/ENB/q[3]_i_2__2/O
                         net (fo=5, routed)           0.610     9.296    DIG_CLOCK/S_ONES/E[0]
    SLICE_X10Y128        LUT5 (Prop_lut5_I0_O)        0.150     9.446 r  DIG_CLOCK/S_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.637    10.083    DIG_CLOCK/S_TENS/E[0]
    SLICE_X10Y130        LUT5 (Prop_lut5_I0_O)        0.357    10.440 r  DIG_CLOCK/S_TENS/q[3]_i_5/O
                         net (fo=1, routed)           0.556    10.996    DIG_CLOCK/S_TENS/q[3]_i_5_n_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.331    11.327 r  DIG_CLOCK/S_TENS/q[3]_i_4/O
                         net (fo=5, routed)           0.552    11.879    DIG_CLOCK/M_ONES/q_reg[3]_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I4_O)        0.124    12.003 r  DIG_CLOCK/M_ONES/q[3]_i_2__0/O
                         net (fo=8, routed)           0.470    12.473    DIG_CLOCK/M_ONES/m0Enb
    SLICE_X10Y129        LUT2 (Prop_lut2_I1_O)        0.116    12.589 r  DIG_CLOCK/M_ONES/q[3]_i_1/O
                         net (fo=4, routed)           0.343    12.932    DIG_CLOCK/M_ONES/q[3]_i_1_n_0
    SLICE_X10Y130        FDRE                                         r  DIG_CLOCK/M_ONES/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.500    14.922    DIG_CLOCK/M_ONES/clk_IBUF_BUFG
    SLICE_X10Y130        FDRE                                         r  DIG_CLOCK/M_ONES/q_reg[0]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X10Y130        FDRE (Setup_fdre_C_R)       -0.728    14.418    DIG_CLOCK/M_ONES/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                         -12.932    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 DIG_CLOCK/ENB/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIG_CLOCK/M_ONES/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.717ns  (logic 2.092ns (27.108%)  route 5.625ns (72.891%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.613     5.215    DIG_CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X10Y123        FDRE                                         r  DIG_CLOCK/ENB/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y123        FDRE (Prop_fdre_C_Q)         0.518     5.733 r  DIG_CLOCK/ENB/q_reg[16]/Q
                         net (fo=3, routed)           0.651     6.385    DIG_CLOCK/ENB/q_reg[16]
    SLICE_X11Y122        LUT4 (Prop_lut4_I0_O)        0.124     6.509 f  DIG_CLOCK/ENB/q[0]_i_8/O
                         net (fo=1, routed)           0.296     6.805    DIG_CLOCK/ENB/q[0]_i_8_n_0
    SLICE_X11Y123        LUT5 (Prop_lut5_I4_O)        0.124     6.929 f  DIG_CLOCK/ENB/q[0]_i_5/O
                         net (fo=1, routed)           0.763     7.692    DIG_CLOCK/ENB/q[0]_i_5_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.816 f  DIG_CLOCK/ENB/q[0]_i_3/O
                         net (fo=4, routed)           0.746     8.562    DIG_CLOCK/ENB/q_reg[21]_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.124     8.686 r  DIG_CLOCK/ENB/q[3]_i_2__2/O
                         net (fo=5, routed)           0.610     9.296    DIG_CLOCK/S_ONES/E[0]
    SLICE_X10Y128        LUT5 (Prop_lut5_I0_O)        0.150     9.446 r  DIG_CLOCK/S_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.637    10.083    DIG_CLOCK/S_TENS/E[0]
    SLICE_X10Y130        LUT5 (Prop_lut5_I0_O)        0.357    10.440 r  DIG_CLOCK/S_TENS/q[3]_i_5/O
                         net (fo=1, routed)           0.556    10.996    DIG_CLOCK/S_TENS/q[3]_i_5_n_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.331    11.327 r  DIG_CLOCK/S_TENS/q[3]_i_4/O
                         net (fo=5, routed)           0.552    11.879    DIG_CLOCK/M_ONES/q_reg[3]_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I4_O)        0.124    12.003 r  DIG_CLOCK/M_ONES/q[3]_i_2__0/O
                         net (fo=8, routed)           0.470    12.473    DIG_CLOCK/M_ONES/m0Enb
    SLICE_X10Y129        LUT2 (Prop_lut2_I1_O)        0.116    12.589 r  DIG_CLOCK/M_ONES/q[3]_i_1/O
                         net (fo=4, routed)           0.343    12.932    DIG_CLOCK/M_ONES/q[3]_i_1_n_0
    SLICE_X10Y130        FDRE                                         r  DIG_CLOCK/M_ONES/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.500    14.922    DIG_CLOCK/M_ONES/clk_IBUF_BUFG
    SLICE_X10Y130        FDRE                                         r  DIG_CLOCK/M_ONES/q_reg[1]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X10Y130        FDRE (Setup_fdre_C_R)       -0.728    14.418    DIG_CLOCK/M_ONES/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                         -12.932    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 DIG_CLOCK/ENB/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIG_CLOCK/M_ONES/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.717ns  (logic 2.092ns (27.108%)  route 5.625ns (72.891%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.613     5.215    DIG_CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X10Y123        FDRE                                         r  DIG_CLOCK/ENB/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y123        FDRE (Prop_fdre_C_Q)         0.518     5.733 r  DIG_CLOCK/ENB/q_reg[16]/Q
                         net (fo=3, routed)           0.651     6.385    DIG_CLOCK/ENB/q_reg[16]
    SLICE_X11Y122        LUT4 (Prop_lut4_I0_O)        0.124     6.509 f  DIG_CLOCK/ENB/q[0]_i_8/O
                         net (fo=1, routed)           0.296     6.805    DIG_CLOCK/ENB/q[0]_i_8_n_0
    SLICE_X11Y123        LUT5 (Prop_lut5_I4_O)        0.124     6.929 f  DIG_CLOCK/ENB/q[0]_i_5/O
                         net (fo=1, routed)           0.763     7.692    DIG_CLOCK/ENB/q[0]_i_5_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.816 f  DIG_CLOCK/ENB/q[0]_i_3/O
                         net (fo=4, routed)           0.746     8.562    DIG_CLOCK/ENB/q_reg[21]_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.124     8.686 r  DIG_CLOCK/ENB/q[3]_i_2__2/O
                         net (fo=5, routed)           0.610     9.296    DIG_CLOCK/S_ONES/E[0]
    SLICE_X10Y128        LUT5 (Prop_lut5_I0_O)        0.150     9.446 r  DIG_CLOCK/S_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.637    10.083    DIG_CLOCK/S_TENS/E[0]
    SLICE_X10Y130        LUT5 (Prop_lut5_I0_O)        0.357    10.440 r  DIG_CLOCK/S_TENS/q[3]_i_5/O
                         net (fo=1, routed)           0.556    10.996    DIG_CLOCK/S_TENS/q[3]_i_5_n_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.331    11.327 r  DIG_CLOCK/S_TENS/q[3]_i_4/O
                         net (fo=5, routed)           0.552    11.879    DIG_CLOCK/M_ONES/q_reg[3]_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I4_O)        0.124    12.003 r  DIG_CLOCK/M_ONES/q[3]_i_2__0/O
                         net (fo=8, routed)           0.470    12.473    DIG_CLOCK/M_ONES/m0Enb
    SLICE_X10Y129        LUT2 (Prop_lut2_I1_O)        0.116    12.589 r  DIG_CLOCK/M_ONES/q[3]_i_1/O
                         net (fo=4, routed)           0.343    12.932    DIG_CLOCK/M_ONES/q[3]_i_1_n_0
    SLICE_X10Y130        FDRE                                         r  DIG_CLOCK/M_ONES/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.500    14.922    DIG_CLOCK/M_ONES/clk_IBUF_BUFG
    SLICE_X10Y130        FDRE                                         r  DIG_CLOCK/M_ONES/q_reg[2]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X10Y130        FDRE (Setup_fdre_C_R)       -0.728    14.418    DIG_CLOCK/M_ONES/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                         -12.932    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 DIG_CLOCK/ENB/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIG_CLOCK/M_ONES/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.717ns  (logic 2.092ns (27.108%)  route 5.625ns (72.891%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.613     5.215    DIG_CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X10Y123        FDRE                                         r  DIG_CLOCK/ENB/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y123        FDRE (Prop_fdre_C_Q)         0.518     5.733 r  DIG_CLOCK/ENB/q_reg[16]/Q
                         net (fo=3, routed)           0.651     6.385    DIG_CLOCK/ENB/q_reg[16]
    SLICE_X11Y122        LUT4 (Prop_lut4_I0_O)        0.124     6.509 f  DIG_CLOCK/ENB/q[0]_i_8/O
                         net (fo=1, routed)           0.296     6.805    DIG_CLOCK/ENB/q[0]_i_8_n_0
    SLICE_X11Y123        LUT5 (Prop_lut5_I4_O)        0.124     6.929 f  DIG_CLOCK/ENB/q[0]_i_5/O
                         net (fo=1, routed)           0.763     7.692    DIG_CLOCK/ENB/q[0]_i_5_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.816 f  DIG_CLOCK/ENB/q[0]_i_3/O
                         net (fo=4, routed)           0.746     8.562    DIG_CLOCK/ENB/q_reg[21]_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.124     8.686 r  DIG_CLOCK/ENB/q[3]_i_2__2/O
                         net (fo=5, routed)           0.610     9.296    DIG_CLOCK/S_ONES/E[0]
    SLICE_X10Y128        LUT5 (Prop_lut5_I0_O)        0.150     9.446 r  DIG_CLOCK/S_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.637    10.083    DIG_CLOCK/S_TENS/E[0]
    SLICE_X10Y130        LUT5 (Prop_lut5_I0_O)        0.357    10.440 r  DIG_CLOCK/S_TENS/q[3]_i_5/O
                         net (fo=1, routed)           0.556    10.996    DIG_CLOCK/S_TENS/q[3]_i_5_n_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.331    11.327 r  DIG_CLOCK/S_TENS/q[3]_i_4/O
                         net (fo=5, routed)           0.552    11.879    DIG_CLOCK/M_ONES/q_reg[3]_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I4_O)        0.124    12.003 r  DIG_CLOCK/M_ONES/q[3]_i_2__0/O
                         net (fo=8, routed)           0.470    12.473    DIG_CLOCK/M_ONES/m0Enb
    SLICE_X10Y129        LUT2 (Prop_lut2_I1_O)        0.116    12.589 r  DIG_CLOCK/M_ONES/q[3]_i_1/O
                         net (fo=4, routed)           0.343    12.932    DIG_CLOCK/M_ONES/q[3]_i_1_n_0
    SLICE_X10Y130        FDRE                                         r  DIG_CLOCK/M_ONES/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.500    14.922    DIG_CLOCK/M_ONES/clk_IBUF_BUFG
    SLICE_X10Y130        FDRE                                         r  DIG_CLOCK/M_ONES/q_reg[3]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X10Y130        FDRE (Setup_fdre_C_R)       -0.728    14.418    DIG_CLOCK/M_ONES/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.418    
                         arrival time                         -12.932    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 DIG_CLOCK/ENB/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIG_CLOCK/HR_CNT/h0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.180ns  (logic 2.100ns (25.674%)  route 6.080ns (74.326%))
  Logic Levels:           9  (LUT3=2 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.613     5.215    DIG_CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X10Y123        FDRE                                         r  DIG_CLOCK/ENB/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y123        FDRE (Prop_fdre_C_Q)         0.518     5.733 r  DIG_CLOCK/ENB/q_reg[16]/Q
                         net (fo=3, routed)           0.651     6.385    DIG_CLOCK/ENB/q_reg[16]
    SLICE_X11Y122        LUT4 (Prop_lut4_I0_O)        0.124     6.509 f  DIG_CLOCK/ENB/q[0]_i_8/O
                         net (fo=1, routed)           0.296     6.805    DIG_CLOCK/ENB/q[0]_i_8_n_0
    SLICE_X11Y123        LUT5 (Prop_lut5_I4_O)        0.124     6.929 f  DIG_CLOCK/ENB/q[0]_i_5/O
                         net (fo=1, routed)           0.763     7.692    DIG_CLOCK/ENB/q[0]_i_5_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.816 f  DIG_CLOCK/ENB/q[0]_i_3/O
                         net (fo=4, routed)           0.746     8.562    DIG_CLOCK/ENB/q_reg[21]_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.124     8.686 r  DIG_CLOCK/ENB/q[3]_i_2__2/O
                         net (fo=5, routed)           0.610     9.296    DIG_CLOCK/S_ONES/E[0]
    SLICE_X10Y128        LUT5 (Prop_lut5_I0_O)        0.150     9.446 r  DIG_CLOCK/S_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.637    10.083    DIG_CLOCK/S_TENS/E[0]
    SLICE_X10Y130        LUT5 (Prop_lut5_I0_O)        0.357    10.440 r  DIG_CLOCK/S_TENS/q[3]_i_5/O
                         net (fo=1, routed)           0.556    10.996    DIG_CLOCK/S_TENS/q[3]_i_5_n_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.331    11.327 r  DIG_CLOCK/S_TENS/q[3]_i_4/O
                         net (fo=5, routed)           0.552    11.879    DIG_CLOCK/M_ONES/q_reg[3]_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I4_O)        0.124    12.003 r  DIG_CLOCK/M_ONES/q[3]_i_2__0/O
                         net (fo=8, routed)           0.863    12.866    DIG_CLOCK/M_ONES/m0Enb
    SLICE_X6Y129         LUT4 (Prop_lut4_I0_O)        0.124    12.990 r  DIG_CLOCK/M_ONES/h0[3]_i_3/O
                         net (fo=5, routed)           0.404    13.395    DIG_CLOCK/HR_CNT/E[0]
    SLICE_X6Y129         FDRE                                         r  DIG_CLOCK/HR_CNT/h0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.576    14.998    DIG_CLOCK/HR_CNT/clk_IBUF_BUFG
    SLICE_X6Y129         FDRE                                         r  DIG_CLOCK/HR_CNT/h0_reg[1]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X6Y129         FDRE (Setup_fdre_C_CE)      -0.169    15.053    DIG_CLOCK/HR_CNT/h0_reg[1]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -13.395    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 DIG_CLOCK/ENB/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIG_CLOCK/HR_CNT/h0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.131ns  (logic 2.100ns (25.827%)  route 6.031ns (74.173%))
  Logic Levels:           9  (LUT3=2 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.613     5.215    DIG_CLOCK/ENB/clk_IBUF_BUFG
    SLICE_X10Y123        FDRE                                         r  DIG_CLOCK/ENB/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y123        FDRE (Prop_fdre_C_Q)         0.518     5.733 r  DIG_CLOCK/ENB/q_reg[16]/Q
                         net (fo=3, routed)           0.651     6.385    DIG_CLOCK/ENB/q_reg[16]
    SLICE_X11Y122        LUT4 (Prop_lut4_I0_O)        0.124     6.509 f  DIG_CLOCK/ENB/q[0]_i_8/O
                         net (fo=1, routed)           0.296     6.805    DIG_CLOCK/ENB/q[0]_i_8_n_0
    SLICE_X11Y123        LUT5 (Prop_lut5_I4_O)        0.124     6.929 f  DIG_CLOCK/ENB/q[0]_i_5/O
                         net (fo=1, routed)           0.763     7.692    DIG_CLOCK/ENB/q[0]_i_5_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124     7.816 f  DIG_CLOCK/ENB/q[0]_i_3/O
                         net (fo=4, routed)           0.746     8.562    DIG_CLOCK/ENB/q_reg[21]_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.124     8.686 r  DIG_CLOCK/ENB/q[3]_i_2__2/O
                         net (fo=5, routed)           0.610     9.296    DIG_CLOCK/S_ONES/E[0]
    SLICE_X10Y128        LUT5 (Prop_lut5_I0_O)        0.150     9.446 r  DIG_CLOCK/S_ONES/q[3]_i_2__1/O
                         net (fo=7, routed)           0.637    10.083    DIG_CLOCK/S_TENS/E[0]
    SLICE_X10Y130        LUT5 (Prop_lut5_I0_O)        0.357    10.440 r  DIG_CLOCK/S_TENS/q[3]_i_5/O
                         net (fo=1, routed)           0.556    10.996    DIG_CLOCK/S_TENS/q[3]_i_5_n_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.331    11.327 r  DIG_CLOCK/S_TENS/q[3]_i_4/O
                         net (fo=5, routed)           0.552    11.879    DIG_CLOCK/M_ONES/q_reg[3]_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I4_O)        0.124    12.003 r  DIG_CLOCK/M_ONES/q[3]_i_2__0/O
                         net (fo=8, routed)           0.863    12.866    DIG_CLOCK/M_ONES/m0Enb
    SLICE_X6Y129         LUT4 (Prop_lut4_I0_O)        0.124    12.990 r  DIG_CLOCK/M_ONES/h0[3]_i_3/O
                         net (fo=5, routed)           0.356    13.346    DIG_CLOCK/HR_CNT/E[0]
    SLICE_X6Y128         FDRE                                         r  DIG_CLOCK/HR_CNT/h0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.575    14.997    DIG_CLOCK/HR_CNT/clk_IBUF_BUFG
    SLICE_X6Y128         FDRE                                         r  DIG_CLOCK/HR_CNT/h0_reg[0]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X6Y128         FDRE (Setup_fdre_C_CE)      -0.169    15.052    DIG_CLOCK/HR_CNT/h0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -13.346    
  -------------------------------------------------------------------
                         slack                                  1.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 TEMPTOP/U_TSCTL/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMPTOP/U_TSCTL/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.496%)  route 0.138ns (42.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.556     1.475    TEMPTOP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X9Y124         FDRE                                         r  TEMPTOP/U_TSCTL/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  TEMPTOP/U_TSCTL/state_reg[1]/Q
                         net (fo=25, routed)          0.138     1.754    TEMPTOP/U_TSCTL/state_1[1]
    SLICE_X8Y124         LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  TEMPTOP/U_TSCTL/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    TEMPTOP/U_TSCTL/state[2]_i_1_n_0
    SLICE_X8Y124         FDRE                                         r  TEMPTOP/U_TSCTL/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.824     1.989    TEMPTOP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X8Y124         FDRE                                         r  TEMPTOP/U_TSCTL/state_reg[2]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X8Y124         FDRE (Hold_fdre_C_D)         0.121     1.609    TEMPTOP/U_TSCTL/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.588     1.507    TEMPTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.130     1.779    TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X1Y121         LUT3 (Prop_lut3_I2_O)        0.048     1.827 r  TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.827    TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt0[2]
    SLICE_X1Y121         FDSE                                         r  TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.859     2.024    TEMPTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y121         FDSE                                         r  TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[2]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X1Y121         FDSE (Hold_fdse_C_D)         0.107     1.627    TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.172%)  route 0.131ns (40.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.588     1.507    TEMPTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.131     1.780    TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X1Y121         LUT5 (Prop_lut5_I3_O)        0.049     1.829 r  TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.829    TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt0[4]
    SLICE_X1Y121         FDSE                                         r  TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.859     2.024    TEMPTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y121         FDSE                                         r  TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[4]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X1Y121         FDSE (Hold_fdse_C_D)         0.107     1.627    TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.588     1.507    TEMPTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.130     1.779    TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X1Y121         LUT2 (Prop_lut2_I0_O)        0.045     1.824 r  TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.824    TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt[1]_i_1_n_0
    SLICE_X1Y121         FDSE                                         r  TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.859     2.024    TEMPTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y121         FDSE                                         r  TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X1Y121         FDSE (Hold_fdse_C_D)         0.091     1.611    TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.588     1.507    TEMPTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.131     1.780    TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X1Y121         LUT4 (Prop_lut4_I2_O)        0.045     1.825 r  TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.825    TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt0[3]
    SLICE_X1Y121         FDSE                                         r  TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.859     2.024    TEMPTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y121         FDSE                                         r  TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X1Y121         FDSE (Hold_fdse_C_D)         0.092     1.612    TEMPTOP/U_TSCTL/Inst_TWICtl/sclCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 TEMPTOP/U_TSCTL/retryCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMPTOP/U_TSCTL/retryCnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.656%)  route 0.121ns (39.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.557     1.476    TEMPTOP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X9Y123         FDRE                                         r  TEMPTOP/U_TSCTL/retryCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  TEMPTOP/U_TSCTL/retryCnt_reg[0]/Q
                         net (fo=5, routed)           0.121     1.738    TEMPTOP/U_TSCTL/retryCnt_reg[0]
    SLICE_X9Y123         LUT2 (Prop_lut2_I0_O)        0.045     1.783 r  TEMPTOP/U_TSCTL/retryCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.783    TEMPTOP/U_TSCTL/retryCnt[1]_i_1_n_0
    SLICE_X9Y123         FDSE                                         r  TEMPTOP/U_TSCTL/retryCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.825     1.990    TEMPTOP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X9Y123         FDSE                                         r  TEMPTOP/U_TSCTL/retryCnt_reg[1]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X9Y123         FDSE (Hold_fdse_C_D)         0.092     1.568    TEMPTOP/U_TSCTL/retryCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 TEMPTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMPTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.809%)  route 0.146ns (41.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.590     1.509    TEMPTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y119         FDSE                                         r  TEMPTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDSE (Prop_fdse_C_Q)         0.164     1.673 r  TEMPTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/Q
                         net (fo=6, routed)           0.146     1.820    TEMPTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]
    SLICE_X2Y118         LUT6 (Prop_lut6_I4_O)        0.045     1.865 r  TEMPTOP/U_TSCTL/Inst_TWICtl/busFreeCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.865    TEMPTOP/U_TSCTL/Inst_TWICtl/busFreeCnt0[5]
    SLICE_X2Y118         FDSE                                         r  TEMPTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.862     2.027    TEMPTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y118         FDSE                                         r  TEMPTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y118         FDSE (Hold_fdse_C_D)         0.121     1.645    TEMPTOP/U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 TEMPTOP/U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMPTOP/U_TSCTL/TemperatureReg.temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.986%)  route 0.140ns (46.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.584     1.503    TEMPTOP/U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  TEMPTOP/U_TSCTL/Inst_TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  TEMPTOP/U_TSCTL/Inst_TWICtl/dataByte_reg[5]/Q
                         net (fo=5, routed)           0.140     1.807    TEMPTOP/U_TSCTL/dataByte[5]
    SLICE_X7Y124         FDRE                                         r  TEMPTOP/U_TSCTL/TemperatureReg.temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.851     2.017    TEMPTOP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  TEMPTOP/U_TSCTL/TemperatureReg.temp_reg[5]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X7Y124         FDRE (Hold_fdre_C_D)         0.066     1.582    TEMPTOP/U_TSCTL/TemperatureReg.temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 TEMPTOP/U_TSCTL/TemperatureReg.temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMPTOP/U_TSCTL/tempReg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.906%)  route 0.166ns (47.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.584     1.503    TEMPTOP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  TEMPTOP/U_TSCTL/TemperatureReg.temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  TEMPTOP/U_TSCTL/TemperatureReg.temp_reg[4]/Q
                         net (fo=1, routed)           0.166     1.810    TEMPTOP/U_TSCTL/Inst_TWICtl/temp[4]
    SLICE_X7Y125         LUT3 (Prop_lut3_I2_O)        0.045     1.855 r  TEMPTOP/U_TSCTL/Inst_TWICtl/tempReg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.855    TEMPTOP/U_TSCTL/temp_0[4]
    SLICE_X7Y125         FDRE                                         r  TEMPTOP/U_TSCTL/tempReg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.851     2.017    TEMPTOP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X7Y125         FDRE                                         r  TEMPTOP/U_TSCTL/tempReg_reg[12]/C
                         clock pessimism             -0.479     1.537    
    SLICE_X7Y125         FDRE (Hold_fdre_C_D)         0.091     1.628    TEMPTOP/U_TSCTL/tempReg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 TEMPTOP/U_TSCTL/TemperatureReg.temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TEMPTOP/U_TSCTL/tempReg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.189ns (50.259%)  route 0.187ns (49.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.584     1.503    TEMPTOP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X5Y125         FDRE                                         r  TEMPTOP/U_TSCTL/TemperatureReg.temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  TEMPTOP/U_TSCTL/TemperatureReg.temp_reg[3]/Q
                         net (fo=1, routed)           0.187     1.831    TEMPTOP/U_TSCTL/Inst_TWICtl/temp[3]
    SLICE_X6Y125         LUT3 (Prop_lut3_I2_O)        0.048     1.879 r  TEMPTOP/U_TSCTL/Inst_TWICtl/tempReg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.879    TEMPTOP/U_TSCTL/temp_0[3]
    SLICE_X6Y125         FDRE                                         r  TEMPTOP/U_TSCTL/tempReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.851     2.017    TEMPTOP/U_TSCTL/clk_IBUF_BUFG
    SLICE_X6Y125         FDRE                                         r  TEMPTOP/U_TSCTL/tempReg_reg[11]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X6Y125         FDRE (Hold_fdre_C_D)         0.131     1.647    TEMPTOP/U_TSCTL/tempReg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y119   DIG_CLOCK/ENB/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y124   DIG_CLOCK/ENB/q_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y124   DIG_CLOCK/ENB/q_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y124   DIG_CLOCK/ENB/q_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y125   DIG_CLOCK/ENB/q_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y125   DIG_CLOCK/ENB/q_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y125   DIG_CLOCK/ENB/q_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y119   DIG_CLOCK/ENB/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y119   DIG_CLOCK/ENB/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y135    ENB/q_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y135    ENB/q_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y135    ENB/q_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y135    ENB/q_reg[27]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    TEMPTOP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[16]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    TEMPTOP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[17]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    TEMPTOP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[18]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124    TEMPTOP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y125    TEMPTOP/U_TSCTL/tempReg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y125    TEMPTOP/U_TSCTL/tempReg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y126   SEVENSEG_CTL/U_ENB/q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y126   SEVENSEG_CTL/U_ENB/q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y126   SEVENSEG_CTL/U_ENB/q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y127   SEVENSEG_CTL/U_ENB/q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y127   SEVENSEG_CTL/U_ENB/q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y121    TEMPTOP/U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y123    TEMPTOP/U_TSCTL/initA_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y123    TEMPTOP/U_TSCTL/initA_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y123    TEMPTOP/U_TSCTL/retryCnt_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y123    TEMPTOP/U_TSCTL/retryCnt_reg[1]/C



