verilog xil_defaultlib --include "../../../../lab7wk1_try1.gen/sources_1/bd/lab7_1_mb/ipshared/ec67/hdl" --include "../../../../lab7wk1_try1.gen/sources_1/bd/lab7_1_mb/ipshared/7698" --include "../../../../lab7wk1_try1.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_0/src/clk_wiz_0_1" \
"../../../bd/lab7_1_mb/ip/lab7_1_mb_lmb_bram_0/sim/lab7_1_mb_lmb_bram_0.v" \
"../../../bd/lab7_1_mb/ip/lab7_1_mb_xbar_0/sim/lab7_1_mb_xbar_0.v" \
"../../../bd/lab7_1_mb/ip/lab7_1_mb_clk_wiz_1_0/lab7_1_mb_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/lab7_1_mb/ip/lab7_1_mb_clk_wiz_1_0/lab7_1_mb_clk_wiz_1_0.v" \
"../../../bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/encode.v" \
"../../../bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/serdes_10_to_1.v" \
"../../../bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/srldelay.v" \
"../../../bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" \
"../../../bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_0/src/hdmi_tx_0/sim/hdmi_tx_0.v" \
"../../../bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" \
"../../../bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_0/src/clk_wiz_0_1/clk_wiz_0.v" \

sv xil_defaultlib --include "../../../../lab7wk1_try1.gen/sources_1/bd/lab7_1_mb/ipshared/ec67/hdl" --include "../../../../lab7wk1_try1.gen/sources_1/bd/lab7_1_mb/ipshared/7698" --include "../../../../lab7wk1_try1.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_0/src/clk_wiz_0_1" \
"../../../bd/lab7_1_mb/ipshared/bc06/src/Color_Mapper.sv" \
"../../../bd/lab7_1_mb/ipshared/bc06/src/VGA_controller.sv" \
"../../../bd/lab7_1_mb/ipshared/bc06/src/font_rom.sv" \
"../../../bd/lab7_1_mb/ipshared/bc06/src/hdmi_text_controller_v1_0_AXI.sv" \
"../../../bd/lab7_1_mb/ipshared/bc06/src/hdmi_text_controller_v1_0.sv" \
"../../../bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_0/sim/lab7_1_mb_hdmi_text_controller_0_0.sv" \

verilog xil_defaultlib --include "../../../../lab7wk1_try1.gen/sources_1/bd/lab7_1_mb/ipshared/ec67/hdl" --include "../../../../lab7wk1_try1.gen/sources_1/bd/lab7_1_mb/ipshared/7698" --include "../../../../lab7wk1_try1.gen/sources_1/bd/lab7_1_mb/ip/lab7_1_mb_hdmi_text_controller_0_0/src/clk_wiz_0_1" \
"../../../bd/lab7_1_mb/sim/lab7_1_mb.v" \

verilog xil_defaultlib "glbl.v"

nosort
