make[1]: Leaving directory '/home/macro/work/github/verilog-basic/systemverilog/data_type/enum_ooo/csrc'
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  May 25 15:03 2024
Colors :: Value of red is = 3
Colors :: Value of green is = 4
Colors :: Value of blue is = 19
Colors :: Value of yellow is = 20
Colors :: Value of white is = 101
Colors :: Value of black is = 102
Colors :: Value of black is = 102
Colors :: Value of white is = 101
Colors :: Value of yellow is = 20
Colors :: Value of blue is = 19
Colors :: Value of green is = 4
Colors :: Value of red is = 3
$finish at simulation time                    0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 0
CPU Time:      1.040 seconds;       Data structure size:   0.0Mb
Sat May 25 15:03:19 2024
CPU time: .732 seconds to compile + .950 seconds to elab + .815 seconds to link + 1.119 seconds in simulation
