# Netlist Viewer TCL File
set_family -name PolarFire
top_module -name IOG_IOD_DDRX4_COMP
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/hdl/debounce.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/hdl/prbscheck_parallel_fab.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/hdl/prbsgen_parallel_fab.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/hdl/rev_bits.v}
addfile -view RTL -lib CORERXIODBITALIGN_LIB -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/CORERXIODBITALIGN_C0/CORERXIODBITALIGN_C0_0/rtl/vlog/core/CoreRxIODBitAlign.v}
addfile -view RTL -lib CORERXIODBITALIGN_LIB -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/CORERXIODBITALIGN_C0/CORERXIODBITALIGN_C0_0/rtl/vlog/core/CoreRxIODBitAlign_top.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/CORERXIODBITALIGN_C0/CORERXIODBITALIGN_C0.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_CCC_C0/PF_CCC_C0_0/PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_CCC_C0/PF_CCC_C0.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_RX_C1/PF_CLK_DIV_FIFO/PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_RX_C1/PF_CLK_DIV_RXCLK/PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_RX_C1/PF_IOD_CLK_TRAINING/PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_RX_C1/PF_IOD_RX/PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_RX_C1/PF_LANECTRL_0/PF_LANECTRL_PAUSE_SYNC.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_RX_C1/PF_LANECTRL_0/PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/Actel/DirectCore/COREBCLKSCLKALIGN/2.0.111/rtl/vlog/core/PLL_BclkSclkAlign.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/Actel/DirectCore/COREBCLKSCLKALIGN/2.0.111/rtl/vlog/core/ICB_BclkSclkAlign.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_RX_C1_TR/PF_IOD_GENERIC_RX_C1_TR_0/rtl/vlog/core/CoreBclkSclkAlign.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_RX_C1_TR/PF_IOD_GENERIC_RX_C1_TR.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_RX_C1/PF_IOD_GENERIC_RX_C1.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_TX_C0/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_TX_C0/LANECTRL_ADDR_CMD_0/PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_TX_C0/PF_IOD_CLK_TRAINING/PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_TX_C0/PF_IOD_TX_CLK/PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_TX_C0/PF_IOD_TX/PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_TX_C0/PF_IOD_GENERIC_TX_C0.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_TX_CCC_C0/PF_CCC_0/PF_IOD_TX_CCC_C0_PF_CCC_0_PF_CCC.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_TX_CCC_C0_TR/PF_IOD_TX_CCC_C0_TR_0/rtl/vlog/core/CoreBclkSclkAlign.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_TX_CCC_C0_TR/PF_IOD_TX_CCC_C0_TR.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_TX_CCC_C0/PF_IOD_TX_CCC_C0.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_OSC_C1/PF_OSC_C1_0/PF_OSC_C1_PF_OSC_C1_0_PF_OSC.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_OSC_C1/PF_OSC_C1.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/IOG_IOD_DDRX4_COMP/IOG_IOD_DDRX4_COMP.v}
addfile -view HIER -lib work -type VLOG -mode system_verilog -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/synthesis/synthesis_1/IOG_IOD_DDRX4_COMP.vm}
addfile -view FLAT -lib work -type AFL -mode NONE -name {D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/designer/IOG_IOD_DDRX4_COMP/COMPILE/IOG_IOD_DDRX4_COMP.afl}