{"vcs1":{"timestamp_begin":1684265272.432914882, "rt":1.30, "ut":0.36, "st":0.21}}
{"vcselab":{"timestamp_begin":1684265273.819571793, "rt":1.28, "ut":0.44, "st":0.15}}
{"link":{"timestamp_begin":1684265275.168990923, "rt":0.46, "ut":0.23, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684265271.793466355}
{"VCS_COMP_START_TIME": 1684265271.793466355}
{"VCS_COMP_END_TIME": 1684265277.123504819}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330324}}
{"stitch_vcselab": {"peak_mem": 211884}}
