Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 07:23:34 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_95_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 Delay1No7_instance/Y_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.894ns (26.019%)  route 2.542ns (73.981%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 5.730 - 4.000 ) 
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.216ns (routing 0.170ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.155ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12089, routed)       1.216     2.167    Delay1No7_instance/clk_IBUF_BUFG
    SLICE_X122Y423       FDCE                                         r  Delay1No7_instance/Y_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y423       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.245 r  Delay1No7_instance/Y_reg[32]/Q
                         net (fo=6, routed)           0.700     2.945    Delay1No6_instance/Y_reg[33]_0[32]
    SLICE_X141Y403       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     3.097 r  Delay1No6_instance/geqOp_carry__0_i_9/O
                         net (fo=1, routed)           0.015     3.112    Sum1_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[7]
    SLICE_X141Y403       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.229 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.255    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X141Y404       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.307 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.427     3.734    Delay1No7_instance/CO[0]
    SLICE_X145Y408       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     3.832 f  Delay1No7_instance/shiftedFracY_d1[45]_i_3/O
                         net (fo=32, routed)          0.465     4.297    Delay1No7_instance/eqOp
    SLICE_X141Y399       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     4.396 r  Delay1No7_instance/shiftedFracY_d1[18]_i_8/O
                         net (fo=4, routed)           0.367     4.763    Delay1No7_instance/shiftedFracY_d1[18]_i_8_n_0
    SLICE_X145Y400       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     4.915 r  Delay1No7_instance/shiftedFracY_d1[18]_i_3/O
                         net (fo=5, routed)           0.265     5.180    Delay1No7_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X147Y405       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     5.276 r  Delay1No7_instance/shiftedFracY_d1[30]_i_3/O
                         net (fo=2, routed)           0.228     5.504    Delay1No6_instance/Y_reg[26]_0[7]
    SLICE_X144Y405       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     5.554 r  Delay1No6_instance/shiftedFracY_d1[14]_i_1/O
                         net (fo=1, routed)           0.049     5.603    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY[3]
    SLICE_X144Y405       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12089, routed)       1.070     5.730    Sum1_0_impl_instance/FPAddSubOp_instance/clk
    SLICE_X144Y405       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/C
                         clock pessimism              0.306     6.036    
                         clock uncertainty           -0.035     6.000    
    SLICE_X144Y405       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.025    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                  0.423    




