<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>FC_STDOUT Peripheral Access Layer</title>
<title>FC_STDOUT Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="pulp.css" rel="stylesheet" type="text/css" />
<link href="gap.css" rel="stylesheet" type="text/css" />
<link href="images.css" rel="stylesheet" type="text/css" />
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="printComponentTabs.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="titlerow">
  <td id="projectlogo"><img alt="Logo" src="gap-logo-55.png" /></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">FreeRTOS port on GAP8/RISC-V</div>
    </td>
  <td id="extralogo"><img alt="GreenWaves" src="greenwaves-logo-55.png" /></td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<div id="CMSISnav" class="tabs1">
    <ul class="tablist">
      <script type="text/javascript">
		<!--
		writeComponentTabs.call(this);
		//-->
      </script>
	  </ul>
</div>
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__FC__STDOUT__Peripheral__Access__Layer.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Content</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#enumval-members">Enumerator</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">FC_STDOUT Peripheral Access Layer<div class="ingroups"><a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__FLL__CTRL__Peripheral__Access__Layer.html">FLL_CTRL Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__Peripheral__Access__Layer.html">UDMA Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__GC__Peripheral__Access__Layer.html">UDMA_GC Peripheral Access Layer</a><a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__FLL__CTRL__Peripheral__Access__Layer.html">FLL_CTRL Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__Peripheral__Access__Layer.html">UDMA Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__GC__Peripheral__Access__Layer.html">UDMA_GC Peripheral Access Layer</a> &raquo;  &#124; <a class="el" href="group__SPIM__Peripheral__Access__Layer.html">SPIM Peripheral Access Layer</a> &raquo; <a class="el" href="group__UART__Peripheral__Access__Layer.html">UART Peripheral Access Layer</a> &raquo; <a class="el" href="group__DMACPY__Peripheral__Access__Layer.html">DMACPY Peripheral Access Layer</a> &raquo; <a class="el" href="group__PMU__CTRL__Peripheral__Access__Layer.html">PMU_CTRL Peripheral Access Layer</a><a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__FLL__CTRL__Peripheral__Access__Layer.html">FLL_CTRL Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__Peripheral__Access__Layer.html">UDMA Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__GC__Peripheral__Access__Layer.html">UDMA_GC Peripheral Access Layer</a> &raquo; <a class="el" href="group__SPIM__Peripheral__Access__Layer.html">SPIM Peripheral Access Layer</a> &raquo; <a class="el" href="group__I2S__Peripheral__Access__Layer.html">I2S Peripheral Access Layer</a> &raquo; <a class="el" href="group__CSI2__Peripheral__Access__Layer.html">CSI2 Peripheral Access Layer</a> &raquo; <a class="el" href="group__MRAM__Peripheral__Access__Layer.html">MRAM Peripheral Access Layer</a> &raquo;  &#124; <a class="el" href="group__FILTER__Peripheral__Access__Layer.html">FILTER Peripheral Access Layer</a> &raquo; <a class="el" href="group__PORT__Peripheral__Access__Layer.html">PORT Peripheral Access Layer</a><a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__FLL__CTRL__Peripheral__Access__Layer.html">FLL_CTRL Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__Peripheral__Access__Layer.html">UDMA Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__GC__Peripheral__Access__Layer.html">UDMA_GC Peripheral Access Layer</a><a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__FLL__CTRL__Peripheral__Access__Layer.html">FLL_CTRL Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__Peripheral__Access__Layer.html">UDMA Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__GC__Peripheral__Access__Layer.html">UDMA_GC Peripheral Access Layer</a> &raquo;  &#124; <a class="el" href="group__SPIM__Peripheral__Access__Layer.html">SPIM Peripheral Access Layer</a> &raquo; <a class="el" href="group__UART__Peripheral__Access__Layer.html">UART Peripheral Access Layer</a> &raquo; <a class="el" href="group__DMACPY__Peripheral__Access__Layer.html">DMACPY Peripheral Access Layer</a> &raquo; <a class="el" href="group__PMU__CTRL__Peripheral__Access__Layer.html">PMU_CTRL Peripheral Access Layer</a> &raquo;  &#124; <a class="el" href="group__PAD__SLEEP__Peripheral__Access__Layer.html">PAD_SLEEP Peripheral Access Layer</a> &raquo; <a class="el" href="group__PMU__DLC__Peripheral__Access__Layer.html">PMU_DLC Peripheral Access_Layer</a> &raquo; <a class="el" href="group__RTC__APB__Peripheral__Access__Layer.html">RTC_APB Peripheral Access Layer</a> &raquo; <a class="el" href="group__RTC__APB__Register__Masks.html">RTC_APB Register Masks</a> &raquo; <a class="el" href="group__EFUSE__CTRL__Peripheral__Access__Layer.html">EFUSE_CTRL Peripheral Access Layer</a> &raquo; <a class="el" href="group__EFUSE__CTRL__Register__Masks.html">EFUSE_CTRL Register Masks</a> &raquo; <a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html">EFUSE_REGS Peripheral Access Layer</a><a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__FLL__CTRL__Peripheral__Access__Layer.html">FLL_CTRL Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__Peripheral__Access__Layer.html">UDMA Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__GC__Peripheral__Access__Layer.html">UDMA_GC Peripheral Access Layer</a><a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__FLL__CTRL__Peripheral__Access__Layer.html">FLL_CTRL Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__Peripheral__Access__Layer.html">UDMA Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__GC__Peripheral__Access__Layer.html">UDMA_GC Peripheral Access Layer</a> &raquo;  &#124; <a class="el" href="group__SPIM__Peripheral__Access__Layer.html">SPIM Peripheral Access Layer</a> &raquo; <a class="el" href="group__UART__Peripheral__Access__Layer.html">UART Peripheral Access Layer</a> &raquo; <a class="el" href="group__DMACPY__Peripheral__Access__Layer.html">DMACPY Peripheral Access Layer</a> &raquo; <a class="el" href="group__PMU__CTRL__Peripheral__Access__Layer.html">PMU_CTRL Peripheral Access Layer</a><a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__FLL__CTRL__Peripheral__Access__Layer.html">FLL_CTRL Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__Peripheral__Access__Layer.html">UDMA Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__GC__Peripheral__Access__Layer.html">UDMA_GC Peripheral Access Layer</a> &raquo; <a class="el" href="group__SPIM__Peripheral__Access__Layer.html">SPIM Peripheral Access Layer</a> &raquo; <a class="el" href="group__I2S__Peripheral__Access__Layer.html">I2S Peripheral Access Layer</a> &raquo; <a class="el" href="group__CSI2__Peripheral__Access__Layer.html">CSI2 Peripheral Access Layer</a> &raquo; <a class="el" href="group__MRAM__Peripheral__Access__Layer.html">MRAM Peripheral Access Layer</a> &raquo;  &#124; <a class="el" href="group__FILTER__Peripheral__Access__Layer.html">FILTER Peripheral Access Layer</a> &raquo; <a class="el" href="group__PORT__Peripheral__Access__Layer.html">PORT Peripheral Access Layer</a><a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__FLL__CTRL__Peripheral__Access__Layer.html">FLL_CTRL Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__Peripheral__Access__Layer.html">UDMA Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__GC__Peripheral__Access__Layer.html">UDMA_GC Peripheral Access Layer</a><a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__FLL__CTRL__Peripheral__Access__Layer.html">FLL_CTRL Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__Peripheral__Access__Layer.html">UDMA Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__GC__Peripheral__Access__Layer.html">UDMA_GC Peripheral Access Layer</a> &raquo;  &#124; <a class="el" href="group__SPIM__Peripheral__Access__Layer.html">SPIM Peripheral Access Layer</a> &raquo; <a class="el" href="group__UART__Peripheral__Access__Layer.html">UART Peripheral Access Layer</a> &raquo; <a class="el" href="group__DMACPY__Peripheral__Access__Layer.html">DMACPY Peripheral Access Layer</a> &raquo; <a class="el" href="group__PMU__CTRL__Peripheral__Access__Layer.html">PMU_CTRL Peripheral Access Layer</a> &raquo;  &#124; <a class="el" href="group__PAD__SLEEP__Peripheral__Access__Layer.html">PAD_SLEEP Peripheral Access Layer</a> &raquo; <a class="el" href="group__PMU__DLC__Peripheral__Access__Layer.html">PMU_DLC Peripheral Access_Layer</a> &raquo; <a class="el" href="group__RTC__APB__Peripheral__Access__Layer.html">RTC_APB Peripheral Access Layer</a> &raquo; <a class="el" href="group__RTC__APB__Register__Masks.html">RTC_APB Register Masks</a> &raquo; <a class="el" href="group__I3C__Peripheral__Access__Layer.html">I3C Peripheral Access Layer</a> &raquo; <a class="el" href="group__I3C__Timer__Peripheral__Access__Layer.html">I3C Timer Peripheral Access Layer</a> &raquo; <a class="el" href="group__I3C__I2C__Timer__Peripheral__Access__Layer.html">I3C I2C Timer Peripheral Access Layer</a> &raquo; <a class="el" href="group__I3C__DAT__Peripheral__Access__Layer.html">I3C DAT Peripheral Access Layer</a> &raquo;  &#124; <a class="el" href="group__I3C__DCT__Peripheral__Access__Layer.html">I3C DCT Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Content</h2></td></tr>
<tr class="memitem:group__FC__STDOUT__Register__Masks"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Register__Masks.html">FC_STDOUT Register Masks</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__QUIDDIKEY__Peripheral__Access__Layer"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__QUIDDIKEY__Peripheral__Access__Layer.html">QUIDDIKEY Peripheral Access Layer</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structFC__STDOUT__Type.html">FC_STDOUT_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga299956e1fa49e92c59a9f93dfe1f7f1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga299956e1fa49e92c59a9f93dfe1f7f1b">FLL_CTRL_Type::FLL_STATUS</a></td></tr>
<tr class="separator:ga299956e1fa49e92c59a9f93dfe1f7f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8a60cfe9aa3142dcbb767baebb18eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gaea8a60cfe9aa3142dcbb767baebb18eb">FLL_CTRL_Type::CONF1</a></td></tr>
<tr class="separator:gaea8a60cfe9aa3142dcbb767baebb18eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014d44d88070b5ad532be66cf283ed63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga014d44d88070b5ad532be66cf283ed63">FLL_CTRL_Type::CONF2</a></td></tr>
<tr class="separator:ga014d44d88070b5ad532be66cf283ed63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef3d689ece36d06f74b418f7cc0d352f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gaef3d689ece36d06f74b418f7cc0d352f">FLL_CTRL_Type::INTEGRATOR</a></td></tr>
<tr class="separator:gaef3d689ece36d06f74b418f7cc0d352f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a1956b315d383bc96953c219364b0e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga6a1956b315d383bc96953c219364b0e2">UDMA_GC_Type::RST</a></td></tr>
<tr class="separator:ga6a1956b315d383bc96953c219364b0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2063a412de0a590cfe5ec7dcc1e5fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga7d2063a412de0a590cfe5ec7dcc1e5fe">UART_Type::STATUS</a></td></tr>
<tr class="separator:ga7d2063a412de0a590cfe5ec7dcc1e5fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584f9e6d8be2366b941480b79cb3101a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structUDMA__Type.html">UDMA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga584f9e6d8be2366b941480b79cb3101a">VIRTUAL_JTAG_Type::UDMA_VIRTUAL_JTAG</a></td></tr>
<tr class="separator:ga584f9e6d8be2366b941480b79cb3101a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadafbeae93f24cbfc0c9e23720b6d3ea3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structUDMA__Type.html">UDMA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gadafbeae93f24cbfc0c9e23720b6d3ea3">TCDM_Type::UDMA_TCDM</a></td></tr>
<tr class="separator:gadafbeae93f24cbfc0c9e23720b6d3ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f683800808eaebd05b26eca36482fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gae6f683800808eaebd05b26eca36482fa">TCDM_Type::DST_ADDR</a></td></tr>
<tr class="separator:gae6f683800808eaebd05b26eca36482fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfa957a0fdeb2a19d2e0f60f8bdec34d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gabfa957a0fdeb2a19d2e0f60f8bdec34d">TCDM_Type::SRC_ADDR</a></td></tr>
<tr class="separator:gabfa957a0fdeb2a19d2e0f60f8bdec34d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248216842f4fed6ed6192933d6cad425"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structUDMA__Type.html">UDMA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga248216842f4fed6ed6192933d6cad425">I2S_Type::UDMA_I2S</a></td></tr>
<tr class="separator:ga248216842f4fed6ed6192933d6cad425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga515595ed30866fca602e82f9a91ef09b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga515595ed30866fca602e82f9a91ef09b">I2S_Type::CLKCFG_SETUP</a></td></tr>
<tr class="separator:ga515595ed30866fca602e82f9a91ef09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3be8f7e878c0c36fc3fc8d9d8c6a510a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga3be8f7e878c0c36fc3fc8d9d8c6a510a">I2S_Type::SLV_SETUP</a></td></tr>
<tr class="separator:ga3be8f7e878c0c36fc3fc8d9d8c6a510a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f3b505193000b08cada1195a4de358c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga7f3b505193000b08cada1195a4de358c">I2S_Type::MST_SETUP</a></td></tr>
<tr class="separator:ga7f3b505193000b08cada1195a4de358c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d7eaf3519381aaa201923b657e74940"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga0d7eaf3519381aaa201923b657e74940">I2S_Type::PDM_SETUP</a></td></tr>
<tr class="separator:ga0d7eaf3519381aaa201923b657e74940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f059bd5641acf8f2a23de7db7cbf0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structUDMA__Type.html">UDMA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga26f059bd5641acf8f2a23de7db7cbf0b">CSI2_Type::UDMA_CSI2</a></td></tr>
<tr class="separator:ga26f059bd5641acf8f2a23de7db7cbf0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa31065a931c19dbd101cd5576e070ee1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gaa31065a931c19dbd101cd5576e070ee1">CSI2_Type::STATUS</a></td></tr>
<tr class="separator:gaa31065a931c19dbd101cd5576e070ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga808759c1fa53385de4b518a0a3cc6474"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga808759c1fa53385de4b518a0a3cc6474">CSI2_Type::CLK_SETUP</a></td></tr>
<tr class="separator:ga808759c1fa53385de4b518a0a3cc6474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4426f5cce0188d320fc23b1dee6939a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structUDMA__Type.html">UDMA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gae4426f5cce0188d320fc23b1dee6939a">MRAM_Type::UDMA_MRAM</a></td></tr>
<tr class="separator:gae4426f5cce0188d320fc23b1dee6939a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7b7ace0013b807888ae486bd3eedf6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga8b7b7ace0013b807888ae486bd3eedf6">MRAM_Type::TX_DADDR</a></td></tr>
<tr class="separator:ga8b7b7ace0013b807888ae486bd3eedf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab169d7fdcdebab2530b6e6d5670082f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gaab169d7fdcdebab2530b6e6d5670082f">MRAM_Type::RX_DADDR</a></td></tr>
<tr class="separator:gaab169d7fdcdebab2530b6e6d5670082f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae0681d52827f1f49457b16ce91c2c0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gaae0681d52827f1f49457b16ce91c2c0a">MRAM_Type::STATUS</a></td></tr>
<tr class="separator:gaae0681d52827f1f49457b16ce91c2c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa0500cc986989572f35439503054797"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gafa0500cc986989572f35439503054797">MRAM_Type::MODE</a></td></tr>
<tr class="separator:gafa0500cc986989572f35439503054797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db001c73470a4c49472394de602a075"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga9db001c73470a4c49472394de602a075">MRAM_Type::ERASE_ADDR</a></td></tr>
<tr class="separator:ga9db001c73470a4c49472394de602a075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f19967634e8ba91f04bb51732beecea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga9f19967634e8ba91f04bb51732beecea">MRAM_Type::ERASE_SIZE</a></td></tr>
<tr class="separator:ga9f19967634e8ba91f04bb51732beecea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga154f096fc7c75a71cad2f6bcd574b1d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga154f096fc7c75a71cad2f6bcd574b1d5">MRAM_Type::CLK_DIV</a></td></tr>
<tr class="separator:ga154f096fc7c75a71cad2f6bcd574b1d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85095c55d9ca43b29234b7efae170889"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga85095c55d9ca43b29234b7efae170889">MRAM_Type::TRIGGER</a></td></tr>
<tr class="separator:ga85095c55d9ca43b29234b7efae170889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c40b88cb76e7a150206ce02c39850fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga0c40b88cb76e7a150206ce02c39850fa">MRAM_Type::ISR</a></td></tr>
<tr class="separator:ga0c40b88cb76e7a150206ce02c39850fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ccd8e98aec427adeb843ff27df9f0e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga5ccd8e98aec427adeb843ff27df9f0e2">MRAM_Type::IER</a></td></tr>
<tr class="separator:ga5ccd8e98aec427adeb843ff27df9f0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f76fb807d814884b59619351d3d3af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga75f76fb807d814884b59619351d3d3af">MRAM_Type::ICR</a></td></tr>
<tr class="separator:ga75f76fb807d814884b59619351d3d3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08aa6e07bc5d6965dafce1fdd2586cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gab08aa6e07bc5d6965dafce1fdd2586cc">FILTER_Type::TX_CH0_ADDR</a></td></tr>
<tr class="separator:gab08aa6e07bc5d6965dafce1fdd2586cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe8c51cea2fadf661c974750018e424e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gafe8c51cea2fadf661c974750018e424e">FILTER_Type::TX_CH0_CFG</a></td></tr>
<tr class="separator:gafe8c51cea2fadf661c974750018e424e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab043acbbfbbf6478c98d6f3fb9590a43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gab043acbbfbbf6478c98d6f3fb9590a43">FILTER_Type::TX_CH0_LEN0</a></td></tr>
<tr class="separator:gab043acbbfbbf6478c98d6f3fb9590a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e74a27e8ef09e6f9e1545c2fe185fb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga1e74a27e8ef09e6f9e1545c2fe185fb8">FILTER_Type::TX_CH0_LEN1</a></td></tr>
<tr class="separator:ga1e74a27e8ef09e6f9e1545c2fe185fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f253ae17510bbc54e14ce4167821d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga06f253ae17510bbc54e14ce4167821d5">FILTER_Type::TX_CH0_LEN2</a></td></tr>
<tr class="separator:ga06f253ae17510bbc54e14ce4167821d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada19c4004ac1b1e49f15634129d97875"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gada19c4004ac1b1e49f15634129d97875">FILTER_Type::TX_CH1_ADDR</a></td></tr>
<tr class="separator:gada19c4004ac1b1e49f15634129d97875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga418b58618df2c1ab41cf394b62232dcd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga418b58618df2c1ab41cf394b62232dcd">FILTER_Type::TX_CH1_CFG</a></td></tr>
<tr class="separator:ga418b58618df2c1ab41cf394b62232dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a7cd1ebe340244ddbebfc5ead434f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gae1a7cd1ebe340244ddbebfc5ead434f8">FILTER_Type::TX_CH1_LEN0</a></td></tr>
<tr class="separator:gae1a7cd1ebe340244ddbebfc5ead434f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0786b5ab6d346d15744432ba28ee6dd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga0786b5ab6d346d15744432ba28ee6dd7">FILTER_Type::TX_CH1_LEN1</a></td></tr>
<tr class="separator:ga0786b5ab6d346d15744432ba28ee6dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e865b0a5d05215325a32b63c8e3df0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gaf1e865b0a5d05215325a32b63c8e3df0">FILTER_Type::TX_CH1_LEN2</a></td></tr>
<tr class="separator:gaf1e865b0a5d05215325a32b63c8e3df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9497da19b0afa8cd397e812652325467"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga9497da19b0afa8cd397e812652325467">FILTER_Type::RX_CH_ADDR</a></td></tr>
<tr class="separator:ga9497da19b0afa8cd397e812652325467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05faea923871b23b5e19fd620fb24630"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga05faea923871b23b5e19fd620fb24630">FILTER_Type::RX_CH_CFG</a></td></tr>
<tr class="separator:ga05faea923871b23b5e19fd620fb24630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d7a670d27db3f24148b94e7466b0502"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga7d7a670d27db3f24148b94e7466b0502">FILTER_Type::RX_CH_LEN0</a></td></tr>
<tr class="separator:ga7d7a670d27db3f24148b94e7466b0502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85d92db819dbe2757478627636528f17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga85d92db819dbe2757478627636528f17">FILTER_Type::RX_CH_LEN1</a></td></tr>
<tr class="separator:ga85d92db819dbe2757478627636528f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc88e2162b789d6390ba337a43a630b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gabcc88e2162b789d6390ba337a43a630b">FILTER_Type::RX_CH_LEN2</a></td></tr>
<tr class="separator:gabcc88e2162b789d6390ba337a43a630b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4de3ca485b12c031f7734c220d2cfda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gac4de3ca485b12c031f7734c220d2cfda">FILTER_Type::AU_CFG</a></td></tr>
<tr class="separator:gac4de3ca485b12c031f7734c220d2cfda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f4a60bb333aca24a57f6b39ed81ada4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga3f4a60bb333aca24a57f6b39ed81ada4">FILTER_Type::AU_REG0</a></td></tr>
<tr class="separator:ga3f4a60bb333aca24a57f6b39ed81ada4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga576fa430cc9baf457dcb7ba8c257d61d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga576fa430cc9baf457dcb7ba8c257d61d">FILTER_Type::AU_REG1</a></td></tr>
<tr class="separator:ga576fa430cc9baf457dcb7ba8c257d61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62146d659395e4b91139d6a777ad89de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga62146d659395e4b91139d6a777ad89de">FILTER_Type::BINCU_TH</a></td></tr>
<tr class="separator:ga62146d659395e4b91139d6a777ad89de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab863d0e5309f11b05051482973e2d4e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gab863d0e5309f11b05051482973e2d4e6">FILTER_Type::BINCU_CNT</a></td></tr>
<tr class="separator:gab863d0e5309f11b05051482973e2d4e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45fbfadd63b19d545fe1d89715f7eb2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga45fbfadd63b19d545fe1d89715f7eb2f">FILTER_Type::BINCU_SETUP</a></td></tr>
<tr class="separator:ga45fbfadd63b19d545fe1d89715f7eb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga826970adb51b6734282b1c3909bd05fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga826970adb51b6734282b1c3909bd05fa">FILTER_Type::BINCU_VAL</a></td></tr>
<tr class="separator:ga826970adb51b6734282b1c3909bd05fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8232b7350dd25362885c11ffd12201a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gaa8232b7350dd25362885c11ffd12201a">FILTER_Type::FILT</a></td></tr>
<tr class="separator:gaa8232b7350dd25362885c11ffd12201a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f074e8d83adb86b2c8cf14c3649dbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gaf1f074e8d83adb86b2c8cf14c3649dbe">FILTER_Type::FILT_CMD</a></td></tr>
<tr class="separator:gaf1f074e8d83adb86b2c8cf14c3649dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758e5c60addb1b15eab2cda4dc1b9572"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga758e5c60addb1b15eab2cda4dc1b9572">FILTER_Type::STATUS</a></td></tr>
<tr class="separator:ga758e5c60addb1b15eab2cda4dc1b9572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22aee1d43e380557f42dc7609f49140b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga22aee1d43e380557f42dc7609f49140b">PAD_SLEEP_Type::SLEEP_PADCFG</a> [4]</td></tr>
<tr class="separator:ga22aee1d43e380557f42dc7609f49140b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b09fb3b819d4f963aa2f712cfdec16b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga6b09fb3b819d4f963aa2f712cfdec16b">PAD_SLEEP_Type::PAD_SLEEP_EN</a></td></tr>
<tr class="separator:ga6b09fb3b819d4f963aa2f712cfdec16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ccd447fc688dbd71d9ba64085329da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gac7ccd447fc688dbd71d9ba64085329da">PAD_SLEEP_Type::_reserved0</a> [3]</td></tr>
<tr class="separator:gac7ccd447fc688dbd71d9ba64085329da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d0bdcf4887a6b185ad4ed65a41d4fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gaf9d0bdcf4887a6b185ad4ed65a41d4fb">PAD_SLEEP_Type::GPREG</a></td></tr>
<tr class="separator:gaf9d0bdcf4887a6b185ad4ed65a41d4fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73df84419261d235e2e7ca4f2075346c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga73df84419261d235e2e7ca4f2075346c">PWM_CTRL_Type::EVENT_CFG</a></td></tr>
<tr class="separator:ga73df84419261d235e2e7ca4f2075346c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d07c6542bed659df2681ff957dae312"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga8d07c6542bed659df2681ff957dae312">PWM_CTRL_Type::CH_EN</a></td></tr>
<tr class="separator:ga8d07c6542bed659df2681ff957dae312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f890a13f001df0c043acf489846266"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga99f890a13f001df0c043acf489846266">PWM_Type::CMD</a></td></tr>
<tr class="separator:ga99f890a13f001df0c043acf489846266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga882e323164a148f6a369d53f2e6ed354"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga882e323164a148f6a369d53f2e6ed354">PWM_Type::CFG</a></td></tr>
<tr class="separator:ga882e323164a148f6a369d53f2e6ed354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62d6a6fdc661a649b819e36410e27853"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga62d6a6fdc661a649b819e36410e27853">PWM_Type::TH</a></td></tr>
<tr class="separator:ga62d6a6fdc661a649b819e36410e27853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf53117b2bebdb01da6284497ecab10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gabcf53117b2bebdb01da6284497ecab10">PWM_Type::CH_TH</a> [4]</td></tr>
<tr class="separator:gabcf53117b2bebdb01da6284497ecab10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc90ce3284050e0d131599fdc23c0f2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gacc90ce3284050e0d131599fdc23c0f2d">PWM_Type::CH_LUT</a> [4]</td></tr>
<tr class="separator:gacc90ce3284050e0d131599fdc23c0f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0268a0fa7fda5fd1e9d3685ebc2031a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gae0268a0fa7fda5fd1e9d3685ebc2031a">PWM_Type::COUNTER</a></td></tr>
<tr class="separator:gae0268a0fa7fda5fd1e9d3685ebc2031a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93911e6829e1c2e06a66f337f1c95f14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga93911e6829e1c2e06a66f337f1c95f14">SOCEU_Type::FC_MASK</a> [8]</td></tr>
<tr class="separator:ga93911e6829e1c2e06a66f337f1c95f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c21274c78e4d42a35e51d69d3a5c6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga51c21274c78e4d42a35e51d69d3a5c6b">SOCEU_Type::CL_MASK</a> [8]</td></tr>
<tr class="separator:ga51c21274c78e4d42a35e51d69d3a5c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539fec92a637d3afe7c4185a61447a0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga539fec92a637d3afe7c4185a61447a0f">SOCEU_Type::PR_MASK</a> [8]</td></tr>
<tr class="separator:ga539fec92a637d3afe7c4185a61447a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42ac7a49aafeca18b0bcbd7d547fd6d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga42ac7a49aafeca18b0bcbd7d547fd6d8">SOCEU_Type::ERR</a> [8]</td></tr>
<tr class="separator:ga42ac7a49aafeca18b0bcbd7d547fd6d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga055cd8b99f6377ed6e17759a202a7824"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga055cd8b99f6377ed6e17759a202a7824">SOCEU_Type::TIMER1_SEL_HI</a></td></tr>
<tr class="separator:ga055cd8b99f6377ed6e17759a202a7824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a0f6ba331a8b38859b28674374c4fb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga1a0f6ba331a8b38859b28674374c4fb6">SOCEU_Type::TIMER1_SEL_LO</a></td></tr>
<tr class="separator:ga1a0f6ba331a8b38859b28674374c4fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bbfe3bdc374de2cb33e2abec77d4c69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga4bbfe3bdc374de2cb33e2abec77d4c69">SOCEU_Type::TIMER2_SEL_HI</a></td></tr>
<tr class="separator:ga4bbfe3bdc374de2cb33e2abec77d4c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ff95c63842d5f78f55394f6e7e39aae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga9ff95c63842d5f78f55394f6e7e39aae">SOCEU_Type::TIMER2_SEL_LO</a></td></tr>
<tr class="separator:ga9ff95c63842d5f78f55394f6e7e39aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae10d5ba0535c87c26cb6f8af625bb10f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gae10d5ba0535c87c26cb6f8af625bb10f">PMU_DLC_Type::SR</a></td></tr>
<tr class="separator:gae10d5ba0535c87c26cb6f8af625bb10f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33bbe8834ef3eba2da22e3fe0dbb335"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gac33bbe8834ef3eba2da22e3fe0dbb335">PMU_DLC_Type::IMR</a></td></tr>
<tr class="separator:gac33bbe8834ef3eba2da22e3fe0dbb335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc0fbbc0c7280779f785fc5ab41a7f14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gafc0fbbc0c7280779f785fc5ab41a7f14">PMU_DLC_Type::IFR</a></td></tr>
<tr class="separator:gafc0fbbc0c7280779f785fc5ab41a7f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc186f4da329e32cc998720678bf960"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga9cc186f4da329e32cc998720678bf960">PMU_DLC_Type::IOIFR</a></td></tr>
<tr class="separator:ga9cc186f4da329e32cc998720678bf960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa82a7a966643a85337a3f0c8eb72de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gadaa82a7a966643a85337a3f0c8eb72de">PMU_DLC_Type::IDIFR</a></td></tr>
<tr class="separator:gadaa82a7a966643a85337a3f0c8eb72de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27d79e755372bd0757a74070889ba39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gae27d79e755372bd0757a74070889ba39">PMU_DLC_Type::IMCIFR</a></td></tr>
<tr class="separator:gae27d79e755372bd0757a74070889ba39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8dff3ed54ea41bdb077a399824b48c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga3b8dff3ed54ea41bdb077a399824b48c">FC_ICACHE_Type::ENABLE</a></td></tr>
<tr class="separator:ga3b8dff3ed54ea41bdb077a399824b48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3dd1eb990aae41c584e696bf623b26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga6f3dd1eb990aae41c584e696bf623b26">FC_ICACHE_Type::FLUSH</a></td></tr>
<tr class="separator:ga6f3dd1eb990aae41c584e696bf623b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff47be410ef5e498a51c1f4908cd4b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gabff47be410ef5e498a51c1f4908cd4b0">FC_ICACHE_Type::SEL_FLUSH_ADDR</a></td></tr>
<tr class="separator:gabff47be410ef5e498a51c1f4908cd4b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5229b000c7b5baf3510cc2e4141fd5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gae5229b000c7b5baf3510cc2e4141fd5a">FC_ICACHE_Type::STATUS</a></td></tr>
<tr class="separator:gae5229b000c7b5baf3510cc2e4141fd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8db40e411790952e656e299df06aa0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga5c8db40e411790952e656e299df06aa0">I3C_Type::MASTER_CNTRL</a></td></tr>
<tr class="separator:ga5c8db40e411790952e656e299df06aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadda740cd04384ae742b464b6aeefc480"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gadda740cd04384ae742b464b6aeefc480">I3C_Type::CMD_TR_REQ_1</a></td></tr>
<tr class="separator:gadda740cd04384ae742b464b6aeefc480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a967073ddd838b03db23a1236e98deb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga3a967073ddd838b03db23a1236e98deb">I3C_Type::CMD_TR_REQ_2</a></td></tr>
<tr class="separator:ga3a967073ddd838b03db23a1236e98deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47185439e5541ed66d4e82b62fedd02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gae47185439e5541ed66d4e82b62fedd02">I3C_Type::RESERVED0</a></td></tr>
<tr class="separator:gae47185439e5541ed66d4e82b62fedd02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafef907cc643c27b3d1587de82d48faa1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gafef907cc643c27b3d1587de82d48faa1">I3C_Type::RESPONSE</a></td></tr>
<tr class="separator:gafef907cc643c27b3d1587de82d48faa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga753d7c18be1cd8185ece78237e943b7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga753d7c18be1cd8185ece78237e943b7b">I3C_Type::IBI_RESPONSE</a></td></tr>
<tr class="separator:ga753d7c18be1cd8185ece78237e943b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f7284b20fcb420ac3c0c4c532b4ad2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga56f7284b20fcb420ac3c0c4c532b4ad2">I3C_Type::IBI_DATA</a></td></tr>
<tr class="separator:ga56f7284b20fcb420ac3c0c4c532b4ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4049824e3e798a68fb42e2fcf70fa158"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga4049824e3e798a68fb42e2fcf70fa158">I3C_Type::DATA_RX_FIFO</a></td></tr>
<tr class="separator:ga4049824e3e798a68fb42e2fcf70fa158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e98585a5cfe131e2385a906a4ae411"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gad5e98585a5cfe131e2385a906a4ae411">I3C_Type::DATA_TX_FIFO</a></td></tr>
<tr class="separator:gad5e98585a5cfe131e2385a906a4ae411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f91790b009387c2ec774f9ac4f658b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga5f91790b009387c2ec774f9ac4f658b2">I3C_Type::RESERVED1</a> [3]</td></tr>
<tr class="separator:ga5f91790b009387c2ec774f9ac4f658b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a5fa15a6522deeadd8a5b1c61b1ce3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gae4a5fa15a6522deeadd8a5b1c61b1ce3">I3C_Type::IRQ_STATUS</a></td></tr>
<tr class="separator:gae4a5fa15a6522deeadd8a5b1c61b1ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f03dc7e6bb45e00e5aa8217065120bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga0f03dc7e6bb45e00e5aa8217065120bc">I3C_Timer_Type::TCAS_TIMER</a></td></tr>
<tr class="separator:ga0f03dc7e6bb45e00e5aa8217065120bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa9bc9bec587f860357e10cdb50bc83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga9fa9bc9bec587f860357e10cdb50bc83">I3C_Timer_Type::TLOW_OD_TIMER</a></td></tr>
<tr class="separator:ga9fa9bc9bec587f860357e10cdb50bc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa543ab48b41a7c5e48e45d3680937ee7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gaa543ab48b41a7c5e48e45d3680937ee7">I3C_Timer_Type::THIGH_OD_TIMER</a></td></tr>
<tr class="separator:gaa543ab48b41a7c5e48e45d3680937ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ec7d16d8e854a88c3e61e11b3d6c62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga48ec7d16d8e854a88c3e61e11b3d6c62">I3C_Timer_Type::TLOW_PP_TIMER</a></td></tr>
<tr class="separator:ga48ec7d16d8e854a88c3e61e11b3d6c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f23af095067bc8f9245dbf3a356df6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga8f23af095067bc8f9245dbf3a356df6a">I3C_Timer_Type::THIGH_PP_TIMER</a></td></tr>
<tr class="separator:ga8f23af095067bc8f9245dbf3a356df6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fc35c438920c3ba097b32fa93a06c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga85fc35c438920c3ba097b32fa93a06c1">I3C_Timer_Type::TDS_TIMER</a></td></tr>
<tr class="separator:ga85fc35c438920c3ba097b32fa93a06c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f745add6d3bb3dd9358bb2ec07e13af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga3f745add6d3bb3dd9358bb2ec07e13af">I3C_Timer_Type::THD_PP_TIMER</a></td></tr>
<tr class="separator:ga3f745add6d3bb3dd9358bb2ec07e13af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb737d96cc2040d13770707fceec1cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gaddb737d96cc2040d13770707fceec1cb">I3C_Timer_Type::TBCP_TIMER</a></td></tr>
<tr class="separator:gaddb737d96cc2040d13770707fceec1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db8cbde6c559911abfd11e700497d6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga4db8cbde6c559911abfd11e700497d6d">I3C_Timer_Type::TCBSR_TIMER</a></td></tr>
<tr class="separator:ga4db8cbde6c559911abfd11e700497d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d00bf301a92247f1eea891832e51b87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga8d00bf301a92247f1eea891832e51b87">I3C_Timer_Type::THD_DDR_TIMER</a></td></tr>
<tr class="separator:ga8d00bf301a92247f1eea891832e51b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade76548d3de79ddaccc16803951680d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gade76548d3de79ddaccc16803951680d8">I3C_Timer_Type::BUS_FREE_TIMER</a></td></tr>
<tr class="separator:gade76548d3de79ddaccc16803951680d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1415bb6ad69b597392ee36a672c3b324"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga1415bb6ad69b597392ee36a672c3b324">I3C_Timer_Type::BUS_AVAL_TIMER</a></td></tr>
<tr class="separator:ga1415bb6ad69b597392ee36a672c3b324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc82a56c04111815c861bb24249fa8e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gafc82a56c04111815c861bb24249fa8e4">I3C_Timer_Type::TIDLE_TIMER</a></td></tr>
<tr class="separator:gafc82a56c04111815c861bb24249fa8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdcd9110c62010f18c160aa5aead2003"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gabdcd9110c62010f18c160aa5aead2003">I3C_Timer_Type::TSCO_TIMER</a></td></tr>
<tr class="separator:gabdcd9110c62010f18c160aa5aead2003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dfe2742224289b6213350e741e89c22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga2dfe2742224289b6213350e741e89c22">I3C_I2C_Timer_Type::TSU_STA_TIMER</a></td></tr>
<tr class="separator:ga2dfe2742224289b6213350e741e89c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf0f75962e0905ecea1b5b8215ba1aae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gabf0f75962e0905ecea1b5b8215ba1aae">I3C_I2C_Timer_Type::THD_STA_TIMER</a></td></tr>
<tr class="separator:gabf0f75962e0905ecea1b5b8215ba1aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127e48cb509551dabefb1c6c25c587f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga127e48cb509551dabefb1c6c25c587f8">I3C_I2C_Timer_Type::TLOW_TIMER</a></td></tr>
<tr class="separator:ga127e48cb509551dabefb1c6c25c587f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bab5142c3fccd4d81c70d9ef98f87b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga8bab5142c3fccd4d81c70d9ef98f87b3">I3C_I2C_Timer_Type::THIGH_TIMER</a></td></tr>
<tr class="separator:ga8bab5142c3fccd4d81c70d9ef98f87b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab94021d18f2349aa40c9f8e4ee8f15c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gaab94021d18f2349aa40c9f8e4ee8f15c">I3C_I2C_Timer_Type::THOLD_TIMER</a></td></tr>
<tr class="separator:gaab94021d18f2349aa40c9f8e4ee8f15c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a7e234f1f4b83fb8dbfa4b919c236a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga5a7e234f1f4b83fb8dbfa4b919c236a0">I3C_I2C_Timer_Type::RESERVED</a></td></tr>
<tr class="separator:ga5a7e234f1f4b83fb8dbfa4b919c236a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4437506030e9c27be410b8af3bd632fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga4437506030e9c27be410b8af3bd632fe">I3C_I2C_Timer_Type::TSU_STOP_TIMER</a></td></tr>
<tr class="separator:ga4437506030e9c27be410b8af3bd632fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ad5d0baa01cd67389a6833c9213e4ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga9ad5d0baa01cd67389a6833c9213e4ac">I3C_DAT_Type::DAT</a> [<a class="el" href="group__I3C__I2C__Timer__Peripheral__Access__Layer.html#gae7307c7fbd31a10ddf17d165fb525e86">I3C_SLAVES</a>]</td></tr>
<tr class="separator:ga9ad5d0baa01cd67389a6833c9213e4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de04ad0684ea2c0a238d6ad98b00742"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga2de04ad0684ea2c0a238d6ad98b00742">I3C_DCT_Type::DCT</a> [<a class="el" href="group__I3C__I2C__Timer__Peripheral__Access__Layer.html#gae7307c7fbd31a10ddf17d165fb525e86">I3C_SLAVES</a>][4]</td></tr>
<tr class="separator:ga2de04ad0684ea2c0a238d6ad98b00742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e758c5046383bfed2d2a3c5fb12253"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga04e758c5046383bfed2d2a3c5fb12253">QUIDDIKEY_Type::CR</a></td></tr>
<tr class="separator:ga04e758c5046383bfed2d2a3c5fb12253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10de93cf7805c0ac847c42301e5e9fb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga10de93cf7805c0ac847c42301e5e9fb0">QUIDDIKEY_Type::_reserved0</a></td></tr>
<tr class="separator:ga10de93cf7805c0ac847c42301e5e9fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafac8d63a156422dd23a6dc72eee5200a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gafac8d63a156422dd23a6dc72eee5200a">QUIDDIKEY_Type::SR</a></td></tr>
<tr class="separator:gafac8d63a156422dd23a6dc72eee5200a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7b33cb8daee73acb0b9cb8797d28a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga5e7b33cb8daee73acb0b9cb8797d28a1">QUIDDIKEY_Type::AR</a></td></tr>
<tr class="separator:ga5e7b33cb8daee73acb0b9cb8797d28a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66b686dbccb263bbe5133048e5e4193"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gad66b686dbccb263bbe5133048e5e4193">QUIDDIKEY_Type::IER</a></td></tr>
<tr class="separator:gad66b686dbccb263bbe5133048e5e4193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18bde539b3f1f7975e65d06bb9f74088"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga18bde539b3f1f7975e65d06bb9f74088">QUIDDIKEY_Type::IMR</a></td></tr>
<tr class="separator:ga18bde539b3f1f7975e65d06bb9f74088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d07d9d2896867677ba03c33ca8418ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga5d07d9d2896867677ba03c33ca8418ab">QUIDDIKEY_Type::ISR</a></td></tr>
<tr class="separator:ga5d07d9d2896867677ba03c33ca8418ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2061fa4e7d1c20cb3bcc2612dde5cf54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga2061fa4e7d1c20cb3bcc2612dde5cf54">QUIDDIKEY_Type::_reserved1</a></td></tr>
<tr class="separator:ga2061fa4e7d1c20cb3bcc2612dde5cf54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac3f250f6710a7c2a316704c0a08de1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gaac3f250f6710a7c2a316704c0a08de1b">QUIDDIKEY_Type::KEY_DEST</a></td></tr>
<tr class="separator:gaac3f250f6710a7c2a316704c0a08de1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad158f6ba3c8b370e75da944b2f3a8886"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gad158f6ba3c8b370e75da944b2f3a8886">QUIDDIKEY_Type::_reserved2</a> [31]</td></tr>
<tr class="separator:gad158f6ba3c8b370e75da944b2f3a8886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45349c243daeac10b60221ad5e4edcef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga45349c243daeac10b60221ad5e4edcef">QUIDDIKEY_Type::DIR</a></td></tr>
<tr class="separator:ga45349c243daeac10b60221ad5e4edcef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd7a6be286324ca32a1696b74a20b608"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gadd7a6be286324ca32a1696b74a20b608">QUIDDIKEY_Type::_reserved3</a></td></tr>
<tr class="separator:gadd7a6be286324ca32a1696b74a20b608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b4f9ac0cd5737ed4fd768daf2354e83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga0b4f9ac0cd5737ed4fd768daf2354e83">QUIDDIKEY_Type::DOR</a></td></tr>
<tr class="separator:ga0b4f9ac0cd5737ed4fd768daf2354e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75635f5ec45543c17f8fef8afd39ac18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga75635f5ec45543c17f8fef8afd39ac18">QUIDDIKEY_Type::_reserved4</a> [5]</td></tr>
<tr class="separator:ga75635f5ec45543c17f8fef8afd39ac18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad8c024119579a544934fdbf5af6bc9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gaad8c024119579a544934fdbf5af6bc9f">QUIDDIKEY_Type::MISC</a></td></tr>
<tr class="separator:gaad8c024119579a544934fdbf5af6bc9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9094c544d33615294ef97df484a98ef7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga9094c544d33615294ef97df484a98ef7">QUIDDIKEY_Type::_reserved5</a> [3]</td></tr>
<tr class="separator:ga9094c544d33615294ef97df484a98ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dee77d02ca47f51e72f7d49804a2ebb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga1dee77d02ca47f51e72f7d49804a2ebb">QUIDDIKEY_Type::IF_SR</a></td></tr>
<tr class="separator:ga1dee77d02ca47f51e72f7d49804a2ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454a9f247324c7c381c596efc52cd933"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga454a9f247324c7c381c596efc52cd933">QUIDDIKEY_Type::_reserved6</a></td></tr>
<tr class="separator:ga454a9f247324c7c381c596efc52cd933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340dd5e2fcdb2879ad99f67601dbf9fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga340dd5e2fcdb2879ad99f67601dbf9fd">QUIDDIKEY_Type::TEST</a></td></tr>
<tr class="separator:ga340dd5e2fcdb2879ad99f67601dbf9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62aee03cfa720a74bae534b1847d053"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gaf62aee03cfa720a74bae534b1847d053">QUIDDIKEY_Type::_reserved7</a></td></tr>
<tr class="separator:gaf62aee03cfa720a74bae534b1847d053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05573c0d36511a70398eb371be797b0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga05573c0d36511a70398eb371be797b0e">QUIDDIKEY_Type::HW_RUC0</a></td></tr>
<tr class="separator:ga05573c0d36511a70398eb371be797b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0935cc2a2daf17994552ab6a8a628abe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga0935cc2a2daf17994552ab6a8a628abe">QUIDDIKEY_Type::HW_RUC1</a></td></tr>
<tr class="separator:ga0935cc2a2daf17994552ab6a8a628abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed0faad2351354f6aa1b70669d667f9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gaed0faad2351354f6aa1b70669d667f9e">QUIDDIKEY_Type::_reserved8</a> [2]</td></tr>
<tr class="separator:gaed0faad2351354f6aa1b70669d667f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa487d867c06cc7f085b30014be6f1773"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gaa487d867c06cc7f085b30014be6f1773">QUIDDIKEY_Type::HW_SETTINGS</a></td></tr>
<tr class="separator:gaa487d867c06cc7f085b30014be6f1773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e6e80c922c8f295eae6bfc37de42da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#gaf7e6e80c922c8f295eae6bfc37de42da">QUIDDIKEY_Type::HW_INFO</a></td></tr>
<tr class="separator:gaf7e6e80c922c8f295eae6bfc37de42da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26cc7914967bf93130d336ac0ac4cd35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga26cc7914967bf93130d336ac0ac4cd35">QUIDDIKEY_Type::HW_ID</a></td></tr>
<tr class="separator:ga26cc7914967bf93130d336ac0ac4cd35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ed8d00eccfaef91fbc73cd9c37cbf7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html#ga96ed8d00eccfaef91fbc73cd9c37cbf7">QUIDDIKEY_Type::HW_VER</a></td></tr>
<tr class="separator:ga96ed8d00eccfaef91fbc73cd9c37cbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gac7ccd447fc688dbd71d9ba64085329da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7ccd447fc688dbd71d9ba64085329da">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PAD_SLEEP_Type::_reserved0[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reserved, offset: 0x024 </p>

</div>
</div>
<a id="ga10de93cf7805c0ac847c42301e5e9fb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10de93cf7805c0ac847c42301e5e9fb0">&#9670;&nbsp;</a></span>_reserved0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QUIDDIKEY_Type::_reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reserved, offset: 0x004 </p>

</div>
</div>
<a id="ga2061fa4e7d1c20cb3bcc2612dde5cf54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2061fa4e7d1c20cb3bcc2612dde5cf54">&#9670;&nbsp;</a></span>_reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QUIDDIKEY_Type::_reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reserved, offset: 0x01C </p>

</div>
</div>
<a id="gad158f6ba3c8b370e75da944b2f3a8886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad158f6ba3c8b370e75da944b2f3a8886">&#9670;&nbsp;</a></span>_reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QUIDDIKEY_Type::_reserved2[31]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reserved, offset: 0x024 </p>

</div>
</div>
<a id="gadd7a6be286324ca32a1696b74a20b608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd7a6be286324ca32a1696b74a20b608">&#9670;&nbsp;</a></span>_reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QUIDDIKEY_Type::_reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reserved, offset: 0x0A4 </p>

</div>
</div>
<a id="ga75635f5ec45543c17f8fef8afd39ac18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75635f5ec45543c17f8fef8afd39ac18">&#9670;&nbsp;</a></span>_reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QUIDDIKEY_Type::_reserved4[5]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reserved, offset: 0x0AC </p>

</div>
</div>
<a id="ga9094c544d33615294ef97df484a98ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9094c544d33615294ef97df484a98ef7">&#9670;&nbsp;</a></span>_reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QUIDDIKEY_Type::_reserved5[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reserved, offset: 0x0C4 </p>

</div>
</div>
<a id="ga454a9f247324c7c381c596efc52cd933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga454a9f247324c7c381c596efc52cd933">&#9670;&nbsp;</a></span>_reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QUIDDIKEY_Type::_reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reserved, offset: 0x0D4 </p>

</div>
</div>
<a id="gaf62aee03cfa720a74bae534b1847d053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf62aee03cfa720a74bae534b1847d053">&#9670;&nbsp;</a></span>_reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QUIDDIKEY_Type::_reserved7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reserved, offset: 0x0DC </p>

</div>
</div>
<a id="gaed0faad2351354f6aa1b70669d667f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed0faad2351354f6aa1b70669d667f9e">&#9670;&nbsp;</a></span>_reserved8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QUIDDIKEY_Type::_reserved8[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reserved, offset: 0x0E8 </p>

</div>
</div>
<a id="ga5e7b33cb8daee73acb0b9cb8797d28a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e7b33cb8daee73acb0b9cb8797d28a1">&#9670;&nbsp;</a></span>AR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t QUIDDIKEY_Type::AR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUIDDIKEY Allow register, offset: 0x00C </p>

</div>
</div>
<a id="gac4de3ca485b12c031f7734c220d2cfda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4de3ca485b12c031f7734c220d2cfda">&#9670;&nbsp;</a></span>AU_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::AU_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER AU register, offset: 0x3C </p>

</div>
</div>
<a id="ga3f4a60bb333aca24a57f6b39ed81ada4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f4a60bb333aca24a57f6b39ed81ada4">&#9670;&nbsp;</a></span>AU_REG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::AU_REG0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER AU 0 register, offset: 0x40 </p>

</div>
</div>
<a id="ga576fa430cc9baf457dcb7ba8c257d61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga576fa430cc9baf457dcb7ba8c257d61d">&#9670;&nbsp;</a></span>AU_REG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::AU_REG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER AU 1 register, offset: 0x44 </p>

</div>
</div>
<a id="gab863d0e5309f11b05051482973e2d4e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab863d0e5309f11b05051482973e2d4e6">&#9670;&nbsp;</a></span>BINCU_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::BINCU_CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER register, offset: 0x4C </p>

</div>
</div>
<a id="ga45fbfadd63b19d545fe1d89715f7eb2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45fbfadd63b19d545fe1d89715f7eb2f">&#9670;&nbsp;</a></span>BINCU_SETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::BINCU_SETUP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER register, offset: 0x50 </p>

</div>
</div>
<a id="ga62146d659395e4b91139d6a777ad89de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62146d659395e4b91139d6a777ad89de">&#9670;&nbsp;</a></span>BINCU_TH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::BINCU_TH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER register, offset: 0x48 </p>

</div>
</div>
<a id="ga826970adb51b6734282b1c3909bd05fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga826970adb51b6734282b1c3909bd05fa">&#9670;&nbsp;</a></span>BINCU_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::BINCU_VAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER register, offset: 0x54 </p>

</div>
</div>
<a id="ga1415bb6ad69b597392ee36a672c3b324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1415bb6ad69b597392ee36a672c3b324">&#9670;&nbsp;</a></span>BUS_AVAL_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_Timer_Type::BUS_AVAL_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Time to keep the SDA and SCL to high, offset 0x06C. </p>

</div>
</div>
<a id="gade76548d3de79ddaccc16803951680d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade76548d3de79ddaccc16803951680d8">&#9670;&nbsp;</a></span>BUS_FREE_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_Timer_Type::BUS_FREE_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus Free time between Stop and next Start, offset 0x068. </p>

</div>
</div>
<a id="ga882e323164a148f6a369d53f2e6ed354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga882e323164a148f6a369d53f2e6ed354">&#9670;&nbsp;</a></span>CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_Type::CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIMER configuration register, offset: 0x04 </p>

</div>
</div>
<a id="ga8d07c6542bed659df2681ff957dae312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d07c6542bed659df2681ff957dae312">&#9670;&nbsp;</a></span>CH_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_CTRL_Type::CH_EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM channel enable register, offset: 0x104 </p>

</div>
</div>
<a id="gacc90ce3284050e0d131599fdc23c0f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc90ce3284050e0d131599fdc23c0f2d">&#9670;&nbsp;</a></span>CH_LUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_Type::CH_LUT[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIMER Channles' lookup table, offset: 0x1c </p>

</div>
</div>
<a id="gabcf53117b2bebdb01da6284497ecab10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcf53117b2bebdb01da6284497ecab10">&#9670;&nbsp;</a></span>CH_TH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_Type::CH_TH[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIMER Channles' threshold register, offset: 0x0c </p>

</div>
</div>
<a id="ga51c21274c78e4d42a35e51d69d3a5c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51c21274c78e4d42a35e51d69d3a5c6b">&#9670;&nbsp;</a></span>CL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOCEU_Type::CL_MASK[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOCEU cluster mask registers, offset: 0x24 </p>

</div>
</div>
<a id="ga154f096fc7c75a71cad2f6bcd574b1d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga154f096fc7c75a71cad2f6bcd574b1d5">&#9670;&nbsp;</a></span>CLK_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MRAM_Type::CLK_DIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRAM clock divider register, offset: 0x38 </p>

</div>
</div>
<a id="ga808759c1fa53385de4b518a0a3cc6474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga808759c1fa53385de4b518a0a3cc6474">&#9670;&nbsp;</a></span>CLK_SETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSI2_Type::CLK_SETUP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CSI2 Configuration register, offset: 0x24 </p>

</div>
</div>
<a id="ga515595ed30866fca602e82f9a91ef09b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga515595ed30866fca602e82f9a91ef09b">&#9670;&nbsp;</a></span>CLKCFG_SETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::CLKCFG_SETUP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S clock configuration register, offset: 0x20 </p>

</div>
</div>
<a id="ga99f890a13f001df0c043acf489846266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99f890a13f001df0c043acf489846266">&#9670;&nbsp;</a></span>CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t PWM_Type::CMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIMER control register, offset: 0x00 </p>

</div>
</div>
<a id="gadda740cd04384ae742b464b6aeefc480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadda740cd04384ae742b464b6aeefc480">&#9670;&nbsp;</a></span>CMD_TR_REQ_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t I3C_Type::CMD_TR_REQ_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data length or Data byte value, offset 0x004. </p>

</div>
</div>
<a id="ga3a967073ddd838b03db23a1236e98deb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a967073ddd838b03db23a1236e98deb">&#9670;&nbsp;</a></span>CMD_TR_REQ_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t I3C_Type::CMD_TR_REQ_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMD Type, TID, CCC Code, offset 0x008. </p>

</div>
</div>
<a id="gaea8a60cfe9aa3142dcbb767baebb18eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea8a60cfe9aa3142dcbb767baebb18eb">&#9670;&nbsp;</a></span>CONF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLL_CTRL_Type::CONF1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLL_CTRL Configuration1 register, offset: 0x04 </p>

</div>
</div>
<a id="ga014d44d88070b5ad532be66cf283ed63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga014d44d88070b5ad532be66cf283ed63">&#9670;&nbsp;</a></span>CONF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLL_CTRL_Type::CONF2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLL_CTRL Configuration2 register, offset: 0x08 </p>

</div>
</div>
<a id="gae0268a0fa7fda5fd1e9d3685ebc2031a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0268a0fa7fda5fd1e9d3685ebc2031a">&#9670;&nbsp;</a></span>COUNTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PWM_Type::COUNTER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIMER Counter register, offset: 0x2c </p>

</div>
</div>
<a id="ga04e758c5046383bfed2d2a3c5fb12253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04e758c5046383bfed2d2a3c5fb12253">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QUIDDIKEY_Type::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUIDDIKEY Control register, offset: 0x000 </p>

</div>
</div>
<a id="ga9ad5d0baa01cd67389a6833c9213e4ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ad5d0baa01cd67389a6833c9213e4ac">&#9670;&nbsp;</a></span>DAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_DAT_Type::DAT[<a class="el" href="group__I3C__I2C__Timer__Peripheral__Access__Layer.html#gae7307c7fbd31a10ddf17d165fb525e86">I3C_SLAVES</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Address Table : device type, IBI handling, Dynamic address, offset 0x100. </p>

</div>
</div>
<a id="ga4049824e3e798a68fb42e2fcf70fa158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4049824e3e798a68fb42e2fcf70fa158">&#9670;&nbsp;</a></span>DATA_RX_FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I3C_Type::DATA_RX_FIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data received from slave, offset 0x01C. </p>

</div>
</div>
<a id="gad5e98585a5cfe131e2385a906a4ae411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5e98585a5cfe131e2385a906a4ae411">&#9670;&nbsp;</a></span>DATA_TX_FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_Type::DATA_TX_FIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data to send to slave, offset 0x020. </p>

</div>
</div>
<a id="ga2de04ad0684ea2c0a238d6ad98b00742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2de04ad0684ea2c0a238d6ad98b00742">&#9670;&nbsp;</a></span>DCT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I3C_DCT_Type::DCT[<a class="el" href="group__I3C__I2C__Timer__Peripheral__Access__Layer.html#gae7307c7fbd31a10ddf17d165fb525e86">I3C_SLAVES</a>][4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device Characteristic Table : BCR, DCR &amp; PID, offset 0x200. </p>

</div>
</div>
<a id="ga45349c243daeac10b60221ad5e4edcef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45349c243daeac10b60221ad5e4edcef">&#9670;&nbsp;</a></span>DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t QUIDDIKEY_Type::DIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUIDDIKEY Data Input register, offset: 0x0A0 </p>

</div>
</div>
<a id="ga0b4f9ac0cd5737ed4fd768daf2354e83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b4f9ac0cd5737ed4fd768daf2354e83">&#9670;&nbsp;</a></span>DOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t QUIDDIKEY_Type::DOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUIDDIKEY Data Output register, offset: 0x0A8 </p>

</div>
</div>
<a id="gae6f683800808eaebd05b26eca36482fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6f683800808eaebd05b26eca36482fa">&#9670;&nbsp;</a></span>DST_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCDM_Type::DST_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCDM destination address register, offset: 0x20 </p>

</div>
</div>
<a id="ga3b8dff3ed54ea41bdb077a399824b48c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b8dff3ed54ea41bdb077a399824b48c">&#9670;&nbsp;</a></span>ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FC_ICACHE_Type::ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00 (R/W ) FC Icache Enable Register </p>

</div>
</div>
<a id="ga9db001c73470a4c49472394de602a075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9db001c73470a4c49472394de602a075">&#9670;&nbsp;</a></span>ERASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MRAM_Type::ERASE_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRAM erase adddress register, offset: 0x30 </p>

</div>
</div>
<a id="ga9f19967634e8ba91f04bb51732beecea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f19967634e8ba91f04bb51732beecea">&#9670;&nbsp;</a></span>ERASE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MRAM_Type::ERASE_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRAM erase size register, offset: 0x34 </p>

</div>
</div>
<a id="ga42ac7a49aafeca18b0bcbd7d547fd6d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42ac7a49aafeca18b0bcbd7d547fd6d8">&#9670;&nbsp;</a></span>ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOCEU_Type::ERR[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOCEU error mask registers, offset: 0x64 </p>

</div>
</div>
<a id="ga73df84419261d235e2e7ca4f2075346c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73df84419261d235e2e7ca4f2075346c">&#9670;&nbsp;</a></span>EVENT_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_CTRL_Type::EVENT_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PWM event configuration register, offset: 0x100 </p>

</div>
</div>
<a id="ga93911e6829e1c2e06a66f337f1c95f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93911e6829e1c2e06a66f337f1c95f14">&#9670;&nbsp;</a></span>FC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOCEU_Type::FC_MASK[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOCEU fc mask registers, offset: 0x04 </p>

</div>
</div>
<a id="gaa8232b7350dd25362885c11ffd12201a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8232b7350dd25362885c11ffd12201a">&#9670;&nbsp;</a></span>FILT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::FILT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER register, offset: 0x58 </p>

</div>
</div>
<a id="gaf1f074e8d83adb86b2c8cf14c3649dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1f074e8d83adb86b2c8cf14c3649dbe">&#9670;&nbsp;</a></span>FILT_CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::FILT_CMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER command register, offset: 0x5C </p>

</div>
</div>
<a id="ga299956e1fa49e92c59a9f93dfe1f7f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga299956e1fa49e92c59a9f93dfe1f7f1b">&#9670;&nbsp;</a></span>FLL_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLL_CTRL_Type::FLL_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLL_CTRL Status register, offset: 0x00 </p>

</div>
</div>
<a id="ga6f3dd1eb990aae41c584e696bf623b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f3dd1eb990aae41c584e696bf623b26">&#9670;&nbsp;</a></span>FLUSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FC_ICACHE_Type::FLUSH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x04 (R/W) FC Icache Flush Register </p>

</div>
</div>
<a id="gaf9d0bdcf4887a6b185ad4ed65a41d4fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9d0bdcf4887a6b185ad4ed65a41d4fb">&#9670;&nbsp;</a></span>GPREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PAD_SLEEP_Type::GPREG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PAD_SLEEP greneral register, offset: 0x030 </p>

</div>
</div>
<a id="ga26cc7914967bf93130d336ac0ac4cd35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26cc7914967bf93130d336ac0ac4cd35">&#9670;&nbsp;</a></span>HW_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t QUIDDIKEY_Type::HW_ID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUIDDIKEY Hardware Identifier register, offset: 0x0F8 </p>

</div>
</div>
<a id="gaf7e6e80c922c8f295eae6bfc37de42da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7e6e80c922c8f295eae6bfc37de42da">&#9670;&nbsp;</a></span>HW_INFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t QUIDDIKEY_Type::HW_INFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUIDDIKEY Hardware information register, offset: 0x0F4 </p>

</div>
</div>
<a id="ga05573c0d36511a70398eb371be797b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05573c0d36511a70398eb371be797b0e">&#9670;&nbsp;</a></span>HW_RUC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t QUIDDIKEY_Type::HW_RUC0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUIDDIKEY Hardware Restrict User Context 0 register, offset: 0x0E0 </p>

</div>
</div>
<a id="ga0935cc2a2daf17994552ab6a8a628abe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0935cc2a2daf17994552ab6a8a628abe">&#9670;&nbsp;</a></span>HW_RUC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t QUIDDIKEY_Type::HW_RUC1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUIDDIKEY Hardware Restrict User Context 1 register, offset: 0x0E4 </p>

</div>
</div>
<a id="gaa487d867c06cc7f085b30014be6f1773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa487d867c06cc7f085b30014be6f1773">&#9670;&nbsp;</a></span>HW_SETTINGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t QUIDDIKEY_Type::HW_SETTINGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUIDDIKEY Hardware Setting register, offset: 0x0F0 </p>

</div>
</div>
<a id="ga96ed8d00eccfaef91fbc73cd9c37cbf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96ed8d00eccfaef91fbc73cd9c37cbf7">&#9670;&nbsp;</a></span>HW_VER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t QUIDDIKEY_Type::HW_VER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUIDDIKEY Hardware Version register, offset: 0x0FC </p>

</div>
</div>
<a id="ga56f7284b20fcb420ac3c0c4c532b4ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56f7284b20fcb420ac3c0c4c532b4ad2">&#9670;&nbsp;</a></span>IBI_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I3C_Type::IBI_DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IBI data, offset 0x018. </p>

</div>
</div>
<a id="ga753d7c18be1cd8185ece78237e943b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga753d7c18be1cd8185ece78237e943b7b">&#9670;&nbsp;</a></span>IBI_RESPONSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I3C_Type::IBI_RESPONSE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IBI response register, offset 0x014. </p>

</div>
</div>
<a id="ga75f76fb807d814884b59619351d3d3af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75f76fb807d814884b59619351d3d3af">&#9670;&nbsp;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t MRAM_Type::ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRAM Interrupt flag clean register, offset: 0x48 </p>

</div>
</div>
<a id="gadaa82a7a966643a85337a3f0c8eb72de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadaa82a7a966643a85337a3f0c8eb72de">&#9670;&nbsp;</a></span>IDIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMU_DLC_Type::IDIFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMU DLC register, offset: 0x18 </p>

</div>
</div>
<a id="ga5ccd8e98aec427adeb843ff27df9f0e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ccd8e98aec427adeb843ff27df9f0e2">&#9670;&nbsp;</a></span>IER <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MRAM_Type::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRAM Interrupt enable register, offset: 0x44 </p>

</div>
</div>
<a id="gad66b686dbccb263bbe5133048e5e4193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad66b686dbccb263bbe5133048e5e4193">&#9670;&nbsp;</a></span>IER <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QUIDDIKEY_Type::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUIDDIKEY Interrupt Enable register, offset: 0x010 </p>

</div>
</div>
<a id="ga1dee77d02ca47f51e72f7d49804a2ebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dee77d02ca47f51e72f7d49804a2ebb">&#9670;&nbsp;</a></span>IF_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QUIDDIKEY_Type::IF_SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUIDDIKEY Interface Status register, offset: 0x0D0 </p>

</div>
</div>
<a id="gafc0fbbc0c7280779f785fc5ab41a7f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc0fbbc0c7280779f785fc5ab41a7f14">&#9670;&nbsp;</a></span>IFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMU_DLC_Type::IFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMU DLC register, offset: 0x10 </p>

</div>
</div>
<a id="gae27d79e755372bd0757a74070889ba39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae27d79e755372bd0757a74070889ba39">&#9670;&nbsp;</a></span>IMCIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMU_DLC_Type::IMCIFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMU DLC register, offset: 0x1C </p>

</div>
</div>
<a id="gac33bbe8834ef3eba2da22e3fe0dbb335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac33bbe8834ef3eba2da22e3fe0dbb335">&#9670;&nbsp;</a></span>IMR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMU_DLC_Type::IMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMU DLC register, offset: 0x0C </p>

</div>
</div>
<a id="ga18bde539b3f1f7975e65d06bb9f74088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18bde539b3f1f7975e65d06bb9f74088">&#9670;&nbsp;</a></span>IMR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QUIDDIKEY_Type::IMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUIDDIKEY Interrupt Mask register, offset: 0x014 </p>

</div>
</div>
<a id="gaef3d689ece36d06f74b418f7cc0d352f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef3d689ece36d06f74b418f7cc0d352f">&#9670;&nbsp;</a></span>INTEGRATOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLL_CTRL_Type::INTEGRATOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLL_CTRL INTEGRATOR register, offset: 0x0C </p>

</div>
</div>
<a id="ga9cc186f4da329e32cc998720678bf960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cc186f4da329e32cc998720678bf960">&#9670;&nbsp;</a></span>IOIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMU_DLC_Type::IOIFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMU DLC register, offset: 0x14 </p>

</div>
</div>
<a id="gae4a5fa15a6522deeadd8a5b1c61b1ce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4a5fa15a6522deeadd8a5b1c61b1ce3">&#9670;&nbsp;</a></span>IRQ_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I3C_Type::IRQ_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IRQ Status, offset 0x030. </p>

</div>
</div>
<a id="ga0c40b88cb76e7a150206ce02c39850fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c40b88cb76e7a150206ce02c39850fa">&#9670;&nbsp;</a></span>ISR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MRAM_Type::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRAM Interrupt status register, offset: 0x40 </p>

</div>
</div>
<a id="ga5d07d9d2896867677ba03c33ca8418ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d07d9d2896867677ba03c33ca8418ab">&#9670;&nbsp;</a></span>ISR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QUIDDIKEY_Type::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUIDDIKEY Interrupt Status register, offset: 0x018 </p>

</div>
</div>
<a id="gaac3f250f6710a7c2a316704c0a08de1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac3f250f6710a7c2a316704c0a08de1b">&#9670;&nbsp;</a></span>KEY_DEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QUIDDIKEY_Type::KEY_DEST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUIDDIKEY Key Destination register, offset: 0x020 </p>

</div>
</div>
<a id="ga5c8db40e411790952e656e299df06aa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c8db40e411790952e656e299df06aa0">&#9670;&nbsp;</a></span>MASTER_CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_Type::MASTER_CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I3C Master control, offset 0x000. </p>

</div>
</div>
<a id="gaad8c024119579a544934fdbf5af6bc9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad8c024119579a544934fdbf5af6bc9f">&#9670;&nbsp;</a></span>MISC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QUIDDIKEY_Type::MISC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUIDDIKEY Miscellaneous register, offset: 0x0C0 </p>

</div>
</div>
<a id="gafa0500cc986989572f35439503054797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa0500cc986989572f35439503054797">&#9670;&nbsp;</a></span>MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MRAM_Type::MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRAM mode register, offset: 0x2C </p>

</div>
</div>
<a id="ga7f3b505193000b08cada1195a4de358c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f3b505193000b08cada1195a4de358c">&#9670;&nbsp;</a></span>MST_SETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::MST_SETUP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S master clock configuration register, offset: 0x28 </p>

</div>
</div>
<a id="ga6b09fb3b819d4f963aa2f712cfdec16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b09fb3b819d4f963aa2f712cfdec16b">&#9670;&nbsp;</a></span>PAD_SLEEP_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PAD_SLEEP_Type::PAD_SLEEP_EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PAD_SLEEP pad sleep enable register, offset: 0x020 </p>

</div>
</div>
<a id="ga0d7eaf3519381aaa201923b657e74940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d7eaf3519381aaa201923b657e74940">&#9670;&nbsp;</a></span>PDM_SETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::PDM_SETUP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S PDM generator configuration register, offset: 0x2C </p>

</div>
</div>
<a id="ga539fec92a637d3afe7c4185a61447a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga539fec92a637d3afe7c4185a61447a0f">&#9670;&nbsp;</a></span>PR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOCEU_Type::PR_MASK[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOCEU cluster mask registers, offset: 0x44 </p>

</div>
</div>
<a id="ga5a7e234f1f4b83fb8dbfa4b919c236a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a7e234f1f4b83fb8dbfa4b919c236a0">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_I2C_Timer_Type::RESERVED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESERVED, offset 0x0A4. </p>

</div>
</div>
<a id="gae47185439e5541ed66d4e82b62fedd02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae47185439e5541ed66d4e82b62fedd02">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I3C_Type::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESERVED, offset 0x00C. </p>

</div>
</div>
<a id="ga5f91790b009387c2ec774f9ac4f658b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f91790b009387c2ec774f9ac4f658b2">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I3C_Type::RESERVED1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RESERVED, offset 0x024. </p>

</div>
</div>
<a id="gafef907cc643c27b3d1587de82d48faa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafef907cc643c27b3d1587de82d48faa1">&#9670;&nbsp;</a></span>RESPONSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I3C_Type::RESPONSE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Response register, offset 0x010. </p>

</div>
</div>
<a id="ga6a1956b315d383bc96953c219364b0e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a1956b315d383bc96953c219364b0e2">&#9670;&nbsp;</a></span>RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UDMA_GC_Type::RST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UDMA_GC reset register, offset: 0x08 </p>

</div>
</div>
<a id="ga9497da19b0afa8cd397e812652325467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9497da19b0afa8cd397e812652325467">&#9670;&nbsp;</a></span>RX_CH_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::RX_CH_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER rx channel address register, offset: 0x28 </p>

</div>
</div>
<a id="ga05faea923871b23b5e19fd620fb24630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05faea923871b23b5e19fd620fb24630">&#9670;&nbsp;</a></span>RX_CH_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::RX_CH_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER rx channel configuration register, offset: 0x2C </p>

</div>
</div>
<a id="ga7d7a670d27db3f24148b94e7466b0502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d7a670d27db3f24148b94e7466b0502">&#9670;&nbsp;</a></span>RX_CH_LEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::RX_CH_LEN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER rx channel length 0 register, offset: 0x30 </p>

</div>
</div>
<a id="ga85d92db819dbe2757478627636528f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85d92db819dbe2757478627636528f17">&#9670;&nbsp;</a></span>RX_CH_LEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::RX_CH_LEN1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER rx channel length 1 register, offset: 0x34 </p>

</div>
</div>
<a id="gabcc88e2162b789d6390ba337a43a630b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcc88e2162b789d6390ba337a43a630b">&#9670;&nbsp;</a></span>RX_CH_LEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::RX_CH_LEN2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER rx channel length 2 register, offset: 0x38 </p>

</div>
</div>
<a id="gaab169d7fdcdebab2530b6e6d5670082f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab169d7fdcdebab2530b6e6d5670082f">&#9670;&nbsp;</a></span>RX_DADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MRAM_Type::RX_DADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRAM Destination rx address argument register, offset: 0x24 </p>

</div>
</div>
<a id="gabff47be410ef5e498a51c1f4908cd4b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabff47be410ef5e498a51c1f4908cd4b0">&#9670;&nbsp;</a></span>SEL_FLUSH_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FC_ICACHE_Type::SEL_FLUSH_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x08 (R/W) FC Icache Flush Selected Address Register </p>

</div>
</div>
<a id="ga22aee1d43e380557f42dc7609f49140b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22aee1d43e380557f42dc7609f49140b">&#9670;&nbsp;</a></span>SLEEP_PADCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PAD_SLEEP_Type::SLEEP_PADCFG[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PAD_SLEEP sleep pad configuration register 0, offset: 0x010 </p>

</div>
</div>
<a id="ga3be8f7e878c0c36fc3fc8d9d8c6a510a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3be8f7e878c0c36fc3fc8d9d8c6a510a">&#9670;&nbsp;</a></span>SLV_SETUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::SLV_SETUP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S slave clock configuration register, offset: 0x24 </p>

</div>
</div>
<a id="gae10d5ba0535c87c26cb6f8af625bb10f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae10d5ba0535c87c26cb6f8af625bb10f">&#9670;&nbsp;</a></span>SR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMU_DLC_Type::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMU DLC register, offset: 0x08 </p>

</div>
</div>
<a id="gafac8d63a156422dd23a6dc72eee5200a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafac8d63a156422dd23a6dc72eee5200a">&#9670;&nbsp;</a></span>SR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QUIDDIKEY_Type::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUIDDIKEY Status register, offset: 0x008 </p>

</div>
</div>
<a id="gabfa957a0fdeb2a19d2e0f60f8bdec34d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfa957a0fdeb2a19d2e0f60f8bdec34d">&#9670;&nbsp;</a></span>SRC_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCDM_Type::SRC_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCDM source address register, offset: 0x24 </p>

</div>
</div>
<a id="ga7d2063a412de0a590cfe5ec7dcc1e5fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d2063a412de0a590cfe5ec7dcc1e5fe">&#9670;&nbsp;</a></span>STATUS <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t UART_Type::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Status register, offset: 0x20 </p>

</div>
</div>
<a id="gaa31065a931c19dbd101cd5576e070ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa31065a931c19dbd101cd5576e070ee1">&#9670;&nbsp;</a></span>STATUS <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CSI2_Type::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CSI2 Status register, offset: 0x20 </p>

</div>
</div>
<a id="gaae0681d52827f1f49457b16ce91c2c0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae0681d52827f1f49457b16ce91c2c0a">&#9670;&nbsp;</a></span>STATUS <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t MRAM_Type::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRAM status register, offset: 0x28 </p>

</div>
</div>
<a id="ga758e5c60addb1b15eab2cda4dc1b9572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga758e5c60addb1b15eab2cda4dc1b9572">&#9670;&nbsp;</a></span>STATUS <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER status register, offset: 0x60 </p>

</div>
</div>
<a id="gae5229b000c7b5baf3510cc2e4141fd5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5229b000c7b5baf3510cc2e4141fd5a">&#9670;&nbsp;</a></span>STATUS <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FC_ICACHE_Type::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0C (R/W) FC Icache </p>

</div>
</div>
<a id="gaddb737d96cc2040d13770707fceec1cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddb737d96cc2040d13770707fceec1cb">&#9670;&nbsp;</a></span>TBCP_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_Timer_Type::TBCP_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer for Clock Before Stop condition, offset 0x05C. </p>

</div>
</div>
<a id="ga0f03dc7e6bb45e00e5aa8217065120bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f03dc7e6bb45e00e5aa8217065120bc">&#9670;&nbsp;</a></span>TCAS_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_Timer_Type::TCAS_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer for Clock After Start condition, offset 0x040. </p>

</div>
</div>
<a id="ga4db8cbde6c559911abfd11e700497d6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4db8cbde6c559911abfd11e700497d6d">&#9670;&nbsp;</a></span>TCBSR_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_Timer_Type::TCBSR_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer for Clock Before Start Repeated, offset 0x060. </p>

</div>
</div>
<a id="ga85fc35c438920c3ba097b32fa93a06c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85fc35c438920c3ba097b32fa93a06c1">&#9670;&nbsp;</a></span>TDS_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_Timer_Type::TDS_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDA setup time during both OP &amp; PP modes, offset 0x054. </p>

</div>
</div>
<a id="ga340dd5e2fcdb2879ad99f67601dbf9fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga340dd5e2fcdb2879ad99f67601dbf9fd">&#9670;&nbsp;</a></span>TEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QUIDDIKEY_Type::TEST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>QUIDDIKEY Test register, offset: 0x0D8 </p>

</div>
</div>
<a id="ga62d6a6fdc661a649b819e36410e27853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62d6a6fdc661a649b819e36410e27853">&#9670;&nbsp;</a></span>TH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PWM_Type::TH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIMER threshold register, offset: 0x08 </p>

</div>
</div>
<a id="ga8d00bf301a92247f1eea891832e51b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d00bf301a92247f1eea891832e51b87">&#9670;&nbsp;</a></span>THD_DDR_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_Timer_Type::THD_DDR_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDA data hold during PP mode(DDR mode), offset 0x064. </p>

</div>
</div>
<a id="ga3f745add6d3bb3dd9358bb2ec07e13af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f745add6d3bb3dd9358bb2ec07e13af">&#9670;&nbsp;</a></span>THD_PP_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_Timer_Type::THD_PP_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDA data hold time during PP mode, offset 0x058. </p>

</div>
</div>
<a id="gabf0f75962e0905ecea1b5b8215ba1aae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf0f75962e0905ecea1b5b8215ba1aae">&#9670;&nbsp;</a></span>THD_STA_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_I2C_Timer_Type::THD_STA_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDA data hold time during OD mode, offset 0x094. </p>

</div>
</div>
<a id="gaa543ab48b41a7c5e48e45d3680937ee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa543ab48b41a7c5e48e45d3680937ee7">&#9670;&nbsp;</a></span>THIGH_OD_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_Timer_Type::THIGH_OD_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High period of SCL in Open-Drain mode, offset 0x048. </p>

</div>
</div>
<a id="ga8f23af095067bc8f9245dbf3a356df6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f23af095067bc8f9245dbf3a356df6a">&#9670;&nbsp;</a></span>THIGH_PP_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_Timer_Type::THIGH_PP_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High period of SCL in Push-Pull mode, offset 0x050. </p>

</div>
</div>
<a id="ga8bab5142c3fccd4d81c70d9ef98f87b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bab5142c3fccd4d81c70d9ef98f87b3">&#9670;&nbsp;</a></span>THIGH_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_I2C_Timer_Type::THIGH_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High period of SCL in OD mode, offset 0x09C. </p>

</div>
</div>
<a id="gaab94021d18f2349aa40c9f8e4ee8f15c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab94021d18f2349aa40c9f8e4ee8f15c">&#9670;&nbsp;</a></span>THOLD_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_I2C_Timer_Type::THOLD_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data hold time in OD mode, offset 0x0A0. </p>

</div>
</div>
<a id="gafc82a56c04111815c861bb24249fa8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc82a56c04111815c861bb24249fa8e4">&#9670;&nbsp;</a></span>TIDLE_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_Timer_Type::TIDLE_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended duration of the Bus Free Condition, offset 0x070. </p>

</div>
</div>
<a id="ga055cd8b99f6377ed6e17759a202a7824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga055cd8b99f6377ed6e17759a202a7824">&#9670;&nbsp;</a></span>TIMER1_SEL_HI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOCEU_Type::TIMER1_SEL_HI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOCEU timer 1 high register, offset: 0x84 </p>

</div>
</div>
<a id="ga1a0f6ba331a8b38859b28674374c4fb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a0f6ba331a8b38859b28674374c4fb6">&#9670;&nbsp;</a></span>TIMER1_SEL_LO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOCEU_Type::TIMER1_SEL_LO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOCEU timer 1 low register, offset: 0x88 </p>

</div>
</div>
<a id="ga4bbfe3bdc374de2cb33e2abec77d4c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bbfe3bdc374de2cb33e2abec77d4c69">&#9670;&nbsp;</a></span>TIMER2_SEL_HI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOCEU_Type::TIMER2_SEL_HI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOCEU timer 2 high register, offset: 0x8C </p>

</div>
</div>
<a id="ga9ff95c63842d5f78f55394f6e7e39aae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ff95c63842d5f78f55394f6e7e39aae">&#9670;&nbsp;</a></span>TIMER2_SEL_LO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOCEU_Type::TIMER2_SEL_LO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOCEU timer 2 low register, offset: 0x90 </p>

</div>
</div>
<a id="ga9fa9bc9bec587f860357e10cdb50bc83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fa9bc9bec587f860357e10cdb50bc83">&#9670;&nbsp;</a></span>TLOW_OD_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_Timer_Type::TLOW_OD_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low period of SCL in Open-Drain mode, offset 0x044. </p>

</div>
</div>
<a id="ga48ec7d16d8e854a88c3e61e11b3d6c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48ec7d16d8e854a88c3e61e11b3d6c62">&#9670;&nbsp;</a></span>TLOW_PP_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_Timer_Type::TLOW_PP_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low period of SCL in Push-Pull mode, offset 0x04C. </p>

</div>
</div>
<a id="ga127e48cb509551dabefb1c6c25c587f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga127e48cb509551dabefb1c6c25c587f8">&#9670;&nbsp;</a></span>TLOW_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_I2C_Timer_Type::TLOW_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low period of SCL in OD mode, offset 0x098. </p>

</div>
</div>
<a id="ga85095c55d9ca43b29234b7efae170889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85095c55d9ca43b29234b7efae170889">&#9670;&nbsp;</a></span>TRIGGER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MRAM_Type::TRIGGER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRAM trigger register, offset: 0x3C </p>

</div>
</div>
<a id="gabdcd9110c62010f18c160aa5aead2003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdcd9110c62010f18c160aa5aead2003">&#9670;&nbsp;</a></span>TSCO_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_Timer_Type::TSCO_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Maximum time the slave needs to drive the bus the ACK/read data after clock change, offset 0x074. </p>

</div>
</div>
<a id="ga2dfe2742224289b6213350e741e89c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dfe2742224289b6213350e741e89c22">&#9670;&nbsp;</a></span>TSU_STA_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_I2C_Timer_Type::TSU_STA_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDA data setup time during OD mode for a Repeated Start, offset 0x090. </p>

</div>
</div>
<a id="ga4437506030e9c27be410b8af3bd632fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4437506030e9c27be410b8af3bd632fe">&#9670;&nbsp;</a></span>TSU_STOP_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I3C_I2C_Timer_Type::TSU_STOP_TIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDA data setup time during OD mode for Stop condition, offset 0x0A8. </p>

</div>
</div>
<a id="gab08aa6e07bc5d6965dafce1fdd2586cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab08aa6e07bc5d6965dafce1fdd2586cc">&#9670;&nbsp;</a></span>TX_CH0_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::TX_CH0_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER tx channel 0 address register, offset: 0x00 </p>

</div>
</div>
<a id="gafe8c51cea2fadf661c974750018e424e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe8c51cea2fadf661c974750018e424e">&#9670;&nbsp;</a></span>TX_CH0_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::TX_CH0_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER tx channel 0 configuration register, offset: 0x04 </p>

</div>
</div>
<a id="gab043acbbfbbf6478c98d6f3fb9590a43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab043acbbfbbf6478c98d6f3fb9590a43">&#9670;&nbsp;</a></span>TX_CH0_LEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::TX_CH0_LEN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER tx channel 0 length 0 register, offset: 0x08 </p>

</div>
</div>
<a id="ga1e74a27e8ef09e6f9e1545c2fe185fb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e74a27e8ef09e6f9e1545c2fe185fb8">&#9670;&nbsp;</a></span>TX_CH0_LEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::TX_CH0_LEN1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER tx channel 0 length 1 register, offset: 0x0C </p>

</div>
</div>
<a id="ga06f253ae17510bbc54e14ce4167821d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06f253ae17510bbc54e14ce4167821d5">&#9670;&nbsp;</a></span>TX_CH0_LEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::TX_CH0_LEN2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER tx channel 0 length 2 register, offset: 0x10 </p>

</div>
</div>
<a id="gada19c4004ac1b1e49f15634129d97875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada19c4004ac1b1e49f15634129d97875">&#9670;&nbsp;</a></span>TX_CH1_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::TX_CH1_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER tx channel 1 address register, offset: 0x14 </p>

</div>
</div>
<a id="ga418b58618df2c1ab41cf394b62232dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga418b58618df2c1ab41cf394b62232dcd">&#9670;&nbsp;</a></span>TX_CH1_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::TX_CH1_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER tx channel 1 configuration register, offset: 0x18 </p>

</div>
</div>
<a id="gae1a7cd1ebe340244ddbebfc5ead434f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1a7cd1ebe340244ddbebfc5ead434f8">&#9670;&nbsp;</a></span>TX_CH1_LEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::TX_CH1_LEN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER tx channel 1 length 0 register, offset: 0x1C </p>

</div>
</div>
<a id="ga0786b5ab6d346d15744432ba28ee6dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0786b5ab6d346d15744432ba28ee6dd7">&#9670;&nbsp;</a></span>TX_CH1_LEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::TX_CH1_LEN1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER tx channel 1 length 1 register, offset: 0x20 </p>

</div>
</div>
<a id="gaf1e865b0a5d05215325a32b63c8e3df0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1e865b0a5d05215325a32b63c8e3df0">&#9670;&nbsp;</a></span>TX_CH1_LEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER_Type::TX_CH1_LEN2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FILTER tx channel 1 length 2 register, offset: 0x24 </p>

</div>
</div>
<a id="ga8b7b7ace0013b807888ae486bd3eedf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b7b7ace0013b807888ae486bd3eedf6">&#9670;&nbsp;</a></span>TX_DADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MRAM_Type::TX_DADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRAM Destination tx address register, offset: 0x20 </p>

</div>
</div>
<a id="ga26f059bd5641acf8f2a23de7db7cbf0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f059bd5641acf8f2a23de7db7cbf0b">&#9670;&nbsp;</a></span>UDMA_CSI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structUDMA__Type.html">UDMA_Type</a> CSI2_Type::UDMA_CSI2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CSI2 UDMA general register, offset: 0x0 </p>

</div>
</div>
<a id="ga248216842f4fed6ed6192933d6cad425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga248216842f4fed6ed6192933d6cad425">&#9670;&nbsp;</a></span>UDMA_I2S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structUDMA__Type.html">UDMA_Type</a> I2S_Type::UDMA_I2S</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S UDMA general register, offset: 0x0 </p>

</div>
</div>
<a id="gae4426f5cce0188d320fc23b1dee6939a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4426f5cce0188d320fc23b1dee6939a">&#9670;&nbsp;</a></span>UDMA_MRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structUDMA__Type.html">UDMA_Type</a> MRAM_Type::UDMA_MRAM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MRAM UDMA general register, offset: 0x0 </p>

</div>
</div>
<a id="gadafbeae93f24cbfc0c9e23720b6d3ea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadafbeae93f24cbfc0c9e23720b6d3ea3">&#9670;&nbsp;</a></span>UDMA_TCDM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structUDMA__Type.html">UDMA_Type</a> TCDM_Type::UDMA_TCDM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TCDM UDMA general register, offset: 0x0 </p>

</div>
</div>
<a id="ga584f9e6d8be2366b941480b79cb3101a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga584f9e6d8be2366b941480b79cb3101a">&#9670;&nbsp;</a></span>UDMA_VIRTUAL_JTAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structUDMA__Type.html">UDMA_Type</a> VIRTUAL_JTAG_Type::UDMA_VIRTUAL_JTAG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VIRTUAL_JTAG UDMA general register, offset: 0x0 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri Jan 24 2020 12:47:54 for  by GreenWaves Technologies
	<!--
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 
	-->
	</li>
  </ul>
</div>
</body>
</html>
