|chipInterface
SW[0] => Guess[0].IN1
SW[1] => Guess[1].IN1
SW[2] => Guess[2].IN1
SW[3] => Guess[3].IN1
SW[4] => Guess[4].IN1
SW[5] => Guess[5].IN1
SW[6] => Guess[6].IN1
SW[7] => Guess[7].IN1
SW[8] => Guess[8].IN1
SW[9] => Guess[9].IN1
SW[10] => Guess[10].IN1
SW[11] => Guess[11].IN1
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => displayMasterPattern.IN1
SW[16] => topCoinAccept:tca.CoinValue[0]
SW[17] => topCoinAccept:tca.CoinValue[1]
KEY[0] => reset.IN1
KEY[1] => topCoinAccept:tca.CoinInserted
KEY[2] => game_playing:igp.StartGame
KEY[3] => GradeGuessTop:ggt.GradeIt
KEY[3] => loadMaster:lms.LoadShapeNow
CLOCK_50 => CLOCK_50.IN1
HEX0[0] <= BCDtoSevenSegment:ng.port0
HEX0[1] <= BCDtoSevenSegment:ng.port0
HEX0[2] <= BCDtoSevenSegment:ng.port0
HEX0[3] <= BCDtoSevenSegment:ng.port0
HEX0[4] <= BCDtoSevenSegment:ng.port0
HEX0[5] <= BCDtoSevenSegment:ng.port0
HEX0[6] <= BCDtoSevenSegment:ng.port0
HEX1[0] <= BCDtoSevenSegment:rn.port0
HEX1[1] <= BCDtoSevenSegment:rn.port0
HEX1[2] <= BCDtoSevenSegment:rn.port0
HEX1[3] <= BCDtoSevenSegment:rn.port0
HEX1[4] <= BCDtoSevenSegment:rn.port0
HEX1[5] <= BCDtoSevenSegment:rn.port0
HEX1[6] <= BCDtoSevenSegment:rn.port0
HEX2[0] <= BCDtoSevenSegment:zo.port0
HEX2[1] <= BCDtoSevenSegment:zo.port0
HEX2[2] <= BCDtoSevenSegment:zo.port0
HEX2[3] <= BCDtoSevenSegment:zo.port0
HEX2[4] <= BCDtoSevenSegment:zo.port0
HEX2[5] <= BCDtoSevenSegment:zo.port0
HEX2[6] <= BCDtoSevenSegment:zo.port0
HEX3[0] <= BCDtoSevenSegment:zn.port0
HEX3[1] <= BCDtoSevenSegment:zn.port0
HEX3[2] <= BCDtoSevenSegment:zn.port0
HEX3[3] <= BCDtoSevenSegment:zn.port0
HEX3[4] <= BCDtoSevenSegment:zn.port0
HEX3[5] <= BCDtoSevenSegment:zn.port0
HEX3[6] <= BCDtoSevenSegment:zn.port0
HEX4[0] <= GradeGuessTop:ggt.HEX4[0]
HEX4[1] <= GradeGuessTop:ggt.HEX4[1]
HEX4[2] <= GradeGuessTop:ggt.HEX4[2]
HEX4[3] <= GradeGuessTop:ggt.HEX4[3]
HEX4[4] <= GradeGuessTop:ggt.HEX4[4]
HEX4[5] <= GradeGuessTop:ggt.HEX4[5]
HEX4[6] <= GradeGuessTop:ggt.HEX4[6]
HEX5[0] <= GradeGuessTop:ggt.HEX5[0]
HEX5[1] <= GradeGuessTop:ggt.HEX5[1]
HEX5[2] <= GradeGuessTop:ggt.HEX5[2]
HEX5[3] <= GradeGuessTop:ggt.HEX5[3]
HEX5[4] <= GradeGuessTop:ggt.HEX5[4]
HEX5[5] <= GradeGuessTop:ggt.HEX5[5]
HEX5[6] <= GradeGuessTop:ggt.HEX5[6]
HEX6[0] <= GradeGuessTop:ggt.HEX6[0]
HEX6[1] <= GradeGuessTop:ggt.HEX6[1]
HEX6[2] <= GradeGuessTop:ggt.HEX6[2]
HEX6[3] <= GradeGuessTop:ggt.HEX6[3]
HEX6[4] <= GradeGuessTop:ggt.HEX6[4]
HEX6[5] <= GradeGuessTop:ggt.HEX6[5]
HEX6[6] <= GradeGuessTop:ggt.HEX6[6]
HEX7[0] <= GradeGuessTop:ggt.HEX7[0]
HEX7[1] <= GradeGuessTop:ggt.HEX7[1]
HEX7[2] <= GradeGuessTop:ggt.HEX7[2]
HEX7[3] <= GradeGuessTop:ggt.HEX7[3]
HEX7[4] <= GradeGuessTop:ggt.HEX7[4]
HEX7[5] <= GradeGuessTop:ggt.HEX7[5]
HEX7[6] <= GradeGuessTop:ggt.HEX7[6]
LEDG[0] <= game_playing:igp.GameWon
LEDG[1] <= GradeGuessTop:ggt.GameOver
LEDG[2] <= gamePlaying.DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
VGA_R[0] <= mastermindVGA:mm.port1
VGA_R[1] <= mastermindVGA:mm.port1
VGA_R[2] <= mastermindVGA:mm.port1
VGA_R[3] <= mastermindVGA:mm.port1
VGA_R[4] <= mastermindVGA:mm.port1
VGA_R[5] <= mastermindVGA:mm.port1
VGA_R[6] <= mastermindVGA:mm.port1
VGA_R[7] <= mastermindVGA:mm.port1
VGA_G[0] <= mastermindVGA:mm.port2
VGA_G[1] <= mastermindVGA:mm.port2
VGA_G[2] <= mastermindVGA:mm.port2
VGA_G[3] <= mastermindVGA:mm.port2
VGA_G[4] <= mastermindVGA:mm.port2
VGA_G[5] <= mastermindVGA:mm.port2
VGA_G[6] <= mastermindVGA:mm.port2
VGA_G[7] <= mastermindVGA:mm.port2
VGA_B[0] <= mastermindVGA:mm.port3
VGA_B[1] <= mastermindVGA:mm.port3
VGA_B[2] <= mastermindVGA:mm.port3
VGA_B[3] <= mastermindVGA:mm.port3
VGA_B[4] <= mastermindVGA:mm.port3
VGA_B[5] <= mastermindVGA:mm.port3
VGA_B[6] <= mastermindVGA:mm.port3
VGA_B[7] <= mastermindVGA:mm.port3
VGA_BLANK_N <= mastermindVGA:mm.port4
VGA_CLK <= mastermindVGA:mm.port5
VGA_SYNC_N <= mastermindVGA:mm.port6
VGA_VS <= mastermindVGA:mm.port7
VGA_HS <= mastermindVGA:mm.port8


|chipInterface|BCDtoSevenSegment:zn
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[1] => segment.IN1
bcd[1] => segment.IN1
bcd[1] => segment.IN0
bcd[1] => segment.IN0
bcd[1] => segment.IN0
bcd[1] => segment.IN1
bcd[1] => segment.IN0
bcd[1] => segment.IN1
bcd[2] => segment.IN0
bcd[2] => segment.IN0
bcd[2] => segment.IN1
bcd[2] => segment.IN1
bcd[2] => segment.IN0
bcd[2] => segment.IN1
bcd[2] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1


|chipInterface|BCDtoSevenSegment:zo
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[1] => segment.IN1
bcd[1] => segment.IN1
bcd[1] => segment.IN0
bcd[1] => segment.IN0
bcd[1] => segment.IN0
bcd[1] => segment.IN1
bcd[1] => segment.IN0
bcd[1] => segment.IN1
bcd[2] => segment.IN0
bcd[2] => segment.IN0
bcd[2] => segment.IN1
bcd[2] => segment.IN1
bcd[2] => segment.IN0
bcd[2] => segment.IN1
bcd[2] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1


|chipInterface|BCDtoSevenSegment:rn
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[1] => segment.IN1
bcd[1] => segment.IN1
bcd[1] => segment.IN0
bcd[1] => segment.IN0
bcd[1] => segment.IN0
bcd[1] => segment.IN1
bcd[1] => segment.IN0
bcd[1] => segment.IN1
bcd[2] => segment.IN0
bcd[2] => segment.IN0
bcd[2] => segment.IN1
bcd[2] => segment.IN1
bcd[2] => segment.IN0
bcd[2] => segment.IN1
bcd[2] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1


|chipInterface|BCDtoSevenSegment:ng
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[1] => segment.IN1
bcd[1] => segment.IN1
bcd[1] => segment.IN0
bcd[1] => segment.IN0
bcd[1] => segment.IN0
bcd[1] => segment.IN1
bcd[1] => segment.IN0
bcd[1] => segment.IN1
bcd[2] => segment.IN0
bcd[2] => segment.IN0
bcd[2] => segment.IN1
bcd[2] => segment.IN1
bcd[2] => segment.IN0
bcd[2] => segment.IN1
bcd[2] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1


|chipInterface|topCoinAccept:tca
CoinValue[0] => coinAccept:ca.CoinValue[0]
CoinValue[1] => coinAccept:ca.CoinValue[1]
CoinInserted => coinAccept:ca.CoinInserted
reset => reset.IN1
CLOCK_50 => CLOCK_50.IN1
startGameNow => en_reg.IN1
startGameNow => numGamesIn.OUTPUTSELECT
startGameNow => numGamesIn.OUTPUTSELECT
startGameNow => numGamesIn.OUTPUTSELECT
startGameNow => numGamesIn.OUTPUTSELECT
masterLoaded => ready.IN1
gamePlaying => ready.IN1
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
NumGames[0] <= NumGames[0].DB_MAX_OUTPUT_PORT_TYPE
NumGames[1] <= NumGames[1].DB_MAX_OUTPUT_PORT_TYPE
NumGames[2] <= NumGames[2].DB_MAX_OUTPUT_PORT_TYPE
NumGames[3] <= NumGames[3].DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|topCoinAccept:tca|coinAccept:ca
reset => currState~3.DATAIN
reset => goNow.ENA
reset => prevCoinInserted.ENA
reset => prevPrevCoinInserted.ENA
CoinInserted => prevCoinInserted.DATAIN
CLOCK_50 => goNow.CLK
CLOCK_50 => prevPrevCoinInserted.CLK
CLOCK_50 => prevCoinInserted.CLK
CLOCK_50 => currState~1.DATAIN
CoinValue[0] => Mux0.IN5
CoinValue[0] => Decoder0.IN1
CoinValue[0] => Mux1.IN3
CoinValue[1] => Mux0.IN4
CoinValue[1] => Decoder0.IN0
CoinValue[1] => Mux1.IN2
drop <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|topCoinAccept:tca|register:r1
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|topCoinAccept:tca|comparator:c1
AltB <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
AeqB <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
AgtB <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => Equal0.IN3
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[1] => Equal0.IN2
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[2] => Equal0.IN1
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[3] => Equal0.IN0
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
B[0] => Equal0.IN7
B[0] => LessThan0.IN8
B[0] => LessThan1.IN8
B[1] => Equal0.IN6
B[1] => LessThan0.IN7
B[1] => LessThan1.IN7
B[2] => Equal0.IN5
B[2] => LessThan0.IN6
B[2] => LessThan1.IN6
B[3] => Equal0.IN4
B[3] => LessThan0.IN5
B[3] => LessThan1.IN5


|chipInterface|topCoinAccept:tca|comparator:c2
AltB <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
AeqB <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
AgtB <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => Equal0.IN3
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[1] => Equal0.IN2
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[2] => Equal0.IN1
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[3] => Equal0.IN0
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
B[0] => Equal0.IN7
B[0] => LessThan0.IN8
B[0] => LessThan1.IN8
B[1] => Equal0.IN6
B[1] => LessThan0.IN7
B[1] => LessThan1.IN7
B[2] => Equal0.IN5
B[2] => LessThan0.IN6
B[2] => LessThan1.IN6
B[3] => Equal0.IN4
B[3] => LessThan0.IN5
B[3] => LessThan1.IN5


|chipInterface|loadMaster:lms
LoadShape[0] => LoadShape[0].IN4
LoadShape[1] => LoadShape[1].IN4
LoadShape[2] => LoadShape[2].IN4
ShapeLocation[0] => ShapeLocation[0].IN1
ShapeLocation[1] => ShapeLocation[1].IN1
LoadShapeNow => prevLSN.DATAIN
reset => prevReset.PRESET
reset => prevPrevReset.ENA
reset => clearMaster~reg0.ENA
reset => prevLSN.ENA
reset => prevPrevLSN.ENA
reset => LSN.ENA
CLOCK_50 => CLOCK_50.IN4
gamePlaying => timeToLoad.IN1
resetMaster => resetM.IN1
master0[0] <= register:m0.port4
master0[1] <= register:m0.port4
master0[2] <= register:m0.port4
master1[0] <= register:m1.port4
master1[1] <= register:m1.port4
master1[2] <= register:m1.port4
master2[0] <= register:m2.port4
master2[1] <= register:m2.port4
master2[2] <= register:m2.port4
master3[0] <= register:m3.port4
master3[1] <= register:m3.port4
master3[2] <= register:m3.port4
masterLoaded <= masterLoaded.DB_MAX_OUTPUT_PORT_TYPE
clearMaster <= clearMaster~reg0.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|loadMaster:lms|register:m0
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|loadMaster:lms|register:m1
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|loadMaster:lms|register:m2
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|loadMaster:lms|register:m3
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|loadMaster:lms|decoder:d1
I[0] => ShiftLeft0.IN6
I[1] => ShiftLeft0.IN5
en => D.OUTPUTSELECT
en => D.OUTPUTSELECT
en => D.OUTPUTSELECT
en => D.OUTPUTSELECT
D[0] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[3] <= D.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|GradeGuessTop:ggt
Guess[0] => loadGuess:lg.Guess[0]
Guess[1] => loadGuess:lg.Guess[1]
Guess[2] => loadGuess:lg.Guess[2]
Guess[3] => loadGuess:lg.Guess[3]
Guess[4] => loadGuess:lg.Guess[4]
Guess[5] => loadGuess:lg.Guess[5]
Guess[6] => loadGuess:lg.Guess[6]
Guess[7] => loadGuess:lg.Guess[7]
Guess[8] => loadGuess:lg.Guess[8]
Guess[9] => loadGuess:lg.Guess[9]
Guess[10] => loadGuess:lg.Guess[10]
Guess[11] => loadGuess:lg.Guess[11]
master0[0] => GradeZnarly:gzn.master0[0]
master0[0] => GradeZood:gz0.master0[0]
master0[1] => GradeZnarly:gzn.master0[1]
master0[1] => GradeZood:gz0.master0[1]
master0[2] => GradeZnarly:gzn.master0[2]
master0[2] => GradeZood:gz0.master0[2]
master1[0] => GradeZnarly:gzn.master1[0]
master1[0] => GradeZood:gz0.master1[0]
master1[1] => GradeZnarly:gzn.master1[1]
master1[1] => GradeZood:gz0.master1[1]
master1[2] => GradeZnarly:gzn.master1[2]
master1[2] => GradeZood:gz0.master1[2]
master2[0] => GradeZnarly:gzn.master2[0]
master2[0] => GradeZood:gz0.master2[0]
master2[1] => GradeZnarly:gzn.master2[1]
master2[1] => GradeZood:gz0.master2[1]
master2[2] => GradeZnarly:gzn.master2[2]
master2[2] => GradeZood:gz0.master2[2]
master3[0] => GradeZnarly:gzn.master3[0]
master3[0] => GradeZood:gz0.master3[0]
master3[1] => GradeZnarly:gzn.master3[1]
master3[1] => GradeZood:gz0.master3[1]
master3[2] => GradeZnarly:gzn.master3[2]
master3[2] => GradeZood:gz0.master3[2]
CLOCK_50 => CLOCK_50.IN1
reset => GradeZnarly:gzn.reset
reset => GradeZood:gz0.reset
reset => guessControlFsm:gcfsm.reset
GradeIt => guessControlFsm:gcfsm.GradeIt
gamePlaying => Zood.OUTPUTSELECT
gamePlaying => Zood.OUTPUTSELECT
gamePlaying => Zood.OUTPUTSELECT
gamePlaying => Zood.OUTPUTSELECT
gamePlaying => GradeZnarly:gzn.gamePlaying
gamePlaying => guessControlFsm:gcfsm.gamePlaying
resetMaster => clr.IN0
resetMaster => loadGuess:lg.resetMaster
clearMaster => clr.IN1
clearMaster => GradeZood:gz0.clearMaster
clearMaster => loadGuess:lg.clearMaster
Znarly[0] <= GradeZnarly:gzn.Znarly[0]
Znarly[1] <= GradeZnarly:gzn.Znarly[1]
Znarly[2] <= GradeZnarly:gzn.Znarly[2]
Znarly[3] <= GradeZnarly:gzn.Znarly[3]
Zood[0] <= Zood.DB_MAX_OUTPUT_PORT_TYPE
Zood[1] <= Zood.DB_MAX_OUTPUT_PORT_TYPE
Zood[2] <= Zood.DB_MAX_OUTPUT_PORT_TYPE
Zood[3] <= Zood.DB_MAX_OUTPUT_PORT_TYPE
RoundNumber[0] <= RoundNumber[0].DB_MAX_OUTPUT_PORT_TYPE
RoundNumber[1] <= RoundNumber[1].DB_MAX_OUTPUT_PORT_TYPE
RoundNumber[2] <= RoundNumber[2].DB_MAX_OUTPUT_PORT_TYPE
RoundNumber[3] <= RoundNumber[3].DB_MAX_OUTPUT_PORT_TYPE
GameWonOut <= GradeZnarly:gzn.GameWonOut
GameOver <= GameOver.DB_MAX_OUTPUT_PORT_TYPE
seenOutZood[0] <= seenOutZood[0].DB_MAX_OUTPUT_PORT_TYPE
seenOutZood[1] <= seenOutZood[1].DB_MAX_OUTPUT_PORT_TYPE
seenOutZood[2] <= seenOutZood[2].DB_MAX_OUTPUT_PORT_TYPE
seenOutZood[3] <= seenOutZood[3].DB_MAX_OUTPUT_PORT_TYPE
HEX7[0] <= BCDtoSevenSegment:wtf3.port0
HEX7[1] <= BCDtoSevenSegment:wtf3.port0
HEX7[2] <= BCDtoSevenSegment:wtf3.port0
HEX7[3] <= BCDtoSevenSegment:wtf3.port0
HEX7[4] <= BCDtoSevenSegment:wtf3.port0
HEX7[5] <= BCDtoSevenSegment:wtf3.port0
HEX7[6] <= BCDtoSevenSegment:wtf3.port0
HEX6[0] <= BCDtoSevenSegment:wtf234234.port0
HEX6[1] <= BCDtoSevenSegment:wtf234234.port0
HEX6[2] <= BCDtoSevenSegment:wtf234234.port0
HEX6[3] <= BCDtoSevenSegment:wtf234234.port0
HEX6[4] <= BCDtoSevenSegment:wtf234234.port0
HEX6[5] <= BCDtoSevenSegment:wtf234234.port0
HEX6[6] <= BCDtoSevenSegment:wtf234234.port0
HEX5[0] <= BCDtoSevenSegment:fuckinA.port0
HEX5[1] <= BCDtoSevenSegment:fuckinA.port0
HEX5[2] <= BCDtoSevenSegment:fuckinA.port0
HEX5[3] <= BCDtoSevenSegment:fuckinA.port0
HEX5[4] <= BCDtoSevenSegment:fuckinA.port0
HEX5[5] <= BCDtoSevenSegment:fuckinA.port0
HEX5[6] <= BCDtoSevenSegment:fuckinA.port0
HEX4[0] <= BCDtoSevenSegment:wtf2.port0
HEX4[1] <= BCDtoSevenSegment:wtf2.port0
HEX4[2] <= BCDtoSevenSegment:wtf2.port0
HEX4[3] <= BCDtoSevenSegment:wtf2.port0
HEX4[4] <= BCDtoSevenSegment:wtf2.port0
HEX4[5] <= BCDtoSevenSegment:wtf2.port0
HEX4[6] <= BCDtoSevenSegment:wtf2.port0


|chipInterface|GradeGuessTop:ggt|BCDtoSevenSegment:wtf234234
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[1] => segment.IN1
bcd[1] => segment.IN1
bcd[1] => segment.IN0
bcd[1] => segment.IN0
bcd[1] => segment.IN0
bcd[1] => segment.IN1
bcd[1] => segment.IN0
bcd[1] => segment.IN1
bcd[2] => segment.IN0
bcd[2] => segment.IN0
bcd[2] => segment.IN1
bcd[2] => segment.IN1
bcd[2] => segment.IN0
bcd[2] => segment.IN1
bcd[2] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1


|chipInterface|GradeGuessTop:ggt|BCDtoSevenSegment:fuckinA
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[1] => segment.IN1
bcd[1] => segment.IN1
bcd[1] => segment.IN0
bcd[1] => segment.IN0
bcd[1] => segment.IN0
bcd[1] => segment.IN1
bcd[1] => segment.IN0
bcd[1] => segment.IN1
bcd[2] => segment.IN0
bcd[2] => segment.IN0
bcd[2] => segment.IN1
bcd[2] => segment.IN1
bcd[2] => segment.IN0
bcd[2] => segment.IN1
bcd[2] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1


|chipInterface|GradeGuessTop:ggt|BCDtoSevenSegment:wtf2
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[1] => segment.IN1
bcd[1] => segment.IN1
bcd[1] => segment.IN0
bcd[1] => segment.IN0
bcd[1] => segment.IN0
bcd[1] => segment.IN1
bcd[1] => segment.IN0
bcd[1] => segment.IN1
bcd[2] => segment.IN0
bcd[2] => segment.IN0
bcd[2] => segment.IN1
bcd[2] => segment.IN1
bcd[2] => segment.IN0
bcd[2] => segment.IN1
bcd[2] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1


|chipInterface|GradeGuessTop:ggt|BCDtoSevenSegment:wtf3
segment[0] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= segment.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= segment.DB_MAX_OUTPUT_PORT_TYPE
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN0
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[0] => segment.IN1
bcd[1] => segment.IN1
bcd[1] => segment.IN1
bcd[1] => segment.IN0
bcd[1] => segment.IN0
bcd[1] => segment.IN0
bcd[1] => segment.IN1
bcd[1] => segment.IN0
bcd[1] => segment.IN1
bcd[2] => segment.IN0
bcd[2] => segment.IN0
bcd[2] => segment.IN1
bcd[2] => segment.IN1
bcd[2] => segment.IN0
bcd[2] => segment.IN1
bcd[2] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1
bcd[3] => segment.IN1


|chipInterface|GradeGuessTop:ggt|GradeZnarly:gzn
GradeZnarlyNow => Znarly.OUTPUTSELECT
GradeZnarlyNow => Znarly.OUTPUTSELECT
GradeZnarlyNow => Znarly.OUTPUTSELECT
GradeZnarlyNow => Znarly.OUTPUTSELECT
GradeZnarlyNow => GameWonOut.OUTPUTSELECT
GradeZnarlyNow => seenOutZnarly.OUTPUTSELECT
GradeZnarlyNow => seenOutZnarly.OUTPUTSELECT
GradeZnarlyNow => seenOutZnarly.OUTPUTSELECT
GradeZnarlyNow => seenOutZnarly.OUTPUTSELECT
CLOCK_50 => seenOutZnarly[0]~reg0.CLK
CLOCK_50 => seenOutZnarly[1]~reg0.CLK
CLOCK_50 => seenOutZnarly[2]~reg0.CLK
CLOCK_50 => seenOutZnarly[3]~reg0.CLK
CLOCK_50 => GameWonOut~reg0.CLK
CLOCK_50 => Znarly[0]~reg0.CLK
CLOCK_50 => Znarly[1]~reg0.CLK
CLOCK_50 => Znarly[2]~reg0.CLK
CLOCK_50 => Znarly[3]~reg0.CLK
reset => seenOutZnarly[0]~reg0.ACLR
reset => seenOutZnarly[1]~reg0.ACLR
reset => seenOutZnarly[2]~reg0.ACLR
reset => seenOutZnarly[3]~reg0.ACLR
reset => GameWonOut~reg0.ACLR
reset => Znarly[0]~reg0.ACLR
reset => Znarly[1]~reg0.ACLR
reset => Znarly[2]~reg0.ACLR
reset => Znarly[3]~reg0.ACLR
gamePlaying => rsrl.OUTPUTSELECT
gamePlaying => rsrl.OUTPUTSELECT
gamePlaying => rsrl.OUTPUTSELECT
gamePlaying => rsrl.OUTPUTSELECT
gamePlaying => Znarly.OUTPUTSELECT
gamePlaying => Znarly.OUTPUTSELECT
gamePlaying => Znarly.OUTPUTSELECT
gamePlaying => Znarly.OUTPUTSELECT
gamePlaying => GameWonOut.OUTPUTSELECT
gamePlaying => seenOutZnarly.OUTPUTSELECT
gamePlaying => seenOutZnarly.OUTPUTSELECT
gamePlaying => seenOutZnarly.OUTPUTSELECT
gamePlaying => seenOutZnarly.OUTPUTSELECT
guess0[0] => guess0[0].IN1
guess0[1] => guess0[1].IN1
guess0[2] => guess0[2].IN1
guess1[0] => guess1[0].IN1
guess1[1] => guess1[1].IN1
guess1[2] => guess1[2].IN1
guess2[0] => guess2[0].IN1
guess2[1] => guess2[1].IN1
guess2[2] => guess2[2].IN1
guess3[0] => guess3[0].IN1
guess3[1] => guess3[1].IN1
guess3[2] => guess3[2].IN1
master0[0] => master0[0].IN1
master0[1] => master0[1].IN1
master0[2] => master0[2].IN1
master1[0] => master1[0].IN1
master1[1] => master1[1].IN1
master1[2] => master1[2].IN1
master2[0] => master2[0].IN1
master2[1] => master2[1].IN1
master2[2] => master2[2].IN1
master3[0] => master3[0].IN1
master3[1] => master3[1].IN1
master3[2] => master3[2].IN1
RoundNumber[0] => ~NO_FANOUT~
RoundNumber[1] => ~NO_FANOUT~
RoundNumber[2] => ~NO_FANOUT~
RoundNumber[3] => ~NO_FANOUT~
Znarly[0] <= Znarly[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Znarly[1] <= Znarly[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Znarly[2] <= Znarly[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Znarly[3] <= Znarly[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GameWonOut <= GameWonOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
seenOutZnarly[0] <= seenOutZnarly[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seenOutZnarly[1] <= seenOutZnarly[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seenOutZnarly[2] <= seenOutZnarly[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seenOutZnarly[3] <= seenOutZnarly[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gm0
AltB <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
AeqB <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
AgtB <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => Equal0.IN3
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[1] => Equal0.IN2
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[2] => Equal0.IN1
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[3] => Equal0.IN0
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
B[0] => Equal0.IN7
B[0] => LessThan0.IN8
B[0] => LessThan1.IN8
B[1] => Equal0.IN6
B[1] => LessThan0.IN7
B[1] => LessThan1.IN7
B[2] => Equal0.IN5
B[2] => LessThan0.IN6
B[2] => LessThan1.IN6
B[3] => Equal0.IN4
B[3] => LessThan0.IN5
B[3] => LessThan1.IN5


|chipInterface|GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gm1
AltB <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
AeqB <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
AgtB <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => Equal0.IN3
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[1] => Equal0.IN2
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[2] => Equal0.IN1
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[3] => Equal0.IN0
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
B[0] => Equal0.IN7
B[0] => LessThan0.IN8
B[0] => LessThan1.IN8
B[1] => Equal0.IN6
B[1] => LessThan0.IN7
B[1] => LessThan1.IN7
B[2] => Equal0.IN5
B[2] => LessThan0.IN6
B[2] => LessThan1.IN6
B[3] => Equal0.IN4
B[3] => LessThan0.IN5
B[3] => LessThan1.IN5


|chipInterface|GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gm2
AltB <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
AeqB <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
AgtB <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => Equal0.IN3
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[1] => Equal0.IN2
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[2] => Equal0.IN1
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[3] => Equal0.IN0
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
B[0] => Equal0.IN7
B[0] => LessThan0.IN8
B[0] => LessThan1.IN8
B[1] => Equal0.IN6
B[1] => LessThan0.IN7
B[1] => LessThan1.IN7
B[2] => Equal0.IN5
B[2] => LessThan0.IN6
B[2] => LessThan1.IN6
B[3] => Equal0.IN4
B[3] => LessThan0.IN5
B[3] => LessThan1.IN5


|chipInterface|GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gm3
AltB <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
AeqB <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
AgtB <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => Equal0.IN3
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[1] => Equal0.IN2
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[2] => Equal0.IN1
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[3] => Equal0.IN0
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
B[0] => Equal0.IN7
B[0] => LessThan0.IN8
B[0] => LessThan1.IN8
B[1] => Equal0.IN6
B[1] => LessThan0.IN7
B[1] => LessThan1.IN7
B[2] => Equal0.IN5
B[2] => LessThan0.IN6
B[2] => LessThan1.IN6
B[3] => Equal0.IN4
B[3] => LessThan0.IN5
B[3] => LessThan1.IN5


|chipInterface|GradeGuessTop:ggt|GradeZnarly:gzn|comparator:gw
AltB <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
AeqB <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
AgtB <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
A[0] => Equal0.IN3
A[0] => LessThan0.IN4
A[0] => LessThan1.IN4
A[1] => Equal0.IN2
A[1] => LessThan0.IN3
A[1] => LessThan1.IN3
A[2] => Equal0.IN1
A[2] => LessThan0.IN2
A[2] => LessThan1.IN2
A[3] => Equal0.IN0
A[3] => LessThan0.IN1
A[3] => LessThan1.IN1
B[0] => Equal0.IN7
B[0] => LessThan0.IN8
B[0] => LessThan1.IN8
B[1] => Equal0.IN6
B[1] => LessThan0.IN7
B[1] => LessThan1.IN7
B[2] => Equal0.IN5
B[2] => LessThan0.IN6
B[2] => LessThan1.IN6
B[3] => Equal0.IN4
B[3] => LessThan0.IN5
B[3] => LessThan1.IN5


|chipInterface|GradeGuessTop:ggt|GradeZood:gz0
GradeZoodNow => nextState.OUTPUTSELECT
GradeZoodNow => nextState.OUTPUTSELECT
GradeZoodNow => nextState.OUTPUTSELECT
GradeZoodNow => nextState.OUTPUTSELECT
GradeZoodNow => nextState.OUTPUTSELECT
GradeZoodNow => Selector0.IN2
CLOCK_50 => GradeZoodIndex:idg.CLOCK_50
CLOCK_50 => zoodFinal[0].CLK
CLOCK_50 => zoodFinal[1].CLK
CLOCK_50 => zoodFinal[2].CLK
CLOCK_50 => zoodFinal[3].CLK
CLOCK_50 => seenOutZood[0]~reg0.CLK
CLOCK_50 => seenOutZood[1]~reg0.CLK
CLOCK_50 => seenOutZood[2]~reg0.CLK
CLOCK_50 => seenOutZood[3]~reg0.CLK
CLOCK_50 => currentState~1.DATAIN
reset => GradeZoodIndex:idg.reset
reset => currentState~3.DATAIN
reset => zoodFinal[0].ENA
reset => seenOutZood[3]~reg0.ENA
reset => seenOutZood[2]~reg0.ENA
reset => seenOutZood[1]~reg0.ENA
reset => seenOutZood[0]~reg0.ENA
reset => zoodFinal[3].ENA
reset => zoodFinal[2].ENA
reset => zoodFinal[1].ENA
clearMaster => GradeZoodIndex:idg.clearMaster
master0[0] => GradeZoodIndex:idg.master0[0]
master0[1] => GradeZoodIndex:idg.master0[1]
master0[2] => GradeZoodIndex:idg.master0[2]
master1[0] => GradeZoodIndex:idg.master1[0]
master1[1] => GradeZoodIndex:idg.master1[1]
master1[2] => GradeZoodIndex:idg.master1[2]
master2[0] => GradeZoodIndex:idg.master2[0]
master2[1] => GradeZoodIndex:idg.master2[1]
master2[2] => GradeZoodIndex:idg.master2[2]
master3[0] => GradeZoodIndex:idg.master3[0]
master3[1] => GradeZoodIndex:idg.master3[1]
master3[2] => GradeZoodIndex:idg.master3[2]
guess0[0] => Selector8.IN2
guess0[1] => Selector7.IN2
guess0[2] => Selector6.IN2
guess1[0] => Selector8.IN3
guess1[1] => Selector7.IN3
guess1[2] => Selector6.IN3
guess2[0] => Selector8.IN4
guess2[1] => Selector7.IN4
guess2[2] => Selector6.IN4
guess3[0] => Selector8.IN5
guess3[1] => Selector7.IN5
guess3[2] => Selector6.IN5
seenOutZnarly[0] => GradeZoodIndex:idg.seenOutZnarly[0]
seenOutZnarly[0] => nextState.OUTPUTSELECT
seenOutZnarly[0] => nextState.OUTPUTSELECT
seenOutZnarly[0] => nextState.OUTPUTSELECT
seenOutZnarly[0] => nextState.OUTPUTSELECT
seenOutZnarly[0] => nextState.DATAA
seenOutZnarly[1] => GradeZoodIndex:idg.seenOutZnarly[1]
seenOutZnarly[1] => nextState.OUTPUTSELECT
seenOutZnarly[1] => nextState.OUTPUTSELECT
seenOutZnarly[1] => nextState.OUTPUTSELECT
seenOutZnarly[1] => nextState.DATAA
seenOutZnarly[1] => nextState.DATAA
seenOutZnarly[2] => GradeZoodIndex:idg.seenOutZnarly[2]
seenOutZnarly[2] => nextState.OUTPUTSELECT
seenOutZnarly[2] => nextState.OUTPUTSELECT
seenOutZnarly[2] => nextState.DATAA
seenOutZnarly[2] => nextState.DATAA
seenOutZnarly[3] => GradeZoodIndex:idg.seenOutZnarly[3]
seenOutZnarly[3] => nextState.DATAA
seenOutZnarly[3] => nextState.DATAA
seenOutZnarly[3] => nextState.DATAA
seenOutZnarly[3] => nextState.DATAA
seenOutZood[0] <= seenOutZood[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seenOutZood[1] <= seenOutZood[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seenOutZood[2] <= seenOutZood[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seenOutZood[3] <= seenOutZood[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zoodDone <= zoodDone.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:idg
gradeZoodIndexNow => nextState.OUTPUTSELECT
gradeZoodIndexNow => nextState.OUTPUTSELECT
gradeZoodIndexNow => Selector0.IN2
CLOCK_50 => zoodGradeTracker:zgt.CLOCK_50
CLOCK_50 => seenMatchReg.CLK
CLOCK_50 => currentState~1.DATAIN
reset => seenMatchReg.ACLR
reset => currentState~3.DATAIN
clearMaster => zoodGradeTracker:zgt.clearMaster
resetSeenOutZoodReg => zoodGradeTracker:zgt.resetSeenOutZoodReg
guessAtIndex[0] => Equal4.IN2
guessAtIndex[0] => Equal5.IN2
guessAtIndex[0] => Equal6.IN2
guessAtIndex[0] => Equal7.IN2
guessAtIndex[1] => Equal4.IN1
guessAtIndex[1] => Equal5.IN1
guessAtIndex[1] => Equal6.IN1
guessAtIndex[1] => Equal7.IN1
guessAtIndex[2] => Equal4.IN0
guessAtIndex[2] => Equal5.IN0
guessAtIndex[2] => Equal6.IN0
guessAtIndex[2] => Equal7.IN0
master0[0] => Equal4.IN5
master0[1] => Equal4.IN4
master0[2] => Equal4.IN3
master1[0] => Equal5.IN5
master1[1] => Equal5.IN4
master1[2] => Equal5.IN3
master2[0] => Equal6.IN5
master2[1] => Equal6.IN4
master2[2] => Equal6.IN3
master3[0] => Equal7.IN5
master3[1] => Equal7.IN4
master3[2] => Equal7.IN3
index[0] => Equal0.IN31
index[0] => Equal1.IN0
index[0] => Equal2.IN31
index[0] => Equal3.IN1
index[1] => Equal0.IN30
index[1] => Equal1.IN31
index[1] => Equal2.IN0
index[1] => Equal3.IN0
seenOutZood[0] => ~NO_FANOUT~
seenOutZood[1] => ~NO_FANOUT~
seenOutZood[2] => ~NO_FANOUT~
seenOutZood[3] => ~NO_FANOUT~
zoodFinal[0] => nextState.IN1
zoodFinal[1] => nextState.IN1
zoodFinal[2] => nextState.IN1
zoodFinal[3] => nextState.IN1
seenOutZnarly[0] => seenMatch.IN1
seenOutZnarly[1] => seenMatch.IN1
seenOutZnarly[2] => seenMatch.IN1
seenOutZnarly[3] => seenMatch.IN1
seenOutZoodReg[0] <= zoodGradeTracker:zgt.seenOutZoodReg[0]
seenOutZoodReg[1] <= zoodGradeTracker:zgt.seenOutZoodReg[1]
seenOutZoodReg[2] <= zoodGradeTracker:zgt.seenOutZoodReg[2]
seenOutZoodReg[3] <= zoodGradeTracker:zgt.seenOutZoodReg[3]
indexDone <= indexDone.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:idg|zoodGradeTracker:zgt
CLOCK_50 => CLOCK_50.IN4
seenMatch => seenMatch.IN4
timeToLoad => l0.IN1
timeToLoad => l1.IN1
timeToLoad => l2.IN1
timeToLoad => l3.IN1
resetSeenOutZoodReg => resetM.IN0
clearMaster => resetM.IN1
updateIndex[0] => updateIndex[0].IN1
updateIndex[1] => updateIndex[1].IN1
seenOutZoodReg[0] <= register:m0.port4
seenOutZoodReg[1] <= register:m1.port4
seenOutZoodReg[2] <= register:m2.port4
seenOutZoodReg[3] <= register:m3.port4


|chipInterface|GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:idg|zoodGradeTracker:zgt|register:m0
D[0] => Q.DATAB
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:idg|zoodGradeTracker:zgt|register:m1
D[0] => Q.DATAB
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:idg|zoodGradeTracker:zgt|register:m2
D[0] => Q.DATAB
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:idg|zoodGradeTracker:zgt|register:m3
D[0] => Q.DATAB
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:idg|zoodGradeTracker:zgt|decoder:d1
I[0] => ShiftLeft0.IN6
I[1] => ShiftLeft0.IN5
en => D.OUTPUTSELECT
en => D.OUTPUTSELECT
en => D.OUTPUTSELECT
en => D.OUTPUTSELECT
D[0] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[1] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[2] <= D.DB_MAX_OUTPUT_PORT_TYPE
D[3] <= D.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|GradeGuessTop:ggt|guessControlFsm:gcfsm
GradeIt => prevGradeIt.DATAIN
CLOCK_50 => GradeItNow.CLK
CLOCK_50 => prevPrevGradeIt.CLK
CLOCK_50 => prevGradeIt.CLK
CLOCK_50 => currState~1.DATAIN
reset => currState~3.DATAIN
reset => GradeItNow.ENA
reset => prevGradeIt.ENA
reset => prevPrevGradeIt.ENA
gamePlaying => GradeItNow.IN1
zoodDone => nextState.doneS.DATAB
zoodDone => Selector1.IN2
loadGuessNow <= loadGuessNow.DB_MAX_OUTPUT_PORT_TYPE
GradeZnarlyNow <= GradeZnarlyNow.DB_MAX_OUTPUT_PORT_TYPE
GradeZoodNow <= GradeZoodNow.DB_MAX_OUTPUT_PORT_TYPE
IncRoundNumber <= IncRoundNumber.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|GradeGuessTop:ggt|loadGuess:lg
Guess[0] => Guess[0].IN1
Guess[1] => Guess[1].IN1
Guess[2] => Guess[2].IN1
Guess[3] => Guess[3].IN1
Guess[4] => Guess[4].IN1
Guess[5] => Guess[5].IN1
Guess[6] => Guess[6].IN1
Guess[7] => Guess[7].IN1
Guess[8] => Guess[8].IN1
Guess[9] => Guess[9].IN1
Guess[10] => Guess[10].IN1
Guess[11] => Guess[11].IN1
loadGuessNow => loadGuessNow.IN4
clearMaster => resetG.IN0
CLOCK_50 => CLOCK_50.IN4
resetMaster => resetG.IN1
guess0[0] <= register:g0.port4
guess0[1] <= register:g0.port4
guess0[2] <= register:g0.port4
guess1[0] <= register:g1.port4
guess1[1] <= register:g1.port4
guess1[2] <= register:g1.port4
guess2[0] <= register:g2.port4
guess2[1] <= register:g2.port4
guess2[2] <= register:g2.port4
guess3[0] <= register:g3.port4
guess3[1] <= register:g3.port4
guess3[2] <= register:g3.port4


|chipInterface|GradeGuessTop:ggt|loadGuess:lg|register:g0
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|GradeGuessTop:ggt|loadGuess:lg|register:g1
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|GradeGuessTop:ggt|loadGuess:lg|register:g2
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|GradeGuessTop:ggt|loadGuess:lg|register:g3
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|GradeGuessTop:ggt|register:rn
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|GradeGuessTop:ggt|adder:ad
A[0] => Add0.IN4
A[1] => Add0.IN3
A[2] => Add0.IN2
A[3] => Add0.IN1
B[0] => Add0.IN8
B[1] => Add0.IN7
B[2] => Add0.IN6
B[3] => Add0.IN5
Cin => Add1.IN10
Sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Sum[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|game_playing:igp
ready => startGameNow.IN1
StartGame => prevstartGame.DATAIN
GameOver => nextState.backtowaiting.DATAB
GameOver => Selector1.IN1
CLOCK_50 => startGameNow~reg0.CLK
CLOCK_50 => prevprevstartGame.CLK
CLOCK_50 => prevstartGame.CLK
CLOCK_50 => GameWon~reg0.CLK
CLOCK_50 => currState~1.DATAIN
reset => GameWon~reg0.ACLR
reset => currState~3.DATAIN
reset => startGameNow~reg0.ENA
reset => prevstartGame.ENA
reset => prevprevstartGame.ENA
GameWonOut => Selector2.IN1
startGameNow <= startGameNow~reg0.DB_MAX_OUTPUT_PORT_TYPE
gamePlaying <= gamePlaying.DB_MAX_OUTPUT_PORT_TYPE
resetMaster <= resetMaster.DB_MAX_OUTPUT_PORT_TYPE
GameWon <= GameWon~reg0.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm
CLOCK_50 => registerAZ:numGamesReg.clk
CLOCK_50 => memZood[0][0].CLK
CLOCK_50 => memZood[0][1].CLK
CLOCK_50 => memZood[0][2].CLK
CLOCK_50 => memZood[0][3].CLK
CLOCK_50 => memZood[1][0].CLK
CLOCK_50 => memZood[1][1].CLK
CLOCK_50 => memZood[1][2].CLK
CLOCK_50 => memZood[1][3].CLK
CLOCK_50 => memZood[2][0].CLK
CLOCK_50 => memZood[2][1].CLK
CLOCK_50 => memZood[2][2].CLK
CLOCK_50 => memZood[2][3].CLK
CLOCK_50 => memZood[3][0].CLK
CLOCK_50 => memZood[3][1].CLK
CLOCK_50 => memZood[3][2].CLK
CLOCK_50 => memZood[3][3].CLK
CLOCK_50 => memZood[4][0].CLK
CLOCK_50 => memZood[4][1].CLK
CLOCK_50 => memZood[4][2].CLK
CLOCK_50 => memZood[4][3].CLK
CLOCK_50 => memZood[5][0].CLK
CLOCK_50 => memZood[5][1].CLK
CLOCK_50 => memZood[5][2].CLK
CLOCK_50 => memZood[5][3].CLK
CLOCK_50 => memZood[6][0].CLK
CLOCK_50 => memZood[6][1].CLK
CLOCK_50 => memZood[6][2].CLK
CLOCK_50 => memZood[6][3].CLK
CLOCK_50 => memZood[7][0].CLK
CLOCK_50 => memZood[7][1].CLK
CLOCK_50 => memZood[7][2].CLK
CLOCK_50 => memZood[7][3].CLK
CLOCK_50 => memZnarly[0][0].CLK
CLOCK_50 => memZnarly[0][1].CLK
CLOCK_50 => memZnarly[0][2].CLK
CLOCK_50 => memZnarly[0][3].CLK
CLOCK_50 => memZnarly[1][0].CLK
CLOCK_50 => memZnarly[1][1].CLK
CLOCK_50 => memZnarly[1][2].CLK
CLOCK_50 => memZnarly[1][3].CLK
CLOCK_50 => memZnarly[2][0].CLK
CLOCK_50 => memZnarly[2][1].CLK
CLOCK_50 => memZnarly[2][2].CLK
CLOCK_50 => memZnarly[2][3].CLK
CLOCK_50 => memZnarly[3][0].CLK
CLOCK_50 => memZnarly[3][1].CLK
CLOCK_50 => memZnarly[3][2].CLK
CLOCK_50 => memZnarly[3][3].CLK
CLOCK_50 => memZnarly[4][0].CLK
CLOCK_50 => memZnarly[4][1].CLK
CLOCK_50 => memZnarly[4][2].CLK
CLOCK_50 => memZnarly[4][3].CLK
CLOCK_50 => memZnarly[5][0].CLK
CLOCK_50 => memZnarly[5][1].CLK
CLOCK_50 => memZnarly[5][2].CLK
CLOCK_50 => memZnarly[5][3].CLK
CLOCK_50 => memZnarly[6][0].CLK
CLOCK_50 => memZnarly[6][1].CLK
CLOCK_50 => memZnarly[6][2].CLK
CLOCK_50 => memZnarly[6][3].CLK
CLOCK_50 => memZnarly[7][0].CLK
CLOCK_50 => memZnarly[7][1].CLK
CLOCK_50 => memZnarly[7][2].CLK
CLOCK_50 => memZnarly[7][3].CLK
CLOCK_50 => memGuess[0][0][0].CLK
CLOCK_50 => memGuess[0][0][1].CLK
CLOCK_50 => memGuess[0][0][2].CLK
CLOCK_50 => memGuess[0][1][0].CLK
CLOCK_50 => memGuess[0][1][1].CLK
CLOCK_50 => memGuess[0][1][2].CLK
CLOCK_50 => memGuess[0][2][0].CLK
CLOCK_50 => memGuess[0][2][1].CLK
CLOCK_50 => memGuess[0][2][2].CLK
CLOCK_50 => memGuess[0][3][0].CLK
CLOCK_50 => memGuess[0][3][1].CLK
CLOCK_50 => memGuess[0][3][2].CLK
CLOCK_50 => memGuess[1][0][0].CLK
CLOCK_50 => memGuess[1][0][1].CLK
CLOCK_50 => memGuess[1][0][2].CLK
CLOCK_50 => memGuess[1][1][0].CLK
CLOCK_50 => memGuess[1][1][1].CLK
CLOCK_50 => memGuess[1][1][2].CLK
CLOCK_50 => memGuess[1][2][0].CLK
CLOCK_50 => memGuess[1][2][1].CLK
CLOCK_50 => memGuess[1][2][2].CLK
CLOCK_50 => memGuess[1][3][0].CLK
CLOCK_50 => memGuess[1][3][1].CLK
CLOCK_50 => memGuess[1][3][2].CLK
CLOCK_50 => memGuess[2][0][0].CLK
CLOCK_50 => memGuess[2][0][1].CLK
CLOCK_50 => memGuess[2][0][2].CLK
CLOCK_50 => memGuess[2][1][0].CLK
CLOCK_50 => memGuess[2][1][1].CLK
CLOCK_50 => memGuess[2][1][2].CLK
CLOCK_50 => memGuess[2][2][0].CLK
CLOCK_50 => memGuess[2][2][1].CLK
CLOCK_50 => memGuess[2][2][2].CLK
CLOCK_50 => memGuess[2][3][0].CLK
CLOCK_50 => memGuess[2][3][1].CLK
CLOCK_50 => memGuess[2][3][2].CLK
CLOCK_50 => memGuess[3][0][0].CLK
CLOCK_50 => memGuess[3][0][1].CLK
CLOCK_50 => memGuess[3][0][2].CLK
CLOCK_50 => memGuess[3][1][0].CLK
CLOCK_50 => memGuess[3][1][1].CLK
CLOCK_50 => memGuess[3][1][2].CLK
CLOCK_50 => memGuess[3][2][0].CLK
CLOCK_50 => memGuess[3][2][1].CLK
CLOCK_50 => memGuess[3][2][2].CLK
CLOCK_50 => memGuess[3][3][0].CLK
CLOCK_50 => memGuess[3][3][1].CLK
CLOCK_50 => memGuess[3][3][2].CLK
CLOCK_50 => memGuess[4][0][0].CLK
CLOCK_50 => memGuess[4][0][1].CLK
CLOCK_50 => memGuess[4][0][2].CLK
CLOCK_50 => memGuess[4][1][0].CLK
CLOCK_50 => memGuess[4][1][1].CLK
CLOCK_50 => memGuess[4][1][2].CLK
CLOCK_50 => memGuess[4][2][0].CLK
CLOCK_50 => memGuess[4][2][1].CLK
CLOCK_50 => memGuess[4][2][2].CLK
CLOCK_50 => memGuess[4][3][0].CLK
CLOCK_50 => memGuess[4][3][1].CLK
CLOCK_50 => memGuess[4][3][2].CLK
CLOCK_50 => memGuess[5][0][0].CLK
CLOCK_50 => memGuess[5][0][1].CLK
CLOCK_50 => memGuess[5][0][2].CLK
CLOCK_50 => memGuess[5][1][0].CLK
CLOCK_50 => memGuess[5][1][1].CLK
CLOCK_50 => memGuess[5][1][2].CLK
CLOCK_50 => memGuess[5][2][0].CLK
CLOCK_50 => memGuess[5][2][1].CLK
CLOCK_50 => memGuess[5][2][2].CLK
CLOCK_50 => memGuess[5][3][0].CLK
CLOCK_50 => memGuess[5][3][1].CLK
CLOCK_50 => memGuess[5][3][2].CLK
CLOCK_50 => memGuess[6][0][0].CLK
CLOCK_50 => memGuess[6][0][1].CLK
CLOCK_50 => memGuess[6][0][2].CLK
CLOCK_50 => memGuess[6][1][0].CLK
CLOCK_50 => memGuess[6][1][1].CLK
CLOCK_50 => memGuess[6][1][2].CLK
CLOCK_50 => memGuess[6][2][0].CLK
CLOCK_50 => memGuess[6][2][1].CLK
CLOCK_50 => memGuess[6][2][2].CLK
CLOCK_50 => memGuess[6][3][0].CLK
CLOCK_50 => memGuess[6][3][1].CLK
CLOCK_50 => memGuess[6][3][2].CLK
CLOCK_50 => memGuess[7][0][0].CLK
CLOCK_50 => memGuess[7][0][1].CLK
CLOCK_50 => memGuess[7][0][2].CLK
CLOCK_50 => memGuess[7][1][0].CLK
CLOCK_50 => memGuess[7][1][1].CLK
CLOCK_50 => memGuess[7][1][2].CLK
CLOCK_50 => memGuess[7][2][0].CLK
CLOCK_50 => memGuess[7][2][1].CLK
CLOCK_50 => memGuess[7][2][2].CLK
CLOCK_50 => memGuess[7][3][0].CLK
CLOCK_50 => memGuess[7][3][1].CLK
CLOCK_50 => memGuess[7][3][2].CLK
CLOCK_50 => vga:vgaCounter.CLOCK_50
CLOCK_50 => VGA_CLK.DATAIN
VGA_R[0] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= color.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK_N <= vga:vgaCounter.blank
VGA_CLK <= CLOCK_50.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= <GND>
VGA_VS <= vga:vgaCounter.VS
VGA_HS <= vga:vgaCounter.HS
numGames[0] => registerAZ:numGamesReg.D[0]
numGames[1] => registerAZ:numGamesReg.D[1]
numGames[2] => registerAZ:numGamesReg.D[2]
numGames[3] => registerAZ:numGamesReg.D[3]
loadNumGames => registerAZ:numGamesReg.en
roundNumber[0] => Decoder0.IN2
roundNumber[1] => Decoder0.IN1
roundNumber[2] => Decoder0.IN0
roundNumber[3] => LessThan0.IN2
guess[0] => memGuess.DATAB
guess[0] => memGuess.DATAB
guess[0] => memGuess.DATAB
guess[0] => memGuess.DATAB
guess[0] => memGuess.DATAB
guess[0] => memGuess.DATAB
guess[0] => memGuess.DATAB
guess[0] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[1] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[2] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[3] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[4] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[5] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[6] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[7] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[8] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[9] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[10] => memGuess.DATAB
guess[11] => memGuess.DATAB
guess[11] => memGuess.DATAB
guess[11] => memGuess.DATAB
guess[11] => memGuess.DATAB
guess[11] => memGuess.DATAB
guess[11] => memGuess.DATAB
guess[11] => memGuess.DATAB
guess[11] => memGuess.DATAB
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
loadGuess => memGuess.OUTPUTSELECT
znarly[0] => memZnarly.DATAB
znarly[0] => memZnarly.DATAB
znarly[0] => memZnarly.DATAB
znarly[0] => memZnarly.DATAB
znarly[0] => memZnarly.DATAB
znarly[0] => memZnarly.DATAB
znarly[0] => memZnarly.DATAB
znarly[0] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[1] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[2] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
znarly[3] => memZnarly.DATAB
zood[0] => memZood.DATAB
zood[0] => memZood.DATAB
zood[0] => memZood.DATAB
zood[0] => memZood.DATAB
zood[0] => memZood.DATAB
zood[0] => memZood.DATAB
zood[0] => memZood.DATAB
zood[0] => memZood.DATAB
zood[1] => memZood.DATAB
zood[1] => memZood.DATAB
zood[1] => memZood.DATAB
zood[1] => memZood.DATAB
zood[1] => memZood.DATAB
zood[1] => memZood.DATAB
zood[1] => memZood.DATAB
zood[1] => memZood.DATAB
zood[2] => memZood.DATAB
zood[2] => memZood.DATAB
zood[2] => memZood.DATAB
zood[2] => memZood.DATAB
zood[2] => memZood.DATAB
zood[2] => memZood.DATAB
zood[2] => memZood.DATAB
zood[2] => memZood.DATAB
zood[3] => memZood.DATAB
zood[3] => memZood.DATAB
zood[3] => memZood.DATAB
zood[3] => memZood.DATAB
zood[3] => memZood.DATAB
zood[3] => memZood.DATAB
zood[3] => memZood.DATAB
zood[3] => memZood.DATAB
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZood.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
loadZnarlyZood => memZnarly.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memGuess.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZnarly.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
clearGame => memZood.OUTPUTSELECT
masterPattern[0] => Mux2.IN3
masterPattern[1] => Mux1.IN3
masterPattern[2] => Mux0.IN3
masterPattern[3] => Mux2.IN2
masterPattern[4] => Mux1.IN2
masterPattern[5] => Mux0.IN2
masterPattern[6] => Mux2.IN1
masterPattern[7] => Mux1.IN1
masterPattern[8] => Mux0.IN1
masterPattern[9] => Mux2.IN0
masterPattern[10] => Mux1.IN0
masterPattern[11] => Mux0.IN0
displayMasterPattern => always2.IN1
reset => vga:vgaCounter.reset
reset => registerAZ:numGamesReg.reset
reset => memZood[0][0].ACLR
reset => memZood[0][1].ACLR
reset => memZood[0][2].ACLR
reset => memZood[0][3].ACLR
reset => memZood[1][0].ACLR
reset => memZood[1][1].ACLR
reset => memZood[1][2].ACLR
reset => memZood[1][3].ACLR
reset => memZood[2][0].ACLR
reset => memZood[2][1].ACLR
reset => memZood[2][2].ACLR
reset => memZood[2][3].ACLR
reset => memZood[3][0].ACLR
reset => memZood[3][1].ACLR
reset => memZood[3][2].ACLR
reset => memZood[3][3].ACLR
reset => memZood[4][0].ACLR
reset => memZood[4][1].ACLR
reset => memZood[4][2].ACLR
reset => memZood[4][3].ACLR
reset => memZood[5][0].ACLR
reset => memZood[5][1].ACLR
reset => memZood[5][2].ACLR
reset => memZood[5][3].ACLR
reset => memZood[6][0].ACLR
reset => memZood[6][1].ACLR
reset => memZood[6][2].ACLR
reset => memZood[6][3].ACLR
reset => memZood[7][0].ACLR
reset => memZood[7][1].ACLR
reset => memZood[7][2].ACLR
reset => memZood[7][3].ACLR
reset => memZnarly[0][0].ACLR
reset => memZnarly[0][1].ACLR
reset => memZnarly[0][2].ACLR
reset => memZnarly[0][3].ACLR
reset => memZnarly[1][0].ACLR
reset => memZnarly[1][1].ACLR
reset => memZnarly[1][2].ACLR
reset => memZnarly[1][3].ACLR
reset => memZnarly[2][0].ACLR
reset => memZnarly[2][1].ACLR
reset => memZnarly[2][2].ACLR
reset => memZnarly[2][3].ACLR
reset => memZnarly[3][0].ACLR
reset => memZnarly[3][1].ACLR
reset => memZnarly[3][2].ACLR
reset => memZnarly[3][3].ACLR
reset => memZnarly[4][0].ACLR
reset => memZnarly[4][1].ACLR
reset => memZnarly[4][2].ACLR
reset => memZnarly[4][3].ACLR
reset => memZnarly[5][0].ACLR
reset => memZnarly[5][1].ACLR
reset => memZnarly[5][2].ACLR
reset => memZnarly[5][3].ACLR
reset => memZnarly[6][0].ACLR
reset => memZnarly[6][1].ACLR
reset => memZnarly[6][2].ACLR
reset => memZnarly[6][3].ACLR
reset => memZnarly[7][0].ACLR
reset => memZnarly[7][1].ACLR
reset => memZnarly[7][2].ACLR
reset => memZnarly[7][3].ACLR
reset => memGuess[0][0][0].ACLR
reset => memGuess[0][0][1].ACLR
reset => memGuess[0][0][2].ACLR
reset => memGuess[0][1][0].ACLR
reset => memGuess[0][1][1].ACLR
reset => memGuess[0][1][2].ACLR
reset => memGuess[0][2][0].ACLR
reset => memGuess[0][2][1].ACLR
reset => memGuess[0][2][2].ACLR
reset => memGuess[0][3][0].ACLR
reset => memGuess[0][3][1].ACLR
reset => memGuess[0][3][2].ACLR
reset => memGuess[1][0][0].ACLR
reset => memGuess[1][0][1].ACLR
reset => memGuess[1][0][2].ACLR
reset => memGuess[1][1][0].ACLR
reset => memGuess[1][1][1].ACLR
reset => memGuess[1][1][2].ACLR
reset => memGuess[1][2][0].ACLR
reset => memGuess[1][2][1].ACLR
reset => memGuess[1][2][2].ACLR
reset => memGuess[1][3][0].ACLR
reset => memGuess[1][3][1].ACLR
reset => memGuess[1][3][2].ACLR
reset => memGuess[2][0][0].ACLR
reset => memGuess[2][0][1].ACLR
reset => memGuess[2][0][2].ACLR
reset => memGuess[2][1][0].ACLR
reset => memGuess[2][1][1].ACLR
reset => memGuess[2][1][2].ACLR
reset => memGuess[2][2][0].ACLR
reset => memGuess[2][2][1].ACLR
reset => memGuess[2][2][2].ACLR
reset => memGuess[2][3][0].ACLR
reset => memGuess[2][3][1].ACLR
reset => memGuess[2][3][2].ACLR
reset => memGuess[3][0][0].ACLR
reset => memGuess[3][0][1].ACLR
reset => memGuess[3][0][2].ACLR
reset => memGuess[3][1][0].ACLR
reset => memGuess[3][1][1].ACLR
reset => memGuess[3][1][2].ACLR
reset => memGuess[3][2][0].ACLR
reset => memGuess[3][2][1].ACLR
reset => memGuess[3][2][2].ACLR
reset => memGuess[3][3][0].ACLR
reset => memGuess[3][3][1].ACLR
reset => memGuess[3][3][2].ACLR
reset => memGuess[4][0][0].ACLR
reset => memGuess[4][0][1].ACLR
reset => memGuess[4][0][2].ACLR
reset => memGuess[4][1][0].ACLR
reset => memGuess[4][1][1].ACLR
reset => memGuess[4][1][2].ACLR
reset => memGuess[4][2][0].ACLR
reset => memGuess[4][2][1].ACLR
reset => memGuess[4][2][2].ACLR
reset => memGuess[4][3][0].ACLR
reset => memGuess[4][3][1].ACLR
reset => memGuess[4][3][2].ACLR
reset => memGuess[5][0][0].ACLR
reset => memGuess[5][0][1].ACLR
reset => memGuess[5][0][2].ACLR
reset => memGuess[5][1][0].ACLR
reset => memGuess[5][1][1].ACLR
reset => memGuess[5][1][2].ACLR
reset => memGuess[5][2][0].ACLR
reset => memGuess[5][2][1].ACLR
reset => memGuess[5][2][2].ACLR
reset => memGuess[5][3][0].ACLR
reset => memGuess[5][3][1].ACLR
reset => memGuess[5][3][2].ACLR
reset => memGuess[6][0][0].ACLR
reset => memGuess[6][0][1].ACLR
reset => memGuess[6][0][2].ACLR
reset => memGuess[6][1][0].ACLR
reset => memGuess[6][1][1].ACLR
reset => memGuess[6][1][2].ACLR
reset => memGuess[6][2][0].ACLR
reset => memGuess[6][2][1].ACLR
reset => memGuess[6][2][2].ACLR
reset => memGuess[6][3][0].ACLR
reset => memGuess[6][3][1].ACLR
reset => memGuess[6][3][2].ACLR
reset => memGuess[7][0][0].ACLR
reset => memGuess[7][0][1].ACLR
reset => memGuess[7][0][2].ACLR
reset => memGuess[7][1][0].ACLR
reset => memGuess[7][1][1].ACLR
reset => memGuess[7][1][2].ACLR
reset => memGuess[7][2][0].ACLR
reset => memGuess[7][2][1].ACLR
reset => memGuess[7][2][2].ACLR
reset => memGuess[7][3][0].ACLR
reset => memGuess[7][3][1].ACLR
reset => memGuess[7][3][2].ACLR


|chipInterface|mastermindVGA:mm|vga:vgaCounter
row[0] <= simple_counter:row_counter.Q
row[1] <= simple_counter:row_counter.Q
row[2] <= simple_counter:row_counter.Q
row[3] <= simple_counter:row_counter.Q
row[4] <= simple_counter:row_counter.Q
row[5] <= simple_counter:row_counter.Q
row[6] <= simple_counter:row_counter.Q
row[7] <= simple_counter:row_counter.Q
row[8] <= simple_counter:row_counter.Q
row[9] <= simple_counter:row_counter.Q
col[0] <= simple_counter:col_counter.Q
col[1] <= simple_counter:col_counter.Q
col[2] <= simple_counter:col_counter.Q
col[3] <= simple_counter:col_counter.Q
col[4] <= simple_counter:col_counter.Q
col[5] <= simple_counter:col_counter.Q
col[6] <= simple_counter:col_counter.Q
col[7] <= simple_counter:col_counter.Q
col[8] <= simple_counter:col_counter.Q
col[9] <= simple_counter:col_counter.Q
HS <= HS.DB_MAX_OUTPUT_PORT_TYPE
VS <= VS.DB_MAX_OUTPUT_PORT_TYPE
blank <= blank.DB_MAX_OUTPUT_PORT_TYPE
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2


|chipInterface|mastermindVGA:mm|vga:vgaCounter|simple_counter:row_counter
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR


|chipInterface|mastermindVGA:mm|vga:vgaCounter|simple_counter:col_counter
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR
reset => Q[4]~reg0.ACLR
reset => Q[5]~reg0.ACLR
reset => Q[6]~reg0.ACLR
reset => Q[7]~reg0.ACLR
reset => Q[8]~reg0.ACLR
reset => Q[9]~reg0.ACLR
reset => Q[10]~reg0.ACLR


|chipInterface|mastermindVGA:mm|registerAZ:numGamesReg
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
clr => Q.OUTPUTSELECT
reset => Q[0]~reg0.ACLR
reset => Q[1]~reg0.ACLR
reset => Q[2]~reg0.ACLR
reset => Q[3]~reg0.ACLR


|chipInterface|mastermindVGA:mm|range_check:gameFieldX
val[0] => LessThan0.IN10
val[0] => LessThan1.IN10
val[1] => LessThan0.IN9
val[1] => LessThan1.IN9
val[2] => LessThan0.IN8
val[2] => LessThan1.IN8
val[3] => LessThan0.IN7
val[3] => LessThan1.IN7
val[4] => LessThan0.IN6
val[4] => LessThan1.IN6
val[5] => LessThan0.IN5
val[5] => LessThan1.IN5
val[6] => LessThan0.IN4
val[6] => LessThan1.IN4
val[7] => LessThan0.IN3
val[7] => LessThan1.IN3
val[8] => LessThan0.IN2
val[8] => LessThan1.IN2
val[9] => LessThan0.IN1
val[9] => LessThan1.IN1
low[0] => LessThan0.IN20
low[1] => LessThan0.IN19
low[2] => LessThan0.IN18
low[3] => LessThan0.IN17
low[4] => LessThan0.IN16
low[5] => LessThan0.IN15
low[6] => LessThan0.IN14
low[7] => LessThan0.IN13
low[8] => LessThan0.IN12
low[9] => LessThan0.IN11
high[0] => LessThan1.IN20
high[1] => LessThan1.IN19
high[2] => LessThan1.IN18
high[3] => LessThan1.IN17
high[4] => LessThan1.IN16
high[5] => LessThan1.IN15
high[6] => LessThan1.IN14
high[7] => LessThan1.IN13
high[8] => LessThan1.IN12
high[9] => LessThan1.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|range_check:gameFieldY
val[0] => LessThan0.IN10
val[0] => LessThan1.IN10
val[1] => LessThan0.IN9
val[1] => LessThan1.IN9
val[2] => LessThan0.IN8
val[2] => LessThan1.IN8
val[3] => LessThan0.IN7
val[3] => LessThan1.IN7
val[4] => LessThan0.IN6
val[4] => LessThan1.IN6
val[5] => LessThan0.IN5
val[5] => LessThan1.IN5
val[6] => LessThan0.IN4
val[6] => LessThan1.IN4
val[7] => LessThan0.IN3
val[7] => LessThan1.IN3
val[8] => LessThan0.IN2
val[8] => LessThan1.IN2
val[9] => LessThan0.IN1
val[9] => LessThan1.IN1
low[0] => LessThan0.IN20
low[1] => LessThan0.IN19
low[2] => LessThan0.IN18
low[3] => LessThan0.IN17
low[4] => LessThan0.IN16
low[5] => LessThan0.IN15
low[6] => LessThan0.IN14
low[7] => LessThan0.IN13
low[8] => LessThan0.IN12
low[9] => LessThan0.IN11
high[0] => LessThan1.IN20
high[1] => LessThan1.IN19
high[2] => LessThan1.IN18
high[3] => LessThan1.IN17
high[4] => LessThan1.IN16
high[5] => LessThan1.IN15
high[6] => LessThan1.IN14
high[7] => LessThan1.IN13
high[8] => LessThan1.IN12
high[9] => LessThan1.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawNumber:numDrawer
inNum <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
x[0] => x[0].IN7
x[1] => x[1].IN7
x[2] => x[2].IN7
x[3] => x[3].IN7
x[4] => x[4].IN7
x[5] => x[5].IN7
x[6] => x[6].IN7
x[7] => x[7].IN7
x[8] => x[8].IN7
x[9] => x[9].IN7
y[0] => y[0].IN7
y[1] => y[1].IN7
y[2] => y[2].IN7
y[3] => y[3].IN7
y[4] => y[4].IN7
y[5] => y[5].IN7
y[6] => y[6].IN7
y[7] => y[7].IN7
y[8] => y[8].IN7
y[9] => y[9].IN7
posX[0] => posX[0].IN7
posX[1] => posX[1].IN2
posX[2] => Add0.IN17
posX[2] => Add3.IN16
posX[2] => Add6.IN16
posX[2] => Add9.IN17
posX[2] => Add12.IN17
posX[2] => Add15.IN17
posX[2] => Add17.IN17
posX[3] => Add0.IN16
posX[3] => Add3.IN15
posX[3] => Add6.IN15
posX[3] => Add9.IN16
posX[3] => Add12.IN16
posX[3] => Add15.IN16
posX[3] => Add17.IN16
posX[4] => Add0.IN15
posX[4] => Add3.IN14
posX[4] => Add6.IN14
posX[4] => Add9.IN15
posX[4] => Add12.IN15
posX[4] => Add15.IN15
posX[4] => Add17.IN15
posX[5] => Add0.IN14
posX[5] => Add2.IN10
posX[5] => Add5.IN10
posX[5] => Add9.IN14
posX[5] => Add12.IN14
posX[5] => Add15.IN14
posX[5] => Add17.IN14
posX[6] => Add0.IN13
posX[6] => Add2.IN9
posX[6] => Add5.IN9
posX[6] => Add9.IN13
posX[6] => Add12.IN13
posX[6] => Add15.IN13
posX[6] => Add17.IN13
posX[7] => Add0.IN12
posX[7] => Add2.IN8
posX[7] => Add5.IN8
posX[7] => Add9.IN12
posX[7] => Add12.IN12
posX[7] => Add15.IN12
posX[7] => Add17.IN12
posX[8] => Add0.IN11
posX[8] => Add2.IN7
posX[8] => Add5.IN7
posX[8] => Add9.IN11
posX[8] => Add12.IN11
posX[8] => Add15.IN11
posX[8] => Add17.IN11
posX[9] => Add0.IN10
posX[9] => Add2.IN6
posX[9] => Add5.IN6
posX[9] => Add9.IN10
posX[9] => Add12.IN10
posX[9] => Add15.IN10
posX[9] => Add17.IN10
posY[0] => posY[0].IN4
posY[1] => posY[1].IN1
posY[2] => Add1.IN17
posY[2] => Add4.IN17
posY[2] => Add7.IN17
posY[2] => Add11.IN16
posY[2] => Add13.IN17
posY[2] => Add16.IN17
posY[2] => Add18.IN18
posY[3] => Add1.IN16
posY[3] => Add4.IN16
posY[3] => Add7.IN16
posY[3] => Add11.IN15
posY[3] => Add13.IN16
posY[3] => Add16.IN16
posY[3] => Add18.IN17
posY[4] => Add1.IN15
posY[4] => Add4.IN15
posY[4] => Add7.IN15
posY[4] => Add11.IN14
posY[4] => Add13.IN15
posY[4] => Add16.IN15
posY[4] => Add18.IN16
posY[5] => Add1.IN14
posY[5] => Add4.IN14
posY[5] => Add7.IN14
posY[5] => Add10.IN10
posY[5] => Add13.IN14
posY[5] => Add16.IN14
posY[5] => Add18.IN15
posY[6] => Add1.IN13
posY[6] => Add4.IN13
posY[6] => Add7.IN13
posY[6] => Add10.IN9
posY[6] => Add13.IN13
posY[6] => Add16.IN13
posY[6] => Add18.IN14
posY[7] => Add1.IN12
posY[7] => Add4.IN12
posY[7] => Add7.IN12
posY[7] => Add10.IN8
posY[7] => Add13.IN12
posY[7] => Add16.IN12
posY[7] => Add18.IN13
posY[8] => Add1.IN11
posY[8] => Add4.IN11
posY[8] => Add7.IN11
posY[8] => Add10.IN7
posY[8] => Add13.IN11
posY[8] => Add16.IN11
posY[8] => Add18.IN12
posY[9] => Add1.IN10
posY[9] => Add4.IN10
posY[9] => Add7.IN10
posY[9] => Add10.IN6
posY[9] => Add13.IN10
posY[9] => Add16.IN10
posY[9] => Add18.IN11
value[0] => Mux0.IN10
value[1] => Mux0.IN9
value[2] => Mux0.IN8


|chipInterface|mastermindVGA:mm|drawNumber:numDrawer|offset_check:segCheckX0
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawNumber:numDrawer|offset_check:segCheckY0
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawNumber:numDrawer|offset_check:segCheckX1
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawNumber:numDrawer|offset_check:segCheckY1
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawNumber:numDrawer|offset_check:segCheckX2
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawNumber:numDrawer|offset_check:segCheckY2
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawNumber:numDrawer|offset_check:segCheckX3
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawNumber:numDrawer|offset_check:segCheckY3
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawNumber:numDrawer|offset_check:segCheckX4
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawNumber:numDrawer|offset_check:segCheckY4
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawNumber:numDrawer|offset_check:segCheckX5
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawNumber:numDrawer|offset_check:segCheckY5
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawNumber:numDrawer|offset_check:segCheckX6
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawNumber:numDrawer|offset_check:segCheckY6
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawShape:shapeDrawer
color[0] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[1] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[2] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[3] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[4] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[5] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[6] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[7] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[8] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[9] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[10] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[11] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[12] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[13] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[14] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[15] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[16] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[17] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[18] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[19] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[20] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[21] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[22] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
color[23] <= shapeColor.DB_MAX_OUTPUT_PORT_TYPE
x[0] => x[0].IN3
x[1] => x[1].IN3
x[2] => x[2].IN3
x[3] => x[3].IN3
x[4] => x[4].IN3
x[5] => x[5].IN3
x[6] => x[6].IN3
x[7] => x[7].IN3
x[8] => x[8].IN3
x[9] => x[9].IN3
y[0] => y[0].IN3
y[1] => y[1].IN3
y[2] => y[2].IN3
y[3] => y[3].IN3
y[4] => y[4].IN3
y[5] => y[5].IN3
y[6] => y[6].IN3
y[7] => y[7].IN3
y[8] => y[8].IN3
y[9] => y[9].IN3
posX[0] => posX[0].IN2
posX[1] => posX[1].IN2
posX[2] => posX[2].IN2
posX[3] => posX[3].IN2
posX[4] => posX[4].IN2
posX[5] => posX[5].IN2
posX[6] => posX[6].IN2
posX[7] => posX[7].IN2
posX[8] => posX[8].IN2
posX[9] => posX[9].IN2
posY[0] => posY[0].IN2
posY[1] => posY[1].IN2
posY[2] => posY[2].IN2
posY[3] => posY[3].IN2
posY[4] => posY[4].IN2
posY[5] => posY[5].IN2
posY[6] => posY[6].IN2
posY[7] => posY[7].IN2
posY[8] => posY[8].IN2
posY[9] => posY[9].IN2
shape[0] => Equal0.IN2
shape[0] => Equal1.IN0
shape[0] => Equal2.IN1
shape[0] => Equal3.IN1
shape[0] => Equal4.IN2
shape[0] => Equal5.IN2
shape[1] => Equal0.IN0
shape[1] => Equal1.IN2
shape[1] => Equal2.IN0
shape[1] => Equal3.IN2
shape[1] => Equal4.IN1
shape[1] => Equal5.IN1
shape[2] => Equal0.IN1
shape[2] => Equal1.IN1
shape[2] => Equal2.IN2
shape[2] => Equal3.IN0
shape[2] => Equal4.IN0
shape[2] => Equal5.IN0


|chipInterface|mastermindVGA:mm|drawShape:shapeDrawer|offset_check:squareCheckX
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawShape:shapeDrawer|offset_check:squareCheckY
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawShape:shapeDrawer|offset_check:topStick
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawShape:shapeDrawer|offset_check:bottomStick
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawShape:shapeDrawer|offset_check:leftStick
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawShape:shapeDrawer|offset_check:rightStick
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawZnarlyZood:zzDrawer
color[0] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[1] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[2] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[3] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[4] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[5] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[6] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[7] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[8] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[9] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[10] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[11] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[12] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[13] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[14] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[15] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[16] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[17] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[18] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[19] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[20] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[21] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[22] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[23] <= color.DB_MAX_OUTPUT_PORT_TYPE
znarly[0] => LessThan0.IN8
znarly[0] => LessThan2.IN8
znarly[0] => LessThan4.IN8
znarly[0] => LessThan6.IN8
znarly[1] => LessThan0.IN7
znarly[1] => LessThan2.IN7
znarly[1] => LessThan4.IN7
znarly[1] => LessThan6.IN7
znarly[2] => LessThan0.IN6
znarly[2] => LessThan2.IN6
znarly[2] => LessThan4.IN6
znarly[2] => LessThan6.IN6
znarly[3] => LessThan0.IN5
znarly[3] => LessThan2.IN5
znarly[3] => LessThan4.IN5
znarly[3] => LessThan6.IN5
zood[0] => LessThan1.IN8
zood[0] => LessThan3.IN8
zood[0] => LessThan5.IN8
zood[0] => LessThan7.IN8
zood[1] => LessThan1.IN7
zood[1] => LessThan3.IN7
zood[1] => LessThan5.IN7
zood[1] => LessThan7.IN7
zood[2] => LessThan1.IN6
zood[2] => LessThan3.IN6
zood[2] => LessThan5.IN6
zood[2] => LessThan7.IN6
zood[3] => LessThan1.IN5
zood[3] => LessThan3.IN5
zood[3] => LessThan5.IN5
zood[3] => LessThan7.IN5
x[0] => x[0].IN4
x[1] => x[1].IN4
x[2] => x[2].IN4
x[3] => x[3].IN4
x[4] => x[4].IN4
x[5] => x[5].IN4
x[6] => x[6].IN4
x[7] => x[7].IN4
x[8] => x[8].IN4
x[9] => x[9].IN4
y[0] => y[0].IN4
y[1] => y[1].IN4
y[2] => y[2].IN4
y[3] => y[3].IN4
y[4] => y[4].IN4
y[5] => y[5].IN4
y[6] => y[6].IN4
y[7] => y[7].IN4
y[8] => y[8].IN4
y[9] => y[9].IN4
posX[0] => posX[0].IN4
posX[1] => posX[1].IN2
posX[2] => posX[2].IN2
posX[3] => posX[3].IN2
posX[4] => posX[4].IN2
posX[5] => posX[5].IN2
posX[6] => posX[6].IN2
posX[7] => posX[7].IN2
posX[8] => posX[8].IN2
posX[9] => posX[9].IN2
posY[0] => posY[0].IN4
posY[1] => posY[1].IN2
posY[2] => posY[2].IN2
posY[3] => posY[3].IN2
posY[4] => posY[4].IN2
posY[5] => posY[5].IN2
posY[6] => posY[6].IN2
posY[7] => posY[7].IN2
posY[8] => posY[8].IN2
posY[9] => posY[9].IN2


|chipInterface|mastermindVGA:mm|drawZnarlyZood:zzDrawer|offset_check:squareCheckX0
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawZnarlyZood:zzDrawer|offset_check:squareCheckY0
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawZnarlyZood:zzDrawer|offset_check:squareCheckX1
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawZnarlyZood:zzDrawer|offset_check:squareCheckY1
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawZnarlyZood:zzDrawer|offset_check:squareCheckX2
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawZnarlyZood:zzDrawer|offset_check:squareCheckY2
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawZnarlyZood:zzDrawer|offset_check:squareCheckX3
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


|chipInterface|mastermindVGA:mm|drawZnarlyZood:zzDrawer|offset_check:squareCheckY3
val[0] => LessThan0.IN10
val[0] => LessThan1.IN20
val[1] => LessThan0.IN9
val[1] => LessThan1.IN19
val[2] => LessThan0.IN8
val[2] => LessThan1.IN18
val[3] => LessThan0.IN7
val[3] => LessThan1.IN17
val[4] => LessThan0.IN6
val[4] => LessThan1.IN16
val[5] => LessThan0.IN5
val[5] => LessThan1.IN15
val[6] => LessThan0.IN4
val[6] => LessThan1.IN14
val[7] => LessThan0.IN3
val[7] => LessThan1.IN13
val[8] => LessThan0.IN2
val[8] => LessThan1.IN12
val[9] => LessThan0.IN1
val[9] => LessThan1.IN11
low[0] => LessThan0.IN20
low[0] => Add0.IN10
low[1] => LessThan0.IN19
low[1] => Add0.IN9
low[2] => LessThan0.IN18
low[2] => Add0.IN8
low[3] => LessThan0.IN17
low[3] => Add0.IN7
low[4] => LessThan0.IN16
low[4] => Add0.IN6
low[5] => LessThan0.IN15
low[5] => Add0.IN5
low[6] => LessThan0.IN14
low[6] => Add0.IN4
low[7] => LessThan0.IN13
low[7] => Add0.IN3
low[8] => LessThan0.IN12
low[8] => Add0.IN2
low[9] => LessThan0.IN11
low[9] => Add0.IN1
delta[0] => Add0.IN20
delta[1] => Add0.IN19
delta[2] => Add0.IN18
delta[3] => Add0.IN17
delta[4] => Add0.IN16
delta[5] => Add0.IN15
delta[6] => Add0.IN14
delta[7] => Add0.IN13
delta[8] => Add0.IN12
delta[9] => Add0.IN11
is_between <= is_between.DB_MAX_OUTPUT_PORT_TYPE


