<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\_compete\4-20220926fpga\Gowin_Selfpurchase\fpga\src\lcd.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.07</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 16 11:49:43 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>44671</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>24839</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>14</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4998</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>sys_clk </td>
</tr>
<tr>
<td>memory_clk</td>
<td>Base</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td></td>
<td></td>
<td>u_interfaces_top/memory_clk </td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>cmos_vsync </td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cmos_pclk </td>
</tr>
<tr>
<td>pre_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_interfaces_top/cmos_8_16bit_m0/de_o_s0/Q </td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>125.000</td>
<td>8.000
<td>0.000</td>
<td>62.500</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.511</td>
<td>398.250
<td>0.000</td>
<td>1.255</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.022</td>
<td>199.125
<td>0.000</td>
<td>2.511</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>7.533</td>
<td>132.750
<td>0.000</td>
<td>3.766</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>3.086</td>
<td>324.000
<td>0.000</td>
<td>1.543</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>3.086</td>
<td>324.000
<td>0.000</td>
<td>1.543</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>6.173</td>
<td>162.000
<td>0.000</td>
<td>3.086</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>15.432</td>
<td>64.800
<td>0.000</td>
<td>7.716</td>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUT</td>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT </td>
</tr>
<tr>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUT</td>
<td>memory_clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>27.000(MHz)</td>
<td>82.905(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>memory_clk</td>
<td>400.000(MHz)</td>
<td>2016.129(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cmos_pclk</td>
<td>100.000(MHz)</td>
<td>320.799(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>pre_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">58.432(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>64.800(MHz)</td>
<td>83.458(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">99.502(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of cmos_vsync!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>memory_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>memory_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pre_clk</td>
<td>Setup</td>
<td>-3173.281</td>
<td>1241</td>
</tr>
<tr>
<td>pre_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/cmos_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/mem_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-0.150</td>
<td>3</td>
</tr>
<tr>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {sys_clk*}] -to_clock [get_clocks {sys_clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>24.975</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.027</td>
</tr>
<tr>
<td>2</td>
<td>25.989</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_4_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.013</td>
</tr>
<tr>
<td>3</td>
<td>25.998</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_3_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.004</td>
</tr>
<tr>
<td>4</td>
<td>26.205</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
<td>u_uart_sfr/u_sfr15/o_contain_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.797</td>
</tr>
<tr>
<td>5</td>
<td>26.433</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
<td>u_uart_sfr/u_sfr01/o_contain_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.569</td>
</tr>
<tr>
<td>6</td>
<td>26.433</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
<td>u_uart_sfr/u_sfr00/o_contain_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.569</td>
</tr>
<tr>
<td>7</td>
<td>26.448</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
<td>u_uart_sfr/u_sfr12/o_contain_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.554</td>
</tr>
<tr>
<td>8</td>
<td>26.454</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
<td>u_uart_sfr/u_sfr1E/o_contain_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.548</td>
</tr>
<tr>
<td>9</td>
<td>26.454</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
<td>u_uart_sfr/u_sfr1D/o_contain_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.548</td>
</tr>
<tr>
<td>10</td>
<td>26.465</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
<td>u_uart_sfr/u_sfr13/o_contain_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.537</td>
</tr>
<tr>
<td>11</td>
<td>26.466</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
<td>u_uart_sfr/u_sfr07/o_contain_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.536</td>
</tr>
<tr>
<td>12</td>
<td>26.534</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_1_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.468</td>
</tr>
<tr>
<td>13</td>
<td>26.548</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.454</td>
</tr>
<tr>
<td>14</td>
<td>26.552</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
<td>u_uart_sfr/u_sfr14/o_contain_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.450</td>
</tr>
<tr>
<td>15</td>
<td>26.608</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.394</td>
</tr>
<tr>
<td>16</td>
<td>26.634</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
<td>u_uart_sfr/u_sfr02/o_contain_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.368</td>
</tr>
<tr>
<td>17</td>
<td>26.697</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
<td>u_uart_sfr/u_sfr11/o_contain_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.305</td>
</tr>
<tr>
<td>18</td>
<td>26.697</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
<td>u_uart_sfr/u_sfr0D/o_contain_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.305</td>
</tr>
<tr>
<td>19</td>
<td>26.697</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
<td>u_uart_sfr/u_sfr01/o_contain_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.305</td>
</tr>
<tr>
<td>20</td>
<td>26.708</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
<td>u_uart_sfr/u_sfr10/o_contain_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.294</td>
</tr>
<tr>
<td>21</td>
<td>26.714</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
<td>u_uart_sfr/u_sfr14/o_contain_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.288</td>
</tr>
<tr>
<td>22</td>
<td>26.731</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
<td>u_uart_sfr/u_sfr06/o_contain_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.271</td>
</tr>
<tr>
<td>23</td>
<td>26.732</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
<td>u_uart_sfr/u_sfr0E/o_contain_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.270</td>
</tr>
<tr>
<td>24</td>
<td>26.766</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
<td>u_uart_sfr/u_sfr05/o_contain_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.236</td>
</tr>
<tr>
<td>25</td>
<td>26.771</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
<td>u_uart_sfr/u_sfr10/o_contain_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.231</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {sys_clk*}] -to_clock [get_clocks {sys_clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0/Q</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_15_s0/Q</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_15_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_14_s0/Q</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_14_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1/Q</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_7_s1/Q</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_7_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_2_s1/Q</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_2_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_8_s0/Q</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_8_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_19_s0/Q</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_19_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/write_s5/Q</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/write_s5/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.427</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_0_s3/Q</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_0_s3/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>24</td>
<td>0.427</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_3_s4/Q</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_3_s4/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>25</td>
<td>0.427</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_0_s0/Q</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-2.461</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.721</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-2.461</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.721</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-2.124</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>0.208</td>
<td>1.729</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.676</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1/PRESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.061</td>
<td>0.198</td>
<td>0.464</td>
</tr>
<tr>
<td>2</td>
<td>0.676</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1/PRESET</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>-0.061</td>
<td>0.198</td>
<td>0.464</td>
</tr>
<tr>
<td>3</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_0_s3/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>4</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>5</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_0_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>6</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_1_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>7</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_2_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>8</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_3_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>9</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_4_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>10</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_5_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>11</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_6_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>12</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_7_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>13</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_8_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>14</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_9_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>15</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_10_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>16</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_11_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>17</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_12_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>18</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_13_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>19</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_14_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>20</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_15_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>21</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>22</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_16_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>23</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_17_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>24</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_18_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
<tr>
<td>25</td>
<td>0.819</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_19_s0/CLEAR</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.003</td>
<td>-0.208</td>
<td>1.074</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_7_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>u_interfaces_top/cmos_8_16bit_m0/x_cnt_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.489</td>
<td>4.489</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_pclk</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {sys_clk*}] -to_clock [get_clocks {sys_clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C3[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C2[2][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s11/I2</td>
</tr>
<tr>
<td>3.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R29C2[2][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s11/F</td>
</tr>
<tr>
<td>4.722</td>
<td>1.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s120/I2</td>
</tr>
<tr>
<td>5.239</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R9C2[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s120/F</td>
</tr>
<tr>
<td>7.011</td>
<td>1.772</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s86/I3</td>
</tr>
<tr>
<td>7.528</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C4[1][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s86/F</td>
</tr>
<tr>
<td>7.775</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C4[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s88/I3</td>
</tr>
<tr>
<td>8.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C4[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s88/F</td>
</tr>
<tr>
<td>8.709</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C3[3][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s60/I1</td>
</tr>
<tr>
<td>9.264</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C3[3][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s60/F</td>
</tr>
<tr>
<td>9.782</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[3][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s34/I0</td>
</tr>
<tr>
<td>10.153</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C3[3][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s34/F</td>
</tr>
<tr>
<td>11.051</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[1][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s14/I3</td>
</tr>
<tr>
<td>11.606</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C6[1][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s14/F</td>
</tr>
<tr>
<td>11.853</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C6[3][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s9/I0</td>
</tr>
<tr>
<td>12.402</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C6[3][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s9/F</td>
</tr>
<tr>
<td>12.404</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s6/I2</td>
</tr>
<tr>
<td>12.953</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C6[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s6/F</td>
</tr>
<tr>
<td>12.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_0_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C6[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.539, 37.740%; route: 7.256, 60.331%; tC2Q: 0.232, 1.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C3[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C2[2][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s11/I2</td>
</tr>
<tr>
<td>3.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R29C2[2][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s11/F</td>
</tr>
<tr>
<td>4.722</td>
<td>1.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s120/I2</td>
</tr>
<tr>
<td>5.239</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R9C2[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s120/F</td>
</tr>
<tr>
<td>5.774</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[0][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s45/I3</td>
</tr>
<tr>
<td>6.291</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C6[0][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s45/F</td>
</tr>
<tr>
<td>7.465</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s61/I0</td>
</tr>
<tr>
<td>7.918</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C6[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s61/F</td>
</tr>
<tr>
<td>8.526</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C6[3][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s44/I1</td>
</tr>
<tr>
<td>9.096</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C6[3][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s44/F</td>
</tr>
<tr>
<td>9.268</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C5[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s23/I1</td>
</tr>
<tr>
<td>9.721</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C5[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s23/F</td>
</tr>
<tr>
<td>10.118</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s13/I1</td>
</tr>
<tr>
<td>10.667</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s13/F</td>
</tr>
<tr>
<td>10.840</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[2][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s8/I2</td>
</tr>
<tr>
<td>11.389</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C6[2][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s8/F</td>
</tr>
<tr>
<td>11.390</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s7/I0</td>
</tr>
<tr>
<td>11.939</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C6[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s7/F</td>
</tr>
<tr>
<td>11.939</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C6[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_4_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C6[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.712, 42.786%; route: 6.069, 55.108%; tC2Q: 0.232, 2.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C3[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C2[2][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s11/I2</td>
</tr>
<tr>
<td>3.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R29C2[2][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s11/F</td>
</tr>
<tr>
<td>4.722</td>
<td>1.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s120/I2</td>
</tr>
<tr>
<td>5.239</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R9C2[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s120/F</td>
</tr>
<tr>
<td>6.750</td>
<td>1.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s85/I0</td>
</tr>
<tr>
<td>7.320</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s85/F</td>
</tr>
<tr>
<td>7.321</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s72/I3</td>
</tr>
<tr>
<td>7.891</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s72/F</td>
</tr>
<tr>
<td>7.893</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s51/I3</td>
</tr>
<tr>
<td>8.355</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s51/F</td>
</tr>
<tr>
<td>8.527</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s24/I3</td>
</tr>
<tr>
<td>9.044</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s24/F</td>
</tr>
<tr>
<td>9.728</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[3][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s12/I3</td>
</tr>
<tr>
<td>10.277</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C5[3][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s12/F</td>
</tr>
<tr>
<td>10.450</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[2][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s8/I1</td>
</tr>
<tr>
<td>10.903</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C6[2][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s8/F</td>
</tr>
<tr>
<td>11.559</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s7/I0</td>
</tr>
<tr>
<td>11.930</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s7/F</td>
</tr>
<tr>
<td>11.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_3_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C6[2][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.564, 41.476%; route: 6.208, 56.415%; tC2Q: 0.232, 2.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr15/o_contain_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
</tr>
<tr>
<td>1.819</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s5/I2</td>
</tr>
<tr>
<td>2.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s5/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s3/I3</td>
</tr>
<tr>
<td>2.908</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I2</td>
</tr>
<tr>
<td>3.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C12[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C18[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_1_s14/I0</td>
</tr>
<tr>
<td>5.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R53C18[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_1_s14/F</td>
</tr>
<tr>
<td>6.562</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s16/I3</td>
</tr>
<tr>
<td>7.015</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s16/F</td>
</tr>
<tr>
<td>8.091</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C18[1][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s5/I3</td>
</tr>
<tr>
<td>8.544</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C18[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s5/F</td>
</tr>
<tr>
<td>8.957</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C19[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s2/I2</td>
</tr>
<tr>
<td>9.328</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R52C19[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s2/F</td>
</tr>
<tr>
<td>11.722</td>
<td>2.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr15/o_contain_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>u_uart_sfr/u_sfr15/o_contain_7_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C21[0][A]</td>
<td>u_uart_sfr/u_sfr15/o_contain_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 31.232%; route: 7.193, 66.619%; tC2Q: 0.232, 2.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr01/o_contain_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
</tr>
<tr>
<td>1.819</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s5/I2</td>
</tr>
<tr>
<td>2.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s5/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s3/I3</td>
</tr>
<tr>
<td>2.908</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I2</td>
</tr>
<tr>
<td>3.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C12[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C18[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_1_s14/I0</td>
</tr>
<tr>
<td>5.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R53C18[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_1_s14/F</td>
</tr>
<tr>
<td>6.561</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C11[2][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s18/I3</td>
</tr>
<tr>
<td>7.116</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C11[2][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s18/F</td>
</tr>
<tr>
<td>7.529</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s13/I1</td>
</tr>
<tr>
<td>7.900</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C14[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s13/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C17[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s5/I1</td>
</tr>
<tr>
<td>9.111</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C17[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s5/F</td>
</tr>
<tr>
<td>9.508</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[0][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s2/I2</td>
</tr>
<tr>
<td>9.961</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R52C17[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s2/F</td>
</tr>
<tr>
<td>11.495</td>
<td>1.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr01/o_contain_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C11[0][B]</td>
<td>u_uart_sfr/u_sfr01/o_contain_2_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C11[0][B]</td>
<td>u_uart_sfr/u_sfr01/o_contain_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.029, 38.122%; route: 6.308, 59.683%; tC2Q: 0.232, 2.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr00/o_contain_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
</tr>
<tr>
<td>1.819</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s5/I2</td>
</tr>
<tr>
<td>2.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s5/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s3/I3</td>
</tr>
<tr>
<td>2.908</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I2</td>
</tr>
<tr>
<td>3.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C12[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C18[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_1_s14/I0</td>
</tr>
<tr>
<td>5.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R53C18[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_1_s14/F</td>
</tr>
<tr>
<td>6.561</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C11[2][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s18/I3</td>
</tr>
<tr>
<td>7.116</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C11[2][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s18/F</td>
</tr>
<tr>
<td>7.529</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s13/I1</td>
</tr>
<tr>
<td>7.900</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C14[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s13/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C17[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s5/I1</td>
</tr>
<tr>
<td>9.111</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C17[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s5/F</td>
</tr>
<tr>
<td>9.508</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[0][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s2/I2</td>
</tr>
<tr>
<td>9.961</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R52C17[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s2/F</td>
</tr>
<tr>
<td>11.495</td>
<td>1.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C11[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr00/o_contain_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C11[0][A]</td>
<td>u_uart_sfr/u_sfr00/o_contain_2_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C11[0][A]</td>
<td>u_uart_sfr/u_sfr00/o_contain_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.029, 38.122%; route: 6.308, 59.683%; tC2Q: 0.232, 2.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr12/o_contain_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
</tr>
<tr>
<td>1.819</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s5/I2</td>
</tr>
<tr>
<td>2.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s5/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s3/I3</td>
</tr>
<tr>
<td>2.908</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I2</td>
</tr>
<tr>
<td>3.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C12[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C18[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_1_s14/I0</td>
</tr>
<tr>
<td>5.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R53C18[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_1_s14/F</td>
</tr>
<tr>
<td>6.562</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s16/I3</td>
</tr>
<tr>
<td>7.015</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s16/F</td>
</tr>
<tr>
<td>8.091</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C18[1][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s5/I3</td>
</tr>
<tr>
<td>8.544</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C18[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s5/F</td>
</tr>
<tr>
<td>8.957</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C19[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s2/I2</td>
</tr>
<tr>
<td>9.328</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R52C19[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s2/F</td>
</tr>
<tr>
<td>11.480</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[2][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr12/o_contain_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C20[2][A]</td>
<td>u_uart_sfr/u_sfr12/o_contain_7_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C20[2][A]</td>
<td>u_uart_sfr/u_sfr12/o_contain_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 31.951%; route: 6.950, 65.851%; tC2Q: 0.232, 2.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr1E/o_contain_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
</tr>
<tr>
<td>1.819</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s5/I2</td>
</tr>
<tr>
<td>2.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s5/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s3/I3</td>
</tr>
<tr>
<td>2.908</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I2</td>
</tr>
<tr>
<td>3.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C12[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C18[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_1_s14/I0</td>
</tr>
<tr>
<td>5.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R53C18[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_1_s14/F</td>
</tr>
<tr>
<td>6.562</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s16/I3</td>
</tr>
<tr>
<td>7.015</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s16/F</td>
</tr>
<tr>
<td>8.091</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C18[1][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s5/I3</td>
</tr>
<tr>
<td>8.544</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C18[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s5/F</td>
</tr>
<tr>
<td>8.957</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C19[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s2/I2</td>
</tr>
<tr>
<td>9.328</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R52C19[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s2/F</td>
</tr>
<tr>
<td>11.474</td>
<td>2.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C13[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr1E/o_contain_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C13[0][A]</td>
<td>u_uart_sfr/u_sfr1E/o_contain_7_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C13[0][A]</td>
<td>u_uart_sfr/u_sfr1E/o_contain_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 31.968%; route: 6.944, 65.833%; tC2Q: 0.232, 2.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr1D/o_contain_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
</tr>
<tr>
<td>1.819</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s5/I2</td>
</tr>
<tr>
<td>2.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s5/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s3/I3</td>
</tr>
<tr>
<td>2.908</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I2</td>
</tr>
<tr>
<td>3.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C12[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C18[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_1_s14/I0</td>
</tr>
<tr>
<td>5.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R53C18[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_1_s14/F</td>
</tr>
<tr>
<td>6.562</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s16/I3</td>
</tr>
<tr>
<td>7.015</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s16/F</td>
</tr>
<tr>
<td>8.091</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C18[1][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s5/I3</td>
</tr>
<tr>
<td>8.544</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C18[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s5/F</td>
</tr>
<tr>
<td>8.957</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C19[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s2/I2</td>
</tr>
<tr>
<td>9.328</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R52C19[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s2/F</td>
</tr>
<tr>
<td>11.474</td>
<td>2.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C14[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr1D/o_contain_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C14[1][A]</td>
<td>u_uart_sfr/u_sfr1D/o_contain_7_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C14[1][A]</td>
<td>u_uart_sfr/u_sfr1D/o_contain_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 31.968%; route: 6.944, 65.833%; tC2Q: 0.232, 2.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr13/o_contain_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
</tr>
<tr>
<td>1.819</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s5/I2</td>
</tr>
<tr>
<td>2.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s5/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s3/I3</td>
</tr>
<tr>
<td>2.908</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I2</td>
</tr>
<tr>
<td>3.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C12[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C18[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_1_s14/I0</td>
</tr>
<tr>
<td>5.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R53C18[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_1_s14/F</td>
</tr>
<tr>
<td>6.562</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s16/I3</td>
</tr>
<tr>
<td>7.015</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s16/F</td>
</tr>
<tr>
<td>8.091</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C18[1][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s5/I3</td>
</tr>
<tr>
<td>8.544</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C18[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s5/F</td>
</tr>
<tr>
<td>8.957</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C19[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s2/I2</td>
</tr>
<tr>
<td>9.328</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R52C19[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s2/F</td>
</tr>
<tr>
<td>11.462</td>
<td>2.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[1][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr13/o_contain_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C17[1][B]</td>
<td>u_uart_sfr/u_sfr13/o_contain_7_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C17[1][B]</td>
<td>u_uart_sfr/u_sfr13/o_contain_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 32.003%; route: 6.933, 65.796%; tC2Q: 0.232, 2.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr07/o_contain_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
</tr>
<tr>
<td>1.819</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s5/I2</td>
</tr>
<tr>
<td>2.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s5/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s3/I3</td>
</tr>
<tr>
<td>2.908</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I2</td>
</tr>
<tr>
<td>3.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C12[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C18[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_1_s14/I0</td>
</tr>
<tr>
<td>5.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R53C18[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_1_s14/F</td>
</tr>
<tr>
<td>6.561</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C11[2][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s18/I3</td>
</tr>
<tr>
<td>7.116</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C11[2][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s18/F</td>
</tr>
<tr>
<td>7.529</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s13/I1</td>
</tr>
<tr>
<td>7.900</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C14[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s13/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C17[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s5/I1</td>
</tr>
<tr>
<td>9.111</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C17[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s5/F</td>
</tr>
<tr>
<td>9.508</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[0][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s2/I2</td>
</tr>
<tr>
<td>9.961</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R52C17[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s2/F</td>
</tr>
<tr>
<td>11.462</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C13[1][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr07/o_contain_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C13[1][B]</td>
<td>u_uart_sfr/u_sfr07/o_contain_2_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C13[1][B]</td>
<td>u_uart_sfr/u_sfr07/o_contain_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.029, 38.239%; route: 6.275, 59.559%; tC2Q: 0.232, 2.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C3[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C2[2][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s11/I2</td>
</tr>
<tr>
<td>3.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R29C2[2][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s11/F</td>
</tr>
<tr>
<td>4.722</td>
<td>1.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s120/I2</td>
</tr>
<tr>
<td>5.239</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R9C2[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s120/F</td>
</tr>
<tr>
<td>7.039</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C2[2][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s99/I2</td>
</tr>
<tr>
<td>7.609</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C2[2][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s99/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C3[1][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s77/I3</td>
</tr>
<tr>
<td>8.234</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C3[1][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s77/F</td>
</tr>
<tr>
<td>9.117</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C3[3][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s45/I2</td>
</tr>
<tr>
<td>9.579</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C3[3][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s45/F</td>
</tr>
<tr>
<td>9.751</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s19/I0</td>
</tr>
<tr>
<td>10.300</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C4[1][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s19/F</td>
</tr>
<tr>
<td>10.473</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s10/I1</td>
</tr>
<tr>
<td>11.022</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C5[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s10/F</td>
</tr>
<tr>
<td>11.023</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s6/I3</td>
</tr>
<tr>
<td>11.394</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s6/F</td>
</tr>
<tr>
<td>11.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_1_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C5[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.026, 38.460%; route: 6.210, 59.324%; tC2Q: 0.232, 2.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C3[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C2[2][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s11/I2</td>
</tr>
<tr>
<td>3.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R29C2[2][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s11/F</td>
</tr>
<tr>
<td>4.276</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[3][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s68/I2</td>
</tr>
<tr>
<td>4.729</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R12C6[3][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s68/F</td>
</tr>
<tr>
<td>5.454</td>
<td>0.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C2[3][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s68/I2</td>
</tr>
<tr>
<td>5.971</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C2[3][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s68/F</td>
</tr>
<tr>
<td>7.294</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s60/I3</td>
</tr>
<tr>
<td>7.849</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s60/F</td>
</tr>
<tr>
<td>8.267</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C3[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s44/I2</td>
</tr>
<tr>
<td>8.720</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C3[1][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s44/F</td>
</tr>
<tr>
<td>9.797</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C3[2][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s20/I3</td>
</tr>
<tr>
<td>10.346</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C3[2][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s20/F</td>
</tr>
<tr>
<td>10.347</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C3[0][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s11/I0</td>
</tr>
<tr>
<td>10.809</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C3[0][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s11/F</td>
</tr>
<tr>
<td>10.810</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C3[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s7/I3</td>
</tr>
<tr>
<td>11.380</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C3[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s7/F</td>
</tr>
<tr>
<td>11.380</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C3[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C3[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_6_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C3[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.114, 39.352%; route: 6.108, 58.429%; tC2Q: 0.232, 2.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr14/o_contain_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
</tr>
<tr>
<td>1.819</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s5/I2</td>
</tr>
<tr>
<td>2.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s5/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s3/I3</td>
</tr>
<tr>
<td>2.908</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I2</td>
</tr>
<tr>
<td>3.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C12[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C18[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_1_s14/I0</td>
</tr>
<tr>
<td>5.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R53C18[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_1_s14/F</td>
</tr>
<tr>
<td>6.561</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C11[2][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s18/I3</td>
</tr>
<tr>
<td>7.116</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C11[2][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s18/F</td>
</tr>
<tr>
<td>7.529</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s13/I1</td>
</tr>
<tr>
<td>7.900</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C14[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s13/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C17[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s5/I1</td>
</tr>
<tr>
<td>9.111</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C17[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s5/F</td>
</tr>
<tr>
<td>9.508</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[0][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s2/I2</td>
</tr>
<tr>
<td>9.961</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R52C17[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s2/F</td>
</tr>
<tr>
<td>11.376</td>
<td>1.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C11[1][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr14/o_contain_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[1][B]</td>
<td>u_uart_sfr/u_sfr14/o_contain_2_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C11[1][B]</td>
<td>u_uart_sfr/u_sfr14/o_contain_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.029, 38.555%; route: 6.189, 59.225%; tC2Q: 0.232, 2.220%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R16C3[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/lut_index_9_s2/Q</td>
</tr>
<tr>
<td>2.572</td>
<td>1.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C2[2][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s11/I2</td>
</tr>
<tr>
<td>3.127</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R29C2[2][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s11/F</td>
</tr>
<tr>
<td>4.722</td>
<td>1.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s120/I2</td>
</tr>
<tr>
<td>5.239</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R9C2[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s120/F</td>
</tr>
<tr>
<td>6.916</td>
<td>1.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[0][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s133/I3</td>
</tr>
<tr>
<td>7.287</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C2[0][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s133/F</td>
</tr>
<tr>
<td>7.292</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s110/I3</td>
</tr>
<tr>
<td>7.862</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C2[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s110/F</td>
</tr>
<tr>
<td>8.034</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C2[2][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s71/I3</td>
</tr>
<tr>
<td>8.405</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C2[2][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s71/F</td>
</tr>
<tr>
<td>8.575</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[2][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s34/I1</td>
</tr>
<tr>
<td>9.037</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C3[2][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s34/F</td>
</tr>
<tr>
<td>9.039</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[2][B]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s15/I0</td>
</tr>
<tr>
<td>9.492</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C3[2][B]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s15/F</td>
</tr>
<tr>
<td>9.905</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C3[2][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s8/I1</td>
</tr>
<tr>
<td>10.358</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C3[2][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s8/F</td>
</tr>
<tr>
<td>10.771</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C4[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s6/I1</td>
</tr>
<tr>
<td>11.320</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C4[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s6/F</td>
</tr>
<tr>
<td>11.320</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C4[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C4[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_2_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C4[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.301, 41.378%; route: 5.861, 56.390%; tC2Q: 0.232, 2.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr02/o_contain_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
</tr>
<tr>
<td>1.819</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s5/I2</td>
</tr>
<tr>
<td>2.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s5/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s3/I3</td>
</tr>
<tr>
<td>2.908</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I2</td>
</tr>
<tr>
<td>3.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C12[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C18[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_1_s14/I0</td>
</tr>
<tr>
<td>5.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R53C18[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_1_s14/F</td>
</tr>
<tr>
<td>6.561</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C11[2][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s18/I3</td>
</tr>
<tr>
<td>7.116</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C11[2][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s18/F</td>
</tr>
<tr>
<td>7.529</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s13/I1</td>
</tr>
<tr>
<td>7.900</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C14[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s13/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C17[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s5/I1</td>
</tr>
<tr>
<td>9.111</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C17[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s5/F</td>
</tr>
<tr>
<td>9.508</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[0][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s2/I2</td>
</tr>
<tr>
<td>9.961</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R52C17[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s2/F</td>
</tr>
<tr>
<td>11.294</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C14[1][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr02/o_contain_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C14[1][B]</td>
<td>u_uart_sfr/u_sfr02/o_contain_2_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C14[1][B]</td>
<td>u_uart_sfr/u_sfr02/o_contain_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.029, 38.859%; route: 6.107, 58.904%; tC2Q: 0.232, 2.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr11/o_contain_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
</tr>
<tr>
<td>1.819</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s5/I2</td>
</tr>
<tr>
<td>2.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s5/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s3/I3</td>
</tr>
<tr>
<td>2.908</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I2</td>
</tr>
<tr>
<td>3.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C12[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C18[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_1_s14/I0</td>
</tr>
<tr>
<td>5.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R53C18[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_1_s14/F</td>
</tr>
<tr>
<td>6.562</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s16/I3</td>
</tr>
<tr>
<td>7.015</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s16/F</td>
</tr>
<tr>
<td>8.091</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C18[1][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s5/I3</td>
</tr>
<tr>
<td>8.544</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C18[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s5/F</td>
</tr>
<tr>
<td>8.957</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C19[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s2/I2</td>
</tr>
<tr>
<td>9.328</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R52C19[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s2/F</td>
</tr>
<tr>
<td>11.231</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C18[2][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr11/o_contain_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C18[2][B]</td>
<td>u_uart_sfr/u_sfr11/o_contain_7_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C18[2][B]</td>
<td>u_uart_sfr/u_sfr11/o_contain_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 32.721%; route: 6.701, 65.028%; tC2Q: 0.232, 2.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr0D/o_contain_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
</tr>
<tr>
<td>1.819</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s5/I2</td>
</tr>
<tr>
<td>2.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s5/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s3/I3</td>
</tr>
<tr>
<td>2.908</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I2</td>
</tr>
<tr>
<td>3.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C12[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C18[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_1_s14/I0</td>
</tr>
<tr>
<td>5.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R53C18[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_1_s14/F</td>
</tr>
<tr>
<td>6.562</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s16/I3</td>
</tr>
<tr>
<td>7.015</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s16/F</td>
</tr>
<tr>
<td>8.091</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C18[1][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s5/I3</td>
</tr>
<tr>
<td>8.544</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C18[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s5/F</td>
</tr>
<tr>
<td>8.957</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C19[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s2/I2</td>
</tr>
<tr>
<td>9.328</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R52C19[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s2/F</td>
</tr>
<tr>
<td>11.231</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C18[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr0D/o_contain_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C18[1][A]</td>
<td>u_uart_sfr/u_sfr0D/o_contain_7_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C18[1][A]</td>
<td>u_uart_sfr/u_sfr0D/o_contain_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 32.721%; route: 6.701, 65.028%; tC2Q: 0.232, 2.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr01/o_contain_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
</tr>
<tr>
<td>1.819</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s5/I2</td>
</tr>
<tr>
<td>2.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s5/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s3/I3</td>
</tr>
<tr>
<td>2.908</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I2</td>
</tr>
<tr>
<td>3.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C12[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C18[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_1_s14/I0</td>
</tr>
<tr>
<td>5.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R53C18[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_1_s14/F</td>
</tr>
<tr>
<td>6.562</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s16/I3</td>
</tr>
<tr>
<td>7.015</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s16/F</td>
</tr>
<tr>
<td>8.091</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C18[1][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s5/I3</td>
</tr>
<tr>
<td>8.544</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C18[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s5/F</td>
</tr>
<tr>
<td>8.957</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C19[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s2/I2</td>
</tr>
<tr>
<td>9.328</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R52C19[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s2/F</td>
</tr>
<tr>
<td>11.231</td>
<td>1.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr01/o_contain_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C12[1][A]</td>
<td>u_uart_sfr/u_sfr01/o_contain_7_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C12[1][A]</td>
<td>u_uart_sfr/u_sfr01/o_contain_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 32.721%; route: 6.701, 65.028%; tC2Q: 0.232, 2.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr10/o_contain_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
</tr>
<tr>
<td>1.819</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s5/I2</td>
</tr>
<tr>
<td>2.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s5/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s3/I3</td>
</tr>
<tr>
<td>2.908</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I2</td>
</tr>
<tr>
<td>3.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C12[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C18[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_1_s14/I0</td>
</tr>
<tr>
<td>5.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R53C18[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_1_s14/F</td>
</tr>
<tr>
<td>6.562</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s16/I3</td>
</tr>
<tr>
<td>7.015</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s16/F</td>
</tr>
<tr>
<td>8.091</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C18[1][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s5/I3</td>
</tr>
<tr>
<td>8.544</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C18[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s5/F</td>
</tr>
<tr>
<td>8.957</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C19[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s2/I2</td>
</tr>
<tr>
<td>9.328</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R52C19[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s2/F</td>
</tr>
<tr>
<td>11.220</td>
<td>1.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr10/o_contain_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C12[1][A]</td>
<td>u_uart_sfr/u_sfr10/o_contain_7_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C12[1][A]</td>
<td>u_uart_sfr/u_sfr10/o_contain_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 32.757%; route: 6.690, 64.989%; tC2Q: 0.232, 2.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr14/o_contain_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
</tr>
<tr>
<td>1.819</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s5/I2</td>
</tr>
<tr>
<td>2.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s5/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s3/I3</td>
</tr>
<tr>
<td>2.908</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I2</td>
</tr>
<tr>
<td>3.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C12[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C18[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_1_s14/I0</td>
</tr>
<tr>
<td>5.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R53C18[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_1_s14/F</td>
</tr>
<tr>
<td>6.562</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s16/I3</td>
</tr>
<tr>
<td>7.015</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C13[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s16/F</td>
</tr>
<tr>
<td>8.091</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C18[1][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s5/I3</td>
</tr>
<tr>
<td>8.544</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C18[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s5/F</td>
</tr>
<tr>
<td>8.957</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C19[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_7_s2/I2</td>
</tr>
<tr>
<td>9.328</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R52C19[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_7_s2/F</td>
</tr>
<tr>
<td>11.214</td>
<td>1.886</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C11[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr14/o_contain_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C11[1][A]</td>
<td>u_uart_sfr/u_sfr14/o_contain_7_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C11[1][A]</td>
<td>u_uart_sfr/u_sfr14/o_contain_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.372, 32.775%; route: 6.684, 64.969%; tC2Q: 0.232, 2.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr06/o_contain_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
</tr>
<tr>
<td>1.819</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s5/I2</td>
</tr>
<tr>
<td>2.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s5/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s3/I3</td>
</tr>
<tr>
<td>2.908</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I2</td>
</tr>
<tr>
<td>3.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C12[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C18[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_1_s14/I0</td>
</tr>
<tr>
<td>5.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R53C18[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_1_s14/F</td>
</tr>
<tr>
<td>6.561</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C11[2][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s18/I3</td>
</tr>
<tr>
<td>7.116</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C11[2][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s18/F</td>
</tr>
<tr>
<td>7.529</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s13/I1</td>
</tr>
<tr>
<td>7.900</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C14[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s13/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C17[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s5/I1</td>
</tr>
<tr>
<td>9.111</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C17[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s5/F</td>
</tr>
<tr>
<td>9.508</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[0][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s2/I2</td>
</tr>
<tr>
<td>9.961</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R52C17[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s2/F</td>
</tr>
<tr>
<td>11.197</td>
<td>1.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr06/o_contain_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C12[1][A]</td>
<td>u_uart_sfr/u_sfr06/o_contain_2_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C12[1][A]</td>
<td>u_uart_sfr/u_sfr06/o_contain_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.029, 39.228%; route: 6.010, 58.513%; tC2Q: 0.232, 2.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr0E/o_contain_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
</tr>
<tr>
<td>1.819</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s5/I2</td>
</tr>
<tr>
<td>2.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s5/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s3/I3</td>
</tr>
<tr>
<td>2.908</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I2</td>
</tr>
<tr>
<td>3.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C12[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C18[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_1_s14/I0</td>
</tr>
<tr>
<td>5.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R53C18[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_1_s14/F</td>
</tr>
<tr>
<td>6.561</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C11[2][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s18/I3</td>
</tr>
<tr>
<td>7.116</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C11[2][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s18/F</td>
</tr>
<tr>
<td>7.529</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s13/I1</td>
</tr>
<tr>
<td>7.900</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C14[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s13/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C17[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s5/I1</td>
</tr>
<tr>
<td>9.111</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C17[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s5/F</td>
</tr>
<tr>
<td>9.508</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[0][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s2/I2</td>
</tr>
<tr>
<td>9.961</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R52C17[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s2/F</td>
</tr>
<tr>
<td>11.196</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C13[2][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr0E/o_contain_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C13[2][A]</td>
<td>u_uart_sfr/u_sfr0E/o_contain_2_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C13[2][A]</td>
<td>u_uart_sfr/u_sfr0E/o_contain_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.029, 39.232%; route: 6.009, 58.509%; tC2Q: 0.232, 2.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr05/o_contain_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
</tr>
<tr>
<td>1.819</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s5/I2</td>
</tr>
<tr>
<td>2.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s5/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s3/I3</td>
</tr>
<tr>
<td>2.908</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I2</td>
</tr>
<tr>
<td>3.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C12[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C18[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_1_s14/I0</td>
</tr>
<tr>
<td>5.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R53C18[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_1_s14/F</td>
</tr>
<tr>
<td>6.561</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C11[2][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s18/I3</td>
</tr>
<tr>
<td>7.116</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C11[2][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s18/F</td>
</tr>
<tr>
<td>7.529</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s13/I1</td>
</tr>
<tr>
<td>7.900</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C14[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s13/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C17[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s5/I1</td>
</tr>
<tr>
<td>9.111</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C17[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s5/F</td>
</tr>
<tr>
<td>9.508</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[0][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s2/I2</td>
</tr>
<tr>
<td>9.961</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R52C17[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s2/F</td>
</tr>
<tr>
<td>11.161</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[1][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr05/o_contain_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C11[1][B]</td>
<td>u_uart_sfr/u_sfr05/o_contain_2_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C11[1][B]</td>
<td>u_uart_sfr/u_sfr05/o_contain_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.029, 39.363%; route: 5.975, 58.370%; tC2Q: 0.232, 2.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_sfr10/o_contain_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C12[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_14_s1/Q</td>
</tr>
<tr>
<td>1.819</td>
<td>0.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>u_uart_sfr/u_sfr00/n10_s5/I2</td>
</tr>
<tr>
<td>2.389</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s5/F</td>
</tr>
<tr>
<td>2.391</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s3/I3</td>
</tr>
<tr>
<td>2.908</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R45C13[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[3][A]</td>
<td>u_uart_sfr/u_sfr00/n10_s1/I2</td>
</tr>
<tr>
<td>3.895</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R44C12[3][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr00/n10_s1/F</td>
</tr>
<tr>
<td>4.880</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C18[1][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_1_s14/I0</td>
</tr>
<tr>
<td>5.333</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R53C18[1][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_1_s14/F</td>
</tr>
<tr>
<td>6.561</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C11[2][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s18/I3</td>
</tr>
<tr>
<td>7.116</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C11[2][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s18/F</td>
</tr>
<tr>
<td>7.529</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14[0][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s13/I1</td>
</tr>
<tr>
<td>7.900</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C14[0][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s13/F</td>
</tr>
<tr>
<td>8.556</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C17[3][B]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s5/I1</td>
</tr>
<tr>
<td>9.111</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C17[3][B]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s5/F</td>
</tr>
<tr>
<td>9.508</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C17[0][A]</td>
<td>u_uart_sfr/u_sfr1F/io_ad_data_2_s2/I2</td>
</tr>
<tr>
<td>9.961</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R52C17[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_sfr1F/io_ad_data_2_s2/F</td>
</tr>
<tr>
<td>11.156</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C12[2][B]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_sfr10/o_contain_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>37.963</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C12[2][B]</td>
<td>u_uart_sfr/u_sfr10/o_contain_2_s0/CLK</td>
</tr>
<tr>
<td>37.928</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C12[2][B]</td>
<td>u_uart_sfr/u_sfr10/o_contain_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.029, 39.382%; route: 5.970, 58.351%; tC2Q: 0.232, 2.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {sys_clk*}] -to_clock [get_clocks {sys_clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R47C20[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/n96_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C20[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/uart_rx_inst/n96_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C20[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C20[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C20[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R45C20[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_15_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C20[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/n91_s1/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C20[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/uart_rx_inst/n91_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C20[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C20[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C20[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C19[1][A]</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R42C19[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C19[1][A]</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/n68_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C19[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/uart_tx_inst/n68_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C19[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C19[1][A]</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C19[1][A]</td>
<td>u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R45C13[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/n737_s0/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C13[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/debug_ctrl_inst/n737_s0/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C13[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C13[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C14[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_7_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C14[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_7_s1/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C14[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/n586_s1/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C14[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/debug_ctrl_inst/n586_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C14[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C14[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_7_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C14[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C13[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_2_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R43C13[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_2_s1/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C13[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/n543_s1/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C13[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/debug_ctrl_inst/n543_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C13[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C13[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_2_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C13[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C15[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R44C15[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C15[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/n489_s1/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C15[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/debug_ctrl_inst/n489_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C15[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C15[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C15[1][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C15[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C15[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_19_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C15[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/n478_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C15[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/debug_ctrl_inst/n478_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C15[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C15[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C15[0][A]</td>
<td>u_uart_sfr/u_debug/debug_ctrl_inst/clk_cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n324_s0/I0</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n324_s0/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n156_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n156_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n155_s1/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n155_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n146_s1/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n146_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C6[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n42_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n42_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C7[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C7[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n38_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n38_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C7[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n36_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n36_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C8[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C8[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n32_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n32_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C8[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C8[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n30_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n30_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C6[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/n68_s3/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/n68_s3/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C6[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/n66_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/n66_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/write_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/write_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/write_s5/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C5[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/write_s5/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n81_s8/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" background: #97FFFF;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n81_s8/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/i2c_config_m0/i2c_master_top_m0/write_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/write_s5/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>u_interfaces_top/i2c_config_m0/i2c_master_top_m0/write_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C18[1][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R47C18[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_0_s3/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C18[1][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/n141_s3/I2</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C18[1][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/uart_rx_inst/n141_s3/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C18[1][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C18[1][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C18[1][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C18[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_3_s4/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R47C18[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_3_s4/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C18[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/n138_s6/I3</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C18[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/uart_rx_inst/n138_s6/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C18[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_3_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C18[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_3_s4/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C18[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C18[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R45C18[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.065</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C18[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/n106_s1/I0</td>
</tr>
<tr>
<td>1.297</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C18[0][A]</td>
<td style=" background: #97FFFF;">u_uart_sfr/u_debug/uart_rx_inst/n106_s1/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C18[0][A]</td>
<td style=" font-weight:bold;">u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>543</td>
<td>IOT27[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C18[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C18[0][A]</td>
<td>u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.511</td>
<td>1.489</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>1250.050</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.489, 86.521%; tC2Q: 0.232, 13.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.511</td>
<td>1.489</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R56C12</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>1250.050</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.489, 86.521%; tC2Q: 0.232, 13.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB27[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB27[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB27[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB35[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB35[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB35[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB9[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB9[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB9[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB26[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB26[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB26[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB4[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB4[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL40[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL40[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL40[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB36[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB36[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB36[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL31[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL31[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL31[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB8[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL53[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL53[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL53[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL35[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL35[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB3[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB3[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB3[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB2[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB2[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB2[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL45[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL45[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL45[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB48[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB48[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB48[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB54[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB54[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB54[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1252.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1250.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1249.999</td>
<td>1249.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1249.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.546</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.790</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1251.022</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1189</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1252.519</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1250.000</td>
<td>1250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1250.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1250.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>1250.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td>1250.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB52[A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.208</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.497, 86.583%; tC2Q: 0.232, 13.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>896.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>895.581</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>895.061</td>
<td>895.061</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>895.061</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>895.608</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>895.793</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>895.995</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R44C25[2][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
</tr>
<tr>
<td>896.256</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C28[2][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>895.000</td>
<td>895.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>895.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>895.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>895.534</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C28[2][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1/CLK</td>
</tr>
<tr>
<td>895.569</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1</td>
</tr>
<tr>
<td>895.580</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C28[2][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>896.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>895.581</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>895.061</td>
<td>895.061</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>895.061</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>895.608</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>895.793</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>895.995</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R44C25[2][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
</tr>
<tr>
<td>896.256</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C28[2][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>895.000</td>
<td>895.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>895.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>895.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>895.534</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C28[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>895.569</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1</td>
</tr>
<tr>
<td>895.580</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C28[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[1][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_0_s3</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C25[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/allian_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[0][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[0][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C26[0][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[1][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_0_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_0_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C25[1][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_1_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_1_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[2][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_2_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_2_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C24[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[2][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_3_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_3_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C25[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_4_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_4_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_5_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_5_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C24[0][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C25[0][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C25[0][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_6_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_6_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C25[0][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_7_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_7_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C25[1][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_8_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_8_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_9_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_9_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C24[0][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_10_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_10_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C24[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C24[0][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_11_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_11_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C24[0][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C24[0][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C24[0][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_12_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_12_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C24[0][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C24[2][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C24[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_13_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_13_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C24[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[0][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_14_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_14_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C24[0][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[0][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[0][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_15_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_15_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C24[0][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[2][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C25[2][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_den_16b_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_16_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_16_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C25[0][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C25[1][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C25[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_17_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_17_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C25[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_18_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_18_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C24[1][A]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2501.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1657</td>
<td>BOTTOMSIDE[0]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C34[0][A]</td>
<td>u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>2500.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>585</td>
<td>R48C34[0][A]</td>
<td style=" font-weight:bold;">u_interfaces_top/DDR3_Memory_Interface_Top_inst/gw3_top/i4/u_ddr_phy_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>2501.597</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[1][B]</td>
<td style=" font-weight:bold;">u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2499.998</td>
<td>2499.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2499.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.545</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>3709</td>
<td>TOPSIDE[0]</td>
<td>u_interfaces_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2500.729</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_19_s0/CLK</td>
</tr>
<tr>
<td>2500.764</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_19_s0</td>
</tr>
<tr>
<td>2500.775</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C24[1][B]</td>
<td>u_interfaces_top/Video_Frame_Buffer_Top_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.872, 81.188%; tC2Q: 0.202, 18.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_7_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_i_d0_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_interfaces_top/cmos_8_16bit_m0/x_cnt_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>u_interfaces_top/cmos_8_16bit_m0/x_cnt_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>u_interfaces_top/cmos_8_16bit_m0/x_cnt_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.489</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cmos_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.555</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>u_interfaces_top/cmos_8_16bit_m0/pdata_o_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3709</td>
<td>post_clk</td>
<td>-3.238</td>
<td>0.261</td>
</tr>
<tr>
<td>2358</td>
<td>pre_clk</td>
<td>-9.192</td>
<td>0.912</td>
</tr>
<tr>
<td>1880</td>
<td>n82_5</td>
<td>6.421</td>
<td>1.870</td>
</tr>
<tr>
<td>1784</td>
<td>n162_5</td>
<td>9.624</td>
<td>1.870</td>
</tr>
<tr>
<td>1657</td>
<td>dma_clk</td>
<td>-2.108</td>
<td>0.261</td>
</tr>
<tr>
<td>1189</td>
<td>ddr_rst</td>
<td>-3.238</td>
<td>1.505</td>
</tr>
<tr>
<td>656</td>
<td>o_finish_Z</td>
<td>-7.273</td>
<td>4.549</td>
</tr>
<tr>
<td>652</td>
<td>n15575_3</td>
<td>10.184</td>
<td>3.603</td>
</tr>
<tr>
<td>585</td>
<td>init_calib_complete</td>
<td>0.641</td>
<td>1.953</td>
</tr>
<tr>
<td>543</td>
<td>sys_clk_d</td>
<td>-11.379</td>
<td>0.261</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C7</td>
<td>97.22%</td>
</tr>
<tr>
<td>R14C44</td>
<td>95.83%</td>
</tr>
<tr>
<td>R15C9</td>
<td>94.44%</td>
</tr>
<tr>
<td>R4C39</td>
<td>94.44%</td>
</tr>
<tr>
<td>R11C8</td>
<td>94.44%</td>
</tr>
<tr>
<td>R14C7</td>
<td>94.44%</td>
</tr>
<tr>
<td>R24C33</td>
<td>94.44%</td>
</tr>
<tr>
<td>R18C8</td>
<td>93.06%</td>
</tr>
<tr>
<td>R16C49</td>
<td>93.06%</td>
</tr>
<tr>
<td>R5C9</td>
<td>93.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 37.037 -waveform {0 18.518} [get_ports {sys_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name memory_clk -period 2.5 -waveform {0 1.25} [get_nets {u_interfaces_top/memory_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_vsync -period 1000 -waveform {0 500} [get_ports {cmos_vsync}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_pclk -period 10 -waveform {0 5} [get_ports {cmos_pclk}] -add</td>
</tr>
<tr>
<td></td>
<td>Actived</td>
<td>report_timing -hold -from_clock [get_clocks {sys_clk*}] -to_clock [get_clocks {sys_clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
<tr>
<td></td>
<td>Actived</td>
<td>report_timing -setup -from_clock [get_clocks {sys_clk*}] -to_clock [get_clocks {sys_clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
