Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Fri Nov 13 13:07:52 2015
| Host         : MuseOfSpace running 64-bit Linux Mint 17 Qiana
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file screen_top_timing_summary_routed.rpt -rpx screen_top_timing_summary_routed.rpx
| Design       : screen_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 2 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.616        0.000                      0                 1288        0.105        0.000                      0                 1288        3.000        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout1    {0.000 10.000}     20.000          50.000          
  clkout2    {0.000 20.000}     40.000          25.000          
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.208        0.000                      0                  344        0.105        0.000                      0                  344        3.000        0.000                       0                    64  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           7.982        0.000                      0                    3        0.475        0.000                      0                    3        4.500        0.000                       0                     4  
  clkout2          22.591        0.000                      0                  900        0.263        0.000                      0                  900       18.750        0.000                       0                   162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       sys_clk_pin         3.616        0.000                      0                   40        0.539        0.000                      0                   40  
clkout0       clkout2             5.686        0.000                      0                    1        1.010        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenmem/mem_reg_512_767_1_1/RAMS64E_A/WADR6
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.396ns (34.459%)  route 2.655ns (65.541%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.713     5.071    vga/myvgatimer/xy/CLK
    SLICE_X84Y141        FDRE                                         r  vga/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518     5.589 r  vga/myvgatimer/xy/x_reg[6]/Q
                         net (fo=48, routed)          0.876     6.466    vga/myvgatimer/xy/Q[2]
    SLICE_X86Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.122 r  vga/myvgatimer/xy/mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.122    vga/myvgatimer/xy/mem_reg_0_255_0_0_i_2_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.344 r  vga/myvgatimer/xy/mem_reg_0_255_0_0_i_1/O[0]
                         net (fo=56, routed)          1.779     9.122    screenmem/mem_reg_512_767_1_1/A6
    SLICE_X88Y139        RAMS64E                                      r  screenmem/mem_reg_512_767_1_1/RAMS64E_A/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.594    14.779    screenmem/mem_reg_512_767_1_1/WCLK
    SLICE_X88Y139        RAMS64E                                      r  screenmem/mem_reg_512_767_1_1/RAMS64E_A/CLK
                         clock pessimism              0.252    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X88Y139        RAMS64E (Setup_rams64e_CLK_WADR6)
                                                     -0.665    14.331    screenmem/mem_reg_512_767_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenmem/mem_reg_512_767_1_1/RAMS64E_B/WADR6
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.396ns (34.459%)  route 2.655ns (65.541%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.713     5.071    vga/myvgatimer/xy/CLK
    SLICE_X84Y141        FDRE                                         r  vga/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518     5.589 r  vga/myvgatimer/xy/x_reg[6]/Q
                         net (fo=48, routed)          0.876     6.466    vga/myvgatimer/xy/Q[2]
    SLICE_X86Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.122 r  vga/myvgatimer/xy/mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.122    vga/myvgatimer/xy/mem_reg_0_255_0_0_i_2_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.344 r  vga/myvgatimer/xy/mem_reg_0_255_0_0_i_1/O[0]
                         net (fo=56, routed)          1.779     9.122    screenmem/mem_reg_512_767_1_1/A6
    SLICE_X88Y139        RAMS64E                                      r  screenmem/mem_reg_512_767_1_1/RAMS64E_B/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.594    14.779    screenmem/mem_reg_512_767_1_1/WCLK
    SLICE_X88Y139        RAMS64E                                      r  screenmem/mem_reg_512_767_1_1/RAMS64E_B/CLK
                         clock pessimism              0.252    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X88Y139        RAMS64E (Setup_rams64e_CLK_WADR6)
                                                     -0.665    14.331    screenmem/mem_reg_512_767_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenmem/mem_reg_512_767_1_1/RAMS64E_C/WADR6
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.396ns (34.459%)  route 2.655ns (65.541%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.713     5.071    vga/myvgatimer/xy/CLK
    SLICE_X84Y141        FDRE                                         r  vga/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518     5.589 r  vga/myvgatimer/xy/x_reg[6]/Q
                         net (fo=48, routed)          0.876     6.466    vga/myvgatimer/xy/Q[2]
    SLICE_X86Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.122 r  vga/myvgatimer/xy/mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.122    vga/myvgatimer/xy/mem_reg_0_255_0_0_i_2_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.344 r  vga/myvgatimer/xy/mem_reg_0_255_0_0_i_1/O[0]
                         net (fo=56, routed)          1.779     9.122    screenmem/mem_reg_512_767_1_1/A6
    SLICE_X88Y139        RAMS64E                                      r  screenmem/mem_reg_512_767_1_1/RAMS64E_C/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.594    14.779    screenmem/mem_reg_512_767_1_1/WCLK
    SLICE_X88Y139        RAMS64E                                      r  screenmem/mem_reg_512_767_1_1/RAMS64E_C/CLK
                         clock pessimism              0.252    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X88Y139        RAMS64E (Setup_rams64e_CLK_WADR6)
                                                     -0.665    14.331    screenmem/mem_reg_512_767_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenmem/mem_reg_512_767_1_1/RAMS64E_D/WADR6
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 1.396ns (34.459%)  route 2.655ns (65.541%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.713     5.071    vga/myvgatimer/xy/CLK
    SLICE_X84Y141        FDRE                                         r  vga/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518     5.589 r  vga/myvgatimer/xy/x_reg[6]/Q
                         net (fo=48, routed)          0.876     6.466    vga/myvgatimer/xy/Q[2]
    SLICE_X86Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.122 r  vga/myvgatimer/xy/mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.122    vga/myvgatimer/xy/mem_reg_0_255_0_0_i_2_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.344 r  vga/myvgatimer/xy/mem_reg_0_255_0_0_i_1/O[0]
                         net (fo=56, routed)          1.779     9.122    screenmem/mem_reg_512_767_1_1/A6
    SLICE_X88Y139        RAMS64E                                      r  screenmem/mem_reg_512_767_1_1/RAMS64E_D/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.594    14.779    screenmem/mem_reg_512_767_1_1/WCLK
    SLICE_X88Y139        RAMS64E                                      r  screenmem/mem_reg_512_767_1_1/RAMS64E_D/CLK
                         clock pessimism              0.252    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X88Y139        RAMS64E (Setup_rams64e_CLK_WADR6)
                                                     -0.665    14.331    screenmem/mem_reg_512_767_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenmem/mem_reg_256_511_1_1/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.508ns (37.832%)  route 2.478ns (62.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.713     5.071    vga/myvgatimer/xy/CLK
    SLICE_X84Y141        FDRE                                         r  vga/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518     5.589 r  vga/myvgatimer/xy/x_reg[6]/Q
                         net (fo=48, routed)          0.876     6.466    vga/myvgatimer/xy/Q[2]
    SLICE_X86Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.122 r  vga/myvgatimer/xy/mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.122    vga/myvgatimer/xy/mem_reg_0_255_0_0_i_2_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.456 r  vga/myvgatimer/xy/mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=42, routed)          1.602     9.057    screenmem/mem_reg_256_511_1_1/A7
    SLICE_X88Y140        RAMS64E                                      r  screenmem/mem_reg_256_511_1_1/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.594    14.779    screenmem/mem_reg_256_511_1_1/WCLK
    SLICE_X88Y140        RAMS64E                                      r  screenmem/mem_reg_256_511_1_1/RAMS64E_A/CLK
                         clock pessimism              0.252    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X88Y140        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.310    screenmem/mem_reg_256_511_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenmem/mem_reg_256_511_1_1/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.508ns (37.832%)  route 2.478ns (62.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.713     5.071    vga/myvgatimer/xy/CLK
    SLICE_X84Y141        FDRE                                         r  vga/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518     5.589 r  vga/myvgatimer/xy/x_reg[6]/Q
                         net (fo=48, routed)          0.876     6.466    vga/myvgatimer/xy/Q[2]
    SLICE_X86Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.122 r  vga/myvgatimer/xy/mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.122    vga/myvgatimer/xy/mem_reg_0_255_0_0_i_2_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.456 r  vga/myvgatimer/xy/mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=42, routed)          1.602     9.057    screenmem/mem_reg_256_511_1_1/A7
    SLICE_X88Y140        RAMS64E                                      r  screenmem/mem_reg_256_511_1_1/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.594    14.779    screenmem/mem_reg_256_511_1_1/WCLK
    SLICE_X88Y140        RAMS64E                                      r  screenmem/mem_reg_256_511_1_1/RAMS64E_B/CLK
                         clock pessimism              0.252    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X88Y140        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.310    screenmem/mem_reg_256_511_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenmem/mem_reg_256_511_1_1/RAMS64E_C/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.508ns (37.832%)  route 2.478ns (62.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.713     5.071    vga/myvgatimer/xy/CLK
    SLICE_X84Y141        FDRE                                         r  vga/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518     5.589 r  vga/myvgatimer/xy/x_reg[6]/Q
                         net (fo=48, routed)          0.876     6.466    vga/myvgatimer/xy/Q[2]
    SLICE_X86Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.122 r  vga/myvgatimer/xy/mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.122    vga/myvgatimer/xy/mem_reg_0_255_0_0_i_2_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.456 r  vga/myvgatimer/xy/mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=42, routed)          1.602     9.057    screenmem/mem_reg_256_511_1_1/A7
    SLICE_X88Y140        RAMS64E                                      r  screenmem/mem_reg_256_511_1_1/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.594    14.779    screenmem/mem_reg_256_511_1_1/WCLK
    SLICE_X88Y140        RAMS64E                                      r  screenmem/mem_reg_256_511_1_1/RAMS64E_C/CLK
                         clock pessimism              0.252    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X88Y140        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.310    screenmem/mem_reg_256_511_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenmem/mem_reg_256_511_1_1/RAMS64E_D/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 1.508ns (37.832%)  route 2.478ns (62.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.713     5.071    vga/myvgatimer/xy/CLK
    SLICE_X84Y141        FDRE                                         r  vga/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518     5.589 r  vga/myvgatimer/xy/x_reg[6]/Q
                         net (fo=48, routed)          0.876     6.466    vga/myvgatimer/xy/Q[2]
    SLICE_X86Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.122 r  vga/myvgatimer/xy/mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.122    vga/myvgatimer/xy/mem_reg_0_255_0_0_i_2_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.456 r  vga/myvgatimer/xy/mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=42, routed)          1.602     9.057    screenmem/mem_reg_256_511_1_1/A7
    SLICE_X88Y140        RAMS64E                                      r  screenmem/mem_reg_256_511_1_1/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.594    14.779    screenmem/mem_reg_256_511_1_1/WCLK
    SLICE_X88Y140        RAMS64E                                      r  screenmem/mem_reg_256_511_1_1/RAMS64E_D/CLK
                         clock pessimism              0.252    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X88Y140        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.310    screenmem/mem_reg_256_511_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenmem/mem_reg_512_767_1_1/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.508ns (39.218%)  route 2.337ns (60.782%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.713     5.071    vga/myvgatimer/xy/CLK
    SLICE_X84Y141        FDRE                                         r  vga/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518     5.589 r  vga/myvgatimer/xy/x_reg[6]/Q
                         net (fo=48, routed)          0.876     6.466    vga/myvgatimer/xy/Q[2]
    SLICE_X86Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.122 r  vga/myvgatimer/xy/mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.122    vga/myvgatimer/xy/mem_reg_0_255_0_0_i_2_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.456 r  vga/myvgatimer/xy/mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=42, routed)          1.461     8.916    screenmem/mem_reg_512_767_1_1/A7
    SLICE_X88Y139        RAMS64E                                      r  screenmem/mem_reg_512_767_1_1/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.594    14.779    screenmem/mem_reg_512_767_1_1/WCLK
    SLICE_X88Y139        RAMS64E                                      r  screenmem/mem_reg_512_767_1_1/RAMS64E_A/CLK
                         clock pessimism              0.252    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X88Y139        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.310    screenmem/mem_reg_512_767_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenmem/mem_reg_512_767_1_1/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.508ns (39.218%)  route 2.337ns (60.782%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.713     5.071    vga/myvgatimer/xy/CLK
    SLICE_X84Y141        FDRE                                         r  vga/myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518     5.589 r  vga/myvgatimer/xy/x_reg[6]/Q
                         net (fo=48, routed)          0.876     6.466    vga/myvgatimer/xy/Q[2]
    SLICE_X86Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.122 r  vga/myvgatimer/xy/mem_reg_0_255_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.122    vga/myvgatimer/xy/mem_reg_0_255_0_0_i_2_n_0
    SLICE_X86Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.456 r  vga/myvgatimer/xy/mem_reg_0_255_0_0_i_1/O[1]
                         net (fo=42, routed)          1.461     8.916    screenmem/mem_reg_512_767_1_1/A7
    SLICE_X88Y139        RAMS64E                                      r  screenmem/mem_reg_512_767_1_1/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.594    14.779    screenmem/mem_reg_512_767_1_1/WCLK
    SLICE_X88Y139        RAMS64E                                      r  screenmem/mem_reg_512_767_1_1/RAMS64E_B/CLK
                         clock pessimism              0.252    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X88Y139        RAMS64E (Setup_rams64e_CLK_WADR7)
                                                     -0.686    14.310    screenmem/mem_reg_512_767_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  5.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenmem/mem_reg_0_31_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.729%)  route 0.290ns (67.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.596     1.429    vga/myvgatimer/xy/CLK
    SLICE_X85Y136        FDRE                                         r  vga/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y136        FDRE (Prop_fdre_C_Q)         0.141     1.570 r  vga/myvgatimer/xy/x_reg[4]/Q
                         net (fo=43, routed)          0.290     1.860    screenmem/mem_reg_0_31_0_0/A0
    SLICE_X84Y137        RAMS32                                       r  screenmem/mem_reg_0_31_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.868     1.937    screenmem/mem_reg_0_31_0_0/WCLK
    SLICE_X84Y137        RAMS32                                       r  screenmem/mem_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.491     1.445    
    SLICE_X84Y137        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.755    screenmem/mem_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenmem/mem_reg_0_31_0_0__0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.821%)  route 0.405ns (74.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.596     1.429    vga/myvgatimer/xy/CLK
    SLICE_X85Y136        FDRE                                         r  vga/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y136        FDRE (Prop_fdre_C_Q)         0.141     1.570 r  vga/myvgatimer/xy/x_reg[4]/Q
                         net (fo=43, routed)          0.405     1.975    screenmem/mem_reg_0_31_0_0__0/A0
    SLICE_X84Y137        RAMS32                                       r  screenmem/mem_reg_0_31_0_0__0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.868     1.937    screenmem/mem_reg_0_31_0_0__0/WCLK
    SLICE_X84Y137        RAMS32                                       r  screenmem/mem_reg_0_31_0_0__0/SP/CLK
                         clock pessimism             -0.491     1.445    
    SLICE_X84Y137        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.425     1.871    screenmem/mem_reg_0_31_0_0__0/SP
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenmem/mem_reg_768_1023_1_1/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.852%)  route 0.331ns (70.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.599     1.432    vga/myvgatimer/xy/CLK
    SLICE_X85Y140        FDRE                                         r  vga/myvgatimer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.141     1.573 r  vga/myvgatimer/xy/x_reg[5]/Q
                         net (fo=47, routed)          0.331     1.905    screenmem/mem_reg_768_1023_1_1/A1
    SLICE_X84Y140        RAMS64E                                      r  screenmem/mem_reg_768_1023_1_1/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.871     1.940    screenmem/mem_reg_768_1023_1_1/WCLK
    SLICE_X84Y140        RAMS64E                                      r  screenmem/mem_reg_768_1023_1_1/RAMS64E_A/CLK
                         clock pessimism             -0.494     1.445    
    SLICE_X84Y140        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.343     1.788    screenmem/mem_reg_768_1023_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenmem/mem_reg_768_1023_1_1/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.033%)  route 0.328ns (69.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.599     1.432    vga/myvgatimer/xy/CLK
    SLICE_X85Y140        FDRE                                         r  vga/myvgatimer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.141     1.573 r  vga/myvgatimer/xy/x_reg[5]/Q
                         net (fo=47, routed)          0.328     1.902    screenmem/mem_reg_768_1023_1_1/A1
    SLICE_X84Y140        RAMS64E                                      r  screenmem/mem_reg_768_1023_1_1/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.871     1.940    screenmem/mem_reg_768_1023_1_1/WCLK
    SLICE_X84Y140        RAMS64E                                      r  screenmem/mem_reg_768_1023_1_1/RAMS64E_C/CLK
                         clock pessimism             -0.494     1.445    
    SLICE_X84Y140        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.340     1.785    screenmem/mem_reg_768_1023_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenmem/mem_reg_768_1023_1_1/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.157%)  route 0.297ns (67.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.599     1.432    vga/myvgatimer/xy/CLK
    SLICE_X85Y140        FDRE                                         r  vga/myvgatimer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.141     1.573 r  vga/myvgatimer/xy/x_reg[5]/Q
                         net (fo=47, routed)          0.297     1.871    screenmem/mem_reg_768_1023_1_1/A1
    SLICE_X84Y140        RAMS64E                                      r  screenmem/mem_reg_768_1023_1_1/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.871     1.940    screenmem/mem_reg_768_1023_1_1/WCLK
    SLICE_X84Y140        RAMS64E                                      r  screenmem/mem_reg_768_1023_1_1/RAMS64E_D/CLK
                         clock pessimism             -0.494     1.445    
    SLICE_X84Y140        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.754    screenmem/mem_reg_768_1023_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenmem/mem_reg_768_1023_1_1/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.979%)  route 0.329ns (70.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.599     1.432    vga/myvgatimer/xy/CLK
    SLICE_X85Y140        FDRE                                         r  vga/myvgatimer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.141     1.573 r  vga/myvgatimer/xy/x_reg[5]/Q
                         net (fo=47, routed)          0.329     1.903    screenmem/mem_reg_768_1023_1_1/A1
    SLICE_X84Y140        RAMS64E                                      r  screenmem/mem_reg_768_1023_1_1/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.871     1.940    screenmem/mem_reg_768_1023_1_1/WCLK
    SLICE_X84Y140        RAMS64E                                      r  screenmem/mem_reg_768_1023_1_1/RAMS64E_B/CLK
                         clock pessimism             -0.494     1.445    
    SLICE_X84Y140        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.341     1.786    screenmem/mem_reg_768_1023_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenmem/mem_reg_0_127_0_0/HIGH/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.779%)  route 0.406ns (74.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.596     1.429    vga/myvgatimer/xy/CLK
    SLICE_X85Y136        FDRE                                         r  vga/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y136        FDRE (Prop_fdre_C_Q)         0.141     1.570 r  vga/myvgatimer/xy/x_reg[4]/Q
                         net (fo=43, routed)          0.406     1.976    screenmem/mem_reg_0_127_0_0/A0
    SLICE_X84Y138        RAMS64E                                      r  screenmem/mem_reg_0_127_0_0/HIGH/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.870     1.939    screenmem/mem_reg_0_127_0_0/WCLK
    SLICE_X84Y138        RAMS64E                                      r  screenmem/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism             -0.491     1.447    
    SLICE_X84Y138        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.341     1.788    screenmem/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenmem/mem_reg_0_127_0_0__0/HIGH/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.150%)  route 0.559ns (79.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.596     1.429    vga/myvgatimer/xy/CLK
    SLICE_X85Y136        FDRE                                         r  vga/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y136        FDRE (Prop_fdre_C_Q)         0.141     1.570 r  vga/myvgatimer/xy/x_reg[4]/Q
                         net (fo=43, routed)          0.559     2.129    screenmem/mem_reg_0_127_0_0__0/A0
    SLICE_X84Y138        RAMS64E                                      r  screenmem/mem_reg_0_127_0_0__0/HIGH/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.870     1.939    screenmem/mem_reg_0_127_0_0__0/WCLK
    SLICE_X84Y138        RAMS64E                                      r  screenmem/mem_reg_0_127_0_0__0/HIGH/CLK
                         clock pessimism             -0.491     1.447    
    SLICE_X84Y138        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.494     1.941    screenmem/mem_reg_0_127_0_0__0/HIGH
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenmem/mem_reg_0_127_0_0__0/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.141ns (20.295%)  route 0.554ns (79.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.596     1.429    vga/myvgatimer/xy/CLK
    SLICE_X85Y136        FDRE                                         r  vga/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y136        FDRE (Prop_fdre_C_Q)         0.141     1.570 r  vga/myvgatimer/xy/x_reg[4]/Q
                         net (fo=43, routed)          0.554     2.124    screenmem/mem_reg_0_127_0_0__0/A0
    SLICE_X84Y138        RAMS64E                                      r  screenmem/mem_reg_0_127_0_0__0/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.870     1.939    screenmem/mem_reg_0_127_0_0__0/WCLK
    SLICE_X84Y138        RAMS64E                                      r  screenmem/mem_reg_0_127_0_0__0/LOW/CLK
                         clock pessimism             -0.491     1.447    
    SLICE_X84Y138        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.489     1.936    screenmem/mem_reg_0_127_0_0__0/LOW
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenmem/mem_reg_0_127_0_0/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.327%)  route 0.375ns (72.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.596     1.429    vga/myvgatimer/xy/CLK
    SLICE_X85Y136        FDRE                                         r  vga/myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y136        FDRE (Prop_fdre_C_Q)         0.141     1.570 r  vga/myvgatimer/xy/x_reg[4]/Q
                         net (fo=43, routed)          0.375     1.945    screenmem/mem_reg_0_127_0_0/A0
    SLICE_X84Y138        RAMS64E                                      r  screenmem/mem_reg_0_127_0_0/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.870     1.939    screenmem/mem_reg_0_127_0_0/WCLK
    SLICE_X84Y138        RAMS64E                                      r  screenmem/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism             -0.491     1.447    
    SLICE_X84Y138        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.757    screenmem/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X87Y141    vga/myvgatimer/clk_count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X87Y141    vga/myvgatimer/clk_count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X85Y136    vga/myvgatimer/xy/x_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X85Y136    vga/myvgatimer/xy/x_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X85Y136    vga/myvgatimer/xy/x_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X85Y136    vga/myvgatimer/xy/x_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X85Y136    vga/myvgatimer/xy/x_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X85Y140    vga/myvgatimer/xy/x_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X84Y139    screenmem/mem_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X84Y139    screenmem/mem_reg_0_255_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X84Y139    screenmem/mem_reg_0_255_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X84Y139    screenmem/mem_reg_0_255_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X88Y137    screenmem/mem_reg_768_1023_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X88Y137    screenmem/mem_reg_768_1023_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X88Y137    screenmem/mem_reg_768_1023_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X88Y137    screenmem/mem_reg_768_1023_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X88Y140    screenmem/mem_reg_256_511_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X88Y140    screenmem/mem_reg_256_511_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X88Y140    screenmem/mem_reg_256_511_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X88Y140    screenmem/mem_reg_256_511_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X88Y138    screenmem/mem_reg_512_767_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X88Y138    screenmem/mem_reg_512_767_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X88Y138    screenmem/mem_reg_512_767_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         5.000       3.750      SLICE_X88Y138    screenmem/mem_reg_512_767_0_0/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clkdv/bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkdv/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        7.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.982ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.773ns (38.245%)  route 1.248ns (61.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 13.249 - 10.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           2.241     3.487    clkdv/clkout0
    SLICE_X42Y48         FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.478     3.965 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           1.248     5.213    clkdv/p_0_in
    SLICE_X42Y48         LUT4 (Prop_lut4_I2_O)        0.295     5.508 r  clkdv/start_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.508    clkdv/start_cnt[1]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  clkdv/start_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    14.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.174 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           2.075    13.249    clkdv/clkout0
    SLICE_X42Y48         FDRE                                         r  clkdv/start_cnt_reg[1]/C
                         clock pessimism              0.238    13.487    
                         clock uncertainty           -0.074    13.413    
    SLICE_X42Y48         FDRE (Setup_fdre_C_D)        0.077    13.490    clkdv/start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.490    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                  7.982    

Slack (MET) :             7.997ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.799ns (39.029%)  route 1.248ns (60.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 13.249 - 10.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           2.241     3.487    clkdv/clkout0
    SLICE_X42Y48         FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.478     3.965 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           1.248     5.213    clkdv/p_0_in
    SLICE_X42Y48         LUT4 (Prop_lut4_I3_O)        0.321     5.534 r  clkdv/start_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.534    clkdv/start_cnt[2]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  clkdv/start_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    14.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.174 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           2.075    13.249    clkdv/clkout0
    SLICE_X42Y48         FDRE                                         r  clkdv/start_cnt_reg[2]/C
                         clock pessimism              0.238    13.487    
                         clock uncertainty           -0.074    13.413    
    SLICE_X42Y48         FDRE (Setup_fdre_C_D)        0.118    13.531    clkdv/start_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.531    
                         arrival time                          -5.534    
  -------------------------------------------------------------------
                         slack                                  7.997    

Slack (MET) :             8.188ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.773ns (42.493%)  route 1.046ns (57.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 13.249 - 10.000 ) 
    Source Clock Delay      (SCD):    3.487ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           2.241     3.487    clkdv/clkout0
    SLICE_X42Y48         FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.478     3.965 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           1.046     5.011    clkdv/p_0_in
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.295     5.306 r  clkdv/start_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.306    clkdv/start_cnt[0]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  clkdv/start_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    14.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.174 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           2.075    13.249    clkdv/clkout0
    SLICE_X42Y48         FDRE                                         r  clkdv/start_cnt_reg[0]/C
                         clock pessimism              0.238    13.487    
                         clock uncertainty           -0.074    13.413    
    SLICE_X42Y48         FDRE (Setup_fdre_C_D)        0.081    13.494    clkdv/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  8.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.208ns (34.344%)  route 0.398ns (65.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           0.672     0.834    clkdv/clkout0
    SLICE_X42Y48         FDRE                                         r  clkdv/start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     0.998 r  clkdv/start_cnt_reg[0]/Q
                         net (fo=3, routed)           0.398     1.396    clkdv/start_cnt_reg_n_0_[0]
    SLICE_X42Y48         LUT4 (Prop_lut4_I0_O)        0.044     1.440 r  clkdv/start_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.440    clkdv/start_cnt[2]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  clkdv/start_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           0.964     1.306    clkdv/clkout0
    SLICE_X42Y48         FDRE                                         r  clkdv/start_cnt_reg[2]/C
                         clock pessimism             -0.472     0.834    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.131     0.965    clkdv/start_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.209ns (34.566%)  route 0.396ns (65.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           0.672     0.834    clkdv/clkout0
    SLICE_X42Y48         FDRE                                         r  clkdv/start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     0.998 r  clkdv/start_cnt_reg[0]/Q
                         net (fo=3, routed)           0.396     1.394    clkdv/start_cnt_reg_n_0_[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.439 r  clkdv/start_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.439    clkdv/start_cnt[0]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  clkdv/start_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           0.964     1.306    clkdv/clkout0
    SLICE_X42Y48         FDRE                                         r  clkdv/start_cnt_reg[0]/C
                         clock pessimism             -0.472     0.834    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.121     0.955    clkdv/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.209ns (34.452%)  route 0.398ns (65.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           0.672     0.834    clkdv/clkout0
    SLICE_X42Y48         FDRE                                         r  clkdv/start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     0.998 r  clkdv/start_cnt_reg[0]/Q
                         net (fo=3, routed)           0.398     1.396    clkdv/start_cnt_reg_n_0_[0]
    SLICE_X42Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.441 r  clkdv/start_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.441    clkdv/start_cnt[1]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  clkdv/start_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           0.964     1.306    clkdv/clkout0
    SLICE_X42Y48         FDRE                                         r  clkdv/start_cnt_reg[1]/C
                         clock pessimism             -0.472     0.834    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.120     0.954    clkdv/start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.487    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y48     clkdv/start_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y48     clkdv/start_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y48     clkdv/start_cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkdv/mmcm/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y48     clkdv/start_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y48     clkdv/start_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y48     clkdv/start_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y48     clkdv/start_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y48     clkdv/start_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y48     clkdv/start_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y48     clkdv/start_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y48     clkdv/start_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y48     clkdv/start_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y48     clkdv/start_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y48     clkdv/start_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y48     clkdv/start_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       22.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.591ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        17.108ns  (logic 2.660ns (15.548%)  route 14.448ns (84.452%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 44.758 - 40.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.689     5.049    mips/dp/clk25
    SLICE_X75Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y121        FDRE (Prop_fdre_C_Q)         0.456     5.505 f  mips/dp/pc_reg[4]/Q
                         net (fo=24, routed)          1.298     6.803    mips/dp/myreg/pc[4]
    SLICE_X74Y123        LUT5 (Prop_lut5_I2_O)        0.124     6.927 r  mips/dp/myreg/g0_b23/O
                         net (fo=70, routed)          1.634     8.561    mips/dp/myreg/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X78Y121        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.711 r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.828     9.539    mips/dp/myreg/ReadData10[2]
    SLICE_X79Y120        LUT6 (Prop_lut6_I2_O)        0.348     9.887 r  mips/dp/myreg/mem_reg_0_31_0_0_i_36/O
                         net (fo=107, routed)         3.808    13.695    mips/dp/myreg/aluA[2]
    SLICE_X86Y134        LUT5 (Prop_lut5_I1_O)        0.152    13.847 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_104/O
                         net (fo=2, routed)           1.027    14.874    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_104_n_0
    SLICE_X85Y133        LUT3 (Prop_lut3_I0_O)        0.360    15.234 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_82/O
                         net (fo=2, routed)           0.603    15.837    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_82_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I5_O)        0.326    16.163 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_45/O
                         net (fo=1, routed)           0.287    16.450    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_45_n_0
    SLICE_X83Y134        LUT5 (Prop_lut5_I3_O)        0.124    16.574 r  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.673    17.246    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_18_n_0
    SLICE_X78Y134        LUT6 (Prop_lut6_I5_O)        0.124    17.370 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_7/O
                         net (fo=2, routed)           0.831    18.201    mips/dp/myreg/mem_addr__0[25]
    SLICE_X77Y130        LUT6 (Prop_lut6_I3_O)        0.124    18.325 r  mips/dp/myreg/pc[31]_i_23/O
                         net (fo=1, routed)           0.979    19.304    mips/dp/myreg/pc[31]_i_23_n_0
    SLICE_X80Y129        LUT6 (Prop_lut6_I3_O)        0.124    19.428 r  mips/dp/myreg/pc[31]_i_11/O
                         net (fo=3, routed)           0.937    20.366    mips/dp/myreg/Z
    SLICE_X76Y124        LUT6 (Prop_lut6_I1_O)        0.124    20.490 r  mips/dp/myreg/pc[31]_i_3/O
                         net (fo=29, routed)          0.807    21.297    mips/dp/myreg/pcsel[0]
    SLICE_X77Y121        LUT2 (Prop_lut2_I0_O)        0.124    21.421 r  mips/dp/myreg/pc[31]_i_1/O
                         net (fo=4, routed)           0.737    22.158    mips/dp/myreg_n_84
    SLICE_X74Y127        FDRE                                         r  mips/dp/pc_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.188 r  clkdv/buf25/O
                         net (fo=160, routed)         1.570    44.758    mips/dp/clk25
    SLICE_X74Y127        FDRE                                         r  mips/dp/pc_reg[28]/C
                         clock pessimism              0.250    45.008    
                         clock uncertainty           -0.091    44.917    
    SLICE_X74Y127        FDRE (Setup_fdre_C_CE)      -0.169    44.748    mips/dp/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         44.748    
                         arrival time                         -22.158    
  -------------------------------------------------------------------
                         slack                                 22.591    

Slack (MET) :             22.591ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        17.108ns  (logic 2.660ns (15.548%)  route 14.448ns (84.452%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 44.758 - 40.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.689     5.049    mips/dp/clk25
    SLICE_X75Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y121        FDRE (Prop_fdre_C_Q)         0.456     5.505 f  mips/dp/pc_reg[4]/Q
                         net (fo=24, routed)          1.298     6.803    mips/dp/myreg/pc[4]
    SLICE_X74Y123        LUT5 (Prop_lut5_I2_O)        0.124     6.927 r  mips/dp/myreg/g0_b23/O
                         net (fo=70, routed)          1.634     8.561    mips/dp/myreg/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X78Y121        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.711 r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.828     9.539    mips/dp/myreg/ReadData10[2]
    SLICE_X79Y120        LUT6 (Prop_lut6_I2_O)        0.348     9.887 r  mips/dp/myreg/mem_reg_0_31_0_0_i_36/O
                         net (fo=107, routed)         3.808    13.695    mips/dp/myreg/aluA[2]
    SLICE_X86Y134        LUT5 (Prop_lut5_I1_O)        0.152    13.847 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_104/O
                         net (fo=2, routed)           1.027    14.874    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_104_n_0
    SLICE_X85Y133        LUT3 (Prop_lut3_I0_O)        0.360    15.234 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_82/O
                         net (fo=2, routed)           0.603    15.837    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_82_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I5_O)        0.326    16.163 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_45/O
                         net (fo=1, routed)           0.287    16.450    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_45_n_0
    SLICE_X83Y134        LUT5 (Prop_lut5_I3_O)        0.124    16.574 r  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.673    17.246    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_18_n_0
    SLICE_X78Y134        LUT6 (Prop_lut6_I5_O)        0.124    17.370 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_7/O
                         net (fo=2, routed)           0.831    18.201    mips/dp/myreg/mem_addr__0[25]
    SLICE_X77Y130        LUT6 (Prop_lut6_I3_O)        0.124    18.325 r  mips/dp/myreg/pc[31]_i_23/O
                         net (fo=1, routed)           0.979    19.304    mips/dp/myreg/pc[31]_i_23_n_0
    SLICE_X80Y129        LUT6 (Prop_lut6_I3_O)        0.124    19.428 r  mips/dp/myreg/pc[31]_i_11/O
                         net (fo=3, routed)           0.937    20.366    mips/dp/myreg/Z
    SLICE_X76Y124        LUT6 (Prop_lut6_I1_O)        0.124    20.490 r  mips/dp/myreg/pc[31]_i_3/O
                         net (fo=29, routed)          0.807    21.297    mips/dp/myreg/pcsel[0]
    SLICE_X77Y121        LUT2 (Prop_lut2_I0_O)        0.124    21.421 r  mips/dp/myreg/pc[31]_i_1/O
                         net (fo=4, routed)           0.737    22.158    mips/dp/myreg_n_84
    SLICE_X74Y127        FDRE                                         r  mips/dp/pc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.188 r  clkdv/buf25/O
                         net (fo=160, routed)         1.570    44.758    mips/dp/clk25
    SLICE_X74Y127        FDRE                                         r  mips/dp/pc_reg[29]/C
                         clock pessimism              0.250    45.008    
                         clock uncertainty           -0.091    44.917    
    SLICE_X74Y127        FDRE (Setup_fdre_C_CE)      -0.169    44.748    mips/dp/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         44.748    
                         arrival time                         -22.158    
  -------------------------------------------------------------------
                         slack                                 22.591    

Slack (MET) :             22.591ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        17.108ns  (logic 2.660ns (15.548%)  route 14.448ns (84.452%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 44.758 - 40.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.689     5.049    mips/dp/clk25
    SLICE_X75Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y121        FDRE (Prop_fdre_C_Q)         0.456     5.505 f  mips/dp/pc_reg[4]/Q
                         net (fo=24, routed)          1.298     6.803    mips/dp/myreg/pc[4]
    SLICE_X74Y123        LUT5 (Prop_lut5_I2_O)        0.124     6.927 r  mips/dp/myreg/g0_b23/O
                         net (fo=70, routed)          1.634     8.561    mips/dp/myreg/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X78Y121        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.711 r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.828     9.539    mips/dp/myreg/ReadData10[2]
    SLICE_X79Y120        LUT6 (Prop_lut6_I2_O)        0.348     9.887 r  mips/dp/myreg/mem_reg_0_31_0_0_i_36/O
                         net (fo=107, routed)         3.808    13.695    mips/dp/myreg/aluA[2]
    SLICE_X86Y134        LUT5 (Prop_lut5_I1_O)        0.152    13.847 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_104/O
                         net (fo=2, routed)           1.027    14.874    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_104_n_0
    SLICE_X85Y133        LUT3 (Prop_lut3_I0_O)        0.360    15.234 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_82/O
                         net (fo=2, routed)           0.603    15.837    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_82_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I5_O)        0.326    16.163 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_45/O
                         net (fo=1, routed)           0.287    16.450    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_45_n_0
    SLICE_X83Y134        LUT5 (Prop_lut5_I3_O)        0.124    16.574 r  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.673    17.246    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_18_n_0
    SLICE_X78Y134        LUT6 (Prop_lut6_I5_O)        0.124    17.370 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_7/O
                         net (fo=2, routed)           0.831    18.201    mips/dp/myreg/mem_addr__0[25]
    SLICE_X77Y130        LUT6 (Prop_lut6_I3_O)        0.124    18.325 r  mips/dp/myreg/pc[31]_i_23/O
                         net (fo=1, routed)           0.979    19.304    mips/dp/myreg/pc[31]_i_23_n_0
    SLICE_X80Y129        LUT6 (Prop_lut6_I3_O)        0.124    19.428 r  mips/dp/myreg/pc[31]_i_11/O
                         net (fo=3, routed)           0.937    20.366    mips/dp/myreg/Z
    SLICE_X76Y124        LUT6 (Prop_lut6_I1_O)        0.124    20.490 r  mips/dp/myreg/pc[31]_i_3/O
                         net (fo=29, routed)          0.807    21.297    mips/dp/myreg/pcsel[0]
    SLICE_X77Y121        LUT2 (Prop_lut2_I0_O)        0.124    21.421 r  mips/dp/myreg/pc[31]_i_1/O
                         net (fo=4, routed)           0.737    22.158    mips/dp/myreg_n_84
    SLICE_X74Y127        FDRE                                         r  mips/dp/pc_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.188 r  clkdv/buf25/O
                         net (fo=160, routed)         1.570    44.758    mips/dp/clk25
    SLICE_X74Y127        FDRE                                         r  mips/dp/pc_reg[30]/C
                         clock pessimism              0.250    45.008    
                         clock uncertainty           -0.091    44.917    
    SLICE_X74Y127        FDRE (Setup_fdre_C_CE)      -0.169    44.748    mips/dp/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         44.748    
                         arrival time                         -22.158    
  -------------------------------------------------------------------
                         slack                                 22.591    

Slack (MET) :             22.591ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        17.108ns  (logic 2.660ns (15.548%)  route 14.448ns (84.452%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 44.758 - 40.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.689     5.049    mips/dp/clk25
    SLICE_X75Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y121        FDRE (Prop_fdre_C_Q)         0.456     5.505 f  mips/dp/pc_reg[4]/Q
                         net (fo=24, routed)          1.298     6.803    mips/dp/myreg/pc[4]
    SLICE_X74Y123        LUT5 (Prop_lut5_I2_O)        0.124     6.927 r  mips/dp/myreg/g0_b23/O
                         net (fo=70, routed)          1.634     8.561    mips/dp/myreg/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X78Y121        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.711 r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.828     9.539    mips/dp/myreg/ReadData10[2]
    SLICE_X79Y120        LUT6 (Prop_lut6_I2_O)        0.348     9.887 r  mips/dp/myreg/mem_reg_0_31_0_0_i_36/O
                         net (fo=107, routed)         3.808    13.695    mips/dp/myreg/aluA[2]
    SLICE_X86Y134        LUT5 (Prop_lut5_I1_O)        0.152    13.847 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_104/O
                         net (fo=2, routed)           1.027    14.874    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_104_n_0
    SLICE_X85Y133        LUT3 (Prop_lut3_I0_O)        0.360    15.234 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_82/O
                         net (fo=2, routed)           0.603    15.837    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_82_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I5_O)        0.326    16.163 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_45/O
                         net (fo=1, routed)           0.287    16.450    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_45_n_0
    SLICE_X83Y134        LUT5 (Prop_lut5_I3_O)        0.124    16.574 r  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.673    17.246    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_18_n_0
    SLICE_X78Y134        LUT6 (Prop_lut6_I5_O)        0.124    17.370 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_7/O
                         net (fo=2, routed)           0.831    18.201    mips/dp/myreg/mem_addr__0[25]
    SLICE_X77Y130        LUT6 (Prop_lut6_I3_O)        0.124    18.325 r  mips/dp/myreg/pc[31]_i_23/O
                         net (fo=1, routed)           0.979    19.304    mips/dp/myreg/pc[31]_i_23_n_0
    SLICE_X80Y129        LUT6 (Prop_lut6_I3_O)        0.124    19.428 r  mips/dp/myreg/pc[31]_i_11/O
                         net (fo=3, routed)           0.937    20.366    mips/dp/myreg/Z
    SLICE_X76Y124        LUT6 (Prop_lut6_I1_O)        0.124    20.490 r  mips/dp/myreg/pc[31]_i_3/O
                         net (fo=29, routed)          0.807    21.297    mips/dp/myreg/pcsel[0]
    SLICE_X77Y121        LUT2 (Prop_lut2_I0_O)        0.124    21.421 r  mips/dp/myreg/pc[31]_i_1/O
                         net (fo=4, routed)           0.737    22.158    mips/dp/myreg_n_84
    SLICE_X74Y127        FDRE                                         r  mips/dp/pc_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.188 r  clkdv/buf25/O
                         net (fo=160, routed)         1.570    44.758    mips/dp/clk25
    SLICE_X74Y127        FDRE                                         r  mips/dp/pc_reg[31]/C
                         clock pessimism              0.250    45.008    
                         clock uncertainty           -0.091    44.917    
    SLICE_X74Y127        FDRE (Setup_fdre_C_CE)      -0.169    44.748    mips/dp/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         44.748    
                         arrival time                         -22.158    
  -------------------------------------------------------------------
                         slack                                 22.591    

Slack (MET) :             23.227ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        16.720ns  (logic 2.660ns (15.909%)  route 14.060ns (84.091%))
  Logic Levels:           12  (LUT3=1 LUT5=3 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 44.760 - 40.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.689     5.049    mips/dp/clk25
    SLICE_X75Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y121        FDRE (Prop_fdre_C_Q)         0.456     5.505 f  mips/dp/pc_reg[4]/Q
                         net (fo=24, routed)          1.298     6.803    mips/dp/myreg/pc[4]
    SLICE_X74Y123        LUT5 (Prop_lut5_I2_O)        0.124     6.927 r  mips/dp/myreg/g0_b23/O
                         net (fo=70, routed)          1.634     8.561    mips/dp/myreg/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X78Y121        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.711 r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.828     9.539    mips/dp/myreg/ReadData10[2]
    SLICE_X79Y120        LUT6 (Prop_lut6_I2_O)        0.348     9.887 r  mips/dp/myreg/mem_reg_0_31_0_0_i_36/O
                         net (fo=107, routed)         3.808    13.695    mips/dp/myreg/aluA[2]
    SLICE_X86Y134        LUT5 (Prop_lut5_I1_O)        0.152    13.847 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_104/O
                         net (fo=2, routed)           1.027    14.874    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_104_n_0
    SLICE_X85Y133        LUT3 (Prop_lut3_I0_O)        0.360    15.234 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_82/O
                         net (fo=2, routed)           0.603    15.837    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_82_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I5_O)        0.326    16.163 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_45/O
                         net (fo=1, routed)           0.287    16.450    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_45_n_0
    SLICE_X83Y134        LUT5 (Prop_lut5_I3_O)        0.124    16.574 r  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.673    17.246    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_18_n_0
    SLICE_X78Y134        LUT6 (Prop_lut6_I5_O)        0.124    17.370 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_7/O
                         net (fo=2, routed)           0.831    18.201    mips/dp/myreg/mem_addr__0[25]
    SLICE_X77Y130        LUT6 (Prop_lut6_I3_O)        0.124    18.325 r  mips/dp/myreg/pc[31]_i_23/O
                         net (fo=1, routed)           0.979    19.304    mips/dp/myreg/pc[31]_i_23_n_0
    SLICE_X80Y129        LUT6 (Prop_lut6_I3_O)        0.124    19.428 r  mips/dp/myreg/pc[31]_i_11/O
                         net (fo=3, routed)           0.939    20.368    mips/dp/myreg/Z
    SLICE_X76Y124        LUT6 (Prop_lut6_I1_O)        0.124    20.492 f  mips/dp/myreg/pc[27]_i_3/O
                         net (fo=26, routed)          1.154    21.645    mips/dp/myreg/pc[27]_i_3_n_0
    SLICE_X74Y128        LUT6 (Prop_lut6_I1_O)        0.124    21.769 r  mips/dp/myreg/pc[18]_i_1/O
                         net (fo=1, routed)           0.000    21.769    mips/dp/newPC[18]
    SLICE_X74Y128        FDRE                                         r  mips/dp/pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.188 r  clkdv/buf25/O
                         net (fo=160, routed)         1.572    44.760    mips/dp/clk25
    SLICE_X74Y128        FDRE                                         r  mips/dp/pc_reg[18]/C
                         clock pessimism              0.250    45.010    
                         clock uncertainty           -0.091    44.919    
    SLICE_X74Y128        FDRE (Setup_fdre_C_D)        0.077    44.996    mips/dp/pc_reg[18]
  -------------------------------------------------------------------
                         required time                         44.996    
                         arrival time                         -21.769    
  -------------------------------------------------------------------
                         slack                                 23.227    

Slack (MET) :             23.361ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        16.538ns  (logic 2.660ns (16.084%)  route 13.878ns (83.916%))
  Logic Levels:           12  (LUT3=1 LUT5=3 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 44.758 - 40.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.689     5.049    mips/dp/clk25
    SLICE_X75Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y121        FDRE (Prop_fdre_C_Q)         0.456     5.505 f  mips/dp/pc_reg[4]/Q
                         net (fo=24, routed)          1.298     6.803    mips/dp/myreg/pc[4]
    SLICE_X74Y123        LUT5 (Prop_lut5_I2_O)        0.124     6.927 r  mips/dp/myreg/g0_b23/O
                         net (fo=70, routed)          1.634     8.561    mips/dp/myreg/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X78Y121        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.711 r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.828     9.539    mips/dp/myreg/ReadData10[2]
    SLICE_X79Y120        LUT6 (Prop_lut6_I2_O)        0.348     9.887 r  mips/dp/myreg/mem_reg_0_31_0_0_i_36/O
                         net (fo=107, routed)         3.808    13.695    mips/dp/myreg/aluA[2]
    SLICE_X86Y134        LUT5 (Prop_lut5_I1_O)        0.152    13.847 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_104/O
                         net (fo=2, routed)           1.027    14.874    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_104_n_0
    SLICE_X85Y133        LUT3 (Prop_lut3_I0_O)        0.360    15.234 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_82/O
                         net (fo=2, routed)           0.603    15.837    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_82_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I5_O)        0.326    16.163 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_45/O
                         net (fo=1, routed)           0.287    16.450    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_45_n_0
    SLICE_X83Y134        LUT5 (Prop_lut5_I3_O)        0.124    16.574 r  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.673    17.246    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_18_n_0
    SLICE_X78Y134        LUT6 (Prop_lut6_I5_O)        0.124    17.370 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_7/O
                         net (fo=2, routed)           0.831    18.201    mips/dp/myreg/mem_addr__0[25]
    SLICE_X77Y130        LUT6 (Prop_lut6_I3_O)        0.124    18.325 r  mips/dp/myreg/pc[31]_i_23/O
                         net (fo=1, routed)           0.979    19.304    mips/dp/myreg/pc[31]_i_23_n_0
    SLICE_X80Y129        LUT6 (Prop_lut6_I3_O)        0.124    19.428 r  mips/dp/myreg/pc[31]_i_11/O
                         net (fo=3, routed)           0.939    20.368    mips/dp/myreg/Z
    SLICE_X76Y124        LUT6 (Prop_lut6_I1_O)        0.124    20.492 f  mips/dp/myreg/pc[27]_i_3/O
                         net (fo=26, routed)          0.972    21.463    mips/dp/myreg/pc[27]_i_3_n_0
    SLICE_X75Y127        LUT6 (Prop_lut6_I1_O)        0.124    21.587 r  mips/dp/myreg/pc[27]_i_1/O
                         net (fo=1, routed)           0.000    21.587    mips/dp/newPC[27]
    SLICE_X75Y127        FDRE                                         r  mips/dp/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.188 r  clkdv/buf25/O
                         net (fo=160, routed)         1.570    44.758    mips/dp/clk25
    SLICE_X75Y127        FDRE                                         r  mips/dp/pc_reg[27]/C
                         clock pessimism              0.250    45.008    
                         clock uncertainty           -0.091    44.917    
    SLICE_X75Y127        FDRE (Setup_fdre_C_D)        0.031    44.948    mips/dp/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         44.948    
                         arrival time                         -21.587    
  -------------------------------------------------------------------
                         slack                                 23.361    

Slack (MET) :             23.439ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        16.460ns  (logic 2.660ns (16.161%)  route 13.800ns (83.839%))
  Logic Levels:           12  (LUT3=1 LUT5=3 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 44.760 - 40.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.689     5.049    mips/dp/clk25
    SLICE_X75Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y121        FDRE (Prop_fdre_C_Q)         0.456     5.505 f  mips/dp/pc_reg[4]/Q
                         net (fo=24, routed)          1.298     6.803    mips/dp/myreg/pc[4]
    SLICE_X74Y123        LUT5 (Prop_lut5_I2_O)        0.124     6.927 r  mips/dp/myreg/g0_b23/O
                         net (fo=70, routed)          1.634     8.561    mips/dp/myreg/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X78Y121        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.711 r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.828     9.539    mips/dp/myreg/ReadData10[2]
    SLICE_X79Y120        LUT6 (Prop_lut6_I2_O)        0.348     9.887 r  mips/dp/myreg/mem_reg_0_31_0_0_i_36/O
                         net (fo=107, routed)         3.808    13.695    mips/dp/myreg/aluA[2]
    SLICE_X86Y134        LUT5 (Prop_lut5_I1_O)        0.152    13.847 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_104/O
                         net (fo=2, routed)           1.027    14.874    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_104_n_0
    SLICE_X85Y133        LUT3 (Prop_lut3_I0_O)        0.360    15.234 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_82/O
                         net (fo=2, routed)           0.603    15.837    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_82_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I5_O)        0.326    16.163 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_45/O
                         net (fo=1, routed)           0.287    16.450    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_45_n_0
    SLICE_X83Y134        LUT5 (Prop_lut5_I3_O)        0.124    16.574 r  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.673    17.246    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_18_n_0
    SLICE_X78Y134        LUT6 (Prop_lut6_I5_O)        0.124    17.370 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_7/O
                         net (fo=2, routed)           0.831    18.201    mips/dp/myreg/mem_addr__0[25]
    SLICE_X77Y130        LUT6 (Prop_lut6_I3_O)        0.124    18.325 r  mips/dp/myreg/pc[31]_i_23/O
                         net (fo=1, routed)           0.979    19.304    mips/dp/myreg/pc[31]_i_23_n_0
    SLICE_X80Y129        LUT6 (Prop_lut6_I3_O)        0.124    19.428 r  mips/dp/myreg/pc[31]_i_11/O
                         net (fo=3, routed)           0.939    20.368    mips/dp/myreg/Z
    SLICE_X76Y124        LUT6 (Prop_lut6_I1_O)        0.124    20.492 f  mips/dp/myreg/pc[27]_i_3/O
                         net (fo=26, routed)          0.894    21.385    mips/dp/myreg/pc[27]_i_3_n_0
    SLICE_X75Y128        LUT6 (Prop_lut6_I1_O)        0.124    21.509 r  mips/dp/myreg/pc[19]_i_1/O
                         net (fo=1, routed)           0.000    21.509    mips/dp/newPC[19]
    SLICE_X75Y128        FDRE                                         r  mips/dp/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.188 r  clkdv/buf25/O
                         net (fo=160, routed)         1.572    44.760    mips/dp/clk25
    SLICE_X75Y128        FDRE                                         r  mips/dp/pc_reg[19]/C
                         clock pessimism              0.250    45.010    
                         clock uncertainty           -0.091    44.919    
    SLICE_X75Y128        FDRE (Setup_fdre_C_D)        0.029    44.948    mips/dp/pc_reg[19]
  -------------------------------------------------------------------
                         required time                         44.948    
                         arrival time                         -21.509    
  -------------------------------------------------------------------
                         slack                                 23.439    

Slack (MET) :             23.466ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        16.485ns  (logic 2.660ns (16.136%)  route 13.825ns (83.864%))
  Logic Levels:           12  (LUT3=1 LUT5=3 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 44.760 - 40.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.689     5.049    mips/dp/clk25
    SLICE_X75Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y121        FDRE (Prop_fdre_C_Q)         0.456     5.505 f  mips/dp/pc_reg[4]/Q
                         net (fo=24, routed)          1.298     6.803    mips/dp/myreg/pc[4]
    SLICE_X74Y123        LUT5 (Prop_lut5_I2_O)        0.124     6.927 r  mips/dp/myreg/g0_b23/O
                         net (fo=70, routed)          1.634     8.561    mips/dp/myreg/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X78Y121        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.711 r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.828     9.539    mips/dp/myreg/ReadData10[2]
    SLICE_X79Y120        LUT6 (Prop_lut6_I2_O)        0.348     9.887 r  mips/dp/myreg/mem_reg_0_31_0_0_i_36/O
                         net (fo=107, routed)         3.808    13.695    mips/dp/myreg/aluA[2]
    SLICE_X86Y134        LUT5 (Prop_lut5_I1_O)        0.152    13.847 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_104/O
                         net (fo=2, routed)           1.027    14.874    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_104_n_0
    SLICE_X85Y133        LUT3 (Prop_lut3_I0_O)        0.360    15.234 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_82/O
                         net (fo=2, routed)           0.603    15.837    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_82_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I5_O)        0.326    16.163 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_45/O
                         net (fo=1, routed)           0.287    16.450    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_45_n_0
    SLICE_X83Y134        LUT5 (Prop_lut5_I3_O)        0.124    16.574 r  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.673    17.246    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_18_n_0
    SLICE_X78Y134        LUT6 (Prop_lut6_I5_O)        0.124    17.370 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_7/O
                         net (fo=2, routed)           0.831    18.201    mips/dp/myreg/mem_addr__0[25]
    SLICE_X77Y130        LUT6 (Prop_lut6_I3_O)        0.124    18.325 r  mips/dp/myreg/pc[31]_i_23/O
                         net (fo=1, routed)           0.979    19.304    mips/dp/myreg/pc[31]_i_23_n_0
    SLICE_X80Y129        LUT6 (Prop_lut6_I3_O)        0.124    19.428 r  mips/dp/myreg/pc[31]_i_11/O
                         net (fo=3, routed)           0.939    20.368    mips/dp/myreg/Z
    SLICE_X76Y124        LUT6 (Prop_lut6_I1_O)        0.124    20.492 f  mips/dp/myreg/pc[27]_i_3/O
                         net (fo=26, routed)          0.919    21.410    mips/dp/myreg/pc[27]_i_3_n_0
    SLICE_X74Y128        LUT6 (Prop_lut6_I1_O)        0.124    21.534 r  mips/dp/myreg/pc[25]_i_1/O
                         net (fo=1, routed)           0.000    21.534    mips/dp/newPC[25]
    SLICE_X74Y128        FDRE                                         r  mips/dp/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.188 r  clkdv/buf25/O
                         net (fo=160, routed)         1.572    44.760    mips/dp/clk25
    SLICE_X74Y128        FDRE                                         r  mips/dp/pc_reg[25]/C
                         clock pessimism              0.250    45.010    
                         clock uncertainty           -0.091    44.919    
    SLICE_X74Y128        FDRE (Setup_fdre_C_D)        0.081    45.000    mips/dp/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         45.000    
                         arrival time                         -21.534    
  -------------------------------------------------------------------
                         slack                                 23.466    

Slack (MET) :             23.469ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        16.427ns  (logic 2.660ns (16.193%)  route 13.767ns (83.807%))
  Logic Levels:           12  (LUT3=1 LUT5=3 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 44.757 - 40.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.689     5.049    mips/dp/clk25
    SLICE_X75Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y121        FDRE (Prop_fdre_C_Q)         0.456     5.505 f  mips/dp/pc_reg[4]/Q
                         net (fo=24, routed)          1.298     6.803    mips/dp/myreg/pc[4]
    SLICE_X74Y123        LUT5 (Prop_lut5_I2_O)        0.124     6.927 r  mips/dp/myreg/g0_b23/O
                         net (fo=70, routed)          1.634     8.561    mips/dp/myreg/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X78Y121        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.711 r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.828     9.539    mips/dp/myreg/ReadData10[2]
    SLICE_X79Y120        LUT6 (Prop_lut6_I2_O)        0.348     9.887 r  mips/dp/myreg/mem_reg_0_31_0_0_i_36/O
                         net (fo=107, routed)         3.808    13.695    mips/dp/myreg/aluA[2]
    SLICE_X86Y134        LUT5 (Prop_lut5_I1_O)        0.152    13.847 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_104/O
                         net (fo=2, routed)           1.027    14.874    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_104_n_0
    SLICE_X85Y133        LUT3 (Prop_lut3_I0_O)        0.360    15.234 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_82/O
                         net (fo=2, routed)           0.603    15.837    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_82_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I5_O)        0.326    16.163 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_45/O
                         net (fo=1, routed)           0.287    16.450    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_45_n_0
    SLICE_X83Y134        LUT5 (Prop_lut5_I3_O)        0.124    16.574 r  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.673    17.246    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_18_n_0
    SLICE_X78Y134        LUT6 (Prop_lut6_I5_O)        0.124    17.370 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_7/O
                         net (fo=2, routed)           0.831    18.201    mips/dp/myreg/mem_addr__0[25]
    SLICE_X77Y130        LUT6 (Prop_lut6_I3_O)        0.124    18.325 r  mips/dp/myreg/pc[31]_i_23/O
                         net (fo=1, routed)           0.979    19.304    mips/dp/myreg/pc[31]_i_23_n_0
    SLICE_X80Y129        LUT6 (Prop_lut6_I3_O)        0.124    19.428 r  mips/dp/myreg/pc[31]_i_11/O
                         net (fo=3, routed)           0.939    20.368    mips/dp/myreg/Z
    SLICE_X76Y124        LUT6 (Prop_lut6_I1_O)        0.124    20.492 f  mips/dp/myreg/pc[27]_i_3/O
                         net (fo=26, routed)          0.860    21.352    mips/dp/myreg/pc[27]_i_3_n_0
    SLICE_X75Y126        LUT6 (Prop_lut6_I1_O)        0.124    21.476 r  mips/dp/myreg/pc[23]_i_1/O
                         net (fo=1, routed)           0.000    21.476    mips/dp/newPC[23]
    SLICE_X75Y126        FDRE                                         r  mips/dp/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.188 r  clkdv/buf25/O
                         net (fo=160, routed)         1.569    44.757    mips/dp/clk25
    SLICE_X75Y126        FDRE                                         r  mips/dp/pc_reg[23]/C
                         clock pessimism              0.250    45.007    
                         clock uncertainty           -0.091    44.916    
    SLICE_X75Y126        FDRE (Setup_fdre_C_D)        0.029    44.945    mips/dp/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         44.945    
                         arrival time                         -21.476    
  -------------------------------------------------------------------
                         slack                                 23.469    

Slack (MET) :             23.478ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        16.470ns  (logic 2.660ns (16.150%)  route 13.810ns (83.850%))
  Logic Levels:           12  (LUT3=1 LUT5=3 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 44.757 - 40.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.689     5.049    mips/dp/clk25
    SLICE_X75Y121        FDRE                                         r  mips/dp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y121        FDRE (Prop_fdre_C_Q)         0.456     5.505 f  mips/dp/pc_reg[4]/Q
                         net (fo=24, routed)          1.298     6.803    mips/dp/myreg/pc[4]
    SLICE_X74Y123        LUT5 (Prop_lut5_I2_O)        0.124     6.927 r  mips/dp/myreg/g0_b23/O
                         net (fo=70, routed)          1.634     8.561    mips/dp/myreg/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X78Y121        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.711 r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=2, routed)           0.828     9.539    mips/dp/myreg/ReadData10[2]
    SLICE_X79Y120        LUT6 (Prop_lut6_I2_O)        0.348     9.887 r  mips/dp/myreg/mem_reg_0_31_0_0_i_36/O
                         net (fo=107, routed)         3.808    13.695    mips/dp/myreg/aluA[2]
    SLICE_X86Y134        LUT5 (Prop_lut5_I1_O)        0.152    13.847 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_104/O
                         net (fo=2, routed)           1.027    14.874    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_104_n_0
    SLICE_X85Y133        LUT3 (Prop_lut3_I0_O)        0.360    15.234 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_82/O
                         net (fo=2, routed)           0.603    15.837    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_82_n_0
    SLICE_X84Y134        LUT6 (Prop_lut6_I5_O)        0.326    16.163 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_45/O
                         net (fo=1, routed)           0.287    16.450    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_45_n_0
    SLICE_X83Y134        LUT5 (Prop_lut5_I3_O)        0.124    16.574 r  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.673    17.246    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_18_n_0
    SLICE_X78Y134        LUT6 (Prop_lut6_I5_O)        0.124    17.370 f  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_7/O
                         net (fo=2, routed)           0.831    18.201    mips/dp/myreg/mem_addr__0[25]
    SLICE_X77Y130        LUT6 (Prop_lut6_I3_O)        0.124    18.325 r  mips/dp/myreg/pc[31]_i_23/O
                         net (fo=1, routed)           0.979    19.304    mips/dp/myreg/pc[31]_i_23_n_0
    SLICE_X80Y129        LUT6 (Prop_lut6_I3_O)        0.124    19.428 r  mips/dp/myreg/pc[31]_i_11/O
                         net (fo=3, routed)           0.937    20.366    mips/dp/myreg/Z
    SLICE_X76Y124        LUT6 (Prop_lut6_I1_O)        0.124    20.490 f  mips/dp/myreg/pc[31]_i_3/O
                         net (fo=29, routed)          0.906    21.396    mips/dp/myreg/pcsel[0]
    SLICE_X76Y126        LUT6 (Prop_lut6_I5_O)        0.124    21.520 r  mips/dp/myreg/pc[22]_i_1/O
                         net (fo=1, routed)           0.000    21.520    mips/dp/newPC[22]
    SLICE_X76Y126        FDRE                                         r  mips/dp/pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.188 r  clkdv/buf25/O
                         net (fo=160, routed)         1.569    44.757    mips/dp/clk25
    SLICE_X76Y126        FDRE                                         r  mips/dp/pc_reg[22]/C
                         clock pessimism              0.250    45.007    
                         clock uncertainty           -0.091    44.916    
    SLICE_X76Y126        FDRE (Setup_fdre_C_D)        0.081    44.997    mips/dp/pc_reg[22]
  -------------------------------------------------------------------
                         required time                         44.997    
                         arrival time                         -21.520    
  -------------------------------------------------------------------
                         slack                                 23.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.586     1.421    mips/dp/clk25
    SLICE_X79Y121        FDRE                                         r  mips/dp/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.141     1.562 r  mips/dp/pc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.731    mips/dp/myreg/pc[0]
    SLICE_X79Y121        LUT5 (Prop_lut5_I3_O)        0.045     1.776 r  mips/dp/myreg/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.776    mips/dp/newPC[0]
    SLICE_X79Y121        FDRE                                         r  mips/dp/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf25/O
                         net (fo=160, routed)         0.855     1.927    mips/dp/clk25
    SLICE_X79Y121        FDRE                                         r  mips/dp/pc_reg[0]/C
                         clock pessimism             -0.505     1.421    
    SLICE_X79Y121        FDRE (Hold_fdre_C_D)         0.091     1.512    mips/dp/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 dmem/mem_reg_0_31_4_4/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.433ns (70.904%)  route 0.178ns (29.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.584     1.419    dmem/mem_reg_0_31_4_4/WCLK
    SLICE_X78Y123        RAMS32                                       r  dmem/mem_reg_0_31_4_4/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y123        RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.807 r  dmem/mem_reg_0_31_4_4/SP/O
                         net (fo=1, routed)           0.109     1.917    mips/dp/myreg/dout[4]
    SLICE_X79Y121        LUT6 (Prop_lut6_I0_O)        0.045     1.962 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.068     2.030    mips/dp/myreg/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X78Y121        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf25/O
                         net (fo=160, routed)         0.855     1.927    mips/dp/myreg/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X78Y121        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.491     1.435    
    SLICE_X78Y121        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.579    mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 dmem/mem_reg_0_31_9_9/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/myreg/rf_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.431ns (71.523%)  route 0.172ns (28.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.585     1.420    dmem/mem_reg_0_31_9_9/WCLK
    SLICE_X80Y124        RAMS32                                       r  dmem/mem_reg_0_31_9_9/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.806 r  dmem/mem_reg_0_31_9_9/SP/O
                         net (fo=1, routed)           0.104     1.910    mips/dp/myreg/dout[9]
    SLICE_X81Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.955 r  mips/dp/myreg/rf_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.068     2.023    mips/dp/myreg/rf_reg_r1_0_31_6_11/DIB1
    SLICE_X80Y123        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf25/O
                         net (fo=160, routed)         0.855     1.926    mips/dp/myreg/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X80Y123        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.491     1.434    
    SLICE_X80Y123        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.558    mips/dp/myreg/rf_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.186ns (28.908%)  route 0.457ns (71.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.586     1.421    mips/dp/clk25
    SLICE_X79Y121        FDRE                                         r  mips/dp/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.141     1.562 r  mips/dp/pc_reg[0]/Q
                         net (fo=2, routed)           0.338     1.901    mips/dp/myreg/pc[0]
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.045     1.946 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.119     2.065    mips/dp/myreg/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X78Y121        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf25/O
                         net (fo=160, routed)         0.855     1.927    mips/dp/myreg/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X78Y121        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.492     1.434    
    SLICE_X78Y121        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.581    mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 dmem/mem_reg_0_31_19_19/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.433ns (67.558%)  route 0.208ns (32.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.588     1.423    dmem/mem_reg_0_31_19_19/WCLK
    SLICE_X80Y128        RAMS32                                       r  dmem/mem_reg_0_31_19_19/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y128        RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.811 r  dmem/mem_reg_0_31_19_19/SP/O
                         net (fo=1, routed)           0.142     1.953    mips/dp/myreg/dout[19]
    SLICE_X79Y128        LUT6 (Prop_lut6_I0_O)        0.045     1.998 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.066     2.064    mips/dp/myreg/rf_reg_r2_0_31_18_23/DIA1
    SLICE_X78Y128        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf25/O
                         net (fo=160, routed)         0.855     1.927    mips/dp/myreg/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X78Y128        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.469     1.457    
    SLICE_X78Y128        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.577    mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.186ns (28.580%)  route 0.465ns (71.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.586     1.421    mips/dp/clk25
    SLICE_X79Y121        FDRE                                         r  mips/dp/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.141     1.562 r  mips/dp/pc_reg[0]/Q
                         net (fo=2, routed)           0.338     1.901    mips/dp/myreg/pc[0]
    SLICE_X79Y122        LUT6 (Prop_lut6_I4_O)        0.045     1.946 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.127     2.072    mips/dp/myreg/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X78Y122        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf25/O
                         net (fo=160, routed)         0.855     1.926    mips/dp/myreg/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y122        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.491     1.434    
    SLICE_X78Y122        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.581    mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 dmem/mem_reg_0_31_4_4/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.433ns (65.058%)  route 0.233ns (34.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.584     1.419    dmem/mem_reg_0_31_4_4/WCLK
    SLICE_X78Y123        RAMS32                                       r  dmem/mem_reg_0_31_4_4/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y123        RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.807 r  dmem/mem_reg_0_31_4_4/SP/O
                         net (fo=1, routed)           0.109     1.917    mips/dp/myreg/dout[4]
    SLICE_X79Y121        LUT6 (Prop_lut6_I0_O)        0.045     1.962 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.123     2.085    mips/dp/myreg/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X78Y122        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf25/O
                         net (fo=160, routed)         0.855     1.926    mips/dp/myreg/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y122        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.491     1.434    
    SLICE_X78Y122        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.578    mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 dmem/mem_reg_0_31_16_16/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/myreg/rf_reg_r2_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.431ns (64.272%)  route 0.240ns (35.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.585     1.420    dmem/mem_reg_0_31_16_16/WCLK
    SLICE_X80Y125        RAMS32                                       r  dmem/mem_reg_0_31_16_16/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.806 r  dmem/mem_reg_0_31_16_16/SP/O
                         net (fo=1, routed)           0.171     1.978    mips/dp/myreg/dout[16]
    SLICE_X81Y126        LUT6 (Prop_lut6_I0_O)        0.045     2.023 r  mips/dp/myreg/rf_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.069     2.091    mips/dp/myreg/rf_reg_r2_0_31_12_17/DIC0
    SLICE_X80Y126        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf25/O
                         net (fo=160, routed)         0.855     1.926    mips/dp/myreg/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X80Y126        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_12_17/RAMC/CLK
                         clock pessimism             -0.491     1.434    
    SLICE_X80Y126        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.578    mips/dp/myreg/rf_reg_r2_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 dmem/mem_reg_0_31_9_9/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/myreg/rf_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.431ns (65.754%)  route 0.224ns (34.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.585     1.420    dmem/mem_reg_0_31_9_9/WCLK
    SLICE_X80Y124        RAMS32                                       r  dmem/mem_reg_0_31_9_9/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.806 r  dmem/mem_reg_0_31_9_9/SP/O
                         net (fo=1, routed)           0.104     1.910    mips/dp/myreg/dout[9]
    SLICE_X81Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.955 r  mips/dp/myreg/rf_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.121     2.076    mips/dp/myreg/rf_reg_r2_0_31_6_11/DIB1
    SLICE_X80Y122        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf25/O
                         net (fo=160, routed)         0.856     1.928    mips/dp/myreg/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X80Y122        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.491     1.436    
    SLICE_X80Y122        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.560    mips/dp/myreg/rf_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 dmem/mem_reg_0_31_11_11/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mips/dp/myreg/rf_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.433ns (64.860%)  route 0.235ns (35.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.583     1.418    dmem/mem_reg_0_31_11_11/WCLK
    SLICE_X78Y124        RAMS32                                       r  dmem/mem_reg_0_31_11_11/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y124        RAMS32 (Prop_rams32_CLK_O)
                                                      0.388     1.806 r  dmem/mem_reg_0_31_11_11/SP/O
                         net (fo=1, routed)           0.111     1.918    mips/dp/myreg/dout[11]
    SLICE_X79Y124        LUT6 (Prop_lut6_I0_O)        0.045     1.963 r  mips/dp/myreg/rf_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.123     2.086    mips/dp/myreg/rf_reg_r1_0_31_6_11/DIC1
    SLICE_X80Y123        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf25/O
                         net (fo=160, routed)         0.855     1.926    mips/dp/myreg/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X80Y123        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.469     1.456    
    SLICE_X80Y123        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.570    mips/dp/myreg/rf_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.516    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdv/mmcm/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clkdv/buf25/I0
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clkdv/mmcm/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X79Y121    mips/dp/pc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X74Y124    mips/dp/pc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X74Y124    mips/dp/pc_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X74Y125    mips/dp/pc_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X75Y124    mips/dp/pc_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X76Y125    mips/dp/pc_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X75Y124    mips/dp/pc_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X76Y125    mips/dp/pc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkdv/mmcm/CLKOUT2
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y128    dmem/mem_reg_0_31_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y128    dmem/mem_reg_0_31_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y128    dmem/mem_reg_0_31_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y128    dmem/mem_reg_0_31_18_18/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y128    dmem/mem_reg_0_31_19_19/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y128    dmem/mem_reg_0_31_19_19/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y128    dmem/mem_reg_0_31_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y128    dmem/mem_reg_0_31_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X78Y127    dmem/mem_reg_0_31_20_20/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X78Y127    dmem/mem_reg_0_31_21_21/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y125    dmem/mem_reg_0_31_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y125    dmem/mem_reg_0_31_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y125    dmem/mem_reg_0_31_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y125    dmem/mem_reg_0_31_16_16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X78Y127    dmem/mem_reg_0_31_20_20/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X78Y127    dmem/mem_reg_0_31_21_21/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X78Y127    dmem/mem_reg_0_31_22_22/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X78Y127    dmem/mem_reg_0_31_23_23/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y124    dmem/mem_reg_0_31_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X80Y124    dmem/mem_reg_0_31_7_7/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.616ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_256_511_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 0.890ns (16.566%)  route 4.482ns (83.434%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.689     5.049    mips/dp/clk25
    SLICE_X76Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y121        FDRE (Prop_fdre_C_Q)         0.518     5.567 r  mips/dp/pc_reg[2]/Q
                         net (fo=25, routed)          1.004     6.572    mips/dp/myreg/pc[2]
    SLICE_X74Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.696 r  mips/dp/myreg/g0_b20/O
                         net (fo=108, routed)         1.210     7.906    mips/dp/myreg/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X78Y122        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.030 r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=3, routed)           0.725     8.755    mips/dp/myreg/ReadData20[1]
    SLICE_X81Y122        LUT5 (Prop_lut5_I0_O)        0.124     8.879 r  mips/dp/myreg/mem_reg_0_31_1_1_i_1/O
                         net (fo=21, routed)          1.543    10.422    screenmem/mem_reg_256_511_1_1/D
    SLICE_X88Y140        RAMS64E                                      r  screenmem/mem_reg_256_511_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.594    14.779    screenmem/mem_reg_256_511_1_1/WCLK
    SLICE_X88Y140        RAMS64E                                      r  screenmem/mem_reg_256_511_1_1/RAMS64E_A/CLK
                         clock pessimism              0.173    14.952    
                         clock uncertainty           -0.190    14.762    
    SLICE_X88Y140        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.037    screenmem/mem_reg_256_511_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.037    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  3.616    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_512_767_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.294ns  (logic 1.120ns (21.156%)  route 4.174ns (78.844%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.689     5.049    mips/dp/clk25
    SLICE_X76Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y121        FDRE (Prop_fdre_C_Q)         0.518     5.567 r  mips/dp/pc_reg[2]/Q
                         net (fo=25, routed)          1.004     6.572    mips/dp/myreg/pc[2]
    SLICE_X74Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.696 r  mips/dp/myreg/g0_b20/O
                         net (fo=108, routed)         1.210     7.906    mips/dp/myreg/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X78Y122        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.056 r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.585     8.641    mips/dp/myreg/ReadData20[0]
    SLICE_X79Y123        LUT5 (Prop_lut5_I0_O)        0.328     8.969 r  mips/dp/myreg/mem_reg_0_31_0_0_i_1/O
                         net (fo=21, routed)          1.375    10.343    screenmem/mem_reg_512_767_0_0/D
    SLICE_X88Y138        RAMS64E                                      r  screenmem/mem_reg_512_767_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.593    14.778    screenmem/mem_reg_512_767_0_0/WCLK
    SLICE_X88Y138        RAMS64E                                      r  screenmem/mem_reg_512_767_0_0/RAMS64E_A/CLK
                         clock pessimism              0.173    14.951    
                         clock uncertainty           -0.190    14.761    
    SLICE_X88Y138        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.036    screenmem/mem_reg_512_767_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.036    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.720ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_512_767_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 0.890ns (16.894%)  route 4.378ns (83.106%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.689     5.049    mips/dp/clk25
    SLICE_X76Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y121        FDRE (Prop_fdre_C_Q)         0.518     5.567 r  mips/dp/pc_reg[2]/Q
                         net (fo=25, routed)          1.004     6.572    mips/dp/myreg/pc[2]
    SLICE_X74Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.696 r  mips/dp/myreg/g0_b20/O
                         net (fo=108, routed)         1.210     7.906    mips/dp/myreg/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X78Y122        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.030 r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=3, routed)           0.725     8.755    mips/dp/myreg/ReadData20[1]
    SLICE_X81Y122        LUT5 (Prop_lut5_I0_O)        0.124     8.879 r  mips/dp/myreg/mem_reg_0_31_1_1_i_1/O
                         net (fo=21, routed)          1.439    10.317    screenmem/mem_reg_512_767_1_1/D
    SLICE_X88Y139        RAMS64E                                      r  screenmem/mem_reg_512_767_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.594    14.779    screenmem/mem_reg_512_767_1_1/WCLK
    SLICE_X88Y139        RAMS64E                                      r  screenmem/mem_reg_512_767_1_1/RAMS64E_A/CLK
                         clock pessimism              0.173    14.952    
                         clock uncertainty           -0.190    14.762    
    SLICE_X88Y139        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.037    screenmem/mem_reg_512_767_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.037    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  3.720    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_768_1023_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 0.890ns (16.917%)  route 4.371ns (83.083%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.689     5.049    mips/dp/clk25
    SLICE_X76Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y121        FDRE (Prop_fdre_C_Q)         0.518     5.567 r  mips/dp/pc_reg[2]/Q
                         net (fo=25, routed)          1.004     6.572    mips/dp/myreg/pc[2]
    SLICE_X74Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.696 r  mips/dp/myreg/g0_b20/O
                         net (fo=108, routed)         1.210     7.906    mips/dp/myreg/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X78Y122        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.030 r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=3, routed)           0.725     8.755    mips/dp/myreg/ReadData20[1]
    SLICE_X81Y122        LUT5 (Prop_lut5_I0_O)        0.124     8.879 r  mips/dp/myreg/mem_reg_0_31_1_1_i_1/O
                         net (fo=21, routed)          1.431    10.310    screenmem/mem_reg_768_1023_1_1/D
    SLICE_X84Y140        RAMS64E                                      r  screenmem/mem_reg_768_1023_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.592    14.777    screenmem/mem_reg_768_1023_1_1/WCLK
    SLICE_X84Y140        RAMS64E                                      r  screenmem/mem_reg_768_1023_1_1/RAMS64E_A/CLK
                         clock pessimism              0.173    14.950    
                         clock uncertainty           -0.190    14.760    
    SLICE_X84Y140        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.035    screenmem/mem_reg_768_1023_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.035    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_768_1023_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 1.120ns (21.533%)  route 4.081ns (78.466%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.689     5.049    mips/dp/clk25
    SLICE_X76Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y121        FDRE (Prop_fdre_C_Q)         0.518     5.567 r  mips/dp/pc_reg[2]/Q
                         net (fo=25, routed)          1.004     6.572    mips/dp/myreg/pc[2]
    SLICE_X74Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.696 r  mips/dp/myreg/g0_b20/O
                         net (fo=108, routed)         1.210     7.906    mips/dp/myreg/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X78Y122        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.056 r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.585     8.641    mips/dp/myreg/ReadData20[0]
    SLICE_X79Y123        LUT5 (Prop_lut5_I0_O)        0.328     8.969 r  mips/dp/myreg/mem_reg_0_31_0_0_i_1/O
                         net (fo=21, routed)          1.282    10.251    screenmem/mem_reg_768_1023_0_0/D
    SLICE_X88Y137        RAMS64E                                      r  screenmem/mem_reg_768_1023_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.592    14.777    screenmem/mem_reg_768_1023_0_0/WCLK
    SLICE_X88Y137        RAMS64E                                      r  screenmem/mem_reg_768_1023_0_0/RAMS64E_A/CLK
                         clock pessimism              0.173    14.950    
                         clock uncertainty           -0.190    14.760    
    SLICE_X88Y137        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.035    screenmem/mem_reg_768_1023_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.035    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_256_511_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.120ns (21.739%)  route 4.032ns (78.261%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.689     5.049    mips/dp/clk25
    SLICE_X76Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y121        FDRE (Prop_fdre_C_Q)         0.518     5.567 r  mips/dp/pc_reg[2]/Q
                         net (fo=25, routed)          1.004     6.572    mips/dp/myreg/pc[2]
    SLICE_X74Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.696 r  mips/dp/myreg/g0_b20/O
                         net (fo=108, routed)         1.210     7.906    mips/dp/myreg/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X78Y122        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.056 r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.585     8.641    mips/dp/myreg/ReadData20[0]
    SLICE_X79Y123        LUT5 (Prop_lut5_I0_O)        0.328     8.969 r  mips/dp/myreg/mem_reg_0_31_0_0_i_1/O
                         net (fo=21, routed)          1.233    10.201    screenmem/mem_reg_256_511_0_0/D
    SLICE_X84Y136        RAMS64E                                      r  screenmem/mem_reg_256_511_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.589    14.774    screenmem/mem_reg_256_511_0_0/WCLK
    SLICE_X84Y136        RAMS64E                                      r  screenmem/mem_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.173    14.947    
                         clock uncertainty           -0.190    14.757    
    SLICE_X84Y136        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.032    screenmem/mem_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.032    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_0_255_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.149ns  (logic 1.120ns (21.753%)  route 4.029ns (78.247%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.689     5.049    mips/dp/clk25
    SLICE_X76Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y121        FDRE (Prop_fdre_C_Q)         0.518     5.567 r  mips/dp/pc_reg[2]/Q
                         net (fo=25, routed)          1.004     6.572    mips/dp/myreg/pc[2]
    SLICE_X74Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.696 r  mips/dp/myreg/g0_b20/O
                         net (fo=108, routed)         1.210     7.906    mips/dp/myreg/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X78Y122        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.056 r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=4, routed)           0.585     8.641    mips/dp/myreg/ReadData20[0]
    SLICE_X79Y123        LUT5 (Prop_lut5_I0_O)        0.328     8.969 r  mips/dp/myreg/mem_reg_0_31_0_0_i_1/O
                         net (fo=21, routed)          1.229    10.198    screenmem/mem_reg_0_255_0_0/D
    SLICE_X88Y136        RAMS64E                                      r  screenmem/mem_reg_0_255_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.591    14.776    screenmem/mem_reg_0_255_0_0/WCLK
    SLICE_X88Y136        RAMS64E                                      r  screenmem/mem_reg_0_255_0_0/RAMS64E_A/CLK
                         clock pessimism              0.173    14.949    
                         clock uncertainty           -0.190    14.759    
    SLICE_X88Y136        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.034    screenmem/mem_reg_0_255_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_256_511_1_1/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 0.890ns (16.566%)  route 4.482ns (83.434%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.689     5.049    mips/dp/clk25
    SLICE_X76Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y121        FDRE (Prop_fdre_C_Q)         0.518     5.567 r  mips/dp/pc_reg[2]/Q
                         net (fo=25, routed)          1.004     6.572    mips/dp/myreg/pc[2]
    SLICE_X74Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.696 r  mips/dp/myreg/g0_b20/O
                         net (fo=108, routed)         1.210     7.906    mips/dp/myreg/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X78Y122        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.030 r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=3, routed)           0.725     8.755    mips/dp/myreg/ReadData20[1]
    SLICE_X81Y122        LUT5 (Prop_lut5_I0_O)        0.124     8.879 r  mips/dp/myreg/mem_reg_0_31_1_1_i_1/O
                         net (fo=21, routed)          1.543    10.422    screenmem/mem_reg_256_511_1_1/D
    SLICE_X88Y140        RAMS64E                                      r  screenmem/mem_reg_256_511_1_1/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.594    14.779    screenmem/mem_reg_256_511_1_1/WCLK
    SLICE_X88Y140        RAMS64E                                      r  screenmem/mem_reg_256_511_1_1/RAMS64E_C/CLK
                         clock pessimism              0.173    14.952    
                         clock uncertainty           -0.190    14.762    
    SLICE_X88Y140        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.438    14.324    screenmem/mem_reg_256_511_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             3.904ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_256_511_1_1/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.372ns  (logic 0.890ns (16.566%)  route 4.482ns (83.434%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.689     5.049    mips/dp/clk25
    SLICE_X76Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y121        FDRE (Prop_fdre_C_Q)         0.518     5.567 r  mips/dp/pc_reg[2]/Q
                         net (fo=25, routed)          1.004     6.572    mips/dp/myreg/pc[2]
    SLICE_X74Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.696 r  mips/dp/myreg/g0_b20/O
                         net (fo=108, routed)         1.210     7.906    mips/dp/myreg/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X78Y122        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.030 r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=3, routed)           0.725     8.755    mips/dp/myreg/ReadData20[1]
    SLICE_X81Y122        LUT5 (Prop_lut5_I0_O)        0.124     8.879 r  mips/dp/myreg/mem_reg_0_31_1_1_i_1/O
                         net (fo=21, routed)          1.543    10.422    screenmem/mem_reg_256_511_1_1/D
    SLICE_X88Y140        RAMS64E                                      r  screenmem/mem_reg_256_511_1_1/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.594    14.779    screenmem/mem_reg_256_511_1_1/WCLK
    SLICE_X88Y140        RAMS64E                                      r  screenmem/mem_reg_256_511_1_1/RAMS64E_B/CLK
                         clock pessimism              0.173    14.952    
                         clock uncertainty           -0.190    14.762    
    SLICE_X88Y140        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.437    14.325    screenmem/mem_reg_256_511_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         14.325    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  3.904    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_0_255_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 0.890ns (17.521%)  route 4.190ns (82.479%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.049ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     5.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf25/O
                         net (fo=160, routed)         1.689     5.049    mips/dp/clk25
    SLICE_X76Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y121        FDRE (Prop_fdre_C_Q)         0.518     5.567 r  mips/dp/pc_reg[2]/Q
                         net (fo=25, routed)          1.004     6.572    mips/dp/myreg/pc[2]
    SLICE_X74Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.696 r  mips/dp/myreg/g0_b20/O
                         net (fo=108, routed)         1.210     7.906    mips/dp/myreg/rf_reg_r2_0_31_0_5/ADDRA0
    SLICE_X78Y122        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.030 r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=3, routed)           0.725     8.755    mips/dp/myreg/ReadData20[1]
    SLICE_X81Y122        LUT5 (Prop_lut5_I0_O)        0.124     8.879 r  mips/dp/myreg/mem_reg_0_31_1_1_i_1/O
                         net (fo=21, routed)          1.250    10.129    screenmem/mem_reg_0_255_1_1/D
    SLICE_X84Y139        RAMS64E                                      r  screenmem/mem_reg_0_255_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.592    14.777    screenmem/mem_reg_0_255_1_1/WCLK
    SLICE_X84Y139        RAMS64E                                      r  screenmem/mem_reg_0_255_1_1/RAMS64E_A/CLK
                         clock pessimism              0.173    14.950    
                         clock uncertainty           -0.190    14.760    
    SLICE_X84Y139        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.035    screenmem/mem_reg_0_255_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.035    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  3.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.254ns (22.443%)  route 0.878ns (77.557%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.583     1.418    mips/dp/clk25
    SLICE_X74Y122        FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122        FDRE (Prop_fdre_C_Q)         0.164     1.582 r  mips/dp/pc_reg[5]/Q
                         net (fo=24, routed)          0.194     1.776    mips/dp/pc[5]
    SLICE_X75Y123        LUT5 (Prop_lut5_I3_O)        0.045     1.821 r  mips/dp/g0_b19/O
                         net (fo=71, routed)          0.235     2.056    mips/dp/myreg/pc_reg[2]_3[2]
    SLICE_X79Y123        LUT5 (Prop_lut5_I4_O)        0.045     2.101 r  mips/dp/myreg/mem_reg_0_31_0_0_i_1/O
                         net (fo=21, routed)          0.449     2.550    screenmem/mem_reg_0_15_0_0/D
    SLICE_X84Y135        RAMS32                                       r  screenmem/mem_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.866     1.936    screenmem/mem_reg_0_15_0_0/WCLK
    SLICE_X84Y135        RAMS32                                       r  screenmem/mem_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.235     1.700    
                         clock uncertainty            0.190     1.890    
    SLICE_X84Y135        RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     2.011    screenmem/mem_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_256_511_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.254ns (21.054%)  route 0.952ns (78.946%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.583     1.418    mips/dp/clk25
    SLICE_X74Y122        FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122        FDRE (Prop_fdre_C_Q)         0.164     1.582 r  mips/dp/pc_reg[5]/Q
                         net (fo=24, routed)          0.194     1.776    mips/dp/pc[5]
    SLICE_X75Y123        LUT5 (Prop_lut5_I3_O)        0.045     1.821 r  mips/dp/g0_b19/O
                         net (fo=71, routed)          0.235     2.056    mips/dp/myreg/pc_reg[2]_3[2]
    SLICE_X79Y123        LUT5 (Prop_lut5_I4_O)        0.045     2.101 r  mips/dp/myreg/mem_reg_0_31_0_0_i_1/O
                         net (fo=21, routed)          0.524     2.625    screenmem/mem_reg_256_511_0_0/D
    SLICE_X84Y136        RAMS64E                                      r  screenmem/mem_reg_256_511_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.866     1.936    screenmem/mem_reg_256_511_0_0/WCLK
    SLICE_X84Y136        RAMS64E                                      r  screenmem/mem_reg_256_511_0_0/RAMS64E_D/CLK
                         clock pessimism             -0.235     1.700    
                         clock uncertainty            0.190     1.890    
    SLICE_X84Y136        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.034    screenmem/mem_reg_256_511_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_256_511_0_0/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.254ns (21.054%)  route 0.952ns (78.946%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.583     1.418    mips/dp/clk25
    SLICE_X74Y122        FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122        FDRE (Prop_fdre_C_Q)         0.164     1.582 r  mips/dp/pc_reg[5]/Q
                         net (fo=24, routed)          0.194     1.776    mips/dp/pc[5]
    SLICE_X75Y123        LUT5 (Prop_lut5_I3_O)        0.045     1.821 r  mips/dp/g0_b19/O
                         net (fo=71, routed)          0.235     2.056    mips/dp/myreg/pc_reg[2]_3[2]
    SLICE_X79Y123        LUT5 (Prop_lut5_I4_O)        0.045     2.101 r  mips/dp/myreg/mem_reg_0_31_0_0_i_1/O
                         net (fo=21, routed)          0.524     2.625    screenmem/mem_reg_256_511_0_0/D
    SLICE_X84Y136        RAMS64E                                      r  screenmem/mem_reg_256_511_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.866     1.936    screenmem/mem_reg_256_511_0_0/WCLK
    SLICE_X84Y136        RAMS64E                                      r  screenmem/mem_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism             -0.235     1.700    
                         clock uncertainty            0.190     1.890    
    SLICE_X84Y136        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.995    screenmem/mem_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_256_511_0_0/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.254ns (21.054%)  route 0.952ns (78.946%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.583     1.418    mips/dp/clk25
    SLICE_X74Y122        FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122        FDRE (Prop_fdre_C_Q)         0.164     1.582 r  mips/dp/pc_reg[5]/Q
                         net (fo=24, routed)          0.194     1.776    mips/dp/pc[5]
    SLICE_X75Y123        LUT5 (Prop_lut5_I3_O)        0.045     1.821 r  mips/dp/g0_b19/O
                         net (fo=71, routed)          0.235     2.056    mips/dp/myreg/pc_reg[2]_3[2]
    SLICE_X79Y123        LUT5 (Prop_lut5_I4_O)        0.045     2.101 r  mips/dp/myreg/mem_reg_0_31_0_0_i_1/O
                         net (fo=21, routed)          0.524     2.625    screenmem/mem_reg_256_511_0_0/D
    SLICE_X84Y136        RAMS64E                                      r  screenmem/mem_reg_256_511_0_0/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.866     1.936    screenmem/mem_reg_256_511_0_0/WCLK
    SLICE_X84Y136        RAMS64E                                      r  screenmem/mem_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism             -0.235     1.700    
                         clock uncertainty            0.190     1.890    
    SLICE_X84Y136        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.991    screenmem/mem_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_0_127_0_0/LOW/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.254ns (20.071%)  route 1.011ns (79.929%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.583     1.418    mips/dp/clk25
    SLICE_X74Y122        FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122        FDRE (Prop_fdre_C_Q)         0.164     1.582 r  mips/dp/pc_reg[5]/Q
                         net (fo=24, routed)          0.194     1.776    mips/dp/pc[5]
    SLICE_X75Y123        LUT5 (Prop_lut5_I3_O)        0.045     1.821 r  mips/dp/g0_b19/O
                         net (fo=71, routed)          0.235     2.056    mips/dp/myreg/pc_reg[2]_3[2]
    SLICE_X79Y123        LUT5 (Prop_lut5_I4_O)        0.045     2.101 r  mips/dp/myreg/mem_reg_0_31_0_0_i_1/O
                         net (fo=21, routed)          0.583     2.684    screenmem/mem_reg_0_127_0_0/D
    SLICE_X84Y138        RAMS64E                                      r  screenmem/mem_reg_0_127_0_0/LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.870     1.939    screenmem/mem_reg_0_127_0_0/WCLK
    SLICE_X84Y138        RAMS64E                                      r  screenmem/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism             -0.235     1.703    
                         clock uncertainty            0.190     1.893    
    SLICE_X84Y138        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.037    screenmem/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_0_255_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.254ns (20.048%)  route 1.013ns (79.952%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.583     1.418    mips/dp/clk25
    SLICE_X74Y122        FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122        FDRE (Prop_fdre_C_Q)         0.164     1.582 r  mips/dp/pc_reg[5]/Q
                         net (fo=24, routed)          0.194     1.776    mips/dp/pc[5]
    SLICE_X75Y123        LUT5 (Prop_lut5_I3_O)        0.045     1.821 r  mips/dp/g0_b19/O
                         net (fo=71, routed)          0.235     2.056    mips/dp/myreg/pc_reg[2]_3[2]
    SLICE_X79Y123        LUT5 (Prop_lut5_I4_O)        0.045     2.101 r  mips/dp/myreg/mem_reg_0_31_0_0_i_1/O
                         net (fo=21, routed)          0.584     2.685    screenmem/mem_reg_0_255_0_0/D
    SLICE_X88Y136        RAMS64E                                      r  screenmem/mem_reg_0_255_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.868     1.937    screenmem/mem_reg_0_255_0_0/WCLK
    SLICE_X88Y136        RAMS64E                                      r  screenmem/mem_reg_0_255_0_0/RAMS64E_D/CLK
                         clock pessimism             -0.235     1.701    
                         clock uncertainty            0.190     1.891    
    SLICE_X88Y136        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.035    screenmem/mem_reg_0_255_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_0_15_0_0__0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.254ns (20.277%)  route 0.999ns (79.723%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.583     1.418    mips/dp/clk25
    SLICE_X74Y122        FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122        FDRE (Prop_fdre_C_Q)         0.164     1.582 r  mips/dp/pc_reg[5]/Q
                         net (fo=24, routed)          0.220     1.802    mips/dp/pc[5]
    SLICE_X75Y123        LUT5 (Prop_lut5_I3_O)        0.045     1.847 r  mips/dp/g0_b17/O
                         net (fo=71, routed)          0.291     2.138    mips/dp/myreg/pc_reg[2]_3[0]
    SLICE_X81Y122        LUT5 (Prop_lut5_I2_O)        0.045     2.183 r  mips/dp/myreg/mem_reg_0_31_1_1_i_1/O
                         net (fo=21, routed)          0.488     2.671    screenmem/mem_reg_0_15_0_0__0/D
    SLICE_X84Y135        RAMS32                                       r  screenmem/mem_reg_0_15_0_0__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.866     1.936    screenmem/mem_reg_0_15_0_0__0/WCLK
    SLICE_X84Y135        RAMS32                                       r  screenmem/mem_reg_0_15_0_0__0/SP/CLK
                         clock pessimism             -0.235     1.700    
                         clock uncertainty            0.190     1.890    
    SLICE_X84Y135        RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     2.010    screenmem/mem_reg_0_15_0_0__0/SP
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_768_1023_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.254ns (19.851%)  route 1.026ns (80.149%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.583     1.418    mips/dp/clk25
    SLICE_X74Y122        FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122        FDRE (Prop_fdre_C_Q)         0.164     1.582 r  mips/dp/pc_reg[5]/Q
                         net (fo=24, routed)          0.194     1.776    mips/dp/pc[5]
    SLICE_X75Y123        LUT5 (Prop_lut5_I3_O)        0.045     1.821 r  mips/dp/g0_b19/O
                         net (fo=71, routed)          0.235     2.056    mips/dp/myreg/pc_reg[2]_3[2]
    SLICE_X79Y123        LUT5 (Prop_lut5_I4_O)        0.045     2.101 r  mips/dp/myreg/mem_reg_0_31_0_0_i_1/O
                         net (fo=21, routed)          0.597     2.698    screenmem/mem_reg_768_1023_0_0/D
    SLICE_X88Y137        RAMS64E                                      r  screenmem/mem_reg_768_1023_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.868     1.938    screenmem/mem_reg_768_1023_0_0/WCLK
    SLICE_X88Y137        RAMS64E                                      r  screenmem/mem_reg_768_1023_0_0/RAMS64E_D/CLK
                         clock pessimism             -0.235     1.702    
                         clock uncertainty            0.190     1.892    
    SLICE_X88Y137        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.036    screenmem/mem_reg_768_1023_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_0_31_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.254ns (20.138%)  route 1.007ns (79.862%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.583     1.418    mips/dp/clk25
    SLICE_X74Y122        FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122        FDRE (Prop_fdre_C_Q)         0.164     1.582 r  mips/dp/pc_reg[5]/Q
                         net (fo=24, routed)          0.194     1.776    mips/dp/pc[5]
    SLICE_X75Y123        LUT5 (Prop_lut5_I3_O)        0.045     1.821 r  mips/dp/g0_b19/O
                         net (fo=71, routed)          0.235     2.056    mips/dp/myreg/pc_reg[2]_3[2]
    SLICE_X79Y123        LUT5 (Prop_lut5_I4_O)        0.045     2.101 r  mips/dp/myreg/mem_reg_0_31_0_0_i_1/O
                         net (fo=21, routed)          0.579     2.680    screenmem/mem_reg_0_31_0_0/D
    SLICE_X84Y137        RAMS32                                       r  screenmem/mem_reg_0_31_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.868     1.937    screenmem/mem_reg_0_31_0_0/WCLK
    SLICE_X84Y137        RAMS32                                       r  screenmem/mem_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.235     1.701    
                         clock uncertainty            0.190     1.891    
    SLICE_X84Y137        RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     2.012    screenmem/mem_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screenmem/mem_reg_512_767_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.254ns (19.415%)  route 1.054ns (80.585%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf25/O
                         net (fo=160, routed)         0.583     1.418    mips/dp/clk25
    SLICE_X74Y122        FDRE                                         r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y122        FDRE (Prop_fdre_C_Q)         0.164     1.582 r  mips/dp/pc_reg[5]/Q
                         net (fo=24, routed)          0.194     1.776    mips/dp/pc[5]
    SLICE_X75Y123        LUT5 (Prop_lut5_I3_O)        0.045     1.821 r  mips/dp/g0_b19/O
                         net (fo=71, routed)          0.235     2.056    mips/dp/myreg/pc_reg[2]_3[2]
    SLICE_X79Y123        LUT5 (Prop_lut5_I4_O)        0.045     2.101 r  mips/dp/myreg/mem_reg_0_31_0_0_i_1/O
                         net (fo=21, routed)          0.626     2.727    screenmem/mem_reg_512_767_0_0/D
    SLICE_X88Y138        RAMS64E                                      r  screenmem/mem_reg_512_767_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.871     1.940    screenmem/mem_reg_512_767_0_0/WCLK
    SLICE_X88Y138        RAMS64E                                      r  screenmem/mem_reg_512_767_0_0/RAMS64E_D/CLK
                         clock pessimism             -0.235     1.704    
                         clock uncertainty            0.190     1.894    
    SLICE_X88Y138        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.038    screenmem/mem_reg_512_767_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.689    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf25/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.626ns  (logic 0.773ns (21.318%)  route 2.853ns (78.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 43.097 - 40.000 ) 
    Source Clock Delay      (SCD):    3.487ns = ( 33.487 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    35.168    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    31.246 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           2.241    33.487    clkdv/clkout0
    SLICE_X42Y48         FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.478    33.965 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.468    34.433    clkdv/p_0_in
    SLICE_X42Y48         LUT2 (Prop_lut2_I0_O)        0.295    34.728 f  clkdv/buf100_i_1/O
                         net (fo=2, routed)           2.385    37.113    clkdv/not_clock_enable
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf25/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    43.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    44.868    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.174 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           1.923    43.097    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf25/I0
                         clock pessimism              0.072    43.169    
                         clock uncertainty           -0.211    42.958    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    42.799    clkdv/buf25
  -------------------------------------------------------------------
                         required time                         42.799    
                         arrival time                         -37.113    
  -------------------------------------------------------------------
                         slack                                  5.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf25/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.246ns (17.472%)  route 1.162ns (82.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.042ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     1.458    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           0.672     0.834    clkdv/clkout0
    SLICE_X42Y48         FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.148     0.982 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.157     1.139    clkdv/p_0_in
    SLICE_X42Y48         LUT2 (Prop_lut2_I0_O)        0.098     1.237 f  clkdv/buf100_i_1/O
                         net (fo=2, routed)           1.005     2.242    clkdv/not_clock_enable
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf25/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     1.967    clkdv/CLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT2
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout2
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf25/I0
                         clock pessimism             -0.180     0.862    
                         clock uncertainty            0.211     1.073    
    BUFGCTRL_X0Y0        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.232    clkdv/buf25
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  1.010    





