Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct 26 04:02:09 2023
| Host         : DESKTOP-DOLA5FQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sevensegment_timing_summary_routed.rpt -pb sevensegment_timing_summary_routed.pb -rpx sevensegment_timing_summary_routed.rpx -warn_on_violation
| Design       : sevensegment
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (47)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (94)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (47)
-------------------------
 There are 47 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (94)
-------------------------------------------------
 There are 94 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  109          inf        0.000                      0                  109           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           109 Endpoints
Min Delay           109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u4/oS_COM_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG_COM[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.703ns  (logic 3.718ns (48.268%)  route 3.985ns (51.732%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE                         0.000     0.000 r  u4/oS_COM_reg[7]/C
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u4/oS_COM_reg[7]/Q
                         net (fo=1, routed)           3.985     4.418    SEG_COM_OBUF[7]
    R17                  OBUF (Prop_obuf_I_O)         3.285     7.703 r  SEG_COM_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.703    SEG_COM[7]
    R17                                                               r  SEG_COM[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/oS_COM_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG_COM[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.565ns  (logic 3.725ns (49.236%)  route 3.840ns (50.764%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE                         0.000     0.000 r  u4/oS_COM_reg[4]/C
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u4/oS_COM_reg[4]/Q
                         net (fo=1, routed)           3.840     4.273    SEG_COM_OBUF[4]
    R16                  OBUF (Prop_obuf_I_O)         3.292     7.565 r  SEG_COM_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.565    SEG_COM[4]
    R16                                                               r  SEG_COM[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/oS_COM_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG_COM[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.515ns  (logic 3.720ns (49.505%)  route 3.795ns (50.495%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE                         0.000     0.000 r  u4/oS_COM_reg[5]/C
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u4/oS_COM_reg[5]/Q
                         net (fo=1, routed)           3.795     4.228    SEG_COM_OBUF[5]
    R14                  OBUF (Prop_obuf_I_O)         3.287     7.515 r  SEG_COM_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.515    SEG_COM[5]
    R14                                                               r  SEG_COM[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/oS_COM_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG_COM[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 3.744ns (50.389%)  route 3.686ns (49.611%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE                         0.000     0.000 r  u4/oS_COM_reg[6]/C
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  u4/oS_COM_reg[6]/Q
                         net (fo=1, routed)           3.686     4.119    SEG_COM_OBUF[6]
    P17                  OBUF (Prop_obuf_I_O)         3.311     7.431 r  SEG_COM_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.431    SEG_COM[6]
    P17                                                               r  SEG_COM[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/oS_COM_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.363ns  (logic 1.821ns (28.617%)  route 4.542ns (71.383%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[1]/C
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u4/CNT_SCAN_reg[1]/Q
                         net (fo=3, routed)           0.897     1.276    u4/CNT_SCAN_reg[1]
    SLICE_X57Y53         LUT2 (Prop_lut2_I1_O)        0.105     1.381 r  u4/CNT_SCAN1_carry_i_1/O
                         net (fo=1, routed)           0.396     1.777    u4/CNT_SCAN1_carry_i_1_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     2.257 r  u4/CNT_SCAN1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.257    u4/CNT_SCAN1_carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.355 r  u4/CNT_SCAN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.355    u4/CNT_SCAN1_carry__0_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.453 r  u4/CNT_SCAN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.453    u4/CNT_SCAN1_carry__1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.643 f  u4/CNT_SCAN1_carry__2/CO[2]
                         net (fo=56, routed)          1.650     4.292    u4/CNT_SCAN1
    SLICE_X57Y53         LUT6 (Prop_lut6_I4_O)        0.261     4.553 r  u4/oS_COM[7]_i_6/O
                         net (fo=1, routed)           0.113     4.666    u4/oS_COM[7]_i_6_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I0_O)        0.105     4.771 r  u4/oS_COM[7]_i_2/O
                         net (fo=15, routed)          1.487     6.258    u4/oS_COM[7]_i_2_n_0
    SLICE_X57Y59         LUT6 (Prop_lut6_I3_O)        0.105     6.363 r  u4/oS_COM[2]_i_1/O
                         net (fo=1, routed)           0.000     6.363    u4/oS_COM[2]_i_1_n_0
    SLICE_X57Y59         FDRE                                         r  u4/oS_COM_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/oS_COM_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.363ns  (logic 1.821ns (28.617%)  route 4.542ns (71.383%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[1]/C
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u4/CNT_SCAN_reg[1]/Q
                         net (fo=3, routed)           0.897     1.276    u4/CNT_SCAN_reg[1]
    SLICE_X57Y53         LUT2 (Prop_lut2_I1_O)        0.105     1.381 r  u4/CNT_SCAN1_carry_i_1/O
                         net (fo=1, routed)           0.396     1.777    u4/CNT_SCAN1_carry_i_1_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     2.257 r  u4/CNT_SCAN1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.257    u4/CNT_SCAN1_carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.355 r  u4/CNT_SCAN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.355    u4/CNT_SCAN1_carry__0_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.453 r  u4/CNT_SCAN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.453    u4/CNT_SCAN1_carry__1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.643 f  u4/CNT_SCAN1_carry__2/CO[2]
                         net (fo=56, routed)          1.650     4.292    u4/CNT_SCAN1
    SLICE_X57Y53         LUT6 (Prop_lut6_I4_O)        0.261     4.553 r  u4/oS_COM[7]_i_6/O
                         net (fo=1, routed)           0.113     4.666    u4/oS_COM[7]_i_6_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I0_O)        0.105     4.771 r  u4/oS_COM[7]_i_2/O
                         net (fo=15, routed)          1.487     6.258    u4/oS_COM[7]_i_2_n_0
    SLICE_X57Y59         LUT6 (Prop_lut6_I3_O)        0.105     6.363 r  u4/oS_COM[3]_i_1/O
                         net (fo=1, routed)           0.000     6.363    u4/oS_COM[3]_i_1_n_0
    SLICE_X57Y59         FDRE                                         r  u4/oS_COM_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I3
                            (input port)
  Destination:            u4/oS_ENS_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.283ns  (logic 1.835ns (29.207%)  route 4.448ns (70.793%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G21                                               0.000     0.000 r  I3 (IN)
                         net (fo=0)                   0.000     0.000    I3
    G21                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  I3_IBUF_inst/O
                         net (fo=10, routed)          3.809     5.235    u4/I3_IBUF
    SLICE_X54Y59         LUT4 (Prop_lut4_I1_O)        0.126     5.361 r  u4/oS_ENS[5]_i_2/O
                         net (fo=1, routed)           0.639     6.000    u4/B1
    SLICE_X54Y58         LUT6 (Prop_lut6_I5_O)        0.283     6.283 r  u4/oS_ENS[5]_i_1/O
                         net (fo=1, routed)           0.000     6.283    u4/oS_ENS[5]_i_1_n_0
    SLICE_X54Y58         FDRE                                         r  u4/oS_ENS_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I3
                            (input port)
  Destination:            u4/oS_ENS_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.182ns  (logic 1.827ns (29.554%)  route 4.355ns (70.446%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G21                                               0.000     0.000 r  I3 (IN)
                         net (fo=0)                   0.000     0.000    I3
    G21                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  I3_IBUF_inst/O
                         net (fo=10, routed)          3.588     5.015    u4/I3_IBUF
    SLICE_X54Y60         LUT4 (Prop_lut4_I1_O)        0.118     5.133 r  u4/oS_ENS[4]_i_2/O
                         net (fo=1, routed)           0.767     5.899    u4/C1
    SLICE_X55Y59         LUT6 (Prop_lut6_I5_O)        0.283     6.182 r  u4/oS_ENS[4]_i_1/O
                         net (fo=1, routed)           0.000     6.182    u4/oS_ENS[4]_i_1_n_0
    SLICE_X55Y59         FDRE                                         r  u4/oS_ENS_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I3
                            (input port)
  Destination:            u4/oS_ENS_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.127ns  (logic 1.839ns (30.018%)  route 4.288ns (69.982%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G21                                               0.000     0.000 r  I3 (IN)
                         net (fo=0)                   0.000     0.000    I3
    G21                  IBUF (Prop_ibuf_I_O)         1.426     1.426 r  I3_IBUF_inst/O
                         net (fo=10, routed)          3.681     5.108    u4/I3_IBUF
    SLICE_X54Y59         LUT4 (Prop_lut4_I1_O)        0.127     5.235 r  u4/oS_ENS[0]_i_2/O
                         net (fo=1, routed)           0.606     5.841    u4/G1
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.286     6.127 r  u4/oS_ENS[0]_i_1/O
                         net (fo=1, routed)           0.000     6.127    u4/oS_ENS[0]_i_1_n_0
    SLICE_X54Y55         FDRE                                         r  u4/oS_ENS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/oS_ENS_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.116ns  (logic 1.821ns (29.773%)  route 4.295ns (70.227%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[1]/C
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  u4/CNT_SCAN_reg[1]/Q
                         net (fo=3, routed)           0.897     1.276    u4/CNT_SCAN_reg[1]
    SLICE_X57Y53         LUT2 (Prop_lut2_I1_O)        0.105     1.381 r  u4/CNT_SCAN1_carry_i_1/O
                         net (fo=1, routed)           0.396     1.777    u4/CNT_SCAN1_carry_i_1_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     2.257 r  u4/CNT_SCAN1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.257    u4/CNT_SCAN1_carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.355 r  u4/CNT_SCAN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.355    u4/CNT_SCAN1_carry__0_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.453 r  u4/CNT_SCAN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.453    u4/CNT_SCAN1_carry__1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.643 f  u4/CNT_SCAN1_carry__2/CO[2]
                         net (fo=56, routed)          1.650     4.292    u4/CNT_SCAN1
    SLICE_X57Y53         LUT6 (Prop_lut6_I4_O)        0.261     4.553 r  u4/oS_COM[7]_i_6/O
                         net (fo=1, routed)           0.113     4.666    u4/oS_COM[7]_i_6_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I0_O)        0.105     4.771 r  u4/oS_COM[7]_i_2/O
                         net (fo=15, routed)          1.240     6.011    u4/oS_COM[7]_i_2_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.105     6.116 r  u4/oS_ENS[3]_i_1/O
                         net (fo=1, routed)           0.000     6.116    u4/oS_ENS[3]_i_1_n_0
    SLICE_X54Y59         FDRE                                         r  u4/oS_ENS_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/CNT_SCAN_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.180%)  route 0.172ns (40.820%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[31]/C
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/CNT_SCAN_reg[31]/Q
                         net (fo=4, routed)           0.172     0.313    u4/CNT_SCAN_reg[31]
    SLICE_X58Y59         LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  u4/CNT_SCAN[28]_i_2/O
                         net (fo=1, routed)           0.000     0.358    u4/CNT_SCAN[28]_i_2_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  u4/CNT_SCAN_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    u4/CNT_SCAN_reg[28]_i_1_n_4
    SLICE_X58Y59         FDRE                                         r  u4/CNT_SCAN_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/CNT_SCAN_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.180%)  route 0.172ns (40.820%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[7]/C
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/CNT_SCAN_reg[7]/Q
                         net (fo=4, routed)           0.172     0.313    u4/CNT_SCAN_reg[7]
    SLICE_X58Y53         LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  u4/CNT_SCAN[4]_i_2/O
                         net (fo=1, routed)           0.000     0.358    u4/CNT_SCAN[4]_i_2_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  u4/CNT_SCAN_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    u4/CNT_SCAN_reg[4]_i_1_n_4
    SLICE_X58Y53         FDRE                                         r  u4/CNT_SCAN_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/CNT_SCAN_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.168%)  route 0.172ns (40.832%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[11]/C
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/CNT_SCAN_reg[11]/Q
                         net (fo=4, routed)           0.172     0.313    u4/CNT_SCAN_reg[11]
    SLICE_X58Y54         LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  u4/CNT_SCAN[8]_i_2/O
                         net (fo=1, routed)           0.000     0.358    u4/CNT_SCAN[8]_i_2_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  u4/CNT_SCAN_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    u4/CNT_SCAN_reg[8]_i_1_n_4
    SLICE_X58Y54         FDRE                                         r  u4/CNT_SCAN_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/CNT_SCAN_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.168%)  route 0.172ns (40.832%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[15]/C
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/CNT_SCAN_reg[15]/Q
                         net (fo=4, routed)           0.172     0.313    u4/CNT_SCAN_reg[15]
    SLICE_X58Y55         LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  u4/CNT_SCAN[12]_i_2/O
                         net (fo=1, routed)           0.000     0.358    u4/CNT_SCAN[12]_i_2_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  u4/CNT_SCAN_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    u4/CNT_SCAN_reg[12]_i_1_n_4
    SLICE_X58Y55         FDRE                                         r  u4/CNT_SCAN_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/CNT_SCAN_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.168%)  route 0.172ns (40.832%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[19]/C
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/CNT_SCAN_reg[19]/Q
                         net (fo=4, routed)           0.172     0.313    u4/CNT_SCAN_reg[19]
    SLICE_X58Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  u4/CNT_SCAN[16]_i_2/O
                         net (fo=1, routed)           0.000     0.358    u4/CNT_SCAN[16]_i_2_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  u4/CNT_SCAN_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    u4/CNT_SCAN_reg[16]_i_1_n_4
    SLICE_X58Y56         FDRE                                         r  u4/CNT_SCAN_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/CNT_SCAN_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.168%)  route 0.172ns (40.832%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[23]/C
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/CNT_SCAN_reg[23]/Q
                         net (fo=4, routed)           0.172     0.313    u4/CNT_SCAN_reg[23]
    SLICE_X58Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  u4/CNT_SCAN[20]_i_2/O
                         net (fo=1, routed)           0.000     0.358    u4/CNT_SCAN[20]_i_2_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  u4/CNT_SCAN_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    u4/CNT_SCAN_reg[20]_i_1_n_4
    SLICE_X58Y57         FDRE                                         r  u4/CNT_SCAN_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/CNT_SCAN_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.249ns (57.583%)  route 0.183ns (42.417%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[27]/C
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/CNT_SCAN_reg[27]/Q
                         net (fo=4, routed)           0.183     0.324    u4/CNT_SCAN_reg[27]
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.369 r  u4/CNT_SCAN[24]_i_2/O
                         net (fo=1, routed)           0.000     0.369    u4/CNT_SCAN[24]_i_2_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.432 r  u4/CNT_SCAN_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.432    u4/CNT_SCAN_reg[24]_i_1_n_4
    SLICE_X58Y58         FDRE                                         r  u4/CNT_SCAN_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/CNT_SCAN_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.249ns (57.583%)  route 0.183ns (42.417%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[3]/C
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/CNT_SCAN_reg[3]/Q
                         net (fo=4, routed)           0.183     0.324    u4/CNT_SCAN_reg[3]
    SLICE_X58Y52         LUT2 (Prop_lut2_I0_O)        0.045     0.369 r  u4/CNT_SCAN[0]_i_3/O
                         net (fo=1, routed)           0.000     0.369    u4/CNT_SCAN[0]_i_3_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.432 r  u4/CNT_SCAN_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.432    u4/CNT_SCAN_reg[0]_i_1_n_4
    SLICE_X58Y52         FDRE                                         r  u4/CNT_SCAN_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/CNT_SCAN_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.256ns (59.030%)  route 0.178ns (40.970%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[16]/C
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/CNT_SCAN_reg[16]/Q
                         net (fo=4, routed)           0.178     0.319    u4/CNT_SCAN_reg[16]
    SLICE_X58Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.364 r  u4/CNT_SCAN[16]_i_5/O
                         net (fo=1, routed)           0.000     0.364    u4/CNT_SCAN[16]_i_5_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.434 r  u4/CNT_SCAN_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.434    u4/CNT_SCAN_reg[16]_i_1_n_7
    SLICE_X58Y56         FDRE                                         r  u4/CNT_SCAN_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/CNT_SCAN_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u4/CNT_SCAN_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.256ns (59.030%)  route 0.178ns (40.970%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE                         0.000     0.000 r  u4/CNT_SCAN_reg[20]/C
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u4/CNT_SCAN_reg[20]/Q
                         net (fo=4, routed)           0.178     0.319    u4/CNT_SCAN_reg[20]
    SLICE_X58Y57         LUT2 (Prop_lut2_I0_O)        0.045     0.364 r  u4/CNT_SCAN[20]_i_5/O
                         net (fo=1, routed)           0.000     0.364    u4/CNT_SCAN[20]_i_5_n_0
    SLICE_X58Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.434 r  u4/CNT_SCAN_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.434    u4/CNT_SCAN_reg[20]_i_1_n_7
    SLICE_X58Y57         FDRE                                         r  u4/CNT_SCAN_reg[20]/D
  -------------------------------------------------------------------    -------------------





