{
  "Top": "conv_combined",
  "RtlTop": "conv_combined",
  "RtlPrefix": "",
  "RtlSubPrefix": "conv_combined_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "x": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<16, 9, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "x",
          "name": "x",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dx": {
      "index": "1",
      "direction": "inout",
      "srcType": "ap_fixed<16, 9, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "dx_i",
          "name": "dx_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "dx_o",
          "name": "dx_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dx_o_ap_vld",
          "name": "dx_o_ap_vld",
          "usage": "control",
          "direction": "inout"
        }
      ]
    },
    "wt": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_fixed<16, 9, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "wt",
          "name": "wt",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dwt": {
      "index": "3",
      "direction": "inout",
      "srcType": "ap_fixed<16, 9, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "dwt_i",
          "name": "dwt_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "dwt_o",
          "name": "dwt_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dwt_o_ap_vld",
          "name": "dwt_o_ap_vld",
          "usage": "control",
          "direction": "inout"
        }
      ]
    },
    "y": {
      "index": "4",
      "direction": "inout",
      "srcType": "ap_fixed<16, 9, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "y",
          "name": "y",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "y_ap_vld",
          "name": "y_ap_vld",
          "usage": "control",
          "direction": "inout"
        }
      ]
    },
    "dy": {
      "index": "5",
      "direction": "in",
      "srcType": "ap_fixed<16, 9, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "dy",
          "name": "dy",
          "usage": "data",
          "direction": "in"
        }]
    },
    "b": {
      "index": "6",
      "direction": "in",
      "srcType": "ap_fixed<16, 9, AP_TRN, AP_WRAP, 0>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "b",
          "name": "b",
          "usage": "data",
          "direction": "in"
        }]
    },
    "db": {
      "index": "7",
      "direction": "in",
      "srcType": "ap_fixed<16, 9, AP_TRN, AP_WRAP, 0>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "db",
          "name": "db",
          "usage": "data",
          "direction": "in"
        }]
    },
    "H": {
      "index": "8",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CRTL_BUS",
          "name": "H",
          "usage": "data",
          "direction": "in"
        }]
    },
    "W": {
      "index": "9",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CRTL_BUS",
          "name": "W",
          "usage": "data",
          "direction": "in"
        }]
    },
    "FH": {
      "index": "10",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CRTL_BUS",
          "name": "FH",
          "usage": "data",
          "direction": "in"
        }]
    },
    "FW": {
      "index": "11",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CRTL_BUS",
          "name": "FW",
          "usage": "data",
          "direction": "in"
        }]
    },
    "fwprop": {
      "index": "12",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CRTL_BUS",
          "name": "fwprop",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -m_axi_addr64=0",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top conv_combined -name conv_combined",
      "set_directive_top conv_combined -name conv_combined"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "conv_combined"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv_combined",
    "Version": "1.0",
    "DisplayName": "Conv_combined",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_conv_combined_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/main.cpp"],
    "Vhdl": [
      "impl\/vhdl\/conv_combined_CRTL_BUS_s_axi.vhd",
      "impl\/vhdl\/conv_combined_mul_31ns_32ns_63_2_1.vhd",
      "impl\/vhdl\/conv_combined_mul_31ns_96ns_127_5_1.vhd",
      "impl\/vhdl\/conv_combined_mul_32ns_32ns_64_2_1.vhd",
      "impl\/vhdl\/conv_combined_mul_32ns_64ns_96_5_1.vhd",
      "impl\/vhdl\/conv_combined_mul_mul_16s_16s_23_4_1.vhd",
      "impl\/vhdl\/conv_combined.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv_combined_CRTL_BUS_s_axi.v",
      "impl\/verilog\/conv_combined_mul_31ns_32ns_63_2_1.v",
      "impl\/verilog\/conv_combined_mul_31ns_96ns_127_5_1.v",
      "impl\/verilog\/conv_combined_mul_32ns_32ns_64_2_1.v",
      "impl\/verilog\/conv_combined_mul_32ns_64ns_96_5_1.v",
      "impl\/verilog\/conv_combined_mul_mul_16s_16s_23_4_1.v",
      "impl\/verilog\/conv_combined.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/conv_combined_v1_0\/data\/conv_combined.mdd",
      "impl\/misc\/drivers\/conv_combined_v1_0\/data\/conv_combined.tcl",
      "impl\/misc\/drivers\/conv_combined_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/conv_combined_v1_0\/src\/xconv_combined.c",
      "impl\/misc\/drivers\/conv_combined_v1_0\/src\/xconv_combined.h",
      "impl\/misc\/drivers\/conv_combined_v1_0\/src\/xconv_combined_hw.h",
      "impl\/misc\/drivers\/conv_combined_v1_0\/src\/xconv_combined_linux.c",
      "impl\/misc\/drivers\/conv_combined_v1_0\/src\/xconv_combined_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/conv_combined.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/anubhav\/xilinx_projects\/ip_repo\/conv_combined\/solution1\/.debug\/conv_combined.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CRTL_BUS",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "b": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"b": "DATA"},
      "ports": ["b"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "b"
        }]
    },
    "db": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"db": "DATA"},
      "ports": ["db"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "db"
        }]
    },
    "dwt_i": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"dwt_i": "DATA"},
      "ports": ["dwt_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "dwt"
        }]
    },
    "dwt_o": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"dwt_o": "DATA"},
      "ports": ["dwt_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "dwt"
        }]
    },
    "dx_i": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"dx_i": "DATA"},
      "ports": ["dx_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "dx"
        }]
    },
    "dx_o": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"dx_o": "DATA"},
      "ports": ["dx_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "dx"
        }]
    },
    "dy": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"dy": "DATA"},
      "ports": ["dy"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "dy"
        }]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "s_axi_CRTL_BUS": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_CRTL_BUS_",
      "paramPrefix": "C_S_AXI_CRTL_BUS_",
      "ports": [
        "s_axi_CRTL_BUS_ARADDR",
        "s_axi_CRTL_BUS_ARREADY",
        "s_axi_CRTL_BUS_ARVALID",
        "s_axi_CRTL_BUS_AWADDR",
        "s_axi_CRTL_BUS_AWREADY",
        "s_axi_CRTL_BUS_AWVALID",
        "s_axi_CRTL_BUS_BREADY",
        "s_axi_CRTL_BUS_BRESP",
        "s_axi_CRTL_BUS_BVALID",
        "s_axi_CRTL_BUS_RDATA",
        "s_axi_CRTL_BUS_RREADY",
        "s_axi_CRTL_BUS_RRESP",
        "s_axi_CRTL_BUS_RVALID",
        "s_axi_CRTL_BUS_WDATA",
        "s_axi_CRTL_BUS_WREADY",
        "s_axi_CRTL_BUS_WSTRB",
        "s_axi_CRTL_BUS_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "H",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of H",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "H",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of H"
            }]
        },
        {
          "offset": "0x18",
          "name": "W",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of W",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "W",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of W"
            }]
        },
        {
          "offset": "0x20",
          "name": "FH",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of FH",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "FH",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of FH"
            }]
        },
        {
          "offset": "0x28",
          "name": "FW",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of FW",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "FW",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of FW"
            }]
        },
        {
          "offset": "0x30",
          "name": "fwprop",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of fwprop",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "fwprop",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 0 to 0 of fwprop"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "H"
        }]
    },
    "wt": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"wt": "DATA"},
      "ports": ["wt"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "wt"
        }]
    },
    "x": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"x": "DATA"},
      "ports": ["x"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "y": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"y": "DATA"},
      "ports": ["y"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "y"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_CRTL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CRTL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CRTL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CRTL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CRTL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CRTL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CRTL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "x": {
      "dir": "in",
      "width": "16"
    },
    "dx_i": {
      "dir": "in",
      "width": "16"
    },
    "dx_o": {
      "dir": "out",
      "width": "16"
    },
    "dx_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "wt": {
      "dir": "in",
      "width": "16"
    },
    "dwt_i": {
      "dir": "in",
      "width": "16"
    },
    "dwt_o": {
      "dir": "out",
      "width": "16"
    },
    "dwt_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "y": {
      "dir": "out",
      "width": "16"
    },
    "y_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "dy": {
      "dir": "in",
      "width": "16"
    },
    "b": {
      "dir": "in",
      "width": "16"
    },
    "db": {
      "dir": "in",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "conv_combined"},
    "Info": {"conv_combined": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"conv_combined": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.978"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_28_1_VITIS_LOOP_29_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_31_3",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepthMin": "2",
                "PipelineDepthMax": "?",
                "PipelineDepth": "2 ~ ?",
                "Loops": [{
                    "Name": "VITIS_LOOP_32_4",
                    "TripCount": "",
                    "LatencyMin": "1",
                    "LatencyMax": "?",
                    "Latency": "1 ~ ?",
                    "PipelineII": "1",
                    "PipelineDepth": "1"
                  }]
              }]
          },
          {
            "Name": "VITIS_LOOP_42_5_VITIS_LOOP_44_7_VITIS_LOOP_45_8",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "8",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "2470",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "1766",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-05-06 15:13:17 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
