-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
-- Version: 2022.2.2
-- Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sparse_matrix_multiply_HLS is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    values_A_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    values_A_ce0 : OUT STD_LOGIC;
    values_A_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    column_indices_A_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    column_indices_A_ce0 : OUT STD_LOGIC;
    column_indices_A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    row_ptr_A_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    row_ptr_A_ce0 : OUT STD_LOGIC;
    row_ptr_A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    values_B_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    values_B_ce0 : OUT STD_LOGIC;
    values_B_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    row_indices_B_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    row_indices_B_ce0 : OUT STD_LOGIC;
    row_indices_B_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    col_ptr_B_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    col_ptr_B_ce0 : OUT STD_LOGIC;
    col_ptr_B_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    C_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    C_ce0 : OUT STD_LOGIC;
    C_we0 : OUT STD_LOGIC;
    C_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of sparse_matrix_multiply_HLS is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS,hls_ip_2022_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.205000,HLS_SYN_LAT=2171212,HLS_SYN_TPT=none,HLS_SYN_MEM=18,HLS_SYN_DSP=0,HLS_SYN_FF=956,HLS_SYN_LUT=1575,HLS_VERSION=2022_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv64_40 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal nnzA_reg_378 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal nnzB_reg_383 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln57_fu_289_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln57_reg_388 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal add_ln59_fu_299_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln59_reg_396 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln57_fu_293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_315_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_reg_411 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal sext_ln60_fu_322_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln60_1_fu_326_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln60_1_reg_421 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal icmp_ln60_fu_330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln60_fu_335_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_reg_439 : STD_LOGIC_VECTOR (63 downto 0);
    signal local_values_A_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_val_V_reg_444 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal local_col_ptr_B_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal startB_reg_459 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal local_col_ptr_B_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal endB_reg_464 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_values_A_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal local_values_A_V_ce0 : STD_LOGIC;
    signal local_values_A_V_we0 : STD_LOGIC;
    signal local_column_indices_A_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal local_column_indices_A_ce0 : STD_LOGIC;
    signal local_column_indices_A_we0 : STD_LOGIC;
    signal local_column_indices_A_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal local_row_ptr_A_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal local_row_ptr_A_ce0 : STD_LOGIC;
    signal local_row_ptr_A_we0 : STD_LOGIC;
    signal local_row_ptr_A_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_row_ptr_A_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal local_row_ptr_A_ce1 : STD_LOGIC;
    signal local_row_ptr_A_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_values_B_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal local_values_B_V_ce0 : STD_LOGIC;
    signal local_values_B_V_we0 : STD_LOGIC;
    signal local_values_B_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal local_row_indices_B_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal local_row_indices_B_ce0 : STD_LOGIC;
    signal local_row_indices_B_we0 : STD_LOGIC;
    signal local_row_indices_B_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal local_col_ptr_B_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal local_col_ptr_B_ce0 : STD_LOGIC;
    signal local_col_ptr_B_we0 : STD_LOGIC;
    signal local_col_ptr_B_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal local_col_ptr_B_ce1 : STD_LOGIC;
    signal accum_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal accum_V_ce0 : STD_LOGIC;
    signal accum_V_we0 : STD_LOGIC;
    signal accum_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal accum_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_ap_start : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_ap_done : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_ap_idle : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_ap_ready : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_row_ptr_A_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_row_ptr_A_ce0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_local_row_ptr_A_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_local_row_ptr_A_ce0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_local_row_ptr_A_we0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_local_row_ptr_A_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_ap_start : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_ap_done : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_ap_idle : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_ap_ready : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_col_ptr_B_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_col_ptr_B_ce0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_local_col_ptr_B_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_local_col_ptr_B_ce0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_local_col_ptr_B_we0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_local_col_ptr_B_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_ap_start : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_ap_done : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_ap_idle : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_ap_ready : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_accum_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_accum_V_ce0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_accum_V_we0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_accum_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_ap_start : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_ap_done : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_ap_idle : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_ap_ready : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_values_A_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_values_A_V_ce0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_values_A_V_we0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_values_A_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_values_A_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_values_A_ce0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_column_indices_A_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_column_indices_A_ce0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_column_indices_A_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_column_indices_A_ce0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_column_indices_A_we0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_column_indices_A_d0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_ap_start : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_ap_done : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_ap_idle : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_ap_ready : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_values_B_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_values_B_V_ce0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_values_B_V_we0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_values_B_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_values_B_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_values_B_ce0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_row_indices_B_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_row_indices_B_ce0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_row_indices_B_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_row_indices_B_ce0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_row_indices_B_we0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_row_indices_B_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_start : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_done : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_idle : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_ready : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_C_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_C_ce0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_C_we0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_C_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_accum_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_accum_V_ce0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_start : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_done : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_idle : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_ready : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_local_values_B_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_local_values_B_V_ce0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_local_row_indices_B_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_local_row_indices_B_ce0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_accum_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_accum_V_ce0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_accum_V_we0 : STD_LOGIC;
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_accum_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_1_reg_204 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_ap_start_reg : STD_LOGIC := '0';
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_ap_start_reg : STD_LOGIC := '0';
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_ap_start_reg : STD_LOGIC := '0';
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln57_fu_305_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln59_fu_310_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln64_fu_345_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln65_fu_356_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_74 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln65_fu_350_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_block_state5_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        row_ptr_A_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        row_ptr_A_ce0 : OUT STD_LOGIC;
        row_ptr_A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_row_ptr_A_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        local_row_ptr_A_ce0 : OUT STD_LOGIC;
        local_row_ptr_A_we0 : OUT STD_LOGIC;
        local_row_ptr_A_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        col_ptr_B_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        col_ptr_B_ce0 : OUT STD_LOGIC;
        col_ptr_B_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_col_ptr_B_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        local_col_ptr_B_ce0 : OUT STD_LOGIC;
        local_col_ptr_B_we0 : OUT STD_LOGIC;
        local_col_ptr_B_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        accum_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_V_ce0 : OUT STD_LOGIC;
        accum_V_we0 : OUT STD_LOGIC;
        accum_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        nnzA : IN STD_LOGIC_VECTOR (31 downto 0);
        local_values_A_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        local_values_A_V_ce0 : OUT STD_LOGIC;
        local_values_A_V_we0 : OUT STD_LOGIC;
        local_values_A_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        values_A_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        values_A_ce0 : OUT STD_LOGIC;
        values_A_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        column_indices_A_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        column_indices_A_ce0 : OUT STD_LOGIC;
        column_indices_A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_column_indices_A_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        local_column_indices_A_ce0 : OUT STD_LOGIC;
        local_column_indices_A_we0 : OUT STD_LOGIC;
        local_column_indices_A_d0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        nnzB : IN STD_LOGIC_VECTOR (31 downto 0);
        local_values_B_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        local_values_B_V_ce0 : OUT STD_LOGIC;
        local_values_B_V_we0 : OUT STD_LOGIC;
        local_values_B_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        values_B_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        values_B_ce0 : OUT STD_LOGIC;
        values_B_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        row_indices_B_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        row_indices_B_ce0 : OUT STD_LOGIC;
        row_indices_B_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_row_indices_B_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        local_row_indices_B_ce0 : OUT STD_LOGIC;
        local_row_indices_B_we0 : OUT STD_LOGIC;
        local_row_indices_B_d0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        C_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        C_ce0 : OUT STD_LOGIC;
        C_we0 : OUT STD_LOGIC;
        C_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        accum_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_V_ce0 : OUT STD_LOGIC;
        accum_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln66 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln66_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        local_values_B_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        local_values_B_V_ce0 : OUT STD_LOGIC;
        local_values_B_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        local_row_indices_B_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        local_row_indices_B_ce0 : OUT STD_LOGIC;
        local_row_indices_B_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        sext_ln1347 : IN STD_LOGIC_VECTOR (15 downto 0);
        zext_ln837 : IN STD_LOGIC_VECTOR (11 downto 0);
        accum_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        accum_V_ce0 : OUT STD_LOGIC;
        accum_V_we0 : OUT STD_LOGIC;
        accum_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        accum_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (6 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;



begin
    local_values_A_V_U : component sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_values_A_V_address0,
        ce0 => local_values_A_V_ce0,
        we0 => local_values_A_V_we0,
        d0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_values_A_V_d0,
        q0 => local_values_A_V_q0);

    local_column_indices_A_U : component sparse_matrix_multiply_HLS_local_column_indices_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 7,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_column_indices_A_address0,
        ce0 => local_column_indices_A_ce0,
        we0 => local_column_indices_A_we0,
        d0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_column_indices_A_d0,
        q0 => local_column_indices_A_q0);

    local_row_ptr_A_U : component sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 65,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_row_ptr_A_address0,
        ce0 => local_row_ptr_A_ce0,
        we0 => local_row_ptr_A_we0,
        d0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_local_row_ptr_A_d0,
        q0 => local_row_ptr_A_q0,
        address1 => local_row_ptr_A_address1,
        ce1 => local_row_ptr_A_ce1,
        q1 => local_row_ptr_A_q1);

    local_values_B_V_U : component sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_values_B_V_address0,
        ce0 => local_values_B_V_ce0,
        we0 => local_values_B_V_we0,
        d0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_values_B_V_d0,
        q0 => local_values_B_V_q0);

    local_row_indices_B_U : component sparse_matrix_multiply_HLS_local_row_indices_B_RAM_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_row_indices_B_address0,
        ce0 => local_row_indices_B_ce0,
        we0 => local_row_indices_B_we0,
        d0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_row_indices_B_d0,
        q0 => local_row_indices_B_q0);

    local_col_ptr_B_U : component sparse_matrix_multiply_HLS_local_row_ptr_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 65,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_col_ptr_B_address0,
        ce0 => local_col_ptr_B_ce0,
        we0 => local_col_ptr_B_we0,
        d0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_local_col_ptr_B_d0,
        q0 => local_col_ptr_B_q0,
        address1 => local_col_ptr_B_address1,
        ce1 => local_col_ptr_B_ce1,
        q1 => local_col_ptr_B_q1);

    accum_V_U : component sparse_matrix_multiply_HLS_local_values_A_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accum_V_address0,
        ce0 => accum_V_ce0,
        we0 => accum_V_we0,
        d0 => accum_V_d0,
        q0 => accum_V_q0);

    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215 : component sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_ap_start,
        ap_done => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_ap_done,
        ap_idle => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_ap_idle,
        ap_ready => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_ap_ready,
        row_ptr_A_address0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_row_ptr_A_address0,
        row_ptr_A_ce0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_row_ptr_A_ce0,
        row_ptr_A_q0 => row_ptr_A_q0,
        local_row_ptr_A_address0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_local_row_ptr_A_address0,
        local_row_ptr_A_ce0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_local_row_ptr_A_ce0,
        local_row_ptr_A_we0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_local_row_ptr_A_we0,
        local_row_ptr_A_d0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_local_row_ptr_A_d0);

    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223 : component sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_ap_start,
        ap_done => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_ap_done,
        ap_idle => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_ap_idle,
        ap_ready => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_ap_ready,
        col_ptr_B_address0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_col_ptr_B_address0,
        col_ptr_B_ce0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_col_ptr_B_ce0,
        col_ptr_B_q0 => col_ptr_B_q0,
        local_col_ptr_B_address0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_local_col_ptr_B_address0,
        local_col_ptr_B_ce0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_local_col_ptr_B_ce0,
        local_col_ptr_B_we0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_local_col_ptr_B_we0,
        local_col_ptr_B_d0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_local_col_ptr_B_d0);

    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231 : component sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_ap_start,
        ap_done => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_ap_done,
        ap_idle => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_ap_idle,
        ap_ready => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_ap_ready,
        accum_V_address0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_accum_V_address0,
        accum_V_ce0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_accum_V_ce0,
        accum_V_we0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_accum_V_we0,
        accum_V_d0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_accum_V_d0);

    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237 : component sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_ap_start,
        ap_done => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_ap_done,
        ap_idle => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_ap_idle,
        ap_ready => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_ap_ready,
        nnzA => nnzA_reg_378,
        local_values_A_V_address0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_values_A_V_address0,
        local_values_A_V_ce0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_values_A_V_ce0,
        local_values_A_V_we0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_values_A_V_we0,
        local_values_A_V_d0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_values_A_V_d0,
        values_A_address0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_values_A_address0,
        values_A_ce0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_values_A_ce0,
        values_A_q0 => values_A_q0,
        column_indices_A_address0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_column_indices_A_address0,
        column_indices_A_ce0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_column_indices_A_ce0,
        column_indices_A_q0 => column_indices_A_q0,
        local_column_indices_A_address0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_column_indices_A_address0,
        local_column_indices_A_ce0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_column_indices_A_ce0,
        local_column_indices_A_we0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_column_indices_A_we0,
        local_column_indices_A_d0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_column_indices_A_d0);

    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249 : component sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_ap_start,
        ap_done => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_ap_done,
        ap_idle => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_ap_idle,
        ap_ready => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_ap_ready,
        nnzB => nnzB_reg_383,
        local_values_B_V_address0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_values_B_V_address0,
        local_values_B_V_ce0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_values_B_V_ce0,
        local_values_B_V_we0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_values_B_V_we0,
        local_values_B_V_d0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_values_B_V_d0,
        values_B_address0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_values_B_address0,
        values_B_ce0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_values_B_ce0,
        values_B_q0 => values_B_q0,
        row_indices_B_address0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_row_indices_B_address0,
        row_indices_B_ce0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_row_indices_B_ce0,
        row_indices_B_q0 => row_indices_B_q0,
        local_row_indices_B_address0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_row_indices_B_address0,
        local_row_indices_B_ce0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_row_indices_B_ce0,
        local_row_indices_B_we0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_row_indices_B_we0,
        local_row_indices_B_d0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_row_indices_B_d0);

    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261 : component sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_start,
        ap_done => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_done,
        ap_idle => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_idle,
        ap_ready => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_ready,
        C_address0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_C_address0,
        C_ce0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_C_ce0,
        C_we0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_C_we0,
        C_d0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_C_d0,
        accum_V_address0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_accum_V_address0,
        accum_V_ce0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_accum_V_ce0,
        accum_V_q0 => accum_V_q0);

    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268 : component sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_start,
        ap_done => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_done,
        ap_idle => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_idle,
        ap_ready => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_ready,
        sext_ln66 => startB_reg_459,
        sext_ln66_1 => endB_reg_464,
        local_values_B_V_address0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_local_values_B_V_address0,
        local_values_B_V_ce0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_local_values_B_V_ce0,
        local_values_B_V_q0 => local_values_B_V_q0,
        local_row_indices_B_address0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_local_row_indices_B_address0,
        local_row_indices_B_ce0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_local_row_indices_B_ce0,
        local_row_indices_B_q0 => local_row_indices_B_q0,
        sext_ln1347 => a_val_V_reg_444,
        zext_ln837 => tmp_1_reg_411,
        accum_V_address0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_accum_V_address0,
        accum_V_ce0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_accum_V_ce0,
        accum_V_we0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_accum_V_we0,
        accum_V_d0 => grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_accum_V_d0,
        accum_V_q0 => accum_V_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_ap_ready = ap_const_logic_1)) then 
                    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_ap_ready = ap_const_logic_1)) then 
                    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_ap_ready = ap_const_logic_1)) then 
                    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_ap_ready = ap_const_logic_1)) then 
                    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_ap_ready = ap_const_logic_1)) then 
                    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_ready = ap_const_logic_1)) then 
                    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln57_fu_293_p2 = ap_const_lv1_1))) then 
                    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_ready = ap_const_logic_1)) then 
                    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    a_1_reg_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                a_1_reg_204 <= sext_ln60_fu_322_p1;
            elsif (((grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                a_1_reg_204 <= add_ln60_reg_439;
            end if; 
        end if;
    end process;

    i_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_74 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln60_fu_330_p2 = ap_const_lv1_0))) then 
                i_fu_74 <= add_ln59_reg_396;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                a_val_V_reg_444 <= local_values_A_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_ln59_reg_396 <= add_ln59_fu_299_p2;
                trunc_ln57_reg_388 <= trunc_ln57_fu_289_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln60_fu_330_p2 = ap_const_lv1_1))) then
                add_ln60_reg_439 <= add_ln60_fu_335_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                endB_reg_464 <= local_col_ptr_B_q0;
                startB_reg_459 <= local_col_ptr_B_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                nnzA_reg_378 <= row_ptr_A_q0;
                nnzB_reg_383 <= col_ptr_B_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                sext_ln60_1_reg_421 <= sext_ln60_1_fu_326_p1;
                    tmp_1_reg_411(11 downto 6) <= tmp_1_fu_315_p3(11 downto 6);
            end if;
        end if;
    end process;
    tmp_1_reg_411(5 downto 0) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state6, icmp_ln57_fu_293_p2, ap_CS_fsm_state8, icmp_ln60_fu_330_p2, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_done, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_done, ap_CS_fsm_state11, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state12, ap_block_state2_on_subcall_done, ap_block_state5_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln57_fu_293_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln60_fu_330_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    C_address0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_C_address0;
    C_ce0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_C_ce0;
    C_d0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_C_d0;
    C_we0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_C_we0;

    accum_V_address0_assign_proc : process(grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_accum_V_address0, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_accum_V_address0, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_accum_V_address0, ap_CS_fsm_state11, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            accum_V_address0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_accum_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            accum_V_address0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_accum_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_address0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_accum_V_address0;
        else 
            accum_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_ce0_assign_proc : process(grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_accum_V_ce0, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_accum_V_ce0, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_accum_V_ce0, ap_CS_fsm_state11, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            accum_V_ce0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_accum_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            accum_V_ce0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_accum_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_ce0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_accum_V_ce0;
        else 
            accum_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accum_V_d0_assign_proc : process(grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_accum_V_d0, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_accum_V_d0, ap_CS_fsm_state11, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            accum_V_d0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_accum_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_d0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_accum_V_d0;
        else 
            accum_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    accum_V_we0_assign_proc : process(grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_accum_V_we0, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_accum_V_we0, ap_CS_fsm_state11, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            accum_V_we0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_accum_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accum_V_we0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_accum_V_we0;
        else 
            accum_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln59_fu_299_p2 <= std_logic_vector(unsigned(i_fu_74) + unsigned(ap_const_lv7_1));
    add_ln60_fu_335_p2 <= std_logic_vector(unsigned(a_1_reg_204) + unsigned(ap_const_lv64_1));
    add_ln65_fu_350_p2 <= std_logic_vector(unsigned(local_column_indices_A_q0) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_done)
    begin
        if ((grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state12_blk_assign_proc : process(grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_done)
    begin
        if ((grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state5_on_subcall_done)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state2_on_subcall_done_assign_proc : process(grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_ap_done, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_ap_done, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_ap_done = ap_const_logic_0) or (grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_ap_done = ap_const_logic_0) or (grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_ap_done = ap_const_logic_0));
    end process;


    ap_block_state5_on_subcall_done_assign_proc : process(grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_ap_done, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_ap_done)
    begin
                ap_block_state5_on_subcall_done <= ((grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_ap_done = ap_const_logic_0) or (grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_done, ap_CS_fsm_state12)
    begin
        if (((grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_done, ap_CS_fsm_state12)
    begin
        if (((grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    col_ptr_B_address0_assign_proc : process(ap_CS_fsm_state3, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_col_ptr_B_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            col_ptr_B_address0 <= ap_const_lv64_40(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            col_ptr_B_address0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_col_ptr_B_address0;
        else 
            col_ptr_B_address0 <= "XXXXXXX";
        end if; 
    end process;


    col_ptr_B_ce0_assign_proc : process(ap_CS_fsm_state3, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_col_ptr_B_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            col_ptr_B_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            col_ptr_B_ce0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_col_ptr_B_ce0;
        else 
            col_ptr_B_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    column_indices_A_address0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_column_indices_A_address0;
    column_indices_A_ce0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_column_indices_A_ce0;
    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_ap_start <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_ap_start_reg;
    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_ap_start <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_ap_start_reg;
    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_ap_start <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_ap_start_reg;
    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_ap_start <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_ap_start_reg;
    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_ap_start <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_50_5_VITIS_LOOP_51_6_fu_231_ap_start_reg;
    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_start <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_ap_start_reg;
    grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_start <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_76_10_VITIS_LOOP_77_11_fu_261_ap_start_reg;
    icmp_ln57_fu_293_p2 <= "1" when (i_fu_74 = ap_const_lv7_40) else "0";
    icmp_ln60_fu_330_p2 <= "1" when (signed(a_1_reg_204) < signed(sext_ln60_1_reg_421)) else "0";

    local_col_ptr_B_address0_assign_proc : process(ap_CS_fsm_state9, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_local_col_ptr_B_address0, ap_CS_fsm_state2, zext_ln65_fu_356_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            local_col_ptr_B_address0 <= zext_ln65_fu_356_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_col_ptr_B_address0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_local_col_ptr_B_address0;
        else 
            local_col_ptr_B_address0 <= "XXXXXXX";
        end if; 
    end process;

    local_col_ptr_B_address1 <= zext_ln64_fu_345_p1(7 - 1 downto 0);

    local_col_ptr_B_ce0_assign_proc : process(ap_CS_fsm_state9, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_local_col_ptr_B_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            local_col_ptr_B_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_col_ptr_B_ce0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_local_col_ptr_B_ce0;
        else 
            local_col_ptr_B_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_col_ptr_B_ce1_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            local_col_ptr_B_ce1 <= ap_const_logic_1;
        else 
            local_col_ptr_B_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_col_ptr_B_we0_assign_proc : process(grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_local_col_ptr_B_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_col_ptr_B_we0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_39_3_fu_223_local_col_ptr_B_we0;
        else 
            local_col_ptr_B_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_column_indices_A_address0_assign_proc : process(ap_CS_fsm_state8, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_column_indices_A_address0, a_1_reg_204, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            local_column_indices_A_address0 <= a_1_reg_204(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            local_column_indices_A_address0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_column_indices_A_address0;
        else 
            local_column_indices_A_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    local_column_indices_A_ce0_assign_proc : process(ap_CS_fsm_state8, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_column_indices_A_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            local_column_indices_A_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            local_column_indices_A_ce0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_column_indices_A_ce0;
        else 
            local_column_indices_A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_column_indices_A_we0_assign_proc : process(grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_column_indices_A_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            local_column_indices_A_we0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_column_indices_A_we0;
        else 
            local_column_indices_A_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_row_indices_B_address0_assign_proc : process(grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_row_indices_B_address0, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_local_row_indices_B_address0, ap_CS_fsm_state11, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            local_row_indices_B_address0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_local_row_indices_B_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            local_row_indices_B_address0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_row_indices_B_address0;
        else 
            local_row_indices_B_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    local_row_indices_B_ce0_assign_proc : process(grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_row_indices_B_ce0, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_local_row_indices_B_ce0, ap_CS_fsm_state11, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            local_row_indices_B_ce0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_local_row_indices_B_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            local_row_indices_B_ce0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_row_indices_B_ce0;
        else 
            local_row_indices_B_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_row_indices_B_we0_assign_proc : process(grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_row_indices_B_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            local_row_indices_B_we0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_row_indices_B_we0;
        else 
            local_row_indices_B_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_row_ptr_A_address0_assign_proc : process(ap_CS_fsm_state6, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_local_row_ptr_A_address0, ap_CS_fsm_state2, zext_ln59_fu_310_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            local_row_ptr_A_address0 <= zext_ln59_fu_310_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_row_ptr_A_address0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_local_row_ptr_A_address0;
        else 
            local_row_ptr_A_address0 <= "XXXXXXX";
        end if; 
    end process;

    local_row_ptr_A_address1 <= zext_ln57_fu_305_p1(7 - 1 downto 0);

    local_row_ptr_A_ce0_assign_proc : process(ap_CS_fsm_state6, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_local_row_ptr_A_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            local_row_ptr_A_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_row_ptr_A_ce0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_local_row_ptr_A_ce0;
        else 
            local_row_ptr_A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_row_ptr_A_ce1_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            local_row_ptr_A_ce1 <= ap_const_logic_1;
        else 
            local_row_ptr_A_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_row_ptr_A_we0_assign_proc : process(grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_local_row_ptr_A_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            local_row_ptr_A_we0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_local_row_ptr_A_we0;
        else 
            local_row_ptr_A_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_values_A_V_address0_assign_proc : process(ap_CS_fsm_state8, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_values_A_V_address0, a_1_reg_204, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            local_values_A_V_address0 <= a_1_reg_204(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            local_values_A_V_address0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_values_A_V_address0;
        else 
            local_values_A_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    local_values_A_V_ce0_assign_proc : process(ap_CS_fsm_state8, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_values_A_V_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            local_values_A_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            local_values_A_V_ce0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_values_A_V_ce0;
        else 
            local_values_A_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_values_A_V_we0_assign_proc : process(grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_values_A_V_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            local_values_A_V_we0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_local_values_A_V_we0;
        else 
            local_values_A_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_values_B_V_address0_assign_proc : process(grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_values_B_V_address0, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_local_values_B_V_address0, ap_CS_fsm_state11, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            local_values_B_V_address0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_local_values_B_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            local_values_B_V_address0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_values_B_V_address0;
        else 
            local_values_B_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    local_values_B_V_ce0_assign_proc : process(grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_values_B_V_ce0, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_local_values_B_V_ce0, ap_CS_fsm_state11, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            local_values_B_V_ce0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_9_fu_268_local_values_B_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            local_values_B_V_ce0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_values_B_V_ce0;
        else 
            local_values_B_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_values_B_V_we0_assign_proc : process(grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_values_B_V_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            local_values_B_V_we0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_local_values_B_V_we0;
        else 
            local_values_B_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    row_indices_B_address0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_row_indices_B_address0;
    row_indices_B_ce0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_row_indices_B_ce0;

    row_ptr_A_address0_assign_proc : process(ap_CS_fsm_state3, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_row_ptr_A_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            row_ptr_A_address0 <= ap_const_lv64_40(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            row_ptr_A_address0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_row_ptr_A_address0;
        else 
            row_ptr_A_address0 <= "XXXXXXX";
        end if; 
    end process;


    row_ptr_A_ce0_assign_proc : process(ap_CS_fsm_state3, grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_row_ptr_A_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            row_ptr_A_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            row_ptr_A_ce0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_28_1_fu_215_row_ptr_A_ce0;
        else 
            row_ptr_A_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln60_1_fu_326_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(local_row_ptr_A_q0),64));

        sext_ln60_fu_322_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(local_row_ptr_A_q1),64));

    tmp_1_fu_315_p3 <= (trunc_ln57_reg_388 & ap_const_lv6_0);
    trunc_ln57_fu_289_p1 <= i_fu_74(6 - 1 downto 0);
    values_A_address0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_values_A_address0;
    values_A_ce0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_32_2_fu_237_values_A_ce0;
    values_B_address0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_values_B_address0;
    values_B_ce0 <= grp_sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_4_fu_249_values_B_ce0;
    zext_ln57_fu_305_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_74),64));
    zext_ln59_fu_310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln59_fu_299_p2),64));
    zext_ln64_fu_345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(local_column_indices_A_q0),64));
    zext_ln65_fu_356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln65_fu_350_p2),64));
end behav;
