============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 20 09:10:22 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(101)
RUN-1001 : Project manager successfully analyzed 39 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.358794s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (54.0%)

RUN-1004 : used memory is 276 MB, reserved memory is 254 MB, peak memory is 282 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96426310762496"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96426310762496"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4264902524928"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 85731842195456"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10028 instances
RUN-0007 : 6189 luts, 2986 seqs, 471 mslices, 250 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11225 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6685 nets have 2 pins
RUN-1001 : 3276 nets have [3 - 5] pins
RUN-1001 : 745 nets have [6 - 10] pins
RUN-1001 : 292 nets have [11 - 20] pins
RUN-1001 : 211 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1285     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     670     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  61   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 80
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10026 instances, 6189 luts, 2986 seqs, 721 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47482, tnet num: 11223, tinst num: 10026, tnode num: 57454, tedge num: 77629.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11223 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.999705s wall, 0.671875s user + 0.062500s system = 0.734375s CPU (73.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.78156e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10026.
PHY-3001 : Level 1 #clusters 1474.
PHY-3001 : End clustering;  0.086901s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (71.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 769408, overlap = 295.719
PHY-3002 : Step(2): len = 683752, overlap = 353.531
PHY-3002 : Step(3): len = 472445, overlap = 484.125
PHY-3002 : Step(4): len = 410489, overlap = 529.344
PHY-3002 : Step(5): len = 331572, overlap = 584.219
PHY-3002 : Step(6): len = 290016, overlap = 650.531
PHY-3002 : Step(7): len = 237566, overlap = 690.594
PHY-3002 : Step(8): len = 207874, overlap = 732.781
PHY-3002 : Step(9): len = 179559, overlap = 777.094
PHY-3002 : Step(10): len = 164904, overlap = 817.531
PHY-3002 : Step(11): len = 146984, overlap = 844.312
PHY-3002 : Step(12): len = 135244, overlap = 868.344
PHY-3002 : Step(13): len = 124805, overlap = 881.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.44649e-06
PHY-3002 : Step(14): len = 142640, overlap = 840.188
PHY-3002 : Step(15): len = 207841, overlap = 635.5
PHY-3002 : Step(16): len = 223697, overlap = 564.75
PHY-3002 : Step(17): len = 222406, overlap = 569.438
PHY-3002 : Step(18): len = 210144, overlap = 546.594
PHY-3002 : Step(19): len = 205458, overlap = 556.062
PHY-3002 : Step(20): len = 197602, overlap = 566.656
PHY-3002 : Step(21): len = 193921, overlap = 585.719
PHY-3002 : Step(22): len = 189823, overlap = 596.219
PHY-3002 : Step(23): len = 188594, overlap = 581.844
PHY-3002 : Step(24): len = 186542, overlap = 598
PHY-3002 : Step(25): len = 185705, overlap = 607.906
PHY-3002 : Step(26): len = 183671, overlap = 613.125
PHY-3002 : Step(27): len = 182341, overlap = 631.906
PHY-3002 : Step(28): len = 179908, overlap = 643.188
PHY-3002 : Step(29): len = 179227, overlap = 662.188
PHY-3002 : Step(30): len = 178081, overlap = 656.219
PHY-3002 : Step(31): len = 176970, overlap = 667.656
PHY-3002 : Step(32): len = 175532, overlap = 655.312
PHY-3002 : Step(33): len = 174966, overlap = 656.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.89298e-06
PHY-3002 : Step(34): len = 182107, overlap = 651.281
PHY-3002 : Step(35): len = 197190, overlap = 574.219
PHY-3002 : Step(36): len = 203805, overlap = 555.375
PHY-3002 : Step(37): len = 208427, overlap = 547.656
PHY-3002 : Step(38): len = 209797, overlap = 538.969
PHY-3002 : Step(39): len = 209431, overlap = 533.594
PHY-3002 : Step(40): len = 208335, overlap = 528.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.78595e-06
PHY-3002 : Step(41): len = 218528, overlap = 503.094
PHY-3002 : Step(42): len = 236916, overlap = 436.594
PHY-3002 : Step(43): len = 245669, overlap = 398.469
PHY-3002 : Step(44): len = 249546, overlap = 392.594
PHY-3002 : Step(45): len = 250356, overlap = 398.688
PHY-3002 : Step(46): len = 249853, overlap = 408.188
PHY-3002 : Step(47): len = 248620, overlap = 426.781
PHY-3002 : Step(48): len = 247746, overlap = 426.438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.95719e-05
PHY-3002 : Step(49): len = 263247, overlap = 398.469
PHY-3002 : Step(50): len = 280354, overlap = 358.875
PHY-3002 : Step(51): len = 291682, overlap = 348.094
PHY-3002 : Step(52): len = 296157, overlap = 341
PHY-3002 : Step(53): len = 297231, overlap = 331.594
PHY-3002 : Step(54): len = 297252, overlap = 310.875
PHY-3002 : Step(55): len = 296452, overlap = 283.25
PHY-3002 : Step(56): len = 296116, overlap = 273.281
PHY-3002 : Step(57): len = 295312, overlap = 264.625
PHY-3002 : Step(58): len = 294769, overlap = 273.188
PHY-3002 : Step(59): len = 294391, overlap = 272.656
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.91438e-05
PHY-3002 : Step(60): len = 310910, overlap = 238.156
PHY-3002 : Step(61): len = 323854, overlap = 208.156
PHY-3002 : Step(62): len = 328469, overlap = 198.562
PHY-3002 : Step(63): len = 331523, overlap = 197.188
PHY-3002 : Step(64): len = 334190, overlap = 189.125
PHY-3002 : Step(65): len = 335934, overlap = 182
PHY-3002 : Step(66): len = 335009, overlap = 185.156
PHY-3002 : Step(67): len = 334184, overlap = 179.438
PHY-3002 : Step(68): len = 333507, overlap = 182.812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.82876e-05
PHY-3002 : Step(69): len = 347774, overlap = 181.812
PHY-3002 : Step(70): len = 357073, overlap = 173.781
PHY-3002 : Step(71): len = 358088, overlap = 164.188
PHY-3002 : Step(72): len = 360958, overlap = 151.062
PHY-3002 : Step(73): len = 365715, overlap = 144.688
PHY-3002 : Step(74): len = 369749, overlap = 141.812
PHY-3002 : Step(75): len = 368304, overlap = 138.875
PHY-3002 : Step(76): len = 368735, overlap = 137.844
PHY-3002 : Step(77): len = 368857, overlap = 141.656
PHY-3002 : Step(78): len = 368758, overlap = 140.781
PHY-3002 : Step(79): len = 367022, overlap = 134.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000154406
PHY-3002 : Step(80): len = 379594, overlap = 127.75
PHY-3002 : Step(81): len = 389029, overlap = 128.25
PHY-3002 : Step(82): len = 390369, overlap = 125.75
PHY-3002 : Step(83): len = 392872, overlap = 119.531
PHY-3002 : Step(84): len = 398825, overlap = 122.531
PHY-3002 : Step(85): len = 403371, overlap = 111.219
PHY-3002 : Step(86): len = 401343, overlap = 111.719
PHY-3002 : Step(87): len = 401076, overlap = 114.688
PHY-3002 : Step(88): len = 402438, overlap = 120.25
PHY-3002 : Step(89): len = 402376, overlap = 116.281
PHY-3002 : Step(90): len = 400046, overlap = 114.125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000305901
PHY-3002 : Step(91): len = 408903, overlap = 113.531
PHY-3002 : Step(92): len = 413924, overlap = 109.156
PHY-3002 : Step(93): len = 413775, overlap = 103.656
PHY-3002 : Step(94): len = 414983, overlap = 98.6875
PHY-3002 : Step(95): len = 418252, overlap = 97.75
PHY-3002 : Step(96): len = 419937, overlap = 98.0938
PHY-3002 : Step(97): len = 419129, overlap = 92.125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000554872
PHY-3002 : Step(98): len = 424621, overlap = 88.375
PHY-3002 : Step(99): len = 429441, overlap = 77.2188
PHY-3002 : Step(100): len = 429924, overlap = 78.75
PHY-3002 : Step(101): len = 430998, overlap = 87.0625
PHY-3002 : Step(102): len = 434175, overlap = 81.0312
PHY-3002 : Step(103): len = 436291, overlap = 75.0312
PHY-3002 : Step(104): len = 435248, overlap = 76.4062
PHY-3002 : Step(105): len = 435658, overlap = 75.6875
PHY-3002 : Step(106): len = 437795, overlap = 79.5625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00110974
PHY-3002 : Step(107): len = 441221, overlap = 67.7812
PHY-3002 : Step(108): len = 445800, overlap = 59.7812
PHY-3002 : Step(109): len = 447122, overlap = 66.0625
PHY-3002 : Step(110): len = 448502, overlap = 71.5312
PHY-3002 : Step(111): len = 450339, overlap = 72.5312
PHY-3002 : Step(112): len = 452814, overlap = 66.5938
PHY-3002 : Step(113): len = 454215, overlap = 66.8438
PHY-3002 : Step(114): len = 455364, overlap = 64.2188
PHY-3002 : Step(115): len = 457908, overlap = 61.7188
PHY-3002 : Step(116): len = 459495, overlap = 63.125
PHY-3002 : Step(117): len = 459546, overlap = 62.3438
PHY-3002 : Step(118): len = 459761, overlap = 66.9062
PHY-3002 : Step(119): len = 460128, overlap = 69.4688
PHY-3002 : Step(120): len = 460524, overlap = 64.0312
PHY-3002 : Step(121): len = 460754, overlap = 62.0938
PHY-3002 : Step(122): len = 461587, overlap = 64.2812
PHY-3002 : Step(123): len = 462337, overlap = 66.9062
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00213657
PHY-3002 : Step(124): len = 464487, overlap = 62.4062
PHY-3002 : Step(125): len = 466019, overlap = 60.1562
PHY-3002 : Step(126): len = 466674, overlap = 57.9062
PHY-3002 : Step(127): len = 467564, overlap = 55.9688
PHY-3002 : Step(128): len = 468700, overlap = 54.9688
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00372654
PHY-3002 : Step(129): len = 469365, overlap = 51.9688
PHY-3002 : Step(130): len = 470703, overlap = 54.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014844s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11225.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 615056, over cnt = 1243(3%), over = 6751, worst = 31
PHY-1001 : End global iterations;  0.303880s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 78.99, top5 = 60.27, top10 = 51.44, top15 = 45.38.
PHY-3001 : End congestion estimation;  0.456386s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (34.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11223 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.414356s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (67.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000185698
PHY-3002 : Step(131): len = 513000, overlap = 16.0625
PHY-3002 : Step(132): len = 515320, overlap = 18.7188
PHY-3002 : Step(133): len = 513045, overlap = 16.5938
PHY-3002 : Step(134): len = 511693, overlap = 17.2812
PHY-3002 : Step(135): len = 511560, overlap = 18.9375
PHY-3002 : Step(136): len = 511548, overlap = 20.7812
PHY-3002 : Step(137): len = 510583, overlap = 21.4062
PHY-3002 : Step(138): len = 510175, overlap = 21.6562
PHY-3002 : Step(139): len = 509162, overlap = 22.9375
PHY-3002 : Step(140): len = 507418, overlap = 25.0938
PHY-3002 : Step(141): len = 505686, overlap = 26.1562
PHY-3002 : Step(142): len = 502914, overlap = 27.8125
PHY-3002 : Step(143): len = 500699, overlap = 28
PHY-3002 : Step(144): len = 499082, overlap = 25.9688
PHY-3002 : Step(145): len = 496824, overlap = 25.5625
PHY-3002 : Step(146): len = 494372, overlap = 26.4688
PHY-3002 : Step(147): len = 492940, overlap = 27.125
PHY-3002 : Step(148): len = 490648, overlap = 27.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000371396
PHY-3002 : Step(149): len = 491505, overlap = 26.625
PHY-3002 : Step(150): len = 493043, overlap = 25.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 97/11225.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 600880, over cnt = 1736(4%), over = 6867, worst = 48
PHY-1001 : End global iterations;  0.386741s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (28.3%)

PHY-1001 : Congestion index: top1 = 71.36, top5 = 55.08, top10 = 48.03, top15 = 43.72.
PHY-3001 : End congestion estimation;  0.539586s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (52.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11223 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.417684s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (86.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00013539
PHY-3002 : Step(151): len = 492501, overlap = 121.188
PHY-3002 : Step(152): len = 495945, overlap = 86.1875
PHY-3002 : Step(153): len = 494387, overlap = 76.3438
PHY-3002 : Step(154): len = 491037, overlap = 68.6875
PHY-3002 : Step(155): len = 489977, overlap = 67.125
PHY-3002 : Step(156): len = 486986, overlap = 62.75
PHY-3002 : Step(157): len = 484939, overlap = 61.3125
PHY-3002 : Step(158): len = 483561, overlap = 59.4688
PHY-3002 : Step(159): len = 479687, overlap = 54.9062
PHY-3002 : Step(160): len = 474485, overlap = 46.375
PHY-3002 : Step(161): len = 470929, overlap = 50.3125
PHY-3002 : Step(162): len = 467648, overlap = 52.3125
PHY-3002 : Step(163): len = 464588, overlap = 53.5312
PHY-3002 : Step(164): len = 461473, overlap = 54.2812
PHY-3002 : Step(165): len = 459870, overlap = 51.4375
PHY-3002 : Step(166): len = 457726, overlap = 54.5
PHY-3002 : Step(167): len = 455812, overlap = 50.7812
PHY-3002 : Step(168): len = 454132, overlap = 53.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00027078
PHY-3002 : Step(169): len = 455644, overlap = 46.9688
PHY-3002 : Step(170): len = 457862, overlap = 44.875
PHY-3002 : Step(171): len = 459002, overlap = 44.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000491516
PHY-3002 : Step(172): len = 462650, overlap = 42.5
PHY-3002 : Step(173): len = 471885, overlap = 33.3438
PHY-3002 : Step(174): len = 473054, overlap = 35
PHY-3002 : Step(175): len = 473951, overlap = 31.5938
PHY-3002 : Step(176): len = 474780, overlap = 31.7812
PHY-3002 : Step(177): len = 475165, overlap = 31.0938
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47482, tnet num: 11223, tinst num: 10026, tnode num: 57454, tedge num: 77629.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 225.06 peak overflow 3.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 272/11225.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 583968, over cnt = 1890(5%), over = 6165, worst = 28
PHY-1001 : End global iterations;  0.435110s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (14.4%)

PHY-1001 : Congestion index: top1 = 61.62, top5 = 50.44, top10 = 44.78, top15 = 41.38.
PHY-1001 : End incremental global routing;  0.572745s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (27.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11223 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.436142s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (46.6%)

OPT-1001 : 8 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9916 has valid locations, 69 needs to be replaced
PHY-3001 : design contains 10087 instances, 6226 luts, 3010 seqs, 721 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 480353
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9455/11286.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 588552, over cnt = 1892(5%), over = 6183, worst = 28
PHY-1001 : End global iterations;  0.084342s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (74.1%)

PHY-1001 : Congestion index: top1 = 61.70, top5 = 50.51, top10 = 44.88, top15 = 41.48.
PHY-3001 : End congestion estimation;  0.250509s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (93.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47694, tnet num: 11284, tinst num: 10087, tnode num: 57738, tedge num: 77931.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11284 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.218080s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (42.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(178): len = 480044, overlap = 0
PHY-3002 : Step(179): len = 479975, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9469/11286.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 587696, over cnt = 1909(5%), over = 6212, worst = 28
PHY-1001 : End global iterations;  0.075983s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (82.3%)

PHY-1001 : Congestion index: top1 = 61.79, top5 = 50.57, top10 = 44.90, top15 = 41.51.
PHY-3001 : End congestion estimation;  0.226938s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (82.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11284 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.460420s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (47.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000723401
PHY-3002 : Step(180): len = 479897, overlap = 31.4375
PHY-3002 : Step(181): len = 479964, overlap = 31.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0014468
PHY-3002 : Step(182): len = 480073, overlap = 31.3125
PHY-3002 : Step(183): len = 480238, overlap = 31.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0028936
PHY-3002 : Step(184): len = 480269, overlap = 31.4062
PHY-3002 : Step(185): len = 480340, overlap = 31.625
PHY-3001 : Final: Len = 480340, Over = 31.625
PHY-3001 : End incremental placement;  2.539093s wall, 1.187500s user + 0.031250s system = 1.218750s CPU (48.0%)

OPT-1001 : Total overflow 226.53 peak overflow 3.72
OPT-1001 : End high-fanout net optimization;  3.796535s wall, 1.656250s user + 0.031250s system = 1.687500s CPU (44.4%)

OPT-1001 : Current memory(MB): used = 515, reserve = 503, peak = 525.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9462/11286.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 587912, over cnt = 1887(5%), over = 6063, worst = 28
PHY-1002 : len = 617784, over cnt = 1237(3%), over = 2934, worst = 21
PHY-1002 : len = 633032, over cnt = 591(1%), over = 1443, worst = 19
PHY-1002 : len = 647408, over cnt = 105(0%), over = 201, worst = 9
PHY-1002 : len = 649192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.612905s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (66.3%)

PHY-1001 : Congestion index: top1 = 52.72, top5 = 45.93, top10 = 42.09, top15 = 39.70.
OPT-1001 : End congestion update;  0.765900s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (69.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11284 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.352012s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (26.6%)

OPT-0007 : Start: WNS -3811 TNS -372614 NUM_FEPS 411
OPT-0007 : Iter 1: improved WNS -3711 TNS -279664 NUM_FEPS 411 with 45 cells processed and 3850 slack improved
OPT-0007 : Iter 2: improved WNS -3711 TNS -278914 NUM_FEPS 411 with 4 cells processed and 150 slack improved
OPT-1001 : End global optimization;  1.138433s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (54.9%)

OPT-1001 : Current memory(MB): used = 514, reserve = 501, peak = 525.
OPT-1001 : End physical optimization;  5.946905s wall, 2.812500s user + 0.046875s system = 2.859375s CPU (48.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6226 LUT to BLE ...
SYN-4008 : Packed 6226 LUT and 1251 SEQ to BLE.
SYN-4003 : Packing 1759 remaining SEQ's ...
SYN-4005 : Packed 1346 SEQ with LUT/SLICE
SYN-4006 : 3764 single LUT's are left
SYN-4006 : 413 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6639/7736 primitive instances ...
PHY-3001 : End packing;  0.487964s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (54.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4479 instances
RUN-1001 : 2174 mslices, 2173 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10281 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5485 nets have 2 pins
RUN-1001 : 3373 nets have [3 - 5] pins
RUN-1001 : 836 nets have [6 - 10] pins
RUN-1001 : 334 nets have [11 - 20] pins
RUN-1001 : 245 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4477 instances, 4347 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 498288, Over = 97
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5228/10281.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 642792, over cnt = 1143(3%), over = 1802, worst = 8
PHY-1002 : len = 648008, over cnt = 629(1%), over = 830, worst = 7
PHY-1002 : len = 654624, over cnt = 147(0%), over = 184, worst = 5
PHY-1002 : len = 657088, over cnt = 29(0%), over = 39, worst = 4
PHY-1002 : len = 657784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.797887s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (49.0%)

PHY-1001 : Congestion index: top1 = 55.50, top5 = 46.96, top10 = 42.68, top15 = 39.98.
PHY-3001 : End congestion estimation;  0.992602s wall, 0.500000s user + 0.062500s system = 0.562500s CPU (56.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44701, tnet num: 10279, tinst num: 4477, tnode num: 52592, tedge num: 75678.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.311252s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (45.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.00963e-05
PHY-3002 : Step(186): len = 491908, overlap = 103
PHY-3002 : Step(187): len = 487199, overlap = 115.25
PHY-3002 : Step(188): len = 484423, overlap = 114.5
PHY-3002 : Step(189): len = 483781, overlap = 123.25
PHY-3002 : Step(190): len = 485075, overlap = 123
PHY-3002 : Step(191): len = 485116, overlap = 130
PHY-3002 : Step(192): len = 485708, overlap = 127.5
PHY-3002 : Step(193): len = 485909, overlap = 124.25
PHY-3002 : Step(194): len = 485811, overlap = 125.25
PHY-3002 : Step(195): len = 485398, overlap = 122.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000140193
PHY-3002 : Step(196): len = 493616, overlap = 111.75
PHY-3002 : Step(197): len = 499262, overlap = 104.25
PHY-3002 : Step(198): len = 498536, overlap = 102.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000277411
PHY-3002 : Step(199): len = 509640, overlap = 90.25
PHY-3002 : Step(200): len = 520594, overlap = 74.75
PHY-3002 : Step(201): len = 521604, overlap = 77
PHY-3002 : Step(202): len = 522252, overlap = 74.5
PHY-3002 : Step(203): len = 525345, overlap = 74.5
PHY-3002 : Step(204): len = 527678, overlap = 74.5
PHY-3002 : Step(205): len = 529247, overlap = 77.25
PHY-3002 : Step(206): len = 529625, overlap = 74.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000554822
PHY-3002 : Step(207): len = 534773, overlap = 72.75
PHY-3002 : Step(208): len = 541774, overlap = 64.25
PHY-3002 : Step(209): len = 546950, overlap = 61.5
PHY-3002 : Step(210): len = 548574, overlap = 56.5
PHY-3002 : Step(211): len = 548667, overlap = 54.25
PHY-3002 : Step(212): len = 548863, overlap = 54
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00102973
PHY-3002 : Step(213): len = 553104, overlap = 51
PHY-3002 : Step(214): len = 556605, overlap = 44.25
PHY-3002 : Step(215): len = 559752, overlap = 43.5
PHY-3002 : Step(216): len = 562871, overlap = 45.25
PHY-3002 : Step(217): len = 563618, overlap = 43.75
PHY-3002 : Step(218): len = 563760, overlap = 44.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.067243s wall, 0.078125s user + 0.765625s system = 0.843750s CPU (79.1%)

PHY-3001 : Trial Legalized: Len = 590990
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 181/10281.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 714272, over cnt = 1440(4%), over = 2334, worst = 7
PHY-1002 : len = 724208, over cnt = 783(2%), over = 1123, worst = 7
PHY-1002 : len = 731864, over cnt = 272(0%), over = 412, worst = 5
PHY-1002 : len = 737008, over cnt = 13(0%), over = 16, worst = 3
PHY-1002 : len = 737248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.975648s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (67.3%)

PHY-1001 : Congestion index: top1 = 52.05, top5 = 45.76, top10 = 42.14, top15 = 39.75.
PHY-3001 : End congestion estimation;  1.206981s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (72.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.455718s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (61.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000241998
PHY-3002 : Step(219): len = 574321, overlap = 5.5
PHY-3002 : Step(220): len = 565316, overlap = 11.75
PHY-3002 : Step(221): len = 558156, overlap = 19.75
PHY-3002 : Step(222): len = 551695, overlap = 26.75
PHY-3002 : Step(223): len = 546358, overlap = 32.5
PHY-3002 : Step(224): len = 543533, overlap = 42.25
PHY-3002 : Step(225): len = 542719, overlap = 39.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000483995
PHY-3002 : Step(226): len = 547979, overlap = 38.75
PHY-3002 : Step(227): len = 550986, overlap = 37
PHY-3002 : Step(228): len = 553347, overlap = 36.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000967991
PHY-3002 : Step(229): len = 556892, overlap = 35
PHY-3002 : Step(230): len = 561914, overlap = 31.75
PHY-3002 : Step(231): len = 565074, overlap = 29.25
PHY-3002 : Step(232): len = 566607, overlap = 29.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010565s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 577352, Over = 0
PHY-3001 : Spreading special nets. 45 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031866s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 59 instances has been re-located, deltaX = 14, deltaY = 36, maxDist = 2.
PHY-3001 : Final: Len = 578202, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44701, tnet num: 10279, tinst num: 4477, tnode num: 52592, tedge num: 75678.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3407/10281.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 715128, over cnt = 1307(3%), over = 2060, worst = 7
PHY-1002 : len = 722304, over cnt = 715(2%), over = 970, worst = 7
PHY-1002 : len = 730552, over cnt = 203(0%), over = 268, worst = 5
PHY-1002 : len = 732880, over cnt = 16(0%), over = 20, worst = 3
PHY-1002 : len = 733152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.925161s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (64.2%)

PHY-1001 : Congestion index: top1 = 52.44, top5 = 45.13, top10 = 41.42, top15 = 39.01.
PHY-1001 : End incremental global routing;  1.129001s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (65.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10279 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.414420s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (71.6%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4372 has valid locations, 12 needs to be replaced
PHY-3001 : design contains 4486 instances, 4356 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 580998
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9468/10290.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 736368, over cnt = 36(0%), over = 39, worst = 3
PHY-1002 : len = 736408, over cnt = 19(0%), over = 19, worst = 1
PHY-1002 : len = 736552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.289022s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (48.7%)

PHY-1001 : Congestion index: top1 = 52.44, top5 = 45.27, top10 = 41.61, top15 = 39.17.
PHY-3001 : End congestion estimation;  0.507661s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (61.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44803, tnet num: 10288, tinst num: 4486, tnode num: 52721, tedge num: 75828.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.412447s wall, 1.046875s user + 0.031250s system = 1.078125s CPU (76.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(233): len = 579619, overlap = 0.75
PHY-3002 : Step(234): len = 579331, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9465/10290.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 734144, over cnt = 24(0%), over = 29, worst = 2
PHY-1002 : len = 734264, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 734360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.280507s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (78.0%)

PHY-1001 : Congestion index: top1 = 52.44, top5 = 45.23, top10 = 41.51, top15 = 39.09.
PHY-3001 : End congestion estimation;  0.497767s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (78.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.467768s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (70.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.93028e-05
PHY-3002 : Step(235): len = 579265, overlap = 0.5
PHY-3002 : Step(236): len = 579265, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003979s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 579276, Over = 0
PHY-3001 : End spreading;  0.026159s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.7%)

PHY-3001 : Final: Len = 579276, Over = 0
PHY-3001 : End incremental placement;  3.165609s wall, 2.171875s user + 0.031250s system = 2.203125s CPU (69.6%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.976523s wall, 3.312500s user + 0.046875s system = 3.359375s CPU (67.5%)

OPT-1001 : Current memory(MB): used = 552, reserve = 544, peak = 554.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9459/10290.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 734152, over cnt = 28(0%), over = 42, worst = 3
PHY-1002 : len = 734192, over cnt = 10(0%), over = 14, worst = 3
PHY-1002 : len = 734344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.274341s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (68.3%)

PHY-1001 : Congestion index: top1 = 52.44, top5 = 45.17, top10 = 41.43, top15 = 39.02.
OPT-1001 : End congestion update;  0.478873s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (65.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.346222s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (72.2%)

OPT-0007 : Start: WNS -3698 TNS -191522 NUM_FEPS 289
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4384 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4486 instances, 4356 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 597428, Over = 0
PHY-3001 : Spreading special nets. 13 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026865s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 21 instances has been re-located, deltaX = 6, deltaY = 9, maxDist = 1.
PHY-3001 : Final: Len = 597742, Over = 0
PHY-3001 : End incremental legalization;  0.204562s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (84.0%)

OPT-0007 : Iter 1: improved WNS -3598 TNS -151509 NUM_FEPS 285 with 151 cells processed and 30807 slack improved
OPT-0007 : Iter 2: improved WNS -3598 TNS -151509 NUM_FEPS 285 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.226231s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (63.7%)

OPT-1001 : Current memory(MB): used = 552, reserve = 544, peak = 554.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.346479s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (72.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8988/10290.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 753432, over cnt = 167(0%), over = 242, worst = 5
PHY-1002 : len = 754128, over cnt = 81(0%), over = 104, worst = 5
PHY-1002 : len = 754992, over cnt = 21(0%), over = 21, worst = 1
PHY-1002 : len = 755176, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 755280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.575794s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (70.6%)

PHY-1001 : Congestion index: top1 = 53.00, top5 = 45.91, top10 = 42.14, top15 = 39.69.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.342432s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (68.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3598 TNS -155332 NUM_FEPS 287
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 52.620690
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3598ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10290 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10290 nets
OPT-1001 : End physical optimization;  8.836310s wall, 6.156250s user + 0.062500s system = 6.218750s CPU (70.4%)

RUN-1003 : finish command "place" in  29.208830s wall, 16.125000s user + 1.578125s system = 17.703125s CPU (60.6%)

RUN-1004 : used memory is 457 MB, reserved memory is 443 MB, peak memory is 554 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.141164s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (109.5%)

RUN-1004 : used memory is 467 MB, reserved memory is 457 MB, peak memory is 554 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4488 instances
RUN-1001 : 2177 mslices, 2179 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10290 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5479 nets have 2 pins
RUN-1001 : 3380 nets have [3 - 5] pins
RUN-1001 : 838 nets have [6 - 10] pins
RUN-1001 : 333 nets have [11 - 20] pins
RUN-1001 : 252 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44803, tnet num: 10288, tinst num: 4486, tnode num: 52721, tedge num: 75828.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2177 mslices, 2179 lslices, 100 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 718856, over cnt = 1417(4%), over = 2362, worst = 8
PHY-1002 : len = 728776, over cnt = 753(2%), over = 1086, worst = 7
PHY-1002 : len = 737240, over cnt = 254(0%), over = 353, worst = 6
PHY-1002 : len = 740928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.751296s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (87.3%)

PHY-1001 : Congestion index: top1 = 52.46, top5 = 45.29, top10 = 41.79, top15 = 39.33.
PHY-1001 : End global routing;  0.944345s wall, 0.796875s user + 0.031250s system = 0.828125s CPU (87.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 552, reserve = 545, peak = 554.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 805, reserve = 801, peak = 805.
PHY-1001 : End build detailed router design. 3.097607s wall, 2.062500s user + 0.156250s system = 2.218750s CPU (71.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 117128, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.267557s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (69.0%)

PHY-1001 : Current memory(MB): used = 839, reserve = 836, peak = 839.
PHY-1001 : End phase 1; 1.273179s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (68.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.88075e+06, over cnt = 837(0%), over = 844, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 845, reserve = 841, peak = 845.
PHY-1001 : End initial routed; 24.346519s wall, 14.296875s user + 0.109375s system = 14.406250s CPU (59.2%)

PHY-1001 : Update timing.....
PHY-1001 : 294/9660(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.043   |  -882.718  |  357  
RUN-1001 :   Hold   |   0.124   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.631894s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (82.3%)

PHY-1001 : Current memory(MB): used = 857, reserve = 853, peak = 857.
PHY-1001 : End phase 2; 25.978510s wall, 15.640625s user + 0.109375s system = 15.750000s CPU (60.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 26 pins with SWNS -4.013ns STNS -866.700ns FEP 357.
PHY-1001 : End OPT Iter 1; 0.172337s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (54.4%)

PHY-1022 : len = 1.88075e+06, over cnt = 854(0%), over = 861, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.310984s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (50.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.85266e+06, over cnt = 263(0%), over = 264, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.159580s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (47.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.84825e+06, over cnt = 31(0%), over = 31, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.417059s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (41.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.84846e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.153203s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (51.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.84849e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.124340s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (12.6%)

PHY-1001 : Update timing.....
PHY-1001 : 294/9660(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.013   |  -868.875  |  357  
RUN-1001 :   Hold   |   0.124   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.601589s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (49.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 247 feed throughs used by 144 nets
PHY-1001 : End commit to database; 1.282539s wall, 0.890625s user + 0.062500s system = 0.953125s CPU (74.3%)

PHY-1001 : Current memory(MB): used = 922, reserve = 920, peak = 922.
PHY-1001 : End phase 3; 5.248556s wall, 2.718750s user + 0.093750s system = 2.812500s CPU (53.6%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 24 pins with SWNS -4.013ns STNS -867.266ns FEP 357.
PHY-1001 : End OPT Iter 1; 0.246091s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (57.1%)

PHY-1022 : len = 1.84858e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.370865s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (67.4%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.013ns, -867.266ns, 357}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.84852e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.096770s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (48.4%)

PHY-1001 : Update timing.....
PHY-1001 : 294/9660(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.013   |  -867.839  |  357  
RUN-1001 :   Hold   |   0.124   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.607057s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (71.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 251 feed throughs used by 147 nets
PHY-1001 : End commit to database; 1.229702s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (53.4%)

PHY-1001 : Current memory(MB): used = 926, reserve = 925, peak = 926.
PHY-1001 : End phase 4; 3.332867s wall, 2.109375s user + 0.015625s system = 2.125000s CPU (63.8%)

PHY-1003 : Routed, final wirelength = 1.84852e+06
PHY-1001 : Current memory(MB): used = 928, reserve = 927, peak = 928.
PHY-1001 : End export database. 0.065781s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.0%)

PHY-1001 : End detail routing;  39.266292s wall, 23.671875s user + 0.390625s system = 24.062500s CPU (61.3%)

RUN-1003 : finish command "route" in  41.635170s wall, 25.671875s user + 0.453125s system = 26.125000s CPU (62.7%)

RUN-1004 : used memory is 920 MB, reserved memory is 919 MB, peak memory is 928 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8039   out of  19600   41.02%
#reg                     3157   out of  19600   16.11%
#le                      8447
  #lut only              5290   out of   8447   62.63%
  #reg only               408   out of   8447    4.83%
  #lut&reg               2749   out of   8447   32.54%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1612
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    252
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    252
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 85
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    57


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |8447   |7318    |721     |3169    |25      |3       |
|  ISP                       |AHBISP                                          |1329   |702     |339     |778     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |586    |265     |145     |346     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |76     |39      |18      |51      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |9      |4       |0       |9       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |66     |24      |18      |39      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |5      |1       |0       |5       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |67     |38      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |6       |0       |6       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |68     |30      |18      |42      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |8      |8       |0       |8       |2       |0       |
|    u_bypass                |bypass                                          |129    |89      |40      |44      |0       |0       |
|    u_demosaic              |demosaic                                        |454    |209     |142     |284     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |107    |37      |31      |78      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |76     |34      |27      |48      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |78     |37      |27      |50      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |91     |39      |33      |70      |0       |0       |
|    u_gamma                 |gamma                                           |34     |34      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |16     |16      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                       |4      |4       |0       |0       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |15     |8       |7       |5       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |15     |8       |7       |5       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |9      |9       |0       |8       |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |30     |30      |0       |13      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |7      |7       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |2      |2       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                        |3      |3       |0       |3       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |23     |18      |0       |23      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                                 |4      |4       |0       |1       |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |5      |5       |0       |4       |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |126    |65      |18      |101     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |6      |4       |0       |6       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |41     |21      |0       |41      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |26     |21      |0       |26      |0       |0       |
|  kb                        |Keyboard                                        |89     |73      |16      |44      |0       |0       |
|  sd_reader                 |sd_reader                                       |712    |604     |100     |332     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |304    |268     |34      |147     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |733    |572     |119     |412     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |404    |293     |73      |268     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |142    |105     |21      |115     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |16     |16      |0       |16      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |34     |30      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |38     |32      |0       |38      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |162    |110     |30      |118     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |31     |14      |0       |31      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |32     |28      |0       |32      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |31     |30      |0       |31      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |329    |279     |46      |144     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |62     |50      |12      |24      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |50     |50      |0       |22      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |48     |40      |4       |29      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |99     |81      |18      |39      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |70     |58      |12      |30      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5144   |5083    |51      |1372    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                        |151    |84      |65      |27      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5434  
    #2          2       2074  
    #3          3       697   
    #4          4       609   
    #5        5-10      900   
    #6        11-50     506   
    #7       51-100      16   
    #8       101-500     1    
  Average     3.15            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.405626s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (105.6%)

RUN-1004 : used memory is 913 MB, reserved memory is 912 MB, peak memory is 971 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44803, tnet num: 10288, tinst num: 4486, tnode num: 52721, tedge num: 75828.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4486
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10290, pip num: 119349
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 251
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3121 valid insts, and 323133 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.114682s wall, 90.015625s user + 1.171875s system = 91.187500s CPU (532.8%)

RUN-1004 : used memory is 933 MB, reserved memory is 938 MB, peak memory is 1106 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240520_091022.log"
