// Seed: 861365448
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2;
endmodule
module module_1 (
    output logic id_0,
    output tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    input wire id_4,
    output wand id_5,
    output supply0 id_6,
    input tri1 id_7,
    input logic id_8,
    id_14,
    input wor id_9,
    input logic id_10,
    output logic id_11,
    input tri0 id_12
);
  id_15 :
  assert property (@(posedge id_8) id_10) id_0 <= 1;
  assign id_5 = !id_7;
  always id_5 = {-1'h0, ~1, -1 - id_7, id_8 + -1, id_7, (-1)};
  module_0 modCall_1 (
      id_14,
      id_14
  );
  always id_11 <= id_10;
  wire id_16;
  wire id_17;
  for (id_18 = id_18; id_2; id_15 = id_15) parameter id_19 = -1'b0;
endmodule
