

================================================================
== Vitis HLS Report for 'pe_Pipeline_VITIS_LOOP_92_1'
================================================================
* Date:           Mon Sep 15 15:43:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.322 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_1  |        ?|        ?|         7|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_ln94_5_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %add_ln94_5"   --->   Operation 11 'read' 'add_ln94_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add_ln113_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %add_ln113_1"   --->   Operation 12 'read' 'add_ln113_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv_i_i"   --->   Operation 13 'read' 'conv_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_ln94_4_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %add_ln94_4"   --->   Operation 14 'read' 'add_ln94_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_ln113_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %add_ln113"   --->   Operation 15 'read' 'add_ln113_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%len_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %len_1"   --->   Operation 16 'read' 'len_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i16"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [src/spmm_device_fpga.cpp:94]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i31 %i_1" [src/spmm_device_fpga.cpp:92]   --->   Operation 20 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%icmp_ln92 = icmp_slt  i32 %zext_ln92, i32 %len_1_read" [src/spmm_device_fpga.cpp:92]   --->   Operation 21 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.87ns)   --->   "%add_ln92 = add i31 %i_1, i31 1" [src/spmm_device_fpga.cpp:92]   --->   Operation 22 'add' 'add_ln92' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %_Z11pe_kernel_1R4PCOOPfS1_i.31.52.61.82.97.106.127.142.151.172.exit.loopexit.exitStub, void %for.inc.i16.split" [src/spmm_device_fpga.cpp:92]   --->   Operation 23 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i31 %i_1" [src/spmm_device_fpga.cpp:92]   --->   Operation 24 'trunc' 'trunc_ln92' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln92_1 = trunc i31 %i_1" [src/spmm_device_fpga.cpp:92]   --->   Operation 25 'trunc' 'trunc_ln92_1' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i31 %i_1" [src/spmm_device_fpga.cpp:94]   --->   Operation 26 'trunc' 'trunc_ln94' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.80ns)   --->   "%add_ln94 = add i20 %trunc_ln92_1, i20 %add_ln113_read" [src/spmm_device_fpga.cpp:94]   --->   Operation 27 'add' 'add_ln94' <Predicate = (icmp_ln92)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i17 @_ssdm_op_PartSelect.i17.i20.i32.i32, i20 %add_ln94, i32 3, i32 19" [src/spmm_device_fpga.cpp:94]   --->   Operation 28 'partselect' 'lshr_ln1' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i17 %lshr_ln1" [src/spmm_device_fpga.cpp:94]   --->   Operation 29 'zext' 'zext_ln94' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%dense_buf_0_addr = getelementptr i32 %dense_buf_0, i64 0, i64 %zext_ln94" [src/spmm_device_fpga.cpp:94]   --->   Operation 30 'getelementptr' 'dense_buf_0_addr' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dense_buf_1_addr = getelementptr i32 %dense_buf_1, i64 0, i64 %zext_ln94" [src/spmm_device_fpga.cpp:94]   --->   Operation 31 'getelementptr' 'dense_buf_1_addr' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dense_buf_2_addr = getelementptr i32 %dense_buf_2, i64 0, i64 %zext_ln94" [src/spmm_device_fpga.cpp:94]   --->   Operation 32 'getelementptr' 'dense_buf_2_addr' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dense_buf_3_addr = getelementptr i32 %dense_buf_3, i64 0, i64 %zext_ln94" [src/spmm_device_fpga.cpp:94]   --->   Operation 33 'getelementptr' 'dense_buf_3_addr' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dense_buf_4_addr = getelementptr i32 %dense_buf_4, i64 0, i64 %zext_ln94" [src/spmm_device_fpga.cpp:94]   --->   Operation 34 'getelementptr' 'dense_buf_4_addr' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dense_buf_5_addr = getelementptr i32 %dense_buf_5, i64 0, i64 %zext_ln94" [src/spmm_device_fpga.cpp:94]   --->   Operation 35 'getelementptr' 'dense_buf_5_addr' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%dense_buf_6_addr = getelementptr i32 %dense_buf_6, i64 0, i64 %zext_ln94" [src/spmm_device_fpga.cpp:94]   --->   Operation 36 'getelementptr' 'dense_buf_6_addr' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%dense_buf_7_addr = getelementptr i32 %dense_buf_7, i64 0, i64 %zext_ln94" [src/spmm_device_fpga.cpp:94]   --->   Operation 37 'getelementptr' 'dense_buf_7_addr' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.57ns)   --->   "%add_ln94_2 = add i3 %trunc_ln94, i3 %add_ln94_4_read" [src/spmm_device_fpga.cpp:94]   --->   Operation 38 'add' 'add_ln94_2' <Predicate = (icmp_ln92)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [2/2] (1.24ns)   --->   "%dense_buf_0_load = load i17 %dense_buf_0_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 39 'load' 'dense_buf_0_load' <Predicate = (icmp_ln92)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 40 [2/2] (1.24ns)   --->   "%dense_buf_1_load = load i17 %dense_buf_1_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 40 'load' 'dense_buf_1_load' <Predicate = (icmp_ln92)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 41 [2/2] (1.24ns)   --->   "%dense_buf_2_load = load i17 %dense_buf_2_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 41 'load' 'dense_buf_2_load' <Predicate = (icmp_ln92)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 42 [2/2] (1.24ns)   --->   "%dense_buf_3_load = load i17 %dense_buf_3_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 42 'load' 'dense_buf_3_load' <Predicate = (icmp_ln92)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 43 [2/2] (1.24ns)   --->   "%dense_buf_4_load = load i17 %dense_buf_4_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 43 'load' 'dense_buf_4_load' <Predicate = (icmp_ln92)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 44 [2/2] (1.24ns)   --->   "%dense_buf_5_load = load i17 %dense_buf_5_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 44 'load' 'dense_buf_5_load' <Predicate = (icmp_ln92)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 45 [2/2] (1.24ns)   --->   "%dense_buf_6_load = load i17 %dense_buf_6_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 45 'load' 'dense_buf_6_load' <Predicate = (icmp_ln92)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 46 [2/2] (1.24ns)   --->   "%dense_buf_7_load = load i17 %dense_buf_7_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 46 'load' 'dense_buf_7_load' <Predicate = (icmp_ln92)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln94_1 = add i16 %trunc_ln92, i16 %add_ln113_1_read" [src/spmm_device_fpga.cpp:94]   --->   Operation 47 'add' 'add_ln94_1' <Predicate = (icmp_ln92)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%lshr_ln94_1 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %add_ln94_1, i32 3, i32 15" [src/spmm_device_fpga.cpp:94]   --->   Operation 48 'partselect' 'lshr_ln94_1' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.57ns)   --->   "%add_ln94_3 = add i3 %trunc_ln94, i3 %add_ln94_5_read" [src/spmm_device_fpga.cpp:94]   --->   Operation 49 'add' 'add_ln94_3' <Predicate = (icmp_ln92)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.34ns)   --->   "%switch_ln94 = switch i3 %add_ln94_3, void %arrayidx2.i131913.case.7, i3 0, void %arrayidx2.i131913.case.0, i3 1, void %arrayidx2.i131913.case.1, i3 2, void %arrayidx2.i131913.case.2, i3 3, void %arrayidx2.i131913.case.3, i3 4, void %arrayidx2.i131913.case.4, i3 5, void %arrayidx2.i131913.case.5, i3 6, void %arrayidx2.i131913.case.6" [src/spmm_device_fpga.cpp:94]   --->   Operation 50 'switch' 'switch_ln94' <Predicate = (icmp_ln92)> <Delay = 0.34>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln92 = store i31 %add_ln92, i31 %i" [src/spmm_device_fpga.cpp:92]   --->   Operation 51 'store' 'store_ln92' <Predicate = (icmp_ln92)> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln92 = br void %for.inc.i16" [src/spmm_device_fpga.cpp:92]   --->   Operation 52 'br' 'br_ln92' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 53 [1/2] (1.24ns)   --->   "%dense_buf_0_load = load i17 %dense_buf_0_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 53 'load' 'dense_buf_0_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 54 [1/2] (1.24ns)   --->   "%dense_buf_1_load = load i17 %dense_buf_1_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 54 'load' 'dense_buf_1_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 55 [1/2] (1.24ns)   --->   "%dense_buf_2_load = load i17 %dense_buf_2_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 55 'load' 'dense_buf_2_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 56 [1/2] (1.24ns)   --->   "%dense_buf_3_load = load i17 %dense_buf_3_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 56 'load' 'dense_buf_3_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 57 [1/2] (1.24ns)   --->   "%dense_buf_4_load = load i17 %dense_buf_4_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 57 'load' 'dense_buf_4_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 58 [1/2] (1.24ns)   --->   "%dense_buf_5_load = load i17 %dense_buf_5_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 58 'load' 'dense_buf_5_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 59 [1/2] (1.24ns)   --->   "%dense_buf_6_load = load i17 %dense_buf_6_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 59 'load' 'dense_buf_6_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 60 [1/2] (1.24ns)   --->   "%dense_buf_7_load = load i17 %dense_buf_7_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 60 'load' 'dense_buf_7_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_2 : Operation 61 [1/1] (0.58ns)   --->   "%i_op_assign_1 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %dense_buf_0_load, i32 %dense_buf_1_load, i32 %dense_buf_2_load, i32 %dense_buf_3_load, i32 %dense_buf_4_load, i32 %dense_buf_5_load, i32 %dense_buf_6_load, i32 %dense_buf_7_load, i3 %add_ln94_2" [src/spmm_device_fpga.cpp:94]   --->   Operation 61 'mux' 'i_op_assign_1' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 62 [4/4] (2.32ns)   --->   "%mul_i_i1 = fmul i32 %conv_i_i_read, i32 %i_op_assign_1"   --->   Operation 62 'fmul' 'mul_i_i1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 63 [3/4] (2.32ns)   --->   "%mul_i_i1 = fmul i32 %conv_i_i_read, i32 %i_op_assign_1"   --->   Operation 63 'fmul' 'mul_i_i1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 64 [2/4] (2.32ns)   --->   "%mul_i_i1 = fmul i32 %conv_i_i_read, i32 %i_op_assign_1"   --->   Operation 64 'fmul' 'mul_i_i1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 65 [1/4] (2.32ns)   --->   "%mul_i_i1 = fmul i32 %conv_i_i_read, i32 %i_op_assign_1"   --->   Operation 65 'fmul' 'mul_i_i1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.24>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [src/spmm_device_fpga.cpp:93]   --->   Operation 66 'specpipeline' 'specpipeline_ln93' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/spmm_device_fpga.cpp:92]   --->   Operation 67 'specloopname' 'specloopname_ln92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i13 %lshr_ln94_1" [src/spmm_device_fpga.cpp:94]   --->   Operation 68 'zext' 'zext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%out_buf_0_addr = getelementptr i32 %out_buf_0, i64 0, i64 %zext_ln94_1" [src/spmm_device_fpga.cpp:94]   --->   Operation 69 'getelementptr' 'out_buf_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%out_buf_1_addr = getelementptr i32 %out_buf_1, i64 0, i64 %zext_ln94_1" [src/spmm_device_fpga.cpp:94]   --->   Operation 70 'getelementptr' 'out_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%out_buf_2_addr = getelementptr i32 %out_buf_2, i64 0, i64 %zext_ln94_1" [src/spmm_device_fpga.cpp:94]   --->   Operation 71 'getelementptr' 'out_buf_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%out_buf_3_addr = getelementptr i32 %out_buf_3, i64 0, i64 %zext_ln94_1" [src/spmm_device_fpga.cpp:94]   --->   Operation 72 'getelementptr' 'out_buf_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%out_buf_4_addr = getelementptr i32 %out_buf_4, i64 0, i64 %zext_ln94_1" [src/spmm_device_fpga.cpp:94]   --->   Operation 73 'getelementptr' 'out_buf_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%out_buf_5_addr = getelementptr i32 %out_buf_5, i64 0, i64 %zext_ln94_1" [src/spmm_device_fpga.cpp:94]   --->   Operation 74 'getelementptr' 'out_buf_5_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%out_buf_6_addr = getelementptr i32 %out_buf_6, i64 0, i64 %zext_ln94_1" [src/spmm_device_fpga.cpp:94]   --->   Operation 75 'getelementptr' 'out_buf_6_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%out_buf_7_addr = getelementptr i32 %out_buf_7, i64 0, i64 %zext_ln94_1" [src/spmm_device_fpga.cpp:94]   --->   Operation 76 'getelementptr' 'out_buf_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (1.24ns)   --->   "%store_ln94 = store i32 %mul_i_i1, i13 %out_buf_6_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 77 'store' 'store_ln94' <Predicate = (add_ln94_3 == 6)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx2.i131913.exit" [src/spmm_device_fpga.cpp:94]   --->   Operation 78 'br' 'br_ln94' <Predicate = (add_ln94_3 == 6)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (1.24ns)   --->   "%store_ln94 = store i32 %mul_i_i1, i13 %out_buf_5_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 79 'store' 'store_ln94' <Predicate = (add_ln94_3 == 5)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx2.i131913.exit" [src/spmm_device_fpga.cpp:94]   --->   Operation 80 'br' 'br_ln94' <Predicate = (add_ln94_3 == 5)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.24ns)   --->   "%store_ln94 = store i32 %mul_i_i1, i13 %out_buf_4_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 81 'store' 'store_ln94' <Predicate = (add_ln94_3 == 4)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx2.i131913.exit" [src/spmm_device_fpga.cpp:94]   --->   Operation 82 'br' 'br_ln94' <Predicate = (add_ln94_3 == 4)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.24ns)   --->   "%store_ln94 = store i32 %mul_i_i1, i13 %out_buf_3_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 83 'store' 'store_ln94' <Predicate = (add_ln94_3 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx2.i131913.exit" [src/spmm_device_fpga.cpp:94]   --->   Operation 84 'br' 'br_ln94' <Predicate = (add_ln94_3 == 3)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.24ns)   --->   "%store_ln94 = store i32 %mul_i_i1, i13 %out_buf_2_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 85 'store' 'store_ln94' <Predicate = (add_ln94_3 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx2.i131913.exit" [src/spmm_device_fpga.cpp:94]   --->   Operation 86 'br' 'br_ln94' <Predicate = (add_ln94_3 == 2)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (1.24ns)   --->   "%store_ln94 = store i32 %mul_i_i1, i13 %out_buf_1_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 87 'store' 'store_ln94' <Predicate = (add_ln94_3 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx2.i131913.exit" [src/spmm_device_fpga.cpp:94]   --->   Operation 88 'br' 'br_ln94' <Predicate = (add_ln94_3 == 1)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (1.24ns)   --->   "%store_ln94 = store i32 %mul_i_i1, i13 %out_buf_0_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 89 'store' 'store_ln94' <Predicate = (add_ln94_3 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx2.i131913.exit" [src/spmm_device_fpga.cpp:94]   --->   Operation 90 'br' 'br_ln94' <Predicate = (add_ln94_3 == 0)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.24ns)   --->   "%store_ln94 = store i32 %mul_i_i1, i13 %out_buf_7_addr" [src/spmm_device_fpga.cpp:94]   --->   Operation 91 'store' 'store_ln94' <Predicate = (add_ln94_3 == 7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx2.i131913.exit" [src/spmm_device_fpga.cpp:94]   --->   Operation 92 'br' 'br_ln94' <Predicate = (add_ln94_3 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ len_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ add_ln113]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ add_ln94_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln113_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln94_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca       ) [ 01000000]
add_ln94_5_read   (read         ) [ 00000000]
add_ln113_1_read  (read         ) [ 00000000]
conv_i_i_read     (read         ) [ 01111110]
add_ln94_4_read   (read         ) [ 00000000]
add_ln113_read    (read         ) [ 00000000]
len_1_read        (read         ) [ 00000000]
store_ln0         (store        ) [ 00000000]
br_ln0            (br           ) [ 00000000]
i_1               (load         ) [ 00000000]
zext_ln92         (zext         ) [ 00000000]
icmp_ln92         (icmp         ) [ 01111110]
add_ln92          (add          ) [ 00000000]
br_ln92           (br           ) [ 00000000]
trunc_ln92        (trunc        ) [ 00000000]
trunc_ln92_1      (trunc        ) [ 00000000]
trunc_ln94        (trunc        ) [ 00000000]
add_ln94          (add          ) [ 00000000]
lshr_ln1          (partselect   ) [ 00000000]
zext_ln94         (zext         ) [ 00000000]
dense_buf_0_addr  (getelementptr) [ 01100000]
dense_buf_1_addr  (getelementptr) [ 01100000]
dense_buf_2_addr  (getelementptr) [ 01100000]
dense_buf_3_addr  (getelementptr) [ 01100000]
dense_buf_4_addr  (getelementptr) [ 01100000]
dense_buf_5_addr  (getelementptr) [ 01100000]
dense_buf_6_addr  (getelementptr) [ 01100000]
dense_buf_7_addr  (getelementptr) [ 01100000]
add_ln94_2        (add          ) [ 01100000]
add_ln94_1        (add          ) [ 00000000]
lshr_ln94_1       (partselect   ) [ 01111111]
add_ln94_3        (add          ) [ 01111111]
switch_ln94       (switch       ) [ 00000000]
store_ln92        (store        ) [ 00000000]
br_ln92           (br           ) [ 00000000]
dense_buf_0_load  (load         ) [ 00000000]
dense_buf_1_load  (load         ) [ 00000000]
dense_buf_2_load  (load         ) [ 00000000]
dense_buf_3_load  (load         ) [ 00000000]
dense_buf_4_load  (load         ) [ 00000000]
dense_buf_5_load  (load         ) [ 00000000]
dense_buf_6_load  (load         ) [ 00000000]
dense_buf_7_load  (load         ) [ 00000000]
i_op_assign_1     (mux          ) [ 01011110]
mul_i_i1          (fmul         ) [ 01000001]
specpipeline_ln93 (specpipeline ) [ 00000000]
specloopname_ln92 (specloopname ) [ 00000000]
zext_ln94_1       (zext         ) [ 00000000]
out_buf_0_addr    (getelementptr) [ 00000000]
out_buf_1_addr    (getelementptr) [ 00000000]
out_buf_2_addr    (getelementptr) [ 00000000]
out_buf_3_addr    (getelementptr) [ 00000000]
out_buf_4_addr    (getelementptr) [ 00000000]
out_buf_5_addr    (getelementptr) [ 00000000]
out_buf_6_addr    (getelementptr) [ 00000000]
out_buf_7_addr    (getelementptr) [ 00000000]
store_ln94        (store        ) [ 00000000]
br_ln94           (br           ) [ 00000000]
store_ln94        (store        ) [ 00000000]
br_ln94           (br           ) [ 00000000]
store_ln94        (store        ) [ 00000000]
br_ln94           (br           ) [ 00000000]
store_ln94        (store        ) [ 00000000]
br_ln94           (br           ) [ 00000000]
store_ln94        (store        ) [ 00000000]
br_ln94           (br           ) [ 00000000]
store_ln94        (store        ) [ 00000000]
br_ln94           (br           ) [ 00000000]
store_ln94        (store        ) [ 00000000]
br_ln94           (br           ) [ 00000000]
store_ln94        (store        ) [ 00000000]
br_ln94           (br           ) [ 00000000]
ret_ln0           (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="len_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_buf_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_buf_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_buf_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_buf_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_buf_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_buf_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_buf_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_buf_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="add_ln113">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln113"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_buf_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_buf_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dense_buf_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_buf_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dense_buf_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_buf_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dense_buf_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_buf_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dense_buf_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_buf_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dense_buf_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_buf_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dense_buf_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_buf_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dense_buf_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_buf_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="add_ln94_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln94_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_i_i">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="add_ln113_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln113_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="add_ln94_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln94_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8f32.i3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln94_5_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="0" index="1" bw="3" slack="0"/>
<pin id="105" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln94_5_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln113_1_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln113_1_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="conv_i_i_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln94_4_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln94_4_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln113_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="20" slack="0"/>
<pin id="128" dir="0" index="1" bw="20" slack="0"/>
<pin id="129" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln113_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="len_1_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="len_1_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="dense_buf_0_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="17" slack="0"/>
<pin id="142" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_buf_0_addr/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="dense_buf_1_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="17" slack="0"/>
<pin id="149" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_buf_1_addr/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="dense_buf_2_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="17" slack="0"/>
<pin id="156" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_buf_2_addr/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="dense_buf_3_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="17" slack="0"/>
<pin id="163" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_buf_3_addr/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="dense_buf_4_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="17" slack="0"/>
<pin id="170" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_buf_4_addr/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="dense_buf_5_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="17" slack="0"/>
<pin id="177" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_buf_5_addr/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="dense_buf_6_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="17" slack="0"/>
<pin id="184" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_buf_6_addr/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="dense_buf_7_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="17" slack="0"/>
<pin id="191" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_buf_7_addr/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="17" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_buf_0_load/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="17" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_buf_1_load/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="17" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_buf_2_load/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="17" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_buf_3_load/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="17" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_buf_4_load/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="17" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_buf_5_load/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="17" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_buf_6_load/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="17" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_buf_7_load/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="out_buf_0_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="13" slack="0"/>
<pin id="246" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_0_addr/7 "/>
</bind>
</comp>

<comp id="249" class="1004" name="out_buf_1_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="13" slack="0"/>
<pin id="253" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_1_addr/7 "/>
</bind>
</comp>

<comp id="256" class="1004" name="out_buf_2_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="13" slack="0"/>
<pin id="260" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_2_addr/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="out_buf_3_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="13" slack="0"/>
<pin id="267" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_3_addr/7 "/>
</bind>
</comp>

<comp id="270" class="1004" name="out_buf_4_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="13" slack="0"/>
<pin id="274" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_4_addr/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="out_buf_5_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="13" slack="0"/>
<pin id="281" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_5_addr/7 "/>
</bind>
</comp>

<comp id="284" class="1004" name="out_buf_6_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="13" slack="0"/>
<pin id="288" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_6_addr/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="out_buf_7_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="13" slack="0"/>
<pin id="295" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_buf_7_addr/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln94_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="13" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="1"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln94_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="13" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="1"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/7 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln94_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="13" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="1"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln94_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="13" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="1"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln94_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="13" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="1"/>
<pin id="325" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln94_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="13" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="1"/>
<pin id="331" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/7 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln94_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="13" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="1"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln94_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="13" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="1"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/7 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="2"/>
<pin id="348" dir="0" index="1" bw="32" slack="1"/>
<pin id="349" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i_i1/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln0_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="31" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="i_1_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="31" slack="0"/>
<pin id="357" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln92_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="31" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln92_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="31" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln92_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="31" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="trunc_ln92_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="31" slack="0"/>
<pin id="376" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln92_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="31" slack="0"/>
<pin id="380" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92_1/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln94_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="31" slack="0"/>
<pin id="384" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln94/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln94_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="20" slack="0"/>
<pin id="388" dir="0" index="1" bw="20" slack="0"/>
<pin id="389" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="lshr_ln1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="17" slack="0"/>
<pin id="394" dir="0" index="1" bw="20" slack="0"/>
<pin id="395" dir="0" index="2" bw="3" slack="0"/>
<pin id="396" dir="0" index="3" bw="6" slack="0"/>
<pin id="397" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln94_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="17" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln94_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="0"/>
<pin id="416" dir="0" index="1" bw="3" slack="0"/>
<pin id="417" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_2/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln94_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="0"/>
<pin id="423" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_1/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="lshr_ln94_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="13" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="0" index="2" bw="3" slack="0"/>
<pin id="430" dir="0" index="3" bw="5" slack="0"/>
<pin id="431" dir="1" index="4" bw="13" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln94_1/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln94_3_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="3" slack="0"/>
<pin id="438" dir="0" index="1" bw="3" slack="0"/>
<pin id="439" dir="1" index="2" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_3/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln92_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="31" slack="0"/>
<pin id="444" dir="0" index="1" bw="31" slack="0"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="i_op_assign_1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="0" index="2" bw="32" slack="0"/>
<pin id="451" dir="0" index="3" bw="32" slack="0"/>
<pin id="452" dir="0" index="4" bw="32" slack="0"/>
<pin id="453" dir="0" index="5" bw="32" slack="0"/>
<pin id="454" dir="0" index="6" bw="32" slack="0"/>
<pin id="455" dir="0" index="7" bw="32" slack="0"/>
<pin id="456" dir="0" index="8" bw="32" slack="0"/>
<pin id="457" dir="0" index="9" bw="3" slack="1"/>
<pin id="458" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="i_op_assign_1/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln94_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="13" slack="6"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_1/7 "/>
</bind>
</comp>

<comp id="479" class="1005" name="i_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="31" slack="0"/>
<pin id="481" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="486" class="1005" name="conv_i_i_read_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="2"/>
<pin id="488" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv_i_i_read "/>
</bind>
</comp>

<comp id="491" class="1005" name="icmp_ln92_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="5"/>
<pin id="493" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="495" class="1005" name="dense_buf_0_addr_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="17" slack="1"/>
<pin id="497" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dense_buf_0_addr "/>
</bind>
</comp>

<comp id="500" class="1005" name="dense_buf_1_addr_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="17" slack="1"/>
<pin id="502" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dense_buf_1_addr "/>
</bind>
</comp>

<comp id="505" class="1005" name="dense_buf_2_addr_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="17" slack="1"/>
<pin id="507" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dense_buf_2_addr "/>
</bind>
</comp>

<comp id="510" class="1005" name="dense_buf_3_addr_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="17" slack="1"/>
<pin id="512" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dense_buf_3_addr "/>
</bind>
</comp>

<comp id="515" class="1005" name="dense_buf_4_addr_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="17" slack="1"/>
<pin id="517" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dense_buf_4_addr "/>
</bind>
</comp>

<comp id="520" class="1005" name="dense_buf_5_addr_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="17" slack="1"/>
<pin id="522" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dense_buf_5_addr "/>
</bind>
</comp>

<comp id="525" class="1005" name="dense_buf_6_addr_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="17" slack="1"/>
<pin id="527" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dense_buf_6_addr "/>
</bind>
</comp>

<comp id="530" class="1005" name="dense_buf_7_addr_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="17" slack="1"/>
<pin id="532" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="dense_buf_7_addr "/>
</bind>
</comp>

<comp id="535" class="1005" name="add_ln94_2_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="1"/>
<pin id="537" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln94_2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="lshr_ln94_1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="13" slack="6"/>
<pin id="542" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opset="lshr_ln94_1 "/>
</bind>
</comp>

<comp id="545" class="1005" name="add_ln94_3_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="3" slack="6"/>
<pin id="547" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_ln94_3 "/>
</bind>
</comp>

<comp id="549" class="1005" name="i_op_assign_1_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_1 "/>
</bind>
</comp>

<comp id="554" class="1005" name="mul_i_i1_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="44" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="46" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="42" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="40" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="50" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="46" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="52" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="54" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="66" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="66" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="66" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="66" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="66" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="66" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="66" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="66" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="138" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="145" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="152" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="159" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="166" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="173" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="180" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="187" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="66" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="14" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="66" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="12" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="66" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="10" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="66" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="8" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="66" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="6" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="66" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="4" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="66" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="2" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="66" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="284" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="277" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="270" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="263" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="256" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="249" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="242" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="291" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="354"><net_src comp="56" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="132" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="355" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="58" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="355" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="355" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="355" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="378" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="126" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="60" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="386" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="62" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="64" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="405"><net_src comp="392" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="409"><net_src comp="402" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="411"><net_src comp="402" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="413"><net_src comp="402" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="418"><net_src comp="382" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="120" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="374" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="108" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="432"><net_src comp="68" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="420" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="62" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="70" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="440"><net_src comp="382" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="102" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="368" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="459"><net_src comp="86" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="460"><net_src comp="194" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="461"><net_src comp="200" pin="3"/><net_sink comp="447" pin=2"/></net>

<net id="462"><net_src comp="206" pin="3"/><net_sink comp="447" pin=3"/></net>

<net id="463"><net_src comp="212" pin="3"/><net_sink comp="447" pin=4"/></net>

<net id="464"><net_src comp="218" pin="3"/><net_sink comp="447" pin=5"/></net>

<net id="465"><net_src comp="224" pin="3"/><net_sink comp="447" pin=6"/></net>

<net id="466"><net_src comp="230" pin="3"/><net_sink comp="447" pin=7"/></net>

<net id="467"><net_src comp="236" pin="3"/><net_sink comp="447" pin=8"/></net>

<net id="471"><net_src comp="468" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="474"><net_src comp="468" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="475"><net_src comp="468" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="477"><net_src comp="468" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="478"><net_src comp="468" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="482"><net_src comp="98" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="485"><net_src comp="479" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="489"><net_src comp="114" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="494"><net_src comp="362" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="138" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="503"><net_src comp="145" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="508"><net_src comp="152" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="513"><net_src comp="159" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="518"><net_src comp="166" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="523"><net_src comp="173" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="528"><net_src comp="180" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="533"><net_src comp="187" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="538"><net_src comp="414" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="447" pin=9"/></net>

<net id="543"><net_src comp="426" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="548"><net_src comp="436" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="447" pin="10"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="557"><net_src comp="346" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="560"><net_src comp="554" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="561"><net_src comp="554" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="562"><net_src comp="554" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="563"><net_src comp="554" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="564"><net_src comp="554" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="565"><net_src comp="554" pin="1"/><net_sink comp="340" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_buf_7 | {7 }
	Port: out_buf_6 | {7 }
	Port: out_buf_5 | {7 }
	Port: out_buf_4 | {7 }
	Port: out_buf_3 | {7 }
	Port: out_buf_2 | {7 }
	Port: out_buf_1 | {7 }
	Port: out_buf_0 | {7 }
 - Input state : 
	Port: pe_Pipeline_VITIS_LOOP_92_1 : len_1 | {1 }
	Port: pe_Pipeline_VITIS_LOOP_92_1 : add_ln113 | {1 }
	Port: pe_Pipeline_VITIS_LOOP_92_1 : dense_buf_0 | {1 2 }
	Port: pe_Pipeline_VITIS_LOOP_92_1 : dense_buf_1 | {1 2 }
	Port: pe_Pipeline_VITIS_LOOP_92_1 : dense_buf_2 | {1 2 }
	Port: pe_Pipeline_VITIS_LOOP_92_1 : dense_buf_3 | {1 2 }
	Port: pe_Pipeline_VITIS_LOOP_92_1 : dense_buf_4 | {1 2 }
	Port: pe_Pipeline_VITIS_LOOP_92_1 : dense_buf_5 | {1 2 }
	Port: pe_Pipeline_VITIS_LOOP_92_1 : dense_buf_6 | {1 2 }
	Port: pe_Pipeline_VITIS_LOOP_92_1 : dense_buf_7 | {1 2 }
	Port: pe_Pipeline_VITIS_LOOP_92_1 : add_ln94_4 | {1 }
	Port: pe_Pipeline_VITIS_LOOP_92_1 : conv_i_i | {1 }
	Port: pe_Pipeline_VITIS_LOOP_92_1 : add_ln113_1 | {1 }
	Port: pe_Pipeline_VITIS_LOOP_92_1 : add_ln94_5 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		zext_ln92 : 2
		icmp_ln92 : 3
		add_ln92 : 2
		br_ln92 : 4
		trunc_ln92 : 2
		trunc_ln92_1 : 2
		trunc_ln94 : 2
		add_ln94 : 3
		lshr_ln1 : 4
		zext_ln94 : 5
		dense_buf_0_addr : 6
		dense_buf_1_addr : 6
		dense_buf_2_addr : 6
		dense_buf_3_addr : 6
		dense_buf_4_addr : 6
		dense_buf_5_addr : 6
		dense_buf_6_addr : 6
		dense_buf_7_addr : 6
		add_ln94_2 : 3
		dense_buf_0_load : 7
		dense_buf_1_load : 7
		dense_buf_2_load : 7
		dense_buf_3_load : 7
		dense_buf_4_load : 7
		dense_buf_5_load : 7
		dense_buf_6_load : 7
		dense_buf_7_load : 7
		add_ln94_1 : 3
		lshr_ln94_1 : 4
		add_ln94_3 : 3
		switch_ln94 : 4
		store_ln92 : 3
	State 2
		i_op_assign_1 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		out_buf_0_addr : 1
		out_buf_1_addr : 1
		out_buf_2_addr : 1
		out_buf_3_addr : 1
		out_buf_4_addr : 1
		out_buf_5_addr : 1
		out_buf_6_addr : 1
		out_buf_7_addr : 1
		store_ln94 : 2
		store_ln94 : 2
		store_ln94 : 2
		store_ln94 : 2
		store_ln94 : 2
		store_ln94 : 2
		store_ln94 : 2
		store_ln94 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |          grp_fu_346          |    3    |   143   |    78   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln92_fu_368       |    0    |    0    |    38   |
|          |        add_ln94_fu_386       |    0    |    0    |    27   |
|    add   |       add_ln94_2_fu_414      |    0    |    0    |    10   |
|          |       add_ln94_1_fu_420      |    0    |    0    |    23   |
|          |       add_ln94_3_fu_436      |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|    mux   |     i_op_assign_1_fu_447     |    0    |    0    |    43   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln92_fu_362       |    0    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|          |  add_ln94_5_read_read_fu_102 |    0    |    0    |    0    |
|          | add_ln113_1_read_read_fu_108 |    0    |    0    |    0    |
|   read   |   conv_i_i_read_read_fu_114  |    0    |    0    |    0    |
|          |  add_ln94_4_read_read_fu_120 |    0    |    0    |    0    |
|          |  add_ln113_read_read_fu_126  |    0    |    0    |    0    |
|          |    len_1_read_read_fu_132    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln92_fu_358       |    0    |    0    |    0    |
|   zext   |       zext_ln94_fu_402       |    0    |    0    |    0    |
|          |      zext_ln94_1_fu_468      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln92_fu_374      |    0    |    0    |    0    |
|   trunc  |      trunc_ln92_1_fu_378     |    0    |    0    |    0    |
|          |       trunc_ln94_fu_382      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|        lshr_ln1_fu_392       |    0    |    0    |    0    |
|          |      lshr_ln94_1_fu_426      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |   143   |   249   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln94_2_reg_535   |    3   |
|   add_ln94_3_reg_545   |    3   |
|  conv_i_i_read_reg_486 |   32   |
|dense_buf_0_addr_reg_495|   17   |
|dense_buf_1_addr_reg_500|   17   |
|dense_buf_2_addr_reg_505|   17   |
|dense_buf_3_addr_reg_510|   17   |
|dense_buf_4_addr_reg_515|   17   |
|dense_buf_5_addr_reg_520|   17   |
|dense_buf_6_addr_reg_525|   17   |
|dense_buf_7_addr_reg_530|   17   |
|  i_op_assign_1_reg_549 |   32   |
|        i_reg_479       |   31   |
|    icmp_ln92_reg_491   |    1   |
|   lshr_ln94_1_reg_540  |   13   |
|    mul_i_i1_reg_554    |   32   |
+------------------------+--------+
|          Total         |   283  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_194 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_200 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_206 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_212 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_218 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_224 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_230 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_236 |  p0  |   2  |  17  |   34   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   272  ||  3.096  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   143  |   249  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   283  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   426  |   321  |
+-----------+--------+--------+--------+--------+
