--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml ISERDES_8bit.twx ISERDES_8bit.ncd -o ISERDES_8bit.twr
ISERDES_8bit.pcf -ucf Pre.ucf

Design file:              ISERDES_8bit.ncd
Physical constraint file: ISERDES_8bit.pcf
Device,package,speed:     xc4vlx60,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 168 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.831ns.
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_13 (SLICE_X51Y207.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_0 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.403ns (Levels of Logic = 7)
  Clock Path Skew:      -0.240ns (0.456 - 0.696)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_0 to PhaseSwitch/TimingCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y201.XQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_0
    SLICE_X51Y201.F1     net (fanout=2)        0.581   PhaseSwitch/TimingCnt/count<0>
    SLICE_X51Y201.COUT   Topcyf                0.573   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y205.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y206.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y206.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y207.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y207.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/TimingCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.403ns (1.822ns logic, 0.581ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.234ns (Levels of Logic = 7)
  Clock Path Skew:      -0.240ns (0.456 - 0.696)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y201.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X51Y201.G3     net (fanout=2)        0.426   PhaseSwitch/TimingCnt/count<1>
    SLICE_X51Y201.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y205.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y206.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y206.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y207.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y207.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/TimingCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (1.808ns logic, 0.426ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_2 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.266ns (Levels of Logic = 6)
  Clock Path Skew:      -0.035ns (0.456 - 0.491)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_2 to PhaseSwitch/TimingCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y202.XQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count_2
    SLICE_X51Y202.F2     net (fanout=2)        0.530   PhaseSwitch/TimingCnt/count<2>
    SLICE_X51Y202.COUT   Topcyf                0.573   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count<2>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y205.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y206.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y206.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y207.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y207.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/TimingCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.266ns (1.736ns logic, 0.530ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_9 (SLICE_X51Y205.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_0 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_9 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.231ns (Levels of Logic = 5)
  Clock Path Skew:      -0.385ns (0.116 - 0.501)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_0 to PhaseSwitch/TimingCnt/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y201.XQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_0
    SLICE_X51Y201.F1     net (fanout=2)        0.581   PhaseSwitch/TimingCnt/count<0>
    SLICE_X51Y201.COUT   Topcyf                0.573   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y205.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<9>
                                                       PhaseSwitch/TimingCnt/count_9
    -------------------------------------------------  ---------------------------
    Total                                      2.231ns (1.650ns logic, 0.581ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_9 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.062ns (Levels of Logic = 5)
  Clock Path Skew:      -0.385ns (0.116 - 0.501)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y201.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X51Y201.G3     net (fanout=2)        0.426   PhaseSwitch/TimingCnt/count<1>
    SLICE_X51Y201.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y205.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<9>
                                                       PhaseSwitch/TimingCnt/count_9
    -------------------------------------------------  ---------------------------
    Total                                      2.062ns (1.636ns logic, 0.426ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_2 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_9 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.094ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (0.296 - 0.491)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_2 to PhaseSwitch/TimingCnt/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y202.XQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count_2
    SLICE_X51Y202.F2     net (fanout=2)        0.530   PhaseSwitch/TimingCnt/count<2>
    SLICE_X51Y202.COUT   Topcyf                0.573   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count<2>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y205.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<9>
                                                       PhaseSwitch/TimingCnt/count_9
    -------------------------------------------------  ---------------------------
    Total                                      2.094ns (1.564ns logic, 0.530ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_12 (SLICE_X51Y207.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_0 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_12 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.351ns (Levels of Logic = 7)
  Clock Path Skew:      -0.240ns (0.456 - 0.696)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_0 to PhaseSwitch/TimingCnt/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y201.XQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_0
    SLICE_X51Y201.F1     net (fanout=2)        0.581   PhaseSwitch/TimingCnt/count<0>
    SLICE_X51Y201.COUT   Topcyf                0.573   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y205.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y206.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y206.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y207.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y207.CLK    Tcinck                0.427   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<12>
                                                       PhaseSwitch/TimingCnt/count_12
    -------------------------------------------------  ---------------------------
    Total                                      2.351ns (1.770ns logic, 0.581ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_12 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.182ns (Levels of Logic = 7)
  Clock Path Skew:      -0.240ns (0.456 - 0.696)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y201.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X51Y201.G3     net (fanout=2)        0.426   PhaseSwitch/TimingCnt/count<1>
    SLICE_X51Y201.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y202.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y202.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y205.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y206.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y206.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y207.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y207.CLK    Tcinck                0.427   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<12>
                                                       PhaseSwitch/TimingCnt/count_12
    -------------------------------------------------  ---------------------------
    Total                                      2.182ns (1.756ns logic, 0.426ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_2 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_12 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.214ns (Levels of Logic = 6)
  Clock Path Skew:      -0.035ns (0.456 - 0.491)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_2 to PhaseSwitch/TimingCnt/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y202.XQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count_2
    SLICE_X51Y202.F2     net (fanout=2)        0.530   PhaseSwitch/TimingCnt/count<2>
    SLICE_X51Y202.COUT   Topcyf                0.573   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count<2>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y205.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y206.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y206.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y207.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y207.CLK    Tcinck                0.427   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<12>
                                                       PhaseSwitch/TimingCnt/count_12
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (1.684ns logic, 0.530ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/Sync_TRG1 (SLICE_X50Y202.F3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.758ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_7 (FF)
  Destination:          PhaseSwitch/Sync_TRG1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.953ns (Levels of Logic = 2)
  Clock Path Skew:      0.195ns (0.491 - 0.296)
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_7 to PhaseSwitch/Sync_TRG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y204.YQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count_7
    SLICE_X50Y203.F3     net (fanout=2)        0.406   PhaseSwitch/TimingCnt/count<7>
    SLICE_X50Y203.X      Tilo                  0.179   PhaseSwitch/Sync_TRG1_cmp_eq000041
                                                       PhaseSwitch/Sync_TRG1_cmp_eq000041
    SLICE_X50Y202.F3     net (fanout=1)        0.196   PhaseSwitch/Sync_TRG1_cmp_eq000041
    SLICE_X50Y202.CLK    Tckf        (-Th)     0.141   PhaseSwitch/Sync_TRG1
                                                       PhaseSwitch/Sync_TRG1_cmp_eq000068
                                                       PhaseSwitch/Sync_TRG1
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (0.351ns logic, 0.602ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_4 (FF)
  Destination:          PhaseSwitch/Sync_TRG1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (0.124 - 0.114)
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_4 to PhaseSwitch/Sync_TRG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y203.XQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_4
    SLICE_X50Y203.F4     net (fanout=2)        0.319   PhaseSwitch/TimingCnt/count<4>
    SLICE_X50Y203.X      Tilo                  0.179   PhaseSwitch/Sync_TRG1_cmp_eq000041
                                                       PhaseSwitch/Sync_TRG1_cmp_eq000041
    SLICE_X50Y202.F3     net (fanout=1)        0.196   PhaseSwitch/Sync_TRG1_cmp_eq000041
    SLICE_X50Y202.CLK    Tckf        (-Th)     0.141   PhaseSwitch/Sync_TRG1
                                                       PhaseSwitch/Sync_TRG1_cmp_eq000068
                                                       PhaseSwitch/Sync_TRG1
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.351ns logic, 0.515ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.893ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_6 (FF)
  Destination:          PhaseSwitch/Sync_TRG1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 2)
  Clock Path Skew:      0.195ns (0.491 - 0.296)
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_6 to PhaseSwitch/Sync_TRG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y204.XQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count_6
    SLICE_X50Y203.F1     net (fanout=2)        0.541   PhaseSwitch/TimingCnt/count<6>
    SLICE_X50Y203.X      Tilo                  0.179   PhaseSwitch/Sync_TRG1_cmp_eq000041
                                                       PhaseSwitch/Sync_TRG1_cmp_eq000041
    SLICE_X50Y202.F3     net (fanout=1)        0.196   PhaseSwitch/Sync_TRG1_cmp_eq000041
    SLICE_X50Y202.CLK    Tckf        (-Th)     0.141   PhaseSwitch/Sync_TRG1
                                                       PhaseSwitch/Sync_TRG1_cmp_eq000068
                                                       PhaseSwitch/Sync_TRG1
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.351ns logic, 0.737ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_3 (SLICE_X51Y202.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.785ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_3 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_3 to PhaseSwitch/TimingCnt/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y202.YQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count_3
    SLICE_X51Y202.G4     net (fanout=2)        0.319   PhaseSwitch/TimingCnt/count<3>
    SLICE_X51Y202.CLK    Tckg        (-Th)    -0.153   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count<3>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<3>
                                                       PhaseSwitch/TimingCnt/count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.466ns logic, 0.319ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_7 (SLICE_X51Y204.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_7 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_7 to PhaseSwitch/TimingCnt/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y204.YQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count_7
    SLICE_X51Y204.G4     net (fanout=2)        0.325   PhaseSwitch/TimingCnt/count<7>
    SLICE_X51Y204.CLK    Tckg        (-Th)    -0.153   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count<7>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<7>
                                                       PhaseSwitch/TimingCnt/count_7
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.466ns logic, 0.325ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<0>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_0/CK
  Location pin: SLICE_X51Y201.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<0>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_1/CK
  Location pin: SLICE_X51Y201.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<2>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_2/CK
  Location pin: SLICE_X51Y202.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% 
INPUT_JITTER         0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% INPUT_JITTER
        0.375 ns;
--------------------------------------------------------------------------------
Slack: 3.126ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 15.626ns (63.996MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK2X
  Logical resource: DLL/DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y5.CLK2X
  Clock network: DLL/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: DLL/DCM_ADV_INST/CLKIN
  Logical resource: DLL/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y5.CLKIN
  Clock network: DLL/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK0
  Logical resource: DLL/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y5.CLK0
  Clock network: DLL/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.947ns.
--------------------------------------------------------------------------------

Paths for end point DataN_del_3 (SLICE_X79Y178.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv_es (FF)
  Destination:          DataN_del_3 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.455ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_8_OBUF rising at 0.000ns
  Destination Clock:    Test_8_OBUF falling at 1.562ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clkdiv_es to DataN_del_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y185.YQ     Tcko                  0.340   clkdiv_es
                                                       clkdiv_es
    SLICE_X79Y178.CE     net (fanout=4)        0.512   clkdiv_es
    SLICE_X79Y178.CLK    Tceck                 0.603   DataN_del<3>
                                                       DataN_del_3
    -------------------------------------------------  ---------------------------
    Total                                      1.455ns (0.943ns logic, 0.512ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Paths for end point DataN_del_2 (SLICE_X79Y178.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv_es (FF)
  Destination:          DataN_del_2 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.455ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_8_OBUF rising at 0.000ns
  Destination Clock:    Test_8_OBUF falling at 1.562ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clkdiv_es to DataN_del_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y185.YQ     Tcko                  0.340   clkdiv_es
                                                       clkdiv_es
    SLICE_X79Y178.CE     net (fanout=4)        0.512   clkdiv_es
    SLICE_X79Y178.CLK    Tceck                 0.603   DataN_del<3>
                                                       DataN_del_2
    -------------------------------------------------  ---------------------------
    Total                                      1.455ns (0.943ns logic, 0.512ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Paths for end point DataN_del_1 (SLICE_X78Y189.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv_es (FF)
  Destination:          DataN_del_1 (FF)
  Requirement:          1.562ns
  Data Path Delay:      1.418ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_8_OBUF rising at 0.000ns
  Destination Clock:    Test_8_OBUF falling at 1.562ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clkdiv_es to DataN_del_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y185.YQ     Tcko                  0.340   clkdiv_es
                                                       clkdiv_es
    SLICE_X78Y189.CE     net (fanout=4)        0.475   clkdiv_es
    SLICE_X78Y189.CLK    Tceck                 0.603   DataN_del<1>
                                                       DataN_del_1
    -------------------------------------------------  ---------------------------
    Total                                      1.418ns (0.943ns logic, 0.475ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clkdiv_1 (SLICE_X67Y156.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkdiv_0 (FF)
  Destination:          clkdiv_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_8_OBUF rising at 3.125ns
  Destination Clock:    Test_8_OBUF rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clkdiv_0 to clkdiv_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y156.YQ     Tcko                  0.331   clkdiv<0>
                                                       clkdiv_0
    SLICE_X67Y156.G4     net (fanout=2)        0.325   clkdiv<0>
    SLICE_X67Y156.CLK    Tckg        (-Th)     0.125   clkdiv<1>
                                                       Mcount_clkdiv_xor<1>11
                                                       clkdiv_1
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.206ns logic, 0.325ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point DataN_1 (SLICE_X47Y186.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataN_0 (FF)
  Destination:          DataN_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_8_OBUF falling at 4.687ns
  Destination Clock:    Test_8_OBUF falling at 4.687ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataN_0 to DataN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y186.YQ     Tcko                  0.263   DataN<1>
                                                       DataN_0
    SLICE_X47Y186.BX     net (fanout=2)        0.298   DataN<0>
    SLICE_X47Y186.CLK    Tckdi       (-Th)     0.025   DataN<1>
                                                       DataN_1
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.238ns logic, 0.298ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point DataN_del_3 (SLICE_X79Y178.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataN_3 (FF)
  Destination:          DataN_del_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.546ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_8_OBUF falling at 4.687ns
  Destination Clock:    Test_8_OBUF falling at 4.687ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataN_3 to DataN_del_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y178.XQ     Tcko                  0.282   DataN<3>
                                                       DataN_3
    SLICE_X79Y178.BX     net (fanout=1)        0.289   DataN<3>
    SLICE_X79Y178.CLK    Tckdi       (-Th)     0.025   DataN_del<3>
                                                       DataN_del_3
    -------------------------------------------------  ---------------------------
    Total                                      0.546ns (0.257ns logic, 0.289ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: clkdiv<1>/CLK
  Logical resource: clkdiv_1/CK
  Location pin: SLICE_X67Y156.CLK
  Clock network: Test_8_OBUF
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: DataN<1>/CLK
  Logical resource: DataN_1/CK
  Location pin: SLICE_X47Y186.CLK
  Clock network: Test_8_OBUF
--------------------------------------------------------------------------------
Slack: 2.067ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: DataN<1>/CLK
  Logical resource: DataN_0/CK
  Location pin: SLICE_X47Y186.CLK
  Clock network: Test_8_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" 
TS_MuxClock_in HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.376ns.
--------------------------------------------------------------------------------

Paths for end point TriggerData_15 (SLICE_X102Y181.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.245ns (Levels of Logic = 0)
  Clock Path Skew:      -1.555ns (5.657 - 7.212)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y148.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X102Y181.SR    net (fanout=9)        1.794   FastTrigDes_o
    SLICE_X102Y181.CLK   Tsrck                 1.091   TriggerData_15
                                                       TriggerData_15
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (1.451ns logic, 1.794ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_9 (SLICE_X95Y171.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.181ns (Levels of Logic = 0)
  Clock Path Skew:      -1.584ns (5.628 - 7.212)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y148.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X95Y171.SR     net (fanout=9)        1.850   FastTrigDes_o
    SLICE_X95Y171.CLK    Tsrck                 0.971   TriggerData_9
                                                       TriggerData_9
    -------------------------------------------------  ---------------------------
    Total                                      3.181ns (1.331ns logic, 1.850ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_8 (SLICE_X95Y171.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.181ns (Levels of Logic = 0)
  Clock Path Skew:      -1.584ns (5.628 - 7.212)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y148.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X95Y171.SR     net (fanout=9)        1.850   FastTrigDes_o
    SLICE_X95Y171.CLK    Tsrck                 0.971   TriggerData_9
                                                       TriggerData_8
    -------------------------------------------------  ---------------------------
    Total                                      3.181ns (1.331ns logic, 1.850ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PowerUp2/Trig (SLICE_X72Y147.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.726ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PowerUp2/Trig (FF)
  Destination:          PowerUp2/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.726ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PowerUp2/Trig to PowerUp2/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y147.YQ     Tcko                  0.331   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X72Y147.G1     net (fanout=2)        0.538   PowerUp2/Trig
    SLICE_X72Y147.CLK    Tckg        (-Th)     0.143   PowerUp2/Trig
                                                       PowerUp2/Trig_mux00001
                                                       PowerUp2/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.726ns (0.188ns logic, 0.538ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point PowerUp1/Trig (SLICE_X76Y144.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PowerUp1/Trig (FF)
  Destination:          PowerUp1/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PowerUp1/Trig to PowerUp1/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y144.XQ     Tcko                  0.331   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X76Y144.BX     net (fanout=4)        0.317   PowerUp1/Trig
    SLICE_X76Y144.CLK    Tckdi       (-Th)    -0.123   PowerUp1/Trig
                                                       PowerUp1/Trig_mux0000_f5
                                                       PowerUp1/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.771ns (0.454ns logic, 0.317ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Paths for end point PowerUp2/Trig (SLICE_X72Y147.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.943ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PowerUp1/Trig (FF)
  Destination:          PowerUp2/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.929ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.746 - 0.760)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PowerUp1/Trig to PowerUp2/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y144.XQ     Tcko                  0.331   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X72Y147.G2     net (fanout=4)        0.741   PowerUp1/Trig
    SLICE_X72Y147.CLK    Tckg        (-Th)     0.143   PowerUp2/Trig
                                                       PowerUp2/Trig_mux00001
                                                       PowerUp2/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.188ns logic, 0.741ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PowerUp1/Trig/CLK
  Logical resource: PowerUp1/Trig/CK
  Location pin: SLICE_X76Y144.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PowerUp2/Trig/CLK
  Logical resource: PowerUp2/Trig/CK
  Location pin: SLICE_X72Y147.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PowerUp0/CLK
  Logical resource: PowerUp0/CK
  Location pin: SLICE_X72Y145.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" 
TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 649 paths analyzed, 225 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.963ns.
--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig0 (SLICE_X63Y176.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          Led_B/ES1/Trig0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.582ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (1.632 - 1.765)
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FastTrigDes_o to Led_B/ES1/Trig0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y148.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X63Y176.BY     net (fanout=9)        2.930   FastTrigDes_o
    SLICE_X63Y176.CLK    Tdick                 0.292   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    -------------------------------------------------  ---------------------------
    Total                                      3.582ns (0.652ns logic, 2.930ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point TrigDes_o (SLICE_X96Y180.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Amp_Trig/Trig (FF)
  Destination:          TrigDes_o (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Amp_Trig/Trig to TrigDes_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y148.YQ     Tcko                  0.340   Amp_Trig/Trig
                                                       Amp_Trig/Trig
    SLICE_X96Y180.SR     net (fanout=4)        1.749   Amp_Trig/Trig
    SLICE_X96Y180.CLK    Tsrck                 1.091   TrigDes_o
                                                       TrigDes_o
    -------------------------------------------------  ---------------------------
    Total                                      3.180ns (1.431ns logic, 1.749ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point CntTest/count_25 (SLICE_X74Y157.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_1 (FF)
  Destination:          CntTest/count_25 (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.974ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_1 to CntTest/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y145.YQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_1
    SLICE_X74Y145.G1     net (fanout=2)        0.596   CntTest/count<1>
    SLICE_X74Y145.COUT   Topcyg                0.561   CntTest/count<0>
                                                       CntTest/count<1>_rt
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X74Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X74Y146.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X74Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X74Y147.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X74Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X74Y148.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X74Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X74Y149.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X74Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X74Y150.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X74Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X74Y151.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X74Y152.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X74Y152.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X74Y153.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X74Y153.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X74Y154.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X74Y154.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X74Y155.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X74Y155.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X74Y156.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X74Y156.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X74Y157.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X74Y157.CLK    Tcinck                0.478   CntTest/count<24>
                                                       CntTest/Mcount_count_cy<24>
                                                       CntTest/Mcount_count_xor<25>
                                                       CntTest/count_25
    -------------------------------------------------  ---------------------------
    Total                                      2.974ns (2.378ns logic, 0.596ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_2 (FF)
  Destination:          CntTest/count_25 (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.860ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_2 to CntTest/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y146.XQ     Tcko                  0.360   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X74Y146.F2     net (fanout=4)        0.556   CntTest/count<2>
    SLICE_X74Y146.COUT   Topcyf                0.576   CntTest/count<2>
                                                       CntTest/count<2>_rt
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X74Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X74Y147.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X74Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X74Y148.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X74Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X74Y149.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X74Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X74Y150.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X74Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X74Y151.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X74Y152.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X74Y152.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X74Y153.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X74Y153.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X74Y154.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X74Y154.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X74Y155.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X74Y155.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X74Y156.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X74Y156.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X74Y157.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X74Y157.CLK    Tcinck                0.478   CntTest/count<24>
                                                       CntTest/Mcount_count_cy<24>
                                                       CntTest/Mcount_count_xor<25>
                                                       CntTest/count_25
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (2.304ns logic, 0.556ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CntTest/count_0 (FF)
  Destination:          CntTest/count_25 (FF)
  Requirement:          12.500ns
  Data Path Delay:      2.753ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CntTest/count_0 to CntTest/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y145.XQ     Tcko                  0.360   CntTest/count<0>
                                                       CntTest/count_0
    SLICE_X74Y145.F4     net (fanout=5)        0.360   CntTest/count<0>
    SLICE_X74Y145.COUT   Topcyf                0.576   CntTest/count<0>
                                                       CntTest/Mcount_count_lut<0>_INV_0
                                                       CntTest/Mcount_count_cy<0>
                                                       CntTest/Mcount_count_cy<1>
    SLICE_X74Y146.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<1>
    SLICE_X74Y146.COUT   Tbyp                  0.089   CntTest/count<2>
                                                       CntTest/Mcount_count_cy<2>
                                                       CntTest/Mcount_count_cy<3>
    SLICE_X74Y147.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<3>
    SLICE_X74Y147.COUT   Tbyp                  0.089   CntTest/count<4>
                                                       CntTest/Mcount_count_cy<4>
                                                       CntTest/Mcount_count_cy<5>
    SLICE_X74Y148.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<5>
    SLICE_X74Y148.COUT   Tbyp                  0.089   CntTest/count<6>
                                                       CntTest/Mcount_count_cy<6>
                                                       CntTest/Mcount_count_cy<7>
    SLICE_X74Y149.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<7>
    SLICE_X74Y149.COUT   Tbyp                  0.089   CntTest/count<8>
                                                       CntTest/Mcount_count_cy<8>
                                                       CntTest/Mcount_count_cy<9>
    SLICE_X74Y150.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<9>
    SLICE_X74Y150.COUT   Tbyp                  0.089   CntTest/count<10>
                                                       CntTest/Mcount_count_cy<10>
                                                       CntTest/Mcount_count_cy<11>
    SLICE_X74Y151.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<11>
    SLICE_X74Y151.COUT   Tbyp                  0.089   CntTest/count<12>
                                                       CntTest/Mcount_count_cy<12>
                                                       CntTest/Mcount_count_cy<13>
    SLICE_X74Y152.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<13>
    SLICE_X74Y152.COUT   Tbyp                  0.089   CntTest/count<14>
                                                       CntTest/Mcount_count_cy<14>
                                                       CntTest/Mcount_count_cy<15>
    SLICE_X74Y153.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<15>
    SLICE_X74Y153.COUT   Tbyp                  0.089   CntTest/count<16>
                                                       CntTest/Mcount_count_cy<16>
                                                       CntTest/Mcount_count_cy<17>
    SLICE_X74Y154.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<17>
    SLICE_X74Y154.COUT   Tbyp                  0.089   CntTest/count<18>
                                                       CntTest/Mcount_count_cy<18>
                                                       CntTest/Mcount_count_cy<19>
    SLICE_X74Y155.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<19>
    SLICE_X74Y155.COUT   Tbyp                  0.089   CntTest/count<20>
                                                       CntTest/Mcount_count_cy<20>
                                                       CntTest/Mcount_count_cy<21>
    SLICE_X74Y156.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<21>
    SLICE_X74Y156.COUT   Tbyp                  0.089   CntTest/count<22>
                                                       CntTest/Mcount_count_cy<22>
                                                       CntTest/Mcount_count_cy<23>
    SLICE_X74Y157.CIN    net (fanout=1)        0.000   CntTest/Mcount_count_cy<23>
    SLICE_X74Y157.CLK    Tcinck                0.478   CntTest/count<24>
                                                       CntTest/Mcount_count_cy<24>
                                                       CntTest/Mcount_count_xor<25>
                                                       CntTest/count_25
    -------------------------------------------------  ---------------------------
    Total                                      2.753ns (2.393ns logic, 0.360ns route)
                                                       (86.9% logic, 13.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X62Y177.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig1 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.501ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig1 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y176.XQ     Tcko                  0.313   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    SLICE_X62Y177.G4     net (fanout=2)        0.331   Led_B/ES1/Trig1
    SLICE_X62Y177.CLK    Tckg        (-Th)     0.143   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig_mux00001
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.501ns (0.170ns logic, 0.331ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point GroupValue_Up_LT (SLICE_X82Y147.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               AverData_6 (FF)
  Destination:          GroupValue_Up_LT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.515ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.836 - 0.826)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: AverData_6 to GroupValue_Up_LT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y147.YQ     Tcko                  0.331   AverData<7>
                                                       AverData_6
    SLICE_X82Y147.F4     net (fanout=2)        0.325   AverData<6>
    SLICE_X82Y147.CLK    Tckf        (-Th)     0.141   GroupValue_Up_LT
                                                       GroupValue_Up_LT_rstpot1
                                                       GroupValue_Up_LT
    -------------------------------------------------  ---------------------------
    Total                                      0.515ns (0.190ns logic, 0.325ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point Mrom__varindex0000 (RAMB16_X2Y18.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_4 (FF)
  Destination:          Mrom__varindex0000 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.782 - 0.791)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_4 to Mrom__varindex0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y147.XQ     Tcko                  0.331   CntTest/count<4>
                                                       CntTest/count_4
    RAMB16_X2Y18.ADDRA7  net (fanout=2)        0.498   CntTest/count<4>
    RAMB16_X2Y18.CLKA    Trckc_ADDRA (-Th)     0.322   Mrom__varindex0000
                                                       Mrom__varindex0000
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.009ns logic, 0.498ns route)
                                                       (1.8% logic, 98.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 10.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: Mrom__varindex0000/CLKA
  Logical resource: Mrom__varindex0000/CLKA
  Location pin: RAMB16_X2Y18.CLKA
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 11.100ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: AllReset/CLK
  Logical resource: Mshreg_AllReset/SRL16E/WS
  Location pin: SLICE_X86Y151.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 11.128ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: AllReset/CLK
  Logical resource: Mshreg_AllReset/SRL16E/WS
  Location pin: SLICE_X86Y151.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP "DLL_CLKDV_BUF" 
TS_MuxClock_in * 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 118 paths analyzed, 81 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.850ns.
--------------------------------------------------------------------------------

Paths for end point ADCTest/count_5 (SLICE_X54Y155.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          ADCTest/count_5 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.437ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (5.343 - 5.443)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp1/Trig to ADCTest/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y144.XQ     Tcko                  0.360   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X70Y147.G2     net (fanout=4)        0.814   PowerUp1/Trig
    SLICE_X70Y147.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X54Y155.SR     net (fanout=4)        0.911   PwrUpReset
    SLICE_X54Y155.CLK    Tsrck                 1.157   ADCTest/count<5>
                                                       ADCTest/count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (1.712ns logic, 1.725ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp2/Trig (FF)
  Destination:          ADCTest/count_5 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.057ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (5.343 - 5.429)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp2/Trig to ADCTest/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y147.YQ     Tcko                  0.360   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X70Y147.G3     net (fanout=2)        0.434   PowerUp2/Trig
    SLICE_X70Y147.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X54Y155.SR     net (fanout=4)        0.911   PwrUpReset
    SLICE_X54Y155.CLK    Tsrck                 1.157   ADCTest/count<5>
                                                       ADCTest/count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.057ns (1.712ns logic, 1.345ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point ADCTest/count_4 (SLICE_X54Y154.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          ADCTest/count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.437ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (5.343 - 5.443)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp1/Trig to ADCTest/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y144.XQ     Tcko                  0.360   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X70Y147.G2     net (fanout=4)        0.814   PowerUp1/Trig
    SLICE_X70Y147.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X54Y154.SR     net (fanout=4)        0.911   PwrUpReset
    SLICE_X54Y154.CLK    Tsrck                 1.157   ADCTest/count<4>
                                                       ADCTest/count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (1.712ns logic, 1.725ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp2/Trig (FF)
  Destination:          ADCTest/count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.057ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (5.343 - 5.429)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp2/Trig to ADCTest/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y147.YQ     Tcko                  0.360   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X70Y147.G3     net (fanout=2)        0.434   PowerUp2/Trig
    SLICE_X70Y147.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X54Y154.SR     net (fanout=4)        0.911   PwrUpReset
    SLICE_X54Y154.CLK    Tsrck                 1.157   ADCTest/count<4>
                                                       ADCTest/count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.057ns (1.712ns logic, 1.345ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point ADCTest/count_3 (SLICE_X55Y155.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          ADCTest/count_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.321ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (5.343 - 5.443)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp1/Trig to ADCTest/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y144.XQ     Tcko                  0.360   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X70Y147.G2     net (fanout=4)        0.814   PowerUp1/Trig
    SLICE_X70Y147.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X55Y155.SR     net (fanout=4)        0.915   PwrUpReset
    SLICE_X55Y155.CLK    Tsrck                 1.037   ADCTest/count<3>
                                                       ADCTest/count_3
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.592ns logic, 1.729ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp2/Trig (FF)
  Destination:          ADCTest/count_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.941ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (5.343 - 5.429)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp2/Trig to ADCTest/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y147.YQ     Tcko                  0.360   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X70Y147.G3     net (fanout=2)        0.434   PowerUp2/Trig
    SLICE_X70Y147.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X55Y155.SR     net (fanout=4)        0.915   PwrUpReset
    SLICE_X55Y155.CLK    Tsrck                 1.037   ADCTest/count<3>
                                                       ADCTest/count_3
    -------------------------------------------------  ---------------------------
    Total                                      2.941ns (1.592ns logic, 1.349ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP "DLL_CLKDV_BUF" TS_MuxClock_in * 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point ShiftReg_test/tmp_17 (SLICE_X45Y126.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ShiftReg_test/tmp_16 (FF)
  Destination:          ShiftReg_test/tmp_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 50.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ShiftReg_test/tmp_16 to ShiftReg_test/tmp_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y126.YQ     Tcko                  0.313   ShiftReg_test/tmp<17>
                                                       ShiftReg_test/tmp_16
    SLICE_X45Y126.BX     net (fanout=1)        0.289   ShiftReg_test/tmp<16>
    SLICE_X45Y126.CLK    Tckdi       (-Th)     0.079   ShiftReg_test/tmp<17>
                                                       ShiftReg_test/tmp_17
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.234ns logic, 0.289ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point ShiftReg_test/tmp_25 (SLICE_X45Y131.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ShiftReg_test/tmp_24 (FF)
  Destination:          ShiftReg_test/tmp_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 50.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ShiftReg_test/tmp_24 to ShiftReg_test/tmp_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y131.YQ     Tcko                  0.313   ShiftReg_test/tmp<25>
                                                       ShiftReg_test/tmp_24
    SLICE_X45Y131.BX     net (fanout=1)        0.289   ShiftReg_test/tmp<24>
    SLICE_X45Y131.CLK    Tckdi       (-Th)     0.079   ShiftReg_test/tmp<25>
                                                       ShiftReg_test/tmp_25
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.234ns logic, 0.289ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point ShiftReg_test/tmp_19 (SLICE_X45Y128.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ShiftReg_test/tmp_18 (FF)
  Destination:          ShiftReg_test/tmp_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 50.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ShiftReg_test/tmp_18 to ShiftReg_test/tmp_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y128.YQ     Tcko                  0.313   ShiftReg_test/tmp<19>
                                                       ShiftReg_test/tmp_18
    SLICE_X45Y128.BX     net (fanout=1)        0.289   ShiftReg_test/tmp<18>
    SLICE_X45Y128.CLK    Tckdi       (-Th)     0.079   ShiftReg_test/tmp<19>
                                                       ShiftReg_test/tmp_19
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.234ns logic, 0.289ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP "DLL_CLKDV_BUF" TS_MuxClock_in * 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 48.638ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.681ns (Trpw)
  Physical resource: ShiftReg_test/tmp<13>/SR
  Logical resource: ShiftReg_test/tmp_13/SR
  Location pin: SLICE_X45Y127.SR
  Clock network: ADCtest_reg_sset
--------------------------------------------------------------------------------
Slack: 48.638ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.681ns (Trpw)
  Physical resource: ShiftReg_test/tmp<13>/SR
  Logical resource: ShiftReg_test/tmp_13/SR
  Location pin: SLICE_X45Y127.SR
  Clock network: ADCtest_reg_sset
--------------------------------------------------------------------------------
Slack: 48.638ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.681ns (Trpw)
  Physical resource: ShiftReg_test/tmp<13>/SR
  Logical resource: ShiftReg_test/tmp_12/SR
  Location pin: SLICE_X45Y127.SR
  Clock network: ADCtest_reg_sset
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_MuxClock_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MuxClock_in                 |     25.000ns|     10.000ns|     10.376ns|            0|            0|            0|          802|
| TS_DLL_CLK0_BUF               |     25.000ns|     10.376ns|          N/A|            0|            0|           35|            0|
| TS_DLL_CLK2X_BUF              |     12.500ns|      3.963ns|          N/A|            0|            0|          649|            0|
| TS_DLL_CLKDV_BUF              |     50.000ns|      7.850ns|          N/A|            0|            0|          118|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ADC_DCO_LVDS<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    2.729|         |    1.455|    2.947|
ADC_DCO_LVDS_n<0>|    2.729|         |    1.455|    2.947|
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS_n<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    2.729|         |    1.455|    2.947|
ADC_DCO_LVDS_n<0>|    2.729|         |    1.455|    2.947|
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock MuxClock_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MuxClock_in    |    5.188|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Qclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Qclock         |    2.831|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1001 paths, 0 nets, and 565 connections

Design statistics:
   Minimum period:  10.376ns{1}   (Maximum frequency:  96.376MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 22 18:39:53 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 375 MB



