#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Dec 19 12:15:38 2018
# Process ID: 154976
# Current directory: D:/vivado/35T_lab3/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent125296 D:\vivado\35T_lab3\project\project_1.xpr
# Log file: D:/vivado/35T_lab3/project/vivado.log
# Journal file: D:/vivado/35T_lab3/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/35T_lab3/project/project_1.xpr
update_compile_order -fileset sources_1
create_ip -name axi_bram_ctrl -vendor xilinx.com -library ip -version 4.0 -module_name axi_bram_ctrl_0 -dir d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.SUPPORTS_NARROW_BURST {0} CONFIG.BMG_INSTANCE {INTERNAL} CONFIG.MEM_DEPTH {262144}] [get_ips axi_bram_ctrl_0]
generate_target {instantiation_template} [get_files d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0.xci]
generate_target all [get_files  d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0.xci]
catch { config_ip_cache -export [get_ips -all axi_bram_ctrl_0] }
export_ip_user_files -of_objects [get_files d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0.xci]
launch_runs -jobs 4 axi_bram_ctrl_0_synth_1
export_simulation -of_objects [get_files d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0.xci] -directory D:/vivado/35T_lab3/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/35T_lab3/project/project_1.ip_user_files -ipstatic_source_dir D:/vivado/35T_lab3/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/modelsim/vivado2016_lib} {questa=D:/vivado/35T_lab3/project/project_1.cache/compile_simlib/questa} {riviera=D:/vivado/35T_lab3/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/vivado/35T_lab3/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_bd_design "ddr3_controller"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.1 mig_7series_0
endgroup
set_property -name {CONFIG.XML_INPUT_FILE} -value  {mig_a.prj} -objects [get_bd_cells mig_7series_0]
set_property -name {CONFIG.RESET_BOARD_INTERFACE} -value  {Custom} -objects [get_bd_cells mig_7series_0]
set_property -name {CONFIG.MIG_DONT_TOUCH_PARAM} -value  {Custom} -objects [get_bd_cells mig_7series_0]
set_property -name {CONFIG.BOARD_MIG_PARAM} -value  {Custom} -objects [get_bd_cells mig_7series_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {1 7 -436} [get_bd_cells axi_interconnect_0]
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins mig_7series_0/S_AXI]
connect_bd_net [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins axi_interconnect_0/M00_ARESETN]
connect_bd_net [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins axi_interconnect_0/M00_ACLK]
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk_sync_rst]
connect_bd_net [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins axi_interconnect_0/M00_ARESETN]
connect_bd_net [get_bd_pins mig_7series_0/aresetn] [get_bd_pins axi_interconnect_0/S00_ARESETN]
delete_bd_objs [get_bd_nets S00_ARESETN_1]
startgroup
make_bd_pins_external  [get_bd_cells axi_interconnect_0]
make_bd_intf_pins_external  [get_bd_cells axi_interconnect_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells mig_7series_0]
make_bd_intf_pins_external  [get_bd_cells mig_7series_0]
endgroup
delete_bd_objs [get_bd_nets aresetn_1_1]
connect_bd_net [get_bd_ports ARESETN_0] [get_bd_pins mig_7series_0/aresetn]
delete_bd_objs [get_bd_nets S00_ARESETN_0_1]
connect_bd_net [get_bd_ports ARESETN_0] [get_bd_pins axi_interconnect_0/S00_ARESETN]
delete_bd_objs [get_bd_ports aresetn_1]
set_property location {-85 -300} [get_bd_ports sys_rst_0]
delete_bd_objs [get_bd_nets ACLK_0_1]
delete_bd_objs [get_bd_ports ACLK_0]
connect_bd_net [get_bd_ports S00_ACLK_0] [get_bd_pins axi_interconnect_0/ACLK]
delete_bd_objs [get_bd_ports S00_ARESETN_0]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property CONFIG.FREQ_HZ 20000000 [get_bd_ports S00_ACLK_0]
save_bd_design
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {20} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {40} CONFIG.MMCM_CLKOUT2_DIVIDE {8} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT2_JITTER {270.105} CONFIG.CLKOUT3_JITTER {186.330} CONFIG.CLKOUT3_PHASE_ERROR {144.334}] [get_ips mmcm]
generate_target all [get_files  D:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/mmcm_1/mmcm.xci]
catch { config_ip_cache -export [get_ips -all mmcm] }
export_ip_user_files -of_objects [get_files D:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/mmcm_1/mmcm.xci] -no_script -sync -force -quiet
reset_run mmcm_synth_1
launch_runs -jobs 4 mmcm_synth_1
export_simulation -of_objects [get_files D:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/mmcm_1/mmcm.xci] -directory D:/vivado/35T_lab3/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/35T_lab3/project/project_1.ip_user_files -ipstatic_source_dir D:/vivado/35T_lab3/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/modelsim/vivado2016_lib} {questa=D:/vivado/35T_lab3/project/project_1.cache/compile_simlib/questa} {riviera=D:/vivado/35T_lab3/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/vivado/35T_lab3/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new
close [ open D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v w ]
add_files D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v w ]
add_files -fileset sim_1 D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/lab3_ddr_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top lab3_ddr_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source lab3_ddr_tb.tcl
run all
relaunch_sim
run all
current_wave_config {Untitled 1}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl}} 
relaunch_sim
run all
update_compile_order -fileset sources_1
relaunch_sim
current_wave_config {Untitled 1*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl}} 
run all
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 1*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_addr}} 
relaunch_sim
run all
current_wave_config {Untitled 1*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/agu_icb_cmd_addr}} 
relaunch_sim
run all
synth_design -rtl -name rtl_1
set_property -dict [list CONFIG.ID_WIDTH {4}] [get_ips axi_bram_ctrl_0]
generate_target all [get_files  d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0.xci]
catch { config_ip_cache -export [get_ips -all axi_bram_ctrl_0] }
export_ip_user_files -of_objects [get_files d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0.xci] -no_script -sync -force -quiet
reset_run axi_bram_ctrl_0_synth_1
launch_runs -jobs 4 axi_bram_ctrl_0_synth_1
export_simulation -of_objects [get_files d:/vivado/35T_lab3/project/project_1.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0.xci] -directory D:/vivado/35T_lab3/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/vivado/35T_lab3/project/project_1.ip_user_files -ipstatic_source_dir D:/vivado/35T_lab3/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/modelsim/vivado2016_lib} {questa=D:/vivado/35T_lab3/project/project_1.cache/compile_simlib/questa} {riviera=D:/vivado/35T_lab3/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/vivado/35T_lab3/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run axi_bram_ctrl_0_synth_1
synth_design -rtl -name rtl_1
close_design
current_wave_config {Untitled 1*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl}} 
relaunch_sim
run all
current_wave_config {Untitled 1*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_addr}} 
current_wave_config {Untitled 1*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_bus_icb_cmd_addr}} 
current_wave_config {Untitled 1*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/din}} {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/dout}} 
relaunch_sim
run all
current_wave_config {Untitled 1*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/dtcm_icb_cmd_valid}} 
current_wave_config {Untitled 1*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_dtcm}} 
current_wave_config {Untitled 1*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_bus_icb_cmd_addr}} 
current_wave_config {Untitled 1*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_addr}} 
relaunch_sim
run all
current_wave_config {Untitled 1*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram}} 
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 1*}
add_wave {{/lab3_ddr_tb/x4}} {{/lab3_ddr_tb/x5}} {{/lab3_ddr_tb/x6}} 
relaunch_sim
run all
relaunch_sim
set_property -name {xsim.simulate.runtime} -value {20us} -objects [get_filesets sim_1]
relaunch_sim
run all
current_wave_config {Untitled 2}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram}} 
relaunch_sim
run all
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
run all
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl}} 
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/lsu2dtcm_icb_cmd_valid}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/lsu2dtcm_icb_cmd_ready}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/lsu2dtcm_icb_cmd_addr}} 
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
synth_design -rtl -name rtl_1
relaunch_sim
run all
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_lab3_icb2axi}} 
relaunch_sim
run all
add_bp {D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v} 266
remove_bps -file {D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/lab3_ddr_ctrl.v} -line 266
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/lsu2dtcm_icb_cmd_addr_to_axi}} 
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
close [ open D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v w ]
add_files D:/vivado/35T_lab3/project/project_1.srcs/sources_1/new/axi_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run all
relaunch_sim
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper}} 
run all
relaunch_sim
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/wstate}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/next_wstate}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/cmd_en}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/AXI_RDIDLE}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/lsu2dtcm_icb_cmd_valid}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/wrdata_rdy}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/wrdata_rdy}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/rddata_vld}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/rddata_rdy}} 
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/wrdata_cmptd_r}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/wrdata_rdy}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/wrdata_vld_r}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/wrdata_cmptd}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/wrdata_vld}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/lsu2dtcm_icb_cmd_ready}} 
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/wrdata_vld}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/lsu2dtcm_icb_cmd_ready}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/lsu2dtcm_icb_cmd_read}} 
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/lsu2dtcm_icb_rsp_valid}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/wrdata_rdy}} 
current_wave_config {Untitled 2*}
add_wave {{/lab3_ddr_tb/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_lab3_ddr_ctrl/u_axi_warpper/rddata_vld}} 
relaunch_sim
run all
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v w ]
add_files -fileset sim_1 D:/vivado/35T_lab3/project/project_1.srcs/sim_1/new/test_warpper.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_warpper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
relaunch_sim
close_sim
launch_simulation
source test_warpper.tcl
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
relaunch_sim
relaunch_sim
relaunch_sim
run all
run all
run all
run all
relaunch_sim
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/test_warpper/u_wrapper_model}} 
relaunch_sim
current_wave_config {Untitled 4*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/rstate}} 
current_wave_config {Untitled 4*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/wstate}} 
current_wave_config {Untitled 4*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/next_wstate}} 
current_wave_config {Untitled 4*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/next_rstate}} 
relaunch_sim
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 4*}
add_wave {{/test_warpper/u_wrapper_model/lsu2dtcm_icb_rsp_rdata}} 
current_wave_config {Untitled 4*}
add_wave {{/test_warpper/u_wrapper_model/u_axi_warpper/rddata}} 
current_wave_config {Untitled 4*}
add_wave {{/test_warpper/axi_bram/U0/xpm_memory_inst/wea}} {{/test_warpper/axi_bram/U0/xpm_memory_inst/web}} 
current_wave_config {Untitled 4*}
add_wave {{/test_warpper/axi_bram/U0/xpm_memory_inst/dina}} {{/test_warpper/axi_bram/U0/xpm_memory_inst/dinb}} 
current_wave_config {Untitled 4*}
add_wave {{/test_warpper/axi_bram/U0/xpm_memory_inst/douta}} {{/test_warpper/axi_bram/U0/xpm_memory_inst/doutb}} 
current_wave_config {Untitled 4*}
add_wave {{/test_warpper/axi_bram/U0/xpm_memory_inst/addra}} {{/test_warpper/axi_bram/U0/xpm_memory_inst/addrb}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
close_design
launch_simulation
source test_warpper.tcl
close_sim
