library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity ROM_32_6 is
	
	
	port
	
	(
	addr : in std_logic_vector(4 downto 0);
	clk    : in std_logic;
	q      : out std_logic_vector(5 downto 0)
	);
	
	
end entity;

	architecture rtl of ROM_32_6 is
		
		-- Build a 2-D array type for the RoM
		
		
		subtype word_t is std_logic_vector(5 downto 0);
		type memory_t is array(31 downto 0) of word_t;
		
	function init_rom
	return memory_t is
	variable tmp : memory_t := (others => (others => '0'));
	
	
	begin
	     -- Op Code	   Dest 	Operand		Instruction
         -- 1000		00		0000		(Program Begin)
		 tmp(0) := "100000";
	     -- Op Code	   Dest 	Operand		Instruction
         -- 0000		00		1100		(Load Register A with 1410)
		 tmp(1) := "000000";
	     -- Op Code	   Dest 	Operand		Instruction
         -- 0000		01		1010		(Load Register B with 1010)
		 tmp(2) := "000001";
	     -- Op Code	   Dest 	Operand		Instruction
         -- 0101		01		0000		(Add A + B and store in B, B has A + B)
		 tmp(3) := "010101";
	     -- Op Code	   Dest 	Operand		Instruction
         -- 0101		01		0000		(Add A + B and store in B, B has 2*A + B)
		 tmp(4) := "010101";
	     -- Op Code	   Dest 	Operand		Instruction
         -- 0101		01		0000		(Add A + B and store in B, B has 3*A + B)
		 tmp(5) := "010101";
	     -- Op Code	   Dest 	Operand		Instruction
         -- 1001		00		0000		(Program End)
		 tmp(6) := "100100";
  
		 tmp(7) := "100000";   -- begin
		 tmp(8) := "111111";   --- store 111111 at address 20
		 tmp(9) := "100111";
		 tmp(10) := "100100";   -- end

		 tmp(11) := "100000";   -- begin
		 tmp(12) := "100100";   -- end
		 tmp(13) := "100000";   -- begin
		 tmp(14) := "100100";   -- end
		 tmp(15) := "100000";   -- begin
		 tmp(16) := "100100";   -- end
		 tmp(17) := "100000";   -- begin
		 tmp(18) := "100100";   -- end
		 tmp(19) := "100000";   -- begin
		 tmp(20) := "100100";   -- end
		
		 tmp(21) := "100000";   -- begin
		 tmp(22) := "100100";   -- end
		 tmp(23) := "100000";   -- begin
		 tmp(24) := "100100";   -- end
		 tmp(25) := "100000";   -- begin
		 tmp(26) := "100100";   -- end
		 tmp(27) := "100000";   -- begin
		 tmp(28) := "100100";   -- end
		 tmp(29) := "100000";   -- begin
		 tmp(30) := "100100";   -- end
		 tmp(31) := "100100";   -- end
-- Declare the ROM signal and specify a default value

		return tmp;
		
	end init_rom;
	
signal rom : memory_t := init_rom;

	begin
	
	
		process(clk)
		
		
		begin
	
			if(rising_edge(clk)) then
			q <= rom(to_integer(unsigned(addr)));
			end if;
		
		end process;
	
	
	
end rtl;













