

================================================================
== Vitis HLS Report for 'os_sift_up'
================================================================
* Date:           Thu May  8 23:13:38 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        assessment
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.281 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        9|       58|  90.000 ns|  0.580 us|    9|   58|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- SIFT_UP_COPY_LOOP  |        1|       16|         2|          1|          1|  1 ~ 16|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|   1621|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        0|   -|    102|     15|    -|
|Multiplexer      |        -|   -|      -|   1892|    -|
|Register         |        -|   -|    786|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    888|   3528|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      2|     20|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |               Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |moves_node_f_score_V_U  |os_sift_down_moves_node_f_score_V  |        0|  22|   3|    0|    16|   11|     1|          176|
    |moves_node_g_score_V_U  |os_sift_down_moves_node_f_score_V  |        0|  22|   3|    0|    16|   11|     1|          176|
    |moves_target_U          |os_sift_down_moves_node_f_score_V  |        0|  22|   3|    0|    16|   11|     1|          176|
    |moves_node_x_V_U        |os_sift_down_moves_node_x_V        |        0|  18|   3|    0|    16|    9|     1|          144|
    |moves_node_y_V_U        |os_sift_down_moves_node_x_V        |        0|  18|   3|    0|    16|    9|     1|          144|
    +------------------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                                   |        0| 102|  15|    0|    80|   51|     5|          816|
    +------------------------+-----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln231_10_fu_2583_p2     |         +|   0|  0|  24|          17|           2|
    |add_ln231_11_fu_2654_p2     |         +|   0|  0|  24|          17|           2|
    |add_ln231_12_fu_2725_p2     |         +|   0|  0|  24|          17|           2|
    |add_ln231_13_fu_2796_p2     |         +|   0|  0|  24|          17|           2|
    |add_ln231_14_fu_2867_p2     |         +|   0|  0|  24|          17|           2|
    |add_ln231_15_fu_2941_p2     |         +|   0|  0|  24|          17|           2|
    |add_ln231_16_fu_2947_p2     |         +|   0|  0|  12|          12|           2|
    |add_ln231_1_fu_1944_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln231_2_fu_2015_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln231_3_fu_2086_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln231_4_fu_2157_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln231_5_fu_2228_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln231_6_fu_2299_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln231_7_fu_2370_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln231_8_fu_2441_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln231_9_fu_2512_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln231_fu_1873_p2        |         +|   0|  0|  24|          17|           2|
    |i_16_fu_3006_p2             |         +|   0|  0|  13|           5|           1|
    |sub_ln231_10_fu_2242_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln231_11_fu_2258_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln231_12_fu_2313_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln231_13_fu_2329_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln231_14_fu_2384_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln231_15_fu_2400_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln231_16_fu_2455_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln231_17_fu_2471_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln231_18_fu_2526_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln231_19_fu_2542_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln231_1_fu_1903_p2      |         -|   0|  0|  23|           1|          16|
    |sub_ln231_20_fu_2597_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln231_21_fu_2613_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln231_22_fu_2668_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln231_23_fu_2684_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln231_24_fu_2739_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln231_25_fu_2755_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln231_26_fu_2810_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln231_27_fu_2826_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln231_28_fu_2881_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln231_29_fu_2897_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln231_2_fu_1958_p2      |         -|   0|  0|  24|           1|          17|
    |sub_ln231_30_fu_2961_p2     |         -|   0|  0|  12|           1|          12|
    |sub_ln231_31_fu_2977_p2     |         -|   0|  0|  12|           1|          11|
    |sub_ln231_3_fu_1974_p2      |         -|   0|  0|  23|           1|          16|
    |sub_ln231_4_fu_2029_p2      |         -|   0|  0|  24|           1|          17|
    |sub_ln231_5_fu_2045_p2      |         -|   0|  0|  23|           1|          16|
    |sub_ln231_6_fu_2100_p2      |         -|   0|  0|  24|           1|          17|
    |sub_ln231_7_fu_2116_p2      |         -|   0|  0|  23|           1|          16|
    |sub_ln231_8_fu_2171_p2      |         -|   0|  0|  24|           1|          17|
    |sub_ln231_9_fu_2187_p2      |         -|   0|  0|  23|           1|          16|
    |sub_ln231_fu_1887_p2        |         -|   0|  0|  24|           1|          17|
    |grp_fu_1848_p2              |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln225_10_fu_2575_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln225_11_fu_2646_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln225_12_fu_2717_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln225_13_fu_2788_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln225_14_fu_2859_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln225_15_fu_2930_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln225_1_fu_1936_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln225_2_fu_2007_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln225_3_fu_2078_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln225_4_fu_2149_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln225_5_fu_2220_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln225_6_fu_2291_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln225_7_fu_2362_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln225_8_fu_2433_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln225_9_fu_2504_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln225_fu_1865_p2       |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln247_fu_3012_p2       |      icmp|   0|  0|   9|           5|           5|
    |select_ln231_10_fu_2629_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln231_11_fu_2700_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln231_12_fu_2771_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln231_13_fu_2842_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln231_14_fu_2913_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln231_15_fu_2993_p3  |    select|   0|  0|  11|           1|          11|
    |select_ln231_1_fu_1990_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln231_2_fu_2061_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln231_3_fu_2132_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln231_4_fu_2203_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln231_5_fu_2274_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln231_6_fu_2345_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln231_7_fu_2416_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln231_8_fu_2487_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln231_9_fu_2558_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln231_fu_1919_p3     |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1     |       xor|   0|  0|   2|           2|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|1621|         612|         839|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  193|         44|    1|         44|
    |ap_enable_reg_pp0_iter1           |   14|          3|    1|          3|
    |current_lcssa_reg_1536            |   81|         17|   11|        187|
    |i_reg_1837                        |    9|          2|    5|         10|
    |indvars_iv1_lcssa_reg_1715        |   81|         17|    5|         85|
    |moves_node_f_score_V_address0     |   87|         18|    4|         72|
    |moves_node_f_score_V_address1     |   81|         17|    4|         68|
    |moves_node_f_score_V_d0           |   14|          3|   11|         33|
    |moves_node_f_score_V_d1           |   14|          3|   11|         33|
    |moves_node_g_score_V_address0     |   87|         18|    4|         72|
    |moves_node_g_score_V_address1     |   81|         17|    4|         68|
    |moves_node_g_score_V_d0           |   14|          3|   11|         33|
    |moves_node_g_score_V_d1           |   14|          3|   11|         33|
    |moves_node_x_V_address0           |   87|         18|    4|         72|
    |moves_node_x_V_address1           |   81|         17|    4|         68|
    |moves_node_x_V_d0                 |   14|          3|    9|         27|
    |moves_node_x_V_d1                 |   14|          3|    9|         27|
    |moves_node_y_V_address0           |   87|         18|    4|         72|
    |moves_node_y_V_address1           |   81|         17|    4|         68|
    |moves_node_y_V_d0                 |   14|          3|    9|         27|
    |moves_node_y_V_d1                 |   14|          3|    9|         27|
    |moves_target_address0             |   87|         18|    4|         72|
    |moves_target_address1             |   81|         17|    4|         68|
    |moves_target_d0                   |   53|         10|   11|        110|
    |moves_target_d1                   |   53|         10|   11|        110|
    |open_set_heap_f_score_V_address0  |  100|         20|   11|        220|
    |open_set_heap_f_score_V_d0        |   14|          3|   11|         33|
    |open_set_heap_g_score_V_address0  |  100|         20|   11|        220|
    |open_set_heap_g_score_V_d0        |   14|          3|   11|         33|
    |open_set_heap_x_V_address0        |  100|         20|   11|        220|
    |open_set_heap_x_V_d0              |   14|          3|    9|         27|
    |open_set_heap_y_V_address0        |  100|         20|   11|        220|
    |open_set_heap_y_V_d0              |   14|          3|    9|         27|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             | 1892|        394|  249|       2489|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  43|   0|   43|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |current_lcssa_reg_1536      |  11|   0|   11|          0|
    |empty_reg_3349              |  11|   0|   11|          0|
    |i_reg_1837                  |   5|   0|    5|          0|
    |icmp_ln247_reg_4231         |   1|   0|    1|          0|
    |indvars_iv1_lcssa_reg_1715  |   5|   0|    5|          0|
    |node_f_score_V_reg_3426     |  11|   0|   11|          0|
    |node_g_score_V_reg_3432     |  11|   0|   11|          0|
    |node_x_V_reg_3437           |   9|   0|    9|          0|
    |node_y_V_reg_3442           |   9|   0|    9|          0|
    |phi_ln246_reg_1608          |   1|   0|    1|          0|
    |select_ln231_10_reg_3960    |  16|   0|   16|          0|
    |select_ln231_11_reg_4006    |  16|   0|   16|          0|
    |select_ln231_12_reg_4052    |  16|   0|   16|          0|
    |select_ln231_13_reg_4098    |  16|   0|   16|          0|
    |select_ln231_14_reg_4144    |  16|   0|   16|          0|
    |select_ln231_15_reg_4191    |  11|   0|   11|          0|
    |select_ln231_1_reg_3546     |  16|   0|   16|          0|
    |select_ln231_2_reg_3592     |  16|   0|   16|          0|
    |select_ln231_3_reg_3638     |  16|   0|   16|          0|
    |select_ln231_4_reg_3684     |  16|   0|   16|          0|
    |select_ln231_5_reg_3730     |  16|   0|   16|          0|
    |select_ln231_6_reg_3776     |  16|   0|   16|          0|
    |select_ln231_7_reg_3822     |  16|   0|   16|          0|
    |select_ln231_8_reg_3868     |  16|   0|   16|          0|
    |select_ln231_9_reg_3914     |  16|   0|   16|          0|
    |select_ln231_reg_3500       |  16|   0|   16|          0|
    |trunc_ln232_10_reg_3966     |  11|   0|   11|          0|
    |trunc_ln232_11_reg_4012     |  11|   0|   11|          0|
    |trunc_ln232_12_reg_4058     |  11|   0|   11|          0|
    |trunc_ln232_13_reg_4104     |  11|   0|   11|          0|
    |trunc_ln232_14_reg_4151     |  11|   0|   11|          0|
    |trunc_ln232_1_reg_3552      |  11|   0|   11|          0|
    |trunc_ln232_2_reg_3598      |  11|   0|   11|          0|
    |trunc_ln232_3_reg_3644      |  11|   0|   11|          0|
    |trunc_ln232_4_reg_3690      |  11|   0|   11|          0|
    |trunc_ln232_5_reg_3736      |  11|   0|   11|          0|
    |trunc_ln232_6_reg_3782      |  11|   0|   11|          0|
    |trunc_ln232_7_reg_3828      |  11|   0|   11|          0|
    |trunc_ln232_8_reg_3874      |  11|   0|   11|          0|
    |trunc_ln232_9_reg_3920      |  11|   0|   11|          0|
    |trunc_ln232_reg_3506        |  11|   0|   11|          0|
    |zext_ln232_10_reg_3973      |  16|   0|   64|         48|
    |zext_ln232_11_reg_4019      |  16|   0|   64|         48|
    |zext_ln232_12_reg_4065      |  16|   0|   64|         48|
    |zext_ln232_13_reg_4111      |  16|   0|   64|         48|
    |zext_ln232_14_reg_4158      |  16|   0|   64|         48|
    |zext_ln232_15_reg_4196      |  11|   0|   64|         53|
    |zext_ln232_1_reg_3559       |  16|   0|   64|         48|
    |zext_ln232_2_reg_3605       |  16|   0|   64|         48|
    |zext_ln232_3_reg_3651       |  16|   0|   64|         48|
    |zext_ln232_4_reg_3697       |  16|   0|   64|         48|
    |zext_ln232_5_reg_3743       |  16|   0|   64|         48|
    |zext_ln232_6_reg_3789       |  16|   0|   64|         48|
    |zext_ln232_7_reg_3835       |  16|   0|   64|         48|
    |zext_ln232_8_reg_3881       |  16|   0|   64|         48|
    |zext_ln232_9_reg_3927       |  16|   0|   64|         48|
    |zext_ln232_reg_3513         |  16|   0|   64|         48|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 786|   0| 1559|        773|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|               os_sift_up|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|               os_sift_up|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|               os_sift_up|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|               os_sift_up|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|               os_sift_up|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|               os_sift_up|  return value|
|idx                               |   in|   16|     ap_none|                      idx|        scalar|
|open_set_heap_f_score_V_address0  |  out|   11|   ap_memory|  open_set_heap_f_score_V|         array|
|open_set_heap_f_score_V_ce0       |  out|    1|   ap_memory|  open_set_heap_f_score_V|         array|
|open_set_heap_f_score_V_we0       |  out|    1|   ap_memory|  open_set_heap_f_score_V|         array|
|open_set_heap_f_score_V_d0        |  out|   11|   ap_memory|  open_set_heap_f_score_V|         array|
|open_set_heap_f_score_V_q0        |   in|   11|   ap_memory|  open_set_heap_f_score_V|         array|
|open_set_heap_g_score_V_address0  |  out|   11|   ap_memory|  open_set_heap_g_score_V|         array|
|open_set_heap_g_score_V_ce0       |  out|    1|   ap_memory|  open_set_heap_g_score_V|         array|
|open_set_heap_g_score_V_we0       |  out|    1|   ap_memory|  open_set_heap_g_score_V|         array|
|open_set_heap_g_score_V_d0        |  out|   11|   ap_memory|  open_set_heap_g_score_V|         array|
|open_set_heap_g_score_V_q0        |   in|   11|   ap_memory|  open_set_heap_g_score_V|         array|
|open_set_heap_x_V_address0        |  out|   11|   ap_memory|        open_set_heap_x_V|         array|
|open_set_heap_x_V_ce0             |  out|    1|   ap_memory|        open_set_heap_x_V|         array|
|open_set_heap_x_V_we0             |  out|    1|   ap_memory|        open_set_heap_x_V|         array|
|open_set_heap_x_V_d0              |  out|    9|   ap_memory|        open_set_heap_x_V|         array|
|open_set_heap_x_V_q0              |   in|    9|   ap_memory|        open_set_heap_x_V|         array|
|open_set_heap_y_V_address0        |  out|   11|   ap_memory|        open_set_heap_y_V|         array|
|open_set_heap_y_V_ce0             |  out|    1|   ap_memory|        open_set_heap_y_V|         array|
|open_set_heap_y_V_we0             |  out|    1|   ap_memory|        open_set_heap_y_V|         array|
|open_set_heap_y_V_d0              |  out|    9|   ap_memory|        open_set_heap_y_V|         array|
|open_set_heap_y_V_q0              |   in|    9|   ap_memory|        open_set_heap_y_V|         array|
+----------------------------------+-----+-----+------------+-------------------------+--------------+

