<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
							 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"> 
							 <html xmlns="http://www.w3.org/1999/xhtml">
							 <head> <p style="font-family: courier,monospace; line-height: 1.0; font-weight: bold; font-size:24px">
ProtoCompiler Database "RISC_V_CPU"
</p><script language="javascript" type="text/javascript">
	<!--
function get_browser_info(){
    var ua=navigator.userAgent,tem,M=ua.match(/(opera|chrome|safari|firefox|msie|trident(?=\/))\/?\s*(\d+)/i) || []; 
    if(/trident/i.test(M[1])){
        tem=/\brv[ :]+(\d+)/g.exec(ua) || []; 
        return {name:'IE ',version:(tem[1]||'')};
        }   
    if(M[1]==='Chrome'){
        tem=ua.match(/\bOPR\/(\d+)/)
        if(tem!=null)   {return {name:'Opera', version:tem[1]};}
        }   
    M=M[2]? [M[1], M[2]]: [navigator.appName, navigator.appVersion, '-?'];
    if((tem=ua.match(/version\/(\d+)/i))!=null) {M.splice(1,1,tem[1]);}
    return {
      name: M[0],
      version: M[1]
    };
 }
 function warnbrowserversion(browser, msg) {
	txt = 'WARNING: The current browser ' +  browser.name +  ' ' +  browser.version  + ' ' + msg + ' and may not function well with Synopsys ProtoCompiler log files. Chrome version 27 or higher, or Firefox version 16 or higher is recommended.';
	window.alert(txt);
}
var browser=get_browser_info();
if((browser.name=='Firefox' && parseInt(browser.version) < 16) ||
	(browser.name=='Chrome' && parseInt(browser.version) < 27)) {
	warnbrowserversion(browser, 'is outdated');
}else if(browser.name != 'Firefox' && browser.name != 'Chrome' && browser.name != 'IE') {
	warnbrowserversion(browser, 'is untested');
}
// -->
</script> </head>
<body>
<style type='text/css'>
<!--
.errortext { color: #FF0000; }
.running { color: #9933FF; }
.complete { color: #008000; }
.state { width:100%; }
.th {background-color:ActiveCaption; }
b { font-weight: bold;}
-->
</style>
<table class = "state" width="100%" border="1" >
 <tr><th class="th" colspan="2"align="left">Database Details</th></tr>
<tbody> <tr> <th class="summaryTitle" align="left"> Database Name</th> <td>RISC_V_CPU</td> </tr>
<tr><th align="left">Path</th><td class="sp" colspan="3">/home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU</tr>
 
</tbody> 
<tr><th align="left">Target Device</th><td class="sp" colspan="3">proto: Synopsys HAPS-100 : XCVU19P</tr>
 
</tbody> 
  </table>
<h3>Browse logs and reports by state:</h3>
<table class="state" border="1px" >
<tr><th class="th">State Details</th><th class="th">Reports</th> </tr>
<tr>
 <td valign="top"><table cellspacing="0" cellpadding="1" >
<tr><th align="left" colspan="2">
<b>root.rtl0 (rtl_diagnostics)</b>
</th></tr>
<tr><td valign="top">
Command:<td><dfn>report rtl_diagnostics -srclist vlog_inputs.txt -top_module top</dfn></td></tr>
<tr><td>Run Time:<td>1 hour 29 minutes 42 seconds</td></tr>
<tr><td>Run Status: <td><span class="complete">Complete</span>
</td></tr>
</table>

<td> <ul> 
<li><span>An incremental, partial HDL compilation log file that may allow early access to errors or other messages.: <a href="RISC_V_CPU/rtl_diagnostics/root.rtl0/synwork/distcomp/distcomp0/distcomp0.tlg.html">distcomp0.tlg</a> (22:37:36  4月 09 2023)
</span></li>
<li><span>Incremental Compile Report: <a href="RISC_V_CPU/rtl_diagnostics/root.rtl0/synwork/incr_compile.rpt.html">incr_compile.rpt</a> (22:37:36  4月 09 2023)
</span></li>
<li><span>RTL Diagnostics Report: <a href="RISC_V_CPU/rtl_diagnostics/root.rtl0/synlog/top_compiler.srr.html">top_compiler.srr</a> (22:37:36  4月 09 2023)
</span></li>
</ul></td>

<tr>
 <td valign="top"><table cellspacing="0" cellpadding="1" >
<tr><th align="left" colspan="2">
<b>c0 (compile)</b>
</th></tr>
<tr><td valign="top">
Command:<td><dfn>run compile -ucdb top_ucdb -out c0</dfn></td></tr>
<tr><td>Run Time:<td>26 seconds</td></tr>
<tr><td>Run Status: <td><span class="complete">Complete</span>
</td></tr>
</table>

<td> <ul> 
<li><span>Unified Compiler Report: <a href="top_ucdb/uc.log.html">uc.rpt</a> (22:37:49  4月 09 2023)
</span></li>
<li><span>Pre-Instrument Log: <a href="RISC_V_CPU/compile/c0/synlog/top_identify_db_generator.srr.html">top_identify_db_generator.srr</a> (22:37:49  4月 09 2023)
</span></li>
<li><span>Summary of linker messages for components that did not bind: <a href="RISC_V_CPU/compile/c0/synwork/top_comp.linkerlog.html">linker.rpt</a> (22:37:59  4月 09 2023)
</span></li>
<li><span>Module Runtime Summary: <a href="RISC_V_CPU/compile/c0/synwork/top_comp.rt.csv.html">top_comp.rt.csv</a> (22:37:59  4月 09 2023)
</span></li>
<li><span>Incremental Compiler Summary Report: <a href="RISC_V_CPU/compile/c0/compile_summary.rpt.html">compile_summary.rpt</a> (22:37:59  4月 09 2023)
</span></li>
<li><span>Compile Log: <a href="RISC_V_CPU/compile/c0/synlog/top_compiler.srr.html">top_compiler.srr</a> (22:38:00  4月 09 2023)
</span></li>
<li><span>Multi-srs Generator Log: <a href="RISC_V_CPU/compile/c0/synlog/top_multi_srs_gen.srr.html">top_multi_srs_gen.srr</a> (22:38:00  4月 09 2023)
</span></li>
<li><span>Constants driving top level ports.: <a href="RISC_V_CPU/compile/c0/synlog/topconst.rpt.html">top_port_consts.rpt</a> (22:38:12  4月 09 2023)
</span></li>
<li><span>Post compilation optimization Log: <a href="RISC_V_CPU/compile/c0/synlog/top_global_optimizer.srr.html">top_opt.srr</a> (22:38:12  4月 09 2023)
</span></li>
</ul></td>

<tr>
 <td valign="top"><ul><table cellspacing="0" cellpadding="1" >
<tr><th align="left" colspan="2">
<b>pp0 (pre_partition)</b>
</th></tr>
<tr><td valign="top">
Command:<td><dfn>run pre_partition -tss board.tss -fdc design.fdc -area_est 1 -out pp0</dfn></td></tr>
<tr><td>Run Time:<td>1 minute 1 second</td></tr>
<tr><td>Run Status: <td><span class="complete">Complete</span>
</td></tr>

<tr><td>Exports: </td><td><dfn><a href="./pp0_area">export file top.est -path pp0_area</a> (22:39:38  4月 09 2023)</dfn></td></tr>
</table>
</ul>
<td> <ul> 
<li><span>Incremental Compile Report: <a href="RISC_V_CPU/pre_partition/pp0/incr_compile.rpt.html">incr_compile.rpt</a> (22:38:37  4月 09 2023)
</span></li>
<li><span>Target system specification log: <a href="RISC_V_CPU/pre_partition/pp0/tss.log.html">tss.log</a> (22:38:37  4月 09 2023)
</span></li>
<li><span>Target system specification report: <a href="RISC_V_CPU/pre_partition/pp0/tss.rpt.html">tss.rpt</a> (22:38:37  4月 09 2023)
</span></li>
<li><span>Area Est Constraint Application Log: <a href="RISC_V_CPU/pre_partition/pp0/synlog/top_od_constraint_applier.srr.html">area_est_constraints_application.srr</a> (22:39:06  4月 09 2023)
</span></li>
<li><span>Prepartition Constraint Application Log: <a href="RISC_V_CPU/pre_partition/pp0/synlog/top_distributed_constraint_applier.srr.html">pre_partition_constraints_application.srr</a> (22:39:18  4月 09 2023)
</span></li>
<li><span>Syntax Constraint Check Report: <a href="RISC_V_CPU/pre_partition/pp0/top_scck.rpt.html">syntax_constraint_check.rpt</a> (22:39:30  4月 09 2023)
</span></li>
<li><span>Constraint check report: <a href="RISC_V_CPU/pre_partition/pp0/top_scck.rpt.html">top_scck.rpt</a> (22:39:30  4月 09 2023)
</span></li>
<li><span>Design Info Report.: <a href="RISC_V_CPU/pre_partition/pp0/synlog/design_info.rpt.html">design_info.rpt</a> (22:39:30  4月 09 2023)
</span></li>
<li><span>Hierarchical timing models are used in the partitioner and router. Look here for warnings regarding unsupported timing models: <a href="RISC_V_CPU/pre_partition/pp0/synlog/tdgen.log.html">partitioner_timing_model.log</a> (22:39:30  4月 09 2023)
</span></li>
<li><span>Constraint Check Report: <a href="RISC_V_CPU/pre_partition/pp0/top_cck.rpt.html">constraint_check.rpt</a> (22:39:30  4月 09 2023)
</span></li>
<li><span>Pre-partition Log: <a href="RISC_V_CPU/pre_partition/pp0/synlog/top_partition_premap.srr.html">pre_partition.srr</a> (22:39:30  4月 09 2023)
</span></li>
<li><span>Area Estimation Log: <a href="RISC_V_CPU/pre_partition/pp0/top_est.srr.html">area_estimation.log</a> (22:39:38  4月 09 2023)
</span></li>
<li><span>RAM/ROM mapping report: <a href="RISC_V_CPU/pre_partition/pp0/top.mem.rpt.html">top.mem.rpt</a> (22:39:38  4月 09 2023)
</span></li>
</ul></td>

<tr>
 <td valign="top"><ul><ul><table cellspacing="0" cellpadding="1" >
<tr><th align="left" colspan="2">
<b>pa0 (partition)</b>
</th></tr>
<tr><td valign="top">
Command:<td><dfn>run partition -pcf partition.pcf -out pa0</dfn></td></tr>
<tr><td>Run Time:<td>21 seconds</td></tr>
<tr><td>Run Status: <td><span class="complete">Complete</span>
</td></tr>
</table>
</ul></ul>
<td> <ul> 
<li><span>Multi-hop Path Report: <a href="RISC_V_CPU/partition/pa0/timing_partition.rpt.html">timing_partition.rpt</a> (22:40:02  4月 09 2023)
</span></li>
<li><span>Report of all nets disqualified for TDM: <a href="RISC_V_CPU/partition/pa0/tdm_nonqualified.rpt.html">tdm_nonqualified.rpt</a> (22:40:02  4月 09 2023)
</span></li>
<li><span>Report of all nets qualified for TDM: <a href="RISC_V_CPU/partition/pa0/tdm_qualified.rpt.html">tdm_qualified.rpt</a> (22:40:02  4月 09 2023)
</span></li>
<li><span>Assignment CSV File: <a href="RISC_V_CPU/partition/pa0/top_assn.csv.html">cell_assignments.csv</a> (22:40:02  4月 09 2023)
</span></li>
<li><span>Partition Log: <a href="RISC_V_CPU/partition/pa0/partition.log.html">partition.log</a> (22:40:02  4月 09 2023)
</span></li>
<li><span>Partition Report: <a href="RISC_V_CPU/partition/pa0/partition.rpt.html">partition.rpt</a> (22:40:02  4月 09 2023)
</span></li>
</ul></td>

<tr>
 <td valign="top"><ul><ul><ul><table cellspacing="0" cellpadding="1" >
<tr><th align="left" colspan="2">
<b>sr0 (system_route)</b>
</th></tr>
<tr><td valign="top">
Command:<td><dfn>run system_route -pcf partition.pcf -fdc design.fdc -optimization_priority multi_hop_path -estimate_timing 1 -out sr0</dfn></td></tr>
<tr><td>Run Time:<td>1 minute 15 seconds</td></tr>
<tr><td>Run Status: <td><span class="complete">Complete</span>
</td></tr>
</table>
</ul></ul></ul>
<td> <ul> 
<li><span>Timing Estimation Log: <a href="RISC_V_CPU/system_route/sr0/top_cpmtime_est.srr.html">timing_estimation.log</a> (22:41:00  4月 09 2023)
</span></li>
<li><span>System Route Report: <a href="RISC_V_CPU/system_route/sr0/system_route.rpt.html">system_route.rpt</a> (22:41:19  4月 09 2023)
</span></li>
<li><span>Multi-hop Path Report: <a href="RISC_V_CPU/system_route/sr0/timing_route.rpt.html">timing_route.rpt</a> (22:41:19  4月 09 2023)
</span></li>
<li><span>Report of all nets disqualified for TDM: <a href="RISC_V_CPU/system_route/sr0/tdm_nonqualified.rpt.html">tdm_nonqualified.rpt</a> (22:41:19  4月 09 2023)
</span></li>
<li><span>Report of all nets qualified for TDM: <a href="RISC_V_CPU/system_route/sr0/tdm_qualified.rpt.html">tdm_qualified.rpt</a> (22:41:19  4月 09 2023)
</span></li>
<li><span>System Route Log: <a href="RISC_V_CPU/system_route/sr0/route.log.html">system_route.log</a> (22:41:19  4月 09 2023)
</span></li>
</ul></td>

<tr>
 <td valign="top"><ul><ul><ul><ul><table cellspacing="0" cellpadding="1" >
<tr><th align="left" colspan="2">
<b>sg0 (system_generate)</b>
</th></tr>
<tr><td valign="top">
Command:<td><dfn>run system_generate -fdc design.fdc -path synthesis_files -out sg0</dfn></td></tr>
<tr><td>Run Time:<td>51 seconds</td></tr>
<tr><td>Run Status: <td><span class="complete">Complete</span>
</td></tr>

<tr><td>Exports: </td><td><dfn><a href="./UC_LED_DEMO_runtime">export runtime -path UC_LED_DEMO_runtime</a> (00:07:13  4月 10 2023)</dfn></td></tr>
<tr><td><b>FPGAs:</b></td></tr>
<tr><td>FB1_uA:</td><td><a href="synthesis_files/FB1_uA/FB1_uA_srs.html">FB1_uA_srs</a> (see state m0)</td></tr>
<tr><td>FB1_uB:</td><td><a href="synthesis_files/FB1_uB/FB1_uB_srs.html">FB1_uB_srs</a> (see state m0)</td></tr>
<tr><td>FB1_uC:</td><td><a href="synthesis_files/FB1_uC/FB1_uC_srs.html">FB1_uC_srs</a> (see state m0)</td></tr>
<tr><td>FB1_uD:</td><td><a href="synthesis_files/FB1_uD/FB1_uD_srs.html">FB1_uD_srs</a> (see state m0)</td></tr>
</table>
</ul></ul></ul></ul>
<td> <ul> 
<li><span>Board IO STD Report: <a href="RISC_V_CPU/system_generate/sg0/board_iostd_report.txt.html">board_iostd_report.txt</a> (22:41:51  4月 09 2023)
</span></li>
<li><span>System generate log: <a href="RISC_V_CPU/system_generate/sg0/top_slpgen.srr.html">system_generate.log</a> (22:41:51  4月 09 2023)
</span></li>
<li><span>Inter-Fpga Paths Report: <a href="RISC_V_CPU/system_generate/sg0/interfpga_report.rpt.html">inter_fpga_path_report.rpt</a> (22:42:14  4月 09 2023)
</span></li>
<li><span>inter_fpga_path_report.csv: <a href="RISC_V_CPU/system_generate/sg0/inter_fpga_path_report.csv.html">inter_fpga_path_report.csv</a> (22:42:14  4月 09 2023)
</span></li>
<li><span>Timing Budgets Generation Log: <a href="RISC_V_CPU/system_generate/sg0/top_time_est.srr.html">time_budget.log</a> (22:42:14  4月 09 2023)
</span></li>
</ul></td>

</table></body></html>
