INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/homework3/homework3.srcs/sources_1/new/changeMaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module changeMaker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/homework3/homework3.srcs/sources_1/new/coinCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coinCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/homework3/homework3.srcs/sources_1/new/homework3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module homework3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/homework3/homework3.srcs/sim_1/new/vendingTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vendingTB
