// Seed: 236213583
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input wor id_2,
    output tri0 id_3,
    input tri0 id_4,
    output wire id_5
);
  uwire id_7;
  module_2 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_5 = -1 ? id_7 - id_7 : -1;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1,
    output wand  id_2,
    input  tri1  id_3,
    output tri0  id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_4,
      id_1,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_12, id_13;
endmodule
