ISim log file
Running: \\userspace.cae.wisc.edu\people\j\jjbrand\554\project\ECE554-SPU\hw\top_level\String_Theory\work\test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb I:/554/project/ECE554-SPU/hw/top_level/String_Theory/work/test_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '27005@license.ece.wisc.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '27005@license.ece.wisc.edu'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance MMU/data_mem/, width 4 of formal port web is not equal to width 16 of actual constant.
WARNING: File "//userspace.cae.wisc.edu/people/j/jjbrand/554/project/ECE554-SPU/hw/MMU/verilog/mmu_hier.v" Line 29.  For instance MMU/data_mem/, width 32 of formal port dinb is not equal to width 128 of actual signal spu_wdata.
WARNING: File "//userspace.cae.wisc.edu/people/j/jjbrand/554/project/ECE554-SPU/hw/MMU/verilog/mmu_hier.v" Line 39.  For instance MMU/data_mem/, width 32 of formal port doutb is not equal to width 128 of actual signal spu_read_data.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test.DUT.MMU.data_mem.inst.\native_mem_mapped_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test.DUT.MMU.imem.inst.\native_mem_mapped_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# run all
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test.DUT.MMU.data_mem.inst.\native_mem_mapped_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test.DUT.MMU.imem.inst.\native_mem_mapped_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 31895 ns : File "//userspace.cae.wisc.edu/people/j/jjbrand/554/project/ECE554-SPU/hw/CPU/verilog/interrupt_controller.v" Line 93
