AIM:
 To implement mod-5 counter using Verilog HDL
 APPARATUSREQUIRED:
 PCwith Windows, ModelSim software.
 PROCEDURE:
 • WriteanddrawtheDigital logic system.
 • WritetheVerilogcode for above system.
 • EntertheVerilogcode in Modelsim editor.
 • Checkthesyntaxand simulate the above verilog code and verify the output waveform
 as obtained.
 PROGRAM
 module mod5( out, clk, reset);
 output [2:0] out;
 input clk, reset;
 reg [2:0] out;
 always @(posedge clk)
 if (reset)
 begin
 out <= 2'b0 ;
 end
 else if (out<4)
 begin
 out <= out + 1;
 end
 else
 begin
 out <= 2'b0 ;
 end
 endmodule
 WAVEFORM:pic
RESULT:
 Thus, the operation of the MOD-5 counter was verified using modelsim with the help of
 resultant waveform
