
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035315                       # Number of seconds simulated
sim_ticks                                 35315159544                       # Number of ticks simulated
final_tick                               564879539481                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 267697                       # Simulator instruction rate (inst/s)
host_op_rate                                   337824                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2141104                       # Simulator tick rate (ticks/s)
host_mem_usage                               16940732                       # Number of bytes of host memory used
host_seconds                                 16493.90                       # Real time elapsed on the host
sim_insts                                  4415371133                       # Number of instructions simulated
sim_ops                                    5572036406                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       754560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1202688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       323072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       488064                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2775296                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1927936                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1927936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5895                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9396                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2524                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3813                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 21682                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15062                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15062                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39870                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21366462                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47119                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     34055856                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        61617                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9148253                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        47119                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13820241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                78586534                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39870                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47119                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        61617                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        47119                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             195723                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          54592306                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               54592306                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          54592306                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39870                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21366462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47119                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     34055856                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        61617                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9148253                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        47119                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13820241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              133178840                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84688633                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31011968                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25440304                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018077                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12907624                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12082455                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158305                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87046                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32020857                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170314254                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31011968                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15240760                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36594484                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10806183                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6381844                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15665812                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       809363                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83753380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.499143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.337772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47158896     56.31%     56.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3659952      4.37%     60.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197420      3.82%     64.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3437453      4.10%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2994351      3.58%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1569554      1.87%     74.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1024877      1.22%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2716935      3.24%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17993942     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83753380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366188                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.011064                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33684819                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5961522                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34810918                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       546364                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8749748                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5078738                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6470                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202008396                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51033                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8749748                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35358451                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2497198                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       766146                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33654936                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2726893                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195149195                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        10026                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1710940                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       745835                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           64                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271121097                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909934555                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909934555                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102861833                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33830                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17808                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7235343                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19234102                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10022831                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242559                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2901771                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183954649                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33815                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147795897                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281908                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61085886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186555418                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1771                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83753380                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.764656                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.912479                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29593415     35.33%     35.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17903700     21.38%     56.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11813871     14.11%     70.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7614014      9.09%     79.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7602416      9.08%     88.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4412700      5.27%     94.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3402961      4.06%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       750941      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       659362      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83753380                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1085369     69.95%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204426     13.18%     83.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261749     16.87%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121572078     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016236      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15732239     10.64%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8459322      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147795897                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.745168                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1551583                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010498                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381178661                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245075397                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143641500                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149347480                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       260397                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7021973                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          448                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1069                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2281158                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          580                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8749748                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1772290                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164543                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183988464                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       310793                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19234102                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10022831                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17793                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        119889                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8137                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1069                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1232640                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1131071                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2363711                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145208967                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14785006                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2586926                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22995272                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20583569                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8210266                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.714622                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143788159                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143641500                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93689130                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261780443                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.696113                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357892                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61569667                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2042798                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75003632                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.632213                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174750                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29698915     39.60%     39.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20455567     27.27%     66.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8380180     11.17%     78.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4291770      5.72%     83.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3678786      4.90%     88.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1800362      2.40%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1982101      2.64%     93.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006485      1.34%     95.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3709466      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75003632                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3709466                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255285753                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376741175                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39713                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 935253                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846886                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846886                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.180796                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.180796                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655587293                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197037010                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189441636                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84688633                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30767719                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25002812                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2098068                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12995923                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12024425                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3248076                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89027                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30878241                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170581787                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30767719                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15272501                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37530454                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11260871                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6085568                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15125482                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       904189                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83610390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.520848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.307179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46079936     55.11%     55.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3292268      3.94%     59.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2668064      3.19%     62.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6481843      7.75%     69.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1767057      2.11%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2259941      2.70%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1625183      1.94%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          912640      1.09%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18523458     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83610390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363304                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.014223                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32302730                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5898957                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36091682                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       242683                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9074329                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5258764                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42102                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203972413                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81559                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9074329                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34670768                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1295538                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1117656                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33910460                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3541631                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196753224                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        29191                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1467531                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1102169                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1090                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275413641                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    918535050                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    918535050                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169019258                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106394363                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40314                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22630                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9715123                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18344747                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9341081                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146061                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3207492                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186091536                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38728                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147855929                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       282675                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64205476                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196215438                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5984                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83610390                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.768392                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886408                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28812208     34.46%     34.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18021323     21.55%     56.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11916254     14.25%     70.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8755444     10.47%     80.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7516069      8.99%     89.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3919487      4.69%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3327538      3.98%     98.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       627709      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       714358      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83610390                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         866783     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176151     14.46%     85.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174993     14.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123201116     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2104651      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16372      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14679254      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7854536      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147855929                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.745877                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1217933                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008237                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380822855                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250336389                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144102732                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149073862                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       553693                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7221126                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2925                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          650                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2384313                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9074329                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         546252                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80909                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186130266                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       410583                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18344747                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9341081                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22356                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72311                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          650                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1254679                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1178507                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2433186                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145516134                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13774237                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2339794                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21427158                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20531151                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7652921                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.718249                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144198652                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144102732                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93915771                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        265172825                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.701559                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354168                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99017425                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121602941                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64528024                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32744                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2102580                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74536061                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.631465                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140726                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28753706     38.58%     38.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20752517     27.84%     66.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8444575     11.33%     77.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4745535      6.37%     84.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3885227      5.21%     89.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1582745      2.12%     91.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1881448      2.52%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       941116      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3549192      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74536061                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99017425                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121602941                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18080386                       # Number of memory references committed
system.switch_cpus1.commit.loads             11123618                       # Number of loads committed
system.switch_cpus1.commit.membars              16372                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17471995                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109568677                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2475638                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3549192                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257117834                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381342118                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40584                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1078243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99017425                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121602941                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99017425                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.855290                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.855290                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.169194                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.169194                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       654627737                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199155484                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188191239                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32744                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84688633                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31982531                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26094020                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2135048                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13598509                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12607246                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3312295                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94077                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33149006                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             173762489                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31982531                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15919541                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37674470                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11134978                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4556834                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16141868                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       826527                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84362600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.341006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46688130     55.34%     55.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3092216      3.67%     59.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4622159      5.48%     64.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3212031      3.81%     68.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2245966      2.66%     70.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2196619      2.60%     73.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1332964      1.58%     75.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2837709      3.36%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18134806     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84362600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377648                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.051781                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34087699                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4790645                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35977386                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       524867                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8981997                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5387029                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          320                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     208136449                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1655                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8981997                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35994349                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         516142                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1520652                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34556394                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2793061                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     201957166                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1166020                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       949888                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    283280828                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    940132080                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    940132080                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174437881                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       108842941                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36343                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17396                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8286792                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18515456                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9480415                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113141                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3133570                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188211745                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34722                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150379256                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       298274                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62716310                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    191909065                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           66                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84362600                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.782535                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.915797                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29895290     35.44%     35.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16856216     19.98%     55.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12430479     14.73%     70.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8144260      9.65%     79.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8146244      9.66%     89.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3943859      4.67%     94.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3496041      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       652903      0.77%     99.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       797308      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84362600                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         820532     71.30%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162407     14.11%     85.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       167845     14.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125797565     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1898808      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17328      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14781960      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7883595      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150379256                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.775672                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1150784                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007653                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386570167                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250963159                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146220560                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151530040                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       471787                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7180635                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6195                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          382                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2272498                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8981997                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         274673                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50154                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188246469                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       649171                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18515456                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9480415                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17394                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42109                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          382                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1302127                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1160804                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2462931                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147617669                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13815719                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2761584                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21510367                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20980545                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7694648                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.743064                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146283074                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146220560                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94743195                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        269173720                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.726567                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351978                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101422932                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125018214                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63228482                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34656                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2152162                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75380603                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.658493                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.176629                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28586596     37.92%     37.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21698663     28.79%     66.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8196145     10.87%     77.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4591724      6.09%     83.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3899641      5.17%     88.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1744420      2.31%     91.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1669984      2.22%     93.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1135919      1.51%     94.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3857511      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75380603                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101422932                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125018214                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18542738                       # Number of memory references committed
system.switch_cpus2.commit.loads             11334821                       # Number of loads committed
system.switch_cpus2.commit.membars              17328                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18138786                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112548601                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2585742                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3857511                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           259769788                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          385481088                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18658                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 326033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101422932                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125018214                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101422932                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.835005                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.835005                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.197598                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.197598                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       662982895                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203417825                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191282813                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34656                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                84688633                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31145396                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25349159                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2080248                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13287090                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12278552                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3206358                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91957                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34428496                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             170114936                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31145396                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15484910                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35747843                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10673158                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5070477                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16829662                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       835779                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     83804465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.500044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48056622     57.34%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1931638      2.30%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2517562      3.00%     62.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3786520      4.52%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3677587      4.39%     71.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2796194      3.34%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1661040      1.98%     76.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2487414      2.97%     79.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16889888     20.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     83804465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.367764                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.008710                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35565813                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4952513                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34459832                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       268928                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8557378                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5273337                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203515032                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1341                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8557378                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37450974                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1028958                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1179686                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32799841                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2787622                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197592028                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          698                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1205783                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       875129                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           57                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    275337109                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    920199585                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    920199585                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171261500                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       104075503                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42012                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23695                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7877185                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18310261                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9708192                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       188920                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3136024                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183654672                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39866                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147970051                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       275479                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59674388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181450518                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6430                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     83804465                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.765658                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898285                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     28859834     34.44%     34.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18507774     22.08%     56.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11941080     14.25%     70.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8154896      9.73%     80.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7627856      9.10%     89.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4069414      4.86%     94.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2996906      3.58%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       898141      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       748564      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     83804465                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         727524     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        150021     14.25%     83.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       175212     16.64%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    123125522     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2090787      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16718      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14605675      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8131349      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147970051                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.747224                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1052762                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007115                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    381072806                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    243369758                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143820318                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     149022813                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       504074                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7008964                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          867                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2464505                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           95                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8557378                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         603099                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        98649                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183694543                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1260411                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18310261                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9708192                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23148                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         74459                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          867                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1273861                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1172035                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2445896                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    145141962                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13752069                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2828087                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21702408                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20333054                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7950339                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.713830                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143858328                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143820318                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92405464                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        259465939                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.698225                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356137                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100298917                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123271625                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60423087                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33436                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2114601                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75247087                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.638225                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.155358                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28752515     38.21%     38.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21741084     28.89%     67.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8010317     10.65%     77.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4587200      6.10%     83.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3826807      5.09%     88.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1880531      2.50%     91.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1874864      2.49%     93.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       800912      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3772857      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75247087                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100298917                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123271625                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18544965                       # Number of memory references committed
system.switch_cpus3.commit.loads             11301285                       # Number of loads committed
system.switch_cpus3.commit.membars              16718                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17680047                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        111112611                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2515253                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3772857                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           255168942                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          375951346                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32940                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 884168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100298917                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123271625                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100298917                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.844362                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.844362                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.184326                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.184326                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       653146783                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198643068                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      187980048                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33436                       # number of misc regfile writes
system.l2.replacements                          21682                       # number of replacements
system.l2.tagsinuse                      131071.975852                       # Cycle average of tags in use
system.l2.total_refs                          3102148                       # Total number of references to valid blocks.
system.l2.sampled_refs                         152754                       # Sample count of references to valid blocks.
system.l2.avg_refs                          20.308129                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         33829.594109                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.997052                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3118.114289                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.866892                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4893.548706                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     16.009262                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1283.741132                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.996877                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1946.647011                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             39.099607                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          23050.750627                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          28681.004406                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst             77.869764                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          13596.874739                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          20500.861381                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.258099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.023789                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000098                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.037335                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000122                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.009794                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.014852                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000298                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.175863                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.218819                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000594                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.103736                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.156409                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        89562                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        62551                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        30958                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        48530                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  231601                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            96842                       # number of Writeback hits
system.l2.Writeback_hits::total                 96842                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        89562                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        62551                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        30958                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        48530                       # number of demand (read+write) hits
system.l2.demand_hits::total                   231601                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        89562                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        62551                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        30958                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        48530                       # number of overall hits
system.l2.overall_hits::total                  231601                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5895                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9396                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2524                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         3808                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 21677                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5895                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9396                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2524                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         3813                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21682                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5895                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9396                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2524                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         3813                       # number of overall misses
system.l2.overall_misses::total                 21682                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       517220                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    316747813                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       534122                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    488998109                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       762646                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    138181519                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       506732                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    202824724                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1149072885                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       309405                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        309405                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       517220                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    316747813                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       534122                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    488998109                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       762646                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    138181519                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       506732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    203134129                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1149382290                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       517220                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    316747813                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       534122                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    488998109                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       762646                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    138181519                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       506732                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    203134129                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1149382290                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95457                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71947                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33482                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52338                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              253278                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        96842                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             96842                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95457                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71947                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33482                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52343                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253283                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95457                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71947                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33482                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52343                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253283                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.061756                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.130596                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.075384                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.072758                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.085586                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.061756                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.130596                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.075384                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.072846                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.085604                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.061756                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.130596                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.075384                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.072846                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.085604                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        47020                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 53731.605259                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 41086.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52043.221477                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44861.529412                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 54747.036054                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 38979.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 53262.795168                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53008.852009                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        61881                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        61881                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        47020                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 53731.605259                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 41086.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52043.221477                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44861.529412                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 54747.036054                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 38979.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 53274.096250                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53010.897980                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        47020                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 53731.605259                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 41086.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52043.221477                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44861.529412                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 54747.036054                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 38979.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 53274.096250                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53010.897980                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15062                       # number of writebacks
system.l2.writebacks::total                     15062                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5895                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9396                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2524                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         3808                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            21677                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5895                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         3813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21682                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5895                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         3813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21682                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       453139                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    282595824                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       460628                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    434524852                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       666051                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    123599943                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       431863                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    180666008                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1023398308                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       280315                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       280315                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       453139                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    282595824                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       460628                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    434524852                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       666051                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    123599943                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       431863                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    180946323                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1023678623                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       453139                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    282595824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       460628                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    434524852                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       666051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    123599943                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       431863                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    180946323                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1023678623                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.061756                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.130596                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.075384                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.072758                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.085586                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.061756                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.130596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.075384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.072846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.085604                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.061756                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.130596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.075384                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.072846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.085604                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41194.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47938.222901                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35432.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46245.727118                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39179.470588                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48969.866482                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 33220.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 47443.804622                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47211.251926                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        56063                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        56063                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41194.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 47938.222901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35432.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46245.727118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39179.470588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 48969.866482                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 33220.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 47455.107002                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47213.293193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41194.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 47938.222901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35432.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46245.727118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39179.470588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 48969.866482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 33220.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 47455.107002                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47213.293193                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.997050                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015673462                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843327.517241                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.997050                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15665801                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15665801                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15665801                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15665801                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15665801                       # number of overall hits
system.cpu0.icache.overall_hits::total       15665801                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       568590                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       568590                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       568590                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       568590                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       568590                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       568590                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15665812                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15665812                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15665812                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15665812                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15665812                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15665812                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        51690                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        51690                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        51690                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        51690                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        51690                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        51690                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       528890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       528890                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       528890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       528890                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       528890                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       528890                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48080.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48080.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 48080.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48080.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 48080.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48080.909091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95457                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191889442                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95713                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2004.841996                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.491880                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.508120                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915984                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084016                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11625119                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11625119                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709470                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709470                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17009                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17009                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19334589                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19334589                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19334589                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19334589                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       355227                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       355227                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           55                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       355282                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        355282                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       355282                       # number of overall misses
system.cpu0.dcache.overall_misses::total       355282                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9262944392                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9262944392                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2783911                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2783911                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9265728303                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9265728303                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9265728303                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9265728303                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11980346                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11980346                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17009                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17009                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19689871                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19689871                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19689871                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19689871                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029651                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029651                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018044                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018044                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018044                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018044                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26076.127074                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26076.127074                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 50616.563636                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50616.563636                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26079.926095                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26079.926095                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26079.926095                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26079.926095                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        32883                       # number of writebacks
system.cpu0.dcache.writebacks::total            32883                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       259770                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       259770                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       259825                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       259825                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       259825                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       259825                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95457                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95457                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95457                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95457                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95457                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95457                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1299057195                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1299057195                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1299057195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1299057195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1299057195                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1299057195                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007968                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007968                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004848                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004848                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004848                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004848                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13608.820673                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13608.820673                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13608.820673                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13608.820673                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13608.820673                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13608.820673                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996763                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020206220                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056867.379032                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996763                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15125465                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15125465                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15125465                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15125465                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15125465                       # number of overall hits
system.cpu1.icache.overall_hits::total       15125465                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       727849                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       727849                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       727849                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       727849                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       727849                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       727849                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15125482                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15125482                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15125482                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15125482                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15125482                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15125482                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 42814.647059                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42814.647059                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 42814.647059                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42814.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 42814.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42814.647059                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       563687                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       563687                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       563687                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       563687                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       563687                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       563687                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43360.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43360.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 43360.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43360.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 43360.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43360.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71947                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181158754                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72203                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2509.019764                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.709493                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.290507                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901209                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098791                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10462837                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10462837                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6924024                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6924024                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21961                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21961                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16372                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16372                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17386861                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17386861                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17386861                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17386861                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       154164                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       154164                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       154164                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        154164                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       154164                       # number of overall misses
system.cpu1.dcache.overall_misses::total       154164                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4323222706                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4323222706                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4323222706                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4323222706                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4323222706                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4323222706                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10617001                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10617001                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6924024                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6924024                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16372                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16372                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17541025                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17541025                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17541025                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17541025                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014520                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014520                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008789                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008789                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008789                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008789                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28043.010729                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28043.010729                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28043.010729                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28043.010729                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28043.010729                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28043.010729                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26211                       # number of writebacks
system.cpu1.dcache.writebacks::total            26211                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82217                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82217                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82217                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82217                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82217                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82217                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71947                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71947                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71947                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71947                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71947                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71947                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1101870039                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1101870039                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1101870039                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1101870039                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1101870039                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1101870039                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004102                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004102                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004102                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004102                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15315.024101                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15315.024101                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15315.024101                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15315.024101                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15315.024101                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15315.024101                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.009257                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022492414                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2208406.941685                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.009257                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025656                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740399                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16141849                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16141849                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16141849                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16141849                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16141849                       # number of overall hits
system.cpu2.icache.overall_hits::total       16141849                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       984480                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       984480                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       984480                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       984480                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       984480                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       984480                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16141868                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16141868                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16141868                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16141868                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16141868                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16141868                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51814.736842                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51814.736842                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51814.736842                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51814.736842                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51814.736842                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51814.736842                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       831327                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       831327                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       831327                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       831327                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       831327                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       831327                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48901.588235                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48901.588235                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48901.588235                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48901.588235                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48901.588235                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48901.588235                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33482                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164863978                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33738                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4886.596064                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.004484                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.995516                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902361                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097639                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10515328                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10515328                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7173261                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7173261                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17359                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17359                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17328                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17328                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17688589                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17688589                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17688589                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17688589                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        69145                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        69145                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        69145                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         69145                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        69145                       # number of overall misses
system.cpu2.dcache.overall_misses::total        69145                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1709707897                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1709707897                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1709707897                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1709707897                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1709707897                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1709707897                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10584473                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10584473                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7173261                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7173261                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17359                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17359                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17328                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17328                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17757734                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17757734                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17757734                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17757734                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006533                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006533                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003894                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003894                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003894                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003894                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 24726.414014                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 24726.414014                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 24726.414014                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 24726.414014                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 24726.414014                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 24726.414014                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11031                       # number of writebacks
system.cpu2.dcache.writebacks::total            11031                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35663                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35663                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35663                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35663                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35663                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35663                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33482                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33482                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33482                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33482                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33482                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33482                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    440649312                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    440649312                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    440649312                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    440649312                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    440649312                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    440649312                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13160.782271                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13160.782271                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 13160.782271                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13160.782271                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 13160.782271                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13160.782271                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996874                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020053067                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056558.602823                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996874                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16829646                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16829646                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16829646                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16829646                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16829646                       # number of overall hits
system.cpu3.icache.overall_hits::total       16829646                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       665061                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       665061                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       665061                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       665061                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       665061                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       665061                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16829662                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16829662                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16829662                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16829662                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16829662                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16829662                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 41566.312500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 41566.312500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 41566.312500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 41566.312500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 41566.312500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 41566.312500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       521967                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       521967                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       521967                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       521967                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       521967                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       521967                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 40151.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 40151.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 40151.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 40151.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 40151.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 40151.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52343                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174168609                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52599                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3311.253237                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.219702                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.780298                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911014                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088986                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10458939                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10458939                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7206132                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7206132                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17659                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17659                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16718                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16718                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17665071                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17665071                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17665071                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17665071                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134592                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134592                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3102                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3102                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137694                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137694                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137694                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137694                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3663457952                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3663457952                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    165223578                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    165223578                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3828681530                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3828681530                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3828681530                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3828681530                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10593531                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10593531                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7209234                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7209234                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16718                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16718                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17802765                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17802765                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17802765                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17802765                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012705                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012705                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000430                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000430                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007734                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007734                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007734                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007734                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 27218.987399                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27218.987399                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 53263.564797                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 53263.564797                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 27805.725231                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 27805.725231                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 27805.725231                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27805.725231                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       344674                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 28722.833333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        26717                       # number of writebacks
system.cpu3.dcache.writebacks::total            26717                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        82254                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        82254                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3097                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3097                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85351                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85351                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85351                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85351                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52338                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52338                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52343                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52343                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52343                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52343                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    681713645                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    681713645                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       314405                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       314405                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    682028050                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    682028050                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    682028050                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    682028050                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002940                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002940                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002940                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002940                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 13025.213898                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13025.213898                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        62881                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        62881                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 13029.976310                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13029.976310                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 13029.976310                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13029.976310                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
