

================================================================
== Vitis HLS Report for 'bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop'
================================================================
* Date:           Wed Mar 20 05:12:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.734 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1926|     1926|  19.260 us|  19.260 us|  1926|  1926|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- columnloop  |     1924|     1924|         6|          1|          1|  1920|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|     50|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|      6|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      65|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|      65|    110|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_8ns_15ns_22_1_1_U62  |mul_8ns_15ns_22_1_1  |        0|   1|  0|   6|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   1|  0|   6|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+---------------------------------+--------------+
    |               Instance              |              Module             |  Expression  |
    +-------------------------------------+---------------------------------+--------------+
    |mac_muladd_8ns_12ns_22ns_22_4_1_U63  |mac_muladd_8ns_12ns_22ns_22_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_15ns_22ns_23_4_1_U64  |mac_muladd_8ns_15ns_22ns_23_4_1  |  i0 + i1 * i2|
    +-------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln5582_fu_95_p2        |         +|   0|  0|  23|          16|           1|
    |icmp_ln5582_fu_89_p2       |      icmp|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  50|          34|          20|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_load  |   9|          2|   16|         32|
    |imgInput0_data_blk_n     |   9|          2|    1|          2|
    |imgOutput0_data_blk_n    |   9|          2|    1|          2|
    |j_fu_58                  |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   36|         72|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |j_fu_58                           |  16|   0|   16|          0|
    |mul_ln886_reg_207                 |  22|   0|   22|          0|
    |p_1_reg_187                       |   8|   0|    8|          0|
    |p_2_reg_192                       |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  65|   0|   65|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+--------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop|  return value|
|imgInput0_data_dout             |   in|   24|     ap_fifo|                                            imgInput0_data|       pointer|
|imgInput0_data_num_data_valid   |   in|    3|     ap_fifo|                                            imgInput0_data|       pointer|
|imgInput0_data_fifo_cap         |   in|    3|     ap_fifo|                                            imgInput0_data|       pointer|
|imgInput0_data_empty_n          |   in|    1|     ap_fifo|                                            imgInput0_data|       pointer|
|imgInput0_data_read             |  out|    1|     ap_fifo|                                            imgInput0_data|       pointer|
|imgOutput0_data_din             |  out|    8|     ap_fifo|                                           imgOutput0_data|       pointer|
|imgOutput0_data_num_data_valid  |   in|    3|     ap_fifo|                                           imgOutput0_data|       pointer|
|imgOutput0_data_fifo_cap        |   in|    3|     ap_fifo|                                           imgOutput0_data|       pointer|
|imgOutput0_data_full_n          |   in|    1|     ap_fifo|                                           imgOutput0_data|       pointer|
|imgOutput0_data_write           |  out|    1|     ap_fifo|                                           imgOutput0_data|       pointer|
|empty                           |   in|   16|     ap_none|                                                     empty|        scalar|
+--------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

