--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/a/d/adhikara/Documents/6.111things/6.111 project/bobateam/flash_audio_recording/flash_audio_recording.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -1.870(F)|    2.419(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button_down   |    1.812(R)|    0.463(R)|clock_27mhz_BUFGP |   0.000|
button_up     |    1.859(R)|    0.156(R)|clock_27mhz_BUFGP |   0.000|
flash_data<0> |    1.521(R)|    0.264(R)|clock_27mhz_BUFGP |   0.000|
flash_data<1> |    1.056(R)|    0.442(R)|clock_27mhz_BUFGP |   0.000|
flash_data<2> |    0.140(R)|    0.547(R)|clock_27mhz_BUFGP |   0.000|
flash_data<3> |   -0.207(R)|    0.522(R)|clock_27mhz_BUFGP |   0.000|
flash_data<4> |    1.082(R)|    0.505(R)|clock_27mhz_BUFGP |   0.000|
flash_data<5> |    1.333(R)|    1.023(R)|clock_27mhz_BUFGP |   0.000|
flash_data<6> |    1.191(R)|   -0.638(R)|clock_27mhz_BUFGP |   0.000|
flash_data<7> |    0.832(R)|    0.349(R)|clock_27mhz_BUFGP |   0.000|
flash_data<8> |    0.928(R)|    0.253(R)|clock_27mhz_BUFGP |   0.000|
flash_data<9> |    2.061(R)|    0.092(R)|clock_27mhz_BUFGP |   0.000|
flash_data<10>|   -0.129(R)|    1.048(R)|clock_27mhz_BUFGP |   0.000|
flash_data<11>|   -0.598(R)|    1.111(R)|clock_27mhz_BUFGP |   0.000|
flash_data<12>|    0.735(R)|    0.803(R)|clock_27mhz_BUFGP |   0.000|
flash_data<13>|    0.816(R)|    0.742(R)|clock_27mhz_BUFGP |   0.000|
flash_data<14>|    1.035(R)|    0.430(R)|clock_27mhz_BUFGP |   0.000|
flash_data<15>|    1.568(R)|   -0.030(R)|clock_27mhz_BUFGP |   0.000|
flash_sts     |    1.591(R)|    0.111(R)|clock_27mhz_BUFGP |   0.000|
switch<0>     |    1.056(R)|    0.375(R)|clock_27mhz_BUFGP |   0.000|
switch<1>     |    1.316(R)|    0.770(R)|clock_27mhz_BUFGP |   0.000|
switch<2>     |    1.455(R)|    0.404(R)|clock_27mhz_BUFGP |   0.000|
switch<3>     |    1.668(R)|    0.541(R)|clock_27mhz_BUFGP |   0.000|
switch<5>     |    2.089(R)|    0.232(R)|clock_27mhz_BUFGP |   0.000|
switch<6>     |    1.837(R)|    0.521(R)|clock_27mhz_BUFGP |   0.000|
--------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.241(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.481(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.660(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.388(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   17.566(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   18.426(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   16.850(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   16.688(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   16.303(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   18.342(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   16.845(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   16.759(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   13.821(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_clock  |   15.937(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<0>|   13.331(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<1>|   14.256(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<2>|   12.947(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<3>|   14.661(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<4>|   14.608(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<5>|   13.979(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<6>|   15.117(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<7>|   13.583(R)|clock_27mhz_BUFGP |   0.000|
audio_reset_b    |   12.456(R)|clock_27mhz_BUFGP |   0.000|
disp_ce_b        |    9.328(R)|clock_27mhz_BUFGP |   0.000|
disp_clock       |    9.488(R)|clock_27mhz_BUFGP |   0.000|
disp_data_out    |    8.701(R)|clock_27mhz_BUFGP |   0.000|
disp_reset_b     |    9.189(R)|clock_27mhz_BUFGP |   0.000|
disp_rs          |    8.423(R)|clock_27mhz_BUFGP |   0.000|
flash_address<1> |   11.018(R)|clock_27mhz_BUFGP |   0.000|
flash_address<2> |    9.717(R)|clock_27mhz_BUFGP |   0.000|
flash_address<3> |    9.480(R)|clock_27mhz_BUFGP |   0.000|
flash_address<4> |    9.474(R)|clock_27mhz_BUFGP |   0.000|
flash_address<5> |    9.503(R)|clock_27mhz_BUFGP |   0.000|
flash_address<6> |    9.774(R)|clock_27mhz_BUFGP |   0.000|
flash_address<7> |    9.505(R)|clock_27mhz_BUFGP |   0.000|
flash_address<8> |    9.808(R)|clock_27mhz_BUFGP |   0.000|
flash_address<9> |    9.890(R)|clock_27mhz_BUFGP |   0.000|
flash_address<10>|    9.740(R)|clock_27mhz_BUFGP |   0.000|
flash_address<11>|   10.196(R)|clock_27mhz_BUFGP |   0.000|
flash_address<12>|    9.497(R)|clock_27mhz_BUFGP |   0.000|
flash_address<13>|    9.175(R)|clock_27mhz_BUFGP |   0.000|
flash_address<14>|    9.498(R)|clock_27mhz_BUFGP |   0.000|
flash_address<15>|    9.529(R)|clock_27mhz_BUFGP |   0.000|
flash_address<16>|    9.819(R)|clock_27mhz_BUFGP |   0.000|
flash_address<17>|    9.531(R)|clock_27mhz_BUFGP |   0.000|
flash_address<18>|   10.123(R)|clock_27mhz_BUFGP |   0.000|
flash_address<19>|   10.920(R)|clock_27mhz_BUFGP |   0.000|
flash_address<20>|   10.984(R)|clock_27mhz_BUFGP |   0.000|
flash_address<21>|   10.590(R)|clock_27mhz_BUFGP |   0.000|
flash_address<22>|   10.727(R)|clock_27mhz_BUFGP |   0.000|
flash_address<23>|    9.970(R)|clock_27mhz_BUFGP |   0.000|
flash_ce_b       |   11.117(R)|clock_27mhz_BUFGP |   0.000|
flash_data<0>    |   10.019(R)|clock_27mhz_BUFGP |   0.000|
flash_data<1>    |   10.657(R)|clock_27mhz_BUFGP |   0.000|
flash_data<2>    |   10.664(R)|clock_27mhz_BUFGP |   0.000|
flash_data<3>    |   10.668(R)|clock_27mhz_BUFGP |   0.000|
flash_data<4>    |   10.354(R)|clock_27mhz_BUFGP |   0.000|
flash_data<5>    |   10.353(R)|clock_27mhz_BUFGP |   0.000|
flash_data<6>    |   10.991(R)|clock_27mhz_BUFGP |   0.000|
flash_data<7>    |   10.992(R)|clock_27mhz_BUFGP |   0.000|
flash_data<8>    |   10.015(R)|clock_27mhz_BUFGP |   0.000|
flash_data<9>    |   11.891(R)|clock_27mhz_BUFGP |   0.000|
flash_data<10>   |    9.716(R)|clock_27mhz_BUFGP |   0.000|
flash_data<11>   |    9.722(R)|clock_27mhz_BUFGP |   0.000|
flash_data<12>   |   10.031(R)|clock_27mhz_BUFGP |   0.000|
flash_data<13>   |   10.665(R)|clock_27mhz_BUFGP |   0.000|
flash_data<14>   |   10.667(R)|clock_27mhz_BUFGP |   0.000|
flash_data<15>   |   11.917(R)|clock_27mhz_BUFGP |   0.000|
flash_oe_b       |    9.252(R)|clock_27mhz_BUFGP |   0.000|
flash_reset_b    |    8.600(R)|clock_27mhz_BUFGP |   0.000|
flash_we_b       |    9.238(R)|clock_27mhz_BUFGP |   0.000|
led<0>           |   11.142(R)|clock_27mhz_BUFGP |   0.000|
led<1>           |   10.978(R)|clock_27mhz_BUFGP |   0.000|
led<2>           |   11.938(R)|clock_27mhz_BUFGP |   0.000|
led<3>           |   10.626(R)|clock_27mhz_BUFGP |   0.000|
led<4>           |   10.219(R)|clock_27mhz_BUFGP |   0.000|
led<5>           |   10.004(R)|clock_27mhz_BUFGP |   0.000|
led<6>           |   11.357(R)|clock_27mhz_BUFGP |   0.000|
led<7>           |   11.043(R)|clock_27mhz_BUFGP |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    7.640|         |    8.238|    3.283|
clock_27mhz    |    3.238|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    2.633|    6.959|         |         |
clock_27mhz    |    9.311|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
ac97_bit_clock |analyzer1_clock  |   17.015|
ac97_sdata_in  |analyzer1_data<2>|   14.683|
---------------+-----------------+---------+


Analysis completed Sun Nov 19 20:47:14 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 358 MB



