$date
	Thu Sep 07 22:36:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 32 ! res [31:0] $end
$var reg 32 " A [31:0] $end
$var reg 32 # B [31:0] $end
$var reg 4 $ Data_sel [3:0] $end
$scope module test $end
$var wire 32 % A [31:0] $end
$var wire 32 & B [31:0] $end
$var wire 4 ' Data_sel [3:0] $end
$var reg 32 ( res [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111111111111111111111111 (
b11 '
b11111111111111111111111111111111 &
b10 %
b11 $
b11111111111111111111111111111111 #
b10 "
b11111111111111111111111111111111 !
$end
#4
b11 (
b11 !
b1 $
b1 '
#8
