pro_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/pro/ip/pro_processing_system7_0_0/sim/pro_processing_system7_0_0.v,incdir="$ref_dir/../../../../LAB8_ARM_FFT.srcs/sources_1/bd/pro/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB8_ARM_FFT.srcs/sources_1/bd/pro/ipshared/8c62/hdl"incdir="../../../../LAB8_ARM_FFT.srcs/sources_1/bd/pro/ipshared/ec67/hdl"incdir="../../../../LAB8_ARM_FFT.srcs/sources_1/bd/pro/ipshared/8c62/hdl"incdir="../../../../LAB8_ARM_FFT.srcs/sources_1/bd/pro/ip/pro_processing_system7_0_0"
pro.v,verilog,xil_defaultlib,../../../bd/pro/sim/pro.v,incdir="$ref_dir/../../../../LAB8_ARM_FFT.srcs/sources_1/bd/pro/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB8_ARM_FFT.srcs/sources_1/bd/pro/ipshared/8c62/hdl"incdir="../../../../LAB8_ARM_FFT.srcs/sources_1/bd/pro/ipshared/ec67/hdl"incdir="../../../../LAB8_ARM_FFT.srcs/sources_1/bd/pro/ipshared/8c62/hdl"incdir="../../../../LAB8_ARM_FFT.srcs/sources_1/bd/pro/ip/pro_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
